Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu May 16 21:57:23 2024
| Host         : IFAT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           1           
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-13  Warning   Timing paths ignored due to path segmentation                                                          1           
TIMING-24  Warning   Overridden Max delay datapath only                                                                     162         
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           
XDCH-1     Warning   Hold option missing in multicycle path constraint                                                      2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (2)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (2)
------------------------------------
 There are 2 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.042        0.000                      0                 8750        0.042        0.000                      0                 8750        1.100        0.000                       0                  2527  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
VIRTUAL_clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
VIRTUAL_clk_out2_clk_wiz_0  {0.000 5.000}        10.000          100.000         
VIRTUAL_mmcm0_clk0          {0.000 4.960}        9.920           100.806         
okUH0                       {0.000 4.960}        9.920           100.806         
  mmcm0_clk0                {1.488 6.448}        9.920           100.806         
    dnaclkdiv32             {1.488 160.208}      317.440         3.150           
  mmcm0_clkfb               {0.000 4.960}        9.920           100.806         
sys_clkp                    {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0        {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0        {0.000 4.167}        8.333           120.000         
  clkfbout_clk_wiz_0        {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okUH0                                                                                                                                                                   2.960        0.000                       0                     1  
  mmcm0_clk0                0.792        0.000                      0                 5125        0.049        0.000                      0                 5125        3.710        0.000                       0                  1782  
    dnaclkdiv32                                                                                                                                                       307.440        0.000                       0                     1  
  mmcm0_clkfb                                                                                                                                                           7.765        0.000                       0                     3  
sys_clkp                                                                                                                                                                1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       15.568        0.000                      0                   80        0.170        0.000                      0                   80        9.500        0.000                       0                    62  
  clk_out2_clk_wiz_0        0.290        0.000                      0                 3380        0.042        0.000                      0                 3380        3.187        0.000                       0                   674  
  clkfbout_clk_wiz_0                                                                                                                                                    2.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0          VIRTUAL_clk_out1_clk_wiz_0        0.519        0.000                      0                   10        0.157        0.000                      0                   10  
clk_out2_clk_wiz_0          VIRTUAL_clk_out2_clk_wiz_0        0.460        0.000                      0                    3        0.251        0.000                      0                    3  
mmcm0_clk0                  okUH0                             0.680        0.000                      0                   57        0.858        0.000                      0                   57  
VIRTUAL_mmcm0_clk0          mmcm0_clk0                        0.436        0.000                      0                    1       11.582        0.000                      0                    1  
okUH0                       mmcm0_clk0                        0.042        0.000                      0                   36        1.360        0.000                      0                   36  
dnaclkdiv32                 mmcm0_clk0                        3.154        0.000                      0                    1        3.161        0.000                      0                    1  
mmcm0_clk0                  dnaclkdiv32                       2.336        0.000                      0                    2        0.243        0.000                      0                    2  
VIRTUAL_clk_out2_clk_wiz_0  clk_out2_clk_wiz_0                0.231        0.000                      0                   32        3.671        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0               5.529        0.000                      0                   60        0.847        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                      mmcm0_clk0                  VIRTUAL_clk_out1_clk_wiz_0  
(none)                      mmcm0_clk0                  clk_out1_clk_wiz_0          
(none)                      mmcm0_clk0                  clk_out2_clk_wiz_0          
(none)                      clk_out2_clk_wiz_0          mmcm0_clk0                  
(none)                      mmcm0_clk0                  mmcm0_clk0                  
(none)                      clk_out1_clk_wiz_0          okUH0                       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              mmcm0_clkfb                             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okUH[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.995ns  (logic 3.729ns (41.457%)  route 5.266ns (58.543%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 9.099 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.633ns = ( -0.145 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.684    -0.145    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y30         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     2.309 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.646     3.954    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[38].ram.ram_doutb[7]
    SLICE_X78Y133        LUT6 (Prop_lut6_I1_O)        0.124     4.078 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[16]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.078    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[16]_INST_0_i_12_n_0
    SLICE_X78Y133        MUXF7 (Prop_muxf7_I1_O)      0.245     4.323 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[16]_INST_0_i_4/O
                         net (fo=1, routed)           1.470     5.794    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[16]_INST_0_i_4_n_0
    SLICE_X57Y123        LUT6 (Prop_lut6_I5_O)        0.298     6.092 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[16]_INST_0/O
                         net (fo=2, routed)           0.939     7.031    OK_IFAT6/inst/poa0/ep_datain[16]
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.153     7.184 r  OK_IFAT6/inst/poa0/okEH[16]_INST_0/O
                         net (fo=1, routed)           0.505     7.689    OK_IFAT6/inst/wireOR/okEHx[176]
    SLICE_X48Y118        LUT5 (Prop_lut5_I0_O)        0.331     8.020 r  OK_IFAT6/inst/wireOR/core0_i_17/O
                         net (fo=1, routed)           0.706     8.725    OK_IFAT6/inst/okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[16]
    SLICE_X42Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.849 r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[16]_i_1/O
                         net (fo=1, routed)           0.000     8.849    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[16]_i_1_n_0
    SLICE_X42Y111        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.547     9.099    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y111        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[16]/C
                         clock pessimism              0.538     9.637    
                         clock uncertainty           -0.073     9.564    
    SLICE_X42Y111        FDRE (Setup_fdre_C_D)        0.077     9.641    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[16]
  -------------------------------------------------------------------
                         required time                          9.641    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.737ns  (logic 3.466ns (39.670%)  route 5.271ns (60.330%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.314ns = ( 9.094 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.442ns = ( 0.046 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.876     0.046    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y17         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.500 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.625     4.125    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[30].ram.ram_doutb[2]
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.249 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.249    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[2]_INST_0_i_6_n_0
    SLICE_X63Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     4.466 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.632     6.097    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[2]_INST_0_i_1_n_0
    SLICE_X76Y89         LUT6 (Prop_lut6_I0_O)        0.299     6.396 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[2]_INST_0/O
                         net (fo=2, routed)           0.757     7.153    OK_IFAT6/inst/poa0/ep_datain[2]
    SLICE_X69Y90         LUT4 (Prop_lut4_I3_O)        0.124     7.277 r  OK_IFAT6/inst/poa0/okEH[2]_INST_0/O
                         net (fo=1, routed)           0.564     7.841    OK_IFAT6/inst/wireOR/okEHx[162]
    SLICE_X66Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.965 r  OK_IFAT6/inst/wireOR/core0_i_31/O
                         net (fo=1, routed)           0.694     8.659    OK_IFAT6/inst/okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[2]
    SLICE_X66Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.783 r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[2]_i_1/O
                         net (fo=1, routed)           0.000     8.783    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[2]_i_1_n_0
    SLICE_X66Y100        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.542     9.094    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X66Y100        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[2]/C
                         clock pessimism              0.546     9.640    
                         clock uncertainty           -0.073     9.567    
    SLICE_X66Y100        FDRE (Setup_fdre_C_D)        0.077     9.644    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[2]
  -------------------------------------------------------------------
                         required time                          9.644    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.963ns  (logic 3.466ns (38.669%)  route 5.497ns (61.331%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.313ns = ( 9.095 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.621ns = ( -0.133 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.697    -0.133    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y26         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.321 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.890     4.211    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[55].ram.ram_doutb[1]
    SLICE_X43Y123        LUT6 (Prop_lut6_I0_O)        0.124     4.335 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     4.335    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[10]_INST_0_i_8_n_0
    SLICE_X43Y123        MUXF7 (Prop_muxf7_I1_O)      0.217     4.552 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.408     5.960    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[10]_INST_0_i_2_n_0
    SLICE_X62Y123        LUT6 (Prop_lut6_I1_O)        0.299     6.259 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[10]_INST_0/O
                         net (fo=2, routed)           1.043     7.302    OK_IFAT6/inst/poa0/ep_datain[10]
    SLICE_X54Y117        LUT4 (Prop_lut4_I3_O)        0.124     7.426 r  OK_IFAT6/inst/poa0/okEH[10]_INST_0/O
                         net (fo=1, routed)           0.492     7.918    OK_IFAT6/inst/wireOR/okEHx[170]
    SLICE_X54Y116        LUT5 (Prop_lut5_I0_O)        0.124     8.042 r  OK_IFAT6/inst/wireOR/core0_i_23/O
                         net (fo=1, routed)           0.664     8.706    OK_IFAT6/inst/okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[10]
    SLICE_X42Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.830 r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[10]_i_1/O
                         net (fo=1, routed)           0.000     8.830    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[10]_i_1_n_0
    SLICE_X42Y116        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.543     9.095    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y116        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[10]/C
                         clock pessimism              0.618     9.713    
                         clock uncertainty           -0.073     9.640    
    SLICE_X42Y116        FDRE (Setup_fdre_C_D)        0.077     9.717    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[10]
  -------------------------------------------------------------------
                         required time                          9.717    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.644ns  (logic 3.461ns (40.040%)  route 5.183ns (59.960%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 9.102 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.449ns = ( 0.039 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.869     0.039    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y13         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     2.493 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.605     4.098    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[18].ram.ram_doutb[3]
    SLICE_X78Y73         LUT6 (Prop_lut6_I1_O)        0.124     4.222 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.222    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[3]_INST_0_i_7_n_0
    SLICE_X78Y73         MUXF7 (Prop_muxf7_I0_O)      0.212     4.434 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.495     5.929    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[3]_INST_0_i_2_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I1_O)        0.299     6.228 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[3]_INST_0/O
                         net (fo=2, routed)           0.621     6.849    OK_IFAT6/inst/poa0/ep_datain[3]
    SLICE_X64Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.973 r  OK_IFAT6/inst/poa0/okEH[3]_INST_0/O
                         net (fo=1, routed)           0.687     7.660    OK_IFAT6/inst/wireOR/okEHx[163]
    SLICE_X60Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.784 r  OK_IFAT6/inst/wireOR/core0_i_30/O
                         net (fo=1, routed)           0.775     8.559    OK_IFAT6/inst/okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[3]
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.683 r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[3]_i_1/O
                         net (fo=1, routed)           0.000     8.683    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[3]_i_1_n_0
    SLICE_X54Y101        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.550     9.102    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X54Y101        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[3]/C
                         clock pessimism              0.546     9.648    
                         clock uncertainty           -0.073     9.575    
    SLICE_X54Y101        FDRE (Setup_fdre_C_D)        0.029     9.604    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[3]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.675ns  (logic 3.719ns (42.869%)  route 4.956ns (57.131%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.310ns = ( 9.098 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.437ns = ( 0.051 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.881     0.051    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y11         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     2.505 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.605     4.110    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[26].ram.ram_doutb[5]
    SLICE_X62Y73         LUT6 (Prop_lut6_I1_O)        0.124     4.234 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.234    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[5]_INST_0_i_5_n_0
    SLICE_X62Y73         MUXF7 (Prop_muxf7_I0_O)      0.241     4.475 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.416     5.891    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[5]_INST_0_i_1_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.298     6.189 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[5]_INST_0/O
                         net (fo=2, routed)           0.910     7.099    OK_IFAT6/inst/poa0/ep_datain[5]
    SLICE_X64Y92         LUT4 (Prop_lut4_I3_O)        0.150     7.249 r  OK_IFAT6/inst/poa0/okEH[5]_INST_0/O
                         net (fo=1, routed)           0.332     7.581    OK_IFAT6/inst/wireOR/okEHx[165]
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.328     7.909 r  OK_IFAT6/inst/wireOR/core0_i_28/O
                         net (fo=1, routed)           0.693     8.602    OK_IFAT6/inst/okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[5]
    SLICE_X62Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.726 r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[5]_i_1/O
                         net (fo=1, routed)           0.000     8.726    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[5]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.546     9.098    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X62Y101        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[5]/C
                         clock pessimism              0.546     9.644    
                         clock uncertainty           -0.073     9.571    
    SLICE_X62Y101        FDRE (Setup_fdre_C_D)        0.077     9.648    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[5]
  -------------------------------------------------------------------
                         required time                          9.648    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.852ns  (logic 3.493ns (39.462%)  route 5.359ns (60.538%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 9.097 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.633ns = ( -0.145 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.684    -0.145    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y30         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     2.309 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.887     4.196    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[38].ram.ram_doutb[4]
    SLICE_X78Y131        LUT6 (Prop_lut6_I1_O)        0.124     4.320 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.320    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0_i_12_n_0
    SLICE_X78Y131        MUXF7 (Prop_muxf7_I1_O)      0.245     4.565 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0_i_4/O
                         net (fo=1, routed)           1.716     6.281    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0_i_4_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I5_O)        0.298     6.579 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0/O
                         net (fo=2, routed)           0.833     7.411    OK_IFAT6/inst/poa0/ep_datain[13]
    SLICE_X50Y113        LUT4 (Prop_lut4_I3_O)        0.124     7.535 r  OK_IFAT6/inst/poa0/okEH[13]_INST_0/O
                         net (fo=1, routed)           0.312     7.847    OK_IFAT6/inst/wireOR/okEHx[173]
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.124     7.971 r  OK_IFAT6/inst/wireOR/core0_i_20/O
                         net (fo=1, routed)           0.611     8.582    OK_IFAT6/inst/okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[13]
    SLICE_X42Y113        LUT6 (Prop_lut6_I0_O)        0.124     8.706 r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[13]_i_1/O
                         net (fo=1, routed)           0.000     8.706    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[13]_i_1_n_0
    SLICE_X42Y113        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.545     9.097    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y113        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[13]/C
                         clock pessimism              0.538     9.635    
                         clock uncertainty           -0.073     9.562    
    SLICE_X42Y113        FDRE (Setup_fdre_C_D)        0.081     9.643    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[13]
  -------------------------------------------------------------------
                         required time                          9.643    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.618ns  (logic 3.486ns (40.448%)  route 5.132ns (59.552%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 9.103 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.449ns = ( 0.039 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.869     0.039    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y13         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     2.493 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.617     4.110    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[18].ram.ram_doutb[7]
    SLICE_X78Y73         LUT6 (Prop_lut6_I1_O)        0.124     4.234 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.234    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0_i_7_n_0
    SLICE_X78Y73         MUXF7 (Prop_muxf7_I0_O)      0.238     4.472 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.464     5.937    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0_i_2_n_0
    SLICE_X76Y94         LUT6 (Prop_lut6_I1_O)        0.298     6.235 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0/O
                         net (fo=2, routed)           0.835     7.070    OK_IFAT6/inst/poa0/ep_datain[7]
    SLICE_X63Y94         LUT4 (Prop_lut4_I3_O)        0.124     7.194 r  OK_IFAT6/inst/poa0/okEH[7]_INST_0/O
                         net (fo=1, routed)           0.523     7.717    OK_IFAT6/inst/wireOR/okEHx[167]
    SLICE_X60Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.841 r  OK_IFAT6/inst/wireOR/core0_i_26/O
                         net (fo=1, routed)           0.693     8.533    OK_IFAT6/inst/okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[7]
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.657 r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[7]_i_1/O
                         net (fo=1, routed)           0.000     8.657    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[7]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.551     9.103    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X50Y101        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[7]/C
                         clock pessimism              0.546     9.649    
                         clock uncertainty           -0.073     9.576    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.029     9.605    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[7]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.811ns  (logic 3.698ns (41.968%)  route 5.113ns (58.032%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 9.097 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.633ns = ( -0.145 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.684    -0.145    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y30         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     2.309 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.883     4.191    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[38].ram.ram_doutb[6]
    SLICE_X78Y130        LUT6 (Prop_lut6_I1_O)        0.124     4.315 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.315    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0_i_12_n_0
    SLICE_X78Y130        MUXF7 (Prop_muxf7_I1_O)      0.217     4.532 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0_i_4/O
                         net (fo=1, routed)           1.306     5.839    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0_i_4_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I5_O)        0.299     6.138 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0/O
                         net (fo=2, routed)           0.987     7.124    OK_IFAT6/inst/poa0/ep_datain[15]
    SLICE_X50Y114        LUT4 (Prop_lut4_I3_O)        0.153     7.277 r  OK_IFAT6/inst/poa0/okEH[15]_INST_0/O
                         net (fo=1, routed)           0.455     7.732    OK_IFAT6/inst/wireOR/okEHx[175]
    SLICE_X48Y113        LUT5 (Prop_lut5_I0_O)        0.327     8.059 r  OK_IFAT6/inst/wireOR/core0_i_18/O
                         net (fo=1, routed)           0.483     8.542    OK_IFAT6/inst/okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[15]
    SLICE_X42Y113        LUT6 (Prop_lut6_I0_O)        0.124     8.666 r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[15]_i_1/O
                         net (fo=1, routed)           0.000     8.666    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[15]_i_1_n_0
    SLICE_X42Y113        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.545     9.097    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y113        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[15]/C
                         clock pessimism              0.538     9.635    
                         clock uncertainty           -0.073     9.562    
    SLICE_X42Y113        FDRE (Setup_fdre_C_D)        0.079     9.641    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[15]
  -------------------------------------------------------------------
                         required time                          9.641    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.860ns  (logic 3.659ns (41.299%)  route 5.201ns (58.701%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 9.097 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.604ns = ( -0.116 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.714    -0.116    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y29         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     2.338 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.677     4.015    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[57].ram.ram_doutb[3]
    SLICE_X62Y143        LUT6 (Prop_lut6_I3_O)        0.124     4.139 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.139    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5_n_0
    SLICE_X62Y143        MUXF7 (Prop_muxf7_I0_O)      0.209     4.348 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1/O
                         net (fo=1, routed)           1.428     5.776    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1_n_0
    SLICE_X62Y123        LUT6 (Prop_lut6_I0_O)        0.297     6.073 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=2, routed)           0.888     6.961    OK_IFAT6/inst/poa0/ep_datain[12]
    SLICE_X54Y117        LUT4 (Prop_lut4_I3_O)        0.119     7.080 r  OK_IFAT6/inst/poa0/okEH[12]_INST_0/O
                         net (fo=1, routed)           0.697     7.777    OK_IFAT6/inst/wireOR/okEHx[172]
    SLICE_X50Y114        LUT5 (Prop_lut5_I0_O)        0.332     8.109 r  OK_IFAT6/inst/wireOR/core0_i_21/O
                         net (fo=1, routed)           0.511     8.620    OK_IFAT6/inst/okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[12]
    SLICE_X42Y114        LUT6 (Prop_lut6_I0_O)        0.124     8.744 r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[12]_i_1/O
                         net (fo=1, routed)           0.000     8.744    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[12]_i_1_n_0
    SLICE_X42Y114        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.545     9.097    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y114        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[12]/C
                         clock pessimism              0.618     9.715    
                         clock uncertainty           -0.073     9.642    
    SLICE_X42Y114        FDRE (Setup_fdre_C_D)        0.077     9.719    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[12]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.773ns  (logic 3.694ns (42.108%)  route 5.079ns (57.892%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 9.361 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( -0.027 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.803    -0.027    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y26         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     2.427 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.423     3.850    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[85].ram.ram_doutb[5]
    SLICE_X23Y138        LUT6 (Prop_lut6_I3_O)        0.124     3.974 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.974    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[23]_INST_0_i_8_n_0
    SLICE_X23Y138        MUXF7 (Prop_muxf7_I1_O)      0.217     4.191 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[23]_INST_0_i_2/O
                         net (fo=1, routed)           1.797     5.988    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[23]_INST_0_i_2_n_0
    SLICE_X23Y104        LUT6 (Prop_lut6_I1_O)        0.299     6.287 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[23]_INST_0/O
                         net (fo=2, routed)           1.071     7.358    OK_IFAT6/inst/poa0/ep_datain[23]
    SLICE_X25Y98         LUT4 (Prop_lut4_I3_O)        0.150     7.508 r  OK_IFAT6/inst/poa0/okEH[23]_INST_0/O
                         net (fo=1, routed)           0.483     7.990    OK_IFAT6/inst/wireOR/okEHx[183]
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.326     8.316 r  OK_IFAT6/inst/wireOR/core0_i_10/O
                         net (fo=1, routed)           0.306     8.622    OK_IFAT6/inst/okHI/core0/core0/lbdbe0a2138e5523911cd7fdedd1c6eed[23]
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.746 r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[23]_i_1/O
                         net (fo=1, routed)           0.000     8.746    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[23]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.809     9.361    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X34Y99         FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[23]/C
                         clock pessimism              0.546     9.907    
                         clock uncertainty           -0.073     9.834    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.029     9.863    OK_IFAT6/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef_reg[23]
  -------------------------------------------------------------------
                         required time                          9.863    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  1.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/wi01/ep_datahold_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.145%)  route 0.312ns (68.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns = ( 0.618 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.700ns = ( 0.788 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.627     0.788    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y104        FDSE                                         r  OK_IFAT6/inst/okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDSE (Prop_fdse_C_Q)         0.141     0.929 r  OK_IFAT6/inst/okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[18]/Q
                         net (fo=7, routed)           0.312     1.241    OK_IFAT6/inst/wi01/okHE[18]
    SLICE_X19Y97         FDRE                                         r  OK_IFAT6/inst/wi01/ep_datahold_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.970     0.618    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X19Y97         FDRE                                         r  OK_IFAT6/inst/wi01/ep_datahold_reg[18]/C
                         clock pessimism              0.508     1.126    
    SLICE_X19Y97         FDRE (Hold_fdre_C_D)         0.066     1.192    OK_IFAT6/inst/wi01/ep_datahold_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/wo23/wirehold_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.237%)  route 0.178ns (55.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 0.505 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 0.815 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.653     0.815    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X47Y99         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.956 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[16]/Q
                         net (fo=1, routed)           0.178     1.133    OK_IFAT6/inst/wo23/ep_datain[16]
    SLICE_X47Y100        FDRE                                         r  OK_IFAT6/inst/wo23/wirehold_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.857     0.505    OK_IFAT6/inst/wo23/okHE[40]
    SLICE_X47Y100        FDRE                                         r  OK_IFAT6/inst/wo23/wirehold_reg[16]/C
                         clock pessimism              0.508     1.013    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.070     1.083    OK_IFAT6/inst/wo23/wirehold_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/wo23/wirehold_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.032%)  route 0.179ns (55.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 0.505 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 0.815 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.653     0.815    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X47Y98         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     0.956 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[13]/Q
                         net (fo=1, routed)           0.179     1.135    OK_IFAT6/inst/wo23/ep_datain[13]
    SLICE_X47Y100        FDRE                                         r  OK_IFAT6/inst/wo23/wirehold_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.857     0.505    OK_IFAT6/inst/wo23/okHE[40]
    SLICE_X47Y100        FDRE                                         r  OK_IFAT6/inst/wo23/wirehold_reg[13]/C
                         clock pessimism              0.508     1.013    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.070     1.083    OK_IFAT6/inst/wo23/wirehold_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/wo23/wirehold_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.237%)  route 0.178ns (55.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 0.505 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 0.815 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.653     0.815    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X47Y98         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     0.956 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[15]/Q
                         net (fo=1, routed)           0.178     1.133    OK_IFAT6/inst/wo23/ep_datain[15]
    SLICE_X47Y100        FDRE                                         r  OK_IFAT6/inst/wo23/wirehold_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.857     0.505    OK_IFAT6/inst/wo23/okHE[40]
    SLICE_X47Y100        FDRE                                         r  OK_IFAT6/inst/wo23/wirehold_reg[15]/C
                         clock pessimism              0.508     1.013    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.066     1.079    OK_IFAT6/inst/wo23/wirehold_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/wi01/ep_datahold_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.057%)  route 0.328ns (69.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns = ( 0.617 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.700ns = ( 0.788 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.627     0.788    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y104        FDSE                                         r  OK_IFAT6/inst/okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDSE (Prop_fdse_C_Q)         0.141     0.929 r  OK_IFAT6/inst/okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[25]/Q
                         net (fo=7, routed)           0.328     1.257    OK_IFAT6/inst/wi01/okHE[25]
    SLICE_X19Y95         FDRE                                         r  OK_IFAT6/inst/wi01/ep_datahold_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.969     0.617    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X19Y95         FDRE                                         r  OK_IFAT6/inst/wi01/ep_datahold_reg[25]/C
                         clock pessimism              0.508     1.125    
    SLICE_X19Y95         FDRE (Hold_fdre_C_D)         0.070     1.195    OK_IFAT6/inst/wi01/ep_datahold_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.506%)  route 0.169ns (54.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns = ( 0.608 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.681ns = ( 0.807 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.645     0.807    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X63Y89         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141     0.948 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep/Q
                         net (fo=16, routed)          0.169     1.117    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/ADDRBWRADDR[11]
    RAMB36_X3Y17         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.959     0.608    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y17         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.255     0.862    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.045    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.315%)  route 0.170ns (54.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns = ( 0.578 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 0.778 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.617     0.778    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y127         FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141     0.919 r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.170     1.089    OK_IFAT6/inst/okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[6]
    RAMB18_X0Y51         RAMB18E1                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.929     0.578    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y51         RAMB18E1                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.257     0.835    
    RAMB18_X0Y51         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.018    OK_IFAT6/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.860%)  route 0.335ns (67.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 0.544 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.679ns = ( 0.809 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.647     0.809    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.164     0.973 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_rep__0/Q
                         net (fo=16, routed)          0.335     1.308    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[8]
    RAMB36_X3Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.895     0.544    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508     1.052    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.235    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.860%)  route 0.335ns (67.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 0.544 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.679ns = ( 0.809 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.647     0.809    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.164     0.973 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__0/Q
                         net (fo=16, routed)          0.335     1.308    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[5]
    RAMB36_X3Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.895     0.544    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508     1.052    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.235    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/pc0/address_loop[5].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.828%)  route 0.174ns (55.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns = ( 0.578 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 0.778 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.617     0.778    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y127         FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/address_loop[5].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141     0.919 r  OK_IFAT6/inst/okHI/core0/core0/a0/pc0/address_loop[5].pc_flop/Q
                         net (fo=3, routed)           0.174     1.093    OK_IFAT6/inst/okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[5]
    RAMB18_X0Y51         RAMB18E1                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.929     0.578    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y51         RAMB18E1                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.257     0.835    
    RAMB18_X0Y51         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.018    OK_IFAT6/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { OK_IFAT6/inst/okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y50     OK_IFAT6/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y50     OK_IFAT6/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.920       7.028      RAMB36_X0Y13     ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.920       7.028      RAMB36_X0Y14     ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.920       7.028      RAMB36_X0Y7      ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.920       7.028      RAMB36_X0Y8      ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.920       7.028      RAMB36_X1Y11     ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.920       7.028      RAMB36_X1Y12     ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.920       7.028      RAMB36_X1Y9      ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.920       7.028      RAMB36_X1Y10     ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y126    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y126    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y127    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y126    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y126    OK_IFAT6/inst/okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dnaclkdiv32
  To Clock:  dnaclkdiv32

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      307.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dnaclkdiv32
Waveform(ns):       { 1.488 160.208 }
Period(ns):         317.440
Sources:            { OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     DNA_PORT/CLK  n/a            10.000        317.440     307.440    DNA_PORT_X0Y0  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { OK_IFAT6/inst/okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         9.920       7.765      BUFGCTRL_X0Y4    OK_IFAT6/inst/okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y2  OK_IFAT6/inst/okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clkp
  To Clock:  sys_clkp

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clkp
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y1  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.568ns  (required time - arrival time)
  Source:                 DAC3/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.021ns (24.508%)  route 3.145ns (75.492%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 18.028 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.945    -1.397    DAC3/clk_out1
    SLICE_X14Y94         FDCE                                         r  DAC3/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDCE (Prop_fdce_C_Q)         0.478    -0.919 f  DAC3/i_reg[3]/Q
                         net (fo=7, routed)           0.906    -0.013    DAC3/i_reg[3]
    SLICE_X14Y94         LUT6 (Prop_lut6_I4_O)        0.295     0.282 r  DAC3/i[4]_i_4__1/O
                         net (fo=2, routed)           0.611     0.893    DAC3/i[4]_i_4__1_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124     1.017 f  DAC3/i[4]_i_3__1/O
                         net (fo=6, routed)           0.978     1.995    DAC3/i[4]_i_3__1_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.119 r  DAC3/i[4]_i_1__1/O
                         net (fo=5, routed)           0.650     2.769    DAC3/i[4]_i_1__1_n_0
    SLICE_X14Y95         FDCE                                         r  DAC3/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W11                                               0.000    20.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    20.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    20.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    16.119    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.210 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.818    18.028    DAC3/clk_out1
    SLICE_X14Y95         FDCE                                         r  DAC3/i_reg[0]/C
                         clock pessimism              0.550    18.578    
                         clock uncertainty           -0.072    18.506    
    SLICE_X14Y95         FDCE (Setup_fdce_C_CE)      -0.169    18.337    DAC3/i_reg[0]
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                 15.568    

Slack (MET) :             15.821ns  (required time - arrival time)
  Source:                 DAC3/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.021ns (26.335%)  route 2.856ns (73.665%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 18.028 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.945    -1.397    DAC3/clk_out1
    SLICE_X14Y94         FDCE                                         r  DAC3/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDCE (Prop_fdce_C_Q)         0.478    -0.919 f  DAC3/i_reg[3]/Q
                         net (fo=7, routed)           0.906    -0.013    DAC3/i_reg[3]
    SLICE_X14Y94         LUT6 (Prop_lut6_I4_O)        0.295     0.282 r  DAC3/i[4]_i_4__1/O
                         net (fo=2, routed)           0.611     0.893    DAC3/i[4]_i_4__1_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124     1.017 f  DAC3/i[4]_i_3__1/O
                         net (fo=6, routed)           0.978     1.995    DAC3/i[4]_i_3__1_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.119 r  DAC3/i[4]_i_1__1/O
                         net (fo=5, routed)           0.361     2.480    DAC3/i[4]_i_1__1_n_0
    SLICE_X13Y95         FDCE                                         r  DAC3/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W11                                               0.000    20.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    20.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    20.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    16.119    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.210 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.818    18.028    DAC3/clk_out1
    SLICE_X13Y95         FDCE                                         r  DAC3/i_reg[1]/C
                         clock pessimism              0.550    18.578    
                         clock uncertainty           -0.072    18.506    
    SLICE_X13Y95         FDCE (Setup_fdce_C_CE)      -0.205    18.301    DAC3/i_reg[1]
  -------------------------------------------------------------------
                         required time                         18.301    
                         arrival time                          -2.480    
  -------------------------------------------------------------------
                         slack                                 15.821    

Slack (MET) :             15.821ns  (required time - arrival time)
  Source:                 DAC3/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3/i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.021ns (26.335%)  route 2.856ns (73.665%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 18.028 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.945    -1.397    DAC3/clk_out1
    SLICE_X14Y94         FDCE                                         r  DAC3/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDCE (Prop_fdce_C_Q)         0.478    -0.919 f  DAC3/i_reg[3]/Q
                         net (fo=7, routed)           0.906    -0.013    DAC3/i_reg[3]
    SLICE_X14Y94         LUT6 (Prop_lut6_I4_O)        0.295     0.282 r  DAC3/i[4]_i_4__1/O
                         net (fo=2, routed)           0.611     0.893    DAC3/i[4]_i_4__1_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124     1.017 f  DAC3/i[4]_i_3__1/O
                         net (fo=6, routed)           0.978     1.995    DAC3/i[4]_i_3__1_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.119 r  DAC3/i[4]_i_1__1/O
                         net (fo=5, routed)           0.361     2.480    DAC3/i[4]_i_1__1_n_0
    SLICE_X13Y95         FDCE                                         r  DAC3/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W11                                               0.000    20.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    20.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    20.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    16.119    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.210 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.818    18.028    DAC3/clk_out1
    SLICE_X13Y95         FDCE                                         r  DAC3/i_reg[4]/C
                         clock pessimism              0.550    18.578    
                         clock uncertainty           -0.072    18.506    
    SLICE_X13Y95         FDCE (Setup_fdce_C_CE)      -0.205    18.301    DAC3/i_reg[4]
  -------------------------------------------------------------------
                         required time                         18.301    
                         arrival time                          -2.480    
  -------------------------------------------------------------------
                         slack                                 15.821    

Slack (MET) :             15.991ns  (required time - arrival time)
  Source:                 DAC5/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.963ns (25.803%)  route 2.769ns (74.197%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 18.028 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.945    -1.397    DAC5/clk_out1
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.978 f  DAC5/i_reg[3]/Q
                         net (fo=7, routed)           0.865    -0.113    DAC5/i_reg[3]
    SLICE_X12Y92         LUT6 (Prop_lut6_I4_O)        0.296     0.183 r  DAC5/i[4]_i_4__3/O
                         net (fo=2, routed)           0.851     1.033    DAC5/i[4]_i_4__3_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.157 r  DAC5/i[4]_i_3__3/O
                         net (fo=6, routed)           0.583     1.740    DAC5/i[4]_i_3__3_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.864 r  DAC5/i[4]_i_1__3/O
                         net (fo=5, routed)           0.471     2.335    DAC5/i[4]_i_1__3_n_0
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W11                                               0.000    20.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    20.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    20.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    16.119    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.210 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.818    18.028    DAC5/clk_out1
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[0]/C
                         clock pessimism              0.575    18.603    
                         clock uncertainty           -0.072    18.531    
    SLICE_X13Y93         FDCE (Setup_fdce_C_CE)      -0.205    18.326    DAC5/i_reg[0]
  -------------------------------------------------------------------
                         required time                         18.326    
                         arrival time                          -2.335    
  -------------------------------------------------------------------
                         slack                                 15.991    

Slack (MET) :             15.991ns  (required time - arrival time)
  Source:                 DAC5/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.963ns (25.803%)  route 2.769ns (74.197%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 18.028 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.945    -1.397    DAC5/clk_out1
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.978 f  DAC5/i_reg[3]/Q
                         net (fo=7, routed)           0.865    -0.113    DAC5/i_reg[3]
    SLICE_X12Y92         LUT6 (Prop_lut6_I4_O)        0.296     0.183 r  DAC5/i[4]_i_4__3/O
                         net (fo=2, routed)           0.851     1.033    DAC5/i[4]_i_4__3_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.157 r  DAC5/i[4]_i_3__3/O
                         net (fo=6, routed)           0.583     1.740    DAC5/i[4]_i_3__3_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.864 r  DAC5/i[4]_i_1__3/O
                         net (fo=5, routed)           0.471     2.335    DAC5/i[4]_i_1__3_n_0
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W11                                               0.000    20.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    20.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    20.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    16.119    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.210 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.818    18.028    DAC5/clk_out1
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[1]/C
                         clock pessimism              0.575    18.603    
                         clock uncertainty           -0.072    18.531    
    SLICE_X13Y93         FDCE (Setup_fdce_C_CE)      -0.205    18.326    DAC5/i_reg[1]
  -------------------------------------------------------------------
                         required time                         18.326    
                         arrival time                          -2.335    
  -------------------------------------------------------------------
                         slack                                 15.991    

Slack (MET) :             15.991ns  (required time - arrival time)
  Source:                 DAC5/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.963ns (25.803%)  route 2.769ns (74.197%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 18.028 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.945    -1.397    DAC5/clk_out1
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.978 f  DAC5/i_reg[3]/Q
                         net (fo=7, routed)           0.865    -0.113    DAC5/i_reg[3]
    SLICE_X12Y92         LUT6 (Prop_lut6_I4_O)        0.296     0.183 r  DAC5/i[4]_i_4__3/O
                         net (fo=2, routed)           0.851     1.033    DAC5/i[4]_i_4__3_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.157 r  DAC5/i[4]_i_3__3/O
                         net (fo=6, routed)           0.583     1.740    DAC5/i[4]_i_3__3_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.864 r  DAC5/i[4]_i_1__3/O
                         net (fo=5, routed)           0.471     2.335    DAC5/i[4]_i_1__3_n_0
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W11                                               0.000    20.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    20.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    20.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    16.119    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.210 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.818    18.028    DAC5/clk_out1
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[2]/C
                         clock pessimism              0.575    18.603    
                         clock uncertainty           -0.072    18.531    
    SLICE_X13Y93         FDCE (Setup_fdce_C_CE)      -0.205    18.326    DAC5/i_reg[2]
  -------------------------------------------------------------------
                         required time                         18.326    
                         arrival time                          -2.335    
  -------------------------------------------------------------------
                         slack                                 15.991    

Slack (MET) :             15.991ns  (required time - arrival time)
  Source:                 DAC5/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5/i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.963ns (25.803%)  route 2.769ns (74.197%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 18.028 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.945    -1.397    DAC5/clk_out1
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.978 f  DAC5/i_reg[3]/Q
                         net (fo=7, routed)           0.865    -0.113    DAC5/i_reg[3]
    SLICE_X12Y92         LUT6 (Prop_lut6_I4_O)        0.296     0.183 r  DAC5/i[4]_i_4__3/O
                         net (fo=2, routed)           0.851     1.033    DAC5/i[4]_i_4__3_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.157 r  DAC5/i[4]_i_3__3/O
                         net (fo=6, routed)           0.583     1.740    DAC5/i[4]_i_3__3_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.864 r  DAC5/i[4]_i_1__3/O
                         net (fo=5, routed)           0.471     2.335    DAC5/i[4]_i_1__3_n_0
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W11                                               0.000    20.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    20.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    20.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    16.119    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.210 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.818    18.028    DAC5/clk_out1
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[3]/C
                         clock pessimism              0.575    18.603    
                         clock uncertainty           -0.072    18.531    
    SLICE_X13Y93         FDCE (Setup_fdce_C_CE)      -0.205    18.326    DAC5/i_reg[3]
  -------------------------------------------------------------------
                         required time                         18.326    
                         arrival time                          -2.335    
  -------------------------------------------------------------------
                         slack                                 15.991    

Slack (MET) :             15.991ns  (required time - arrival time)
  Source:                 DAC5/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5/i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.963ns (25.803%)  route 2.769ns (74.197%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 18.028 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.945    -1.397    DAC5/clk_out1
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.978 f  DAC5/i_reg[3]/Q
                         net (fo=7, routed)           0.865    -0.113    DAC5/i_reg[3]
    SLICE_X12Y92         LUT6 (Prop_lut6_I4_O)        0.296     0.183 r  DAC5/i[4]_i_4__3/O
                         net (fo=2, routed)           0.851     1.033    DAC5/i[4]_i_4__3_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.157 r  DAC5/i[4]_i_3__3/O
                         net (fo=6, routed)           0.583     1.740    DAC5/i[4]_i_3__3_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.864 r  DAC5/i[4]_i_1__3/O
                         net (fo=5, routed)           0.471     2.335    DAC5/i[4]_i_1__3_n_0
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W11                                               0.000    20.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    20.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    20.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    16.119    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.210 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.818    18.028    DAC5/clk_out1
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[4]/C
                         clock pessimism              0.575    18.603    
                         clock uncertainty           -0.072    18.531    
    SLICE_X13Y93         FDCE (Setup_fdce_C_CE)      -0.205    18.326    DAC5/i_reg[4]
  -------------------------------------------------------------------
                         required time                         18.326    
                         arrival time                          -2.335    
  -------------------------------------------------------------------
                         slack                                 15.991    

Slack (MET) :             16.041ns  (required time - arrival time)
  Source:                 DAC1/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC1/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.890ns (24.093%)  route 2.804ns (75.907%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 18.027 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.399ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.943    -1.399    DAC1/clk_out1
    SLICE_X18Y90         FDCE                                         r  DAC1/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y90         FDCE (Prop_fdce_C_Q)         0.518    -0.881 f  DAC1/i_reg[0]/Q
                         net (fo=18, routed)          1.164     0.283    DAC1/i_reg[0]
    SLICE_X17Y91         LUT6 (Prop_lut6_I3_O)        0.124     0.407 r  DAC1/i[4]_i_4/O
                         net (fo=2, routed)           0.362     0.769    DAC1/i[4]_i_4_n_0
    SLICE_X16Y91         LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  DAC1/i[4]_i_3/O
                         net (fo=6, routed)           0.733     1.626    DAC1/i[4]_i_3_n_0
    SLICE_X17Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.750 r  DAC1/i[4]_i_1/O
                         net (fo=5, routed)           0.545     2.295    DAC1/sel
    SLICE_X18Y91         FDCE                                         r  DAC1/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W11                                               0.000    20.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    20.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    20.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    16.119    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.210 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.817    18.027    DAC1/clk_out1
    SLICE_X18Y91         FDCE                                         r  DAC1/i_reg[1]/C
                         clock pessimism              0.550    18.577    
                         clock uncertainty           -0.072    18.505    
    SLICE_X18Y91         FDCE (Setup_fdce_C_CE)      -0.169    18.336    DAC1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         18.336    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                 16.041    

Slack (MET) :             16.041ns  (required time - arrival time)
  Source:                 DAC1/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC1/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.890ns (24.093%)  route 2.804ns (75.907%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 18.027 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.399ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.943    -1.399    DAC1/clk_out1
    SLICE_X18Y90         FDCE                                         r  DAC1/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y90         FDCE (Prop_fdce_C_Q)         0.518    -0.881 f  DAC1/i_reg[0]/Q
                         net (fo=18, routed)          1.164     0.283    DAC1/i_reg[0]
    SLICE_X17Y91         LUT6 (Prop_lut6_I3_O)        0.124     0.407 r  DAC1/i[4]_i_4/O
                         net (fo=2, routed)           0.362     0.769    DAC1/i[4]_i_4_n_0
    SLICE_X16Y91         LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  DAC1/i[4]_i_3/O
                         net (fo=6, routed)           0.733     1.626    DAC1/i[4]_i_3_n_0
    SLICE_X17Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.750 r  DAC1/i[4]_i_1/O
                         net (fo=5, routed)           0.545     2.295    DAC1/sel
    SLICE_X18Y91         FDCE                                         r  DAC1/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W11                                               0.000    20.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    20.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    20.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    22.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    16.119    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.210 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.817    18.027    DAC1/clk_out1
    SLICE_X18Y91         FDCE                                         r  DAC1/i_reg[2]/C
                         clock pessimism              0.550    18.577    
                         clock uncertainty           -0.072    18.505    
    SLICE_X18Y91         FDCE (Setup_fdce_C_CE)      -0.169    18.336    DAC1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         18.336    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                 16.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/trigff0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OK_IFAT6/inst/ti40/trigff1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.691    -0.429    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X11Y89         FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.288 r  OK_IFAT6/inst/ti40/trigff0_reg[4]/Q
                         net (fo=2, routed)           0.121    -0.167    OK_IFAT6/inst/ti40/trigff0[4]
    SLICE_X11Y90         FDCE                                         r  OK_IFAT6/inst/ti40/trigff1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.969    -0.818    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X11Y90         FDCE                                         r  OK_IFAT6/inst/ti40/trigff1_reg[4]/C
                         clock pessimism              0.406    -0.412    
    SLICE_X11Y90         FDCE (Hold_fdce_C_D)         0.075    -0.337    OK_IFAT6/inst/ti40/trigff1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/trigff1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OK_IFAT6/inst/ti40/ep_trigger_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.692    -0.428    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X11Y90         FDCE                                         r  OK_IFAT6/inst/ti40/trigff1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.128    -0.300 r  OK_IFAT6/inst/ti40/trigff1_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.245    OK_IFAT6/inst/ti40/trigff1[4]
    SLICE_X11Y90         LUT2 (Prop_lut2_I0_O)        0.099    -0.146 r  OK_IFAT6/inst/ti40/ep_trigger[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    OK_IFAT6/inst/ti40/ep_trigger0[4]
    SLICE_X11Y90         FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.969    -0.818    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X11Y90         FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[4]/C
                         clock pessimism              0.390    -0.428    
    SLICE_X11Y90         FDCE (Hold_fdce_C_D)         0.091    -0.337    OK_IFAT6/inst/ti40/ep_trigger_reg[4]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DAC2/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC2/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.455%)  route 0.146ns (43.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.693    -0.427    DAC2/clk_out1
    SLICE_X15Y93         FDCE                                         r  DAC2/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.286 r  DAC2/i_reg[1]/Q
                         net (fo=17, routed)          0.146    -0.140    DAC2/i_reg[1]
    SLICE_X14Y93         LUT5 (Prop_lut5_I1_O)        0.048    -0.092 r  DAC2/i[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.092    DAC2/p_0_in[3]
    SLICE_X14Y93         FDCE                                         r  DAC2/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.969    -0.818    DAC2/clk_out1
    SLICE_X14Y93         FDCE                                         r  DAC2/i_reg[3]/C
                         clock pessimism              0.404    -0.414    
    SLICE_X14Y93         FDCE (Hold_fdce_C_D)         0.131    -0.283    DAC2/i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DAC4/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC4/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.455%)  route 0.146ns (43.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.692    -0.428    DAC4/clk_out1
    SLICE_X15Y92         FDCE                                         r  DAC4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.287 r  DAC4/i_reg[1]/Q
                         net (fo=17, routed)          0.146    -0.141    DAC4/i_reg[1]
    SLICE_X14Y92         LUT5 (Prop_lut5_I2_O)        0.048    -0.093 r  DAC4/i[3]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.093    DAC4/p_0_in[3]
    SLICE_X14Y92         FDCE                                         r  DAC4/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.968    -0.819    DAC4/clk_out1
    SLICE_X14Y92         FDCE                                         r  DAC4/i_reg[3]/C
                         clock pessimism              0.404    -0.415    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.131    -0.284    DAC4/i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/ep_trigger_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC2/FSM_onehot_pr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.883%)  route 0.155ns (45.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.691    -0.429    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X13Y89         FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.288 r  OK_IFAT6/inst/ti40/ep_trigger_reg[1]/Q
                         net (fo=3, routed)           0.155    -0.132    DAC2/ti40_ep_trigger[0]
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.048    -0.084 r  DAC2/FSM_onehot_pr_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.084    DAC2/FSM_onehot_pr_state[1]_i_1__0_n_0
    SLICE_X12Y90         FDCE                                         r  DAC2/FSM_onehot_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.968    -0.819    DAC2/clk_out1
    SLICE_X12Y90         FDCE                                         r  DAC2/FSM_onehot_pr_state_reg[1]/C
                         clock pessimism              0.407    -0.412    
    SLICE_X12Y90         FDCE (Hold_fdce_C_D)         0.133    -0.279    DAC2/FSM_onehot_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 DAC2/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC2/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.693    -0.427    DAC2/clk_out1
    SLICE_X15Y93         FDCE                                         r  DAC2/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.286 r  DAC2/i_reg[1]/Q
                         net (fo=17, routed)          0.146    -0.140    DAC2/i_reg[1]
    SLICE_X14Y93         LUT4 (Prop_lut4_I1_O)        0.045    -0.095 r  DAC2/i[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.095    DAC2/p_0_in[2]
    SLICE_X14Y93         FDCE                                         r  DAC2/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.969    -0.818    DAC2/clk_out1
    SLICE_X14Y93         FDCE                                         r  DAC2/i_reg[2]/C
                         clock pessimism              0.404    -0.414    
    SLICE_X14Y93         FDCE (Hold_fdce_C_D)         0.120    -0.294    DAC2/i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 DAC4/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC4/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.692    -0.428    DAC4/clk_out1
    SLICE_X15Y92         FDCE                                         r  DAC4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.287 r  DAC4/i_reg[1]/Q
                         net (fo=17, routed)          0.146    -0.141    DAC4/i_reg[1]
    SLICE_X14Y92         LUT4 (Prop_lut4_I1_O)        0.045    -0.096 r  DAC4/i[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.096    DAC4/p_0_in[2]
    SLICE_X14Y92         FDCE                                         r  DAC4/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.968    -0.819    DAC4/clk_out1
    SLICE_X14Y92         FDCE                                         r  DAC4/i_reg[2]/C
                         clock pessimism              0.404    -0.415    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.120    -0.295    DAC4/i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/trigff0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OK_IFAT6/inst/ti40/ep_trigger_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.691    -0.429    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X16Y88         FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y88         FDCE (Prop_fdce_C_Q)         0.148    -0.281 r  OK_IFAT6/inst/ti40/trigff0_reg[0]/Q
                         net (fo=2, routed)           0.073    -0.207    OK_IFAT6/inst/ti40/trigff0[0]
    SLICE_X16Y88         LUT2 (Prop_lut2_I1_O)        0.098    -0.109 r  OK_IFAT6/inst/ti40/ep_trigger[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    OK_IFAT6/inst/ti40/ep_trigger0[0]
    SLICE_X16Y88         FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.967    -0.820    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X16Y88         FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[0]/C
                         clock pessimism              0.391    -0.429    
    SLICE_X16Y88         FDCE (Hold_fdce_C_D)         0.120    -0.309    OK_IFAT6/inst/ti40/ep_trigger_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/ti40/trigff0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OK_IFAT6/inst/ti40/ep_trigger_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.690    -0.430    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X14Y87         FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDCE (Prop_fdce_C_Q)         0.148    -0.282 r  OK_IFAT6/inst/ti40/trigff0_reg[3]/Q
                         net (fo=2, routed)           0.073    -0.208    OK_IFAT6/inst/ti40/trigff0[3]
    SLICE_X14Y87         LUT2 (Prop_lut2_I1_O)        0.098    -0.110 r  OK_IFAT6/inst/ti40/ep_trigger[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    OK_IFAT6/inst/ti40/ep_trigger0[3]
    SLICE_X14Y87         FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.965    -0.822    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X14Y87         FDCE                                         r  OK_IFAT6/inst/ti40/ep_trigger_reg[3]/C
                         clock pessimism              0.392    -0.430    
    SLICE_X14Y87         FDCE (Hold_fdce_C_D)         0.120    -0.310    OK_IFAT6/inst/ti40/ep_trigger_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 DAC2/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC2/i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.693    -0.427    DAC2/clk_out1
    SLICE_X15Y93         FDCE                                         r  DAC2/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.286 r  DAC2/i_reg[1]/Q
                         net (fo=17, routed)          0.150    -0.136    DAC2/i_reg[1]
    SLICE_X14Y93         LUT6 (Prop_lut6_I1_O)        0.045    -0.091 r  DAC2/i[4]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.091    DAC2/p_0_in[4]
    SLICE_X14Y93         FDCE                                         r  DAC2/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.969    -0.818    DAC2/clk_out1
    SLICE_X14Y93         FDCE                                         r  DAC2/i_reg[4]/C
                         clock pessimism              0.404    -0.414    
    SLICE_X14Y93         FDCE (Hold_fdce_C_D)         0.121    -0.293    DAC2/i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    Data_Converter_Clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X15Y91     DAC1/FSM_onehot_pr_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X15Y89     DAC1/FSM_onehot_pr_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X15Y91     DAC1/FSM_onehot_pr_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X15Y91     DAC1/FSM_onehot_pr_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X18Y90     DAC1/i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X18Y91     DAC1/i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X18Y91     DAC1/i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X18Y91     DAC1/i_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X15Y91     DAC1/FSM_onehot_pr_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X15Y91     DAC1/FSM_onehot_pr_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y89     DAC1/FSM_onehot_pr_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y89     DAC1/FSM_onehot_pr_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y91     DAC1/FSM_onehot_pr_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y91     DAC1/FSM_onehot_pr_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y91     DAC1/FSM_onehot_pr_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y91     DAC1/FSM_onehot_pr_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y90     DAC1/i_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y90     DAC1/i_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X15Y91     DAC1/FSM_onehot_pr_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X15Y91     DAC1/FSM_onehot_pr_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y89     DAC1/FSM_onehot_pr_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y89     DAC1/FSM_onehot_pr_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y91     DAC1/FSM_onehot_pr_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y91     DAC1/FSM_onehot_pr_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y91     DAC1/FSM_onehot_pr_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y91     DAC1/FSM_onehot_pr_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y90     DAC1/i_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y90     DAC1/i_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 ADC/ADC_OUT_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_clk_wiz_0 rise@8.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.159ns  (logic 0.456ns (6.370%)  route 6.703ns (93.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 6.283 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.832    -1.510    ADC/clk_out2
    SLICE_X160Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y105       FDCE (Prop_fdce_C_Q)         0.456    -1.054 r  ADC/ADC_OUT_reg_reg[8]/Q
                         net (fo=34, routed)          6.703     5.649    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/din[8]
    RAMB36_X3Y15         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W11                                               0.000     8.333 r  sys_clkp (IN)
                         net (fo=0)                   0.000     8.333    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     9.278 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.440    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     2.399 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053     4.452    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.543 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.740     6.283    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y15         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.456     6.739    
                         clock uncertainty           -0.063     6.676    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737     5.939    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.939    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 ADC/ADC_OUT_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_clk_wiz_0 rise@8.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.258ns  (logic 0.456ns (6.282%)  route 6.802ns (93.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 6.401 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.829    -1.513    ADC/clk_out2
    SLICE_X161Y111       FDCE                                         r  ADC/ADC_OUT_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y111       FDCE (Prop_fdce_C_Q)         0.456    -1.057 r  ADC/ADC_OUT_reg_reg[26]/Q
                         net (fo=34, routed)          6.802     5.745    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/din[8]
    RAMB36_X1Y19         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W11                                               0.000     8.333 r  sys_clkp (IN)
                         net (fo=0)                   0.000     8.333    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     9.278 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.440    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     2.399 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053     4.452    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.543 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.858     6.401    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y19         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.456     6.857    
                         clock uncertainty           -0.063     6.794    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737     6.057    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 ADC/ADC_OUT_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_clk_wiz_0 rise@8.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 0.456ns (6.387%)  route 6.683ns (93.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 6.296 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.832    -1.510    ADC/clk_out2
    SLICE_X160Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y105       FDCE (Prop_fdce_C_Q)         0.456    -1.054 r  ADC/ADC_OUT_reg_reg[8]/Q
                         net (fo=34, routed)          6.683     5.629    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/din[8]
    RAMB36_X3Y19         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W11                                               0.000     8.333 r  sys_clkp (IN)
                         net (fo=0)                   0.000     8.333    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     9.278 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.440    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     2.399 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053     4.452    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.543 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.753     6.296    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y19         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.456     6.752    
                         clock uncertainty           -0.063     6.689    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737     5.952    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.952    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 ADC/ADC_OUT_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_clk_wiz_0 rise@8.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.456ns (6.390%)  route 6.681ns (93.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 6.300 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.829    -1.513    ADC/clk_out2
    SLICE_X161Y111       FDCE                                         r  ADC/ADC_OUT_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y111       FDCE (Prop_fdce_C_Q)         0.456    -1.057 r  ADC/ADC_OUT_reg_reg[26]/Q
                         net (fo=34, routed)          6.681     5.623    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/din[8]
    RAMB36_X2Y18         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W11                                               0.000     8.333 r  sys_clkp (IN)
                         net (fo=0)                   0.000     8.333    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     9.278 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.440    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     2.399 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053     4.452    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.543 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.757     6.300    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y18         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.456     6.756    
                         clock uncertainty           -0.063     6.693    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737     5.956    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.956    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 ADC/ADC_OUT_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_clk_wiz_0 rise@8.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 0.456ns (6.394%)  route 6.676ns (93.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 6.297 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.829    -1.513    ADC/clk_out2
    SLICE_X161Y111       FDCE                                         r  ADC/ADC_OUT_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y111       FDCE (Prop_fdce_C_Q)         0.456    -1.057 r  ADC/ADC_OUT_reg_reg[26]/Q
                         net (fo=34, routed)          6.676     5.618    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/din[8]
    RAMB36_X2Y17         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W11                                               0.000     8.333 r  sys_clkp (IN)
                         net (fo=0)                   0.000     8.333    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     9.278 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.440    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     2.399 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053     4.452    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.543 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.754     6.297    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y17         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.456     6.753    
                         clock uncertainty           -0.063     6.690    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737     5.953    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 ADC/ADC_OUT_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_clk_wiz_0 rise@8.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 0.456ns (6.461%)  route 6.602ns (93.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 6.234 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.829    -1.513    ADC/clk_out2
    SLICE_X161Y111       FDCE                                         r  ADC/ADC_OUT_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y111       FDCE (Prop_fdce_C_Q)         0.456    -1.057 r  ADC/ADC_OUT_reg_reg[26]/Q
                         net (fo=34, routed)          6.602     5.544    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/din[8]
    RAMB36_X1Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W11                                               0.000     8.333 r  sys_clkp (IN)
                         net (fo=0)                   0.000     8.333    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     9.278 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.440    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     2.399 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053     4.452    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.543 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.691     6.234    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.456     6.690    
                         clock uncertainty           -0.063     6.627    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737     5.890    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.890    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 ADC/ADC_OUT_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_clk_wiz_0 rise@8.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 0.456ns (6.463%)  route 6.600ns (93.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.100ns = ( 6.233 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.829    -1.513    ADC/clk_out2
    SLICE_X161Y111       FDCE                                         r  ADC/ADC_OUT_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y111       FDCE (Prop_fdce_C_Q)         0.456    -1.057 r  ADC/ADC_OUT_reg_reg[25]/Q
                         net (fo=34, routed)          6.600     5.543    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/din[7]
    RAMB36_X1Y21         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W11                                               0.000     8.333 r  sys_clkp (IN)
                         net (fo=0)                   0.000     8.333    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     9.278 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.440    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     2.399 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053     4.452    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.543 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.690     6.233    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y21         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.456     6.689    
                         clock uncertainty           -0.063     6.626    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737     5.889    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.889    
                         arrival time                          -5.543    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 ADC/ADC_OUT_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_clk_wiz_0 rise@8.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 0.456ns (6.559%)  route 6.496ns (93.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.202ns = ( 6.131 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.831    -1.511    ADC/clk_out2
    SLICE_X161Y107       FDCE                                         r  ADC/ADC_OUT_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDCE (Prop_fdce_C_Q)         0.456    -1.055 r  ADC/ADC_OUT_reg_reg[17]/Q
                         net (fo=34, routed)          6.496     5.441    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/din[8]
    RAMB36_X2Y22         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W11                                               0.000     8.333 r  sys_clkp (IN)
                         net (fo=0)                   0.000     8.333    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     9.278 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.440    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     2.399 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053     4.452    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.543 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.588     6.131    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y22         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.456     6.587    
                         clock uncertainty           -0.063     6.524    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737     5.787    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.787    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 ADC/ADC_OUT_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_clk_wiz_0 rise@8.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 0.456ns (6.568%)  route 6.486ns (93.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.209ns = ( 6.124 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.831    -1.511    ADC/clk_out2
    SLICE_X161Y107       FDCE                                         r  ADC/ADC_OUT_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDCE (Prop_fdce_C_Q)         0.456    -1.055 r  ADC/ADC_OUT_reg_reg[17]/Q
                         net (fo=34, routed)          6.486     5.431    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/din[8]
    RAMB36_X2Y25         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W11                                               0.000     8.333 r  sys_clkp (IN)
                         net (fo=0)                   0.000     8.333    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     9.278 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.440    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     2.399 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053     4.452    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.543 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.581     6.124    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y25         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.456     6.580    
                         clock uncertainty           -0.063     6.517    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737     5.780    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 ADC/ADC_OUT_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_clk_wiz_0 rise@8.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 0.456ns (6.421%)  route 6.646ns (93.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 6.288 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.832    -1.510    ADC/clk_out2
    SLICE_X161Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y105       FDCE (Prop_fdce_C_Q)         0.456    -1.054 r  ADC/ADC_OUT_reg_reg[5]/Q
                         net (fo=34, routed)          6.646     5.592    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/din[5]
    RAMB36_X3Y16         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W11                                               0.000     8.333 r  sys_clkp (IN)
                         net (fo=0)                   0.000     8.333    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     9.278 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.440    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     2.399 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053     4.452    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.543 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.745     6.288    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y16         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.456     6.744    
                         clock uncertainty           -0.063     6.681    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     5.944    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  0.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.076%)  route 0.284ns (68.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.648    -0.472    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y97         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_rep__0/Q
                         net (fo=16, routed)          0.284    -0.060    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[7]
    RAMB36_X3Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.894    -0.892    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.661    -0.231    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129    -0.102    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.421%)  route 0.338ns (70.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.648    -0.472    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y97         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__0/Q
                         net (fo=16, routed)          0.338     0.008    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[5]
    RAMB36_X3Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.894    -0.892    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.661    -0.231    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.048    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.381%)  route 0.339ns (70.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.648    -0.472    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y97         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__0/Q
                         net (fo=16, routed)          0.339     0.008    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[4]
    RAMB36_X3Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.894    -0.892    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.661    -0.231    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.048    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.037%)  route 0.172ns (54.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.652    -0.468    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y93         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__4/Q
                         net (fo=16, routed)          0.172    -0.155    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]
    RAMB36_X2Y18         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.969    -0.817    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y18         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408    -0.409    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.226    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.923%)  route 0.334ns (67.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.648    -0.472    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y97         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__0/Q
                         net (fo=16, routed)          0.334     0.026    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[1]
    RAMB36_X3Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.894    -0.892    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.661    -0.231    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.048    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.815%)  route 0.336ns (67.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.647    -0.473    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y96         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_rep__0/Q
                         net (fo=16, routed)          0.336     0.027    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[6]
    RAMB36_X3Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.894    -0.892    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y20         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.661    -0.231    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.048    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.601%)  route 0.167ns (50.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.648    -0.472    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y97         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_rep__0/Q
                         net (fo=16, routed)          0.167    -0.141    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[10]
    RAMB36_X3Y19         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.965    -0.821    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y19         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408    -0.413    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.230    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.348%)  route 0.168ns (50.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.651    -0.469    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y92         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__4/Q
                         net (fo=16, routed)          0.168    -0.136    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[4]
    RAMB36_X2Y18         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.969    -0.817    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y18         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408    -0.409    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.226    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.063%)  route 0.170ns (50.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.648    -0.472    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y97         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_rep__0/Q
                         net (fo=16, routed)          0.170    -0.137    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[9]
    RAMB36_X3Y19         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.965    -0.821    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y19         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408    -0.413    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.230    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.649%)  route 0.188ns (53.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.648    -0.472    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y97         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_rep__0/Q
                         net (fo=16, routed)          0.188    -0.120    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[8]
    RAMB36_X3Y19         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.965    -0.821    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y19         RAMB36E1                                     r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408    -0.413    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.230    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X0Y13     ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X0Y14     ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X0Y7      ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X0Y8      ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X1Y11     ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X1Y12     ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X1Y9      ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X1Y10     ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X0Y11     ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X0Y12     ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y1  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X44Y106    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X44Y106    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X79Y88     ADS7067_Conv_Time_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X79Y88     ADS7067_Conv_Time_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X79Y87     ADS7067_Conv_Time_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X79Y87     ADS7067_Conv_Time_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X81Y89     ADS7067_Conv_Time_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X81Y89     ADS7067_Conv_Time_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X79Y88     ADS7067_Conv_Time_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X79Y88     ADS7067_Conv_Time_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X44Y106    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X44Y106    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X79Y88     ADS7067_Conv_Time_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X79Y88     ADS7067_Conv_Time_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X79Y87     ADS7067_Conv_Time_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X79Y87     ADS7067_Conv_Time_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X81Y89     ADS7067_Conv_Time_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X81Y89     ADS7067_Conv_Time_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X79Y88     ADS7067_Conv_Time_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X79Y88     ADS7067_Conv_Time_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Data_Converter_Clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    Data_Converter_Clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y1  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  VIRTUAL_clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5_SYNCb
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        13.398ns  (logic 4.479ns (33.426%)  route 8.920ns (66.574%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        5.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -5.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 16.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    W11                                               0.000     0.000 f  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 f  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 f  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 f  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          2.616    -0.727    DAC5/clk_out1
    SLICE_X12Y90         LUT3 (Prop_lut3_I2_O)        0.124    -0.603 f  DAC5/DAC5_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.152     3.550    DAC5_SYNCb_OBUF
    U15                  OBUF (Prop_obuf_I_O)         4.259     7.808 f  DAC5_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000     7.808    DAC5_SYNCb
    U15                                                               f  DAC5_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
                         ideal clock network latency
                                                      0.000    16.000    
                         clock pessimism              0.000    16.000    
                         clock uncertainty           -0.173    15.827    
                         output delay                -7.500     8.327    
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC2_SYNCb
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        13.302ns  (logic 4.517ns (33.955%)  route 8.785ns (66.044%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        5.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -5.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 16.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    W11                                               0.000     0.000 f  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 f  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 f  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 f  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          2.971    -0.371    DAC2/clk_out1
    SLICE_X12Y90         LUT3 (Prop_lut3_I2_O)        0.124    -0.247 f  DAC2/DAC2_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.662     3.415    DAC2_SYNCb_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         4.297     7.712 f  DAC2_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000     7.712    DAC2_SYNCb
    Y13                                                               f  DAC2_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
                         ideal clock network latency
                                                      0.000    16.000    
                         clock pessimism              0.000    16.000    
                         clock uncertainty           -0.173    15.827    
                         output delay                -7.500     8.327    
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC1_SYNCb
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        12.813ns  (logic 4.747ns (37.048%)  route 8.066ns (62.952%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        5.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -5.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 16.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          2.618    -0.725    DAC1/clk_out1
    SLICE_X15Y89         LUT3 (Prop_lut3_I2_O)        0.152    -0.573 r  DAC1/DAC1_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.297     2.724    DAC1_SYNCb_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         4.499     7.223 r  DAC1_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000     7.223    DAC1_SYNCb
    Y14                                                               r  DAC1_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
                         ideal clock network latency
                                                      0.000    16.000    
                         clock pessimism              0.000    16.000    
                         clock uncertainty           -0.173    15.827    
                         output delay                -7.500     8.327    
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3_SYNCb
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        12.808ns  (logic 4.514ns (35.246%)  route 8.294ns (64.754%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        5.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -5.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 16.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          2.217    -1.125    DAC3/clk_out1
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.124    -1.001 r  DAC3/DAC3_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.925     2.924    DAC3_SYNCb_OBUF
    AB17                 OBUF (Prop_obuf_I_O)         4.294     7.218 r  DAC3_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000     7.218    DAC3_SYNCb
    AB17                                                              r  DAC3_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
                         ideal clock network latency
                                                      0.000    16.000    
                         clock pessimism              0.000    16.000    
                         clock uncertainty           -0.173    15.827    
                         output delay                -7.500     8.327    
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC4_SYNCb
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        12.431ns  (logic 4.487ns (36.095%)  route 7.944ns (63.905%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        5.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -5.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 16.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    W11                                               0.000     0.000 f  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 f  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 f  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 f  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          2.633    -0.710    DAC4/clk_out1
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.124    -0.586 f  DAC4/DAC4_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.160     2.574    DAC4_SYNCb_OBUF
    T14                  OBUF (Prop_obuf_I_O)         4.267     6.841 f  DAC4_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000     6.841    DAC4_SYNCb
    T14                                                               f  DAC4_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
                         ideal clock network latency
                                                      0.000    16.000    
                         clock pessimism              0.000    16.000    
                         clock uncertainty           -0.173    15.827    
                         output delay                -7.500     8.327    
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 DAC4/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC4_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.409ns  (logic 5.643ns (49.462%)  route 5.766ns (50.538%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.944    -1.398    DAC4/clk_out1
    SLICE_X14Y92         FDCE                                         r  DAC4/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.880 r  DAC4/i_reg[2]/Q
                         net (fo=8, routed)           0.786    -0.095    DAC4/i_reg[2]
    SLICE_X16Y92         LUT3 (Prop_lut3_I0_O)        0.124     0.029 r  DAC4/DAC4_SDI_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.357     0.387    DAC4/DAC4_SDI_OBUF_inst_i_6_n_0
    SLICE_X16Y94         MUXF7 (Prop_muxf7_S_O)       0.314     0.701 r  DAC4/DAC4_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.568     1.268    DAC4/DAC4_SDI_OBUF_inst_i_11_n_0
    SLICE_X16Y92         LUT6 (Prop_lut6_I4_O)        0.298     1.566 r  DAC4/DAC4_SDI_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.013     2.580    DAC4/DAC4_SDI_OBUF_inst_i_5_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I5_O)        0.124     2.704 r  DAC4/DAC4_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.042     5.745    DAC4_SDI_OBUF
    T15                  OBUF (Prop_obuf_I_O)         4.265    10.010 r  DAC4_SDI_OBUF_inst/O
                         net (fo=0)                   0.000    10.010    DAC4_SDI
    T15                                                               r  DAC4_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.173    19.827    
                         output delay                -7.500    12.327    
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 DAC3/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 5.644ns (49.626%)  route 5.729ns (50.374%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.945    -1.397    DAC3/clk_out1
    SLICE_X14Y94         FDCE                                         r  DAC3/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.879 r  DAC3/i_reg[2]/Q
                         net (fo=8, routed)           0.772    -0.107    DAC3/i_reg[2]
    SLICE_X14Y95         LUT3 (Prop_lut3_I0_O)        0.124     0.017 r  DAC3/DAC3_SDI_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.563     0.580    DAC3/DAC3_SDI_OBUF_inst_i_6_n_0
    SLICE_X16Y94         MUXF7 (Prop_muxf7_S_O)       0.292     0.872 r  DAC3/DAC3_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.642     1.514    DAC3/DAC3_SDI_OBUF_inst_i_11_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I4_O)        0.297     1.811 r  DAC3/DAC3_SDI_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.426     2.237    DAC3/DAC3_SDI_OBUF_inst_i_5_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I5_O)        0.124     2.361 r  DAC3/DAC3_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.326     5.687    DAC3_SDI_OBUF
    AA15                 OBUF (Prop_obuf_I_O)         4.289     9.975 r  DAC3_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     9.975    DAC3_SDI
    AA15                                                              r  DAC3_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.173    19.827    
                         output delay                -7.500    12.327    
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 DAC1/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC1_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.972ns  (logic 5.610ns (51.125%)  route 5.363ns (48.875%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.944    -1.398    DAC1/clk_out1
    SLICE_X18Y91         FDCE                                         r  DAC1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.880 r  DAC1/i_reg[2]/Q
                         net (fo=8, routed)           0.896     0.015    DAC1/i_reg[2]
    SLICE_X18Y92         LUT3 (Prop_lut3_I0_O)        0.124     0.139 r  DAC1/DAC1_SDI_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.577     0.716    DAC1/DAC1_SDI_OBUF_inst_i_6_n_0
    SLICE_X17Y92         MUXF7 (Prop_muxf7_S_O)       0.276     0.992 r  DAC1/DAC1_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.418     1.410    DAC1/DAC1_SDI_OBUF_inst_i_11_n_0
    SLICE_X18Y92         LUT6 (Prop_lut6_I4_O)        0.299     1.709 r  DAC1/DAC1_SDI_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.607     2.316    DAC1/DAC1_SDI_OBUF_inst_i_5_n_0
    SLICE_X18Y91         LUT6 (Prop_lut6_I5_O)        0.124     2.440 r  DAC1/DAC1_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.866     5.306    DAC1_SDI_OBUF
    V14                  OBUF (Prop_obuf_I_O)         4.269     9.574 r  DAC1_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     9.574    DAC1_SDI
    V14                                                               r  DAC1_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.173    19.827    
                         output delay                -7.500    12.327    
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 DAC5/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.801ns  (logic 5.583ns (51.693%)  route 5.217ns (48.307%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.945    -1.397    DAC5/clk_out1
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.456    -0.941 r  DAC5/i_reg[0]/Q
                         net (fo=18, routed)          0.651    -0.291    DAC5/i_reg[0]
    SLICE_X13Y94         LUT3 (Prop_lut3_I1_O)        0.124    -0.167 r  DAC5/DAC5_SDI_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.649     0.482    DAC5/DAC5_SDI_OBUF_inst_i_6_n_0
    SLICE_X17Y94         MUXF7 (Prop_muxf7_S_O)       0.296     0.778 r  DAC5/DAC5_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.953     1.731    DAC5/DAC5_SDI_OBUF_inst_i_11_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I4_O)        0.298     2.029 r  DAC5/DAC5_SDI_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.151     2.180    DAC5/DAC5_SDI_OBUF_inst_i_5_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.304 r  DAC5/DAC5_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.814     5.118    DAC5_SDI_OBUF
    AA16                 OBUF (Prop_obuf_I_O)         4.285     9.403 r  DAC5_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     9.403    DAC5_SDI
    AA16                                                              r  DAC5_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.173    19.827    
                         output delay                -7.500    12.327    
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 DAC2/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC2_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.539ns  (logic 5.474ns (51.943%)  route 5.065ns (48.057%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.945    -1.397    DAC2/clk_out1
    SLICE_X15Y93         FDCE                                         r  DAC2/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDCE (Prop_fdce_C_Q)         0.456    -0.941 r  DAC2/i_reg[0]/Q
                         net (fo=18, routed)          0.714    -0.227    DAC2/i_reg[0]
    SLICE_X19Y93         LUT3 (Prop_lut3_I1_O)        0.124    -0.103 r  DAC2/DAC2_SDI_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.584     0.480    DAC2/DAC2_SDI_OBUF_inst_i_6_n_0
    SLICE_X17Y92         MUXF7 (Prop_muxf7_S_O)       0.296     0.776 r  DAC2/DAC2_SDI_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.990     1.766    DAC2/DAC2_SDI_OBUF_inst_i_3_n_0
    SLICE_X16Y93         LUT6 (Prop_lut6_I1_O)        0.298     2.064 r  DAC2/DAC2_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.777     4.842    DAC2_SDI_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         4.300     9.142 r  DAC2_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     9.142    DAC2_SDI
    AA13                                                              r  DAC2_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.173    19.827    
                         output delay                -7.500    12.327    
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  3.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC4_SYNCb
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 3.025ns (53.317%)  route 2.648ns (46.683%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.936    -0.184    DAC4/clk_out1
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.139 r  DAC4/DAC4_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.015     0.876    DAC4_SYNCb_OBUF
    T14                  OBUF (Prop_obuf_I_O)         2.954     3.829 r  DAC4_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000     3.829    DAC4_SYNCb
    T14                                                               r  DAC4_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                 3.500     3.673    
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           3.829    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC1_SYNCb
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 3.115ns (54.450%)  route 2.606ns (45.550%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.928    -0.192    DAC1/clk_out1
    SLICE_X15Y89         LUT3 (Prop_lut3_I2_O)        0.044    -0.148 r  DAC1/DAC1_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.981     0.832    DAC1_SYNCb_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.045     3.878 r  DAC1_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000     3.878    DAC1_SYNCb
    Y14                                                               r  DAC1_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                 3.500     3.673    
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 DAC1/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC1_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 3.202ns (74.107%)  route 1.119ns (25.893%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.692    -0.428    DAC1/clk_out1
    SLICE_X18Y91         FDCE                                         r  DAC1/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y91         FDCE (Prop_fdce_C_Q)         0.148    -0.280 r  DAC1/i_reg[3]/Q
                         net (fo=7, routed)           0.145    -0.134    DAC1/i_reg[3]
    SLICE_X18Y91         LUT6 (Prop_lut6_I3_O)        0.099    -0.035 r  DAC1/DAC1_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.974     0.938    DAC1_SDI_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.955     3.894 r  DAC1_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     3.894    DAC1_SDI
    V14                                                               r  DAC1_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                 3.500     3.673    
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           3.894    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DAC2/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC2_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 3.241ns (74.196%)  route 1.127ns (25.804%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.693    -0.427    DAC2/clk_out1
    SLICE_X14Y93         FDCE                                         r  DAC2/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.263 f  DAC2/i_reg[2]/Q
                         net (fo=8, routed)           0.138    -0.124    DAC2/i_reg[2]
    SLICE_X15Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.079 r  DAC2/DAC2_SDI_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.124     0.045    DAC2/DAC2_SDI_OBUF_inst_i_4_n_0
    SLICE_X16Y93         LUT6 (Prop_lut6_I4_O)        0.045     0.090 r  DAC2/DAC2_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.864     0.954    DAC2_SDI_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         2.987     3.941 r  DAC2_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     3.941    DAC2_SDI
    AA13                                                              r  DAC2_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                 3.500     3.673    
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           3.941    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3_SYNCb
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 3.052ns (52.557%)  route 2.755ns (47.443%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.783    -0.337    DAC3/clk_out1
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.045    -0.292 r  DAC3/DAC3_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.274     0.982    DAC3_SYNCb_OBUF
    AB17                 OBUF (Prop_obuf_I_O)         2.981     3.963 r  DAC3_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000     3.963    DAC3_SYNCb
    AB17                                                              r  DAC3_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                 3.500     3.673    
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           3.963    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 DAC5/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 3.198ns (72.820%)  route 1.194ns (27.180%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.693    -0.427    DAC5/clk_out1
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.128    -0.299 r  DAC5/i_reg[3]/Q
                         net (fo=7, routed)           0.318     0.019    DAC5/i_reg[3]
    SLICE_X13Y94         LUT6 (Prop_lut6_I3_O)        0.098     0.117 r  DAC5/DAC5_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.876     0.993    DAC5_SDI_OBUF
    AA16                 OBUF (Prop_obuf_I_O)         2.972     3.965 r  DAC5_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     3.965    DAC5_SDI
    AA16                                                              r  DAC5_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                 3.500     3.673    
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 DAC4/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC4_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 3.206ns (72.581%)  route 1.211ns (27.419%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.692    -0.428    DAC4/clk_out1
    SLICE_X14Y92         FDCE                                         r  DAC4/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.264 f  DAC4/i_reg[2]/Q
                         net (fo=8, routed)           0.117    -0.146    DAC4/i_reg[2]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.101 r  DAC4/DAC4_SDI_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.093    -0.009    DAC4/DAC4_SDI_OBUF_inst_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I4_O)        0.045     0.036 r  DAC4/DAC4_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.001     1.037    DAC4_SDI_OBUF
    T15                  OBUF (Prop_obuf_I_O)         2.952     3.989 r  DAC4_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     3.989    DAC4_SDI
    T15                                                               r  DAC4_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                 3.500     3.673    
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           3.989    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC2_SYNCb
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 3.054ns (51.145%)  route 2.917ns (48.855%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.026    -0.094    DAC2/clk_out1
    SLICE_X12Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.049 r  DAC2/DAC2_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.193     1.145    DAC2_SYNCb_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         2.983     4.128 r  DAC2_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000     4.128    DAC2_SYNCb
    Y13                                                               r  DAC2_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                 3.500     3.673    
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           4.128    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5_SYNCb
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 3.016ns (49.864%)  route 3.033ns (50.136%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.917    -0.203    DAC5/clk_out1
    SLICE_X12Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.158 r  DAC5/DAC5_SYNCb_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.418     1.260    DAC5_SYNCb_OBUF
    U15                  OBUF (Prop_obuf_I_O)         2.945     4.205 r  DAC5_SYNCb_OBUF_inst/O
                         net (fo=0)                   0.000     4.205    DAC5_SYNCb
    U15                                                               r  DAC5_SYNCb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                 3.500     3.673    
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 DAC3/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk_out1_clk_wiz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 3.161ns (68.133%)  route 1.479ns (31.867%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.693    -0.427    DAC3/clk_out1
    SLICE_X13Y95         FDCE                                         r  DAC3/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.286 r  DAC3/i_reg[4]/Q
                         net (fo=5, routed)           0.343     0.057    DAC3/i_reg[4]
    SLICE_X14Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.102 r  DAC3/DAC3_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.136     1.238    DAC3_SDI_OBUF
    AA15                 OBUF (Prop_obuf_I_O)         2.975     4.213 r  DAC3_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     4.213    DAC3_SDI
    AA15                                                              r  DAC3_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                 3.500     3.673    
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           4.213    
  -------------------------------------------------------------------
                         slack                                  0.540    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  VIRTUAL_clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 ADC/SDI_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_SDI
                            (output port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VIRTUAL_clk_out2_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.500ns  (MaxDelay Path 15.500ns)
  Data Path Delay:        8.883ns  (logic 4.694ns (52.844%)  route 4.189ns (47.156%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.506ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 15.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.836    -1.506    ADC/clk_out2
    SLICE_X91Y91         FDPE                                         r  ADC/SDI_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y91         FDPE (Prop_fdpe_C_Q)         0.456    -1.050 r  ADC/SDI_reg_reg/Q
                         net (fo=1, routed)           4.189     3.139    ADC_SDI_OBUF
    T16                  OBUF (Prop_obuf_I_O)         4.238     7.377 r  ADC_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     7.377    ADC_SDI
    T16                                                               r  ADC_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.500    15.500    
                         ideal clock network latency
                                                      0.000    15.500    
                         clock pessimism              0.000    15.500    
                         clock uncertainty           -0.163    15.337    
                         output delay                -7.500     7.837    
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 ADC/SCLK_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_SCLK
                            (output port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VIRTUAL_clk_out2_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.500ns  (MaxDelay Path 15.500ns)
  Data Path Delay:        8.824ns  (logic 4.888ns (55.396%)  route 3.936ns (44.604%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 15.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.816    -1.526    ADC/clk_out2
    SLICE_X80Y92         FDCE                                         r  ADC/SCLK_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDCE (Prop_fdce_C_Q)         0.478    -1.048 r  ADC/SCLK_reg_reg/Q
                         net (fo=1, routed)           3.936     2.888    ADC_SCLK_OBUF
    U16                  OBUF (Prop_obuf_I_O)         4.410     7.298 r  ADC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     7.298    ADC_SCLK
    U16                                                               r  ADC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.500    15.500    
                         ideal clock network latency
                                                      0.000    15.500    
                         clock pessimism              0.000    15.500    
                         clock uncertainty           -0.163    15.337    
                         output delay                -7.500     7.837    
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 ADC/SYNCb_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_CSb
                            (output port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VIRTUAL_clk_out2_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.500ns  (MaxDelay Path 15.500ns)
  Data Path Delay:        8.780ns  (logic 4.728ns (53.851%)  route 4.052ns (46.149%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 15.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.843    -1.499    ADC/clk_out2
    SLICE_X53Y92         FDPE                                         r  ADC/SYNCb_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDPE (Prop_fdpe_C_Q)         0.456    -1.043 r  ADC/SYNCb_reg_reg/Q
                         net (fo=2, routed)           4.052     3.009    ADC_CSb_OBUF
    V13                  OBUF (Prop_obuf_I_O)         4.272     7.281 r  ADC_CSb_OBUF_inst/O
                         net (fo=0)                   0.000     7.281    ADC_CSb
    V13                                                               r  ADC_CSb (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.500    15.500    
                         ideal clock network latency
                                                      0.000    15.500    
                         clock pessimism              0.000    15.500    
                         clock uncertainty           -0.163    15.337    
                         output delay                -7.500     7.837    
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  0.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ADC/SCLK_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_SCLK
                            (output port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VIRTUAL_clk_out2_clk_wiz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 3.127ns (71.022%)  route 1.276ns (28.978%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.631    -0.489    ADC/clk_out2
    SLICE_X80Y92         FDCE                                         r  ADC/SCLK_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDCE (Prop_fdce_C_Q)         0.148    -0.341 r  ADC/SCLK_reg_reg/Q
                         net (fo=1, routed)           1.276     0.935    ADC_SCLK_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.979     3.914 r  ADC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.914    ADC_SCLK
    U16                                                               r  ADC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.163     0.163    
                         output delay                 3.500     3.663    
  -------------------------------------------------------------------
                         required time                         -3.663    
                         arrival time                           3.914    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 ADC/SDI_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_SDI
                            (output port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VIRTUAL_clk_out2_clk_wiz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 3.066ns (67.462%)  route 1.479ns (32.538%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.641    -0.479    ADC/clk_out2
    SLICE_X91Y91         FDPE                                         r  ADC/SDI_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.338 r  ADC/SDI_reg_reg/Q
                         net (fo=1, routed)           1.479     1.141    ADC_SDI_OBUF
    T16                  OBUF (Prop_obuf_I_O)         2.925     4.066 r  ADC_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     4.066    ADC_SDI
    T16                                                               r  ADC_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.163     0.163    
                         output delay                 3.500     3.663    
  -------------------------------------------------------------------
                         required time                         -3.663    
                         arrival time                           4.066    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 ADC/SYNCb_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_CSb
                            (output port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VIRTUAL_clk_out2_clk_wiz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 3.100ns (67.465%)  route 1.495ns (32.535%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.651    -0.469    ADC/clk_out2
    SLICE_X53Y92         FDPE                                         r  ADC/SYNCb_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDPE (Prop_fdpe_C_Q)         0.141    -0.328 r  ADC/SYNCb_reg_reg/Q
                         net (fo=2, routed)           1.495     1.167    ADC_CSb_OBUF
    V13                  OBUF (Prop_obuf_I_O)         2.959     4.126 r  ADC_CSb_OBUF_inst/O
                         net (fo=0)                   0.000     4.126    ADC_CSb
    V13                                                               r  ADC_CSb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.163     0.163    
                         output delay                 3.500     3.663    
  -------------------------------------------------------------------
                         required time                         -3.663    
                         arrival time                           4.126    
  -------------------------------------------------------------------
                         slack                                  0.463    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        0.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi03/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1_CLRb
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.592ns  (logic 4.750ns (72.050%)  route 1.843ns (27.950%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.300ns
  Clock Path Skew:        1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.312ns = ( 0.176 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        2.006     0.176    OK_IFAT6/inst/wi03/okHE[40]
    SLICE_X4Y77          FDRE                                         r  OK_IFAT6/inst/wi03/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     0.632 r  OK_IFAT6/inst/wi03/ep_dataout_reg[0]/Q
                         net (fo=1, routed)           1.843     2.475    DAC1_CLRb_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         4.294     6.769 r  DAC1_CLRb_OBUF_inst/O
                         net (fo=0)                   0.000     6.769    DAC1_CLRb
    Y11                                                               r  DAC1_CLRb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.300     7.449    
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi02/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC2_LDACb
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.567ns  (logic 4.731ns (72.036%)  route 1.836ns (27.964%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.300ns
  Clock Path Skew:        1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.293ns = ( 0.195 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        2.025     0.195    OK_IFAT6/inst/wi02/okHE[40]
    SLICE_X3Y96          FDRE                                         r  OK_IFAT6/inst/wi02/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456     0.651 r  OK_IFAT6/inst/wi02/ep_dataout_reg[1]/Q
                         net (fo=1, routed)           1.836     2.488    DAC2_LDACb_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         4.275     6.763 r  DAC2_LDACb_OBUF_inst/O
                         net (fo=0)                   0.000     6.763    DAC2_LDACb
    Y16                                                               r  DAC2_LDACb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.300     7.449    
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi02/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1_LDACb
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.485ns  (logic 4.808ns (74.146%)  route 1.677ns (25.854%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.300ns
  Clock Path Skew:        1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.307ns = ( 0.181 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        2.011     0.181    OK_IFAT6/inst/wi02/okHE[40]
    SLICE_X2Y78          FDRE                                         r  OK_IFAT6/inst/wi02/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     0.699 r  OK_IFAT6/inst/wi02/ep_dataout_reg[0]/Q
                         net (fo=1, routed)           1.677     2.376    DAC1_LDACb_OBUF
    Y12                  OBUF (Prop_obuf_I_O)         4.290     6.666 r  DAC1_LDACb_OBUF_inst/O
                         net (fo=0)                   0.000     6.666    DAC1_LDACb
    Y12                                                               r  DAC1_LDACb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.300     7.449    
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi02/ep_dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC5_LDACb
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.452ns  (logic 4.775ns (74.011%)  route 1.677ns (25.989%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.300ns
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.304ns = ( 0.184 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        2.014     0.184    OK_IFAT6/inst/wi02/okHE[40]
    SLICE_X2Y68          FDRE                                         r  OK_IFAT6/inst/wi02/ep_dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     0.702 r  OK_IFAT6/inst/wi02/ep_dataout_reg[4]/Q
                         net (fo=1, routed)           1.677     2.379    DAC5_LDACb_OBUF
    W16                  OBUF (Prop_obuf_I_O)         4.257     6.636 r  DAC5_LDACb_OBUF_inst/O
                         net (fo=0)                   0.000     6.636    DAC5_LDACb
    W16                                                               r  DAC5_LDACb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.300     7.449    
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi03/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC2_CLRb
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.422ns  (logic 4.759ns (74.099%)  route 1.663ns (25.901%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.300ns
  Clock Path Skew:        1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.293ns = ( 0.195 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        2.025     0.195    OK_IFAT6/inst/wi03/okHE[40]
    SLICE_X3Y93          FDRE                                         r  OK_IFAT6/inst/wi03/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     0.651 r  OK_IFAT6/inst/wi03/ep_dataout_reg[1]/Q
                         net (fo=1, routed)           1.663     2.315    DAC2_CLRb_OBUF
    AB13                 OBUF (Prop_obuf_I_O)         4.303     6.618 r  DAC2_CLRb_OBUF_inst/O
                         net (fo=0)                   0.000     6.618    DAC2_CLRb
    AB13                                                              r  DAC2_CLRb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.300     7.449    
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi02/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3_LDACb
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.420ns  (logic 4.751ns (74.012%)  route 1.668ns (25.988%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.300ns
  Clock Path Skew:        1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.293ns = ( 0.195 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        2.025     0.195    OK_IFAT6/inst/wi02/okHE[40]
    SLICE_X1Y95          FDRE                                         r  OK_IFAT6/inst/wi02/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.456     0.651 r  OK_IFAT6/inst/wi02/ep_dataout_reg[2]/Q
                         net (fo=1, routed)           1.668     2.320    DAC3_LDACb_OBUF
    AB16                 OBUF (Prop_obuf_I_O)         4.295     6.615 r  DAC3_LDACb_OBUF_inst/O
                         net (fo=0)                   0.000     6.615    DAC3_LDACb
    AB16                                                              r  DAC3_LDACb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.300     7.449    
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi03/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC4_CLRb
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.414ns  (logic 4.745ns (73.988%)  route 1.668ns (26.012%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.300ns
  Clock Path Skew:        1.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.297ns = ( 0.191 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        2.021     0.191    OK_IFAT6/inst/wi03/okHE[40]
    SLICE_X1Y87          FDRE                                         r  OK_IFAT6/inst/wi03/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     0.647 r  OK_IFAT6/inst/wi03/ep_dataout_reg[3]/Q
                         net (fo=1, routed)           1.668     2.316    DAC4_CLRb_OBUF
    W14                  OBUF (Prop_obuf_I_O)         4.289     6.605 r  DAC4_CLRb_OBUF_inst/O
                         net (fo=0)                   0.000     6.605    DAC4_CLRb
    W14                                                               r  DAC4_CLRb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.300     7.449    
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi02/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC4_LDACb
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.407ns  (logic 4.715ns (73.588%)  route 1.692ns (26.412%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.300ns
  Clock Path Skew:        1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.312ns = ( 0.176 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        2.006     0.176    OK_IFAT6/inst/wi02/okHE[40]
    SLICE_X4Y72          FDRE                                         r  OK_IFAT6/inst/wi02/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.456     0.632 r  OK_IFAT6/inst/wi02/ep_dataout_reg[3]/Q
                         net (fo=1, routed)           1.692     2.325    DAC4_LDACb_OBUF
    V15                  OBUF (Prop_obuf_I_O)         4.259     6.583 r  DAC4_LDACb_OBUF_inst/O
                         net (fo=0)                   0.000     6.583    DAC4_LDACb
    V15                                                               r  DAC4_LDACb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.300     7.449    
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi03/ep_dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC5_CLRb
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.396ns  (logic 4.710ns (73.637%)  route 1.686ns (26.363%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.300ns
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.306ns = ( 0.182 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        2.012     0.182    OK_IFAT6/inst/wi03/okHE[40]
    SLICE_X4Y68          FDRE                                         r  OK_IFAT6/inst/wi03/ep_dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     0.638 r  OK_IFAT6/inst/wi03/ep_dataout_reg[4]/Q
                         net (fo=1, routed)           1.686     2.325    DAC5_CLRb_OBUF
    W15                  OBUF (Prop_obuf_I_O)         4.254     6.579 r  DAC5_CLRb_OBUF_inst/O
                         net (fo=0)                   0.000     6.579    DAC5_CLRb
    W15                                                               r  DAC5_CLRb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.300     7.449    
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/wi03/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3_CLRb
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.283ns  (logic 4.753ns (75.655%)  route 1.530ns (24.345%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.300ns
  Clock Path Skew:        1.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.294ns = ( 0.194 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        2.024     0.194    OK_IFAT6/inst/wi03/okHE[40]
    SLICE_X1Y91          FDRE                                         r  OK_IFAT6/inst/wi03/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.650 r  OK_IFAT6/inst/wi03/ep_dataout_reg[2]/Q
                         net (fo=1, routed)           1.530     2.180    DAC3_CLRb_OBUF
    AB15                 OBUF (Prop_obuf_I_O)         4.297     6.477 r  DAC3_CLRb_OBUF_inst/O
                         net (fo=0)                   0.000     6.477    DAC3_CLRb
    AB15                                                              r  DAC3_CLRb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.300     7.449    
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                  0.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.186ns  (logic 2.185ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.711    -0.657    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y108        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y108        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  OK_IFAT6/inst/okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    OK_IFAT6/inst/okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      1.705     1.529 r  OK_IFAT6/inst/okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.529    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.711    -0.657    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y107        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y107        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  OK_IFAT6/inst/okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    OK_IFAT6/inst/okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      1.707     1.531 r  OK_IFAT6/inst/okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.531    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.144ns = ( -0.656 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.712    -0.656    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y103        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y103        FDRE (Prop_fdre_C_Q)         0.480    -0.176 f  OK_IFAT6/inst/okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001    -0.175    OK_IFAT6/inst/okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      1.708     1.533 r  OK_IFAT6/inst/okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.533    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.143ns = ( -0.655 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.713    -0.655    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y102        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y102        FDRE (Prop_fdre_C_Q)         0.480    -0.175 f  OK_IFAT6/inst/okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001    -0.174    OK_IFAT6/inst/okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      1.708     1.534 r  OK_IFAT6/inst/okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.534    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[28].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[28]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.194ns  (logic 2.193ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.711    -0.657    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y106        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[28].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y106        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  OK_IFAT6/inst/okHI/iob_regs[28].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    OK_IFAT6/inst/okHI/iob_regs[28].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      1.713     1.537 r  OK_IFAT6/inst/okHI/iob_regs[28].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.537    okUHU[28]
    P15                                                               r  okUHU[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[25].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[25]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.206ns  (logic 2.205ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.711    -0.657    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y109        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[25].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y109        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  OK_IFAT6/inst/okHI/iob_regs[25].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    OK_IFAT6/inst/okHI/iob_regs[25].iobf0/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      1.725     1.549 r  OK_IFAT6/inst/okHI/iob_regs[25].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.549    okUHU[25]
    T18                                                               r  okUHU[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[16].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[16]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.207ns  (logic 2.206ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.711    -0.657    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y111        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[16].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y111        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  OK_IFAT6/inst/okHI/iob_regs[16].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    OK_IFAT6/inst/okHI/iob_regs[16].iobf0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      1.726     1.550 r  OK_IFAT6/inst/okHI/iob_regs[16].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.550    okUHU[16]
    R14                                                               r  okUHU[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[9].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[9]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.214ns  (logic 2.213ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.711    -0.657    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y140        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[9].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y140        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  OK_IFAT6/inst/okHI/iob_regs[9].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    OK_IFAT6/inst/okHI/iob_regs[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      1.733     1.557 r  OK_IFAT6/inst/okHI/iob_regs[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.557    okUHU[9]
    P19                                                               r  okUHU[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[8].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[8]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.220ns  (logic 2.219ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.711    -0.657    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y139        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[8].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y139        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  OK_IFAT6/inst/okHI/iob_regs[8].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    OK_IFAT6/inst/okHI/iob_regs[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      1.739     1.563 r  OK_IFAT6/inst/okHI/iob_regs[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.563    okUHU[8]
    R19                                                               r  okUHU[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.221ns  (logic 2.220ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.144ns = ( -0.656 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.712    -0.656    OK_IFAT6/inst/okHI/okClk
    OLOGIC_X0Y146        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y146        FDRE (Prop_fdre_C_Q)         0.480    -0.176 f  OK_IFAT6/inst/okHI/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001    -0.175    OK_IFAT6/inst/okHI/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatE_obuft_T_O)
                                                      1.740     1.564 r  OK_IFAT6/inst/okHI/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.564    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.893    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 okAA
                            (input port clocked by VIRTUAL_mmcm0_clk0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        1.707ns  (logic 0.947ns (55.497%)  route 0.760ns (44.503%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( -0.636 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MaxDelay Path 12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_mmcm0_clk0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    N13                                               0.000     8.000 r  okAA (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/tbuf/IO
    N13                  IBUF (Prop_ibuf_I_O)         0.947     8.947 r  OK_IFAT6/inst/okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.760     9.707    OK_IFAT6/inst/okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X0Y104         FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    W19                                               0.000    12.500 r  okUH[0] (IN)
                         net (fo=0)                   0.000    12.500    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    13.360 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    14.522    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     6.793 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     8.553    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.644 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.732    10.376    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y104         FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C
                         clock pessimism              0.000    10.376    
                         clock uncertainty           -0.167    10.210    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)       -0.067    10.143    OK_IFAT6/inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg
  -------------------------------------------------------------------
                         required time                         10.143    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  0.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.582ns  (arrival time - required time)
  Source:                 okAA
                            (input port clocked by VIRTUAL_mmcm0_clk0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -8.432ns  (mmcm0_clk0 rise@1.488ns - VIRTUAL_mmcm0_clk0 rise@9.920ns)
  Data Path Delay:        0.476ns  (logic 0.176ns (37.040%)  route 0.300ns (62.960%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 0.577 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_mmcm0_clk0 rise edge)
                                                      9.920     9.920 r  
                         ideal clock network latency
                                                      0.000     9.920    
                         input delay                  2.000    11.920    
    N13                                               0.000    11.920 r  okAA (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/tbuf/IO
    N13                  IBUF (Prop_ibuf_I_O)         0.176    12.096 r  OK_IFAT6/inst/okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.300    12.396    OK_IFAT6/inst/okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X0Y104         FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.929     0.577    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y104         FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C
                         clock pessimism              0.000     0.577    
                         clock uncertainty            0.167     0.744    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.070     0.814    OK_IFAT6/inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                          12.396    
  -------------------------------------------------------------------
                         slack                                 11.582    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 okUHU[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 1.028ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB22                                              0.000     8.000 r  okUHU[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.028     9.028 r  OK_IFAT6/inst/okHI/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.028    OK_IFAT6/inst/okHI/iobf0_o_0
    ILOGIC_X0Y129        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.701     9.253    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y129        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.253    
                         clock uncertainty           -0.171     9.082    
    ILOGIC_X0Y129        FDRE (Setup_fdre_C_D)       -0.011     9.071    OK_IFAT6/inst/okHI/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 okUHU[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 1.020ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB21                                              0.000     8.000 r  okUHU[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.020     9.020 r  OK_IFAT6/inst/okHI/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.020    OK_IFAT6/inst/okHI/iobf0_o_1
    ILOGIC_X0Y130        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.701     9.253    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y130        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.253    
                         clock uncertainty           -0.171     9.082    
    ILOGIC_X0Y130        FDRE (Setup_fdre_C_D)       -0.011     9.071    OK_IFAT6/inst/okHI/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 okUHU[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 1.016ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( -0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y22                                               0.000     8.000 r  okUHU[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.016     9.016 r  OK_IFAT6/inst/okHI/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.016    OK_IFAT6/inst/okHI/iobf0_o_2
    ILOGIC_X0Y131        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.705     9.257    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y131        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.257    
                         clock uncertainty           -0.171     9.086    
    ILOGIC_X0Y131        FDRE (Setup_fdre_C_D)       -0.011     9.075    OK_IFAT6/inst/okHI/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 okUHU[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.017ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( -0.661 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA21                                              0.000     8.000 r  okUHU[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.017     9.017 r  OK_IFAT6/inst/okHI/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.017    OK_IFAT6/inst/okHI/iobf0_o_3
    ILOGIC_X0Y133        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.707     9.259    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y133        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.259    
                         clock uncertainty           -0.171     9.088    
    ILOGIC_X0Y133        FDRE (Setup_fdre_C_D)       -0.011     9.077    OK_IFAT6/inst/okHI/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 okUHU[5]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[5].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 1.018ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( -0.660 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W22                                               0.000     8.000 r  okUHU[5] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         1.018     9.018 r  OK_IFAT6/inst/okHI/iob_regs[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.018    OK_IFAT6/inst/okHI/iobf0_o_5
    ILOGIC_X0Y135        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[5].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.708     9.260    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y135        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[5].regin0/C
                         clock pessimism              0.000     9.260    
                         clock uncertainty           -0.171     9.089    
    ILOGIC_X0Y135        FDRE (Setup_fdre_C_D)       -0.011     9.078    OK_IFAT6/inst/okHI/iob_regs[5].regin0
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 okUHU[27]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[27].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 1.010ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB20                                              0.000     8.000 r  okUHU[27] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[27].iobf0/IO
    AB20                 IBUF (Prop_ibuf_I_O)         1.010     9.010 r  OK_IFAT6/inst/okHI/iob_regs[27].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.010    OK_IFAT6/inst/okHI/iobf0_o_27
    ILOGIC_X0Y119        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[27].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.701     9.253    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y119        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[27].regin0/C
                         clock pessimism              0.000     9.253    
                         clock uncertainty           -0.171     9.082    
    ILOGIC_X0Y119        FDRE (Setup_fdre_C_D)       -0.011     9.071    OK_IFAT6/inst/okHI/iob_regs[27].regin0
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 okUHU[18]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[18].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 1.012ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( -0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y21                                               0.000     8.000 r  okUHU[18] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[18].iobf0/IO
    Y21                  IBUF (Prop_ibuf_I_O)         1.012     9.012 r  OK_IFAT6/inst/okHI/iob_regs[18].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.012    OK_IFAT6/inst/okHI/iobf0_o_18
    ILOGIC_X0Y132        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[18].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.705     9.257    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y132        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[18].regin0/C
                         clock pessimism              0.000     9.257    
                         clock uncertainty           -0.171     9.086    
    ILOGIC_X0Y132        FDRE (Setup_fdre_C_D)       -0.011     9.075    OK_IFAT6/inst/okHI/iob_regs[18].regin0
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 okUHU[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 1.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( -0.661 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA20                                              0.000     8.000 r  okUHU[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.013     9.013 r  OK_IFAT6/inst/okHI/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.013    OK_IFAT6/inst/okHI/iobf0_o_4
    ILOGIC_X0Y134        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.707     9.259    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y134        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.259    
                         clock uncertainty           -0.171     9.088    
    ILOGIC_X0Y134        FDRE (Setup_fdre_C_D)       -0.011     9.077    OK_IFAT6/inst/okHI/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 okUHU[31]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[31].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 1.010ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( -0.661 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB18                                              0.000     8.000 r  okUHU[31] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[31].iobf0/IO
    AB18                 IBUF (Prop_ibuf_I_O)         1.010     9.010 r  OK_IFAT6/inst/okHI/iob_regs[31].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.010    OK_IFAT6/inst/okHI/iobf0_o_31
    ILOGIC_X0Y115        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[31].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.707     9.259    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y115        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[31].regin0/C
                         clock pessimism              0.000     9.259    
                         clock uncertainty           -0.171     9.088    
    ILOGIC_X0Y115        FDRE (Setup_fdre_C_D)       -0.011     9.077    OK_IFAT6/inst/okHI/iob_regs[31].regin0
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 okUHU[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 1.006ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( -0.660 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W21                                               0.000     8.000 r  okUHU[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    OK_IFAT6/inst/okHI/iob_regs[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.006     9.006 r  OK_IFAT6/inst/okHI/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.006    OK_IFAT6/inst/okHI/iobf0_o_6
    ILOGIC_X0Y136        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.708     9.260    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y136        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[6].regin0/C
                         clock pessimism              0.000     9.260    
                         clock uncertainty           -0.171     9.089    
    ILOGIC_X0Y136        FDRE (Setup_fdre_C_D)       -0.011     9.078    OK_IFAT6/inst/okHI/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 okUHU[21]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[21].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.168ns  (logic 0.168ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N17                                               0.000    11.920 r  okUHU[21] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[21].iobf0/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.168    12.088 r  OK_IFAT6/inst/okHI/iob_regs[21].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.088    OK_IFAT6/inst/okHI/iobf0_o_21
    ILOGIC_X0Y108        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[21].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.921    10.489    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y108        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[21].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y108        FDRE (Hold_fdre_C_D)         0.068    10.728    OK_IFAT6/inst/okHI/iob_regs[21].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.088    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 okUHU[24]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[24].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.171ns  (logic 0.171ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 0.571 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P16                                               0.000    11.920 r  okUHU[24] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[24].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.171    12.091 r  OK_IFAT6/inst/okHI/iob_regs[24].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.091    OK_IFAT6/inst/okHI/iobf0_o_24
    ILOGIC_X0Y102        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[24].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.923    10.491    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y102        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[24].regin0/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty            0.171    10.662    
    ILOGIC_X0Y102        FDRE (Hold_fdre_C_D)         0.068    10.730    OK_IFAT6/inst/okHI/iob_regs[24].regin0
  -------------------------------------------------------------------
                         required time                        -10.730    
                         arrival time                          12.091    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 okUHU[22]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[22].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.170ns  (logic 0.170ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 0.570 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N14                                               0.000    11.920 r  okUHU[22] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[22].iobf0/IO
    N14                  IBUF (Prop_ibuf_I_O)         0.170    12.090 r  OK_IFAT6/inst/okHI/iob_regs[22].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.090    OK_IFAT6/inst/okHI/iobf0_o_22
    ILOGIC_X0Y103        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[22].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.922    10.490    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y103        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[22].regin0/C
                         clock pessimism              0.000    10.490    
                         clock uncertainty            0.171    10.661    
    ILOGIC_X0Y103        FDRE (Hold_fdre_C_D)         0.068    10.729    OK_IFAT6/inst/okHI/iob_regs[22].regin0
  -------------------------------------------------------------------
                         required time                        -10.729    
                         arrival time                          12.090    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 okUHU[19]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[19].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.170ns  (logic 0.170ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P17                                               0.000    11.920 r  okUHU[19] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[19].iobf0/IO
    P17                  IBUF (Prop_ibuf_I_O)         0.170    12.090 r  OK_IFAT6/inst/okHI/iob_regs[19].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.090    OK_IFAT6/inst/okHI/iobf0_o_19
    ILOGIC_X0Y107        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[19].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.921    10.489    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y107        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[19].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y107        FDRE (Hold_fdre_C_D)         0.068    10.728    OK_IFAT6/inst/okHI/iob_regs[19].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.090    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 okUHU[28]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[28].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.175ns  (logic 0.175ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P15                                               0.000    11.920 r  okUHU[28] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[28].iobf0/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.175    12.095 r  OK_IFAT6/inst/okHI/iob_regs[28].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.095    OK_IFAT6/inst/okHI/iobf0_o_28
    ILOGIC_X0Y106        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[28].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.921    10.489    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y106        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[28].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y106        FDRE (Hold_fdre_C_D)         0.068    10.728    OK_IFAT6/inst/okHI/iob_regs[28].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.095    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 okUHU[25]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[25].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.187ns  (logic 0.187ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T18                                               0.000    11.920 r  okUHU[25] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[25].iobf0/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.187    12.107 r  OK_IFAT6/inst/okHI/iob_regs[25].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.107    OK_IFAT6/inst/okHI/iobf0_o_25
    ILOGIC_X0Y109        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[25].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.921    10.489    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y109        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[25].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y109        FDRE (Hold_fdre_C_D)         0.068    10.728    OK_IFAT6/inst/okHI/iob_regs[25].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.107    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 okUHU[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.189ns  (logic 0.189ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R14                                               0.000    11.920 r  okUHU[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[16].iobf0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.189    12.109 r  OK_IFAT6/inst/okHI/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.109    OK_IFAT6/inst/okHI/iobf0_o_16
    ILOGIC_X0Y111        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.921    10.489    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y111        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y111        FDRE (Hold_fdre_C_D)         0.068    10.728    OK_IFAT6/inst/okHI/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.109    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 okUHU[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.196ns  (logic 0.196ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P19                                               0.000    11.920 r  okUHU[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.196    12.116 r  OK_IFAT6/inst/okHI/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.116    OK_IFAT6/inst/okHI/iobf0_o_9
    ILOGIC_X0Y140        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.921    10.489    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y140        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y140        FDRE (Hold_fdre_C_D)         0.068    10.728    OK_IFAT6/inst/okHI/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.116    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.393ns  (arrival time - required time)
  Source:                 okUHU[13]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[13].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.202ns  (logic 0.202ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 0.570 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P21                                               0.000    11.920 r  okUHU[13] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[13].iobf0/IO
    P21                  IBUF (Prop_ibuf_I_O)         0.202    12.122 r  OK_IFAT6/inst/okHI/iob_regs[13].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.122    OK_IFAT6/inst/okHI/iobf0_o_13
    ILOGIC_X0Y146        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[13].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.922    10.490    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y146        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[13].regin0/C
                         clock pessimism              0.000    10.490    
                         clock uncertainty            0.171    10.661    
    ILOGIC_X0Y146        FDRE (Hold_fdre_C_D)         0.068    10.729    OK_IFAT6/inst/okHI/iob_regs[13].regin0
  -------------------------------------------------------------------
                         required time                        -10.729    
                         arrival time                          12.122    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 okUHU[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.202ns  (logic 0.202ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R19                                               0.000    11.920 r  okUHU[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    OK_IFAT6/inst/okHI/iob_regs[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.202    12.122 r  OK_IFAT6/inst/okHI/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.122    OK_IFAT6/inst/okHI/iobf0_o_8
    ILOGIC_X0Y139        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.921    10.489    OK_IFAT6/inst/okHI/okClk
    ILOGIC_X0Y139        FDRE                                         r  OK_IFAT6/inst/okHI/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y139        FDRE (Hold_fdre_C_D)         0.068    10.728    OK_IFAT6/inst/okHI/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.122    
  -------------------------------------------------------------------
                         slack                                  1.394    





---------------------------------------------------------------------------------------------------
From Clock:  dnaclkdiv32
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        3.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - dnaclkdiv32 rise@1.488ns)
  Data Path Delay:        5.022ns  (logic 3.214ns (63.995%)  route 1.808ns (36.005%))
  Logic Levels:           0  
  Clock Path Skew:        -1.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.218ns = ( 9.190 - 11.408 ) 
    Source Clock Delay      (SCD):    -0.040ns = ( 1.448 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.750    -0.080    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.518     0.438 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           1.010     1.448    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     4.662 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           1.808     6.471    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X16Y122        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.638     9.190    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X16Y122        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C
                         clock pessimism              0.538     9.728    
                         clock uncertainty           -0.073     9.655    
    SLICE_X16Y122        FDCE (Setup_fdce_C_D)       -0.031     9.624    OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  3.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.161ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - dnaclkdiv32 rise@1.488ns)
  Data Path Delay:        2.734ns  (logic 1.862ns (68.100%)  route 0.872ns (31.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.955ns = ( 0.533 - 1.488 ) 
    Source Clock Delay      (SCD):    0.044ns = ( 1.532 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.612     0.773    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.164     0.937 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.595     1.532    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     3.394 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           0.872     4.266    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X16Y122        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.885     0.533    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X16Y122        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C
                         clock pessimism              0.513     1.046    
    SLICE_X16Y122        FDCE (Hold_fdce_C_D)         0.059     1.105    OK_IFAT6/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           4.266    
  -------------------------------------------------------------------
                         slack                                  3.161    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  dnaclkdiv32

Setup :            0  Failing Endpoints,  Worst Slack        2.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/READ
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (dnaclkdiv32 rise@318.928ns - mmcm0_clk0 rise@309.008ns)
  Data Path Delay:        3.367ns  (logic 0.456ns (13.545%)  route 2.911ns (86.455%))
  Logic Levels:           0  
  Clock Path Skew:        1.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 318.032 - 318.928 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 307.438 - 309.008 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    309.008   309.008 r  
    W19                                               0.000   309.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000   309.008    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   310.002 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   311.235    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   303.751 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   305.594    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   305.690 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.748   307.438    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X23Y124        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y124        FDCE (Prop_fdce_C_Q)         0.456   307.894 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           2.911   310.805    OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                    318.928   318.928 r  
    W19                                               0.000   318.928 r  okUH[0] (IN)
                         net (fo=0)                   0.000   318.928    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   319.788 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   320.950    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   313.221 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   314.981    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   315.072 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.633   316.705    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.418   317.123 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.909   318.032    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.538   318.570    
                         clock uncertainty           -0.073   318.497    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_READ)
                                                     -5.356   313.141    OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                        313.141    
                         arrival time                        -310.805    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (dnaclkdiv32 rise@318.928ns - mmcm0_clk0 rise@309.008ns)
  Data Path Delay:        2.960ns  (logic 0.478ns (16.147%)  route 2.482ns (83.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 318.032 - 318.928 ) 
    Source Clock Delay      (SCD):    -1.568ns = ( 307.440 - 309.008 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    309.008   309.008 r  
    W19                                               0.000   309.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000   309.008    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   310.002 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   311.235    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   303.751 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   305.594    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   305.690 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.750   307.440    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y123        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDCE (Prop_fdce_C_Q)         0.478   307.918 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           2.482   310.401    OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                    318.928   318.928 r  
    W19                                               0.000   318.928 r  okUH[0] (IN)
                         net (fo=0)                   0.000   318.928    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   319.788 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   320.950    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   313.221 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   314.981    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   315.072 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.633   316.705    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.418   317.123 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.909   318.032    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.538   318.570    
                         clock uncertainty           -0.073   318.497    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_SHIFT)
                                                     -5.527   312.970    OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                        312.970    
                         arrival time                        -310.401    
  -------------------------------------------------------------------
                         slack                                  2.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dnaclkdiv32 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.306ns  (logic 0.148ns (11.330%)  route 1.158ns (88.670%))
  Logic Levels:           0  
  Clock Path Skew:        1.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns = ( 1.376 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 0.773 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.612     0.773    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y123        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDCE (Prop_fdce_C_Q)         0.148     0.921 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           1.158     2.079    OK_IFAT6/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.881     0.529    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.204     0.733 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.643     1.376    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.513     1.889    
    DNA_PORT_X0Y0        DNA_PORT (Hold_dna_port_CLK_SHIFT)
                                                     -0.053     1.836    OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/READ
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dnaclkdiv32 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.531ns  (logic 0.141ns (9.213%)  route 1.390ns (90.787%))
  Logic Levels:           0  
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns = ( 1.376 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 0.772 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.611     0.772    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X23Y124        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y124        FDCE (Prop_fdce_C_Q)         0.141     0.913 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           1.390     2.303    OK_IFAT6/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.881     0.529    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.204     0.733 r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.643     1.376    OK_IFAT6/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.513     1.889    
    DNA_PORT_X0Y0        DNA_PORT (Hold_dna_port_CLK_READ)
                                                      0.000     1.889    OK_IFAT6/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.414    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        4.558ns  (logic 2.967ns (65.105%)  route 1.590ns (34.895%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    AB8                                               0.000     8.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     8.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     9.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.865     9.988    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.112 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    10.112    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.625 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.625    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.742 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.742    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X162Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.859 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.859    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X162Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.976 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.976    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X162Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.093 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.093    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X162Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.210 r  ADC/ADC_OUT_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.210    ADC/ADC_OUT_reg_reg[24]_i_2_n_0
    SLICE_X162Y111       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.525 r  ADC/ADC_OUT_reg_reg[28]_i_2/O[3]
                         net (fo=2, routed)           0.726    12.251    ADC/in13[28]
    SLICE_X161Y110       LUT5 (Prop_lut5_I2_O)        0.307    12.558 r  ADC/ADC_OUT_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    12.558    ADC/ADC_OUT_reg[28]_i_1_n_0
    SLICE_X161Y110       FDCE                                         r  ADC/ADC_OUT_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    W11                                               0.000    15.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    15.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    15.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    17.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     9.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    11.119    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.210 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.711    12.921    ADC/clk_out2
    SLICE_X161Y110       FDCE                                         r  ADC/ADC_OUT_reg_reg[28]/C
                         clock pessimism              0.000    12.921    
                         clock uncertainty           -0.163    12.758    
    SLICE_X161Y110       FDCE (Setup_fdce_C_D)        0.031    12.789    ADC/ADC_OUT_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -12.558    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        4.516ns  (logic 3.084ns (68.300%)  route 1.431ns (31.700%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    AB8                                               0.000     8.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     8.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     9.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.865     9.988    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.112 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    10.112    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.625 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.625    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.742 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.742    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X162Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.859 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.859    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X162Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.976 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.976    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X162Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.093 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.093    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X162Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.210 r  ADC/ADC_OUT_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.210    ADC/ADC_OUT_reg_reg[24]_i_2_n_0
    SLICE_X162Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.327 r  ADC/ADC_OUT_reg_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.327    ADC/ADC_OUT_reg_reg[28]_i_2_n_0
    SLICE_X162Y112       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.642 r  ADC/ADC_OUT_reg_reg[31]_i_5/O[3]
                         net (fo=1, routed)           0.567    12.209    ADC/ADC_OUT_reg_reg[31]_i_5_n_4
    SLICE_X161Y112       LUT5 (Prop_lut5_I3_O)        0.307    12.516 r  ADC/ADC_OUT_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    12.516    ADC/ADC_OUT_reg[31]_i_2_n_0
    SLICE_X161Y112       FDCE                                         r  ADC/ADC_OUT_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    W11                                               0.000    15.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    15.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    15.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    17.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     9.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    11.119    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.210 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.709    12.919    ADC/clk_out2
    SLICE_X161Y112       FDCE                                         r  ADC/ADC_OUT_reg_reg[31]/C
                         clock pessimism              0.000    12.919    
                         clock uncertainty           -0.163    12.756    
    SLICE_X161Y112       FDCE (Setup_fdce_C_D)        0.031    12.787    ADC/ADC_OUT_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -12.516    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        4.513ns  (logic 3.091ns (68.495%)  route 1.422ns (31.505%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    AB8                                               0.000     8.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     8.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     9.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.865     9.988    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.112 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    10.112    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.625 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.625    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.742 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.742    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X162Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.859 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.859    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X162Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.976 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.976    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X162Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.093 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.093    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X162Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.210 r  ADC/ADC_OUT_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.210    ADC/ADC_OUT_reg_reg[24]_i_2_n_0
    SLICE_X162Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.327 r  ADC/ADC_OUT_reg_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.327    ADC/ADC_OUT_reg_reg[28]_i_2_n_0
    SLICE_X162Y112       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.650 r  ADC/ADC_OUT_reg_reg[31]_i_5/O[1]
                         net (fo=2, routed)           0.557    12.207    ADC/in13[30]
    SLICE_X161Y112       LUT5 (Prop_lut5_I1_O)        0.306    12.513 r  ADC/ADC_OUT_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    12.513    ADC/ADC_OUT_reg[29]_i_1_n_0
    SLICE_X161Y112       FDCE                                         r  ADC/ADC_OUT_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    W11                                               0.000    15.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    15.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    15.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    17.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     9.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    11.119    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.210 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.709    12.919    ADC/clk_out2
    SLICE_X161Y112       FDCE                                         r  ADC/ADC_OUT_reg_reg[29]/C
                         clock pessimism              0.000    12.919    
                         clock uncertainty           -0.163    12.756    
    SLICE_X161Y112       FDCE (Setup_fdce_C_D)        0.029    12.785    ADC/ADC_OUT_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                         -12.513    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        4.499ns  (logic 2.974ns (66.102%)  route 1.525ns (33.898%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    AB8                                               0.000     8.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     8.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     9.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.865     9.988    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.112 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    10.112    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.625 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.625    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.742 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.742    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X162Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.859 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.859    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X162Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.976 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.976    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X162Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.093 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.093    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X162Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.210 r  ADC/ADC_OUT_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.210    ADC/ADC_OUT_reg_reg[24]_i_2_n_0
    SLICE_X162Y111       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.533 r  ADC/ADC_OUT_reg_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.661    12.193    ADC/in13[26]
    SLICE_X161Y111       LUT5 (Prop_lut5_I1_O)        0.306    12.499 r  ADC/ADC_OUT_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    12.499    ADC/ADC_OUT_reg[25]_i_1_n_0
    SLICE_X161Y111       FDCE                                         r  ADC/ADC_OUT_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    W11                                               0.000    15.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    15.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    15.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    17.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     9.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    11.119    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.210 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.710    12.920    ADC/clk_out2
    SLICE_X161Y111       FDCE                                         r  ADC/ADC_OUT_reg_reg[25]/C
                         clock pessimism              0.000    12.920    
                         clock uncertainty           -0.163    12.757    
    SLICE_X161Y111       FDCE (Setup_fdce_C_D)        0.029    12.786    ADC/ADC_OUT_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        4.451ns  (logic 3.002ns (67.450%)  route 1.449ns (32.550%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    AB8                                               0.000     8.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     8.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     9.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.865     9.988    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.112 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    10.112    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.625 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.625    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.742 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.742    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X162Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.859 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.859    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X162Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.976 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.976    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X162Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.093 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.093    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X162Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.210 r  ADC/ADC_OUT_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.210    ADC/ADC_OUT_reg_reg[24]_i_2_n_0
    SLICE_X162Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.327 r  ADC/ADC_OUT_reg_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.327    ADC/ADC_OUT_reg_reg[28]_i_2_n_0
    SLICE_X162Y112       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.566 r  ADC/ADC_OUT_reg_reg[31]_i_5/O[2]
                         net (fo=2, routed)           0.584    12.150    ADC/in13[31]
    SLICE_X161Y112       LUT5 (Prop_lut5_I1_O)        0.301    12.451 r  ADC/ADC_OUT_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    12.451    ADC/ADC_OUT_reg[30]_i_1_n_0
    SLICE_X161Y112       FDCE                                         r  ADC/ADC_OUT_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    W11                                               0.000    15.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    15.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    15.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    17.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     9.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    11.119    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.210 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.709    12.919    ADC/clk_out2
    SLICE_X161Y112       FDCE                                         r  ADC/ADC_OUT_reg_reg[30]/C
                         clock pessimism              0.000    12.919    
                         clock uncertainty           -0.163    12.756    
    SLICE_X161Y112       FDCE (Setup_fdce_C_D)        0.031    12.787    ADC/ADC_OUT_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        4.440ns  (logic 2.857ns (64.349%)  route 1.583ns (35.651%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    AB8                                               0.000     8.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     8.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     9.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.865     9.988    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.112 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    10.112    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.625 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.625    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.742 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.742    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X162Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.859 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.859    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X162Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.976 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.976    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X162Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.093 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.093    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X162Y110       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.416 r  ADC/ADC_OUT_reg_reg[24]_i_2/O[1]
                         net (fo=2, routed)           0.718    12.134    ADC/in13[22]
    SLICE_X161Y108       LUT5 (Prop_lut5_I2_O)        0.306    12.440 r  ADC/ADC_OUT_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    12.440    ADC/ADC_OUT_reg[22]_i_1_n_0
    SLICE_X161Y108       FDCE                                         r  ADC/ADC_OUT_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    W11                                               0.000    15.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    15.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    15.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    17.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     9.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    11.119    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.210 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.712    12.922    ADC/clk_out2
    SLICE_X161Y108       FDCE                                         r  ADC/ADC_OUT_reg_reg[22]/C
                         clock pessimism              0.000    12.922    
                         clock uncertainty           -0.163    12.759    
    SLICE_X161Y108       FDCE (Setup_fdce_C_D)        0.031    12.790    ADC/ADC_OUT_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        4.433ns  (logic 2.625ns (59.225%)  route 1.807ns (40.775%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    AB8                                               0.000     8.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     8.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     9.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.865     9.988    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.112 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    10.112    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.625 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.625    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.742 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.742    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X162Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.859 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.859    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X162Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.976 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.976    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X162Y109       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.195 r  ADC/ADC_OUT_reg_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.943    12.138    ADC/in13[17]
    SLICE_X161Y107       LUT5 (Prop_lut5_I1_O)        0.295    12.433 r  ADC/ADC_OUT_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    12.433    ADC/ADC_OUT_reg[16]_i_1_n_0
    SLICE_X161Y107       FDCE                                         r  ADC/ADC_OUT_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    W11                                               0.000    15.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    15.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    15.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    17.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     9.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    11.119    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.210 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.712    12.922    ADC/clk_out2
    SLICE_X161Y107       FDCE                                         r  ADC/ADC_OUT_reg_reg[16]/C
                         clock pessimism              0.000    12.922    
                         clock uncertainty           -0.163    12.759    
    SLICE_X161Y107       FDCE (Setup_fdce_C_D)        0.029    12.788    ADC/ADC_OUT_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        4.415ns  (logic 2.768ns (62.695%)  route 1.647ns (37.305%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    AB8                                               0.000     8.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     8.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     9.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.865     9.988    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.112 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    10.112    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.625 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.625    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.742 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.742    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X162Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.859 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.859    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X162Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.976 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.976    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X162Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.093 r  ADC/ADC_OUT_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.093    ADC/ADC_OUT_reg_reg[20]_i_2_n_0
    SLICE_X162Y110       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.332 r  ADC/ADC_OUT_reg_reg[24]_i_2/O[2]
                         net (fo=2, routed)           0.783    12.114    ADC/in13[23]
    SLICE_X161Y108       LUT5 (Prop_lut5_I2_O)        0.301    12.415 r  ADC/ADC_OUT_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    12.415    ADC/ADC_OUT_reg[23]_i_1_n_0
    SLICE_X161Y108       FDCE                                         r  ADC/ADC_OUT_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    W11                                               0.000    15.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    15.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    15.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    17.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     9.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    11.119    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.210 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.712    12.922    ADC/clk_out2
    SLICE_X161Y108       FDCE                                         r  ADC/ADC_OUT_reg_reg[23]/C
                         clock pessimism              0.000    12.922    
                         clock uncertainty           -0.163    12.759    
    SLICE_X161Y108       FDCE (Setup_fdce_C_D)        0.032    12.791    ADC/ADC_OUT_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                         -12.415    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        4.410ns  (logic 2.733ns (61.978%)  route 1.677ns (38.022%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    AB8                                               0.000     8.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     8.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     9.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.865     9.988    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.112 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    10.112    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.625 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.625    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.742 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.742    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X162Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.859 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.859    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X162Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.976 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.976    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X162Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.291 r  ADC/ADC_OUT_reg_reg[20]_i_2/O[3]
                         net (fo=2, routed)           0.812    12.103    ADC/in13[20]
    SLICE_X161Y108       LUT5 (Prop_lut5_I2_O)        0.307    12.410 r  ADC/ADC_OUT_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    12.410    ADC/ADC_OUT_reg[20]_i_1_n_0
    SLICE_X161Y108       FDCE                                         r  ADC/ADC_OUT_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    W11                                               0.000    15.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    15.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    15.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    17.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     9.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    11.119    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.210 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.712    12.922    ADC/clk_out2
    SLICE_X161Y108       FDCE                                         r  ADC/ADC_OUT_reg_reg[20]/C
                         clock pessimism              0.000    12.922    
                         clock uncertainty           -0.163    12.759    
    SLICE_X161Y108       FDCE (Setup_fdce_C_D)        0.029    12.788    ADC/ADC_OUT_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        4.405ns  (logic 2.740ns (62.200%)  route 1.665ns (37.800%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    AB8                                               0.000     8.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     8.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     9.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.865     9.988    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.124    10.112 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    10.112    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.625 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.625    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.742 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.742    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X162Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.859 r  ADC/ADC_OUT_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.859    ADC/ADC_OUT_reg_reg[12]_i_2_n_0
    SLICE_X162Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.976 r  ADC/ADC_OUT_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.976    ADC/ADC_OUT_reg_reg[16]_i_2_n_0
    SLICE_X162Y109       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.299 r  ADC/ADC_OUT_reg_reg[20]_i_2/O[1]
                         net (fo=2, routed)           0.801    12.099    ADC/in13[18]
    SLICE_X161Y107       LUT5 (Prop_lut5_I1_O)        0.306    12.405 r  ADC/ADC_OUT_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    12.405    ADC/ADC_OUT_reg[17]_i_1_n_0
    SLICE_X161Y107       FDCE                                         r  ADC/ADC_OUT_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    W11                                               0.000    15.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000    15.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945    15.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    17.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041     9.066 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    11.119    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.210 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.712    12.922    ADC/clk_out2
    SLICE_X161Y107       FDCE                                         r  ADC/ADC_OUT_reg_reg[17]/C
                         clock pessimism              0.000    12.922    
                         clock uncertainty           -0.163    12.759    
    SLICE_X161Y107       FDCE (Setup_fdce_C_D)        0.031    12.790    ADC/ADC_OUT_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.671ns  (arrival time - required time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.505ns (47.622%)  route 0.555ns (52.378%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    AB8                                               0.000     2.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     2.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     2.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.342     2.588    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.045     2.633 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.633    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.738 r  ADC/ADC_OUT_reg_reg[4]_i_2/O[1]
                         net (fo=2, routed)           0.214     2.952    ADC/in13[2]
    SLICE_X161Y105       LUT5 (Prop_lut5_I2_O)        0.108     3.060 r  ADC/ADC_OUT_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.060    ADC/ADC_OUT_reg[2]_i_1_n_0
    SLICE_X161Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.921    -0.866    ADC/clk_out2
    SLICE_X161Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[2]/C
                         clock pessimism              0.000    -0.866    
                         clock uncertainty            0.163    -0.702    
    SLICE_X161Y105       FDCE (Hold_fdce_C_D)         0.091    -0.611    ADC/ADC_OUT_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.691ns  (arrival time - required time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.467ns (43.230%)  route 0.613ns (56.770%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    AB8                                               0.000     2.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     2.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     2.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.342     2.588    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.045     2.633 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.633    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.703 r  ADC/ADC_OUT_reg_reg[4]_i_2/O[0]
                         net (fo=2, routed)           0.271     2.975    ADC/in13[1]
    SLICE_X160Y103       LUT5 (Prop_lut5_I2_O)        0.105     3.080 r  ADC/ADC_OUT_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.080    ADC/ADC_OUT_reg[1]_i_1_n_0
    SLICE_X160Y103       FDCE                                         r  ADC/ADC_OUT_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.921    -0.866    ADC/clk_out2
    SLICE_X160Y103       FDCE                                         r  ADC/ADC_OUT_reg_reg[1]/C
                         clock pessimism              0.000    -0.866    
                         clock uncertainty            0.163    -0.702    
    SLICE_X160Y103       FDCE (Hold_fdce_C_D)         0.091    -0.611    ADC/ADC_OUT_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.718ns  (arrival time - required time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.545ns (49.183%)  route 0.563ns (50.817%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    AB8                                               0.000     2.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     2.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     2.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.342     2.588    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.045     2.633 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.633    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     2.778 r  ADC/ADC_OUT_reg_reg[4]_i_2/O[2]
                         net (fo=2, routed)           0.221     3.000    ADC/in13[3]
    SLICE_X161Y105       LUT5 (Prop_lut5_I2_O)        0.108     3.108 r  ADC/ADC_OUT_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.108    ADC/ADC_OUT_reg[3]_i_1_n_0
    SLICE_X161Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.921    -0.866    ADC/clk_out2
    SLICE_X161Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[3]/C
                         clock pessimism              0.000    -0.866    
                         clock uncertainty            0.163    -0.702    
    SLICE_X161Y105       FDCE (Hold_fdce_C_D)         0.092    -0.610    ADC/ADC_OUT_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.738ns  (arrival time - required time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.595ns (52.703%)  route 0.534ns (47.297%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    AB8                                               0.000     2.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     2.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     2.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.342     2.588    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.045     2.633 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.633    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.778 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.778    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.831 r  ADC/ADC_OUT_reg_reg[8]_i_2/O[0]
                         net (fo=2, routed)           0.192     3.023    ADC/in13[5]
    SLICE_X161Y105       LUT5 (Prop_lut5_I1_O)        0.105     3.128 r  ADC/ADC_OUT_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.128    ADC/ADC_OUT_reg[4]_i_1_n_0
    SLICE_X161Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.921    -0.866    ADC/clk_out2
    SLICE_X161Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[4]/C
                         clock pessimism              0.000    -0.866    
                         clock uncertainty            0.163    -0.702    
    SLICE_X161Y105       FDCE (Hold_fdce_C_D)         0.092    -0.610    ADC/ADC_OUT_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.739ns  (arrival time - required time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.595ns (52.657%)  route 0.535ns (47.343%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    AB8                                               0.000     2.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     2.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     2.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.342     2.588    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.045     2.633 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.633    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.778 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.778    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.831 r  ADC/ADC_OUT_reg_reg[8]_i_2/O[0]
                         net (fo=2, routed)           0.193     3.024    ADC/in13[5]
    SLICE_X161Y105       LUT5 (Prop_lut5_I2_O)        0.105     3.129 r  ADC/ADC_OUT_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.129    ADC/ADC_OUT_reg[5]_i_1_n_0
    SLICE_X161Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.921    -0.866    ADC/clk_out2
    SLICE_X161Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[5]/C
                         clock pessimism              0.000    -0.866    
                         clock uncertainty            0.163    -0.702    
    SLICE_X161Y105       FDCE (Hold_fdce_C_D)         0.092    -0.610    ADC/ADC_OUT_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.776ns  (arrival time - required time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.611ns (52.358%)  route 0.556ns (47.642%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    AB8                                               0.000     2.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     2.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     2.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.342     2.588    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.045     2.633 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.633    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.778 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.778    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.844 r  ADC/ADC_OUT_reg_reg[8]_i_2/O[2]
                         net (fo=2, routed)           0.214     3.058    ADC/in13[7]
    SLICE_X160Y105       LUT5 (Prop_lut5_I2_O)        0.108     3.166 r  ADC/ADC_OUT_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.166    ADC/ADC_OUT_reg[7]_i_1_n_0
    SLICE_X160Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.921    -0.866    ADC/clk_out2
    SLICE_X160Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[7]/C
                         clock pessimism              0.000    -0.866    
                         clock uncertainty            0.163    -0.702    
    SLICE_X160Y105       FDCE (Hold_fdce_C_D)         0.092    -0.610    ADC/ADC_OUT_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.788ns  (arrival time - required time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.611ns (51.873%)  route 0.567ns (48.127%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    AB8                                               0.000     2.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     2.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     2.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.342     2.588    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.045     2.633 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.633    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.778 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.778    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.844 r  ADC/ADC_OUT_reg_reg[8]_i_2/O[2]
                         net (fo=2, routed)           0.225     3.069    ADC/in13[7]
    SLICE_X160Y105       LUT5 (Prop_lut5_I1_O)        0.108     3.177 r  ADC/ADC_OUT_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.177    ADC/ADC_OUT_reg[6]_i_1_n_0
    SLICE_X160Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.921    -0.866    ADC/clk_out2
    SLICE_X160Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[6]/C
                         clock pessimism              0.000    -0.866    
                         clock uncertainty            0.163    -0.702    
    SLICE_X160Y105       FDCE (Hold_fdce_C_D)         0.091    -0.611    ADC/ADC_OUT_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.804ns  (arrival time - required time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.635ns (53.153%)  route 0.559ns (46.847%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    AB8                                               0.000     2.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     2.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     2.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.342     2.588    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.045     2.633 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.633    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.778 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.778    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.818 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.818    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X162Y107       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.871 r  ADC/ADC_OUT_reg_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.218     3.089    ADC/in13[9]
    SLICE_X160Y106       LUT5 (Prop_lut5_I2_O)        0.105     3.194 r  ADC/ADC_OUT_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     3.194    ADC/ADC_OUT_reg[9]_i_1_n_0
    SLICE_X160Y106       FDCE                                         r  ADC/ADC_OUT_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.921    -0.866    ADC/clk_out2
    SLICE_X160Y106       FDCE                                         r  ADC/ADC_OUT_reg_reg[9]/C
                         clock pessimism              0.000    -0.866    
                         clock uncertainty            0.163    -0.702    
    SLICE_X160Y106       FDCE (Hold_fdce_C_D)         0.092    -0.610    ADC/ADC_OUT_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.813ns  (arrival time - required time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.467ns (38.767%)  route 0.737ns (61.233%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    AB8                                               0.000     2.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     2.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     2.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.342     2.588    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.045     2.633 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.633    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.703 r  ADC/ADC_OUT_reg_reg[4]_i_2/O[0]
                         net (fo=2, routed)           0.396     3.099    ADC/in13[1]
    SLICE_X152Y101       LUT4 (Prop_lut4_I0_O)        0.105     3.204 r  ADC/ADC_OUT_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.204    ADC/ADC_OUT_reg[0]_i_1_n_0
    SLICE_X152Y101       FDCE                                         r  ADC/ADC_OUT_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.894    -0.893    ADC/clk_out2
    SLICE_X152Y101       FDCE                                         r  ADC/ADC_OUT_reg_reg[0]/C
                         clock pessimism              0.000    -0.893    
                         clock uncertainty            0.163    -0.729    
    SLICE_X152Y101       FDCE (Hold_fdce_C_D)         0.120    -0.609    ADC/ADC_OUT_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.840ns  (arrival time - required time)
  Source:                 ADC_SDO
                            (input port clocked by VIRTUAL_clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC_OUT_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.635ns (51.616%)  route 0.595ns (48.384%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    AB8                                               0.000     2.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     2.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         0.247     2.247 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           0.342     2.588    ADC/ADC_SDO_IBUF
    SLICE_X162Y105       LUT2 (Prop_lut2_I1_O)        0.045     2.633 r  ADC/ADC_OUT_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.633    ADC/ADC_OUT_reg[4]_i_3_n_0
    SLICE_X162Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.778 r  ADC/ADC_OUT_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.778    ADC/ADC_OUT_reg_reg[4]_i_2_n_0
    SLICE_X162Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.818 r  ADC/ADC_OUT_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.818    ADC/ADC_OUT_reg_reg[8]_i_2_n_0
    SLICE_X162Y107       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.871 r  ADC/ADC_OUT_reg_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.253     3.125    ADC/in13[9]
    SLICE_X160Y105       LUT5 (Prop_lut5_I1_O)        0.105     3.230 r  ADC/ADC_OUT_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.230    ADC/ADC_OUT_reg[8]_i_1_n_0
    SLICE_X160Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.931    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -2.570 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.815    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.921    -0.866    ADC/clk_out2
    SLICE_X160Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[8]/C
                         clock pessimism              0.000    -0.866    
                         clock uncertainty            0.163    -0.702    
    SLICE_X160Y105       FDCE (Hold_fdce_C_D)         0.092    -0.610    ADC/ADC_OUT_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  3.840    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        5.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.670ns  (logic 0.742ns (20.220%)  route 2.928ns (79.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.215ns = ( 9.193 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.558ns = ( -0.070 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.760    -0.070    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.419     0.349 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.783     1.132    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.323     1.455 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.145     3.600    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y120         FDCE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.641     9.193    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y120         FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/C
                         clock pessimism              0.618     9.811    
                         clock uncertainty           -0.073     9.738    
    SLICE_X9Y120         FDCE (Recov_fdce_C_CLR)     -0.609     9.129    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.670ns  (logic 0.742ns (20.220%)  route 2.928ns (79.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.215ns = ( 9.193 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.558ns = ( -0.070 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.760    -0.070    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.419     0.349 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.783     1.132    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.323     1.455 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.145     3.600    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y120         FDCE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.641     9.193    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y120         FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/C
                         clock pessimism              0.618     9.811    
                         clock uncertainty           -0.073     9.738    
    SLICE_X9Y120         FDCE (Recov_fdce_C_CLR)     -0.609     9.129    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.670ns  (logic 0.742ns (20.220%)  route 2.928ns (79.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.215ns = ( 9.193 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.558ns = ( -0.070 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.760    -0.070    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.419     0.349 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.783     1.132    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.323     1.455 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.145     3.600    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y120         FDPE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.641     9.193    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y120         FDPE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv/C
                         clock pessimism              0.618     9.811    
                         clock uncertainty           -0.073     9.738    
    SLICE_X8Y120         FDPE (Recov_fdpe_C_PRE)     -0.565     9.173    OK_IFAT6/inst/okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.420ns  (logic 0.742ns (21.699%)  route 2.678ns (78.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.558ns = ( -0.070 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.760    -0.070    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.419     0.349 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.783     1.132    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.323     1.455 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.895     3.350    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y117        FDCE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y117        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X11Y117        FDCE (Recov_fdce_C_CLR)     -0.609     9.133    OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.420ns  (logic 0.742ns (21.699%)  route 2.678ns (78.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.558ns = ( -0.070 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.760    -0.070    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.419     0.349 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.783     1.132    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.323     1.455 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.895     3.350    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y117        FDCE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y117        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X11Y117        FDCE (Recov_fdce_C_CLR)     -0.609     9.133    OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.420ns  (logic 0.742ns (21.699%)  route 2.678ns (78.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.558ns = ( -0.070 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.760    -0.070    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.419     0.349 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.783     1.132    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.323     1.455 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.895     3.350    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y117        FDCE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y117        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X11Y117        FDCE (Recov_fdce_C_CLR)     -0.609     9.133    OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.420ns  (logic 0.742ns (21.699%)  route 2.678ns (78.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.558ns = ( -0.070 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.760    -0.070    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.419     0.349 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.783     1.132    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.323     1.455 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.895     3.350    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y117        FDCE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y117        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X11Y117        FDCE (Recov_fdce_C_CLR)     -0.609     9.133    OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.420ns  (logic 0.742ns (21.699%)  route 2.678ns (78.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.558ns = ( -0.070 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.760    -0.070    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.419     0.349 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.783     1.132    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.323     1.455 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.895     3.350    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y117        FDPE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y117        FDPE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X10Y117        FDPE (Recov_fdpe_C_PRE)     -0.565     9.177    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.420ns  (logic 0.742ns (21.699%)  route 2.678ns (78.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.558ns = ( -0.070 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.760    -0.070    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.419     0.349 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.783     1.132    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.323     1.455 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.895     3.350    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y117        FDPE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y117        FDPE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X10Y117        FDPE (Recov_fdpe_C_PRE)     -0.565     9.177    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.420ns  (logic 0.742ns (21.699%)  route 2.678ns (78.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 9.197 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.558ns = ( -0.070 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.760    -0.070    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.419     0.349 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.783     1.132    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.323     1.455 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.895     3.350    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y117        FDPE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.645     9.197    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y117        FDPE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/C
                         clock pessimism              0.618     9.815    
                         clock uncertainty           -0.073     9.742    
    SLICE_X10Y117        FDPE (Recov_fdpe_C_PRE)     -0.565     9.177    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                  5.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.752ns  (logic 0.227ns (30.198%)  route 0.525ns (69.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 0.538 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.618     0.779    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.128     0.907 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.270     1.177    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.099     1.276 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.255     1.531    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X14Y118        FDCE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.890     0.538    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y118        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/C
                         clock pessimism              0.279     0.817    
    SLICE_X14Y118        FDCE (Remov_fdce_C_CLR)     -0.133     0.684    OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.798ns  (logic 0.227ns (28.447%)  route 0.571ns (71.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns = ( 0.539 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.618     0.779    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.128     0.907 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.270     1.177    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.099     1.276 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.301     1.577    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y117        FDCE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.891     0.539    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y117        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/C
                         clock pessimism              0.279     0.818    
    SLICE_X12Y117        FDCE (Remov_fdce_C_CLR)     -0.133     0.685    OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.815ns  (logic 0.227ns (27.853%)  route 0.588ns (72.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 0.537 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.618     0.779    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.128     0.907 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.270     1.177    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.099     1.276 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.318     1.594    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X14Y119        FDCE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.889     0.537    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y119        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/C
                         clock pessimism              0.279     0.816    
    SLICE_X14Y119        FDCE (Remov_fdce_C_CLR)     -0.133     0.683    OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.865ns  (logic 0.227ns (26.236%)  route 0.638ns (73.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 0.538 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.618     0.779    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.128     0.907 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.270     1.177    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.099     1.276 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.368     1.644    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y118        FDCE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.890     0.538    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y118        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/C
                         clock pessimism              0.279     0.817    
    SLICE_X11Y118        FDCE (Remov_fdce_C_CLR)     -0.158     0.659    OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.865ns  (logic 0.227ns (26.236%)  route 0.638ns (73.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 0.538 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.618     0.779    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.128     0.907 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.270     1.177    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.099     1.276 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.368     1.644    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y118        FDCE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.890     0.538    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y118        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/C
                         clock pessimism              0.279     0.817    
    SLICE_X11Y118        FDCE (Remov_fdce_C_CLR)     -0.158     0.659    OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.865ns  (logic 0.227ns (26.236%)  route 0.638ns (73.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 0.538 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.618     0.779    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.128     0.907 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.270     1.177    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.099     1.276 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.368     1.644    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y118        FDCE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.890     0.538    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y118        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/C
                         clock pessimism              0.279     0.817    
    SLICE_X11Y118        FDCE (Remov_fdce_C_CLR)     -0.158     0.659    OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.865ns  (logic 0.227ns (26.236%)  route 0.638ns (73.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 0.538 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.618     0.779    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.128     0.907 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.270     1.177    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.099     1.276 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.368     1.644    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X11Y118        FDCE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.890     0.538    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y118        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/C
                         clock pessimism              0.279     0.817    
    SLICE_X11Y118        FDCE (Remov_fdce_C_CLR)     -0.158     0.659    OK_IFAT6/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.931ns  (logic 0.227ns (24.381%)  route 0.704ns (75.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 0.536 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.618     0.779    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.128     0.907 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.270     1.177    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.099     1.276 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.434     1.710    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y120        FDPE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.888     0.536    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDPE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/C
                         clock pessimism              0.279     0.815    
    SLICE_X12Y120        FDPE (Remov_fdpe_C_PRE)     -0.137     0.678    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.931ns  (logic 0.227ns (24.381%)  route 0.704ns (75.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 0.536 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.618     0.779    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.128     0.907 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.270     1.177    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.099     1.276 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.434     1.710    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y120        FDPE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.888     0.536    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDPE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/C
                         clock pessimism              0.279     0.815    
    SLICE_X12Y120        FDPE (Remov_fdpe_C_PRE)     -0.137     0.678    OK_IFAT6/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.979ns  (logic 0.227ns (23.182%)  route 0.752ns (76.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 0.540 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.618     0.779    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X17Y118        FDRE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.128     0.907 f  OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.270     1.177    OK_IFAT6/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X14Y114        LUT2 (Prop_lut2_I1_O)        0.099     1.276 f  OK_IFAT6/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.482     1.758    OK_IFAT6/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y116        FDCE                                         f  OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.892     0.540    OK_IFAT6/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y116        FDCE                                         r  OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/C
                         clock pessimism              0.279     0.819    
    SLICE_X10Y116        FDCE (Remov_fdce_C_CLR)     -0.133     0.686    OK_IFAT6/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  1.072    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  VIRTUAL_clk_out1_clk_wiz_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OK_IFAT6/inst/wi01/ep_dataout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC4_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.353ns  (logic 5.514ns (48.566%)  route 5.839ns (51.434%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.374ns = ( 0.114 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.944     0.114    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X21Y93         FDRE                                         r  OK_IFAT6/inst/wi01/ep_dataout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDRE (Prop_fdre_C_Q)         0.456     0.570 r  OK_IFAT6/inst/wi01/ep_dataout_reg[5]/Q
                         net (fo=5, routed)           1.217     1.787    DAC4/wi01_ep_dataout[5]
    SLICE_X16Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.911 r  DAC4/DAC4_SDI_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     1.911    DAC4/DAC4_SDI_OBUF_inst_i_14_n_0
    SLICE_X16Y94         MUXF7 (Prop_muxf7_I1_O)      0.247     2.158 r  DAC4/DAC4_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.568     2.726    DAC4/DAC4_SDI_OBUF_inst_i_11_n_0
    SLICE_X16Y92         LUT6 (Prop_lut6_I4_O)        0.298     3.024 r  DAC4/DAC4_SDI_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.013     4.037    DAC4/DAC4_SDI_OBUF_inst_i_5_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.161 r  DAC4/DAC4_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.042     7.203    DAC4_SDI_OBUF
    T15                  OBUF (Prop_obuf_I_O)         4.265    11.468 r  DAC4_SDI_OBUF_inst/O
                         net (fo=0)                   0.000    11.468    DAC4_SDI
    T15                                                               r  DAC4_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi01/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.231ns  (logic 5.499ns (48.959%)  route 5.733ns (51.041%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.374ns = ( 0.114 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.944     0.114    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X21Y93         FDRE                                         r  OK_IFAT6/inst/wi01/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDRE (Prop_fdre_C_Q)         0.456     0.570 r  OK_IFAT6/inst/wi01/ep_dataout_reg[2]/Q
                         net (fo=5, routed)           1.339     1.909    DAC3/wi01_ep_dataout[2]
    SLICE_X16Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.033 r  DAC3/DAC3_SDI_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     2.033    DAC3/DAC3_SDI_OBUF_inst_i_13_n_0
    SLICE_X16Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     2.242 r  DAC3/DAC3_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.642     2.884    DAC3/DAC3_SDI_OBUF_inst_i_11_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I4_O)        0.297     3.181 r  DAC3/DAC3_SDI_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.426     3.607    DAC3/DAC3_SDI_OBUF_inst_i_5_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I5_O)        0.124     3.731 r  DAC3/DAC3_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.326     7.057    DAC3_SDI_OBUF
    AA15                 OBUF (Prop_obuf_I_O)         4.289    11.346 r  DAC3_SDI_OBUF_inst/O
                         net (fo=0)                   0.000    11.346    DAC3_SDI
    AA15                                                              r  DAC3_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi01/ep_dataout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC5_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.921ns  (logic 5.525ns (50.594%)  route 5.395ns (49.406%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.374ns = ( 0.114 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.944     0.114    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X19Y91         FDRE                                         r  OK_IFAT6/inst/wi01/ep_dataout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y91         FDRE (Prop_fdre_C_Q)         0.456     0.570 r  OK_IFAT6/inst/wi01/ep_dataout_reg[6]/Q
                         net (fo=5, routed)           1.477     2.048    DAC5/wi01_ep_dataout[6]
    SLICE_X17Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.172 r  DAC5/DAC5_SDI_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     2.172    DAC5/DAC5_SDI_OBUF_inst_i_13_n_0
    SLICE_X17Y94         MUXF7 (Prop_muxf7_I0_O)      0.238     2.410 r  DAC5/DAC5_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.953     3.363    DAC5/DAC5_SDI_OBUF_inst_i_11_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I4_O)        0.298     3.661 r  DAC5/DAC5_SDI_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.151     3.812    DAC5/DAC5_SDI_OBUF_inst_i_5_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.124     3.936 r  DAC5/DAC5_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.814     6.750    DAC5_SDI_OBUF
    AA16                 OBUF (Prop_obuf_I_O)         4.285    11.035 r  DAC5_SDI_OBUF_inst/O
                         net (fo=0)                   0.000    11.035    DAC5_SDI
    AA16                                                              r  DAC5_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi01/ep_dataout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.847ns  (logic 5.489ns (50.599%)  route 5.359ns (49.401%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.372ns = ( 0.116 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.946     0.116    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X17Y97         FDRE                                         r  OK_IFAT6/inst/wi01/ep_dataout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.456     0.572 r  OK_IFAT6/inst/wi01/ep_dataout_reg[29]/Q
                         net (fo=5, routed)           1.446     2.019    DAC1/wi01_ep_dataout[29]
    SLICE_X17Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.143 r  DAC1/DAC1_SDI_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.000     2.143    DAC1/DAC1_SDI_OBUF_inst_i_16_n_0
    SLICE_X17Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     2.360 r  DAC1/DAC1_SDI_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.440     2.800    DAC1/DAC1_SDI_OBUF_inst_i_12_n_0
    SLICE_X18Y92         LUT6 (Prop_lut6_I5_O)        0.299     3.099 r  DAC1/DAC1_SDI_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.607     3.706    DAC1/DAC1_SDI_OBUF_inst_i_5_n_0
    SLICE_X18Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.830 r  DAC1/DAC1_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.866     6.695    DAC1_SDI_OBUF
    V14                  OBUF (Prop_obuf_I_O)         4.269    10.964 r  DAC1_SDI_OBUF_inst/O
                         net (fo=0)                   0.000    10.964    DAC1_SDI
    V14                                                               r  DAC1_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi01/ep_dataout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC2_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.694ns  (logic 5.478ns (51.229%)  route 5.216ns (48.771%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.372ns = ( 0.116 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.946     0.116    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X16Y97         FDRE                                         r  OK_IFAT6/inst/wi01/ep_dataout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y97         FDRE (Prop_fdre_C_Q)         0.518     0.634 r  OK_IFAT6/inst/wi01/ep_dataout_reg[21]/Q
                         net (fo=5, routed)           1.448     2.083    DAC2/wi01_ep_dataout[21]
    SLICE_X17Y92         LUT6 (Prop_lut6_I1_O)        0.124     2.207 r  DAC2/DAC2_SDI_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000     2.207    DAC2/DAC2_SDI_OBUF_inst_i_9_n_0
    SLICE_X17Y92         MUXF7 (Prop_muxf7_I0_O)      0.238     2.445 r  DAC2/DAC2_SDI_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.990     3.435    DAC2/DAC2_SDI_OBUF_inst_i_3_n_0
    SLICE_X16Y93         LUT6 (Prop_lut6_I1_O)        0.298     3.733 r  DAC2/DAC2_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.777     6.510    DAC2_SDI_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         4.300    10.810 r  DAC2_SDI_OBUF_inst/O
                         net (fo=0)                   0.000    10.810    DAC2_SDI
    AA13                                                              r  DAC2_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OK_IFAT6/inst/wi01/ep_dataout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC5_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.559ns  (logic 3.341ns (73.279%)  route 1.218ns (26.721%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.633ns = ( 0.855 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.693     0.855    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X17Y95         FDRE                                         r  OK_IFAT6/inst/wi01/ep_dataout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDRE (Prop_fdre_C_Q)         0.141     0.996 r  OK_IFAT6/inst/wi01/ep_dataout_reg[16]/Q
                         net (fo=5, routed)           0.077     1.073    DAC5/wi01_ep_dataout[16]
    SLICE_X16Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.118 r  DAC5/DAC5_SDI_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     1.118    DAC5/DAC5_SDI_OBUF_inst_i_10_n_0
    SLICE_X16Y95         MUXF7 (Prop_muxf7_I1_O)      0.075     1.193 r  DAC5/DAC5_SDI_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.265     1.458    DAC5/DAC5_SDI_OBUF_inst_i_3_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I1_O)        0.108     1.566 r  DAC5/DAC5_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.876     2.442    DAC5_SDI_OBUF
    AA16                 OBUF (Prop_obuf_I_O)         2.972     5.413 r  DAC5_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     5.413    DAC5_SDI
    AA16                                                              r  DAC5_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi01/ep_dataout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC4_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.620ns  (logic 3.331ns (72.092%)  route 1.289ns (27.908%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.633ns = ( 0.855 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.693     0.855    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X18Y95         FDRE                                         r  OK_IFAT6/inst/wi01/ep_dataout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y95         FDRE (Prop_fdre_C_Q)         0.164     1.019 r  OK_IFAT6/inst/wi01/ep_dataout_reg[24]/Q
                         net (fo=5, routed)           0.176     1.194    DAC4/wi01_ep_dataout[24]
    SLICE_X16Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.239 r  DAC4/DAC4_SDI_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000     1.239    DAC4/DAC4_SDI_OBUF_inst_i_7_n_0
    SLICE_X16Y93         MUXF7 (Prop_muxf7_I0_O)      0.062     1.301 r  DAC4/DAC4_SDI_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.113     1.414    DAC4/DAC4_SDI_OBUF_inst_i_2_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.108     1.522 r  DAC4/DAC4_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.001     2.523    DAC4_SDI_OBUF
    T15                  OBUF (Prop_obuf_I_O)         2.952     5.475 r  DAC4_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     5.475    DAC4_SDI
    T15                                                               r  DAC4_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi01/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.633ns  (logic 3.311ns (71.470%)  route 1.322ns (28.530%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.634ns = ( 0.854 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.692     0.854    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X17Y91         FDRE                                         r  OK_IFAT6/inst/wi01/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y91         FDRE (Prop_fdre_C_Q)         0.141     0.995 r  OK_IFAT6/inst/wi01/ep_dataout_reg[0]/Q
                         net (fo=5, routed)           0.157     1.151    DAC1/wi01_ep_dataout[0]
    SLICE_X18Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.196 r  DAC1/DAC1_SDI_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000     1.196    DAC1/DAC1_SDI_OBUF_inst_i_9_n_0
    SLICE_X18Y92         MUXF7 (Prop_muxf7_I0_O)      0.062     1.258 r  DAC1/DAC1_SDI_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.192     1.450    DAC1/DAC1_SDI_OBUF_inst_i_3_n_0
    SLICE_X18Y91         LUT6 (Prop_lut6_I1_O)        0.108     1.558 r  DAC1/DAC1_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.974     2.532    DAC1_SDI_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.955     5.487 r  DAC1_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     5.487    DAC1_SDI
    V14                                                               r  DAC1_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi01/ep_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.678ns  (logic 3.333ns (71.258%)  route 1.344ns (28.742%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.633ns = ( 0.855 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.693     0.855    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X17Y95         FDRE                                         r  OK_IFAT6/inst/wi01/ep_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDRE (Prop_fdre_C_Q)         0.141     0.996 r  OK_IFAT6/inst/wi01/ep_dataout_reg[19]/Q
                         net (fo=5, routed)           0.092     1.087    DAC3/wi01_ep_dataout[19]
    SLICE_X16Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.132 r  DAC3/DAC3_SDI_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     1.132    DAC3/DAC3_SDI_OBUF_inst_i_10_n_0
    SLICE_X16Y95         MUXF7 (Prop_muxf7_I1_O)      0.064     1.196 r  DAC3/DAC3_SDI_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.117     1.313    DAC3/DAC3_SDI_OBUF_inst_i_3_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I1_O)        0.108     1.421 r  DAC3/DAC3_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.136     2.557    DAC3_SDI_OBUF
    AA15                 OBUF (Prop_obuf_I_O)         2.975     5.532 r  DAC3_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     5.532    DAC3_SDI
    AA15                                                              r  DAC3_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi01/ep_dataout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC2_SDI
                            (output port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.694ns  (logic 3.366ns (71.694%)  route 1.329ns (28.306%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.633ns = ( 0.855 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        0.693     0.855    OK_IFAT6/inst/wi01/okHE[40]
    SLICE_X16Y96         FDRE                                         r  OK_IFAT6/inst/wi01/ep_dataout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y96         FDRE (Prop_fdre_C_Q)         0.164     1.019 r  OK_IFAT6/inst/wi01/ep_dataout_reg[27]/Q
                         net (fo=5, routed)           0.141     1.160    DAC2/wi01_ep_dataout[27]
    SLICE_X17Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.205 r  DAC2/DAC2_SDI_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000     1.205    DAC2/DAC2_SDI_OBUF_inst_i_7_n_0
    SLICE_X17Y95         MUXF7 (Prop_muxf7_I0_O)      0.062     1.267 r  DAC2/DAC2_SDI_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.323     1.590    DAC2/DAC2_SDI_OBUF_inst_i_2_n_0
    SLICE_X16Y93         LUT6 (Prop_lut6_I0_O)        0.108     1.698 r  DAC2/DAC2_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.864     2.562    DAC2_SDI_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         2.987     5.549 r  DAC2_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     5.549    DAC2_SDI
    AA13                                                              r  DAC2_SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  clk_out1_clk_wiz_0

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3/i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.166ns  (logic 0.456ns (21.050%)  route 1.710ns (78.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns
    Source Clock Delay      (SCD):    -1.375ns = ( 0.113 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.943     0.113    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X21Y92         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_fdre_C_Q)         0.456     0.569 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          1.710     2.280    DAC3/AR[0]
    SLICE_X13Y95         FDCE                                         f  DAC3/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.818    -1.972    DAC3/clk_out1
    SLICE_X13Y95         FDCE                                         r  DAC3/i_reg[1]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3/i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.166ns  (logic 0.456ns (21.050%)  route 1.710ns (78.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns
    Source Clock Delay      (SCD):    -1.375ns = ( 0.113 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.943     0.113    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X21Y92         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_fdre_C_Q)         0.456     0.569 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          1.710     2.280    DAC3/AR[0]
    SLICE_X13Y95         FDCE                                         f  DAC3/i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.818    -1.972    DAC3/clk_out1
    SLICE_X13Y95         FDCE                                         r  DAC3/i_reg[4]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC5/FSM_onehot_pr_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.032ns  (logic 0.456ns (22.439%)  route 1.576ns (77.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns
    Source Clock Delay      (SCD):    -1.375ns = ( 0.113 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.943     0.113    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X21Y92         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_fdre_C_Q)         0.456     0.569 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          1.576     2.146    DAC5/wi00_ep_dataout[0]
    SLICE_X12Y91         FDPE                                         f  DAC5/FSM_onehot_pr_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.817    -1.973    DAC5/clk_out1
    SLICE_X12Y91         FDPE                                         r  DAC5/FSM_onehot_pr_state_reg[0]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC5/FSM_onehot_pr_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.032ns  (logic 0.456ns (22.439%)  route 1.576ns (77.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns
    Source Clock Delay      (SCD):    -1.375ns = ( 0.113 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.943     0.113    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X21Y92         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_fdre_C_Q)         0.456     0.569 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          1.576     2.146    DAC5/wi00_ep_dataout[0]
    SLICE_X12Y91         FDCE                                         f  DAC5/FSM_onehot_pr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.817    -1.973    DAC5/clk_out1
    SLICE_X12Y91         FDCE                                         r  DAC5/FSM_onehot_pr_state_reg[2]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC5/FSM_onehot_pr_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.032ns  (logic 0.456ns (22.439%)  route 1.576ns (77.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns
    Source Clock Delay      (SCD):    -1.375ns = ( 0.113 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.943     0.113    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X21Y92         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_fdre_C_Q)         0.456     0.569 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          1.576     2.146    DAC5/wi00_ep_dataout[0]
    SLICE_X12Y91         FDCE                                         f  DAC5/FSM_onehot_pr_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.817    -1.973    DAC5/clk_out1
    SLICE_X12Y91         FDCE                                         r  DAC5/FSM_onehot_pr_state_reg[3]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3/i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.788ns  (logic 0.456ns (25.499%)  route 1.332ns (74.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns
    Source Clock Delay      (SCD):    -1.375ns = ( 0.113 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.943     0.113    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X21Y92         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_fdre_C_Q)         0.456     0.569 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          1.332     1.902    DAC3/AR[0]
    SLICE_X14Y95         FDCE                                         f  DAC3/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.818    -1.972    DAC3/clk_out1
    SLICE_X14Y95         FDCE                                         r  DAC3/i_reg[0]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1/FSM_onehot_pr_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.725ns  (logic 0.456ns (26.441%)  route 1.269ns (73.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns
    Source Clock Delay      (SCD):    -1.375ns = ( 0.113 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.943     0.113    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X21Y92         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_fdre_C_Q)         0.456     0.569 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          1.269     1.838    DAC1/AR[0]
    SLICE_X15Y91         FDPE                                         f  DAC1/FSM_onehot_pr_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.817    -1.973    DAC1/clk_out1
    SLICE_X15Y91         FDPE                                         r  DAC1/FSM_onehot_pr_state_reg[0]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1/FSM_onehot_pr_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.725ns  (logic 0.456ns (26.441%)  route 1.269ns (73.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns
    Source Clock Delay      (SCD):    -1.375ns = ( 0.113 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.943     0.113    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X21Y92         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_fdre_C_Q)         0.456     0.569 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          1.269     1.838    DAC1/AR[0]
    SLICE_X15Y91         FDCE                                         f  DAC1/FSM_onehot_pr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.817    -1.973    DAC1/clk_out1
    SLICE_X15Y91         FDCE                                         r  DAC1/FSM_onehot_pr_state_reg[2]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1/FSM_onehot_pr_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.725ns  (logic 0.456ns (26.441%)  route 1.269ns (73.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns
    Source Clock Delay      (SCD):    -1.375ns = ( 0.113 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.943     0.113    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X21Y92         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_fdre_C_Q)         0.456     0.569 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          1.269     1.838    DAC1/AR[0]
    SLICE_X15Y91         FDCE                                         f  DAC1/FSM_onehot_pr_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.817    -1.973    DAC1/clk_out1
    SLICE_X15Y91         FDCE                                         r  DAC1/FSM_onehot_pr_state_reg[3]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC4/FSM_onehot_pr_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.725ns  (logic 0.456ns (26.441%)  route 1.269ns (73.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns
    Source Clock Delay      (SCD):    -1.375ns = ( 0.113 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.943     0.113    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X21Y92         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_fdre_C_Q)         0.456     0.569 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          1.269     1.838    DAC4/wi00_ep_dataout[0]
    SLICE_X14Y91         FDPE                                         f  DAC4/FSM_onehot_pr_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.817    -1.973    DAC4/clk_out1
    SLICE_X14Y91         FDPE                                         r  DAC4/FSM_onehot_pr_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.695ns  (logic 0.367ns (52.785%)  route 0.328ns (47.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    -2.042ns = ( -0.554 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.814    -0.554    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X15Y87         FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDRE (Prop_fdre_C_Q)         0.367    -0.187 r  OK_IFAT6/inst/ti40/eptrig_reg[3]/Q
                         net (fo=2, routed)           0.328     0.141    OK_IFAT6/inst/ti40/eptrig[3]
    SLICE_X14Y87         FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.941    -1.401    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X14Y87         FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[3]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.695ns  (logic 0.367ns (52.785%)  route 0.328ns (47.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.400ns
    Source Clock Delay      (SCD):    -2.041ns = ( -0.553 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.815    -0.553    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X17Y88         FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDRE (Prop_fdre_C_Q)         0.367    -0.186 r  OK_IFAT6/inst/ti40/eptrig_reg[0]/Q
                         net (fo=2, routed)           0.328     0.142    OK_IFAT6/inst/ti40/eptrig[0]
    SLICE_X16Y88         FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.942    -1.400    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X16Y88         FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[0]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.900ns  (logic 0.418ns (46.461%)  route 0.482ns (53.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.399ns
    Source Clock Delay      (SCD):    -2.040ns = ( -0.552 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.816    -0.552    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X12Y89         FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.418    -0.134 r  OK_IFAT6/inst/ti40/eptrig_reg[1]/Q
                         net (fo=2, routed)           0.482     0.348    OK_IFAT6/inst/ti40/eptrig[1]
    SLICE_X13Y89         FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.943    -1.399    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X13Y89         FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[1]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.900ns  (logic 0.418ns (46.461%)  route 0.482ns (53.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.397ns
    Source Clock Delay      (SCD):    -2.039ns = ( -0.551 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.817    -0.551    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X10Y89         FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.418    -0.133 r  OK_IFAT6/inst/ti40/eptrig_reg[4]/Q
                         net (fo=2, routed)           0.482     0.349    OK_IFAT6/inst/ti40/eptrig[4]
    SLICE_X11Y89         FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.945    -1.397    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X11Y89         FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[4]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/ti40/eptrig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            OK_IFAT6/inst/ti40/trigff0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.418ns (46.374%)  route 0.483ns (53.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.395ns
    Source Clock Delay      (SCD):    -2.037ns = ( -0.549 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.819    -0.549    OK_IFAT6/inst/ti40/okHE[40]
    SLICE_X10Y93         FDRE                                         r  OK_IFAT6/inst/ti40/eptrig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.418    -0.131 r  OK_IFAT6/inst/ti40/eptrig_reg[2]/Q
                         net (fo=2, routed)           0.483     0.352    OK_IFAT6/inst/ti40/eptrig[2]
    SLICE_X11Y93         FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.947    -1.395    OK_IFAT6/inst/ti40/ep_clk
    SLICE_X11Y93         FDCE                                         r  OK_IFAT6/inst/ti40/trigff0_reg[2]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1/i_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.928ns  (logic 0.367ns (39.562%)  route 0.561ns (60.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    -2.040ns = ( -0.552 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.816    -0.552    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X21Y92         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_fdre_C_Q)         0.367    -0.185 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          0.561     0.376    DAC1/AR[0]
    SLICE_X18Y91         FDCE                                         f  DAC1/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.944    -1.398    DAC1/clk_out1
    SLICE_X18Y91         FDCE                                         r  DAC1/i_reg[1]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1/i_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.928ns  (logic 0.367ns (39.562%)  route 0.561ns (60.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    -2.040ns = ( -0.552 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.816    -0.552    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X21Y92         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_fdre_C_Q)         0.367    -0.185 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          0.561     0.376    DAC1/AR[0]
    SLICE_X18Y91         FDCE                                         f  DAC1/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.944    -1.398    DAC1/clk_out1
    SLICE_X18Y91         FDCE                                         r  DAC1/i_reg[2]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1/i_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.928ns  (logic 0.367ns (39.562%)  route 0.561ns (60.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    -2.040ns = ( -0.552 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.816    -0.552    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X21Y92         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_fdre_C_Q)         0.367    -0.185 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          0.561     0.376    DAC1/AR[0]
    SLICE_X18Y91         FDCE                                         f  DAC1/i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.944    -1.398    DAC1/clk_out1
    SLICE_X18Y91         FDCE                                         r  DAC1/i_reg[3]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1/i_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.928ns  (logic 0.367ns (39.562%)  route 0.561ns (60.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    -2.040ns = ( -0.552 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.816    -0.552    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X21Y92         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_fdre_C_Q)         0.367    -0.185 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          0.561     0.376    DAC1/AR[0]
    SLICE_X18Y91         FDCE                                         f  DAC1/i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.944    -1.398    DAC1/clk_out1
    SLICE_X18Y91         FDCE                                         r  DAC1/i_reg[4]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC4/i_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.968ns  (logic 0.367ns (37.922%)  route 0.601ns (62.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    -2.040ns = ( -0.552 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.816    -0.552    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X21Y92         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_fdre_C_Q)         0.367    -0.185 f  OK_IFAT6/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=45, routed)          0.601     0.416    DAC4/wi00_ep_dataout[0]
    SLICE_X14Y92         FDCE                                         f  DAC4/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.944    -1.398    DAC4/clk_out1
    SLICE_X14Y92         FDCE                                         r  DAC4/i_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  clk_out2_clk_wiz_0

Max Delay           522 Endpoints
Min Delay           522 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.053ns  (logic 0.518ns (16.965%)  route 2.535ns (83.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    -1.645ns = ( -0.157 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.673    -0.157    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y100        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.518     0.361 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=140, routed)         2.535     2.897    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X49Y93         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.716    -2.074    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X49Y93         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.635ns  (logic 0.456ns (27.890%)  route 1.179ns (72.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    -1.474ns = ( 0.014 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.844     0.014    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X43Y95         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     0.470 r  OK_IFAT6/inst/wi00/ep_dataout_reg[3]/Q
                         net (fo=5, routed)           1.179     1.649    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X49Y95         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.716    -2.074    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X49Y95         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.955ns  (logic 0.518ns (6.511%)  route 7.437ns (93.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    -1.473ns = ( 0.015 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.845     0.015    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X46Y93         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     0.533 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=113, routed)         7.437     7.971    ADC/wi00_ep_dataout[0]
    SLICE_X161Y112       FDCE                                         f  ADC/ADC_OUT_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.709    -2.081    ADC/clk_out2
    SLICE_X161Y112       FDCE                                         r  ADC/ADC_OUT_reg_reg[29]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.955ns  (logic 0.518ns (6.511%)  route 7.437ns (93.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    -1.473ns = ( 0.015 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.845     0.015    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X46Y93         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     0.533 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=113, routed)         7.437     7.971    ADC/wi00_ep_dataout[0]
    SLICE_X161Y112       FDCE                                         f  ADC/ADC_OUT_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.709    -2.081    ADC/clk_out2
    SLICE_X161Y112       FDCE                                         r  ADC/ADC_OUT_reg_reg[30]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.955ns  (logic 0.518ns (6.511%)  route 7.437ns (93.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    -1.473ns = ( 0.015 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.845     0.015    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X46Y93         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     0.533 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=113, routed)         7.437     7.971    ADC/wi00_ep_dataout[0]
    SLICE_X161Y112       FDCE                                         f  ADC/ADC_OUT_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.709    -2.081    ADC/clk_out2
    SLICE_X161Y112       FDCE                                         r  ADC/ADC_OUT_reg_reg[31]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.817ns  (logic 0.518ns (6.627%)  route 7.299ns (93.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    -1.473ns = ( 0.015 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.845     0.015    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X46Y93         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     0.533 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=113, routed)         7.299     7.832    ADC/wi00_ep_dataout[0]
    SLICE_X161Y111       FDCE                                         f  ADC/ADC_OUT_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.710    -2.080    ADC/clk_out2
    SLICE_X161Y111       FDCE                                         r  ADC/ADC_OUT_reg_reg[25]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.817ns  (logic 0.518ns (6.627%)  route 7.299ns (93.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    -1.473ns = ( 0.015 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.845     0.015    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X46Y93         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     0.533 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=113, routed)         7.299     7.832    ADC/wi00_ep_dataout[0]
    SLICE_X161Y111       FDCE                                         f  ADC/ADC_OUT_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.710    -2.080    ADC/clk_out2
    SLICE_X161Y111       FDCE                                         r  ADC/ADC_OUT_reg_reg[26]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 0.518ns (6.722%)  route 7.188ns (93.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    -1.473ns = ( 0.015 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.845     0.015    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X46Y93         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     0.533 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=113, routed)         7.188     7.721    ADC/wi00_ep_dataout[0]
    SLICE_X161Y107       FDCE                                         f  ADC/ADC_OUT_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.712    -2.078    ADC/clk_out2
    SLICE_X161Y107       FDCE                                         r  ADC/ADC_OUT_reg_reg[16]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 0.518ns (6.722%)  route 7.188ns (93.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    -1.473ns = ( 0.015 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.845     0.015    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X46Y93         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     0.533 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=113, routed)         7.188     7.721    ADC/wi00_ep_dataout[0]
    SLICE_X161Y107       FDCE                                         f  ADC/ADC_OUT_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.712    -2.078    ADC/clk_out2
    SLICE_X161Y107       FDCE                                         r  ADC/ADC_OUT_reg_reg[17]/C

Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC/ADC_OUT_reg_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 0.518ns (6.722%)  route 7.188ns (93.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    -1.473ns = ( 0.015 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.845     0.015    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X46Y93         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     0.533 f  OK_IFAT6/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=113, routed)         7.188     7.721    ADC/wi00_ep_dataout[0]
    SLICE_X161Y107       FDCE                                         f  ADC/ADC_OUT_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.712    -2.078    ADC/clk_out2
    SLICE_X161Y107       FDCE                                         r  ADC/ADC_OUT_reg_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.770ns  (logic 0.385ns (49.997%)  route 0.385ns (50.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.669ns
    Source Clock Delay      (SCD):    -2.304ns = ( -0.816 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.552    -0.816    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y102        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.385    -0.431 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.385    -0.046    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X46Y102        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.673    -1.669    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y102        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.785ns  (logic 0.367ns (46.724%)  route 0.418ns (53.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.669ns
    Source Clock Delay      (SCD):    -2.304ns = ( -0.816 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.552    -0.816    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X47Y102        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.367    -0.449 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.418    -0.030    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[14]
    SLICE_X46Y101        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.673    -1.669    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y101        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.418ns (52.691%)  route 0.375ns (47.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.669ns
    Source Clock Delay      (SCD):    -2.304ns = ( -0.816 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.552    -0.816    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y102        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.418    -0.398 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.375    -0.022    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X44Y101        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.673    -1.669    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y101        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.826ns  (logic 0.418ns (50.634%)  route 0.408ns (49.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.669ns
    Source Clock Delay      (SCD):    -2.304ns = ( -0.816 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.552    -0.816    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y102        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.418    -0.398 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.408     0.010    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X44Y101        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.673    -1.669    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y101        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.841ns  (logic 0.337ns (40.080%)  route 0.504ns (59.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.669ns
    Source Clock Delay      (SCD):    -2.304ns = ( -0.816 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.552    -0.816    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X47Y102        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.337    -0.479 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.504     0.025    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[15]
    SLICE_X46Y102        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.673    -1.669    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y102        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.337ns (39.140%)  route 0.524ns (60.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.669ns
    Source Clock Delay      (SCD):    -2.304ns = ( -0.816 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.552    -0.816    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X47Y101        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.337    -0.479 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.524     0.045    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X46Y101        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.673    -1.669    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y101        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.367ns (42.616%)  route 0.494ns (57.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.669ns
    Source Clock Delay      (SCD):    -2.304ns = ( -0.816 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.552    -0.816    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X47Y102        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.367    -0.449 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[16]/Q
                         net (fo=1, routed)           0.494     0.046    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[16]
    SLICE_X46Y102        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.673    -1.669    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y102        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.385ns (44.234%)  route 0.485ns (55.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.669ns
    Source Clock Delay      (SCD):    -2.304ns = ( -0.816 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.552    -0.816    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y100        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.385    -0.431 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.485     0.055    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X44Y101        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.673    -1.669    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y101        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.385ns (50.721%)  route 0.374ns (49.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    -2.140ns = ( -0.652 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.716    -0.652    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y95         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.385    -0.267 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.374     0.107    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X48Y95         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.845    -1.497    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y95         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.761ns  (logic 0.385ns (50.607%)  route 0.376ns (49.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    -2.140ns = ( -0.652 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.716    -0.652    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y95         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.385    -0.267 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.376     0.109    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.845    -1.497    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  mmcm0_clk0

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.244ns  (logic 0.518ns (23.082%)  route 1.726ns (76.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( -0.654 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.845    -1.497    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y93         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.979 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=145, routed)         1.726     0.747    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X42Y91         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.714    -0.654    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X42Y91         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 ADC/ADC_OUT_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            OK_IFAT6/inst/wo20/wirehold_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.823ns  (logic 0.456ns (5.829%)  route 7.367ns (94.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( -0.556 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.828    -1.514    ADC/clk_out2
    SLICE_X161Y112       FDCE                                         r  ADC/ADC_OUT_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y112       FDCE (Prop_fdce_C_Q)         0.456    -1.058 r  ADC/ADC_OUT_reg_reg[31]/Q
                         net (fo=6, routed)           7.367     6.309    OK_IFAT6/inst/wo20/ep_datain[31]
    SLICE_X21Y85         FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.812    -0.556    OK_IFAT6/inst/wo20/okHE[40]
    SLICE_X21Y85         FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[31]/C

Slack:                    inf
  Source:                 ADC/ADC_OUT_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            OK_IFAT6/inst/wo20/wirehold_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.468ns  (logic 0.456ns (6.106%)  route 7.012ns (93.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( -0.827 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.831    -1.511    ADC/clk_out2
    SLICE_X161Y107       FDCE                                         r  ADC/ADC_OUT_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDCE (Prop_fdce_C_Q)         0.456    -1.055 r  ADC/ADC_OUT_reg_reg[16]/Q
                         net (fo=34, routed)          7.012     5.957    OK_IFAT6/inst/wo20/ep_datain[16]
    SLICE_X48Y118        FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.541    -0.827    OK_IFAT6/inst/wo20/okHE[40]
    SLICE_X48Y118        FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[16]/C

Slack:                    inf
  Source:                 ADC/ADC_OUT_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            OK_IFAT6/inst/wo20/wirehold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.267ns  (logic 0.456ns (6.275%)  route 6.811ns (93.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.146ns = ( -0.658 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.832    -1.510    ADC/clk_out2
    SLICE_X161Y105       FDCE                                         r  ADC/ADC_OUT_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y105       FDCE (Prop_fdce_C_Q)         0.456    -1.054 r  ADC/ADC_OUT_reg_reg[5]/Q
                         net (fo=34, routed)          6.811     5.757    OK_IFAT6/inst/wo20/ep_datain[5]
    SLICE_X62Y93         FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.710    -0.658    OK_IFAT6/inst/wo20/okHE[40]
    SLICE_X62Y93         FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[5]/C

Slack:                    inf
  Source:                 ADC/ADC_OUT_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            OK_IFAT6/inst/wo20/wirehold_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.181ns  (logic 0.456ns (6.350%)  route 6.725ns (93.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.310ns = ( -0.822 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.832    -1.510    ADC/clk_out2
    SLICE_X161Y106       FDCE                                         r  ADC/ADC_OUT_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y106       FDCE (Prop_fdce_C_Q)         0.456    -1.054 r  ADC/ADC_OUT_reg_reg[13]/Q
                         net (fo=34, routed)          6.725     5.671    OK_IFAT6/inst/wo20/ep_datain[13]
    SLICE_X48Y113        FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.546    -0.822    OK_IFAT6/inst/wo20/okHE[40]
    SLICE_X48Y113        FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[13]/C

Slack:                    inf
  Source:                 ADC/ADC_OUT_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            OK_IFAT6/inst/wo20/wirehold_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.177ns  (logic 0.456ns (6.354%)  route 6.721ns (93.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( -0.557 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.831    -1.511    ADC/clk_out2
    SLICE_X161Y108       FDCE                                         r  ADC/ADC_OUT_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y108       FDCE (Prop_fdce_C_Q)         0.456    -1.055 r  ADC/ADC_OUT_reg_reg[22]/Q
                         net (fo=34, routed)          6.721     5.665    OK_IFAT6/inst/wo20/ep_datain[22]
    SLICE_X26Y97         FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.811    -0.557    OK_IFAT6/inst/wo20/okHE[40]
    SLICE_X26Y97         FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[22]/C

Slack:                    inf
  Source:                 ADC/ADC_OUT_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            OK_IFAT6/inst/wo20/wirehold_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.157ns  (logic 0.456ns (6.371%)  route 6.701ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.208ns = ( -0.720 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.831    -1.511    ADC/clk_out2
    SLICE_X161Y108       FDCE                                         r  ADC/ADC_OUT_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y108       FDCE (Prop_fdce_C_Q)         0.456    -1.055 r  ADC/ADC_OUT_reg_reg[20]/Q
                         net (fo=34, routed)          6.701     5.646    OK_IFAT6/inst/wo20/ep_datain[20]
    SLICE_X22Y105        FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.648    -0.720    OK_IFAT6/inst/wo20/okHE[40]
    SLICE_X22Y105        FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[20]/C

Slack:                    inf
  Source:                 ADC/ADC_OUT_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            OK_IFAT6/inst/wo20/wirehold_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.110ns  (logic 0.456ns (6.413%)  route 6.654ns (93.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.216ns = ( -0.728 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.830    -1.512    ADC/clk_out2
    SLICE_X161Y110       FDCE                                         r  ADC/ADC_OUT_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y110       FDCE (Prop_fdce_C_Q)         0.456    -1.056 r  ADC/ADC_OUT_reg_reg[24]/Q
                         net (fo=34, routed)          6.654     5.598    OK_IFAT6/inst/wo20/ep_datain[24]
    SLICE_X21Y118        FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.640    -0.728    OK_IFAT6/inst/wo20/okHE[40]
    SLICE_X21Y118        FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[24]/C

Slack:                    inf
  Source:                 ADC/ADC_OUT_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            OK_IFAT6/inst/wo20/wirehold_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.045ns  (logic 0.456ns (6.473%)  route 6.589ns (93.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.216ns = ( -0.728 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.831    -1.511    ADC/clk_out2
    SLICE_X161Y108       FDCE                                         r  ADC/ADC_OUT_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y108       FDCE (Prop_fdce_C_Q)         0.456    -1.055 r  ADC/ADC_OUT_reg_reg[21]/Q
                         net (fo=34, routed)          6.589     5.534    OK_IFAT6/inst/wo20/ep_datain[21]
    SLICE_X21Y118        FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.640    -0.728    OK_IFAT6/inst/wo20/okHE[40]
    SLICE_X21Y118        FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[21]/C

Slack:                    inf
  Source:                 ADC/ADC_OUT_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            OK_IFAT6/inst/wo20/wirehold_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.974ns  (logic 0.456ns (6.538%)  route 6.518ns (93.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( -0.556 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.830    -1.512    ADC/clk_out2
    SLICE_X161Y110       FDCE                                         r  ADC/ADC_OUT_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y110       FDCE (Prop_fdce_C_Q)         0.456    -1.056 r  ADC/ADC_OUT_reg_reg[28]/Q
                         net (fo=6, routed)           6.518     5.462    OK_IFAT6/inst/wo20/ep_datain[28]
    SLICE_X21Y85         FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.812    -0.556    OK_IFAT6/inst/wo20/okHE[40]
    SLICE_X21Y85         FDRE                                         r  OK_IFAT6/inst/wo20/wirehold_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.761ns  (logic 0.385ns (50.592%)  route 0.376ns (49.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 0.014 - 1.488 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.715    -2.075    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.385    -1.690 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.376    -1.314    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X42Y93         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.844     0.014    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y93         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.385ns (50.308%)  route 0.380ns (49.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 0.015 - 1.488 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.715    -2.075    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.385    -1.690 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.380    -1.310    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X42Y97         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.845     0.015    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y97         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.792ns  (logic 0.418ns (52.757%)  route 0.374ns (47.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 0.014 - 1.488 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.715    -2.075    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.418    -1.657 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.374    -1.283    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X42Y93         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.844     0.014    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y93         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.968ns  (logic 0.367ns (37.921%)  route 0.601ns (62.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( -0.158 - 1.488 ) 
    Source Clock Delay      (SCD):    -2.239ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.551    -2.239    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X43Y100        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.367    -1.872 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[16]/Q
                         net (fo=1, routed)           0.601    -1.271    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[16]
    SLICE_X42Y100        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.672    -0.158    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y100        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.844ns  (logic 0.418ns (49.499%)  route 0.426ns (50.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 0.015 - 1.488 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.715    -2.075    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.418    -1.657 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.426    -1.231    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X44Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.845     0.015    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.871ns  (logic 0.418ns (48.010%)  route 0.453ns (51.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 0.015 - 1.488 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.716    -2.074    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y98         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.418    -1.656 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.453    -1.204    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X42Y97         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.845     0.015    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y97         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.880ns  (logic 0.385ns (43.768%)  route 0.495ns (56.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 0.014 - 1.488 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.715    -2.075    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.385    -1.690 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.495    -1.196    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X43Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.844     0.014    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.883ns  (logic 0.385ns (43.616%)  route 0.498ns (56.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 0.014 - 1.488 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.715    -2.075    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X44Y92         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.385    -1.690 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.498    -1.193    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X45Y92         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.844     0.014    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y92         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.908ns  (logic 0.418ns (46.027%)  route 0.490ns (53.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 0.014 - 1.488 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.715    -2.075    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.418    -1.657 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.490    -1.167    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X42Y93         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.844     0.014    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y93         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.936ns  (logic 0.418ns (44.659%)  route 0.518ns (55.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 0.014 - 1.488 ) 
    Source Clock Delay      (SCD):    -2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         1.715    -2.075    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.418    -1.657 r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.518    -1.139    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X43Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.844     0.014    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y94         FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.125ns  (logic 0.456ns (40.539%)  route 0.669ns (59.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( -0.816 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.474ns = ( 0.014 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.844     0.014    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X43Y95         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     0.470 r  OK_IFAT6/inst/wi00/ep_dataout_reg[3]/Q
                         net (fo=5, routed)           0.669     1.139    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X45Y100        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.552    -0.816    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X45Y100        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OK_IFAT6/inst/wi00/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.933ns  (logic 0.367ns (39.342%)  route 0.566ns (60.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( -0.157 - 1.488 ) 
    Source Clock Delay      (SCD):    -2.141ns = ( -0.653 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.715    -0.653    OK_IFAT6/inst/wi00/okHE[40]
    SLICE_X43Y95         FDRE                                         r  OK_IFAT6/inst/wi00/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.367    -0.286 r  OK_IFAT6/inst/wi00/ep_dataout_reg[3]/Q
                         net (fo=5, routed)           0.566     0.280    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X45Y100        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    OK_IFAT6/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  OK_IFAT6/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    OK_IFAT6/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  OK_IFAT6/inst/okHI/mmcm0_bufg/O
                         net (fo=1780, routed)        1.673    -0.157    ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X45Y100        FDRE                                         r  ADC_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  okUH0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DAC4/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC4_SDI
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.409ns  (logic 5.643ns (49.462%)  route 5.766ns (50.538%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.944    -1.398    DAC4/clk_out1
    SLICE_X14Y92         FDCE                                         r  DAC4/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.880 r  DAC4/i_reg[2]/Q
                         net (fo=8, routed)           0.786    -0.095    DAC4/i_reg[2]
    SLICE_X16Y92         LUT3 (Prop_lut3_I0_O)        0.124     0.029 r  DAC4/DAC4_SDI_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.357     0.387    DAC4/DAC4_SDI_OBUF_inst_i_6_n_0
    SLICE_X16Y94         MUXF7 (Prop_muxf7_S_O)       0.314     0.701 r  DAC4/DAC4_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.568     1.268    DAC4/DAC4_SDI_OBUF_inst_i_11_n_0
    SLICE_X16Y92         LUT6 (Prop_lut6_I4_O)        0.298     1.566 r  DAC4/DAC4_SDI_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.013     2.580    DAC4/DAC4_SDI_OBUF_inst_i_5_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I5_O)        0.124     2.704 r  DAC4/DAC4_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.042     5.745    DAC4_SDI_OBUF
    T15                  OBUF (Prop_obuf_I_O)         4.265    10.010 r  DAC4_SDI_OBUF_inst/O
                         net (fo=0)                   0.000    10.010    DAC4_SDI
    T15                                                               r  DAC4_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC3/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3_SDI
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.373ns  (logic 5.644ns (49.626%)  route 5.729ns (50.374%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.945    -1.397    DAC3/clk_out1
    SLICE_X14Y94         FDCE                                         r  DAC3/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.879 r  DAC3/i_reg[2]/Q
                         net (fo=8, routed)           0.772    -0.107    DAC3/i_reg[2]
    SLICE_X14Y95         LUT3 (Prop_lut3_I0_O)        0.124     0.017 r  DAC3/DAC3_SDI_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.563     0.580    DAC3/DAC3_SDI_OBUF_inst_i_6_n_0
    SLICE_X16Y94         MUXF7 (Prop_muxf7_S_O)       0.292     0.872 r  DAC3/DAC3_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.642     1.514    DAC3/DAC3_SDI_OBUF_inst_i_11_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I4_O)        0.297     1.811 r  DAC3/DAC3_SDI_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.426     2.237    DAC3/DAC3_SDI_OBUF_inst_i_5_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I5_O)        0.124     2.361 r  DAC3/DAC3_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.326     5.687    DAC3_SDI_OBUF
    AA15                 OBUF (Prop_obuf_I_O)         4.289     9.975 r  DAC3_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     9.975    DAC3_SDI
    AA15                                                              r  DAC3_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC1/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC1_SDI
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.972ns  (logic 5.610ns (51.125%)  route 5.363ns (48.875%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.944    -1.398    DAC1/clk_out1
    SLICE_X18Y91         FDCE                                         r  DAC1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.880 r  DAC1/i_reg[2]/Q
                         net (fo=8, routed)           0.896     0.015    DAC1/i_reg[2]
    SLICE_X18Y92         LUT3 (Prop_lut3_I0_O)        0.124     0.139 r  DAC1/DAC1_SDI_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.577     0.716    DAC1/DAC1_SDI_OBUF_inst_i_6_n_0
    SLICE_X17Y92         MUXF7 (Prop_muxf7_S_O)       0.276     0.992 r  DAC1/DAC1_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.418     1.410    DAC1/DAC1_SDI_OBUF_inst_i_11_n_0
    SLICE_X18Y92         LUT6 (Prop_lut6_I4_O)        0.299     1.709 r  DAC1/DAC1_SDI_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.607     2.316    DAC1/DAC1_SDI_OBUF_inst_i_5_n_0
    SLICE_X18Y91         LUT6 (Prop_lut6_I5_O)        0.124     2.440 r  DAC1/DAC1_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.866     5.306    DAC1_SDI_OBUF
    V14                  OBUF (Prop_obuf_I_O)         4.269     9.574 r  DAC1_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     9.574    DAC1_SDI
    V14                                                               r  DAC1_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC5/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5_SDI
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.801ns  (logic 5.583ns (51.693%)  route 5.217ns (48.307%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.945    -1.397    DAC5/clk_out1
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.456    -0.941 r  DAC5/i_reg[0]/Q
                         net (fo=18, routed)          0.651    -0.291    DAC5/i_reg[0]
    SLICE_X13Y94         LUT3 (Prop_lut3_I1_O)        0.124    -0.167 r  DAC5/DAC5_SDI_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.649     0.482    DAC5/DAC5_SDI_OBUF_inst_i_6_n_0
    SLICE_X17Y94         MUXF7 (Prop_muxf7_S_O)       0.296     0.778 r  DAC5/DAC5_SDI_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.953     1.731    DAC5/DAC5_SDI_OBUF_inst_i_11_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I4_O)        0.298     2.029 r  DAC5/DAC5_SDI_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.151     2.180    DAC5/DAC5_SDI_OBUF_inst_i_5_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.304 r  DAC5/DAC5_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.814     5.118    DAC5_SDI_OBUF
    AA16                 OBUF (Prop_obuf_I_O)         4.285     9.403 r  DAC5_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     9.403    DAC5_SDI
    AA16                                                              r  DAC5_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC2/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC2_SDI
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.539ns  (logic 5.474ns (51.943%)  route 5.065ns (48.057%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           7.500ns
  Clock Path Skew:        1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     0.989 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.590 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151    -3.439    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.343 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          1.945    -1.397    DAC2/clk_out1
    SLICE_X15Y93         FDCE                                         r  DAC2/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDCE (Prop_fdce_C_Q)         0.456    -0.941 r  DAC2/i_reg[0]/Q
                         net (fo=18, routed)          0.714    -0.227    DAC2/i_reg[0]
    SLICE_X19Y93         LUT3 (Prop_lut3_I1_O)        0.124    -0.103 r  DAC2/DAC2_SDI_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.584     0.480    DAC2/DAC2_SDI_OBUF_inst_i_6_n_0
    SLICE_X17Y92         MUXF7 (Prop_muxf7_S_O)       0.296     0.776 r  DAC2/DAC2_SDI_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.990     1.766    DAC2/DAC2_SDI_OBUF_inst_i_3_n_0
    SLICE_X16Y93         LUT6 (Prop_lut6_I1_O)        0.298     2.064 r  DAC2/DAC2_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.777     4.842    DAC2_SDI_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         4.300     9.142 r  DAC2_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     9.142    DAC2_SDI
    AA13                                                              r  DAC2_SDI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DAC1/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC1_SDI
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.321ns  (logic 3.202ns (74.107%)  route 1.119ns (25.893%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.692    -0.428    DAC1/clk_out1
    SLICE_X18Y91         FDCE                                         r  DAC1/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y91         FDCE (Prop_fdce_C_Q)         0.148    -0.280 r  DAC1/i_reg[3]/Q
                         net (fo=7, routed)           0.145    -0.134    DAC1/i_reg[3]
    SLICE_X18Y91         LUT6 (Prop_lut6_I3_O)        0.099    -0.035 r  DAC1/DAC1_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.974     0.938    DAC1_SDI_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.955     3.894 r  DAC1_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     3.894    DAC1_SDI
    V14                                                               r  DAC1_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC2/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC2_SDI
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.368ns  (logic 3.241ns (74.196%)  route 1.127ns (25.804%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.693    -0.427    DAC2/clk_out1
    SLICE_X14Y93         FDCE                                         r  DAC2/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.263 f  DAC2/i_reg[2]/Q
                         net (fo=8, routed)           0.138    -0.124    DAC2/i_reg[2]
    SLICE_X15Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.079 r  DAC2/DAC2_SDI_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.124     0.045    DAC2/DAC2_SDI_OBUF_inst_i_4_n_0
    SLICE_X16Y93         LUT6 (Prop_lut6_I4_O)        0.045     0.090 r  DAC2/DAC2_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.864     0.954    DAC2_SDI_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         2.987     3.941 r  DAC2_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     3.941    DAC2_SDI
    AA13                                                              r  DAC2_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC5/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC5_SDI
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.391ns  (logic 3.198ns (72.820%)  route 1.194ns (27.180%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.693    -0.427    DAC5/clk_out1
    SLICE_X13Y93         FDCE                                         r  DAC5/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.128    -0.299 r  DAC5/i_reg[3]/Q
                         net (fo=7, routed)           0.318     0.019    DAC5/i_reg[3]
    SLICE_X13Y94         LUT6 (Prop_lut6_I3_O)        0.098     0.117 r  DAC5/DAC5_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.876     0.993    DAC5_SDI_OBUF
    AA16                 OBUF (Prop_obuf_I_O)         2.972     3.965 r  DAC5_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     3.965    DAC5_SDI
    AA16                                                              r  DAC5_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC4/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC4_SDI
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.417ns  (logic 3.206ns (72.581%)  route 1.211ns (27.419%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.692    -0.428    DAC4/clk_out1
    SLICE_X14Y92         FDCE                                         r  DAC4/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.264 f  DAC4/i_reg[2]/Q
                         net (fo=8, routed)           0.117    -0.146    DAC4/i_reg[2]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.101 r  DAC4/DAC4_SDI_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.093    -0.009    DAC4/DAC4_SDI_OBUF_inst_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I4_O)        0.045     0.036 r  DAC4/DAC4_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.001     1.037    DAC4_SDI_OBUF
    T15                  OBUF (Prop_obuf_I_O)         2.952     3.989 r  DAC4_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     3.989    DAC4_SDI
    T15                                                               r  DAC4_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC3/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC3_SDI
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.640ns  (logic 3.161ns (68.133%)  route 1.479ns (31.867%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.693    -0.427    DAC3/clk_out1
    SLICE_X13Y95         FDCE                                         r  DAC3/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.286 r  DAC3/i_reg[4]/Q
                         net (fo=5, routed)           0.343     0.057    DAC3/i_reg[4]
    SLICE_X14Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.102 r  DAC3/DAC3_SDI_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.136     1.238    DAC3_SDI_OBUF
    AA15                 OBUF (Prop_obuf_I_O)         2.975     4.213 r  DAC3_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     4.213    DAC3_SDI
    AA15                                                              r  DAC3_SDI (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.352ns  (logic 4.513ns (39.759%)  route 6.838ns (60.241%))
  Logic Levels:           3  (BUFG=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W11                                               0.000    10.000 f  sys_clkp (IN)
                         net (fo=0)                   0.000    10.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989    10.989 f  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233    12.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812     4.410 f  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151     6.561    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.657 f  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          2.434     9.092    DAC4/clk_out1
    SLICE_X13Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.216 f  DAC4/DAC_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.253    11.468    DAC_SCLK_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         4.293    15.762 f  DAC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    15.762    DAC_SCLK
    AA14                                                              f  DAC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROBE_CLK_DAC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.408ns  (logic 3.246ns (34.504%)  route 6.162ns (65.496%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W11                                               0.000    10.000 f  sys_clkp (IN)
                         net (fo=0)                   0.000    10.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989    10.989 f  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233    12.222    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812     4.410 f  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151     6.561    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.657 f  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          2.337     8.995    ti40_ep_clk
    SLICE_X162Y120       LUT2 (Prop_lut2_I1_O)        0.124     9.119 f  PROBE_CLK_DAC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.673    10.792    PROBE_CLK_DAC_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.026    13.818 f  PROBE_CLK_DAC_OBUF_inst/O
                         net (fo=0)                   0.000    13.818    PROBE_CLK_DAC
    U5                                                                f  PROBE_CLK_DAC (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROBE_CLK_DAC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 0.857ns (31.886%)  route 1.831ns (68.114%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.804    -0.315    ti40_ep_clk
    SLICE_X162Y120       LUT2 (Prop_lut2_I1_O)        0.045    -0.270 r  PROBE_CLK_DAC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.328     0.058    PROBE_CLK_DAC_OBUF
    U5                   OBUF (Prop_obuf_I_O)         0.786     0.844 r  PROBE_CLK_DAC_OBUF_inst/O
                         net (fo=0)                   0.000     0.844    PROBE_CLK_DAC
    U5                                                                r  PROBE_CLK_DAC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.198ns  (logic 3.051ns (58.688%)  route 2.147ns (41.312%))
  Logic Levels:           3  (BUFG=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout1_buf/O
                         net (fo=67, routed)          0.851    -0.269    DAC4/clk_out1
    SLICE_X13Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.224 r  DAC4/DAC_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.599     0.375    DAC_SCLK_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         2.980     3.355 r  DAC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.355    DAC_SCLK
    AA14                                                              r  DAC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PROBE_CLK_ADC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.934ns  (logic 3.479ns (35.025%)  route 6.454ns (64.975%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    W11                                               0.000     4.167 f  sys_clkp (IN)
                         net (fo=0)                   0.000     4.167    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.989     5.155 f  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     6.388    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -1.423 f  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.151     0.728    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.824 f  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         2.496     3.320    ti41_ep_clk
    SLICE_X162Y120       LUT2 (Prop_lut2_I0_O)        0.150     3.470 f  PROBE_CLK_ADC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.807     5.277    PROBE_CLK_ADC_OBUF
    T5                   OBUF (Prop_obuf_I_O)         3.233     8.510 f  PROBE_CLK_ADC_OBUF_inst/O
                         net (fo=0)                   0.000     8.510    PROBE_CLK_ADC
    T5                                                                f  PROBE_CLK_ADC (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PROBE_CLK_ADC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.888ns  (logic 0.925ns (32.029%)  route 1.963ns (67.971%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.856    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.844 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.146    Data_Converter_Clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  Data_Converter_Clocks/inst/clkout2_buf/O
                         net (fo=673, routed)         0.870    -0.249    ti41_ep_clk
    SLICE_X162Y120       LUT2 (Prop_lut2_I0_O)        0.044    -0.205 r  PROBE_CLK_ADC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.395     0.189    PROBE_CLK_ADC_OBUF
    T5                   OBUF (Prop_obuf_I_O)         0.855     1.044 r  PROBE_CLK_ADC_OBUF_inst/O
                         net (fo=0)                   0.000     1.044    PROBE_CLK_ADC
    T5                                                                r  PROBE_CLK_ADC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Converter_Clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 0.029ns (1.672%)  route 1.706ns (98.328%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    W11                                               0.000     2.500 f  sys_clkp (IN)
                         net (fo=0)                   0.000     2.500    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.451     2.951 f  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     3.431    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.502    -0.070 f  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.755     0.685    Data_Converter_Clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.714 f  Data_Converter_Clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.951     1.664    Data_Converter_Clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_Converter_Clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Converter_Clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.953ns  (logic 0.091ns (2.302%)  route 3.862ns (97.698%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    Data_Converter_Clocks/inst/clk_in1_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  Data_Converter_Clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.107    Data_Converter_Clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.041    -5.934 r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.053    -3.881    Data_Converter_Clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.790 r  Data_Converter_Clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.809    -1.981    Data_Converter_Clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  Data_Converter_Clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OK_IFAT6/inst/okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.502ns  (logic 0.029ns (1.931%)  route 1.473ns (98.070%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb fall edge)
                                                      4.960     4.960 f  
    W19                                               0.000     4.960 f  okUH[0] (IN)
                         net (fo=0)                   0.000     4.960    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     5.372 f  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     5.852    OK_IFAT6/inst/okHI/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.355     2.497 f  OK_IFAT6/inst/okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           0.595     3.092    OK_IFAT6/inst/okHI/mmcm0_clkfb
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.121 f  OK_IFAT6/inst/okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           0.879     3.999    OK_IFAT6/inst/okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  OK_IFAT6/inst/okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OK_IFAT6/inst/okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            OK_IFAT6/inst/okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.495ns  (logic 0.091ns (2.604%)  route 3.403ns (97.396%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  okUH[0] (IN)
                         net (fo=0)                   0.000     0.000    OK_IFAT6/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     0.860 r  OK_IFAT6/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     2.022    OK_IFAT6/inst/okHI/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.729    -5.707 r  OK_IFAT6/inst/okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           1.760    -3.947    OK_IFAT6/inst/okHI/mmcm0_clkfb
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.856 r  OK_IFAT6/inst/okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           1.643    -2.213    OK_IFAT6/inst/okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  OK_IFAT6/inst/okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





