
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6344 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 356.734 ; gain = 99.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/Amadeus/simple_processor/Simple_Processor.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstrMem' [C:/Users/Amadeus/simple_processor/Simple_Processor.srcs/sources_1/new/InstrMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstrMem' (1#1) [C:/Users/Amadeus/simple_processor/Simple_Processor.srcs/sources_1/new/InstrMem.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'MemAddr' does not match port width (12) of module 'InstrMem' [C:/Users/Amadeus/simple_processor/Simple_Processor.srcs/sources_1/new/CPU.v:46]
INFO: [Synth 8-6157] synthesizing module 'MU' [C:/Users/Amadeus/simple_processor/Simple_Processor.srcs/sources_1/new/MU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MU' (2#1) [C:/Users/Amadeus/simple_processor/Simple_Processor.srcs/sources_1/new/MU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Amadeus/simple_processor/Simple_Processor.srcs/sources_1/new/ALU.v:6]
WARNING: [Synth 8-3848] Net cout in module/entity ALU does not have driver. [C:/Users/Amadeus/simple_processor/Simple_Processor.srcs/sources_1/new/ALU.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [C:/Users/Amadeus/simple_processor/Simple_Processor.srcs/sources_1/new/ALU.v:6]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Amadeus/simple_processor/Simple_Processor.srcs/sources_1/new/CPU.v:104]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Users/Amadeus/simple_processor/Simple_Processor.srcs/sources_1/new/CPU.v:99]
WARNING: [Synth 8-3848] Net c_in in module/entity CPU does not have driver. [C:/Users/Amadeus/simple_processor/Simple_Processor.srcs/sources_1/new/CPU.v:58]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (4#1) [C:/Users/Amadeus/simple_processor/Simple_Processor.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3331] design ALU has unconnected port cout
WARNING: [Synth 8-3331] design ALU has unconnected port cin
WARNING: [Synth 8-3331] design MU has unconnected port Addr[11]
WARNING: [Synth 8-3331] design MU has unconnected port Addr[10]
WARNING: [Synth 8-3331] design MU has unconnected port Addr[9]
WARNING: [Synth 8-3331] design MU has unconnected port Addr[8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 411.652 ; gain = 154.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 411.652 ; gain = 154.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 411.652 ; gain = 154.109
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "AC" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AC_input" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 411.652 ; gain = 154.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 7     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module InstrMem 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module MU 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'MA_reg' and it is trimmed from '12' to '8' bits. [C:/Users/Amadeus/simple_processor/Simple_Processor.srcs/sources_1/new/CPU.v:53]
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instruction_memory/instruction_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IR_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MA_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MA_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MA_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MA_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MA_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MA_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MA_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MA_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (opcode_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (opcode_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (opcode_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_input_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MD_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu_op_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu_op_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu_op_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu/y_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (AC_reg[10]) is unused and will be removed from module CPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 515.117 ; gain = 257.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 515.117 ; gain = 257.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 515.117 ; gain = 257.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 515.117 ; gain = 257.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 515.117 ; gain = 257.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 515.117 ; gain = 257.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 515.117 ; gain = 257.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 515.117 ; gain = 257.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 515.117 ; gain = 257.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 515.117 ; gain = 257.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 123 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 515.117 ; gain = 257.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 515.117 ; gain = 257.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 621.180 ; gain = 376.414
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Amadeus/simple_processor/Simple_Processor.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 621.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 20 22:39:11 2018...
