.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000001110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000010001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001111000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000011110000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001010000010110
000011111000011000
001100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000000000000000000
000000111000000000
000000000000000001
000000000000111110
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000100000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000011000
000000110000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000001000000
101100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000011110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
010000000000000000
000100000000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000011110010
000000000001110000
000001111000000000
000000000000000001
000000000000000001
000001110000000000

.io_tile 12 0
010000000000000000
000100000000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
101000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
100000000000000001100000000001000000001001000100000000
000000000000000000000000000000001011001001000010000000
111000000000000001100000001101000000000000000100000000
000000000000000000000000000001100000010110100010000000
010000000000000000000111100000011010010100000100000000
000000000000000000000000001101010000101000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000001010100100000
000000000000000000000000001111010000000010100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 1
100000000000001000000000001000000001010000100100000000
000000000000000101000000001001001011100000010010000010
111000000000000000000000011000011000000001010100000000
000000000000000000000011111101010000000010100000000000
010000000000000001100000001000000001001001000100000000
000000000000000000000000000101001001000110000000000000
000000000000000001100010110011111000000001010100000000
000000000000000000000111100000110000000001010000000000
000000000000000000000000000000000001001001000100000000
000000000000000000000000000001001001000110000000000000
000000000000001000000000010101011000000001010100000000
000000000000000001000010000000010000000001010000000000
000000000000000000000000011111000000000000000100000000
000000000000000000000010001001100000101001010000000000
010000000000000000000000000001111100010100000101000000
100000000000000000000000000000100000010100000000000000

.ramb_tile 3 1
000000000000001101100000001011011110001000
000000000000001111000000001111000000000000
111000000000011000000000001011111100000010
000000000000100111000011011101010000000000
010000000000000000000111101011111110000010
110000000000000000000000000001000000000000
000000000000000111000000011001111100000001
000000000000001111100011101011110000000000
000000000000000101100110100011011110000001
000000000000001111000011110111100000000000
000000000000000101100011101011011100000000
000000000000001111000010000101110000000000
000000000000000111000000000001011110000000
000000000000000000000010010001000000000000
010010100000000000000010000011011100000000
110000000000000001000100001111010000000000

.logic_tile 4 1
100000000000000000000000000011011110010100000100000001
000000000000000000000000000000100000010100000000000100
111000000000000000000000000011100000001001000100000000
000000001100000000000000000000101101001001000000000000
010000000000000000000000000011001010010100000100000000
000000000000000000000011000000110000010100000000000000
000010000000000000000000000111100000000000000100000000
000001000000001001000000001011000000101001010001000000
000000000000000000000010010011011010010100000100000001
000000000000001111000010000000100000010100000000000000
000000000000000000000000010000001110001100000100000000
000000001100000000000010000000001101001100000000000000
000000000000000001100000000000001100000001010100000100
000000000000000000000000000011010000000010100000000000
010000000000001001100000000011000000001001000100000000
100000000000000001000000000000101101001001000000000000

.logic_tile 5 1
000000000000000101000010101001000000111111110100000000
000000000000000000100100001111000000000000000000000000
001000000000000000000000000101100000000000000110000001
000000000000000000000000000000000000000001000011000000
010000000000000000000011101000011010010101010100000000
110000000000000000000000000101000000101010100000000000
000000000000000101000000000000001100000100000100000000
000000000000001101100000000000010000000000000000000000
000000000000000000000000010000011110000100000100000000
000010000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000100111000001
000000000000000000000000000000001001000000000000000001
000000000000010000000000000101100000000000000100000001
000000000000000000000000000000000000000001000010000010
010000000000101000000110000000011110000011110100000001
100000000001000101000000000000010000000011110010000000

.logic_tile 6 1
000000000000001000000000001111011000100100000000000000
000000000000000101000000001001111110000001100000000000
111000001100000000000110110000000000000000100100000000
000000000000000000000010000000001011000000000000000000
000000000000000000000110110000000000011001100000000000
000000000000000000000010101111001101100110010000000000
000001000000101000000000000101000000000000000100000000
000010100001000101000000000000100000000001000000000000
000000000000000000000000000111111100010101010000000000
000000000000010000000010110000100000010101010000000000
000010100000000101000000010001000000000000000100000100
000001000000000000100010100000000000000001000000000000
000000000000000101000010100000000001011001100000000000
000000000000000000100110101011001101100110010000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010110101000000000010000000000000

.logic_tile 7 1
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
001000000000000111100110000000000000000000100100000000
000000000000000000100000000000001101000000000000000000
000000100001000000000000000011100000000000000000000000
000000000000100000000000001011000000111111110000000000
000000101110101000000000011001000000011111100000000000
000000000001000101000010111001001111111111110000000100
000000000000001000000110100011111011000010010000000000
000000000000000101000011110111111110011000000000000000
000000000000000101100110111011100000000000000000000000
000000000000000000000010000001100000111111110000000000
000000000000000011100000000000000000000000100100000000
000000000000000000000010110000001100000000000000000000
000000000000100001100110101001011111100010000000000000
000000000000010000000000000011111010001000100000000000

.logic_tile 8 1
000000000000000101000000000000001010000100000100000000
000000000000000000100000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000001101000010110000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011100000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000010001100000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000001010000011110100000000
100000000000000000000000000000000000000011110001000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
100000000000000000000000000101000000000000001000000000
000000000000000000000010110000000000000000000000001000
111000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
010000000000000000000000000000001000111100001000000000
000000000000001101000000000000000000111100000000000000
000000000000000001100000000101100000000000000110000000
000000000000000000000000001111000000101001010000000000
000000000000000000000000000011101110000001010110000000
000000000000000000000000000000110000000001010000000000
000000000000000000000110010011100000000000000110000000
000000000000000000000010101111100000101001010000000000
000000000000000000000000000111101110000001010100000001
000000000000000000000011010000010000000001010000000000
010000000000001101100000000000011110010100000100000001
100000000000000001000000001111000000101000000000000000

.logic_tile 2 2
100000000000000101000110100001000000000000001000000000
000000000000000000100000000000000000000000000000001000
111000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000111100111000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000001000000000000111001000111100001000000000
000000000000001111000000000000000000111100000000000000
000000000000000000000000000011101000010100000000000000
000000000000001101000000000000100000010100000000000001
000000000000010000000111001000000001001001000100000000
000000000000100000000100000101001111000110000000000100
000000000000000001000000000000011110000000110100000000
000000000000000000000010110000011011000000110010000000
010000000001010000000000001000000000010000100100000001
100000001100100000000010001111001001100000010000000000

.ramt_tile 3 2
000000000000000000000111111011111000000000
000000000000000000000110011011000000000000
001000000000000011100111100011101010000000
000001000000100000100000001101000000000000
010000000000000111000010000111011000000000
110000000000000000000011100111100000000000
000000000000000111100110001111101010000001
000000000000000000000100001011100000000000
000000000000000000000110001111111000000100
000000000000000000000110100101100000000000
000000000000001001100111000001001010000000
000000000000001001100110011001100000000000
000000000000000101000000010011011000000000
000000000000000000000010011011100000000000
110000000000000011100110011101101010000000
110000000000000000100110011001100000000000

.logic_tile 4 2
000000000000001011100000001101111000100100010000000000
000000000110001011000000001101011111110100110001000000
000000000000001011100011110011111001101000010000000000
000000000000001111100111000001001011101010110001000000
000000100000000000000000011011011101101001000000000000
000000000000000000000010100111001000111001100000000000
000000000000001001100110110111111001111001010000000000
000000000000001111000010100011101101100010100000000000
000000000100000101000000001111101101111100010000000000
000000000000000000000010110001101101101000100000000000
000000000000001001100010100001001101111001010000000000
000000000000000001100110110011011010100110000000000000
000000100000000101000110001101011001100100010000000000
000000000000000000100000000001101010111000110000000010
000000000000000101000110010111011001101001000000000000
000000000000100000100110010011011010110110010000000000

.logic_tile 5 2
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000101000000000000011011001100111000000000
000000000000000000100010110000011000110011000000000000
000000000110000101000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101000010100101101000001100111000000000
000000000000000000000010100000000000110011000000000000
000000100000000101000000000101101000001100111000000000
000001000000000000100000000000100000110011000000000000
000001000000000000000000000101001000001100111000000000
000010100000000000000000000000000000110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000010110000100000110011000000000000
000000000000000000000000000001101000001100110000000000
000010000000000000000000000000100000110011000000000000

.logic_tile 6 2
000000000000000001100010101111111011000001010000000000
000000000000000000100000000011101101000010000000000000
111001000000101000000110111011111000011010010000000000
000000000001010101000010101001111000000000000000000000
000000000000000101000110101011011010100001000000000000
000000000000000000000000000111011111000000000000000000
000000000000000101100010110101100000000000000110000001
000000000000000111000010000000100000000001000000000000
000000000000000001100000000001000000000000000100000000
000000000000000000000000000000100000000001000000000101
000001000000000000000110111101111001001000010000000000
000000000000001001000010100101001101010010000000000000
000000000000000000000111101000000000011001100000000000
000000000000000000000000000001001011100110010000000000
000000000000000001100000000000001010000100000100000001
000000000000000000000010110000000000000000000000000010

.logic_tile 7 2
000000000000000101000000000111100000000000000100000000
000000000000000000100010100000000000000001000000000000
001000000000000001100000001111011000100000000000000000
000000000000000101000000000001101010000000000000000001
000000000000001101000000000000000000000000100100000000
000000000000000101000000000000001100000000000000000000
000000000000001000000000000111001000101010100000000000
000000000000000001000000000000010000101010100000000000
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001101000000000000000000
000000000000000000000000011001001010001011010000000000
000000000000000000000010101111101111011110000000000000
000000000000000001000110000001000000000000000100000000
000000000000000000000010000000000000000001000000000000
000001000000001000000000010000000001000000100100000000
000000100000000101000010000000001010000000000000000000

.logic_tile 8 2
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000000000000000000000011110000100000100000000
000000000000000000000010010000010000000000000000000000
110000000000000000000000000111100000000000000100000000
110000000000000000000010010000100000000001000000000000
000000001100000000000000000011000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000001101000000000000001001000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000001101000100001011000000000010000000000000
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
010000001110100000000010100000000000000000000000000000
100000000001000000000110110000000000000000000000000000

.logic_tile 9 2
000000000000000000000110000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000011001000010100000000000000
000000000000000000000000000000010000010100000010000100
000000000000000000000000001000000000000000000100000000
000000000010000000000000001011000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000001100110000000000001001111000000000000
000000000000000000000110100000001011001111000000000000
001000000000000000000000010001011000001001010000000000
000000000000001101000011011111111001101100000000000000
110000000000000101000000000000011110000011110000000000
110000000000000000100010110000010000000011110000000000
000000000000000000000110000000011101110100000000000000
000000000000000111000000000001001010111000000000000000
000000000000000001000000001111001001001000000000000000
000000000000000000100000001001111000000000000000000000
000000000000001000000000000111100000010000100100000101
000000000000000101000000000000001100010000100010000010
000000000000000000000110010011001010111110100100000000
000000000000000000000011110000010000111110101000000000
010000000000000001100000010101000000101001010100000000
100000000000000000000010000011000000000000000000000000

.logic_tile 2 3
000000000000001101000011101101001010000111000100000000
000000000000001101100010111101011001001001000000000010
001000000001000101100110011000000000010110100000000000
000000001100100101000011100001000000101001010000000000
010000000000001111100010111101011101010110000110000000
110000000000001111100111110101111011001001000000000000
000000000000001101000010100001011010000010100100000000
000000000000000101100111100001011011001001010010000000
000000000000000001000000001001011010101001010000000100
000000000000000001000010001011101101101011010000000000
000000000110000001000011101101011001000110100100000000
000000001110000000000010001001011011000110010010000000
000000000000001000000011101001001101000010100000000000
000000000000000101000100001011101000000010000000000000
000000000000000000000000001111001100000001010000000000
000000000000000000000000000011101110000110000000000000

.ramb_tile 3 3
010000001100000000000011101011001010000000
001001000000000000000000001111000000000000
111000000000010000000011100011101010000000
000000000000100000000000001001010000000000
010000000000000111000111101011001010000000
111010000010001111000000001101100000000000
000000000000000111100111011111001010000000
001000000000000000100111101001110000000000
000000000000000001000111100111101010000000
001000000010000001000000000101100000000000
000000000000000000000111001111001010000000
001000000000000001000100001101010000000000
000000100001010111000010001011101010000000
001000001000000000100110000111100000000000
010000000000000001000010010011001010000000
111000000000000000000010011111010000000000

.logic_tile 4 3
000010000000000000000000001111011110111001010000000000
000000000000000000000010101101111011010001010000000000
001000000000000000000010110000000000000000000110000000
000000000000000000000011101101000000000010000000000000
110000000000000000000110110000011010000100000100000000
110000000000000000000010010000010000000000000010000000
000000000000001000000111010011011100000011100000000000
000010100000000111000110011111011110000010000001000000
000000000000000101000000000000011011001100000000000000
000000000000001101100000000000001001001100000000000010
000000000000001101000000010011101111110000010000000000
000000000000001111100011000011101001110110010000000000
000000100000001001100111100011111111101000010001000000
000001000000001001100110001001011110010101110000000000
010000000000000001100000010011111000000001010000000000
100000000000000000100011000000010000000001010000100000

.logic_tile 5 3
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001001000000000000001000
001000000100000000000010100011101000001100111010000000
000000000000000000000010100000111110110011000000100001
010000000000000101000111100111101000001100110010000000
110000001010000000000010100000101111110011000011000000
000000101110000000000000010001100001011001100100000000
000000000000010000000010010000101001011001100000000000
000000000000000000000000000101100000000000000100000000
000000000100000000000000000000100000000001000000000000
000001000110000000000000000101000000000000000110000001
000000100000000000000010010000000000000001000010000000
000000000000000000000111100000011000000100000100000000
000000000000011111000000000000010000000000000010100001
010000000000100000000000000101000000000000000100000001
100000000001010000000011111101000000111111110000000000

.logic_tile 6 3
000000001110000101000000000001000000000000001000000000
000000000000001101100010110000000000000000000000001000
000000000000000101000010100001001010001100111000000000
000000000000001101100100000000100000110011000000000000
000001000000100101000010100101101000001100111000000000
000000101111000000100100000000100000110011000000000000
000001001010000000000000000001101000001100111000000001
000000101110000000000010110000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000100000000000000000000000100000110011000001000000
000000000000100000000000000101001000001100111000000000
000000000001010000000000000000100000110011000000000000
000010100000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 7 3
000000000000000000000000000011100001111001110000000000
000000001110000000000010100000001101111001110010100000
001001000000001101100110110111100000000000000100000000
000010001010000101000010100000000000000001000000000000
000000000000001000000110110011001011001010000000000000
000000000001001111000010101111101011100000100000000000
000000001111001000000010110111100001011001100000000000
000000000000100111000011100000101011011001100000000000
000001000000000000000110011000011000010101010000000000
000010000000000000000011100001000000101010100000000000
000011100000000011100000001011001000000011110000000000
000011100000000000000010000101110000111100000000000000
000000000000000000000111001000011000010101010000000000
000000000000000000000000001001010000101010100000000000
000000001100000101000110100101000000011001100000000000
000000000001010000100000000000101011011001100000000000

.logic_tile 8 3
000000000000000000000000010000000001000000100100000000
000000000000001111000010010000001001000000000000000000
001000000000000000000011110001000000000000000100000010
000000000000000000000110000000100000000001000001100101
000000000000000000000111100000000000000000000000000000
000000001100000000000100000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000001100000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000000000000000000001011000000110010000000
000000000000000000000000000000011111000000110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000001000000100100000100
000001001110000000000011110000001001000000000000000000

.logic_tile 9 3
000000000000001000000000010000000001000000001000000000
000000000000001111000011100000001101000000000000001000
001000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
010000000000000000000000001000001000001000011100000000
010000000000000000000000001111001101000100100000000000
000000000000001000000000000000001001010000010100000000
000000000000000001000000001011001101100000100000000000
000000000000000000000110011011111010000001010100000000
000000000000000000000010001011100000101000000000000000
000000000000000000000110011001000000101001010000000000
000000000000001111000010001011000000111111110010000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001101001111000000000000
110010100000000000000110000011101101011111110000000000
010000000000000000000000001011111010111111110000000010

.ramb_tile 10 3
010000000000010000000000000000000000000000
001000010000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
110000000000000000000111100001100000000000001000000000
001000000000000000000100000000000000000000000000001000
111000000000000101000000000101111010001100111000000001
000000000000000000000010100000101010110011000010000010
010000100000001000000000000101001001001100110010000001
101000000000001111000000000000001001110011000000000001
000000000000000101000010101000011110010100000110000000
001000000000000111000010110111010000101000000000000000
000000000000001000000110001101111001000010000000000000
001000000000000101000000001001001011000000000000000000
000000000000000000000010000000000001001001000100000001
001000000000000000000000001011001110000110000000000000
000000000000000000000000000011101000110100000000000000
001001000000000000000000000000111100110100000000000000
010000000000000000000110001000000001001001000100000001
101000000000001011000000001101001110000110000000000000

.logic_tile 2 4
010000001110101101100010110000000000000000000110000000
001000000001000111000110100111000000000010000000000011
001000000000000111100000010101001010111000000000000000
000000000000001101000010101001101011111100000000000000
110001000000001101000011110011101100110000010000000000
111000000000001001100110101001101010110000110000000000
000000000000000111100011101001011001101000010001000001
001000000000001111000010101101011000000100000000000000
000010100000000001000000001001011110000010100000000000
001000000000000000000010100111001101000110000000000010
000000100000001111000110101101011000101001010000000000
001001000000000101000100000011001011101000010000000000
000000000001100001000111001111011011111001000000000000
001000000001110001000111100011001011111010000000000000
010000000000000001100000000101100000001001000000000000
101000000000001001100000000101001111101001010010000000

.ramt_tile 3 4
000000100001000000000111111011001010000000
000000000000000000000110011011110000000000
001000000000001000000111011101101010000000
000000000000000111000011111011110000000000
010000100000000001100011100001101010000001
110001000010001111100111110101100000000000
000000000000000011100111100001101010000000
000000001010000111100000001001010000000000
000000100000001001000010001101101010000000
000000000000000011000100000011010000000000
000000000000000000000111000011001010000000
000000000000000001000110001111010000000000
000000000000000000000000000011001010000010
000000000010000000000010001001010000000000
010000000000000000000000001001101010000010
110000000000000000000011111111110000000000

.logic_tile 4 4
010000000000000001100011100111101101001111010000000000
001000000100000000100011011011011010101001110001000000
001000000001001101000110000101101010101101010000000001
000000000000000011000000000101111001011000100000000000
010000000000000101000110110000000000000000000000000000
011000000000000101100010010000000000000000000000000000
000000000000000011000111000000000001000000100000000000
001000000001010111000111110000001111000000000000000000
000000000000000000000010110001111010000001010000000000
001000000010100000000011100000100000000001010000000010
000001000000001000000000011000000001111001110000000001
001010100000001001000011101101001110110110110000000001
000000000000000000000000001001001001111001010010000000
001000001000000000000000000001011100010001010000000000
000000000000000000000000000101011101010010100100000000
001000000000100101000010101101011000000010100000000000

.logic_tile 5 4
010000000000000000000010100000011010000100000100000000
001000000000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000100100000000
000000100000100000000000000000001001000000000000000000
000000000000000001100000010000011010000100000100000000
001000000000000000100010010000010000000000000000000001
000000000000000000000010000000001010110011000000000000
001000000000000101000010100000001100110011000010000000
000000000000001101100000000000001010010101010000000000
001000000000000001000000000101010000101010100010000000
000000000001010000000000000101100000000000000100000000
001010000000100000000000000000100000000001000010000000
000000000000000001100000000000000000000000000101000000
001000000000000000000000000111000000000010000000000100
000001001010000000000000000011000000000000000100000000
001010100010000000000000000000000000000001000010100000

.logic_tile 6 4
010000000000000001100000000000011010000100000100000000
001000000000000000000000000000010000000000000001100000
111000000000000101000000000000000000010110100100000000
000000000000000101000000000001000000101001010001000000
110000000000000101000010100000000000000000000100000000
111000000000000000000010100101000000000010000001100000
000000000000000000000010101000000000000000000100000001
001000000000000000000010100001000000000010000000000100
000001000000000000000000000000000000000000100100000000
001010100000000000000000000000001011000000000001000000
000001000000000000000000000101100000000000000110000000
001000000000000000000000000000100000000001000000000000
000000000000000000000010000000001010000100000100000000
001000000000000000000100000000010000000000000001100000
010000001000000000000000000000011000000100000100000000
101000000000000000000000000000000000000000000001000000

.logic_tile 7 4
010000000000001001100111000011001111110011000000000000
001000000000000011000010100011011101000000000000000000
001000000000000111000111011001111111001000000000000000
000000100001010000000011001011111000000001000000000000
000000001110001101100111110001011111001000010000000000
001000000000001111000110101111011100100001000000000000
000001000000000101000010101101101011100010000000000000
001010000000000101000000001001111010001000100000000000
000010000000001011100010010101000000110000110000000000
001000000000000111000011100101101101001111000000000000
000000001110001000000110000000000000000000000110100000
001000000000001001000111110101000000000010001000000000
000000000000100000000110011011001000100011110100000100
001000000001010000000111100101111001000011111000100011
010000000000000001100111010001011110010101010000000000
101000000000000000100111100000000000010101010000000010

.logic_tile 8 4
010000000000000000000011010011100000000000001000000000
001000000000000000000010000000000000000000000000001000
001000000000000000000000000011100001000000001000000000
000000000000001111000000000000001110000000000000000000
110000100010000000000010100111101000001100110100000000
011000000000000101000000000000001001110011001000000100
000010100000000000000110100001001011000000000000000000
001000000000001001000000000101111100000010000000000000
000000000000000000000111000011111111001100110100000000
001000000000000000000010100000001100110011001000000101
000000000000001001100000011000000000010110100100000100
001010100000000001000010010011000000101001010000000001
000000000000000000000000001101101001110011000000000000
001000000000000000000000001101011101000000000000000000
010000000000001000000000000000001010010110110000000010
011010101010000011000000001011011010101001110000000000

.logic_tile 9 4
010000000001010000000000000000000000000000001000000000
001000000000100000000000000000001111000000000000001000
011000000000001000000000000011100000000000001000000000
100000000000001111000000000000000000000000000000000000
000000000000000000000000000111001000001100110100000000
001000000000000000000000000000100000110011000100000000
000000000000000000000000000000001110000011110100000000
001000000000000000000000000000010000000011110100000000
000010000000000000000000000000000001001100110100000000
001001000000000000000000001111001100110011000100000000
000010100000001000000000000000000000000000000000000000
001001000000000001000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000001100000011110000100000
001000000000000000000000000000000000000011110010000000
111001000000000000000011100000000000000000000000000000
000010100000000000000100000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000001111100000000000000100000000
001000000000000000000000001001100000111111110000000000
000000000110000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000101100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
110000000000000000000000000011011000010100000100000001
001000000000000000000000000000110000010100000000000000
111000000000001001100110000011000000001001000100000001
000000000000000001000000000000001110001001000000000000
010000000000000000000000000011011100010100000100000000
101000000000000000000000000000100000010100000010000000
000000000000000000000000000000001100001100000110000000
001000000000000000000010110000011110001100000000000000
000000000000001000000011010101101100000001010100000000
001000000000000001000110000000110000000001010010000000
000000000000000011100000000000001110001100000100000000
001000000000000000100000000000011110001100000010000000
000010100000000000000110000111000001010000100100000000
001010000000001001000000000000001000010000100010000000
010000000000000000000000000000000001010000100100000000
101000000000000000000000000111001000100000010000000010

.logic_tile 2 5
010000000011000000000111100001001011000011000101000000
001010000000000000000100000111111011000011010000000000
001000000000010111000010100000011110000011100010000000
000000000000100000000110100111001111000011010000000000
110001000000001001100111011111011010110000010000000000
011000100000001111000010000011111010110000110000000000
000000000000000000000010111111101010000110000000000000
001000000000000000000010000011111100001010000000000000
000001000000100001100010100111101101000011100000000000
001000100001000000100010001101101101000010000000000000
000000000000001101100111011001111010000011000100000000
001000000000001011000010101011111010001011000010000000
000000000000001011100110110011001100010010100000000000
001001000010000101000010011111011011000010000000000000
000000000000000111000010001101101111010110100100000000
001000000000000000000010101001101000000000010010000000

.ramb_tile 3 5
010000000000001111000011100101111100000000
001001000000001011000111110001100000000000
111000000000000000000000000111101110000000
000000000000000000000000001001100000000000
010101000000000000000111100001011100000000
011000000000000000000000001101000000000000
000000000000001111100000011011101110000000
001000000000000111000011011111000000000000
000000000001001111100000010111011100000000
001000000000101011000011100011000000000000
000000000000000001000000010011101110000000
001000000000001111000011110011100000000000
000000000000101001000000001111111100000000
001000000000000111000000000111000000000000
010000000000001011100111011011001110000000
111000000000000111000111000101100000000000

.logic_tile 4 5
110000000000000000000110110000001000000001010000000000
001000000000001101000110001011010000000010100000000010
111000000000000000000110100001001011101001010000000000
000000000000000000000000001111011101010100100000000000
010000000000000101100110001101101101000110000000000000
001000000000000000000010110011011101000101000000000000
000000000000001000000000000011101010000110000000000000
001000000000000101000000001011101100000010100000000000
000000100000001101000011110111001010101001010000000000
001000000000000111100111100011111001101000010001000000
000000000000000000000111001011111110010010100010000000
001000000000001101000111111001111101000010000000000000
000010100000000011100011110000000000010000100100000001
001000000000000000000011111111001110100000010000000010
010000000000000000000010110000000001010000100000000001
101000000000000000000111101001001111100000010000000000

.logic_tile 5 5
010000000000000000000000000111100000000000001000000000
001000000000000000000010110000100000000000000000001000
001000000000001101000110000000000001000000001000000000
000000000000001111100000000000001000000000000000000000
110001000000000000000110010011000000000000001000000000
111000100000000000000011100000100000000000000000000000
000000000000000000000111000101101000111100001000000000
001000000000000000000110000000100000111100000000000000
000000000000000101000010101000001000010100000110000001
001000000000000111000000000001000000101000000000000000
000001000000000111000000011101001001011000000000000000
001000000000000000000011011101111100110100100000000000
000000000001010000000110000001101011110000110000000000
001000000000000000000100000011111101110010110000000000
010000000000000111000000001111101010001000000000000000
101000000000000000000010101101011100000000000000000000

.logic_tile 6 5
010000000001000000000010100101000000000000001000000000
001000000000000000000010100000100000000000000000001000
001000000000000101000000000001101000001100111000000000
000000000000000101000010100000110000110011000000000000
110000000000000000000111000000001001001100111000000000
111000000000000101000110100000001000110011000000000000
000000000000000000000010100101101000001100111000000001
001000000001010000000000000000100000110011000000000000
000000001100000000000000000001001000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000010000001000001100111000000000
001000000000000000000010100000001010110011000000000000
000000000000000000000111100001101000001100110000000000
001000000000000000000100000000000000110011000000000000
010000000000000000000000000101011100101000000100000000
101010100000000000000000000000110000101000000000100000

.logic_tile 7 5
010000000001000000000010110101111100001100000000000000
001000000000000101000010101001001010000000110000000000
001000000000000101000011110000011011000011000000000000
000000000001000101000010010000001000000011000001000100
010000000000010101100111100000011010001100000110000000
111000000000000000000010100000011101001100000001100100
000000000000001111100000010001011000011111110000000000
001000000000000011100010001101011001111111110000000000
000000000001000001000011110011011010101011110100000000
001000000000101101100110000000010000101011111000000100
000001000000000001100000000000001100010101010000000000
001000100000000000000000001111000000101010100000000000
000000000000000000000000010001100001011001100000000000
001000000000010000000010010000001010011001100011000000
010000000000000000000000001001011000001100000000000000
101000000000000000000000001001101101110000000000000000

.logic_tile 8 5
010000000000100000000011000000000000000000000000000000
001000000001010000000011110000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000101000000001111000000000010000000000000
010000001110000000000010100001011010010100000010000000
011000000000000000000010100000100000010100000000000000
000000100000000000000000000111011110010111110000000000
001001000000001011000000001101000000000010100000000000
000000000000000101000000000000001101001011110000000000
001000000000000000100000001101001000000111110000100000
000000000001010011100000001000000000000000000100000000
001000000000000001100000000011000000000010000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000001111000000000100
011000000100000000000010010000001100001111000000000000

.logic_tile 9 5
010000000000000000000010100101101000100000000000000000
001000000000000000000010100000011001100000000000000000
011000000001000000000000010000000000000000000000000000
100000000000100000000010000000000000000000000000000000
010000000000000000000110001000000000000000000000000000
111000000000000000000000001111000000000010000000000000
000000000000000111000000000001100000000000000000000000
001000000000000101000000000000100000000001000000000000
000000001110001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
001000001100000000000000000000000000000000000100100000
000000000000000000000000000001011010100100000000000000
001000000000000000000000000000101001100100000000000000
010000000000000000000110000000000000000000000000000000
111000000000000000000100000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000001000000000000000000011010000100000100000000
001000000000100000000000000000010000000000000000100000
111000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
100000000000000000000000010000011000000000110100000000
000000000000000000000010000000001011000000110010000000
111000000000000001000000000000001001001100000100000000
000000000000000000100000000000011000001100000000100000
010000000000000101000010000001100000010000100101000000
100000000000000000000000000000001010010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001000000000000011111000000001010100000000
000000000000000001000011010000000000000001010000000001
000000000000000001100000001000001100010100000110000000
000000000000000000000000000001000000101000000000000000
000000000000000000000000000001100000000000000110000000
000000000000000000000000001011000000010110100000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 6
100000000000000101000000000000011101000000110100000000
000000000000000000000000000000001001000000110000000000
111000000000000101000000011000001100010100000100000000
000000000000000000100010000011000000101000000000000001
010000000000000101100000010011100001010000100100000000
100000000000000000000010000000001110010000100000000001
000000000000001011100000001000000000010000100100000000
000000001100000001100000000011001011100000010000000001
000001001100101000000000000011100000000000000100000000
000000100001010001000000000101000000010110100000000000
000000000000000011100000001111000000000000000100000001
000000000000000000000000000011000000101001010000000000
000001001110000001100000000011111010010100000100000000
000010100000000000000000000000000000010100000000000000
010000000000000001100111000111111011101001010000000000
100000000000000000000100000001101000010100100000000000

.ramt_tile 3 6
000000000000000000000000000101001010000000
000000000000001011000000001111100000000000
001000000000000011100000010101111000000000
000000000000100000100010110011010000000000
110000100000000111000111110011001010000000
010001001100000001000111110101100000000100
000000000001011111100111111101111000000000
000000000000001111100110111011110000000000
000000000000000101100010001101111010000000
000000000000000000000111111111010000000000
000000000000001000010010001101011000000000
000000000000000011000000000001110000000100
000000000000000111000011100111011010000000
000000000000001111100100000111010000000000
110000000000000000000010011001011000000000
010000000000000000000010101111010000000000

.logic_tile 4 6
000000100000000101000000001011001110010000100000000000
000000000000000000100010001001111001100000100000000000
001000000000000001100000010000000000000000100100000000
000000000000000000000011010000001000000000000010000000
110000000000001000000000001011001010010100000000000000
110000000010000101000010010011011101100100000000000000
000000000000000000000010100111011101110010100000000001
000000000000000000000100000101011000110001100000000000
000000100000001011100111010000000000000000000000000000
000000000000001001100011110000000000000000000000000000
000000000001010000000000000011001100001001000000000000
000000000000101101000010001101101110010111110000000000
000000000000000111000010010000000001000000100110000100
000000000000001101000111110000001011000000000000000100
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 6
100000000000000000000000000000000001000000001000000000
000000000000100000000000000000001010000000000000001000
111000001110000000000110000000000000000000001000000000
000000000001000000000100000000001101000000000000000000
010000001100000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000001000000000001100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000110100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000011000000000010110100000000000
000000000000000000000011011001000000101001010000000000
000000000000000000000000000000011111001100000100000000
000000000000000000000000000000001101001100000010100000
010000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000

.logic_tile 6 6
000000000000000111100000010000000000000000000100000000
000000000000000000100010011101000000000010000000000010
111000000000000011100000001001011011000010000000000000
000000000000000000100000000111111010000000000000000000
000000000000000000000010001001011011000011000000000000
000000000000000000000000000101011111110000000000000000
000010000000001101000010100000000001001111000000000000
000001000000001001000010100000001010001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001111100001110000110000000000
000000000000000000000000000011001111010000100000000001
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000001100110011000000000000000000100000000
000000000000000001100010010001000000000010000000000010

.logic_tile 7 6
000000000000000000000010111101111111001000010000000000
000000000000000111000010100011001110010010000000000000
111000000000001000000000000111011100000010100000000000
000000000000001001000000000000010000000010100011000010
000000100000000000000000000000000001000000100000000000
000000000000000101000000000000001000000000000000000000
000000000000001000000010100101101000101000000000000000
000000000000001011000000000101110000000000000000000000
000000000000001000000110000111101110001100000000000000
000000000000000001000000000001001111110000000000000000
000000000001011000000000000000000000000000000000000000
000000000000100001000010110000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
010000000000001001100000000011000000110110110100000000
100000000000001001100000001001001101101001010010000100

.logic_tile 8 6
000000000000001001100010110001101010010100000000000000
000000000000000011000010000000100000010100000000100000
001000000000001001100011101011101111010100100000000000
000000000000001011000000001101001000010110100000000000
110000000000001101100000000111001101000110110000000000
010000000010001001000011100000101000000110110000000000
000000000000000000000000010101000000111001110110000000
000000000000000000000010000001001110010000100000000000
000000000000000101000010100101001000101000000000000000
000000000000000000100111000001111001010000100000000000
000000001010001101000000001111011001010000000000000000
000000000000000001100000000011101110010010100000000000
000000000000001001000010001111101100110000010000000000
000000000000000011000010110001111111100000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001101000010110000000000000000000000000000

.logic_tile 9 6
000000000110000000000000010000000000000000000000000000
000000001000000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000010000010100111
000000000000000000000000000000000000000000000001100101

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000011010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000001100000100000101000000
000000000000000000000011100000000000000000000001000100
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000001000000010111100000000000000110000001
000000000000000000100011010000100000000001000010000000
000000000000000000000000001011000000000000000100000000
000000000000000000000000000111100000111111110010000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001101000000000010000100
010000000000001000000000000000000000000000000000000000
100000000000001011000011100000000000000000000000000000

.logic_tile 2 7
000000000000000000000011110001001110000001000000000100
000000000000000000000011001011111001100001010000000000
001000000000000000000000000000001100000100000100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110111111101000010100000000000000
000000000000001011000010101011111001100100000000100000
000000000000001101100010110111101001000001000000000000
000000000000001001000010101001111101010110000000000000
000000000000000000000010100011001000010100000000000000
000000000000010000000010101111111001011000000000100000
000000000000000101000110100001011111001001000000000000
000000000000000000000010101001101100000010100000100000

.ramb_tile 3 7
000000000000000000000111111011101000000000
000001000000000000000011100111110000000000
111000000000010000000000000111111000000000
000000000000100011000011111011110000000001
010010000000011000000111110101001000000000
110000001000000111000010101111110000000000
000000000000000111000000010011111000000000
000000001100000000000011110111010000000000
000010100000011011100111001101101010000000
000001000000101001100000000001100000000000
000010100000001000000111011011111000000000
000001000000001001000110010111110000000000
000000000010001000000111000111001000000000
000000000000000111000110001001110000000000
010000000000001011100011100011011000000000
110000000000000111000100000011010000000000

.logic_tile 4 7
000000000001000000000000000000000000000000001000000000
000000001010000000000000000000001111000000000000001000
000000000000000000000000000101001110001100111000000000
000000000000000000000000000000010000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010100000001111110011000000000000
000010100000001000000000000000001000001100111000000000
000000000000000101000000000000001100110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000000000000110110000001001001100111000000000
000000000010000000000010100000001110110011000000000000
000000000000001101100000000000001001001100110000000000
000000000000000101000000000000001011110011000000000000

.logic_tile 5 7
000000001100000000000110110000011010000100000110000001
000000000000000000000010100000000000000000000000000100
001000000000000000000011110001111010010101010100000000
000000000000000000000010100000110000010101010000000000
110000000000000000000110000000001000000100000110000001
010000000000000000000000000000010000000000000000000101
000000100000001101100110110000001010000011110100000001
000000000000000101000011010000010000000011110000000100
000000000000000000000000000000000001000000100110000100
000000000000000000000010100000001010000000000000000000
000000000000000000000000000001100000000000000110000100
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000100110000101
000000000000000000000000000000001001000000000000000000
010000000000000000000000001000000001111001110000000000
100000000000000000000000001101001001110110110000000101

.logic_tile 6 7
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000101000000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
001000000000000101000000000000000000000000100100000000
000000000000000000100010110000001000000000000000000000
010000000000000000000010100000000000000000100100000000
010000000000000000000100000000001011000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000001101000000000000001010000000000000000000
000000000000000101000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000001000000010000000000000000000000000000100100000000
000010000001100000000000000000001100000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000111000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000

.logic_tile 8 7
000000000000100000000000001000000000000000000100000000
000000000001010000000000001111000000000010000000000000
011000000000000000000000000000000001000000100100000000
100000000000000000000000000000001110000000000000000000
010000000000000000000111100011100000000000000100000000
110000000000000000000000000000000000000001000000000000
000000000000000111100000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001101100000011000000000000000000100000000
000000000000000101000010100101000000000010000000000000
000000000000000101100000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000100000000110100000000000000000000100000000
000000000001010000000000001011000000000010000000000000
000000000000001000000110100111000000000000000100000000
000000000000000101000000000000100000000001000000000000

.logic_tile 9 7
000000000000001001100110000001000000000000000100000000
000000000000000001000000000000000000000001000000000000
011000000000101001100000000000000000000000000100000000
100000000001010001000000001111000000000010000000000000
010000000000000011100011100000000001000000100100000000
110000000000000000100000000000001000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100100000
110000000000000000000000001101000000000010000000000010
000001000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010111000000000
000011110000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000000000000000000000001000001010010100000100100000
000000000000000000000000001001000000101000000001000000
111000000000000000000000000000011101000000110110000000
000000001100000000000011110000011100000000110000000000
010000000000000001100011100000011011001100000101000000
100000000000000111000000000000011101001100000000000000
000000000000000011000000010011100000000000000110000000
000000000000000000100010001111100000010110100000000000
000001000000000000000000001000000000010000100100000000
000000001010000000000000001011001010100000010010000000
000000000000000001100000010011101110010100000100000000
000000000000000000000011110000100000010100000000000001
000000000000000001000000010111100001001001000100000000
000000000000000000000010000000001101001001000010000000
010000000000001000000000000101101010101011110000000000
100000000000000001000000000000010000101011110000000000

.logic_tile 2 8
000000000000000101000000000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000101000000000000001011001100111000000000
000000000000001101100000000000001000110011000000000001
000000000000010101000000000000001001001100111010000000
000000000000000000100000000000001100110011000000000000
000000000000000000000111100000001000001100111010000000
000000000000000000000010110000001110110011000000000000
000000000001010000000000000111101000001100111000000001
000000000000000000000000000000100000110011000000000000
000000000000001001100000010000001001001100111000000000
000000001110001001000010000000001011110011000000000000
000000000000001000000000010000001001001100110000000000
000000000010001001000011000000001000110011000000000000
000000000000100000000000010011111011100101100000000000
000000000001010000000010011111111100111111110000000100

.ramt_tile 3 8
000000100001010000000010001111001010000010
000001000000100000000111111001010000000000
001000000000001111100000010101001000000000
000000000000001111100011101001110000000001
010000000000000111100111000111101010000000
010000000000001011000111110111010000000000
000000000000000011100111001101001000000000
000000000000000001100100000001010000000000
000001000000000000000011101101001010000000
000000100000110000000000000001010000000001
000100000000000000000000000101101000000000
000100000000000000000000001011010000000000
000001000000001111000000001111101010000000
000010100000000111000000001111110000000000
110000000000001011100111011101101000000000
110000000000000111000111110101110000000000

.logic_tile 4 8
000010100000000000000000001011101111000011000000000000
000000000100000000000000001001011011110000000000000000
001000000000001001100000000000000000000000000100000000
000000000000001001100010100111000000000010000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000100001101000000000010000000000000
000000000000000001100010111011011001010010000000000000
000000000000000111100010001101101000000100100000000000
000000100000000001100000001101101111001010000000000000
000001001100000000000010000101011110100000100000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000010010000001100000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000001000010001111000000000010000000000000
000000000000000001100110000000011100000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 5 8
000000100000000000000010110000000000011001100000000000
000001000000000000000011011111001101100110010000000100
001000000111100000000000010011111110010101010000000000
000000000000010000000010100000000000010101010000000001
010000100001011000000011100000000001011001100000000000
110000000000000101000000001111001100100110010000000100
000000000000000000000000001000001100100101100000000000
000000001110000000000011111101011100011010010000000000
000000000000000001100000011000000001011001100000000000
000010000000000000100010010111001101100110010000000001
000000000000001000000000010011000000000000000100000000
000000000000001001000010010011100000111111110000000001
000000000000000000000110000011001000101010100000000000
000000000000000000000100000000010000101010100000000001
010000000000001001100000001001101000110000000000000000
100000000000100001100000000111111010000000000000000000

.logic_tile 6 8
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
111000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000100000000000000000010000000000000000000000
000000000000010000000000000000001100000100000110000000
000010000001100000000000000000000000000000000000100000
000000000000001001100011100000000000000000000000000000
000000000000000001100100000000000000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000011111110100110000000000
000010000000000000000010001011011111111000110000100000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100001110000000000000000001010000100000100000000
000001000000010000000000000000010000000000000000000000
110000000000000000000010100000000000000000000000000000
010000000000000000000110110000000000000000000000000000
000000000000000101000000000101100000000000000100000000
000000000000001101100010110000000000000001000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000011110000010000000000000000000000
000000000001010000000000001000000000000000000100000000
000000000000100000000000000101000000000010000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000001000000100000000000000111000000000000000100100000
000000000001010000000011110000000000000001000000000000
001000000000000000000011100000011000000100000100000000
000000000000000000000010110000010000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000010000000000000000000001011000000000010000000000000
000000000000000000000000000001100000010000100000000000
000000000000000101000000000000101100010000100000100010
000000000000000000000010100000011110000100000100000000
000000000000000000000000000000010000000000000000000010
000001000000000000000000000000000000000000000000000000
000010100000001101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000011100000100000100000000
000000000000000000000011100000000000000000000000000001
001000000000000000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
010000000000000000000000000111000000000000000100000001
010000000000000000000000000000000000000001000000000100
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000001
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000001
000000000000001001100000000000011110000100000110000000
000000000000001001100000000000010000000000000000000100
000000000000001000000110010000000000000000100100000001
000000000000001001000110010000001111000000000000000000
000000000110000000000110010000000001000000100110000100
000000000000000000000110010000001111000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000001010000000000000101000000000000000100000001
000000000000000000000000000000000000000001000000000100
010010100000000101000111000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001000000011110000000000
010000000000010000000000000000010000000011110010000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110100100
000000000000000000000000000000001001000000001011100100
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000101010000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000001000000000000111000000000000001000000000
000000001000001011000000000000100000000000000000001000
000000000000000000000000000111001100001100111000000000
000000000000000000000000000000010000110011000000000001
000000000000010001000000000011101000001100111000000000
000000000000000000000000000000000000110011000001000000
000000000000000001000000000101001000001100111000000000
000000000000000000000000000000000000110011000000100000
000000100000000000000000010000001000001100111000000000
000001000000000000000010100000001000110011000000000010
000000000000000101100000010101101000001100111000000000
000000000000000000000010100000000000110011000000100000
000000000000000101100000010000001001001100111000000000
000000000000000000000010100000001101110011000000100000
000000000000001000000000001000001000001100110000000000
000000000000000101000000000111000000110011000000000000

.logic_tile 2 9
000000000000000101100000011000011010010101010110000000
000000000000000000000010101101010000101010100000000000
111000000000000101000000000000000000000000000100000000
000000001000000101000000000001000000000010000000000010
010000000000000101000111000000001110000011110100000000
110000000000000000100110110000010000000011110000000110
000000000000000000000110111101101011001010000000000000
000000000000001111000010101101101010100000100000000000
000000000000000000000000001000000000000000000100000000
000000000100000000000000001101000000000010000000100010
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000010
000000000001000000000000010101100000000000000100000001
000000000000100000000010000000100000000001000000000000
010000000000000000000000001000011000011010010000000000
100000000000000000000000000001001011100101100000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000001000000010100000000000000000000000000000
000000001100000111000000000000000000000000000000000000
001000000000000111000000000001001011100010000000000000
000000000000000101000000001101001011001000100000000000
000000000000000001100000011101101100111000110100000000
000000000000000000100011100111001111110000111011000000
000000000000001111000110011111011011100000000000000000
000000000000000001000110011011011100000000000000000000
000000000000100101100000001001111111001000010000000000
000000000000000001000000001111001100010010000000000000
000000000000000101100110101011111000110000000000000000
000000000000001001000010001111101001000000000000000000
000000000100000001100110011000001010010101010000000000
000000000000000001000010000101010000101010100000000000
010000000000000001100110010001001100001000010000000000
100000000000000001000010001111001110010010000000000000

.logic_tile 5 9
000000000000000000000000001000000000000000000100000000
000000000110000101000010101011000000000010000010000000
001000000000001011100000011001111100001100000000000000
000000000000001011100011100111001010110000000000000000
110010100000011000000010110000001010000100000100000000
010000000000101011000010100000010000000000000010000000
000000000000000001000000000001100000000000000100000000
000000000000000000000000000000100000000001001010000000
000000000000000000000000010000011101011010010000000000
000000000000001101000011100011001010100101100000000000
000000000000001001000000000001001100101010100000000000
000000000000000001000010000000000000101010100000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000010000000
110000000000001001000000000101001001010010000000000000
110000000000000011100000000000111110010010000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000100
000000000000000000000000000000001011000000000000000010

.logic_tile 7 9
000000000000000111000010101011000001101001010100000000
000000000000000000000110110001101101110110110000000000
111000000000000000000000001011111000010111100000000000
100000000000001101000010111111111100001011100000000000
010000000001001000000011101000000000100000010100000000
010000000000100111000011101011001011010000100000000000
000000000000000000000000000000011100101000000100000000
000000000000001111000000000101010000010100000000000000
000100000000000101100010001101100001111001110100000000
000000000000000000100100001011001000110000110000000000
000000000000000000000000000001111100111110100100000000
000000000000001111000010111001100000101001010000000000
000000000000000000000000001111001011101000010100000000
000000000010101111000000001011011001110100010000000000
110000001110011101000000000011111001111001010100000000
110000000000100111100011110001111110110000000000000000

.logic_tile 8 9
000000000000101111000000000000000000000000000000000000
000010100001011001100010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110000000000000101100000001001011110010110100000000000
010000000000000000000000001101010000010101010000000000
000001000000000000000111110001100001010000100011000000
000000000000000000000010010001101111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010101001000000010110100010000000
000000000000000000000100001101000000000000000000000000
000001000000000000000000000111111100101111010100000000
000010000000000000000000001001011010111111010000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000010110000000000000000000000000000

.logic_tile 9 9
000000000000000000000000001000011010000100000000000000
000000000000000000000000001111011011001000000000000100
001000000000001111100111110000000000000000000000000000
000000000000000111000011100000000000000000000000000000
110000000000000000000111110001111000010111110000000000
110000000000000000000111000000010000010111110001000000
000000000000001000000000010101011001000000000000000000
000000000000001011000011101101111010010000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000111100010001001101010011111110000000000
110000000000000000100000000101111011001100000000000000

.ramb_tile 10 9
000000001000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000101000110010011000000010110100010000001
000000000000001101000011100000000000010110100000100000
001000000000000111100000000001000000111111110000000000
000000000001000000100000000001001001110110110010000000
010000000000000101000110000101001000111101010000000000
010000000000001101000000000000010000111101010001100000
000000001100100000000000001111011100100110000100000000
000000000000010000000000000001011100010110000001000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000010101001010000100100000000100
000000000001010000000010000101011100010010010010100000
000000000000000001100000000001000000100110010000000000
000000000000000000000000000001101010111111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000100010
000000000000000000
000000000000000000
000000000000000001
000011010000010110
000000110000010100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000011101101100011110100000000
000000000000000000000010100000011010100011110010000001
111000000000000101000110000001001010010101010000000000
000000000000000101000000000000110000010101010000000000
000000000000000001100010110000001011001100110000000000
000000000000000000100010010000011011001100110000000000
000000000000000101100111101001100000000000000000000000
000000000000000000100010000001000000111111110000000000
000000000000000000000110101000000000011001100000000000
000000000000000000000000000001001011100110010000000000
000000000000000001100000010011100001100000010000000000
000000000000000000000010100000101001100000010000000000
000000000000000011100000000111000000111001110000000000
000000000000000000000010010000101110111001110000100101
010000000000000000000000001101011010000100100000000000
100000000000000000000000001101011011100001000000000000

.logic_tile 2 10
000000000000001101000010110001011110100000000000000000
000000000000001101000010001111101010001000000000000000
111000000000001000000011100000000001000000100100100000
000000000000000111000100000000001100000000000000000000
000000000000001101100000010001100000000000000100000000
000000000000000101000010100000100000000001000000000000
000000000000001101000010100101101101111111100000000000
000000000000000011100000000111011101111111110000000000
000000000000000000000010010101011111001000010000000000
000000000000000000000011001001011110100001000000000000
000000000000000001100110000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000001001100111011001001100100001000000000000
000000000000000001100110011101011000000100100000000000
000000000000001001100000010111011000000001100000000000
000000000000000001100010011111001011011000000000000000

.ramt_tile 3 10
000010101100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000010011100000000000000100000000
000000000000000000000010000000100000000001000000000000
001000000000100000000010001001001010100000000001000000
000000000001000000000100000111101011000100000000000000
000000000000000111100000000111111010010101010000000000
000000000000000000100010010000110000010101010000000000
000000000000001001100000010000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000000000000000000000010001001101100001010000000000000
000000000000000000000100000101111001010000010000000000
000000000000001000000110001000011100010101010000000000
000000000000001011000000000101000000101010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000010000000000000000000100000000
000000000000000001000011011111000000000010000000000000

.logic_tile 5 10
000010000000000000000000000000011010000100000100000000
000001000000000000000000000000000000000000000000000100
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000101000000000000000100000000
010000000000001011000000000000000000000001000000000100
000000000000001000000000000000011110000100000100000000
000000000000001011000000000000000000000000000000000100
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000001
000000000000000001000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
010000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000010000000001000000100111000000
000000000000000000000011110000001111000000000000000000
111000000000000000000010101001001110000000000000000010
000000000000000000000000000011100000101000000000000000
000000000000000000000011100000011010000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000010000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000000000000001000000000000101111100000000000000000000
000000000000000101000000000011001001000000100000000001
000000000111010011100110101000000000000000000000000000
000000000000100000000000001011000000000010000000000000
000000000000001101100000000001101111000000000000000000
000000000000000101000000000111101110000010000000000000
000000000000000101100110000101000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 7 10
000001000000000000000000001000011000010100000100000000
000000000000000000000000000001010000101000000000000000
001000000000001000000111111001100000000000000100000000
000000000000001111000110101001000000101001010000000000
010000000000000001100110000011111100000110100000000000
110000000110001111000100000011011010000011000000000000
000000000000000001100000000011111000010110100000000000
000000000000000000100000000101010000000010100000000000
000010000000101000000000000011111100000000000000000000
000000001011010001000000000101011100000001000000000000
000000000000001001100110000001100001100000010100000000
000000000000000001000100000000001001100000010000000000
000000000000000000000000000011111100000000100000000000
000000000000000000000000000101101100000000000000000000
010000000000000000000000001011001011111001110000000000
110000000000000000000000000011001101111100110000000000

.logic_tile 8 10
000000000000000000000000000000001011011100000000000000
000000000000000000000010011101011100101100000000000001
001000000000000001100111110000000000000000000000000000
000000001100001111000011100000000000000000000000000000
010000000000000101100010100000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000010100000011111100000000000000000000000000000000000
000001000000101001100000000000000000000000000000000000
000000000000000000000000001001111011010110100000000000
000000000000000000000000000101001111111001010000000100
000000000001010000000000000000011001110011110110000000
000000001100100001000000000000011001110011110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100001010000000111001101000001001001000000000000
010001000000100000000100000101001000000000000000000001

.logic_tile 9 10
000000000000000000000000000000011100000100000110000000
000000000010000000000000000000010000000000000010000001
001010000000011000000000000111000000000000000110000000
000001000000101011000011100000100000000001000010000001
010000000000000000000010111000000000000000000110000000
110000000000000000000011001001000000000010000000000101
000000000000000001000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000100
000000000000000001000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000100
000000000000000000000010000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000000000001000010000101000000000000000100000101
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000001110000100000100000100
000000000000000000000000000000000000000000000010000101

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000100000000001000001000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
100000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
001100000000000000
000000000000000000
001000000000101000
000100000000000100
000000000000001100
000000000000001100
000001110000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101100000000011000000000000000100000000
000000000000000000000000000000000000000001000010100000
110000000000001011000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
000000000000000000000000001111011100101010000000000000
000000000000000000000000000001001010101010100010000000
000100001110000000000000000000000000000000000100000000
000100000000000101000011110101000000000010000010000001
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000110110011000000000000000100000000
000000000000000000000011110000100000000001000000000001
111000000000000000000000000011100000000000000100000000
000000000000000000000010110000000000000001000010000000
010000000000000000000111000000000000011001100100000000
010000000000000000000111101101001110100110010010000000
000000000000001000000000001101000000111111110110000000
000000000000001011000000000101100000000000000000000000
000000000000000001100110000001001011111100100000000000
000000000000000000100100000000111001111100100000000010
000000000000001000000000000011101111100010000000000000
000000000000001001000000001011011111000100010000000000
000000000000000011100010000011000000000000000100000000
000000000000000000000000000000000000000001000010000000
010000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.ramb_tile 3 11
010000001010000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000001000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
100000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111100000000000011000001100000100000000
000000000000000000100000000000011001001100000000100000
000000000000000000000000000101101000000001010100000001
000000000000000000000000000000010000000001010000100000
010000000000000000000111100111100001100110010001100001
100000000000000000000000000000101100100110010010100000

.logic_tile 5 11
000000000000001000000000000000000000000000000100000000
000000000000000001000000000111000000000010000000000000
001000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000101110000000000000000000100000000001000000000000
000000000000000000000111100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000100000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000101000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000001001111101100000000000000001
000000000000001101000011100111101100100000010000000000
110000000000000000000000001000000000000000000110000000
110000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101000000000001001000000000000
000000000000000000000000000001001001000110000000000000
000000000000001111000000000001000000110000110000000000
000000000000000101000000001011101000100000010010000000
000000000000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 7 11
000000000000000111100000000000011000000100000100000000
000000000000000000100000000000000000000000000000000000
001000000000010111000000010101100000000000000100000000
000000000000100000000011110000100000000001000011000101
110000000000000000000000010000000001000000100100000000
110000000000000001000010000000001001000000000000000000
000010100000000011100111100101100000000000000100000000
000001000000000000100000000000000000000001000000000000
000000000000001001100110000101001101000000100000000100
000000000000000001000000000011111101000000000000000001
000000000000101000000000010000000001101111010000000100
000000000000000001000010000101001111011111100000000000
000000000000000000000111000001000000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000000000000000000011100001111110000000000
000000000000000000000011110000001100001111110010000000

.logic_tile 8 11
000000000000000101100000011111111001011110100010000000
000001000000000001000010001111011000101110000000000000
001000000000000001100110100011111010010100000000000000
000000000000001101100000000000010000010100000000000000
010000000000000101000110000011011000000001010010000000
010000000000000000100100000000010000000001010000000000
000000000000001000000010101111101011000111010000000000
000000000000000101000000001001101101010111100010000000
000000000000000001100000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000001110000100000100000000
000000000000000001000000000000010000000000000000000001
000000000000000000000010000001011010010000000000000000
000000000000100000000000000000001000010000000010000000
000000000000001000000010100000001010000100000100000000
000000000000000001000100000000010000000000000000000000

.logic_tile 9 11
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000000001000000000000000000100000000
000001000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000100000010000000000000000000000000000
000000000100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000010000000000000000000000000000

.logic_tile 11 11
000000001010001111000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000111000011100000000000000000000000000000
010000000000000111100111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000001000000001111011001111111110100000000
000000000000000000000000000011111110010110110000000100
000000000000000000000010000001011000111110110100000000
000010100000000000000000000001011010110110110000000100
010000000000001000000000001001101100101111010100000000
110000000000000111000000001001011101111111010001000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001101010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000001110000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
110000001110000001100000000011111000110010110000000000
001000000000000000000010011101101010110000110000000001
111000000000000101000000000000000000000000000100000000
000000000000000000100000001101000000000010000000000000
010000000000000011100010110001000001100110010000000100
011000000000000000000110000000001110100110010000000010
000000000000000000000000000101011110000010100000100000
001000000000000000000000000000110000000010100000000001
000000000000000101000000001000000000010000100000000000
001000000000001101100000000111001110100000010000000000
000000000000001001100110000011100000000000000100000000
001000000000000001000000000000000000000001000000000000
000000000000000001100000000000011100101111110000000010
001000000000000000000000000101001110011111110000000000
010000000000000001100110100111101100100010010000000000
101000000000000000000000000011001000100110010000100000

.logic_tile 2 12
110000000000000011100010101000000000001001000000000000
001001000000000000100100000011001110000110000000000000
111000000000001000000000000101100000001001000100100000
000000000000001111000010110000101000001001000000100011
010000000000000101100110001000001101101111110000000000
111000000000000000000000000001001100011111110000000000
000000000000000101100110001001101010101011110000000000
001000000000000000000010110011000000101001010000000000
000000000000000001100000000001011011100110010010000000
001000000000000000100000000111111100111001100000000000
000000000000001101000000000111011000101001000000000000
001000000000001001100000000000011001101001000010000000
000000000001000001100000001001011010101110010000000000
001000000000000000100000000011111110011001110000000000
010000000000000000000000000101101010000001010000000000
101000000000000000000000000000000000000001010000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000010100000
001000000000000000000000001001001110001000000000000000
000000000000000000000000000000001100000100000110000000
001000000000000111000000000000000000000000000000000010
000010100000001000000000000101100000000110000010000000
001001000000000101000000001001001110000000000000000010
000000000000001000000110100111100000000000000100000000
001000000000000101000000000000000000000001000000000100
000000000000000001000000000011100000000000000100000000
001000000000000000000000000000100000000001000010100000
000000000000000101100000000000011100000100000110000000
001000000000000000000000000000000000000000000000100000

.logic_tile 5 12
010000001000000000000000000000001010000100000100000000
001000000000000000000000000000000000000000000000000000
111000000000001000000000011111111000111110100000000000
000000000000000011000011010011100000111100000000000010
000000000000001000000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000111000000000000011000000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111100111000000000000000100000000
001010000000000000000100000000100000000001000000000000

.logic_tile 6 12
110000000000001001100110010000000000000000000000000000
001000000000001001100110010000000000000000000000000000
111000000000001000000000010001100000010000100000000000
000000000000000111000010011001101000000000000000000000
010000000000000000000111000000011010110000000000000000
111000000000000000000010000000011101110000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000001100000010011011010010111110010000001
001000000000000000000010100000010000010111110000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000110000000000000
001000000000000000000011010001001001001001000000000000
010000000000000000000000000001100000000000000100000100
101000000000000000000000001101001111001001000010000010

.logic_tile 7 12
010000000000001101100010100000000000000000100100000010
001000000000001111000010100000001000000000000000000000
001000000000000001100110000000000001000000100100000000
000000000000000101000010100000001011000000000000000100
110000000000000101000010001001000000000110000000000000
011000000000000101000100001001101010000000000000000000
000000000000100000000111111001100001000110000000000000
001000000000010000000011110001001001000000000010000000
000000000000000000000000000000000000000000100100000100
001000000000000000000010000000001011000000000000000000
000000000000000000000000000001000000000000000000000000
001000000000000000000000000101101000010000100010000001
000000000000000000000000010000000001000000100100000100
001000000000000000000010000000001011000000000000000000
000000000000000000000000000000001000000000010000000000
001000000000000000000000001111011010000000100000000011

.logic_tile 8 12
010000000000000111000000010001111011010111100000000000
001000000000000000000011101011111010000111010010000000
001000000000000000000110100000011100000100000100000000
000001000000000000000000000000010000000000000000000000
010000000000000101000000000111100000000000000100000000
011000000000000001000011100000100000000001000000000100
000000000000000101100000010000001111000000010000000000
001000000000000000000010000001001110000000100010000000
000000000000000000000000000000001110000100000100000000
001000000000000000000010000000010000000000000000000000
000000000000000000000000000101000001100000010000000000
001000000000000000000010000000001001100000010010100000
000000000000000001100000000101000000000000000100000000
001000000000000000100010000000000000000001000000000000
000000000000001000000000000000001111000000010000000000
001000000000001001000010001101001110000000100010000000

.logic_tile 9 12
010000000000001000000000000000000000100000010000000000
001000000000000011000010010111001101010000100000100001
001000000000000000000000010001100000000000000100000000
000000000000000000000011010000100000000001000000000100
010000000000000000000000000000001010000100000100000000
011000000000000000000011100000010000000000000000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
001010000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000110000000100000000000000000000000000000000000
000000000000000000000000000001000000000000000100000100
001000000000000000000000000000000000000001000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000100000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000010011100000000
000010111100000001
000000000100000010
000000000100110000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000010001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100001000
000100000100001000
000010000100000000
100011010100000000
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000101000
000100000000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
110000000000000000000010110000000001000000001000000000
001000000000000000000010000000001010000000000000001000
111000000000001101100110000001100001000000001000000000
000000000000000001100110110000101000000000000000000000
110000000100010000000000000001001001010010100100000000
111000000000100000000010101001101011010100100000000000
000000000000000101000110001001101001001001010000000000
001000000000000101100010110101011111010110100000000000
000000000000000000000000001001011011000100100100000000
001000000000000000000000001101111010010110100000000000
000000000000000000000000001001011001100001010000000000
001000000000000000000000001001101111010110100000000000
000000000000000000000011000111101010000010100100000000
001000000000000000000000000000110000000010100000000000
010000000000000000000000011001011001000000000000000000
101000000000000000000010001111101001100000000000000000

.logic_tile 2 13
110000000000000101000000000111100000000000001000000000
001000000000000000100010100000000000000000000000001000
111000000000000001100110010001111100001100111000000000
000000000000000101000010110000101000110011000000000000
010000000000000000000000011001101000110011000000000000
011000000000000101000011111001000000001100110000000000
000000000000000101000000001000000001100000010000000000
001000000000000000000000001001001000010000100000000000
000000000000000001100000000000000001001111000000000000
001000000000000000000000000000001101001111000000000000
000000000000001000000000010001111010010110100100000000
001000000000000001000010001111001010000010000000000000
000000000000000000000000010101000001000110000100000000
001000000000000000000010000000101101000110000000000000
010000000000001000000000000001111010010110100100000000
101000000000000001000000000011001010000010000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000011000000000000000100000000
001000000000000000000000000000100000000001000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011010000100000100000000
001000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000001000000010000000001010000100000100000000
001000001110000001000100000000010000000000000000100000
000000000000000000000000000000001100000100000100000000
001000000000000000000000000000000000000000000000100000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000011000000000111111000101001010000000000
001000000000000000000000001101001001001001010000000001

.logic_tile 7 13
010000000000000000000000011011111111011110100000000000
001000000000000000000011011111101010011101000000000000
001000000000000000000110000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
110000000000001111100010110111100000000000000100000000
111000000000001111100011010000100000000001000000000000
000000000000000101000000001101001110010111110000000000
001000000000000000000000001001001011100111110000000000
000000000000000001100000001000000000000000000100000000
001000000000000000000000000011000000000010000000000000
000000000000000000000010000000001011110000000000000000
001000000000000001000000000000011110110000000000000000
000000000000001001000111000111001100011111110000000000
001000000000000111000010001001001110001111100000000000
000000000000001000000110100000000000000000100100000000
001000000000001001000010000000001111000000000000000000

.logic_tile 8 13
010000000000100111000000000001011000111100000000000000
001000000001010000000011111101001101111100010010000000
001000000000000111000000001111111011001011100000000000
000000000000000000000011100111001100101011010000000000
010000000000000001000111001000000000000000000100000000
011000000110000000000100001001000000000010000000000000
000000000000000001100000001000000000000000000100000000
001000000000000000000000001011000000000010000000000000
000000000000000001000010000000011001111101000000000000
001000001010000000000010001011001110111110000000100000
000010100000000001100010000000000000000000100100000000
001001000000000000100000000000001100000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001010000000000000000000
010000000000000011100000000000000000000000000100000000
101000000000000101100000001011000000000010000000000000

.logic_tile 9 13
010010100000000011100110100000000000000000000100000000
001000000000000000100000000101000000000010000000000000
001000000000001101100110110000000000000000000100000000
000000000000000001000010100001000000000010000000000000
010000000000000011100111110000000000000000100100000000
111000000000000000000010100000001101000000000000000000
000000000000000011100111000000011010000100000100000000
001000000000000000100100000000000000000000000000000000
000000000000000000000000000001101010000010100000000000
001000000000000000000010000000110000000010100000000000
000000000000100000000000000001111001010110100000000000
001000000001000000000000001001011000111110110000000000
000000000000100000000000001001011001110000110000000000
001000000001010000000000001001101000100000100000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000010000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001100000000000000000000000000000000
001000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000000001010000100100000100
000000000000000000000000001011001100100000010001000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100010000000000001001111000000000000
000000000000000000100000000000001011001111000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000000001100000000000000000000010000000011110000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000001100000001100010110001011111110110100100100000
000000000000000111000011010101001111111111110000000000
001000000000000011100000001011011011011110100000000000
000000000000000111000000000001011010101111110000000000
110000000000000001100000001101001111110111110100100000
010000000000000101100010100011011111010111110000000000
000000000000000101000111001001011110111111100100100000
000000000000000101000110101101011100101111010000000000
000000000000001101100000011011101000110111110100000000
000000000000000101000011011111011001010111110000100000
000000000000000101100110100000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000000000000000000110110101011001010111110000000000
000000000000000000000010101111101011011011110000000000
010000000000000000000010011001111111111111100100000010
110000000000000011000010001111011101101111011000000000

.logic_tile 8 14
000000000001000011100010100001000000000000000100000000
000000000000000000000010100000000000000001000001000000
001000000000001000000000001101011000001011100000000000
000000000000000011000010100101111101010111100000000000
110000000000000011100011101111111011011111110000000000
110000000000000000100010101011111000001111100000000000
000000000000001011100010100000011010000100000110000000
000000000001010111000010000000000000000000000000000000
000000000000000101100110101001001011001110000001000000
000000000000000000000000001001111011001111000000000000
000000000000000000000000001101011110000111010000000000
000000000000000000000010000101111001010111100000000000
000000000000000000000011100000000000000000000110000000
000000000000000000000000000101000000000010000000000000
010000000000000000000110110001001011010110110000000000
100000000000000000000010000011111010100010110000000000

.logic_tile 9 14
000000000000000000000010110101111010010100000100000000
000000000000000000000011011001100000010110100010100000
001000000000001000000010100111011101011001010100000000
000000000000001011000011101001111010010110010000000000
010000000000000101000110100101011010010101010110000000
110000000000000101000110101111100000101001010000000000
000000000000000101000000000101100001011111100100000001
000000000000000101000010100101001010010110100000000000
000000000000000000000110001101101100111000100100000000
000000000000000000000100001011011010111001110001000000
000000000000000000000000011000011001101101010100000100
000000000000000000000010011101011010011110100000000100
000000000000000000000110001000011011110000010100000000
000000000000000000000100000001001010110000100010000010
000000000000000000000000001111011101010001110100000000
000000000000000000000000000101111001110100010010000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000000110000010000
001100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000000110000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000001110000110000
000001010000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000010110000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000001
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000011010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000001110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100111000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
010000000000000000
000000000000000000
000000000000011001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000001110000010000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001110000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 r_counter[0]_$glb_clk
.sym 2 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 4 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 6 i_sck$SB_IO_IN_$glb_clk
.sym 7 lvds_clock_buf
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 39 w_rx_09_fifo_data[23]
.sym 40 w_rx_09_fifo_data[21]
.sym 41 w_rx_09_fifo_data[17]
.sym 44 w_rx_09_fifo_data[19]
.sym 49 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 50 w_rx_09_fifo_data[8]
.sym 51 w_rx_09_fifo_data[13]
.sym 52 w_rx_09_fifo_data[6]
.sym 53 w_rx_09_fifo_data[15]
.sym 54 w_rx_09_fifo_data[11]
.sym 64 w_rx_09_fifo_data[19]
.sym 67 w_rx_09_fifo_data[27]
.sym 177 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 178 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 179 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 180 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 181 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 182 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 183 smi_ctrl_ins.int_cnt_24[5]
.sym 184 smi_ctrl_ins.int_cnt_24[4]
.sym 212 w_rx_09_fifo_data[8]
.sym 214 w_rx_09_fifo_data[13]
.sym 216 w_rx_09_fifo_data[6]
.sym 292 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 293 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 294 w_rx_24_fifo_data[10]
.sym 295 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[0]
.sym 296 w_rx_24_fifo_data[12]
.sym 297 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 298 w_rx_24_fifo_data[8]
.sym 346 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 348 i_smi_soe_se$SB_IO_IN
.sym 405 w_rx_24_fifo_data[11]
.sym 406 w_rx_24_fifo_data[13]
.sym 407 w_rx_24_fifo_data[3]
.sym 408 w_rx_24_fifo_data[5]
.sym 409 w_rx_24_fifo_data[4]
.sym 410 w_rx_24_fifo_data[7]
.sym 411 w_rx_24_fifo_data[6]
.sym 412 w_rx_24_fifo_data[9]
.sym 415 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 432 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 440 w_rx_24_fifo_data[10]
.sym 480 $PACKER_VCC_NET
.sym 481 i_smi_a2_SB_LUT4_I1_O[0]
.sym 484 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 485 lvds_clock
.sym 519 w_rx_24_fifo_data[14]
.sym 520 w_rx_24_fifo_data[17]
.sym 521 w_rx_24_fifo_data[15]
.sym 523 w_rx_24_fifo_data[18]
.sym 524 w_rx_24_fifo_data[16]
.sym 525 w_rx_24_fifo_data[2]
.sym 545 w_smi_data_output[3]
.sym 552 w_rx_24_fifo_data[6]
.sym 554 w_rx_24_fifo_data[5]
.sym 633 rx_24_fifo.wr_addr[4]
.sym 637 rx_24_fifo.wr_addr[3]
.sym 638 rx_24_fifo.wr_addr_gray[5]
.sym 639 rx_24_fifo.wr_addr[5]
.sym 642 $PACKER_VCC_NET
.sym 644 w_rx_24_fifo_data[15]
.sym 672 w_rx_24_fifo_data[16]
.sym 674 w_rx_24_fifo_data[2]
.sym 746 w_rx_24_fifo_data[1]
.sym 747 w_rx_24_fifo_data[22]
.sym 748 w_rx_24_fifo_data[28]
.sym 749 w_rx_24_fifo_data[30]
.sym 750 w_rx_24_fifo_data[24]
.sym 751 w_rx_24_fifo_data[20]
.sym 752 w_rx_24_fifo_data[26]
.sym 753 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 775 rx_24_fifo.wr_addr[4]
.sym 779 rx_24_fifo.wr_addr[5]
.sym 783 rx_24_fifo.wr_addr[3]
.sym 792 rx_24_fifo.wr_addr[4]
.sym 830 lvds_clock
.sym 852 lvds_clock
.sym 861 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 862 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 863 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 864 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 865 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 866 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 867 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 871 w_rx_24_fifo_data[28]
.sym 878 i_smi_a1_SB_LUT4_I1_O[3]
.sym 893 w_rx_24_fifo_data[26]
.sym 895 w_rx_24_fifo_data[30]
.sym 906 w_rx_24_fifo_data[1]
.sym 921 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 937 w_rx_24_fifo_data[22]
.sym 940 lvds_clock
.sym 944 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 965 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 974 w_rx_24_fifo_full
.sym 975 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 976 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 977 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 978 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 979 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 980 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 981 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 1007 i_smi_a3$SB_IO_IN
.sym 1024 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 1054 i_smi_a3$SB_IO_IN
.sym 1089 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 1091 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 1092 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 1108 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 1132 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1199 $PACKER_VCC_NET
.sym 1202 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1203 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 1204 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1205 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 1206 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 1207 lvds_rx_24_inst.r_state_if[1]
.sym 1208 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 1209 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 1216 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1236 w_lvds_rx_09_d1
.sym 1241 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1242 w_lvds_rx_09_d0
.sym 1248 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1318 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[1]
.sym 1319 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 1320 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFNESR_D_Q[2]
.sym 1321 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 1322 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 1323 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[0]
.sym 1348 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 1362 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1416 $PACKER_VCC_NET
.sym 1431 w_rx_24_fifo_data[0]
.sym 1435 lvds_rx_24_inst.r_phase_count[0]
.sym 1436 lvds_rx_24_inst.r_phase_count[1]
.sym 1450 $PACKER_VCC_NET
.sym 1463 i_smi_a3$SB_IO_IN
.sym 1497 w_lvds_rx_24_d0
.sym 1510 i_smi_a3$SB_IO_IN
.sym 1592 w_rx_24_fifo_data[0]
.sym 1879 w_rx_09_fifo_data[12]
.sym 1880 w_rx_09_fifo_data[22]
.sym 1881 w_rx_09_fifo_data[26]
.sym 1882 w_rx_09_fifo_data[30]
.sym 1883 w_rx_09_fifo_data[25]
.sym 1884 w_rx_09_fifo_data[24]
.sym 1885 w_rx_09_fifo_data[28]
.sym 1886 w_rx_09_fifo_data[27]
.sym 1901 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1947 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 1954 i_smi_a1_SB_LUT4_I1_O[3]
.sym 1970 w_rx_09_fifo_data[21]
.sym 1974 w_rx_09_fifo_data[19]
.sym 1980 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1983 w_rx_09_fifo_data[15]
.sym 1995 w_rx_09_fifo_data[17]
.sym 2003 w_rx_09_fifo_data[21]
.sym 2004 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2008 w_rx_09_fifo_data[19]
.sym 2009 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2014 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2017 w_rx_09_fifo_data[15]
.sym 2032 w_rx_09_fifo_data[17]
.sym 2035 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2048 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2049 lvds_clock_buf
.sym 2050 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 2066 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 2067 i_smi_a2_SB_LUT4_I1_O[1]
.sym 2068 w_rx_09_fifo_data[9]
.sym 2069 io_pmod[7]$SB_IO_OUT
.sym 2070 w_rx_09_fifo_data[10]
.sym 2075 w_rx_09_fifo_data[23]
.sym 2078 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2079 w_rx_09_fifo_data[21]
.sym 2080 w_rx_09_fifo_data[20]
.sym 2081 w_rx_09_fifo_data[17]
.sym 2116 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2119 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2120 w_rx_09_fifo_data[9]
.sym 2122 w_rx_09_fifo_data[15]
.sym 2124 w_rx_09_fifo_data[11]
.sym 2125 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2128 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2143 w_rx_24_fifo_empty
.sym 2154 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2160 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2165 w_rx_09_fifo_data[6]
.sym 2174 io_pmod[7]$SB_IO_OUT
.sym 2175 w_rx_09_fifo_data[11]
.sym 2178 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2180 w_rx_09_fifo_data[13]
.sym 2181 w_rx_09_fifo_data[9]
.sym 2184 $nextpnr_ICESTORM_LC_17$O
.sym 2186 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2190 $nextpnr_ICESTORM_LC_18$I3
.sym 2192 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2200 $nextpnr_ICESTORM_LC_18$I3
.sym 2203 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2204 w_rx_09_fifo_data[6]
.sym 2210 w_rx_09_fifo_data[11]
.sym 2212 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2215 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2216 io_pmod[7]$SB_IO_OUT
.sym 2222 w_rx_09_fifo_data[13]
.sym 2224 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2227 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2230 w_rx_09_fifo_data[9]
.sym 2231 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2232 lvds_clock_buf
.sym 2233 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 2234 w_smi_data_output[2]
.sym 2235 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 2236 w_smi_data_output[6]
.sym 2237 w_smi_data_output[5]
.sym 2238 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 2239 io_smi_data[0]$SB_IO_OUT
.sym 2240 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 2241 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 2245 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2247 io_pmod[7]$SB_IO_OUT
.sym 2254 io_pmod[5]$SB_IO_OUT
.sym 2257 w_rx_09_fifo_data[7]
.sym 2260 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2261 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2265 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2266 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2267 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2269 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2276 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2288 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 2289 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 2290 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 2291 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[0]
.sym 2293 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 2296 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2297 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2299 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2302 smi_ctrl_ins.int_cnt_24[4]
.sym 2304 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2307 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 2313 i_smi_soe_se$SB_IO_IN
.sym 2314 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2316 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2317 smi_ctrl_ins.int_cnt_24[5]
.sym 2322 smi_ctrl_ins.int_cnt_24[4]
.sym 2326 i_smi_soe_se$SB_IO_IN
.sym 2327 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 2328 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 2329 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 2335 smi_ctrl_ins.int_cnt_24[5]
.sym 2338 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 2340 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2341 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 2344 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 2345 i_smi_soe_se$SB_IO_IN
.sym 2346 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[0]
.sym 2347 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 2351 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2352 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2357 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2359 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2362 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2363 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2366 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2367 r_counter[0]_$glb_clk
.sym 2368 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 2369 w_rx_24_fifo_pull
.sym 2370 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 2371 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 2372 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 2373 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2374 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 2375 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 2376 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 2379 w_rx_24_fifo_data[0]
.sym 2382 w_rx_09_fifo_data[5]
.sym 2383 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2384 io_pmod[5]$SB_IO_OUT
.sym 2386 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 2387 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 2388 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 2389 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 2390 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2392 w_smi_data_output[6]
.sym 2395 w_rx_24_fifo_data[12]
.sym 2396 w_rx_24_fifo_data[9]
.sym 2397 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 2398 w_rx_24_fifo_data[11]
.sym 2399 w_rx_24_fifo_data[8]
.sym 2400 w_rx_24_fifo_data[13]
.sym 2402 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 2403 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 2404 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 2411 w_rx_24_fifo_data[17]
.sym 2425 i_smi_a2_SB_LUT4_I1_O[0]
.sym 2427 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2428 smi_ctrl_ins.int_cnt_24[5]
.sym 2430 $PACKER_VCC_NET
.sym 2434 w_rx_24_fifo_empty
.sym 2435 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2436 w_rx_24_fifo_data[6]
.sym 2437 smi_ctrl_ins.int_cnt_24[4]
.sym 2438 w_rx_24_fifo_pull
.sym 2441 w_rx_24_fifo_data[10]
.sym 2445 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2450 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2453 w_rx_24_fifo_data[8]
.sym 2454 $nextpnr_ICESTORM_LC_0$O
.sym 2456 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2460 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 2462 smi_ctrl_ins.int_cnt_24[4]
.sym 2463 $PACKER_VCC_NET
.sym 2464 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2468 $PACKER_VCC_NET
.sym 2469 smi_ctrl_ins.int_cnt_24[5]
.sym 2470 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 2473 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2476 w_rx_24_fifo_data[8]
.sym 2479 smi_ctrl_ins.int_cnt_24[5]
.sym 2480 w_rx_24_fifo_empty
.sym 2481 smi_ctrl_ins.int_cnt_24[4]
.sym 2482 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2485 w_rx_24_fifo_data[10]
.sym 2487 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2492 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 2493 w_rx_24_fifo_pull
.sym 2494 i_smi_a2_SB_LUT4_I1_O[0]
.sym 2497 w_rx_24_fifo_data[6]
.sym 2499 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2501 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2502 lvds_clock_buf
.sym 2503 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 2504 w_smi_data_output[3]
.sym 2505 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2506 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 2507 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2508 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2509 w_smi_data_output[4]
.sym 2510 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2511 w_smi_data_output[7]
.sym 2516 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2518 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 2520 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2521 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 2523 w_rx_24_fifo_pull
.sym 2524 rx_09_fifo.rd_addr[7]
.sym 2527 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2528 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2529 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2531 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2534 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2537 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2541 w_rx_24_fifo_data[1]
.sym 2546 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 2561 w_rx_24_fifo_data[4]
.sym 2562 w_rx_24_fifo_data[7]
.sym 2564 w_rx_24_fifo_data[9]
.sym 2571 w_rx_24_fifo_data[2]
.sym 2573 w_rx_24_fifo_data[11]
.sym 2575 w_rx_24_fifo_data[3]
.sym 2576 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2578 w_rx_24_fifo_data[1]
.sym 2581 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2584 w_rx_24_fifo_data[5]
.sym 2591 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2593 w_rx_24_fifo_data[9]
.sym 2597 w_rx_24_fifo_data[11]
.sym 2598 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2603 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2605 w_rx_24_fifo_data[1]
.sym 2610 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2611 w_rx_24_fifo_data[3]
.sym 2615 w_rx_24_fifo_data[2]
.sym 2617 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2622 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2623 w_rx_24_fifo_data[5]
.sym 2627 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2628 w_rx_24_fifo_data[4]
.sym 2632 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2634 w_rx_24_fifo_data[7]
.sym 2636 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2637 lvds_clock_buf
.sym 2638 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 2639 w_rx_24_fifo_data[23]
.sym 2640 w_rx_24_fifo_data[25]
.sym 2641 w_rx_24_fifo_data[29]
.sym 2642 w_rx_24_fifo_data[31]
.sym 2643 w_rx_24_fifo_data[19]
.sym 2644 w_rx_24_fifo_data[27]
.sym 2645 w_rx_24_fifo_data[21]
.sym 2646 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 2653 w_rx_24_fifo_data[7]
.sym 2656 w_smi_data_output[7]
.sym 2657 w_rx_24_fifo_data[3]
.sym 2658 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 2659 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 2660 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2661 w_rx_24_fifo_data[4]
.sym 2662 rx_24_fifo.wr_addr[5]
.sym 2663 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2665 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2667 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2670 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2672 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2674 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2675 w_rx_24_fifo_empty
.sym 2679 w_lvds_rx_24_d0
.sym 2680 rx_24_fifo.wr_addr[5]
.sym 2682 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 2684 rx_24_fifo.wr_addr[4]
.sym 2686 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2694 w_rx_24_fifo_data[15]
.sym 2697 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2701 w_rx_24_fifo_data[13]
.sym 2703 w_rx_24_fifo_data[12]
.sym 2708 w_rx_24_fifo_data[14]
.sym 2710 w_rx_24_fifo_data[0]
.sym 2713 w_rx_24_fifo_data[16]
.sym 2727 w_rx_24_fifo_data[12]
.sym 2728 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2733 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2734 w_rx_24_fifo_data[15]
.sym 2738 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2739 w_rx_24_fifo_data[13]
.sym 2750 w_rx_24_fifo_data[16]
.sym 2752 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2755 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2758 w_rx_24_fifo_data[14]
.sym 2761 w_rx_24_fifo_data[0]
.sym 2762 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2771 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2772 lvds_clock_buf
.sym 2773 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 2774 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2775 rx_24_fifo.wr_addr_gray_rd[7]
.sym 2776 w_rx_24_fifo_data[18]
.sym 2778 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2779 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2780 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2781 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2785 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 2786 w_rx_24_fifo_data[14]
.sym 2787 rx_24_fifo.rd_addr[6]
.sym 2790 $PACKER_VCC_NET
.sym 2791 rx_24_fifo.rd_addr[0]
.sym 2795 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2798 rx_24_fifo.wr_addr[3]
.sym 2801 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2802 rx_24_fifo.wr_addr[5]
.sym 2803 w_rx_24_fifo_data[18]
.sym 2804 w_rx_24_fifo_push
.sym 2806 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2807 rx_24_fifo.wr_addr[7]
.sym 2808 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 2810 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2820 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2829 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 2844 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2845 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2855 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2857 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2863 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2885 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2890 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2891 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2898 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2906 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 2907 lvds_clock_buf
.sym 2908 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 2910 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 2911 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 2912 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[3]
.sym 2913 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 2914 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 2915 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 2916 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 2923 rx_24_fifo.wr_addr_gray[5]
.sym 2930 w_rx_24_fifo_data[17]
.sym 2931 rx_24_fifo.wr_addr[3]
.sym 2936 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 2938 rx_24_fifo.rd_addr[7]
.sym 2940 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 2945 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 2968 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2970 w_lvds_rx_24_d0
.sym 2971 w_rx_24_fifo_data[22]
.sym 2973 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 2975 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2976 w_rx_24_fifo_data[26]
.sym 2983 w_rx_24_fifo_data[20]
.sym 2984 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2987 w_rx_24_fifo_data[18]
.sym 2988 w_rx_24_fifo_data[28]
.sym 2990 w_rx_24_fifo_data[24]
.sym 2995 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2998 w_lvds_rx_24_d0
.sym 3003 w_rx_24_fifo_data[20]
.sym 3004 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3009 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3010 w_rx_24_fifo_data[26]
.sym 3013 w_rx_24_fifo_data[28]
.sym 3014 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3019 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3021 w_rx_24_fifo_data[22]
.sym 3026 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3028 w_rx_24_fifo_data[18]
.sym 3032 w_rx_24_fifo_data[24]
.sym 3033 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3038 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3040 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3041 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3042 lvds_clock_buf
.sym 3043 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 3044 rx_24_fifo.wr_addr_gray[6]
.sym 3045 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 3046 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 3047 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3048 rx_24_fifo.wr_addr[7]
.sym 3049 rx_24_fifo.wr_addr[2]
.sym 3050 rx_24_fifo.wr_addr[6]
.sym 3051 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 3057 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3059 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[3]
.sym 3060 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3064 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3066 w_rx_24_fifo_data[24]
.sym 3067 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 3075 w_rx_24_fifo_data[20]
.sym 3078 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 3080 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3085 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3086 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3087 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3097 rx_24_fifo.wr_addr[4]
.sym 3106 rx_24_fifo.wr_addr[3]
.sym 3110 rx_24_fifo.wr_addr[5]
.sym 3115 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 3118 rx_24_fifo.wr_addr[2]
.sym 3119 rx_24_fifo.wr_addr[6]
.sym 3122 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 3123 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 3125 rx_24_fifo.wr_addr[7]
.sym 3129 $nextpnr_ICESTORM_LC_11$O
.sym 3131 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 3135 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3137 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 3139 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 3141 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3143 rx_24_fifo.wr_addr[2]
.sym 3145 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3147 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3149 rx_24_fifo.wr_addr[3]
.sym 3151 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3153 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3156 rx_24_fifo.wr_addr[4]
.sym 3157 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3159 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3161 rx_24_fifo.wr_addr[5]
.sym 3163 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3165 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3168 rx_24_fifo.wr_addr[6]
.sym 3169 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3172 rx_24_fifo.wr_addr[7]
.sym 3175 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3179 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 3180 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3181 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3182 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 3183 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3184 rx_24_fifo.rd_addr_gray_wr[7]
.sym 3185 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3186 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 3188 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 3192 w_rx_24_fifo_empty
.sym 3198 rx_24_fifo.wr_addr_gray[6]
.sym 3203 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 3204 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3206 w_rx_24_fifo_push
.sym 3207 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3209 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3211 w_rx_24_fifo_full
.sym 3213 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3217 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3219 w_lvds_rx_24_d0
.sym 3234 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 3236 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3237 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3239 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 3241 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 3242 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 3243 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3245 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 3246 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 3247 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 3251 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 3253 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 3254 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3257 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3258 w_rx_24_fifo_push
.sym 3266 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 3267 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 3268 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 3272 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 3274 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3279 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 3280 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 3283 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3284 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3289 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3291 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3296 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3297 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 3302 w_rx_24_fifo_push
.sym 3303 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3307 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 3308 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 3309 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 3310 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 3312 lvds_clock_buf
.sym 3313 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 3314 rx_24_fifo.wr_addr_gray[4]
.sym 3315 rx_24_fifo.wr_addr_gray[3]
.sym 3316 rx_24_fifo.wr_addr_gray[1]
.sym 3317 rx_24_fifo.wr_addr_gray[0]
.sym 3318 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3319 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 3320 rx_24_fifo.wr_addr_gray[2]
.sym 3326 w_rx_24_fifo_full
.sym 3327 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 3338 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 3344 w_rx_24_fifo_push
.sym 3347 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3372 w_lvds_rx_09_d1
.sym 3375 w_lvds_rx_09_d0
.sym 3376 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3383 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3385 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3387 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3392 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3407 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3418 w_lvds_rx_09_d1
.sym 3419 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3420 w_lvds_rx_09_d0
.sym 3421 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3424 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3446 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3447 lvds_clock_buf
.sym 3448 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 3449 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3450 w_rx_24_fifo_push
.sym 3451 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3452 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3453 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 3454 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3455 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 3456 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[1]
.sym 3458 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3462 rx_24_fifo.wr_addr_gray[2]
.sym 3464 rx_24_fifo.wr_addr_gray[0]
.sym 3465 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3469 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3470 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3471 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3478 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3481 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3503 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3504 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3507 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3511 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3512 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3513 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 3518 w_lvds_rx_24_d0
.sym 3519 w_lvds_rx_24_d1
.sym 3522 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3523 lvds_rx_24_inst.r_state_if[1]
.sym 3525 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3527 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3531 lvds_rx_24_inst.r_state_if[1]
.sym 3533 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[1]
.sym 3535 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 3536 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3537 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3538 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3541 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3548 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3549 lvds_rx_24_inst.r_state_if[1]
.sym 3554 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 3556 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[1]
.sym 3559 lvds_rx_24_inst.r_state_if[1]
.sym 3561 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3566 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3571 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3573 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3574 lvds_rx_24_inst.r_state_if[1]
.sym 3577 w_lvds_rx_24_d1
.sym 3578 lvds_rx_24_inst.r_state_if[1]
.sym 3579 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3580 w_lvds_rx_24_d0
.sym 3581 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3582 lvds_clock_buf
.sym 3583 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 3585 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3586 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3587 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3588 lvds_rx_09_inst.r_phase_count[0]
.sym 3589 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3590 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3591 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3597 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3607 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3611 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3639 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[1]
.sym 3640 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3641 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFNESR_D_Q[2]
.sym 3642 $PACKER_VCC_NET
.sym 3643 lvds_rx_24_inst.r_phase_count[1]
.sym 3644 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[1]
.sym 3647 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3649 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3650 lvds_rx_24_inst.r_phase_count[0]
.sym 3651 lvds_rx_24_inst.r_phase_count[1]
.sym 3652 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[0]
.sym 3664 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3667 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3669 $nextpnr_ICESTORM_LC_7$O
.sym 3672 lvds_rx_24_inst.r_phase_count[0]
.sym 3675 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3677 lvds_rx_24_inst.r_phase_count[1]
.sym 3678 $PACKER_VCC_NET
.sym 3682 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[1]
.sym 3683 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3684 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[0]
.sym 3685 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3688 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3689 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFNESR_D_Q[2]
.sym 3690 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3691 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[1]
.sym 3694 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[0]
.sym 3695 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3696 lvds_rx_24_inst.r_phase_count[0]
.sym 3697 lvds_rx_24_inst.r_phase_count[1]
.sym 3700 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[1]
.sym 3701 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[1]
.sym 3702 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3703 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFNESR_D_Q[2]
.sym 3707 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3709 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3712 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3713 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[1]
.sym 3714 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[1]
.sym 3715 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFNESR_D_Q[2]
.sym 3716 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3717 lvds_clock_buf
.sym 3718 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 3720 lvds_rx_09_inst.r_phase_count[1]
.sym 3737 i_smi_a2$SB_IO_IN
.sym 3740 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3760 i_smi_a2$SB_IO_IN
.sym 3784 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFNESR_D_Q[2]
.sym 3786 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3793 w_lvds_rx_24_d1
.sym 3795 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3811 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3813 w_lvds_rx_24_d1
.sym 3837 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3842 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFNESR_D_Q[2]
.sym 3851 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3852 lvds_clock_buf
.sym 3853 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 4013 o_shdn_tx_lna$SB_IO_OUT
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4237 w_rx_09_fifo_pulled_data[16]
.sym 4238 w_rx_09_fifo_pulled_data[17]
.sym 4239 w_rx_09_fifo_pulled_data[18]
.sym 4240 w_rx_09_fifo_pulled_data[19]
.sym 4241 w_rx_09_fifo_pulled_data[20]
.sym 4242 w_rx_09_fifo_pulled_data[21]
.sym 4243 w_rx_09_fifo_pulled_data[22]
.sym 4244 w_rx_09_fifo_pulled_data[23]
.sym 4249 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4279 w_rx_09_fifo_data[23]
.sym 4285 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4288 w_rx_09_fifo_data[22]
.sym 4292 w_rx_09_fifo_data[24]
.sym 4293 w_rx_09_fifo_data[20]
.sym 4294 w_rx_09_fifo_data[10]
.sym 4299 w_rx_09_fifo_data[25]
.sym 4301 w_rx_09_fifo_data[28]
.sym 4305 w_rx_09_fifo_data[26]
.sym 4312 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4314 w_rx_09_fifo_data[10]
.sym 4318 w_rx_09_fifo_data[20]
.sym 4321 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4324 w_rx_09_fifo_data[24]
.sym 4326 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4331 w_rx_09_fifo_data[28]
.sym 4333 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4336 w_rx_09_fifo_data[23]
.sym 4338 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4343 w_rx_09_fifo_data[22]
.sym 4345 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4348 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4349 w_rx_09_fifo_data[26]
.sym 4355 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4357 w_rx_09_fifo_data[25]
.sym 4358 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4359 lvds_clock_buf
.sym 4360 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 4365 w_rx_09_fifo_pulled_data[24]
.sym 4366 w_rx_09_fifo_pulled_data[25]
.sym 4367 w_rx_09_fifo_pulled_data[26]
.sym 4368 w_rx_09_fifo_pulled_data[27]
.sym 4369 w_rx_09_fifo_pulled_data[28]
.sym 4370 w_rx_09_fifo_pulled_data[29]
.sym 4371 w_rx_09_fifo_pulled_data[30]
.sym 4372 w_rx_09_fifo_pulled_data[31]
.sym 4377 w_rx_09_fifo_data[12]
.sym 4378 rx_09_fifo.wr_addr[2]
.sym 4382 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 4384 rx_09_fifo.wr_addr[6]
.sym 4390 w_rx_09_fifo_data[12]
.sym 4406 $PACKER_VCC_NET
.sym 4407 w_smi_data_output[2]
.sym 4410 $PACKER_VCC_NET
.sym 4414 rx_09_fifo.rd_addr[1]
.sym 4415 w_rx_09_fifo_pulled_data[16]
.sym 4416 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4417 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4418 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4419 w_rx_24_fifo_pull
.sym 4420 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4421 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4422 rx_09_fifo.wr_addr[2]
.sym 4425 rx_09_fifo.wr_addr[4]
.sym 4426 w_rx_09_fifo_data[10]
.sym 4427 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 4428 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4431 rx_09_fifo.wr_addr[3]
.sym 4443 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 4445 w_rx_09_fifo_data[8]
.sym 4453 io_pmod[5]$SB_IO_OUT
.sym 4454 w_rx_09_fifo_data[7]
.sym 4458 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4465 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 4467 $PACKER_VCC_NET
.sym 4468 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4472 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4474 $nextpnr_ICESTORM_LC_2$O
.sym 4476 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 4480 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 4482 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4486 $nextpnr_ICESTORM_LC_3$I3
.sym 4488 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4492 $nextpnr_ICESTORM_LC_3$COUT
.sym 4494 $PACKER_VCC_NET
.sym 4496 $nextpnr_ICESTORM_LC_3$I3
.sym 4500 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 4502 $nextpnr_ICESTORM_LC_3$COUT
.sym 4505 w_rx_09_fifo_data[7]
.sym 4507 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4513 io_pmod[5]$SB_IO_OUT
.sym 4514 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4517 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4519 w_rx_09_fifo_data[8]
.sym 4521 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4522 lvds_clock_buf
.sym 4523 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 4524 w_rx_09_fifo_pulled_data[0]
.sym 4525 w_rx_09_fifo_pulled_data[1]
.sym 4526 w_rx_09_fifo_pulled_data[2]
.sym 4527 w_rx_09_fifo_pulled_data[3]
.sym 4528 w_rx_09_fifo_pulled_data[4]
.sym 4529 w_rx_09_fifo_pulled_data[5]
.sym 4530 w_rx_09_fifo_pulled_data[6]
.sym 4531 w_rx_09_fifo_pulled_data[7]
.sym 4536 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 4538 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 4540 rx_09_fifo.rd_addr[7]
.sym 4543 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 4544 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 4546 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 4549 w_rx_09_fifo_pull
.sym 4551 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 4552 w_rx_09_fifo_pulled_data[28]
.sym 4553 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4556 w_rx_09_fifo_data[12]
.sym 4557 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 4559 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 4565 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 4566 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 4567 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 4568 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4569 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4570 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4571 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 4572 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 4573 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 4574 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 4575 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4576 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 4577 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 4578 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 4579 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4580 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4581 w_rx_09_fifo_pulled_data[16]
.sym 4582 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4583 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4586 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4587 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4588 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 4589 w_rx_09_fifo_pulled_data[0]
.sym 4592 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4598 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4599 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 4600 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 4601 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4604 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4610 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 4611 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4612 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4613 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 4616 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 4617 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 4618 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4619 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4622 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4623 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4624 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4625 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 4628 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 4629 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 4630 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4631 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 4634 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4635 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4636 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4637 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4640 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4641 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4642 w_rx_09_fifo_pulled_data[0]
.sym 4643 w_rx_09_fifo_pulled_data[16]
.sym 4644 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 4645 r_counter[0]_$glb_clk
.sym 4647 w_rx_09_fifo_pulled_data[8]
.sym 4648 w_rx_09_fifo_pulled_data[9]
.sym 4649 w_rx_09_fifo_pulled_data[10]
.sym 4650 w_rx_09_fifo_pulled_data[11]
.sym 4651 w_rx_09_fifo_pulled_data[12]
.sym 4652 w_rx_09_fifo_pulled_data[13]
.sym 4653 w_rx_09_fifo_pulled_data[14]
.sym 4654 w_rx_09_fifo_pulled_data[15]
.sym 4655 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 4660 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4661 io_smi_data[0]$SB_IO_OUT
.sym 4664 rx_09_fifo.wr_addr[5]
.sym 4665 i_smi_soe_se$SB_IO_IN
.sym 4667 w_smi_data_output[5]
.sym 4669 io_pmod[1]$SB_IO_OUT
.sym 4672 w_rx_09_fifo_data[13]
.sym 4673 w_rx_24_fifo_data[0]
.sym 4674 w_rx_09_fifo_data[6]
.sym 4676 w_rx_24_fifo_data[2]
.sym 4679 w_rx_24_fifo_pull
.sym 4682 w_rx_24_fifo_pulled_data[13]
.sym 4688 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 4689 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4690 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4691 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4692 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4693 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4694 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 4696 w_rx_09_fifo_pulled_data[0]
.sym 4697 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4698 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4699 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4700 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 4701 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4702 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 4703 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4705 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4706 w_rx_24_fifo_pulled_data[2]
.sym 4708 w_rx_09_fifo_pulled_data[12]
.sym 4709 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4711 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4712 w_rx_09_fifo_pulled_data[28]
.sym 4713 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4714 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4715 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 4716 w_rx_24_fifo_pulled_data[10]
.sym 4717 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4721 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4727 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4728 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4729 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4730 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4733 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4734 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4735 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4736 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4739 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 4740 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 4741 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4742 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 4745 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4746 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4747 w_rx_24_fifo_pulled_data[2]
.sym 4748 w_rx_24_fifo_pulled_data[10]
.sym 4751 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4752 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4753 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4754 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4757 w_rx_09_fifo_pulled_data[12]
.sym 4758 w_rx_09_fifo_pulled_data[28]
.sym 4759 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4760 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 4763 w_rx_09_fifo_pulled_data[0]
.sym 4764 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4765 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4767 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 4768 r_counter[0]_$glb_clk
.sym 4769 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 4770 w_rx_24_fifo_pulled_data[0]
.sym 4771 w_rx_24_fifo_pulled_data[1]
.sym 4772 w_rx_24_fifo_pulled_data[2]
.sym 4773 w_rx_24_fifo_pulled_data[3]
.sym 4774 w_rx_24_fifo_pulled_data[4]
.sym 4775 w_rx_24_fifo_pulled_data[5]
.sym 4776 w_rx_24_fifo_pulled_data[6]
.sym 4777 w_rx_24_fifo_pulled_data[7]
.sym 4783 w_rx_09_fifo_data[11]
.sym 4784 i_smi_soe_se$SB_IO_IN
.sym 4785 w_rx_09_fifo_data[15]
.sym 4786 w_rx_09_fifo_data[9]
.sym 4787 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4788 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 4790 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 4792 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 4795 rx_24_fifo.rd_addr[5]
.sym 4796 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4797 rx_09_fifo.rd_addr[1]
.sym 4798 rx_24_fifo.wr_addr[6]
.sym 4799 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 4801 rx_24_fifo.wr_addr[3]
.sym 4802 w_rx_24_fifo_pulled_data[10]
.sym 4803 rx_24_fifo.wr_addr[4]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4814 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 4816 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 4817 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 4818 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 4819 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 4820 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4821 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 4822 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4825 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4826 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4828 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4829 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 4830 w_rx_24_fifo_pulled_data[11]
.sym 4831 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4832 w_rx_24_fifo_pulled_data[5]
.sym 4833 w_rx_24_fifo_pulled_data[6]
.sym 4834 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4835 w_rx_24_fifo_pulled_data[0]
.sym 4836 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4837 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4838 w_rx_24_fifo_pulled_data[3]
.sym 4840 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4841 w_rx_24_fifo_pulled_data[14]
.sym 4842 w_rx_24_fifo_pulled_data[13]
.sym 4844 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4845 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 4846 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4847 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 4850 w_rx_24_fifo_pulled_data[0]
.sym 4852 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4853 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4856 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4857 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4858 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4859 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4862 w_rx_24_fifo_pulled_data[5]
.sym 4863 w_rx_24_fifo_pulled_data[13]
.sym 4864 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4865 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4868 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4869 w_rx_24_fifo_pulled_data[14]
.sym 4870 w_rx_24_fifo_pulled_data[6]
.sym 4871 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4874 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4875 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 4876 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 4877 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4880 w_rx_24_fifo_pulled_data[3]
.sym 4881 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4882 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4883 w_rx_24_fifo_pulled_data[11]
.sym 4886 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 4887 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4888 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 4889 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4890 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 4891 r_counter[0]_$glb_clk
.sym 4893 w_rx_24_fifo_pulled_data[8]
.sym 4894 w_rx_24_fifo_pulled_data[9]
.sym 4895 w_rx_24_fifo_pulled_data[10]
.sym 4896 w_rx_24_fifo_pulled_data[11]
.sym 4897 w_rx_24_fifo_pulled_data[12]
.sym 4898 w_rx_24_fifo_pulled_data[13]
.sym 4899 w_rx_24_fifo_pulled_data[14]
.sym 4900 w_rx_24_fifo_pulled_data[15]
.sym 4905 w_rx_24_fifo_push
.sym 4906 rx_24_fifo.wr_addr[7]
.sym 4907 w_smi_data_output[4]
.sym 4909 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4910 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4912 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4913 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4915 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4916 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 4918 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4919 w_rx_24_fifo_data[27]
.sym 4920 w_rx_24_fifo_data[1]
.sym 4922 w_rx_24_fifo_pull
.sym 4924 rx_24_fifo.wr_addr_gray_rd[7]
.sym 4926 w_rx_24_fifo_push
.sym 4927 w_rx_24_fifo_data[25]
.sym 4935 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4939 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4940 w_rx_24_fifo_data[21]
.sym 4943 w_rx_24_fifo_data[17]
.sym 4944 w_rx_24_fifo_data[29]
.sym 4946 w_rx_24_fifo_data[19]
.sym 4947 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4950 w_rx_24_fifo_data[23]
.sym 4955 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4959 w_rx_24_fifo_data[25]
.sym 4963 w_rx_24_fifo_data[27]
.sym 4965 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4969 w_rx_24_fifo_data[21]
.sym 4970 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4973 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4976 w_rx_24_fifo_data[23]
.sym 4980 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4981 w_rx_24_fifo_data[27]
.sym 4985 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4987 w_rx_24_fifo_data[29]
.sym 4991 w_rx_24_fifo_data[17]
.sym 4992 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4997 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4998 w_rx_24_fifo_data[25]
.sym 5004 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5006 w_rx_24_fifo_data[19]
.sym 5009 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 5010 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5011 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5012 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 5013 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5014 lvds_clock_buf
.sym 5015 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 5016 w_rx_24_fifo_pulled_data[16]
.sym 5017 w_rx_24_fifo_pulled_data[17]
.sym 5018 w_rx_24_fifo_pulled_data[18]
.sym 5019 w_rx_24_fifo_pulled_data[19]
.sym 5020 w_rx_24_fifo_pulled_data[20]
.sym 5021 w_rx_24_fifo_pulled_data[21]
.sym 5022 w_rx_24_fifo_pulled_data[22]
.sym 5023 w_rx_24_fifo_pulled_data[23]
.sym 5030 w_rx_24_fifo_data[11]
.sym 5034 rx_24_fifo.rd_addr[7]
.sym 5036 w_rx_24_fifo_data[13]
.sym 5037 w_rx_24_fifo_data[8]
.sym 5038 w_rx_24_fifo_data[9]
.sym 5039 w_rx_24_fifo_data[12]
.sym 5041 w_rx_24_fifo_data[29]
.sym 5042 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 5043 w_rx_24_fifo_data[31]
.sym 5044 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 5048 rx_24_fifo.wr_addr[7]
.sym 5050 rx_24_fifo.wr_addr[2]
.sym 5059 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5060 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5073 rx_24_fifo.wr_addr[7]
.sym 5075 w_rx_24_fifo_pulled_data[18]
.sym 5076 w_rx_24_fifo_pulled_data[19]
.sym 5077 w_rx_24_fifo_data[18]
.sym 5078 w_rx_24_fifo_pulled_data[21]
.sym 5079 w_rx_24_fifo_pulled_data[22]
.sym 5080 w_rx_24_fifo_pulled_data[31]
.sym 5083 w_rx_24_fifo_pulled_data[26]
.sym 5084 w_rx_24_fifo_pulled_data[27]
.sym 5086 w_rx_24_fifo_pulled_data[29]
.sym 5087 w_rx_24_fifo_pulled_data[30]
.sym 5088 w_rx_24_fifo_pulled_data[23]
.sym 5090 w_rx_24_fifo_pulled_data[18]
.sym 5091 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5092 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5093 w_rx_24_fifo_pulled_data[26]
.sym 5099 rx_24_fifo.wr_addr[7]
.sym 5104 w_rx_24_fifo_data[18]
.sym 5114 w_rx_24_fifo_pulled_data[22]
.sym 5115 w_rx_24_fifo_pulled_data[30]
.sym 5116 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5117 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5120 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5121 w_rx_24_fifo_pulled_data[23]
.sym 5122 w_rx_24_fifo_pulled_data[31]
.sym 5123 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5126 w_rx_24_fifo_pulled_data[27]
.sym 5127 w_rx_24_fifo_pulled_data[19]
.sym 5128 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5129 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5132 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5133 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5134 w_rx_24_fifo_pulled_data[21]
.sym 5135 w_rx_24_fifo_pulled_data[29]
.sym 5137 r_counter[0]_$glb_clk
.sym 5139 w_rx_24_fifo_pulled_data[24]
.sym 5140 w_rx_24_fifo_pulled_data[25]
.sym 5141 w_rx_24_fifo_pulled_data[26]
.sym 5142 w_rx_24_fifo_pulled_data[27]
.sym 5143 w_rx_24_fifo_pulled_data[28]
.sym 5144 w_rx_24_fifo_pulled_data[29]
.sym 5145 w_rx_24_fifo_pulled_data[30]
.sym 5146 w_rx_24_fifo_pulled_data[31]
.sym 5154 w_rx_24_fifo_data[20]
.sym 5163 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5164 w_rx_24_fifo_data[0]
.sym 5166 w_rx_24_fifo_data[16]
.sym 5167 w_rx_24_fifo_pull
.sym 5173 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5181 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 5184 rx_24_fifo.wr_addr[7]
.sym 5185 rx_24_fifo.wr_addr[2]
.sym 5189 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 5194 rx_24_fifo.wr_addr[6]
.sym 5195 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5200 rx_24_fifo.wr_addr[3]
.sym 5201 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5202 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 5204 rx_24_fifo.wr_addr[4]
.sym 5206 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5210 rx_24_fifo.wr_addr[5]
.sym 5212 $nextpnr_ICESTORM_LC_6$O
.sym 5214 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 5218 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 5221 rx_24_fifo.wr_addr[2]
.sym 5222 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 5224 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 5227 rx_24_fifo.wr_addr[3]
.sym 5228 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 5230 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 5233 rx_24_fifo.wr_addr[4]
.sym 5234 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 5236 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 5238 rx_24_fifo.wr_addr[5]
.sym 5240 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 5242 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 5245 rx_24_fifo.wr_addr[6]
.sym 5246 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 5251 rx_24_fifo.wr_addr[7]
.sym 5252 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 5255 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5256 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 5257 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5258 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5275 i_smi_a1_SB_LUT4_I1_O[3]
.sym 5279 rx_24_fifo.rd_addr[0]
.sym 5281 i_smi_a1_SB_LUT4_I1_O[3]
.sym 5284 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5285 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 5288 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5289 rx_24_fifo.rd_addr[6]
.sym 5290 rx_24_fifo.wr_addr[6]
.sym 5291 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 5293 rx_24_fifo.rd_addr[5]
.sym 5294 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 5304 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 5305 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 5307 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5308 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5312 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5313 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5314 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5315 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5317 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5318 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5329 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 5336 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5339 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5342 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 5351 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 5354 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5355 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5356 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5357 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5360 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5367 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 5373 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5378 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5380 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5381 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5382 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5383 lvds_clock_buf
.sym 5384 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 5403 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5411 w_rx_24_fifo_push
.sym 5416 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 5417 i_smi_a2_SB_LUT4_I1_O[0]
.sym 5419 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[1]
.sym 5426 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5427 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 5428 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5429 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5430 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5433 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5434 w_rx_24_fifo_full
.sym 5435 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5436 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 5438 rx_24_fifo.rd_addr[7]
.sym 5439 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 5441 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 5444 w_rx_24_fifo_push
.sym 5445 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5447 rx_24_fifo.rd_addr_gray_wr[7]
.sym 5449 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 5450 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 5451 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 5452 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 5453 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5454 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5455 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5456 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5459 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5460 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5461 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5462 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5467 rx_24_fifo.rd_addr_gray_wr[7]
.sym 5472 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5477 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 5478 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 5479 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 5480 w_rx_24_fifo_push
.sym 5483 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5484 w_rx_24_fifo_full
.sym 5485 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5486 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5491 rx_24_fifo.rd_addr[7]
.sym 5495 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 5496 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 5497 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5498 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5501 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 5502 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 5503 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 5504 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5506 lvds_clock_buf
.sym 5516 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5529 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5540 rx_24_fifo.wr_addr_gray[4]
.sym 5551 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5552 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 5555 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 5559 i_smi_a1_SB_LUT4_I1_O[3]
.sym 5560 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 5561 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 5566 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5568 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5569 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5574 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 5576 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 5579 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[1]
.sym 5583 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5589 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5594 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 5596 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 5600 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 5601 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 5607 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 5608 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 5609 i_smi_a1_SB_LUT4_I1_O[3]
.sym 5612 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5613 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5614 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[1]
.sym 5615 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 5619 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5628 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5629 lvds_clock_buf
.sym 5630 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 5647 rx_24_fifo.wr_addr_gray[3]
.sym 5649 rx_24_fifo.wr_addr_gray[1]
.sym 5660 w_rx_24_fifo_data[0]
.sym 5665 w_rx_24_fifo_push
.sym 5673 w_rx_24_fifo_full
.sym 5675 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 5676 i_smi_a1_SB_LUT4_I1_O[3]
.sym 5678 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5681 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5683 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 5685 lvds_rx_24_inst.r_state_if[1]
.sym 5686 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5687 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[1]
.sym 5689 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5692 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5693 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5697 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5705 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5707 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5712 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[1]
.sym 5713 w_rx_24_fifo_full
.sym 5717 i_smi_a1_SB_LUT4_I1_O[3]
.sym 5719 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5720 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5723 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5724 i_smi_a1_SB_LUT4_I1_O[3]
.sym 5726 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5729 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5730 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 5731 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5732 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5736 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5737 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 5738 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5741 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5742 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 5743 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5744 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5748 lvds_rx_24_inst.r_state_if[1]
.sym 5750 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5751 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 5752 lvds_clock_buf
.sym 5753 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 5766 i_smi_a1_SB_LUT4_I1_O[2]
.sym 5768 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5774 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5796 lvds_rx_09_inst.r_phase_count[1]
.sym 5797 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 5799 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 5800 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 5801 $PACKER_VCC_NET
.sym 5802 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 5803 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5805 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5808 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5812 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 5815 lvds_rx_09_inst.r_phase_count[0]
.sym 5817 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5821 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 5823 lvds_rx_09_inst.r_phase_count[0]
.sym 5827 $nextpnr_ICESTORM_LC_4$O
.sym 5829 lvds_rx_09_inst.r_phase_count[0]
.sym 5833 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5835 $PACKER_VCC_NET
.sym 5836 lvds_rx_09_inst.r_phase_count[1]
.sym 5837 lvds_rx_09_inst.r_phase_count[0]
.sym 5840 $PACKER_VCC_NET
.sym 5841 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 5843 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5846 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 5848 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 5854 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5858 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 5859 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 5860 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5861 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5865 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5866 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5870 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 5871 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 5872 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5873 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5874 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 5875 lvds_clock_buf
.sym 5876 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 5933 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 5960 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 6013 o_shdn_tx_lna$SB_IO_OUT
.sym 6018 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6312 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 w_rx_09_fifo_data[7]
.sym 6347 w_rx_09_fifo_data[16]
.sym 6348 w_rx_09_fifo_data[29]
.sym 6349 w_rx_09_fifo_data[20]
.sym 6350 w_rx_09_fifo_data[5]
.sym 6351 w_rx_09_fifo_data[18]
.sym 6352 w_rx_09_fifo_data[14]
.sym 6353 w_rx_09_fifo_data[31]
.sym 6386 rx_09_fifo.wr_addr[6]
.sym 6387 w_rx_09_fifo_data[22]
.sym 6390 rx_09_fifo.wr_addr[2]
.sym 6392 w_rx_09_fifo_data[19]
.sym 6397 $PACKER_VCC_NET
.sym 6398 rx_09_fifo.wr_addr[5]
.sym 6399 io_pmod[1]$SB_IO_OUT
.sym 6400 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 6402 w_rx_09_fifo_data[23]
.sym 6403 w_rx_09_fifo_data[16]
.sym 6404 w_rx_09_fifo_data[21]
.sym 6405 w_rx_09_fifo_data[20]
.sym 6406 w_rx_09_fifo_data[17]
.sym 6407 w_rx_09_fifo_data[18]
.sym 6408 $PACKER_VCC_NET
.sym 6409 rx_09_fifo.wr_addr[3]
.sym 6411 rx_09_fifo.wr_addr[4]
.sym 6412 rx_09_fifo.wr_addr[7]
.sym 6414 $PACKER_VCC_NET
.sym 6417 rx_09_fifo.wr_addr[0]
.sym 6422 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 6423 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 6424 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6425 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6426 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6427 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6428 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 6429 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6430 $PACKER_VCC_NET
.sym 6431 $PACKER_VCC_NET
.sym 6432 $PACKER_VCC_NET
.sym 6433 $PACKER_VCC_NET
.sym 6434 $PACKER_VCC_NET
.sym 6435 $PACKER_VCC_NET
.sym 6436 $PACKER_VCC_NET
.sym 6437 $PACKER_VCC_NET
.sym 6438 rx_09_fifo.wr_addr[0]
.sym 6439 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 6441 rx_09_fifo.wr_addr[2]
.sym 6442 rx_09_fifo.wr_addr[3]
.sym 6443 rx_09_fifo.wr_addr[4]
.sym 6444 rx_09_fifo.wr_addr[5]
.sym 6445 rx_09_fifo.wr_addr[6]
.sym 6446 rx_09_fifo.wr_addr[7]
.sym 6449 lvds_clock_buf
.sym 6450 $PACKER_VCC_NET
.sym 6451 w_rx_09_fifo_data[16]
.sym 6452 w_rx_09_fifo_data[17]
.sym 6453 w_rx_09_fifo_data[18]
.sym 6454 w_rx_09_fifo_data[19]
.sym 6455 w_rx_09_fifo_data[20]
.sym 6456 w_rx_09_fifo_data[21]
.sym 6457 w_rx_09_fifo_data[22]
.sym 6458 w_rx_09_fifo_data[23]
.sym 6459 io_pmod[1]$SB_IO_OUT
.sym 6466 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6467 $PACKER_VCC_NET
.sym 6468 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 6470 rx_09_fifo.wr_addr[5]
.sym 6471 io_pmod[1]$SB_IO_OUT
.sym 6480 w_rx_09_fifo_pulled_data[14]
.sym 6482 $PACKER_VCC_NET
.sym 6487 w_rx_09_fifo_pulled_data[17]
.sym 6489 $PACKER_VCC_NET
.sym 6490 w_rx_09_fifo_pulled_data[18]
.sym 6493 w_rx_09_fifo_pulled_data[10]
.sym 6502 w_rx_09_fifo_data[7]
.sym 6503 w_rx_09_fifo_data[0]
.sym 6506 w_rx_09_fifo_data[1]
.sym 6508 io_smi_data[6]$SB_IO_OUT
.sym 6509 w_rx_09_fifo_pulled_data[19]
.sym 6512 w_rx_09_fifo_pulled_data[20]
.sym 6513 rx_09_fifo.wr_addr[7]
.sym 6515 w_rx_09_fifo_data[14]
.sym 6516 rx_09_fifo.wr_addr[6]
.sym 6518 rx_09_fifo.wr_addr[0]
.sym 6530 w_rx_09_fifo_data[29]
.sym 6531 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6533 $PACKER_VCC_NET
.sym 6535 rx_09_fifo.rd_addr[7]
.sym 6537 $PACKER_VCC_NET
.sym 6538 rx_09_fifo.rd_addr[1]
.sym 6539 $PACKER_VCC_NET
.sym 6541 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6543 w_rx_09_fifo_data[31]
.sym 6546 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 6547 w_rx_09_fifo_data[30]
.sym 6548 w_rx_09_fifo_data[25]
.sym 6549 w_rx_09_fifo_data[24]
.sym 6550 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 6551 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 6553 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6554 w_rx_09_fifo_data[26]
.sym 6557 w_rx_09_fifo_pull
.sym 6558 w_rx_09_fifo_data[28]
.sym 6559 w_rx_09_fifo_data[27]
.sym 6560 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6561 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6562 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 6563 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 6564 io_smi_data[2]$SB_IO_OUT
.sym 6565 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 6566 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 6567 io_smi_data[6]$SB_IO_OUT
.sym 6568 $PACKER_VCC_NET
.sym 6569 $PACKER_VCC_NET
.sym 6570 $PACKER_VCC_NET
.sym 6571 $PACKER_VCC_NET
.sym 6572 $PACKER_VCC_NET
.sym 6573 $PACKER_VCC_NET
.sym 6574 $PACKER_VCC_NET
.sym 6575 $PACKER_VCC_NET
.sym 6576 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 6577 rx_09_fifo.rd_addr[1]
.sym 6579 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6580 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 6581 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6582 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6583 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 6584 rx_09_fifo.rd_addr[7]
.sym 6587 r_counter[0]_$glb_clk
.sym 6588 $PACKER_VCC_NET
.sym 6589 w_rx_09_fifo_pull
.sym 6590 w_rx_09_fifo_data[26]
.sym 6591 w_rx_09_fifo_data[27]
.sym 6592 w_rx_09_fifo_data[28]
.sym 6593 w_rx_09_fifo_data[29]
.sym 6594 w_rx_09_fifo_data[30]
.sym 6595 w_rx_09_fifo_data[31]
.sym 6596 w_rx_09_fifo_data[24]
.sym 6597 w_rx_09_fifo_data[25]
.sym 6613 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6614 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6616 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 6617 w_rx_09_fifo_pulled_data[27]
.sym 6620 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6621 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6622 i_smi_a3$SB_IO_IN
.sym 6633 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 6637 rx_09_fifo.wr_addr[3]
.sym 6638 $PACKER_VCC_NET
.sym 6639 rx_09_fifo.wr_addr[4]
.sym 6641 $PACKER_VCC_NET
.sym 6643 io_pmod[1]$SB_IO_OUT
.sym 6644 rx_09_fifo.wr_addr[5]
.sym 6645 rx_09_fifo.wr_addr[2]
.sym 6646 w_rx_09_fifo_data[7]
.sym 6647 w_rx_09_fifo_data[0]
.sym 6649 io_pmod[5]$SB_IO_OUT
.sym 6650 w_rx_09_fifo_data[1]
.sym 6653 w_rx_09_fifo_data[6]
.sym 6655 w_rx_09_fifo_data[5]
.sym 6656 rx_09_fifo.wr_addr[7]
.sym 6657 io_pmod[6]$SB_IO_OUT
.sym 6659 rx_09_fifo.wr_addr[6]
.sym 6660 io_pmod[7]$SB_IO_OUT
.sym 6661 rx_09_fifo.wr_addr[0]
.sym 6662 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 6663 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 6665 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 6666 io_smi_data[1]$SB_IO_OUT
.sym 6667 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 6668 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 6669 w_smi_data_output[1]
.sym 6670 $PACKER_VCC_NET
.sym 6671 $PACKER_VCC_NET
.sym 6672 $PACKER_VCC_NET
.sym 6673 $PACKER_VCC_NET
.sym 6674 $PACKER_VCC_NET
.sym 6675 $PACKER_VCC_NET
.sym 6676 $PACKER_VCC_NET
.sym 6677 $PACKER_VCC_NET
.sym 6678 rx_09_fifo.wr_addr[0]
.sym 6679 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 6681 rx_09_fifo.wr_addr[2]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6689 lvds_clock_buf
.sym 6690 $PACKER_VCC_NET
.sym 6691 w_rx_09_fifo_data[0]
.sym 6692 w_rx_09_fifo_data[1]
.sym 6693 io_pmod[5]$SB_IO_OUT
.sym 6694 io_pmod[6]$SB_IO_OUT
.sym 6695 io_pmod[7]$SB_IO_OUT
.sym 6696 w_rx_09_fifo_data[5]
.sym 6697 w_rx_09_fifo_data[6]
.sym 6698 w_rx_09_fifo_data[7]
.sym 6699 io_pmod[1]$SB_IO_OUT
.sym 6704 $PACKER_VCC_NET
.sym 6705 w_smi_data_output[2]
.sym 6706 i_smi_a1_SB_LUT4_I1_O[0]
.sym 6707 $PACKER_VCC_NET
.sym 6708 rx_09_fifo.rd_addr[1]
.sym 6709 i_smi_a3$SB_IO_IN
.sym 6710 i_smi_a1_SB_LUT4_I1_O[0]
.sym 6711 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 6712 smi_ctrl_ins.int_cnt_09[5]
.sym 6713 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6717 $PACKER_VCC_NET
.sym 6720 w_rx_09_fifo_pulled_data[14]
.sym 6721 $PACKER_VCC_NET
.sym 6722 w_rx_09_fifo_pulled_data[15]
.sym 6723 io_pmod[6]$SB_IO_OUT
.sym 6726 w_rx_09_fifo_data[8]
.sym 6734 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 6735 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 6736 w_rx_09_fifo_data[11]
.sym 6738 w_rx_09_fifo_data[15]
.sym 6739 w_rx_09_fifo_data[10]
.sym 6740 $PACKER_VCC_NET
.sym 6741 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6742 $PACKER_VCC_NET
.sym 6743 $PACKER_VCC_NET
.sym 6744 w_rx_09_fifo_data[12]
.sym 6745 w_rx_09_fifo_pull
.sym 6747 w_rx_09_fifo_data[9]
.sym 6748 w_rx_09_fifo_data[13]
.sym 6749 w_rx_09_fifo_data[14]
.sym 6751 w_rx_09_fifo_data[8]
.sym 6752 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6754 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 6755 rx_09_fifo.rd_addr[1]
.sym 6758 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6762 rx_09_fifo.rd_addr[7]
.sym 6764 io_smi_data[4]$SB_IO_OUT
.sym 6765 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 6766 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 6767 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6768 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 6769 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6770 io_pmod[5]$SB_IO_OUT
.sym 6771 io_smi_data[7]$SB_IO_OUT
.sym 6772 $PACKER_VCC_NET
.sym 6773 $PACKER_VCC_NET
.sym 6774 $PACKER_VCC_NET
.sym 6775 $PACKER_VCC_NET
.sym 6776 $PACKER_VCC_NET
.sym 6777 $PACKER_VCC_NET
.sym 6778 $PACKER_VCC_NET
.sym 6779 $PACKER_VCC_NET
.sym 6780 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 6781 rx_09_fifo.rd_addr[1]
.sym 6783 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6784 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 6785 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6786 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6787 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6791 r_counter[0]_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 w_rx_09_fifo_pull
.sym 6794 w_rx_09_fifo_data[10]
.sym 6795 w_rx_09_fifo_data[11]
.sym 6796 w_rx_09_fifo_data[12]
.sym 6797 w_rx_09_fifo_data[13]
.sym 6798 w_rx_09_fifo_data[14]
.sym 6799 w_rx_09_fifo_data[15]
.sym 6800 w_rx_09_fifo_data[8]
.sym 6801 w_rx_09_fifo_data[9]
.sym 6802 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 6806 $PACKER_VCC_NET
.sym 6807 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 6809 rx_09_fifo.wr_addr[4]
.sym 6810 $PACKER_VCC_NET
.sym 6811 $PACKER_VCC_NET
.sym 6813 rx_09_fifo.wr_addr[3]
.sym 6815 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6817 rx_09_fifo.wr_addr[2]
.sym 6818 w_rx_09_fifo_data[0]
.sym 6819 w_rx_09_fifo_pulled_data[10]
.sym 6820 w_rx_24_fifo_pulled_data[17]
.sym 6821 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6825 w_rx_09_fifo_data[0]
.sym 6829 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6834 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 6835 w_rx_24_fifo_data[2]
.sym 6836 $PACKER_VCC_NET
.sym 6837 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 6845 rx_24_fifo.wr_addr[2]
.sym 6846 rx_24_fifo.wr_addr[7]
.sym 6847 w_rx_24_fifo_push
.sym 6848 w_rx_24_fifo_data[0]
.sym 6850 rx_24_fifo.wr_addr[4]
.sym 6851 rx_24_fifo.wr_addr[5]
.sym 6852 w_rx_24_fifo_data[7]
.sym 6854 w_rx_24_fifo_data[3]
.sym 6855 $PACKER_VCC_NET
.sym 6856 w_rx_24_fifo_data[5]
.sym 6858 w_rx_24_fifo_data[4]
.sym 6859 $PACKER_VCC_NET
.sym 6862 w_rx_24_fifo_data[6]
.sym 6863 rx_24_fifo.wr_addr[6]
.sym 6864 rx_24_fifo.wr_addr[3]
.sym 6865 w_rx_24_fifo_data[1]
.sym 6866 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 6867 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6868 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 6869 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 6871 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6872 rx_24_fifo.rd_addr[7]
.sym 6874 $PACKER_VCC_NET
.sym 6875 $PACKER_VCC_NET
.sym 6876 $PACKER_VCC_NET
.sym 6877 $PACKER_VCC_NET
.sym 6878 $PACKER_VCC_NET
.sym 6879 $PACKER_VCC_NET
.sym 6880 $PACKER_VCC_NET
.sym 6881 $PACKER_VCC_NET
.sym 6882 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 6883 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 6885 rx_24_fifo.wr_addr[2]
.sym 6886 rx_24_fifo.wr_addr[3]
.sym 6887 rx_24_fifo.wr_addr[4]
.sym 6888 rx_24_fifo.wr_addr[5]
.sym 6889 rx_24_fifo.wr_addr[6]
.sym 6890 rx_24_fifo.wr_addr[7]
.sym 6893 lvds_clock_buf
.sym 6894 $PACKER_VCC_NET
.sym 6895 w_rx_24_fifo_data[0]
.sym 6896 w_rx_24_fifo_data[1]
.sym 6897 w_rx_24_fifo_data[2]
.sym 6898 w_rx_24_fifo_data[3]
.sym 6899 w_rx_24_fifo_data[4]
.sym 6900 w_rx_24_fifo_data[5]
.sym 6901 w_rx_24_fifo_data[6]
.sym 6902 w_rx_24_fifo_data[7]
.sym 6903 w_rx_24_fifo_push
.sym 6904 i_smi_a3$SB_IO_IN
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6908 w_rx_09_fifo_pull
.sym 6911 rx_24_fifo.wr_addr[2]
.sym 6912 $PACKER_VCC_NET
.sym 6913 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 6916 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 6920 w_rx_09_fifo_data[1]
.sym 6921 i_smi_a2_SB_LUT4_I1_O[0]
.sym 6922 w_rx_24_fifo_pulled_data[25]
.sym 6923 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 6925 rx_24_fifo.rd_addr[7]
.sym 6926 w_rx_24_fifo_data[22]
.sym 6927 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 6928 w_rx_24_fifo_pulled_data[28]
.sym 6930 w_rx_24_fifo_data[10]
.sym 6936 w_rx_24_fifo_data[15]
.sym 6941 rx_24_fifo.rd_addr[5]
.sym 6942 $PACKER_VCC_NET
.sym 6944 $PACKER_VCC_NET
.sym 6945 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6946 w_rx_24_fifo_data[8]
.sym 6947 w_rx_24_fifo_data[13]
.sym 6948 w_rx_24_fifo_data[12]
.sym 6949 w_rx_24_fifo_data[9]
.sym 6950 $PACKER_VCC_NET
.sym 6951 w_rx_24_fifo_data[11]
.sym 6953 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6954 $PACKER_VCC_NET
.sym 6955 w_rx_24_fifo_data[10]
.sym 6956 w_rx_24_fifo_pull
.sym 6959 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6960 w_rx_24_fifo_data[14]
.sym 6961 rx_24_fifo.rd_addr[6]
.sym 6963 rx_24_fifo.rd_addr[0]
.sym 6966 rx_24_fifo.rd_addr[7]
.sym 6967 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6969 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 6970 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 6971 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 6972 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 6973 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 6974 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 6975 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 6976 $PACKER_VCC_NET
.sym 6977 $PACKER_VCC_NET
.sym 6978 $PACKER_VCC_NET
.sym 6979 $PACKER_VCC_NET
.sym 6980 $PACKER_VCC_NET
.sym 6981 $PACKER_VCC_NET
.sym 6982 $PACKER_VCC_NET
.sym 6983 $PACKER_VCC_NET
.sym 6984 rx_24_fifo.rd_addr[0]
.sym 6985 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6987 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6988 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6989 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6990 rx_24_fifo.rd_addr[5]
.sym 6991 rx_24_fifo.rd_addr[6]
.sym 6992 rx_24_fifo.rd_addr[7]
.sym 6995 r_counter[0]_$glb_clk
.sym 6996 $PACKER_VCC_NET
.sym 6997 w_rx_24_fifo_pull
.sym 6998 w_rx_24_fifo_data[10]
.sym 6999 w_rx_24_fifo_data[11]
.sym 7000 w_rx_24_fifo_data[12]
.sym 7001 w_rx_24_fifo_data[13]
.sym 7002 w_rx_24_fifo_data[14]
.sym 7003 w_rx_24_fifo_data[15]
.sym 7004 w_rx_24_fifo_data[8]
.sym 7005 w_rx_24_fifo_data[9]
.sym 7022 i_smi_a3$SB_IO_IN
.sym 7027 w_rx_24_fifo_pulled_data[24]
.sym 7030 rx_24_fifo.rd_addr[7]
.sym 7040 rx_24_fifo.wr_addr[6]
.sym 7041 $PACKER_VCC_NET
.sym 7042 rx_24_fifo.wr_addr[4]
.sym 7044 $PACKER_VCC_NET
.sym 7046 $PACKER_VCC_NET
.sym 7048 w_rx_24_fifo_data[18]
.sym 7049 $PACKER_VCC_NET
.sym 7051 w_rx_24_fifo_push
.sym 7052 w_rx_24_fifo_data[20]
.sym 7054 w_rx_24_fifo_data[23]
.sym 7055 rx_24_fifo.wr_addr[7]
.sym 7057 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 7058 w_rx_24_fifo_data[19]
.sym 7060 w_rx_24_fifo_data[21]
.sym 7061 w_rx_24_fifo_data[16]
.sym 7062 rx_24_fifo.wr_addr[3]
.sym 7064 w_rx_24_fifo_data[22]
.sym 7065 rx_24_fifo.wr_addr[2]
.sym 7066 rx_24_fifo.wr_addr[5]
.sym 7067 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 7069 w_rx_24_fifo_data[17]
.sym 7070 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 7071 rx_24_fifo.wr_addr_gray_rd[6]
.sym 7072 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 7073 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_O[3]
.sym 7074 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_O[2]
.sym 7075 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 7076 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 7077 rx_24_fifo.wr_addr_gray_rd[5]
.sym 7078 $PACKER_VCC_NET
.sym 7079 $PACKER_VCC_NET
.sym 7080 $PACKER_VCC_NET
.sym 7081 $PACKER_VCC_NET
.sym 7082 $PACKER_VCC_NET
.sym 7083 $PACKER_VCC_NET
.sym 7084 $PACKER_VCC_NET
.sym 7085 $PACKER_VCC_NET
.sym 7086 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 7087 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 7089 rx_24_fifo.wr_addr[2]
.sym 7090 rx_24_fifo.wr_addr[3]
.sym 7091 rx_24_fifo.wr_addr[4]
.sym 7092 rx_24_fifo.wr_addr[5]
.sym 7093 rx_24_fifo.wr_addr[6]
.sym 7094 rx_24_fifo.wr_addr[7]
.sym 7097 lvds_clock_buf
.sym 7098 $PACKER_VCC_NET
.sym 7099 w_rx_24_fifo_data[16]
.sym 7100 w_rx_24_fifo_data[17]
.sym 7101 w_rx_24_fifo_data[18]
.sym 7102 w_rx_24_fifo_data[19]
.sym 7103 w_rx_24_fifo_data[20]
.sym 7104 w_rx_24_fifo_data[21]
.sym 7105 w_rx_24_fifo_data[22]
.sym 7106 w_rx_24_fifo_data[23]
.sym 7107 w_rx_24_fifo_push
.sym 7112 rx_24_fifo.rd_addr[5]
.sym 7114 rx_24_fifo.wr_addr[6]
.sym 7115 $PACKER_VCC_NET
.sym 7116 rx_24_fifo.rd_addr[6]
.sym 7118 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 7120 $PACKER_VCC_NET
.sym 7122 $PACKER_VCC_NET
.sym 7133 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7142 $PACKER_VCC_NET
.sym 7143 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7144 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7145 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7146 rx_24_fifo.rd_addr[0]
.sym 7148 w_rx_24_fifo_data[28]
.sym 7149 w_rx_24_fifo_data[27]
.sym 7150 $PACKER_VCC_NET
.sym 7151 w_rx_24_fifo_data[25]
.sym 7152 rx_24_fifo.rd_addr[7]
.sym 7153 w_rx_24_fifo_data[29]
.sym 7155 w_rx_24_fifo_data[31]
.sym 7159 rx_24_fifo.rd_addr[5]
.sym 7164 w_rx_24_fifo_data[24]
.sym 7165 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 7168 w_rx_24_fifo_data[26]
.sym 7169 w_rx_24_fifo_pull
.sym 7170 w_rx_24_fifo_data[30]
.sym 7171 rx_24_fifo.rd_addr[6]
.sym 7173 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 7174 w_rx_24_fifo_empty
.sym 7175 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 7176 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 7177 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 7178 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_O[1]
.sym 7179 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 7180 $PACKER_VCC_NET
.sym 7181 $PACKER_VCC_NET
.sym 7182 $PACKER_VCC_NET
.sym 7183 $PACKER_VCC_NET
.sym 7184 $PACKER_VCC_NET
.sym 7185 $PACKER_VCC_NET
.sym 7186 $PACKER_VCC_NET
.sym 7187 $PACKER_VCC_NET
.sym 7188 rx_24_fifo.rd_addr[0]
.sym 7189 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7191 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 7192 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7193 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7194 rx_24_fifo.rd_addr[5]
.sym 7195 rx_24_fifo.rd_addr[6]
.sym 7196 rx_24_fifo.rd_addr[7]
.sym 7199 r_counter[0]_$glb_clk
.sym 7200 $PACKER_VCC_NET
.sym 7201 w_rx_24_fifo_pull
.sym 7202 w_rx_24_fifo_data[26]
.sym 7203 w_rx_24_fifo_data[27]
.sym 7204 w_rx_24_fifo_data[28]
.sym 7205 w_rx_24_fifo_data[29]
.sym 7206 w_rx_24_fifo_data[30]
.sym 7207 w_rx_24_fifo_data[31]
.sym 7208 w_rx_24_fifo_data[24]
.sym 7209 w_rx_24_fifo_data[25]
.sym 7211 i_smi_a1_SB_LUT4_I1_O[3]
.sym 7218 $PACKER_VCC_NET
.sym 7222 rx_24_fifo.wr_addr_gray_rd[7]
.sym 7224 w_rx_24_fifo_push
.sym 7225 w_rx_24_fifo_data[27]
.sym 7237 w_rx_09_fifo_data[0]
.sym 7274 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 7275 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 7276 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[0]
.sym 7278 lvds_rx_24_inst.r_push_SB_LUT4_I3_I2[2]
.sym 7279 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[2]
.sym 7281 rx_24_fifo.wr_addr_gray_rd[2]
.sym 7318 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 7328 w_rx_09_fifo_data[1]
.sym 7330 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7333 i_smi_a2_SB_LUT4_I1_O[0]
.sym 7335 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 7381 w_rx_09_fifo_data[0]
.sym 7382 w_rx_09_fifo_data[1]
.sym 7383 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7419 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 7421 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 7424 w_rx_24_fifo_push
.sym 7430 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 7432 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 7436 i_smi_a3$SB_IO_IN
.sym 7438 i_smi_a1$SB_IO_IN
.sym 7439 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 7441 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 7480 i_smi_a2_SB_LUT4_I1_O[0]
.sym 7481 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[1]
.sym 7482 i_smi_a1_SB_LUT4_I1_O[2]
.sym 7483 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 7484 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 7485 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 7521 w_lvds_rx_09_d0
.sym 7525 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7530 $PACKER_VCC_NET
.sym 7535 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 7580 rx_24_fifo.wr_addr_gray_rd[0]
.sym 7582 rx_24_fifo.wr_addr_gray_rd[4]
.sym 7584 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 7585 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 7623 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 7625 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[1]
.sym 7629 $PACKER_VCC_NET
.sym 7633 i_smi_a2_SB_LUT4_I1_O[0]
.sym 7735 rx_24_fifo.wr_addr_gray[4]
.sym 7838 i_smi_a1$SB_IO_IN
.sym 7950 o_shdn_rx_lna$SB_IO_OUT
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8108 io_smi_data[6]$SB_IO_OUT
.sym 8118 rx_09_fifo.rd_addr_gray[0]
.sym 8119 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 8120 rx_09_fifo.rd_addr_gray[4]
.sym 8121 rx_09_fifo.rd_addr_gray[2]
.sym 8122 rx_09_fifo.rd_addr_gray[5]
.sym 8123 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 8124 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8125 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 8170 w_rx_09_fifo_data[27]
.sym 8172 io_pmod[6]$SB_IO_OUT
.sym 8176 w_rx_09_fifo_data[12]
.sym 8178 w_rx_09_fifo_data[29]
.sym 8179 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8182 w_rx_09_fifo_data[14]
.sym 8185 w_rx_09_fifo_data[16]
.sym 8188 w_rx_09_fifo_data[5]
.sym 8189 w_rx_09_fifo_data[18]
.sym 8194 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8196 w_rx_09_fifo_data[5]
.sym 8200 w_rx_09_fifo_data[14]
.sym 8201 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8206 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8208 w_rx_09_fifo_data[27]
.sym 8211 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8212 w_rx_09_fifo_data[18]
.sym 8218 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8220 io_pmod[6]$SB_IO_OUT
.sym 8225 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8226 w_rx_09_fifo_data[16]
.sym 8229 w_rx_09_fifo_data[12]
.sym 8232 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8236 w_rx_09_fifo_data[29]
.sym 8237 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8239 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8240 lvds_clock_buf
.sym 8241 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 8247 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 8248 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8249 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8250 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8251 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8252 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8253 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8255 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 8259 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8263 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 8267 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 8273 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8279 w_rx_09_fifo_data[7]
.sym 8281 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8287 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 8288 w_rx_09_fifo_data[5]
.sym 8291 io_pmod[6]$SB_IO_OUT
.sym 8295 io_smi_data[7]$SB_IO_OUT
.sym 8297 io_smi_data[2]$SB_IO_OUT
.sym 8300 rx_09_fifo.rd_addr[7]
.sym 8307 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8309 io_smi_data[1]$SB_IO_OUT
.sym 8323 w_rx_09_fifo_pulled_data[18]
.sym 8324 w_rx_09_fifo_pulled_data[14]
.sym 8327 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8328 w_rx_09_fifo_pulled_data[10]
.sym 8329 w_rx_09_fifo_pulled_data[17]
.sym 8330 w_rx_09_fifo_pulled_data[15]
.sym 8333 w_rx_09_fifo_pulled_data[26]
.sym 8335 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8336 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8337 w_rx_09_fifo_pulled_data[30]
.sym 8338 w_rx_09_fifo_pulled_data[31]
.sym 8340 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8341 w_rx_09_fifo_pulled_data[2]
.sym 8343 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8344 w_rx_09_fifo_pulled_data[21]
.sym 8345 w_rx_09_fifo_pulled_data[6]
.sym 8346 w_rx_09_fifo_pulled_data[7]
.sym 8348 w_rx_09_fifo_pulled_data[1]
.sym 8350 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8352 w_rx_09_fifo_pulled_data[5]
.sym 8353 w_rx_09_fifo_pulled_data[22]
.sym 8354 w_rx_09_fifo_pulled_data[23]
.sym 8356 w_rx_09_fifo_pulled_data[31]
.sym 8357 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8358 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8359 w_rx_09_fifo_pulled_data[15]
.sym 8362 w_rx_09_fifo_pulled_data[14]
.sym 8363 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8364 w_rx_09_fifo_pulled_data[30]
.sym 8365 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8368 w_rx_09_fifo_pulled_data[5]
.sym 8369 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8370 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8371 w_rx_09_fifo_pulled_data[21]
.sym 8374 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8375 w_rx_09_fifo_pulled_data[23]
.sym 8376 w_rx_09_fifo_pulled_data[7]
.sym 8377 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8380 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8381 w_rx_09_fifo_pulled_data[22]
.sym 8382 w_rx_09_fifo_pulled_data[6]
.sym 8383 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8386 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8387 w_rx_09_fifo_pulled_data[18]
.sym 8388 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8389 w_rx_09_fifo_pulled_data[2]
.sym 8392 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8393 w_rx_09_fifo_pulled_data[26]
.sym 8394 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8395 w_rx_09_fifo_pulled_data[10]
.sym 8398 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8399 w_rx_09_fifo_pulled_data[1]
.sym 8400 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8401 w_rx_09_fifo_pulled_data[17]
.sym 8406 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8407 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8408 rx_09_fifo.rd_addr_gray[6]
.sym 8409 rx_09_fifo.rd_addr_gray[3]
.sym 8410 rx_09_fifo.rd_addr[1]
.sym 8411 rx_09_fifo.rd_addr[7]
.sym 8412 rx_09_fifo.rd_addr_gray[1]
.sym 8419 $PACKER_VCC_NET
.sym 8420 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 8423 $PACKER_VCC_NET
.sym 8426 w_rx_09_fifo_pulled_data[15]
.sym 8429 io_smi_data[4]$SB_IO_OUT
.sym 8431 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 8436 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 8439 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8448 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8452 i_smi_a3$SB_IO_IN
.sym 8453 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8456 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8457 w_rx_09_fifo_pulled_data[3]
.sym 8458 w_smi_data_output[2]
.sym 8460 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8461 w_rx_09_fifo_pulled_data[19]
.sym 8462 w_rx_09_fifo_pulled_data[8]
.sym 8463 w_rx_09_fifo_pulled_data[9]
.sym 8466 w_smi_data_output[6]
.sym 8467 w_rx_09_fifo_pulled_data[13]
.sym 8468 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8470 w_rx_09_fifo_pulled_data[24]
.sym 8471 w_rx_09_fifo_pulled_data[25]
.sym 8472 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8473 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8475 w_rx_09_fifo_pulled_data[29]
.sym 8476 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8479 w_rx_09_fifo_pulled_data[19]
.sym 8480 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8481 w_rx_09_fifo_pulled_data[3]
.sym 8482 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8485 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8494 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8497 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8498 w_rx_09_fifo_pulled_data[8]
.sym 8499 w_rx_09_fifo_pulled_data[24]
.sym 8500 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8505 i_smi_a3$SB_IO_IN
.sym 8506 w_smi_data_output[2]
.sym 8509 w_rx_09_fifo_pulled_data[9]
.sym 8510 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8511 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8512 w_rx_09_fifo_pulled_data[25]
.sym 8515 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8516 w_rx_09_fifo_pulled_data[13]
.sym 8517 w_rx_09_fifo_pulled_data[29]
.sym 8518 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8522 w_smi_data_output[6]
.sym 8524 i_smi_a3$SB_IO_IN
.sym 8525 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8526 r_counter[0]_$glb_clk
.sym 8527 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 8528 rx_09_fifo.rd_addr_gray_wr[3]
.sym 8529 rx_09_fifo.rd_addr_gray_wr[6]
.sym 8530 rx_09_fifo.rd_addr_gray_wr[7]
.sym 8531 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 8532 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 8533 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 8534 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 8535 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 8541 rx_09_fifo.rd_addr[7]
.sym 8546 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 8549 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8551 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8553 io_pmod[5]$SB_IO_OUT
.sym 8554 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8555 $PACKER_VCC_NET
.sym 8557 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 8570 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8571 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 8572 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8573 w_rx_09_fifo_pulled_data[20]
.sym 8574 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 8576 w_smi_data_output[1]
.sym 8577 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8578 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 8579 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8580 w_rx_09_fifo_pulled_data[11]
.sym 8581 i_smi_a3$SB_IO_IN
.sym 8582 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 8583 i_smi_a1_SB_LUT4_I1_O[3]
.sym 8584 w_rx_09_fifo_pulled_data[27]
.sym 8587 i_smi_soe_se$SB_IO_IN
.sym 8588 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 8589 w_rx_09_fifo_pulled_data[4]
.sym 8591 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8597 w_rx_09_fifo_pull
.sym 8599 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 8602 i_smi_soe_se$SB_IO_IN
.sym 8603 w_rx_09_fifo_pull
.sym 8604 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 8605 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 8608 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8609 w_rx_09_fifo_pulled_data[27]
.sym 8610 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8611 w_rx_09_fifo_pulled_data[11]
.sym 8622 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 8627 w_smi_data_output[1]
.sym 8629 i_smi_a3$SB_IO_IN
.sym 8632 i_smi_a1_SB_LUT4_I1_O[3]
.sym 8634 w_rx_09_fifo_pull
.sym 8638 w_rx_09_fifo_pulled_data[20]
.sym 8639 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8640 w_rx_09_fifo_pulled_data[4]
.sym 8641 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8644 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8645 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 8646 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 8647 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8648 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 8649 r_counter[0]_$glb_clk
.sym 8654 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 8655 w_rx_09_fifo_pull
.sym 8656 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 8657 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 8658 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8665 rx_09_fifo.wr_addr[0]
.sym 8667 rx_09_fifo.wr_addr[7]
.sym 8668 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 8671 i_smi_a1_SB_LUT4_I1_O[3]
.sym 8673 rx_09_fifo.wr_addr[6]
.sym 8674 $PACKER_VCC_NET
.sym 8675 io_pmod[6]$SB_IO_OUT
.sym 8677 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8679 io_pmod[5]$SB_IO_OUT
.sym 8681 io_smi_data[7]$SB_IO_OUT
.sym 8682 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8686 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 8692 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8694 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8695 i_smi_a3$SB_IO_IN
.sym 8699 w_rx_24_fifo_pulled_data[7]
.sym 8701 w_rx_24_fifo_pulled_data[1]
.sym 8702 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 8703 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8704 w_rx_24_fifo_pulled_data[4]
.sym 8708 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 8709 w_rx_24_fifo_pulled_data[9]
.sym 8710 w_smi_data_output[4]
.sym 8711 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8712 w_rx_24_fifo_pulled_data[12]
.sym 8714 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8715 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 8717 w_rx_09_fifo_data[0]
.sym 8718 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 8719 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8722 w_smi_data_output[7]
.sym 8723 w_rx_24_fifo_pulled_data[15]
.sym 8725 w_smi_data_output[4]
.sym 8728 i_smi_a3$SB_IO_IN
.sym 8731 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 8732 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8733 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 8734 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8737 w_rx_24_fifo_pulled_data[12]
.sym 8738 w_rx_24_fifo_pulled_data[4]
.sym 8739 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8740 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8743 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8744 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8745 w_rx_24_fifo_pulled_data[9]
.sym 8746 w_rx_24_fifo_pulled_data[1]
.sym 8749 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 8750 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 8751 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8752 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 8755 w_rx_24_fifo_pulled_data[7]
.sym 8756 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8757 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8758 w_rx_24_fifo_pulled_data[15]
.sym 8761 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8763 w_rx_09_fifo_data[0]
.sym 8767 i_smi_a3$SB_IO_IN
.sym 8769 w_smi_data_output[7]
.sym 8771 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8772 lvds_clock_buf
.sym 8773 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 8776 i_smi_soe_se_SB_LUT4_I2_1_I1[5]
.sym 8779 i_smi_soe_se_SB_LUT4_I2_1_I1[4]
.sym 8780 io_pmod[6]$SB_IO_OUT
.sym 8787 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8797 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 8799 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8800 i_smi_a1_SB_LUT4_I1_O[3]
.sym 8801 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8802 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8807 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 8809 w_rx_24_fifo_pull
.sym 8816 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8817 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8820 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8821 w_rx_24_fifo_pulled_data[17]
.sym 8823 w_rx_24_fifo_pulled_data[8]
.sym 8825 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8830 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8831 w_rx_24_fifo_pulled_data[0]
.sym 8832 w_rx_24_fifo_pulled_data[28]
.sym 8833 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8834 w_rx_24_fifo_pulled_data[25]
.sym 8835 w_rx_24_fifo_pulled_data[20]
.sym 8837 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8839 w_rx_24_fifo_pulled_data[16]
.sym 8840 w_rx_24_fifo_pulled_data[24]
.sym 8841 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8842 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 8848 w_rx_24_fifo_pulled_data[17]
.sym 8849 w_rx_24_fifo_pulled_data[25]
.sym 8850 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8851 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8856 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8860 w_rx_24_fifo_pulled_data[20]
.sym 8861 w_rx_24_fifo_pulled_data[28]
.sym 8862 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8863 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8866 w_rx_24_fifo_pulled_data[8]
.sym 8867 w_rx_24_fifo_pulled_data[24]
.sym 8868 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8869 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8878 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8879 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8880 w_rx_24_fifo_pulled_data[16]
.sym 8881 w_rx_24_fifo_pulled_data[0]
.sym 8886 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8894 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 8895 r_counter[0]_$glb_clk
.sym 8896 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 8897 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 8898 rx_24_fifo.rd_addr_gray[6]
.sym 8899 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 8900 rx_24_fifo.rd_addr[0]
.sym 8901 rx_24_fifo.rd_addr[5]
.sym 8902 rx_24_fifo.rd_addr[6]
.sym 8903 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 8904 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 8910 io_pmod[6]$SB_IO_OUT
.sym 8912 $PACKER_VCC_NET
.sym 8913 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 8918 $PACKER_VCC_NET
.sym 8921 w_rx_09_fifo_data[1]
.sym 8923 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8925 rx_24_fifo.wr_addr_gray[6]
.sym 8928 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 8930 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 8947 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 8952 rx_24_fifo.rd_addr[7]
.sym 8954 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 8960 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 8964 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 8965 rx_24_fifo.rd_addr[0]
.sym 8966 rx_24_fifo.rd_addr[5]
.sym 8967 rx_24_fifo.rd_addr[6]
.sym 8970 $nextpnr_ICESTORM_LC_10$O
.sym 8973 rx_24_fifo.rd_addr[0]
.sym 8976 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 8978 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 8980 rx_24_fifo.rd_addr[0]
.sym 8982 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 8985 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 8986 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 8988 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 8991 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 8992 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 8994 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 8997 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 8998 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 9000 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 9003 rx_24_fifo.rd_addr[5]
.sym 9004 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 9006 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 9009 rx_24_fifo.rd_addr[6]
.sym 9010 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 9015 rx_24_fifo.rd_addr[7]
.sym 9016 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 9020 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9021 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9022 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9023 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 9024 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 9025 rx_24_fifo.rd_addr_gray[1]
.sym 9026 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9027 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 9039 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9043 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9044 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9045 w_rx_24_fifo_full
.sym 9046 rx_24_fifo.rd_addr[0]
.sym 9048 rx_24_fifo.rd_addr[5]
.sym 9050 rx_24_fifo.rd_addr[6]
.sym 9052 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9053 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9065 rx_24_fifo.rd_addr[5]
.sym 9066 rx_24_fifo.rd_addr[6]
.sym 9067 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9072 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9073 rx_24_fifo.rd_addr[7]
.sym 9074 rx_24_fifo.rd_addr[6]
.sym 9075 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 9076 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9078 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9079 w_rx_24_fifo_pull
.sym 9082 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9083 rx_24_fifo.wr_addr_gray[5]
.sym 9085 rx_24_fifo.wr_addr_gray[6]
.sym 9087 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9090 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9092 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9094 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9095 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9096 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9097 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9100 rx_24_fifo.wr_addr_gray[6]
.sym 9106 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9112 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 9113 w_rx_24_fifo_pull
.sym 9114 rx_24_fifo.rd_addr[6]
.sym 9115 rx_24_fifo.rd_addr[5]
.sym 9118 rx_24_fifo.rd_addr[6]
.sym 9119 rx_24_fifo.rd_addr[7]
.sym 9120 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9121 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9126 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9130 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9139 rx_24_fifo.wr_addr_gray[5]
.sym 9141 r_counter[0]_$glb_clk
.sym 9143 w_tx_data_smi[1]
.sym 9144 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9145 w_tx_data_smi[2]
.sym 9146 w_tx_data_smi[0]
.sym 9147 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 9148 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 9149 w_tx_data_smi[3]
.sym 9150 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 9160 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 9167 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9169 rx_24_fifo.wr_addr_gray[5]
.sym 9172 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9173 rx_24_fifo.wr_addr_gray[2]
.sym 9184 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9187 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_O[3]
.sym 9188 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_O[2]
.sym 9189 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9193 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9194 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9196 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9197 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9198 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9199 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 9200 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9201 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9204 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 9205 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 9206 rx_24_fifo.rd_addr[0]
.sym 9207 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 9208 rx_24_fifo.rd_addr[5]
.sym 9209 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 9210 w_rx_24_fifo_empty
.sym 9211 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9212 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9213 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9214 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_O[1]
.sym 9215 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 9223 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9224 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9225 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9226 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9229 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9230 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9231 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9232 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9235 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 9236 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 9237 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 9238 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 9241 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 9242 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9243 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 9244 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9247 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_O[1]
.sym 9248 rx_24_fifo.rd_addr[0]
.sym 9249 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_O[3]
.sym 9250 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_O[2]
.sym 9253 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9256 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9259 w_rx_24_fifo_empty
.sym 9260 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9261 rx_24_fifo.rd_addr[5]
.sym 9262 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9264 r_counter[0]_$glb_clk
.sym 9265 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 9266 rx_24_fifo.rd_addr_gray[3]
.sym 9268 rx_24_fifo.rd_addr_gray[2]
.sym 9269 rx_24_fifo.rd_addr_gray[0]
.sym 9271 rx_24_fifo.rd_addr_gray[4]
.sym 9272 rx_24_fifo.rd_addr_gray[5]
.sym 9279 w_tx_data_smi[3]
.sym 9280 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9283 io_pmod[3]$SB_IO_OUT
.sym 9284 w_rx_24_fifo_empty
.sym 9286 w_cs[0]
.sym 9288 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9290 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 9293 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 9295 i_smi_a1_SB_LUT4_I1_O[3]
.sym 9296 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[1]
.sym 9298 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9299 rx_24_fifo.rd_addr_gray[3]
.sym 9300 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[3]
.sym 9309 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[0]
.sym 9314 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[1]
.sym 9316 w_rx_24_fifo_push
.sym 9317 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 9319 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 9320 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[2]
.sym 9321 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 9326 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[3]
.sym 9327 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 9330 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9333 rx_24_fifo.wr_addr_gray[2]
.sym 9335 lvds_rx_24_inst.r_push_SB_LUT4_I3_I2[2]
.sym 9337 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9341 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9346 lvds_rx_24_inst.r_push_SB_LUT4_I3_I2[2]
.sym 9347 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[0]
.sym 9348 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 9349 w_rx_24_fifo_push
.sym 9353 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9355 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 9364 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[2]
.sym 9365 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[1]
.sym 9366 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[0]
.sym 9367 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[3]
.sym 9370 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 9373 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 9382 rx_24_fifo.wr_addr_gray[2]
.sym 9387 r_counter[0]_$glb_clk
.sym 9389 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9391 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9393 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9395 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 9413 rx_24_fifo.rd_addr_gray[2]
.sym 9415 rx_24_fifo.rd_addr_gray[0]
.sym 9417 w_rx_09_fifo_data[1]
.sym 9418 i_smi_a2$SB_IO_IN
.sym 9419 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9433 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 9436 w_lvds_rx_09_d1
.sym 9442 w_lvds_rx_09_d0
.sym 9451 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 9461 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 9495 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 9496 w_lvds_rx_09_d1
.sym 9500 w_lvds_rx_09_d0
.sym 9502 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 9506 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 9507 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 9509 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 9510 lvds_clock_buf
.sym 9511 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 9512 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9513 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 9516 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9517 rx_24_fifo.rd_addr_gray_wr[0]
.sym 9519 rx_24_fifo.rd_addr_gray_wr[4]
.sym 9532 w_lvds_rx_09_d1
.sym 9555 i_smi_a3$SB_IO_IN
.sym 9565 i_smi_a1$SB_IO_IN
.sym 9569 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9573 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9576 rx_24_fifo.rd_addr_gray_wr[4]
.sym 9578 i_smi_a2$SB_IO_IN
.sym 9582 rx_24_fifo.rd_addr_gray_wr[0]
.sym 9598 i_smi_a3$SB_IO_IN
.sym 9600 i_smi_a2$SB_IO_IN
.sym 9601 i_smi_a1$SB_IO_IN
.sym 9607 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9610 i_smi_a3$SB_IO_IN
.sym 9611 i_smi_a1$SB_IO_IN
.sym 9612 i_smi_a2$SB_IO_IN
.sym 9617 rx_24_fifo.rd_addr_gray_wr[0]
.sym 9623 rx_24_fifo.rd_addr_gray_wr[4]
.sym 9631 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9633 lvds_clock_buf
.sym 9647 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 9668 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 9669 rx_24_fifo.wr_addr_gray[0]
.sym 9686 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9688 rx_24_fifo.wr_addr_gray[4]
.sym 9692 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9695 rx_24_fifo.wr_addr_gray[0]
.sym 9710 rx_24_fifo.wr_addr_gray[0]
.sym 9724 rx_24_fifo.wr_addr_gray[4]
.sym 9736 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9742 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9756 r_counter[0]_$glb_clk
.sym 9900 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10187 o_shdn_rx_lna$SB_IO_OUT
.sym 10197 i_smi_a1$SB_IO_IN
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10219 io_smi_data[2]$SB_IO_OUT
.sym 10222 io_smi_data[1]$SB_IO_OUT
.sym 10226 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 10227 rx_09_fifo.rd_addr_gray_wr[4]
.sym 10228 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10229 rx_09_fifo.rd_addr_gray_wr[2]
.sym 10230 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 10231 rx_09_fifo.rd_addr_gray_wr[0]
.sym 10232 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[3]
.sym 10233 rx_09_fifo.rd_addr_gray_wr[5]
.sym 10259 io_smi_data[7]$SB_IO_OUT
.sym 10269 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 10271 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10279 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10280 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10281 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10286 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10296 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 10299 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 10301 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 10302 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 10308 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10313 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10316 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10322 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10328 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 10333 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10338 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10346 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 10347 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10348 r_counter[0]_$glb_clk
.sym 10349 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 10354 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 10355 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 10356 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 10357 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 10358 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 10359 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10360 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 10361 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 10370 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10374 io_smi_data[4]$SB_IO_OUT
.sym 10383 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10389 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10398 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 10399 io_smi_data[0]$SB_IO_OUT
.sym 10400 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10403 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 10405 w_rx_09_fifo_pull
.sym 10409 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 10415 rx_09_fifo.rd_addr_gray_wr[0]
.sym 10416 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 10436 rx_09_fifo.rd_addr[1]
.sym 10437 rx_09_fifo.rd_addr[7]
.sym 10440 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10444 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 10445 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10446 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 10448 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 10457 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 10463 $nextpnr_ICESTORM_LC_8$O
.sym 10466 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 10469 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10472 rx_09_fifo.rd_addr[1]
.sym 10473 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 10475 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10477 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 10479 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10481 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10483 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 10485 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10487 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10489 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10491 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10493 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10495 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10497 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10499 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10501 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 10503 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10507 rx_09_fifo.rd_addr[7]
.sym 10509 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10514 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 10515 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 10516 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10517 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10518 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 10519 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 10520 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 10528 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 10531 io_pmod[7]$SB_IO_OUT
.sym 10537 rx_09_fifo.wr_addr[2]
.sym 10539 rx_09_fifo.rd_addr[1]
.sym 10540 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10541 rx_09_fifo.wr_addr[6]
.sym 10543 rx_09_fifo.rd_addr_gray[1]
.sym 10544 i_smi_soe_se$SB_IO_IN
.sym 10545 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 10547 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 10556 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10560 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10561 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10563 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 10564 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10565 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10568 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 10576 smi_ctrl_ins.int_cnt_09[4]
.sym 10578 $PACKER_VCC_NET
.sym 10581 $PACKER_VCC_NET
.sym 10584 smi_ctrl_ins.int_cnt_09[5]
.sym 10586 $nextpnr_ICESTORM_LC_1$O
.sym 10589 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10592 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 10594 smi_ctrl_ins.int_cnt_09[4]
.sym 10595 $PACKER_VCC_NET
.sym 10596 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10600 smi_ctrl_ins.int_cnt_09[5]
.sym 10601 $PACKER_VCC_NET
.sym 10602 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 10606 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10607 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10612 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 10618 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 10626 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10629 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10630 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 10633 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10634 r_counter[0]_$glb_clk
.sym 10635 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 10636 rx_09_fifo.wr_addr[6]
.sym 10637 rx_09_fifo.wr_addr[0]
.sym 10638 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 10639 rx_09_fifo.wr_addr[5]
.sym 10640 rx_09_fifo.wr_addr[3]
.sym 10641 rx_09_fifo.wr_addr[7]
.sym 10642 rx_09_fifo.wr_addr[2]
.sym 10643 rx_09_fifo.wr_addr[4]
.sym 10650 rx_09_fifo.rd_addr[1]
.sym 10651 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10654 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10662 smi_ctrl_ins.int_cnt_09[4]
.sym 10669 rx_09_fifo.rd_addr[7]
.sym 10680 rx_09_fifo.rd_addr_gray[6]
.sym 10686 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 10687 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 10689 rx_09_fifo.rd_addr_gray[3]
.sym 10691 rx_09_fifo.rd_addr[7]
.sym 10692 rx_09_fifo.rd_addr_gray_wr[0]
.sym 10693 rx_09_fifo.rd_addr_gray_wr[3]
.sym 10694 rx_09_fifo.wr_addr[0]
.sym 10702 rx_09_fifo.rd_addr_gray_wr[6]
.sym 10713 rx_09_fifo.rd_addr_gray[3]
.sym 10718 rx_09_fifo.rd_addr_gray[6]
.sym 10725 rx_09_fifo.rd_addr[7]
.sym 10730 rx_09_fifo.wr_addr[0]
.sym 10731 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 10734 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 10737 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 10741 rx_09_fifo.rd_addr_gray_wr[0]
.sym 10746 rx_09_fifo.rd_addr_gray_wr[6]
.sym 10753 rx_09_fifo.rd_addr_gray_wr[3]
.sym 10757 lvds_clock_buf
.sym 10760 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 10761 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 10762 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 10763 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 10764 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 10765 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 10766 smi_ctrl_ins.int_cnt_09[4]
.sym 10773 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 10775 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10779 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10781 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10783 w_rx_09_fifo_pull
.sym 10784 rx_09_fifo.rd_addr_gray_wr[7]
.sym 10785 rx_09_fifo.wr_addr[5]
.sym 10786 io_pmod[1]$SB_IO_OUT
.sym 10788 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 10802 i_smi_soe_se_SB_LUT4_I2_1_I1[5]
.sym 10804 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 10805 i_smi_soe_se_SB_LUT4_I2_1_I1[4]
.sym 10807 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10810 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10811 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 10814 i_smi_soe_se$SB_IO_IN
.sym 10815 $PACKER_VCC_NET
.sym 10816 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10817 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 10819 i_smi_soe_se_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5]
.sym 10821 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10822 i_smi_a1_SB_LUT4_I1_O[3]
.sym 10827 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 10829 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10830 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 10832 $nextpnr_ICESTORM_LC_12$O
.sym 10834 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 10838 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 10841 i_smi_soe_se_SB_LUT4_I2_1_I1[4]
.sym 10844 $nextpnr_ICESTORM_LC_13$I3
.sym 10846 i_smi_soe_se_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5]
.sym 10850 $nextpnr_ICESTORM_LC_13$COUT
.sym 10852 $PACKER_VCC_NET
.sym 10854 $nextpnr_ICESTORM_LC_13$I3
.sym 10857 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 10860 $nextpnr_ICESTORM_LC_13$COUT
.sym 10863 i_smi_soe_se$SB_IO_IN
.sym 10864 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 10865 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10866 i_smi_soe_se_SB_LUT4_I2_1_I1[5]
.sym 10869 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10870 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10871 i_smi_a1_SB_LUT4_I1_O[3]
.sym 10872 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10875 i_smi_soe_se$SB_IO_IN
.sym 10876 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10877 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 10878 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 10879 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 10880 r_counter[0]_$glb_clk
.sym 10881 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 10882 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 10883 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 10884 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 10885 i_smi_soe_se_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5]
.sym 10887 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 10888 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 10889 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 10896 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10899 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10910 i_smi_a1_SB_LUT4_I1_O[3]
.sym 10911 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 10915 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10917 rx_24_fifo.rd_addr[0]
.sym 10930 smi_ctrl_ins.int_cnt_09[4]
.sym 10936 i_smi_soe_se_SB_LUT4_I2_1_I1[4]
.sym 10942 i_smi_soe_se_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5]
.sym 10945 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10951 w_rx_09_fifo_data[1]
.sym 10955 $nextpnr_ICESTORM_LC_19$O
.sym 10958 i_smi_soe_se_SB_LUT4_I2_1_I1[4]
.sym 10961 $nextpnr_ICESTORM_LC_20$I3
.sym 10964 i_smi_soe_se_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5]
.sym 10971 $nextpnr_ICESTORM_LC_20$I3
.sym 10986 smi_ctrl_ins.int_cnt_09[4]
.sym 10994 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10995 w_rx_09_fifo_data[1]
.sym 11002 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 11003 lvds_clock_buf
.sym 11004 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 11011 spi_if_ins.r_tx_data_valid
.sym 11019 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 11021 $PACKER_VCC_NET
.sym 11023 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 11025 io_pmod[5]$SB_IO_OUT
.sym 11031 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11033 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11039 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 11048 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11049 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11052 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11053 w_rx_24_fifo_pull
.sym 11057 rx_24_fifo.rd_addr[0]
.sym 11058 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11059 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11060 i_smi_a1_SB_LUT4_I1_O[3]
.sym 11061 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11064 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11082 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11086 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11088 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11094 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11100 rx_24_fifo.rd_addr[0]
.sym 11105 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11110 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11117 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11121 i_smi_a1_SB_LUT4_I1_O[3]
.sym 11123 w_rx_24_fifo_pull
.sym 11125 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11126 r_counter[0]_$glb_clk
.sym 11127 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 11128 rx_24_fifo.rd_addr_gray_wr[6]
.sym 11130 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11131 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 11135 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11141 io_pmod[6]$SB_IO_OUT
.sym 11144 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11153 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 11154 w_rx_09_fifo_full
.sym 11162 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11163 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11171 w_rx_24_fifo_pull
.sym 11172 rx_24_fifo.rd_addr[0]
.sym 11175 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11177 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 11180 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11183 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 11186 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11187 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11189 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11191 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11196 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11197 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11198 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11202 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11204 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11209 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11211 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11214 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11216 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11220 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 11222 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11223 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11226 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11228 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11232 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11233 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11239 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11241 rx_24_fifo.rd_addr[0]
.sym 11244 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11245 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11246 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 11247 w_rx_24_fifo_pull
.sym 11248 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11249 r_counter[0]_$glb_clk
.sym 11250 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 11258 w_cs[0]
.sym 11265 i_smi_a1_SB_LUT4_I1_O[3]
.sym 11266 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 11267 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11271 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 11280 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11282 rx_24_fifo.rd_addr_gray[1]
.sym 11284 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11285 io_pmod[1]$SB_IO_OUT
.sym 11292 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11294 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11296 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 11297 w_rx_24_fifo_full
.sym 11298 io_pmod[3]$SB_IO_OUT
.sym 11300 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11302 w_rx_24_fifo_empty
.sym 11303 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 11305 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11308 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11310 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 11312 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 11313 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 11314 w_rx_09_fifo_full
.sym 11320 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 11321 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11325 w_rx_09_fifo_full
.sym 11331 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 11332 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 11333 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11334 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 11340 w_rx_24_fifo_empty
.sym 11344 io_pmod[3]$SB_IO_OUT
.sym 11349 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11351 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11352 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 11356 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11358 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11362 w_rx_24_fifo_full
.sym 11368 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 11369 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 11370 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11371 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 11372 r_counter[0]_$glb_clk
.sym 11373 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11374 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 11375 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 11376 rx_24_fifo.rd_addr_gray_wr[5]
.sym 11378 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 11379 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11380 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11381 rx_24_fifo.rd_addr_gray_wr[1]
.sym 11386 w_tx_data_smi[1]
.sym 11392 w_tx_data_smi[2]
.sym 11394 w_tx_data_smi[0]
.sym 11400 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 11402 i_smi_a1_SB_LUT4_I1_O[3]
.sym 11407 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11408 w_cs[0]
.sym 11423 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11427 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11433 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11434 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11440 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11444 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11451 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11461 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11469 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11478 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11484 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11494 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11495 r_counter[0]_$glb_clk
.sym 11496 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 11498 w_tx_data_sys_SB_DFFE_Q_E
.sym 11499 w_tx_data_sys
.sym 11501 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 11502 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 11516 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 11518 w_fetch
.sym 11528 rx_24_fifo.rd_addr_gray[4]
.sym 11538 rx_24_fifo.wr_addr_gray_rd[1]
.sym 11542 rx_24_fifo.wr_addr_gray_rd[3]
.sym 11561 rx_24_fifo.wr_addr_gray[3]
.sym 11563 rx_24_fifo.wr_addr_gray[1]
.sym 11571 rx_24_fifo.wr_addr_gray[1]
.sym 11583 rx_24_fifo.wr_addr_gray_rd[3]
.sym 11596 rx_24_fifo.wr_addr_gray[3]
.sym 11607 rx_24_fifo.wr_addr_gray_rd[1]
.sym 11618 r_counter[0]_$glb_clk
.sym 11621 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 11622 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 11624 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11626 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 11627 io_pmod[1]$SB_IO_OUT
.sym 11634 w_ioc[0]
.sym 11640 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 11643 w_tx_data_sys
.sym 11653 w_fetch
.sym 11655 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 11665 i_smi_a1_SB_LUT4_I1_O[3]
.sym 11667 rx_24_fifo.rd_addr_gray[0]
.sym 11669 rx_24_fifo.rd_addr_gray[3]
.sym 11673 rx_24_fifo.rd_addr_gray[2]
.sym 11682 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 11688 rx_24_fifo.rd_addr_gray[4]
.sym 11692 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 11697 rx_24_fifo.rd_addr_gray[3]
.sym 11700 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 11701 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 11703 i_smi_a1_SB_LUT4_I1_O[3]
.sym 11719 rx_24_fifo.rd_addr_gray[2]
.sym 11727 rx_24_fifo.rd_addr_gray[0]
.sym 11737 rx_24_fifo.rd_addr_gray[4]
.sym 11741 lvds_clock_buf
.sym 11750 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11756 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 11760 io_pmod[1]$SB_IO_OUT
.sym 11777 io_pmod[1]$SB_IO_OUT
.sym 11888 i_config[1]$SB_IO_IN
.sym 12139 o_ldo_2v8_en$SB_IO_OUT
.sym 12309 i_sck$SB_IO_IN
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12323 io_smi_data[0]$SB_IO_OUT
.sym 12324 io_smi_data[7]$SB_IO_OUT
.sym 12327 i_sck$SB_IO_IN
.sym 12336 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12337 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 12338 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12339 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12340 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 12341 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 12342 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 12367 i_sck$SB_IO_IN
.sym 12377 rx_09_fifo.rd_addr_gray[0]
.sym 12383 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[3]
.sym 12384 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 12387 rx_09_fifo.rd_addr_gray[4]
.sym 12388 rx_09_fifo.rd_addr_gray[2]
.sym 12389 rx_09_fifo.rd_addr_gray[5]
.sym 12395 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12398 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12399 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 12402 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 12403 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[1]
.sym 12404 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12407 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12410 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[3]
.sym 12411 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[1]
.sym 12412 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 12413 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 12418 rx_09_fifo.rd_addr_gray[4]
.sym 12422 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12424 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12429 rx_09_fifo.rd_addr_gray[2]
.sym 12435 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12437 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12441 rx_09_fifo.rd_addr_gray[0]
.sym 12446 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12448 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 12452 rx_09_fifo.rd_addr_gray[5]
.sym 12457 lvds_clock_buf
.sym 12463 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12464 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12465 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[1]
.sym 12466 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 12467 rx_09_fifo.wr_addr_gray_rd[4]
.sym 12468 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 12469 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12470 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12475 i_smi_soe_se$SB_IO_IN
.sym 12485 rx_09_fifo.rd_addr[1]
.sym 12505 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 12506 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12510 r_counter[0]
.sym 12515 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 12518 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 12519 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12522 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12524 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12525 w_rx_09_fifo_full
.sym 12529 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12530 io_smi_data[3]$SB_IO_OUT
.sym 12541 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12543 rx_09_fifo.rd_addr_gray_wr[2]
.sym 12544 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12546 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12547 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12549 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12551 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12552 w_rx_09_fifo_pull
.sym 12553 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12554 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12555 rx_09_fifo.rd_addr_gray_wr[5]
.sym 12557 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 12560 io_pmod[3]$SB_IO_OUT
.sym 12562 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12563 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12567 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 12569 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12570 rx_09_fifo.rd_addr[7]
.sym 12573 io_pmod[3]$SB_IO_OUT
.sym 12574 rx_09_fifo.rd_addr[7]
.sym 12575 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12576 w_rx_09_fifo_pull
.sym 12579 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12580 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12581 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12582 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12585 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12586 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 12587 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 12588 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12592 rx_09_fifo.rd_addr_gray_wr[5]
.sym 12598 rx_09_fifo.rd_addr_gray_wr[2]
.sym 12603 w_rx_09_fifo_pull
.sym 12604 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 12605 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12606 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12609 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12611 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12618 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12620 lvds_clock_buf
.sym 12622 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12623 rx_09_fifo.wr_addr_gray_rd[7]
.sym 12624 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12625 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12626 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12627 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 12628 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 12629 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12646 io_pmod[3]$SB_IO_OUT
.sym 12648 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 12649 io_smi_data[3]$SB_IO_OUT
.sym 12650 io_pmod[1]$SB_IO_OUT
.sym 12651 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 12655 io_pmod[1]$SB_IO_OUT
.sym 12657 rx_09_fifo.wr_addr[5]
.sym 12663 rx_09_fifo.wr_addr[6]
.sym 12664 rx_09_fifo.wr_addr[0]
.sym 12665 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 12667 rx_09_fifo.wr_addr[3]
.sym 12668 rx_09_fifo.wr_addr[7]
.sym 12670 rx_09_fifo.wr_addr[4]
.sym 12672 rx_09_fifo.wr_addr[0]
.sym 12674 rx_09_fifo.wr_addr[5]
.sym 12677 rx_09_fifo.wr_addr[2]
.sym 12695 $nextpnr_ICESTORM_LC_9$O
.sym 12697 rx_09_fifo.wr_addr[0]
.sym 12701 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 12703 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 12705 rx_09_fifo.wr_addr[0]
.sym 12707 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 12709 rx_09_fifo.wr_addr[2]
.sym 12711 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 12713 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 12715 rx_09_fifo.wr_addr[3]
.sym 12717 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 12719 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 12721 rx_09_fifo.wr_addr[4]
.sym 12723 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 12725 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 12727 rx_09_fifo.wr_addr[5]
.sym 12729 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 12731 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 12734 rx_09_fifo.wr_addr[6]
.sym 12735 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 12740 rx_09_fifo.wr_addr[7]
.sym 12741 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 12745 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 12746 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 12747 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 12748 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 12749 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 12750 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12751 io_pmod[3]$SB_IO_OUT
.sym 12752 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12758 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 12759 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 12761 io_smi_data[5]$SB_IO_OUT
.sym 12762 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 12764 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12765 w_smi_data_output[5]
.sym 12767 i_smi_soe_se$SB_IO_IN
.sym 12769 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 12771 rx_09_fifo.rd_addr_gray_wr[1]
.sym 12777 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12780 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 12787 rx_09_fifo.wr_addr[0]
.sym 12790 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12791 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 12795 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 12796 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 12797 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12800 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 12801 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 12813 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12822 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 12825 rx_09_fifo.wr_addr[0]
.sym 12831 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 12837 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 12845 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12850 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 12858 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 12864 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12865 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12866 lvds_clock_buf
.sym 12867 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 12868 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12869 i_smi_a1_SB_LUT4_I1_O[0]
.sym 12870 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12871 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 12872 smi_ctrl_ins.int_cnt_09[5]
.sym 12873 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 12874 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 12875 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12882 i_smi_soe_se$SB_IO_IN
.sym 12887 i_smi_soe_se$SB_IO_IN
.sym 12888 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 12892 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 12893 smi_ctrl_ins.int_cnt_09[5]
.sym 12895 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12896 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12899 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12900 io_pmod[3]$SB_IO_OUT
.sym 12903 i_smi_a1_SB_LUT4_I1_O[0]
.sym 12911 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 12912 rx_09_fifo.wr_addr[5]
.sym 12913 rx_09_fifo.wr_addr[3]
.sym 12914 rx_09_fifo.wr_addr[7]
.sym 12915 rx_09_fifo.wr_addr[2]
.sym 12917 rx_09_fifo.wr_addr[6]
.sym 12919 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 12920 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 12924 rx_09_fifo.wr_addr[4]
.sym 12931 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 12936 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 12941 $nextpnr_ICESTORM_LC_5$O
.sym 12943 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 12947 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 12949 rx_09_fifo.wr_addr[2]
.sym 12951 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 12953 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 12956 rx_09_fifo.wr_addr[3]
.sym 12957 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 12959 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 12961 rx_09_fifo.wr_addr[4]
.sym 12963 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 12965 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 12967 rx_09_fifo.wr_addr[5]
.sym 12969 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 12971 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 12974 rx_09_fifo.wr_addr[6]
.sym 12975 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 12979 rx_09_fifo.wr_addr[7]
.sym 12981 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 12985 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 12987 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 12988 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 12989 r_counter[0]_$glb_clk
.sym 12990 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 12991 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 12992 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 12993 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 12994 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 12995 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 12998 w_rx_09_fifo_full
.sym 13004 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 13012 rx_09_fifo.rd_addr_gray[1]
.sym 13013 i_smi_soe_se$SB_IO_IN
.sym 13014 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13015 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13022 w_rx_09_fifo_full
.sym 13033 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 13034 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13037 rx_09_fifo.rd_addr_gray_wr[7]
.sym 13043 rx_09_fifo.rd_addr_gray_wr[1]
.sym 13044 smi_ctrl_ins.int_cnt_09[5]
.sym 13045 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 13046 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 13047 smi_ctrl_ins.int_cnt_09[4]
.sym 13053 i_smi_a1_SB_LUT4_I1_O[3]
.sym 13060 io_pmod[3]$SB_IO_OUT
.sym 13061 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 13062 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 13063 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 13065 rx_09_fifo.rd_addr_gray_wr[1]
.sym 13071 io_pmod[3]$SB_IO_OUT
.sym 13072 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13073 smi_ctrl_ins.int_cnt_09[5]
.sym 13074 smi_ctrl_ins.int_cnt_09[4]
.sym 13077 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 13078 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 13079 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 13080 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 13085 smi_ctrl_ins.int_cnt_09[5]
.sym 13095 i_smi_a1_SB_LUT4_I1_O[3]
.sym 13096 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 13097 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 13103 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13107 rx_09_fifo.rd_addr_gray_wr[7]
.sym 13112 lvds_clock_buf
.sym 13115 spi_if_ins.spi.r_tx_byte[6]
.sym 13116 spi_if_ins.spi.r_tx_byte[2]
.sym 13117 spi_if_ins.spi.r_tx_byte[1]
.sym 13118 spi_if_ins.spi.r_tx_byte[4]
.sym 13119 spi_if_ins.spi.r_tx_byte[0]
.sym 13120 spi_if_ins.spi.r_tx_byte[5]
.sym 13131 w_rx_09_fifo_full
.sym 13142 io_pmod[1]$SB_IO_OUT
.sym 13145 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 13148 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13149 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 13159 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13170 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13182 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13224 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13234 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13235 r_counter[0]_$glb_clk
.sym 13236 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13238 spi_if_ins.r_tx_byte[6]
.sym 13240 spi_if_ins.r_tx_byte[2]
.sym 13241 spi_if_ins.r_tx_byte[1]
.sym 13242 spi_if_ins.r_tx_byte[5]
.sym 13243 spi_if_ins.r_tx_byte[4]
.sym 13247 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 13264 w_cs[0]
.sym 13266 w_tx_data_io[3]
.sym 13267 w_tx_data_io[1]
.sym 13268 w_tx_data_io[4]
.sym 13270 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13294 rx_24_fifo.rd_addr_gray_wr[6]
.sym 13295 rx_24_fifo.rd_addr_gray[6]
.sym 13297 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13301 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 13308 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13309 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 13314 rx_24_fifo.rd_addr_gray[6]
.sym 13326 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 13332 rx_24_fifo.rd_addr_gray_wr[6]
.sym 13353 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13355 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13356 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 13358 lvds_clock_buf
.sym 13360 r_tx_data[7]
.sym 13361 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 13362 r_tx_data[4]
.sym 13363 r_tx_data[6]
.sym 13364 r_tx_data[5]
.sym 13365 r_tx_data[2]
.sym 13366 r_tx_data[1]
.sym 13367 r_tx_data[3]
.sym 13379 i_smi_a1_SB_LUT4_I1_O[3]
.sym 13393 $PACKER_VCC_NET
.sym 13403 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13411 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13478 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13480 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13481 r_counter[0]_$glb_clk
.sym 13483 w_cs[2]
.sym 13484 w_cs[1]
.sym 13485 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13486 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 13487 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 13488 w_cs[3]
.sym 13489 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13490 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13496 io_pmod[2]$SB_IO_OUT
.sym 13499 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13505 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13508 spi_if_ins.w_rx_data[4]
.sym 13510 w_rx_09_fifo_full
.sym 13514 w_tx_data_sys_SB_DFFE_Q_E
.sym 13516 spi_if_ins.w_rx_data[2]
.sym 13526 w_fetch
.sym 13531 w_cs[0]
.sym 13535 rx_24_fifo.rd_addr_gray[1]
.sym 13536 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 13538 rx_24_fifo.rd_addr_gray[5]
.sym 13540 w_cs[2]
.sym 13545 i_smi_a1_SB_LUT4_I1_O[3]
.sym 13547 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13548 w_cs[2]
.sym 13549 w_cs[1]
.sym 13553 w_cs[3]
.sym 13555 rx_24_fifo.rd_addr_gray_wr[1]
.sym 13559 rx_24_fifo.rd_addr_gray_wr[1]
.sym 13563 i_smi_a1_SB_LUT4_I1_O[3]
.sym 13564 w_fetch
.sym 13566 w_cs[1]
.sym 13572 rx_24_fifo.rd_addr_gray[5]
.sym 13581 w_cs[2]
.sym 13582 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 13583 w_fetch
.sym 13584 i_smi_a1_SB_LUT4_I1_O[3]
.sym 13587 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13593 w_cs[1]
.sym 13594 w_cs[0]
.sym 13595 w_cs[3]
.sym 13596 w_cs[2]
.sym 13600 rx_24_fifo.rd_addr_gray[1]
.sym 13604 lvds_clock_buf
.sym 13606 w_ioc[2]
.sym 13607 w_ioc[0]
.sym 13608 w_ioc[3]
.sym 13609 w_ioc[4]
.sym 13610 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13611 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 13612 w_ioc[1]
.sym 13613 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 13620 spi_if_ins.w_rx_data[6]
.sym 13622 w_fetch
.sym 13624 rx_24_fifo.rd_addr_gray_wr[5]
.sym 13629 spi_if_ins.w_rx_data[5]
.sym 13633 io_pmod[1]$SB_IO_OUT
.sym 13635 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 13640 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13641 w_ioc[0]
.sym 13648 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 13649 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 13651 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13653 w_cs[0]
.sym 13666 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13667 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13668 w_fetch
.sym 13674 w_tx_data_sys_SB_DFFE_Q_E
.sym 13675 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 13678 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 13686 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 13687 w_cs[0]
.sym 13688 w_fetch
.sym 13689 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13692 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 13704 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13706 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 13710 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13711 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 13712 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 13726 w_tx_data_sys_SB_DFFE_Q_E
.sym 13727 r_counter[0]_$glb_clk
.sym 13729 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[0]
.sym 13730 io_ctrl_ins.o_pmod[3]
.sym 13731 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 13732 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13733 io_ctrl_ins.o_pmod[4]
.sym 13734 i_button_SB_LUT4_I3_O[1]
.sym 13735 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 13736 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 13743 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13744 spi_if_ins.w_rx_data[3]
.sym 13745 spi_if_ins.w_rx_data[0]
.sym 13746 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 13747 spi_if_ins.w_rx_data[1]
.sym 13753 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13754 w_tx_data_io[2]
.sym 13757 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13758 w_tx_data_io[1]
.sym 13759 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 13760 w_tx_data_io[4]
.sym 13762 w_tx_data_io[3]
.sym 13764 io_ctrl_ins.o_pmod[3]
.sym 13770 w_ioc[2]
.sym 13771 w_ioc[0]
.sym 13772 w_ioc[3]
.sym 13773 w_ioc[4]
.sym 13774 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 13776 w_ioc[1]
.sym 13780 w_rx_09_fifo_full
.sym 13781 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 13784 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13787 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13788 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 13796 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 13809 w_ioc[4]
.sym 13810 w_ioc[1]
.sym 13811 w_ioc[0]
.sym 13817 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 13818 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13828 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13830 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13839 w_ioc[2]
.sym 13841 w_ioc[3]
.sym 13845 w_rx_09_fifo_full
.sym 13846 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 13847 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 13849 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 13850 lvds_clock_buf
.sym 13851 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 13852 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 13853 io_ctrl_ins.pmod_dir_state[4]
.sym 13854 io_ctrl_ins.pmod_dir_state[0]
.sym 13855 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 13856 io_ctrl_ins.pmod_dir_state[2]
.sym 13857 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13858 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 13859 io_ctrl_ins.pmod_dir_state[3]
.sym 13867 w_rx_data[3]
.sym 13868 w_rx_data[0]
.sym 13871 w_rx_data[2]
.sym 13878 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13879 w_ioc[0]
.sym 13880 io_ctrl_ins.o_pmod[4]
.sym 13884 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 13896 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13897 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13903 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 13922 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 13968 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 13969 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 13970 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13971 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13975 w_tx_data_io[2]
.sym 13976 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[2]
.sym 13977 w_tx_data_io[1]
.sym 13978 w_tx_data_io[4]
.sym 13979 w_tx_data_io[3]
.sym 13981 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 13982 w_tx_data_io[0]
.sym 13993 i_config[0]$SB_IO_IN
.sym 13994 w_rx_data[4]
.sym 14010 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 14116 o_led1$SB_IO_OUT
.sym 14117 o_shdn_tx_lna$SB_IO_OUT
.sym 14120 o_ldo_2v8_en$SB_IO_OUT
.sym 14251 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14405 o_ldo_2v8_en$SB_IO_OUT
.sym 14418 r_counter[0]
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14431 r_counter[0]
.sym 14441 io_smi_data[3]$SB_IO_OUT
.sym 14444 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14446 rx_09_fifo.wr_addr_gray_rd[2]
.sym 14447 rx_09_fifo.wr_addr_gray_rd[6]
.sym 14449 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 14450 rx_09_fifo.wr_addr_gray_rd[5]
.sym 14451 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 14461 w_tx_data_io[0]
.sym 14486 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 14488 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 14491 rx_09_fifo.rd_addr[1]
.sym 14493 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 14498 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 14500 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 14502 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14504 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 14505 rx_09_fifo.wr_addr_gray_rd[6]
.sym 14507 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 14508 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 14509 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 14511 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 14512 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 14515 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 14517 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 14527 rx_09_fifo.wr_addr_gray_rd[6]
.sym 14531 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 14532 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 14537 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 14538 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 14539 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 14543 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 14544 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 14545 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 14546 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 14549 rx_09_fifo.rd_addr[1]
.sym 14550 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 14557 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14561 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 14562 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 14563 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 14564 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 14566 r_counter[0]_$glb_clk
.sym 14572 rx_09_fifo.wr_addr_gray[1]
.sym 14573 rx_09_fifo.wr_addr_gray[2]
.sym 14574 rx_09_fifo.wr_addr_gray[6]
.sym 14575 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 14576 rx_09_fifo.wr_addr_gray[0]
.sym 14577 rx_09_fifo.wr_addr_gray[5]
.sym 14578 rx_09_fifo.wr_addr_gray[4]
.sym 14586 r_counter[0]
.sym 14594 $PACKER_VCC_NET
.sym 14617 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 14621 rx_09_fifo.rd_addr[7]
.sym 14628 i_smi_a1_SB_LUT4_I1_O[3]
.sym 14633 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 14637 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 14650 rx_09_fifo.wr_addr_gray_rd[7]
.sym 14651 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 14653 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 14654 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 14657 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14658 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 14661 rx_09_fifo.wr_addr_gray_rd[4]
.sym 14665 rx_09_fifo.wr_addr_gray_rd[0]
.sym 14671 rx_09_fifo.wr_addr_gray[4]
.sym 14674 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 14675 rx_09_fifo.rd_addr[7]
.sym 14676 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 14677 rx_09_fifo.wr_addr_gray[0]
.sym 14679 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 14683 rx_09_fifo.wr_addr_gray[0]
.sym 14688 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 14689 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 14690 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14691 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 14696 rx_09_fifo.wr_addr_gray_rd[0]
.sym 14701 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 14703 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 14708 rx_09_fifo.wr_addr_gray[4]
.sym 14712 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 14713 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 14714 rx_09_fifo.rd_addr[7]
.sym 14715 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 14719 rx_09_fifo.wr_addr_gray_rd[7]
.sym 14726 rx_09_fifo.wr_addr_gray_rd[4]
.sym 14729 r_counter[0]_$glb_clk
.sym 14731 spi_if_ins.spi.SCKr[1]
.sym 14732 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 14734 spi_if_ins.spi.SCKr[2]
.sym 14736 io_smi_data[5]$SB_IO_OUT
.sym 14737 spi_if_ins.spi.SCKr[0]
.sym 14738 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 14756 io_pmod[3]$SB_IO_OUT
.sym 14758 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 14764 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 14766 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 14774 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[1]
.sym 14776 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14777 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 14778 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 14779 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 14780 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 14782 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 14783 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14784 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 14786 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 14787 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14790 rx_09_fifo.rd_addr[1]
.sym 14791 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 14793 io_pmod[1]$SB_IO_OUT
.sym 14794 i_smi_a1_SB_LUT4_I1_O[3]
.sym 14799 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 14801 rx_09_fifo.wr_addr[7]
.sym 14803 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 14806 io_pmod[1]$SB_IO_OUT
.sym 14807 i_smi_a1_SB_LUT4_I1_O[3]
.sym 14812 rx_09_fifo.wr_addr[7]
.sym 14817 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 14818 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 14819 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14820 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 14824 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 14825 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 14829 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14832 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 14835 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 14836 rx_09_fifo.rd_addr[1]
.sym 14838 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[1]
.sym 14841 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 14844 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 14848 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14849 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 14852 r_counter[0]_$glb_clk
.sym 14856 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14857 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 14858 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 14859 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 14860 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 14861 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14866 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 14871 $PACKER_VCC_NET
.sym 14872 sys_ctrl_ins.reset_cmd
.sym 14873 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14874 i_smi_a3$SB_IO_IN
.sym 14877 $PACKER_VCC_NET
.sym 14879 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 14880 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 14883 $PACKER_VCC_NET
.sym 14888 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 14895 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 14896 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 14897 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 14898 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 14900 io_pmod[1]$SB_IO_OUT
.sym 14901 w_rx_09_fifo_full
.sym 14902 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 14903 i_smi_soe_se$SB_IO_IN
.sym 14904 rx_09_fifo.wr_addr[0]
.sym 14905 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 14906 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 14907 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 14908 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 14910 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 14911 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14912 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 14913 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 14914 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 14915 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14917 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14918 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 14921 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 14922 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14924 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 14925 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14926 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 14928 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14929 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 14930 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14931 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 14934 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 14935 w_rx_09_fifo_full
.sym 14936 io_pmod[1]$SB_IO_OUT
.sym 14937 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 14940 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14941 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 14942 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14943 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14946 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 14947 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 14948 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 14949 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 14952 rx_09_fifo.wr_addr[0]
.sym 14953 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 14954 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 14958 i_smi_soe_se$SB_IO_IN
.sym 14964 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 14965 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 14966 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 14967 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 14971 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 14973 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 14975 r_counter[0]_$glb_clk
.sym 14976 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 14978 spi_if_ins.spi.r_tx_byte[3]
.sym 14979 io_smi_data[3]$SB_IO_OUT
.sym 14980 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 14981 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 14982 spi_if_ins.spi.r_tx_byte[7]
.sym 14984 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 14989 $PACKER_VCC_NET
.sym 14992 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 14995 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14997 $PACKER_VCC_NET
.sym 15001 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15005 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15006 i_ss$SB_IO_IN
.sym 15007 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 15009 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 15010 io_pmod[3]$SB_IO_OUT
.sym 15012 i_ss$SB_IO_IN
.sym 15018 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 15020 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 15021 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15022 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15023 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 15024 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15025 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 15027 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 15028 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 15029 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 15030 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15031 i_smi_soe_se$SB_IO_IN
.sym 15032 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 15034 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 15035 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 15036 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15037 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 15039 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 15044 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 15051 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 15052 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15053 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 15054 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 15059 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 15060 i_smi_soe_se$SB_IO_IN
.sym 15065 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 15066 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 15069 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 15070 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 15071 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15072 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15076 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 15078 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 15081 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 15084 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 15088 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 15089 i_smi_soe_se$SB_IO_IN
.sym 15093 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 15094 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 15095 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 15096 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15097 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 15098 r_counter[0]_$glb_clk
.sym 15099 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 15100 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15101 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 15102 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 15103 int_miso
.sym 15104 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 15105 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15106 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15115 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 15116 $PACKER_VCC_NET
.sym 15123 io_smi_data[3]$SB_IO_OUT
.sym 15125 spi_if_ins.r_tx_byte[7]
.sym 15126 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15133 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15134 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15135 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15141 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 15143 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 15144 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 15145 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15149 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 15153 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 15156 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 15157 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 15160 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 15161 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 15163 spi_if_ins.r_tx_data_valid
.sym 15165 io_pmod[1]$SB_IO_OUT
.sym 15166 i_ss$SB_IO_IN
.sym 15168 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 15169 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 15170 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 15174 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 15175 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 15176 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 15177 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 15181 i_ss$SB_IO_IN
.sym 15183 spi_if_ins.r_tx_data_valid
.sym 15188 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15192 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 15193 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 15195 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 15198 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 15199 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 15200 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 15201 io_pmod[1]$SB_IO_OUT
.sym 15216 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 15217 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 15218 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 15221 lvds_clock_buf
.sym 15222 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 15223 spi_if_ins.spi.r_rx_byte[7]
.sym 15224 spi_if_ins.spi.r_rx_byte[3]
.sym 15225 spi_if_ins.spi.r_rx_byte[1]
.sym 15226 spi_if_ins.spi.r_rx_byte[6]
.sym 15227 spi_if_ins.spi.r_rx_byte[0]
.sym 15228 spi_if_ins.spi.r_rx_byte[5]
.sym 15229 spi_if_ins.spi.r_rx_byte[4]
.sym 15230 spi_if_ins.spi.r_rx_byte[2]
.sym 15237 rx_09_fifo.rd_addr_gray_wr[1]
.sym 15238 int_miso
.sym 15239 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15249 io_pmod[3]$SB_IO_OUT
.sym 15256 io_pmod[3]$SB_IO_OUT
.sym 15258 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15265 spi_if_ins.r_tx_byte[6]
.sym 15266 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15269 spi_if_ins.r_tx_byte[5]
.sym 15270 spi_if_ins.r_tx_byte[4]
.sym 15275 spi_if_ins.r_tx_byte[2]
.sym 15276 spi_if_ins.r_tx_byte[1]
.sym 15281 spi_if_ins.r_tx_byte[0]
.sym 15293 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15305 spi_if_ins.r_tx_byte[6]
.sym 15311 spi_if_ins.r_tx_byte[2]
.sym 15317 spi_if_ins.r_tx_byte[1]
.sym 15321 spi_if_ins.r_tx_byte[4]
.sym 15329 spi_if_ins.r_tx_byte[0]
.sym 15334 spi_if_ins.r_tx_byte[5]
.sym 15343 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15344 r_counter[0]_$glb_clk
.sym 15345 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15346 spi_if_ins.r_tx_byte[7]
.sym 15347 spi_if_ins.r_tx_byte[0]
.sym 15349 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15350 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15351 spi_if_ins.r_tx_byte[3]
.sym 15358 i_mosi$SB_IO_IN
.sym 15363 $PACKER_VCC_NET
.sym 15368 $PACKER_VCC_NET
.sym 15397 r_tx_data[4]
.sym 15398 r_tx_data[6]
.sym 15399 r_tx_data[5]
.sym 15400 r_tx_data[2]
.sym 15401 r_tx_data[1]
.sym 15405 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15429 r_tx_data[6]
.sym 15439 r_tx_data[2]
.sym 15447 r_tx_data[1]
.sym 15450 r_tx_data[5]
.sym 15457 r_tx_data[4]
.sym 15466 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15467 r_counter[0]_$glb_clk
.sym 15471 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15472 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15474 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15475 r_tx_data[0]
.sym 15480 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[0]
.sym 15484 $PACKER_VCC_NET
.sym 15485 spi_if_ins.w_rx_data[2]
.sym 15489 spi_if_ins.w_rx_data[4]
.sym 15494 i_smi_a1_SB_LUT4_I1_O[3]
.sym 15503 w_tx_data_io[7]
.sym 15511 w_tx_data_io[3]
.sym 15512 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15513 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 15514 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 15516 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15518 w_tx_data_io[6]
.sym 15520 w_tx_data_io[1]
.sym 15521 w_tx_data_io[4]
.sym 15522 w_tx_data_io[5]
.sym 15527 w_tx_data_io[0]
.sym 15529 w_tx_data_io[7]
.sym 15530 w_tx_data_smi[2]
.sym 15532 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15534 w_tx_data_smi[1]
.sym 15538 w_tx_data_smi[3]
.sym 15539 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15540 w_tx_data_smi[0]
.sym 15543 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 15544 w_tx_data_io[7]
.sym 15545 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15549 w_tx_data_smi[0]
.sym 15550 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15551 w_tx_data_io[0]
.sym 15552 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15555 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15557 w_tx_data_io[4]
.sym 15561 w_tx_data_io[6]
.sym 15564 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15567 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15568 w_tx_data_io[5]
.sym 15569 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 15573 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 15574 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15576 w_tx_data_smi[2]
.sym 15579 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15580 w_tx_data_smi[1]
.sym 15581 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15582 w_tx_data_io[1]
.sym 15585 w_tx_data_io[3]
.sym 15586 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15587 w_tx_data_smi[3]
.sym 15588 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15589 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15590 i_glob_clock$SB_IO_IN_$glb_clk
.sym 15591 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15592 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15596 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15597 w_fetch
.sym 15599 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 15602 w_tx_data_io[0]
.sym 15607 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15608 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 15610 w_tx_data_io[5]
.sym 15611 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 15614 w_tx_data_io[6]
.sym 15617 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15627 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15637 spi_if_ins.w_rx_data[5]
.sym 15639 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15640 spi_if_ins.w_rx_data[6]
.sym 15641 w_tx_data_io[2]
.sym 15642 w_cs[1]
.sym 15644 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15646 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15649 w_cs[2]
.sym 15653 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 15654 w_cs[3]
.sym 15656 w_cs[0]
.sym 15666 spi_if_ins.w_rx_data[5]
.sym 15669 spi_if_ins.w_rx_data[6]
.sym 15672 spi_if_ins.w_rx_data[6]
.sym 15673 spi_if_ins.w_rx_data[5]
.sym 15678 w_cs[2]
.sym 15679 w_cs[3]
.sym 15680 w_cs[1]
.sym 15681 w_cs[0]
.sym 15684 w_tx_data_io[2]
.sym 15685 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 15687 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15690 w_cs[1]
.sym 15691 w_cs[3]
.sym 15692 w_cs[2]
.sym 15693 w_cs[0]
.sym 15697 spi_if_ins.w_rx_data[5]
.sym 15698 spi_if_ins.w_rx_data[6]
.sym 15702 w_cs[1]
.sym 15703 w_cs[0]
.sym 15704 w_cs[2]
.sym 15705 w_cs[3]
.sym 15708 w_cs[3]
.sym 15709 w_cs[2]
.sym 15710 w_cs[0]
.sym 15711 w_cs[1]
.sym 15712 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15713 r_counter[0]_$glb_clk
.sym 15714 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15715 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[3]
.sym 15716 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15717 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15718 i_button_SB_LUT4_I3_O[3]
.sym 15719 io_ctrl_ins.pmod_dir_state[5]
.sym 15720 io_ctrl_ins.pmod_dir_state[1]
.sym 15721 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[2]
.sym 15722 io_ctrl_ins.pmod_dir_state[7]
.sym 15727 w_tx_data_io[2]
.sym 15731 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15732 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15737 w_cs[0]
.sym 15742 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 15744 i_config[3]$SB_IO_IN
.sym 15745 i_button$SB_IO_IN
.sym 15748 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15749 w_ioc[0]
.sym 15757 spi_if_ins.w_rx_data[1]
.sym 15761 spi_if_ins.w_rx_data[2]
.sym 15762 spi_if_ins.w_rx_data[3]
.sym 15764 i_smi_a1_SB_LUT4_I1_O[3]
.sym 15766 w_ioc[3]
.sym 15769 spi_if_ins.w_rx_data[4]
.sym 15771 spi_if_ins.w_rx_data[0]
.sym 15772 w_ioc[2]
.sym 15773 w_ioc[0]
.sym 15775 w_ioc[4]
.sym 15776 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15778 w_ioc[1]
.sym 15783 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15786 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 15792 spi_if_ins.w_rx_data[2]
.sym 15796 spi_if_ins.w_rx_data[0]
.sym 15803 spi_if_ins.w_rx_data[3]
.sym 15808 spi_if_ins.w_rx_data[4]
.sym 15813 w_ioc[2]
.sym 15814 w_ioc[3]
.sym 15815 w_ioc[1]
.sym 15816 w_ioc[4]
.sym 15819 i_smi_a1_SB_LUT4_I1_O[3]
.sym 15821 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 15826 spi_if_ins.w_rx_data[1]
.sym 15833 w_ioc[0]
.sym 15834 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15835 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15836 r_counter[0]_$glb_clk
.sym 15838 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[3]
.sym 15839 io_ctrl_ins.o_pmod[7]
.sym 15840 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 15841 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[2]
.sym 15842 io_ctrl_ins.o_pmod[5]
.sym 15843 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15844 io_ctrl_ins.o_pmod[6]
.sym 15845 i_button_SB_LUT4_I3_O[2]
.sym 15851 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[2]
.sym 15854 w_ioc[0]
.sym 15857 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[3]
.sym 15861 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15862 w_rx_data[2]
.sym 15864 w_rx_data[4]
.sym 15865 o_shdn_rx_lna$SB_IO_OUT
.sym 15866 w_rx_data[0]
.sym 15867 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15868 w_rx_data[3]
.sym 15870 w_rx_data[1]
.sym 15871 i_smi_a1_SB_LUT4_I1_O[3]
.sym 15872 w_rx_data[0]
.sym 15879 w_rx_data[2]
.sym 15880 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 15881 w_ioc[3]
.sym 15882 w_ioc[4]
.sym 15883 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15884 i_button_SB_LUT4_I3_O[1]
.sym 15885 w_ioc[1]
.sym 15886 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 15887 w_ioc[2]
.sym 15888 w_ioc[0]
.sym 15890 w_rx_data[4]
.sym 15893 w_rx_data[3]
.sym 15894 w_rx_data[0]
.sym 15897 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15905 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 15914 w_rx_data[2]
.sym 15920 w_rx_data[3]
.sym 15924 w_ioc[1]
.sym 15925 w_ioc[4]
.sym 15926 w_ioc[0]
.sym 15930 i_button_SB_LUT4_I3_O[1]
.sym 15931 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15932 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 15938 w_rx_data[4]
.sym 15942 w_ioc[2]
.sym 15943 w_ioc[3]
.sym 15944 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 15950 w_rx_data[0]
.sym 15954 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 15956 w_ioc[2]
.sym 15957 w_ioc[3]
.sym 15958 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15959 r_counter[0]_$glb_clk
.sym 15961 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 15962 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[3]
.sym 15963 io_ctrl_ins.debug_mode[0]
.sym 15964 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15965 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15966 io_ctrl_ins.rf_mode[0]
.sym 15967 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 15968 io_ctrl_ins.debug_mode[1]
.sym 15975 i_button_SB_LUT4_I3_O[1]
.sym 15977 $PACKER_VCC_NET
.sym 15978 i_button_SB_LUT4_I3_O[2]
.sym 15981 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15985 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 15992 i_button_SB_LUT4_I3_O[1]
.sym 15996 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 16004 w_ioc[0]
.sym 16009 io_ctrl_ins.pmod_dir_state[3]
.sym 16010 w_rx_data[4]
.sym 16011 i_config[0]$SB_IO_IN
.sym 16012 w_ioc[0]
.sym 16013 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 16015 i_button_SB_LUT4_I3_O[1]
.sym 16019 io_ctrl_ins.pmod_dir_state[4]
.sym 16022 w_rx_data[2]
.sym 16025 o_shdn_rx_lna$SB_IO_OUT
.sym 16026 i_config[1]$SB_IO_IN
.sym 16027 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 16028 w_rx_data[3]
.sym 16029 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16030 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 16032 w_rx_data[0]
.sym 16033 io_ctrl_ins.debug_mode[1]
.sym 16035 io_ctrl_ins.debug_mode[1]
.sym 16036 o_shdn_rx_lna$SB_IO_OUT
.sym 16037 i_button_SB_LUT4_I3_O[1]
.sym 16038 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 16043 w_rx_data[4]
.sym 16048 w_rx_data[0]
.sym 16053 io_ctrl_ins.pmod_dir_state[3]
.sym 16054 i_config[0]$SB_IO_IN
.sym 16055 w_ioc[0]
.sym 16056 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 16059 w_rx_data[2]
.sym 16067 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 16068 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 16071 w_ioc[0]
.sym 16072 i_config[1]$SB_IO_IN
.sym 16073 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 16074 io_ctrl_ins.pmod_dir_state[4]
.sym 16079 w_rx_data[3]
.sym 16081 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16082 r_counter[0]_$glb_clk
.sym 16084 o_ldo_2v8_en$SB_IO_OUT
.sym 16085 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16086 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 16087 o_led0$SB_IO_OUT
.sym 16088 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16089 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 16090 o_led1$SB_IO_OUT
.sym 16091 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 16109 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 16125 io_ctrl_ins.o_pmod[4]
.sym 16126 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[2]
.sym 16127 io_ctrl_ins.o_pmod[3]
.sym 16128 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 16129 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 16130 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 16133 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 16134 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[3]
.sym 16135 io_ctrl_ins.pmod_dir_state[0]
.sym 16137 io_ctrl_ins.pmod_dir_state[2]
.sym 16138 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 16139 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16140 w_ioc[0]
.sym 16141 o_ldo_2v8_en$SB_IO_OUT
.sym 16142 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16143 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16145 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 16146 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 16148 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 16151 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 16152 o_led0$SB_IO_OUT
.sym 16153 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[0]
.sym 16155 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 16156 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 16158 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[3]
.sym 16159 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[2]
.sym 16160 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 16161 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[0]
.sym 16164 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 16165 o_ldo_2v8_en$SB_IO_OUT
.sym 16166 io_ctrl_ins.pmod_dir_state[2]
.sym 16167 w_ioc[0]
.sym 16170 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 16171 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 16172 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 16173 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 16176 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16177 io_ctrl_ins.o_pmod[4]
.sym 16178 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16179 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 16182 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 16183 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 16184 io_ctrl_ins.o_pmod[3]
.sym 16185 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 16194 o_led0$SB_IO_OUT
.sym 16195 io_ctrl_ins.pmod_dir_state[0]
.sym 16196 w_ioc[0]
.sym 16197 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 16200 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 16201 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 16202 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 16203 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 16204 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16205 r_counter[0]_$glb_clk
.sym 16206 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 16220 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 16222 o_led0$SB_IO_OUT
.sym 16236 i_button$SB_IO_IN
.sym 16238 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16240 i_config[3]$SB_IO_IN
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16497 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16517 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16554 r_counter[0]
.sym 16575 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 16576 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 16596 rx_09_fifo.wr_addr_gray[2]
.sym 16600 rx_09_fifo.wr_addr_gray[5]
.sym 16603 rx_09_fifo.wr_addr_gray[1]
.sym 16605 rx_09_fifo.wr_addr_gray[6]
.sym 16617 rx_09_fifo.wr_addr_gray_rd[5]
.sym 16621 rx_09_fifo.wr_addr_gray_rd[2]
.sym 16631 rx_09_fifo.wr_addr_gray[1]
.sym 16641 rx_09_fifo.wr_addr_gray[2]
.sym 16648 rx_09_fifo.wr_addr_gray[6]
.sym 16661 rx_09_fifo.wr_addr_gray_rd[5]
.sym 16665 rx_09_fifo.wr_addr_gray[5]
.sym 16670 rx_09_fifo.wr_addr_gray_rd[2]
.sym 16675 r_counter[0]_$glb_clk
.sym 16682 spi_if_ins.spi.r3_rx_done
.sym 16683 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16684 spi_if_ins.spi.r2_rx_done
.sym 16710 i_ss$SB_IO_IN
.sym 16723 i_mosi$SB_IO_IN
.sym 16738 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 16743 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 16749 io_smi_data[4]$SB_IO_OUT
.sym 16764 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 16768 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 16774 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 16778 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 16781 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 16785 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 16788 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 16789 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16792 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 16800 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16804 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 16810 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 16817 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 16821 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 16829 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 16837 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 16838 lvds_clock_buf
.sym 16839 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 16842 sys_ctrl_ins.reset_count[2]
.sym 16843 sys_ctrl_ins.reset_count[3]
.sym 16844 sys_ctrl_ins.reset_count[1]
.sym 16845 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16846 sys_ctrl_ins.reset_count[0]
.sym 16847 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16864 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16874 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 16875 spi_if_ins.spi.r_rx_done
.sym 16881 i_sck$SB_IO_IN
.sym 16883 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16887 spi_if_ins.spi.SCKr[0]
.sym 16888 rx_09_fifo.wr_addr_gray_rd[3]
.sym 16892 i_smi_a3$SB_IO_IN
.sym 16897 spi_if_ins.spi.SCKr[1]
.sym 16911 w_smi_data_output[5]
.sym 16916 spi_if_ins.spi.SCKr[0]
.sym 16921 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16933 spi_if_ins.spi.SCKr[1]
.sym 16946 w_smi_data_output[5]
.sym 16947 i_smi_a3$SB_IO_IN
.sym 16950 i_sck$SB_IO_IN
.sym 16958 rx_09_fifo.wr_addr_gray_rd[3]
.sym 16961 r_counter[0]_$glb_clk
.sym 16965 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16966 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16967 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16975 i_sck$SB_IO_IN
.sym 16981 i_ss$SB_IO_IN
.sym 16982 sys_ctrl_ins.reset_cmd
.sym 16984 rx_09_fifo.wr_addr_gray_rd[3]
.sym 16987 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 16992 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 16996 i_ss$SB_IO_IN
.sym 16998 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17006 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17007 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 17008 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17012 spi_if_ins.spi.SCKr[1]
.sym 17015 spi_if_ins.spi.SCKr[2]
.sym 17016 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 17019 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 17022 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17023 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17024 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17025 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17026 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 17032 $PACKER_VCC_NET
.sym 17036 $nextpnr_ICESTORM_LC_15$O
.sym 17038 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17042 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17044 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17045 $PACKER_VCC_NET
.sym 17050 $PACKER_VCC_NET
.sym 17051 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17052 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17055 spi_if_ins.spi.SCKr[1]
.sym 17056 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17057 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17058 spi_if_ins.spi.SCKr[2]
.sym 17062 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17063 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17064 $PACKER_VCC_NET
.sym 17067 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17073 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 17074 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 17075 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 17076 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 17079 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17081 spi_if_ins.spi.SCKr[1]
.sym 17082 spi_if_ins.spi.SCKr[2]
.sym 17083 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17084 r_counter[0]_$glb_clk
.sym 17085 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17086 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17088 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17089 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17091 spi_if_ins.spi.r_rx_done
.sym 17092 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17099 $PACKER_VCC_NET
.sym 17100 i_smi_a1_SB_LUT4_I1_O[3]
.sym 17104 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17109 i_ss$SB_IO_IN
.sym 17115 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17117 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17118 i_mosi$SB_IO_IN
.sym 17129 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17130 i_smi_a3$SB_IO_IN
.sym 17131 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17137 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17138 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17139 w_smi_data_output[3]
.sym 17144 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17147 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17148 spi_if_ins.r_tx_byte[7]
.sym 17152 spi_if_ins.spi.r_tx_byte[3]
.sym 17156 spi_if_ins.spi.r_tx_byte[7]
.sym 17157 spi_if_ins.r_tx_byte[3]
.sym 17166 spi_if_ins.r_tx_byte[3]
.sym 17173 i_smi_a3$SB_IO_IN
.sym 17175 w_smi_data_output[3]
.sym 17178 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17179 spi_if_ins.spi.r_tx_byte[3]
.sym 17181 spi_if_ins.spi.r_tx_byte[7]
.sym 17184 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17186 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17187 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17190 spi_if_ins.r_tx_byte[7]
.sym 17204 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17206 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17207 r_counter[0]_$glb_clk
.sym 17208 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17212 spi_if_ins.w_rx_data[3]
.sym 17225 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17227 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17240 i_ss_SB_LUT4_I3_O
.sym 17241 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17243 spi_if_ins.r_tx_byte[3]
.sym 17250 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17251 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17252 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 17253 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 17254 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17255 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17257 i_ss$SB_IO_IN
.sym 17258 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17259 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17260 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17264 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17267 spi_if_ins.spi.r_tx_byte[6]
.sym 17268 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17269 spi_if_ins.spi.r_tx_byte[1]
.sym 17270 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17271 spi_if_ins.spi.r_tx_byte[0]
.sym 17274 spi_if_ins.r_tx_byte[7]
.sym 17275 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17276 spi_if_ins.spi.r_tx_byte[2]
.sym 17277 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17278 spi_if_ins.spi.r_tx_byte[4]
.sym 17280 spi_if_ins.spi.r_tx_byte[5]
.sym 17284 i_ss$SB_IO_IN
.sym 17286 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17289 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17290 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17291 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17292 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17296 spi_if_ins.spi.r_tx_byte[2]
.sym 17297 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17298 spi_if_ins.spi.r_tx_byte[6]
.sym 17301 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17302 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17303 spi_if_ins.r_tx_byte[7]
.sym 17307 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17308 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17309 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 17310 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 17313 spi_if_ins.spi.r_tx_byte[0]
.sym 17314 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17315 spi_if_ins.spi.r_tx_byte[4]
.sym 17316 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17319 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17320 spi_if_ins.spi.r_tx_byte[5]
.sym 17321 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17322 spi_if_ins.spi.r_tx_byte[1]
.sym 17329 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17330 r_counter[0]_$glb_clk
.sym 17332 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17333 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17334 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17335 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17336 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17337 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17339 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17347 $PACKER_VCC_NET
.sym 17359 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17362 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17384 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17386 i_mosi$SB_IO_IN
.sym 17389 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17390 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17391 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17394 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17400 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17401 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17404 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17406 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17414 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17419 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17425 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17430 i_mosi$SB_IO_IN
.sym 17438 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17442 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17449 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17452 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17453 i_sck$SB_IO_IN_$glb_clk
.sym 17455 spi_if_ins.w_rx_data[5]
.sym 17457 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 17458 spi_if_ins.w_rx_data[0]
.sym 17459 spi_if_ins.w_rx_data[1]
.sym 17460 spi_if_ins.w_rx_data[2]
.sym 17461 spi_if_ins.w_rx_data[6]
.sym 17462 spi_if_ins.w_rx_data[4]
.sym 17470 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17471 io_pmod[3]$SB_IO_OUT
.sym 17477 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 17479 spi_if_ins.state_if[0]
.sym 17482 spi_if_ins.w_rx_data[2]
.sym 17498 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17502 r_tx_data[0]
.sym 17503 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17512 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17519 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17520 r_tx_data[7]
.sym 17527 r_tx_data[3]
.sym 17530 r_tx_data[7]
.sym 17538 r_tx_data[0]
.sym 17547 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17554 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17555 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17562 r_tx_data[3]
.sym 17575 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17576 r_counter[0]_$glb_clk
.sym 17578 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17580 io_pmod[2]$SB_IO_OUT
.sym 17581 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17582 w_load
.sym 17585 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17590 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 17594 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17601 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17602 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 17610 w_tx_data_sys
.sym 17611 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17612 spi_if_ins.w_rx_data[4]
.sym 17619 spi_if_ins.w_rx_data[5]
.sym 17620 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17621 w_tx_data_sys
.sym 17625 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17628 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 17633 spi_if_ins.w_rx_data[6]
.sym 17634 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 17637 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17642 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17647 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 17649 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17664 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 17665 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17667 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17670 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17671 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17672 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17682 spi_if_ins.w_rx_data[6]
.sym 17683 spi_if_ins.w_rx_data[5]
.sym 17688 w_tx_data_sys
.sym 17689 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 17690 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 17691 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17698 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17699 i_glob_clock$SB_IO_IN_$glb_clk
.sym 17701 w_rx_data[0]
.sym 17702 w_rx_data[3]
.sym 17703 w_rx_data[4]
.sym 17704 w_rx_data[7]
.sym 17705 w_rx_data[6]
.sym 17706 w_rx_data[5]
.sym 17707 w_rx_data[2]
.sym 17708 w_rx_data[1]
.sym 17713 w_rx_24_fifo_empty
.sym 17714 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17717 io_pmod[3]$SB_IO_OUT
.sym 17718 spi_if_ins.state_if[1]
.sym 17721 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17724 w_cs[0]
.sym 17725 i_smi_a1_SB_LUT4_I1_O[3]
.sym 17726 w_rx_data[6]
.sym 17732 w_rx_data[1]
.sym 17733 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17736 o_rx_h_tx_l_b$SB_IO_OUT
.sym 17744 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17746 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 17747 w_fetch
.sym 17748 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17749 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17751 w_cs[1]
.sym 17752 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 17753 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17754 w_load
.sym 17755 w_cs[0]
.sym 17762 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 17773 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 17775 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17777 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 17778 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 17799 w_cs[0]
.sym 17800 w_fetch
.sym 17801 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 17802 w_load
.sym 17807 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17808 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17817 w_load
.sym 17818 w_cs[1]
.sym 17819 w_fetch
.sym 17821 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17822 r_counter[0]_$glb_clk
.sym 17823 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 17830 io_ctrl_ins.pmod_dir_state[6]
.sym 17837 w_rx_data[2]
.sym 17840 i_smi_a1_SB_LUT4_I1_O[3]
.sym 17841 w_rx_data[1]
.sym 17842 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 17843 w_rx_data[0]
.sym 17845 w_rx_data[3]
.sym 17847 w_rx_data[4]
.sym 17848 w_rx_data[4]
.sym 17849 i_config[2]$SB_IO_IN
.sym 17850 w_rx_data[7]
.sym 17852 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 17854 w_rx_data[5]
.sym 17856 w_rx_data[2]
.sym 17858 w_rx_data[1]
.sym 17859 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 17865 i_config[2]$SB_IO_IN
.sym 17866 w_ioc[0]
.sym 17867 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17869 io_ctrl_ins.o_pmod[5]
.sym 17870 w_rx_data[5]
.sym 17872 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 17874 io_ctrl_ins.o_pmod[7]
.sym 17876 w_rx_data[7]
.sym 17877 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 17880 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 17882 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 17885 i_smi_a1_SB_LUT4_I1_O[3]
.sym 17888 io_ctrl_ins.pmod_dir_state[7]
.sym 17892 w_rx_data[1]
.sym 17893 io_ctrl_ins.pmod_dir_state[5]
.sym 17896 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 17898 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 17899 io_ctrl_ins.pmod_dir_state[5]
.sym 17900 io_ctrl_ins.o_pmod[5]
.sym 17901 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 17905 i_smi_a1_SB_LUT4_I1_O[3]
.sym 17907 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 17911 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 17913 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 17916 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 17917 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 17918 io_ctrl_ins.pmod_dir_state[7]
.sym 17919 io_ctrl_ins.o_pmod[7]
.sym 17925 w_rx_data[5]
.sym 17931 w_rx_data[1]
.sym 17935 w_ioc[0]
.sym 17936 i_config[2]$SB_IO_IN
.sym 17937 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 17943 w_rx_data[7]
.sym 17944 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17945 r_counter[0]_$glb_clk
.sym 17947 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 17948 io_ctrl_ins.rf_pin_state[7]
.sym 17949 io_ctrl_ins.rf_pin_state[5]
.sym 17954 io_ctrl_ins.rf_pin_state[6]
.sym 17959 i_smi_a1_SB_LUT4_I1_O[3]
.sym 17960 io_ctrl_ins.pmod_dir_state[6]
.sym 17962 w_tx_data_io[7]
.sym 17967 i_button_SB_LUT4_I3_O[3]
.sym 17972 w_rx_data[0]
.sym 17974 w_rx_data[3]
.sym 17978 io_ctrl_ins.pmod_dir_state[1]
.sym 17982 io_ctrl_ins.rf_pin_state[7]
.sym 17989 i_config[3]$SB_IO_IN
.sym 17990 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17995 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 17996 w_rx_data[6]
.sym 17997 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 17998 i_button$SB_IO_IN
.sym 18001 i_button_SB_LUT4_I3_O[1]
.sym 18002 io_ctrl_ins.o_pmod[6]
.sym 18006 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18010 w_rx_data[7]
.sym 18013 w_ioc[0]
.sym 18014 w_rx_data[5]
.sym 18016 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18018 w_rx_data[1]
.sym 18021 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18022 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 18023 i_button_SB_LUT4_I3_O[1]
.sym 18024 io_ctrl_ins.o_pmod[6]
.sym 18030 w_rx_data[7]
.sym 18034 w_rx_data[1]
.sym 18039 i_config[3]$SB_IO_IN
.sym 18041 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18042 w_ioc[0]
.sym 18048 w_rx_data[5]
.sym 18052 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18053 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 18058 w_rx_data[6]
.sym 18063 i_button$SB_IO_IN
.sym 18065 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18066 w_ioc[0]
.sym 18067 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 18068 r_counter[0]_$glb_clk
.sym 18070 io_ctrl_ins.rf_pin_state[4]
.sym 18071 io_ctrl_ins.rf_pin_state[2]
.sym 18072 io_ctrl_ins.rf_pin_state[1]
.sym 18073 io_ctrl_ins.rf_pin_state[0]
.sym 18074 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18075 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18076 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18077 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18082 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[3]
.sym 18084 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 18090 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[2]
.sym 18094 io_ctrl_ins.rf_pin_state[5]
.sym 18096 w_ioc[0]
.sym 18098 o_rx_h_tx_l$SB_IO_OUT
.sym 18104 io_ctrl_ins.rf_pin_state[6]
.sym 18112 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18113 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 18116 i_smi_a1_SB_LUT4_I1_O[3]
.sym 18117 w_rx_data[0]
.sym 18120 w_rx_data[4]
.sym 18122 w_ioc[0]
.sym 18124 io_ctrl_ins.rf_mode[0]
.sym 18128 w_rx_data[2]
.sym 18129 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18130 w_rx_data[1]
.sym 18132 i_button_SB_LUT4_I3_O[1]
.sym 18134 w_rx_data[3]
.sym 18139 o_shdn_tx_lna$SB_IO_OUT
.sym 18140 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 18144 w_ioc[0]
.sym 18145 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18146 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18147 i_smi_a1_SB_LUT4_I1_O[3]
.sym 18150 o_shdn_tx_lna$SB_IO_OUT
.sym 18151 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 18152 i_button_SB_LUT4_I3_O[1]
.sym 18153 io_ctrl_ins.rf_mode[0]
.sym 18156 w_rx_data[0]
.sym 18162 w_rx_data[3]
.sym 18168 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18170 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 18171 i_smi_a1_SB_LUT4_I1_O[3]
.sym 18176 w_rx_data[2]
.sym 18182 w_rx_data[4]
.sym 18186 w_rx_data[1]
.sym 18190 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 18191 r_counter[0]_$glb_clk
.sym 18192 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 18193 o_rx_h_tx_l$SB_IO_OUT
.sym 18194 io_ctrl_ins.mixer_en_state
.sym 18195 o_shdn_rx_lna$SB_IO_OUT
.sym 18196 o_tr_vc1_b$SB_IO_OUT
.sym 18197 o_shdn_tx_lna$SB_IO_OUT
.sym 18198 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18199 o_tr_vc1$SB_IO_OUT
.sym 18200 o_tr_vc2$SB_IO_OUT
.sym 18205 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18209 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 18220 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18235 w_rx_data[2]
.sym 18236 io_ctrl_ins.debug_mode[0]
.sym 18237 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18238 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18240 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18243 w_rx_data[1]
.sym 18244 io_ctrl_ins.debug_mode[0]
.sym 18245 i_button_SB_LUT4_I3_O[1]
.sym 18246 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 18247 w_rx_data[0]
.sym 18248 io_ctrl_ins.pmod_dir_state[1]
.sym 18249 io_ctrl_ins.debug_mode[1]
.sym 18251 io_ctrl_ins.mixer_en_state
.sym 18253 o_tr_vc1_b$SB_IO_OUT
.sym 18256 w_ioc[0]
.sym 18261 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18264 o_led1$SB_IO_OUT
.sym 18265 o_tr_vc2$SB_IO_OUT
.sym 18268 w_rx_data[2]
.sym 18273 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 18274 i_button_SB_LUT4_I3_O[1]
.sym 18275 o_tr_vc1_b$SB_IO_OUT
.sym 18276 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18279 w_ioc[0]
.sym 18280 o_led1$SB_IO_OUT
.sym 18281 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18282 io_ctrl_ins.pmod_dir_state[1]
.sym 18288 w_rx_data[0]
.sym 18291 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18292 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18293 io_ctrl_ins.debug_mode[1]
.sym 18294 io_ctrl_ins.debug_mode[0]
.sym 18297 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 18298 i_button_SB_LUT4_I3_O[1]
.sym 18299 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18300 o_tr_vc2$SB_IO_OUT
.sym 18303 w_rx_data[1]
.sym 18309 io_ctrl_ins.mixer_en_state
.sym 18310 io_ctrl_ins.debug_mode[0]
.sym 18311 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 18312 i_button_SB_LUT4_I3_O[1]
.sym 18313 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18314 r_counter[0]_$glb_clk
.sym 18315 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 18324 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18329 o_tr_vc1$SB_IO_OUT
.sym 18333 o_tr_vc2$SB_IO_OUT
.sym 18339 o_shdn_rx_lna$SB_IO_OUT
.sym 18345 i_config[2]$SB_IO_IN
.sym 18346 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18349 i_config[1]$SB_IO_IN
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18651 io_smi_data[4]$SB_IO_OUT
.sym 18693 i_mosi$SB_IO_IN
.sym 18695 i_ss$SB_IO_IN
.sym 18712 r_counter[0]
.sym 18745 r_counter[0]
.sym 18783 i_glob_clock$SB_IO_IN_$glb_clk
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18813 i_smi_soe_se$SB_IO_IN
.sym 18832 io_smi_data[5]$SB_IO_OUT
.sym 18839 i_smi_soe_se$SB_IO_IN
.sym 18846 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18848 i_smi_soe_se$SB_IO_IN
.sym 18869 spi_if_ins.spi.r2_rx_done
.sym 18883 spi_if_ins.spi.r3_rx_done
.sym 18889 spi_if_ins.spi.r_rx_done
.sym 18905 spi_if_ins.spi.r2_rx_done
.sym 18912 spi_if_ins.spi.r3_rx_done
.sym 18914 spi_if_ins.spi.r2_rx_done
.sym 18917 spi_if_ins.spi.r_rx_done
.sym 18946 r_counter[0]_$glb_clk
.sym 18960 io_pmod[7]$SB_IO_OUT
.sym 18966 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18974 i_smi_soe_se$SB_IO_IN
.sym 18989 sys_ctrl_ins.reset_cmd
.sym 18991 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19001 sys_ctrl_ins.reset_count[1]
.sym 19007 sys_ctrl_ins.reset_count[2]
.sym 19008 sys_ctrl_ins.reset_count[3]
.sym 19009 sys_ctrl_ins.reset_cmd
.sym 19011 sys_ctrl_ins.reset_count[0]
.sym 19012 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19020 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19021 $nextpnr_ICESTORM_LC_16$O
.sym 19024 sys_ctrl_ins.reset_count[0]
.sym 19027 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19030 sys_ctrl_ins.reset_count[1]
.sym 19033 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19034 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19036 sys_ctrl_ins.reset_count[2]
.sym 19037 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19040 sys_ctrl_ins.reset_count[3]
.sym 19042 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19043 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19046 sys_ctrl_ins.reset_count[0]
.sym 19047 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19049 sys_ctrl_ins.reset_count[1]
.sym 19052 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19053 sys_ctrl_ins.reset_cmd
.sym 19060 sys_ctrl_ins.reset_count[0]
.sym 19064 sys_ctrl_ins.reset_count[3]
.sym 19065 sys_ctrl_ins.reset_count[0]
.sym 19066 sys_ctrl_ins.reset_count[1]
.sym 19067 sys_ctrl_ins.reset_count[2]
.sym 19068 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19069 r_counter[0]_$glb_clk
.sym 19070 sys_ctrl_ins.reset_cmd
.sym 19085 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19116 i_ss$SB_IO_IN
.sym 19132 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19138 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19139 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19144 $nextpnr_ICESTORM_LC_14$O
.sym 19147 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19150 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19152 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19158 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19160 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19166 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19169 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19171 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19192 i_sck$SB_IO_IN_$glb_clk
.sym 19193 i_ss$SB_IO_IN
.sym 19206 i_ss_SB_LUT4_I3_O
.sym 19229 spi_if_ins.w_rx_data[3]
.sym 19237 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19238 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19241 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19246 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19247 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19248 i_ss$SB_IO_IN
.sym 19251 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19266 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19269 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19270 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19271 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19280 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19287 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19301 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19305 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19306 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19307 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19314 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19315 i_sck$SB_IO_IN_$glb_clk
.sym 19316 i_ss$SB_IO_IN
.sym 19338 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19345 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19360 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19375 spi_if_ins.spi.r_rx_byte[3]
.sym 19409 spi_if_ins.spi.r_rx_byte[3]
.sym 19437 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19438 r_counter[0]_$glb_clk
.sym 19453 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19460 $PACKER_VCC_NET
.sym 19463 io_pmod[5]$SB_IO_OUT
.sym 19473 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 19481 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19482 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19484 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19485 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19486 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19490 i_mosi$SB_IO_IN
.sym 19492 i_ss_SB_LUT4_I3_O
.sym 19507 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19515 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19520 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19528 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19534 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19541 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19547 i_mosi$SB_IO_IN
.sym 19557 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19560 i_ss_SB_LUT4_I3_O
.sym 19561 i_sck$SB_IO_IN_$glb_clk
.sym 19586 io_pmod[6]$SB_IO_OUT
.sym 19591 spi_if_ins.w_rx_data[6]
.sym 19595 spi_if_ins.w_rx_data[5]
.sym 19598 spi_if_ins.state_if[0]
.sym 19606 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19624 spi_if_ins.spi.r_rx_byte[0]
.sym 19625 spi_if_ins.spi.r_rx_byte[5]
.sym 19628 spi_if_ins.spi.r_rx_byte[7]
.sym 19630 spi_if_ins.spi.r_rx_byte[1]
.sym 19631 spi_if_ins.spi.r_rx_byte[6]
.sym 19634 spi_if_ins.spi.r_rx_byte[4]
.sym 19635 spi_if_ins.spi.r_rx_byte[2]
.sym 19640 spi_if_ins.spi.r_rx_byte[5]
.sym 19650 spi_if_ins.spi.r_rx_byte[7]
.sym 19656 spi_if_ins.spi.r_rx_byte[0]
.sym 19664 spi_if_ins.spi.r_rx_byte[1]
.sym 19670 spi_if_ins.spi.r_rx_byte[2]
.sym 19675 spi_if_ins.spi.r_rx_byte[6]
.sym 19681 spi_if_ins.spi.r_rx_byte[4]
.sym 19683 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19684 r_counter[0]_$glb_clk
.sym 19707 i_smi_a1_SB_LUT4_I1_O[3]
.sym 19713 spi_if_ins.w_rx_data[0]
.sym 19715 spi_if_ins.w_rx_data[1]
.sym 19717 spi_if_ins.w_rx_data[3]
.sym 19731 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 19732 w_rx_24_fifo_empty
.sym 19733 spi_if_ins.state_if[1]
.sym 19734 io_pmod[3]$SB_IO_OUT
.sym 19737 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 19738 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19739 spi_if_ins.state_if[0]
.sym 19741 spi_if_ins.state_if[1]
.sym 19754 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 19756 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 19758 spi_if_ins.state_if[0]
.sym 19760 spi_if_ins.state_if[0]
.sym 19762 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19763 spi_if_ins.state_if[1]
.sym 19773 w_rx_24_fifo_empty
.sym 19775 io_pmod[3]$SB_IO_OUT
.sym 19778 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 19779 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19780 spi_if_ins.state_if[0]
.sym 19781 spi_if_ins.state_if[1]
.sym 19784 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 19802 spi_if_ins.state_if[0]
.sym 19803 spi_if_ins.state_if[1]
.sym 19804 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 19805 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19806 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 19807 r_counter[0]_$glb_clk
.sym 19808 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 19837 w_rx_data[2]
.sym 19841 w_rx_data[0]
.sym 19843 w_rx_data[3]
.sym 19854 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 19856 spi_if_ins.w_rx_data[4]
.sym 19860 spi_if_ins.w_rx_data[2]
.sym 19861 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19863 spi_if_ins.w_rx_data[6]
.sym 19867 spi_if_ins.w_rx_data[5]
.sym 19873 spi_if_ins.w_rx_data[0]
.sym 19875 spi_if_ins.w_rx_data[1]
.sym 19877 spi_if_ins.w_rx_data[3]
.sym 19886 spi_if_ins.w_rx_data[0]
.sym 19890 spi_if_ins.w_rx_data[3]
.sym 19895 spi_if_ins.w_rx_data[4]
.sym 19904 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 19907 spi_if_ins.w_rx_data[6]
.sym 19913 spi_if_ins.w_rx_data[5]
.sym 19920 spi_if_ins.w_rx_data[2]
.sym 19928 spi_if_ins.w_rx_data[1]
.sym 19929 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19930 r_counter[0]_$glb_clk
.sym 19944 w_rx_data[0]
.sym 19948 w_rx_data[3]
.sym 19954 spi_if_ins.state_if[0]
.sym 19957 w_rx_data[4]
.sym 19967 w_rx_data[1]
.sym 19975 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 19977 w_rx_data[6]
.sym 20042 w_rx_data[6]
.sym 20052 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20053 r_counter[0]_$glb_clk
.sym 20069 o_rx_h_tx_l$SB_IO_OUT
.sym 20087 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 20096 w_rx_data[6]
.sym 20098 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 20102 w_rx_data[7]
.sym 20106 w_rx_data[5]
.sym 20114 i_button_SB_LUT4_I3_O[1]
.sym 20121 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 20129 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 20131 i_button_SB_LUT4_I3_O[1]
.sym 20136 w_rx_data[7]
.sym 20144 w_rx_data[5]
.sym 20172 w_rx_data[6]
.sym 20175 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 20176 r_counter[0]_$glb_clk
.sym 20198 io_pmod[1]$SB_IO_OUT
.sym 20203 o_tr_vc1$SB_IO_OUT
.sym 20213 o_tr_vc1_b$SB_IO_OUT
.sym 20220 w_rx_data[2]
.sym 20222 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20223 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20224 io_ctrl_ins.rf_mode[0]
.sym 20225 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20226 io_ctrl_ins.debug_mode[1]
.sym 20228 w_rx_data[4]
.sym 20229 io_ctrl_ins.debug_mode[0]
.sym 20230 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 20232 w_rx_data[0]
.sym 20234 w_rx_data[3]
.sym 20237 w_rx_data[1]
.sym 20252 w_rx_data[4]
.sym 20258 w_rx_data[2]
.sym 20266 w_rx_data[1]
.sym 20273 w_rx_data[0]
.sym 20277 io_ctrl_ins.debug_mode[1]
.sym 20279 io_ctrl_ins.debug_mode[0]
.sym 20282 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20283 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20284 io_ctrl_ins.rf_mode[0]
.sym 20285 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20288 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20289 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20290 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20291 io_ctrl_ins.rf_mode[0]
.sym 20297 w_rx_data[3]
.sym 20298 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 20299 r_counter[0]_$glb_clk
.sym 20316 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 20344 io_ctrl_ins.rf_pin_state[7]
.sym 20345 io_ctrl_ins.rf_pin_state[0]
.sym 20346 io_ctrl_ins.rf_pin_state[5]
.sym 20348 io_ctrl_ins.rf_pin_state[6]
.sym 20349 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20350 io_ctrl_ins.rf_pin_state[4]
.sym 20351 io_ctrl_ins.rf_pin_state[2]
.sym 20352 io_ctrl_ins.rf_pin_state[1]
.sym 20353 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20354 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20355 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20356 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20361 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20364 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20369 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20375 io_ctrl_ins.rf_pin_state[7]
.sym 20376 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20378 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20381 io_ctrl_ins.rf_pin_state[0]
.sym 20382 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20383 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20384 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20387 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20388 io_ctrl_ins.rf_pin_state[1]
.sym 20390 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20393 io_ctrl_ins.rf_pin_state[4]
.sym 20394 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20395 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20399 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20400 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20401 io_ctrl_ins.rf_pin_state[2]
.sym 20402 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20405 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20407 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20408 io_ctrl_ins.rf_pin_state[6]
.sym 20411 io_ctrl_ins.rf_pin_state[5]
.sym 20413 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20414 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20417 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20418 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20419 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20420 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20421 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20422 r_counter[0]_$glb_clk
.sym 20436 o_rx_h_tx_l$SB_IO_OUT
.sym 20453 i_config[0]$SB_IO_IN
.sym 20579 o_led1$SB_IO_OUT
.sym 20672 i_config[0]$SB_IO_IN
.sym 20741 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20764 io_smi_data[5]$SB_IO_OUT
.sym 20802 i_sck$SB_IO_IN
.sym 20842 i_mosi$SB_IO_IN
.sym 20915 int_miso
.sym 20917 i_mosi$SB_IO_IN
.sym 20931 i_ss_SB_LUT4_I3_O
.sym 20989 rx_09_fifo.wr_addr_gray_rd[3]
.sym 21041 $PACKER_VCC_NET
.sym 21086 i_ss_SB_LUT4_I3_O
.sym 21089 rx_09_fifo.wr_addr_gray[3]
.sym 21144 rx_09_fifo.rd_addr_gray_wr[1]
.sym 21150 int_miso
.sym 21188 rx_09_fifo.rd_addr_gray_wr[1]
.sym 21243 i_mosi$SB_IO_IN
.sym 21244 $PACKER_VCC_NET
.sym 21247 sys_ctrl_ins.reset_cmd
.sym 21253 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 21297 $PACKER_VCC_NET
.sym 21337 rx_09_fifo.rd_addr_gray[1]
.sym 21346 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 21351 $PACKER_VCC_NET
.sym 21394 sys_ctrl_ins.reset_cmd
.sym 21456 $PACKER_VCC_NET
.sym 21457 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 21495 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 21497 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 21501 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 21552 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 21556 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 21559 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 21596 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 21597 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 21598 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 21599 spi_if_ins.state_if[1]
.sym 21601 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 21602 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 21642 i_smi_a1_SB_LUT4_I1_O[3]
.sym 21643 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 21645 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 21698 spi_if_ins.state_if[0]
.sym 21741 io_pmod[2]$SB_IO_OUT
.sym 21747 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 21750 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 21753 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 21755 $PACKER_VCC_NET
.sym 21758 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 21760 i_button_SB_LUT4_I3_O[2]
.sym 21763 i_button_SB_LUT4_I3_O[1]
.sym 21805 w_tx_data_io[6]
.sym 21806 w_tx_data_io[5]
.sym 21807 w_tx_data_io[7]
.sym 21849 spi_if_ins.state_if[0]
.sym 21857 w_tx_data_io[6]
.sym 21859 w_tx_data_io[5]
.sym 21861 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 21949 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 21951 o_tr_vc1$SB_IO_OUT
.sym 21952 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 22354 o_tr_vc1_b$SB_IO_OUT
.sym 22369 o_led0$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22500 o_led1$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 i_ss_SB_LUT4_I3_O
.sym 22539 i_ss_SB_LUT4_I3_O
.sym 22540 int_miso
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22680 $PACKER_VCC_NET
.sym 22711 i_sck$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 22881 rx_09_fifo.wr_addr_gray[3]
.sym 22936 rx_09_fifo.wr_addr_gray[3]
.sym 22950 r_counter[0]_$glb_clk
.sym 23000 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 23004 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 23010 i_ss$SB_IO_IN
.sym 23024 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 23029 i_ss$SB_IO_IN
.sym 23044 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 23045 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 23072 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 23073 lvds_clock_buf
.sym 23074 i_smi_a1_SB_LUT4_I1_O[3]_$glb_sr
.sym 23087 i_ss_SB_LUT4_I3_O
.sym 23090 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 23096 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 23103 sys_ctrl_ins.reset_cmd
.sym 23130 rx_09_fifo.rd_addr_gray[1]
.sym 23152 rx_09_fifo.rd_addr_gray[1]
.sym 23196 lvds_clock_buf
.sym 23213 $PACKER_VCC_NET
.sym 23228 $PACKER_VCC_NET
.sym 23229 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 23233 i_smi_a1_SB_LUT4_I1_O[3]
.sym 23347 w_cs[0]
.sym 23348 $PACKER_GND_NET
.sym 23352 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23353 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 23356 $PACKER_VCC_NET
.sym 23377 $PACKER_VCC_NET
.sym 23389 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 23391 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 23407 $PACKER_VCC_NET
.sym 23441 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 23442 r_counter[0]_$glb_clk
.sym 23443 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 23449 i_smi_a1_SB_LUT4_I1_O[3]
.sym 23471 i_smi_a1_SB_LUT4_I1_O[3]
.sym 23473 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 23487 sys_ctrl_ins.reset_cmd
.sym 23494 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 23496 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23505 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 23507 w_cs[0]
.sym 23525 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 23537 w_cs[0]
.sym 23563 sys_ctrl_ins.reset_cmd
.sym 23564 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23565 r_counter[0]_$glb_clk
.sym 23566 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 23594 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 23597 i_smi_a1_SB_LUT4_I1_O[3]
.sym 23608 spi_if_ins.state_if[0]
.sym 23609 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23610 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23611 spi_if_ins.state_if[1]
.sym 23613 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 23616 spi_if_ins.state_if[0]
.sym 23617 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23619 spi_if_ins.state_if[1]
.sym 23625 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 23630 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 23633 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 23642 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 23647 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23648 spi_if_ins.state_if[0]
.sym 23649 spi_if_ins.state_if[1]
.sym 23654 spi_if_ins.state_if[0]
.sym 23656 spi_if_ins.state_if[1]
.sym 23659 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 23660 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 23661 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 23662 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 23671 spi_if_ins.state_if[0]
.sym 23672 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23673 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 23674 spi_if_ins.state_if[1]
.sym 23677 spi_if_ins.state_if[0]
.sym 23678 spi_if_ins.state_if[1]
.sym 23679 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23687 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23688 r_counter[0]_$glb_clk
.sym 23704 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23706 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 23715 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[2]
.sym 23719 i_smi_a1_SB_LUT4_I1_O[3]
.sym 23721 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[3]
.sym 23744 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 23745 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 23758 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23765 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 23810 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23811 r_counter[0]_$glb_clk
.sym 23812 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 23847 $PACKER_GND_NET
.sym 23854 o_tr_vc1$SB_IO_OUT
.sym 23855 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[3]
.sym 23858 i_button_SB_LUT4_I3_O[2]
.sym 23860 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 23861 i_button_SB_LUT4_I3_O[1]
.sym 23863 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[2]
.sym 23865 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23867 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 23872 o_rx_h_tx_l$SB_IO_OUT
.sym 23873 i_button_SB_LUT4_I3_O[3]
.sym 23875 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[2]
.sym 23881 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[3]
.sym 23882 io_ctrl_ins.pmod_dir_state[6]
.sym 23917 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[2]
.sym 23918 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[3]
.sym 23919 io_ctrl_ins.pmod_dir_state[6]
.sym 23920 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 23923 o_tr_vc1$SB_IO_OUT
.sym 23924 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[3]
.sym 23925 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[2]
.sym 23926 i_button_SB_LUT4_I3_O[1]
.sym 23929 i_button_SB_LUT4_I3_O[1]
.sym 23930 i_button_SB_LUT4_I3_O[2]
.sym 23931 i_button_SB_LUT4_I3_O[3]
.sym 23932 o_rx_h_tx_l$SB_IO_OUT
.sym 23933 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23934 r_counter[0]_$glb_clk
.sym 23935 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 23939 $PACKER_GND_NET
.sym 23949 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[3]
.sym 23959 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[2]
.sym 24596 o_led0$SB_IO_OUT
.sym 24614 o_led0$SB_IO_OUT
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25724 io_pmod[3]$SB_IO_OUT
.sym 25789 $PACKER_GND_NET
.sym 25809 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 25811 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 25847 $PACKER_GND_NET
.sym 25861 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 25862 r_counter[0]_$glb_clk
.sym 25863 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 25874 i_smi_a1_SB_LUT4_I1_O[3]
.sym 25878 i_glob_clock$SB_IO_IN
.sym 26033 $PACKER_VCC_NET
.sym 26494 i_smi_a1_SB_LUT4_I1_O[3]
.sym 26808 o_tr_vc1$SB_IO_OUT
.sym 26810 o_tr_vc2$SB_IO_OUT
.sym 27277 io_pmod[7]$SB_IO_OUT
.sym 27370 io_pmod[5]$SB_IO_OUT
.sym 27373 io_pmod[7]$SB_IO_OUT
.sym 27383 io_pmod[5]$SB_IO_OUT
.sym 27389 io_pmod[7]$SB_IO_OUT
.sym 27400 io_pmod[3]$SB_IO_OUT
.sym 27403 io_pmod[6]$SB_IO_OUT
.sym 27421 io_pmod[6]$SB_IO_OUT
.sym 27422 io_pmod[3]$SB_IO_OUT
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27458 io_pmod[1]$SB_IO_OUT
.sym 27459 i_smi_a1_SB_LUT4_I1_O[3]
.sym 27460 $PACKER_VCC_NET
.sym 27473 $PACKER_VCC_NET
.sym 27474 i_smi_a1_SB_LUT4_I1_O[3]
.sym 27485 io_pmod[2]$SB_IO_OUT
.sym 27516 o_rx_h_tx_l$SB_IO_OUT
.sym 27519 io_pmod[2]$SB_IO_OUT
.sym 27522 io_pmod[1]$SB_IO_OUT
.sym 27528 io_pmod[2]$SB_IO_OUT
.sym 27535 io_pmod[1]$SB_IO_OUT
.sym 27549 i_smi_a1_SB_LUT4_I1_O[3]
.sym 27552 $PACKER_GND_NET
.sym 27560 i_smi_a1_SB_LUT4_I1_O[3]
.sym 27561 $PACKER_GND_NET
.sym 27575 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27602 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27618 o_tr_vc1$SB_IO_OUT
.sym 27628 o_tr_vc2$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27650 o_tr_vc1_b$SB_IO_OUT
.sym 27653 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27684 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27685 w_rx_09_fifo_data[21]
.sym 27688 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27689 w_rx_09_fifo_data[19]
.sym 27692 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27693 w_rx_09_fifo_data[15]
.sym 27704 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27705 w_rx_09_fifo_data[17]
.sym 27715 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27720 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27725 $nextpnr_ICESTORM_LC_18$I3
.sym 27728 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27729 w_rx_09_fifo_data[6]
.sym 27732 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27733 w_rx_09_fifo_data[11]
.sym 27736 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27737 io_pmod[7]$SB_IO_OUT
.sym 27740 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27741 w_rx_09_fifo_data[13]
.sym 27744 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27745 w_rx_09_fifo_data[9]
.sym 27749 smi_ctrl_ins.int_cnt_24[4]
.sym 27750 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 27751 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 27752 i_smi_soe_se$SB_IO_IN
.sym 27753 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 27757 smi_ctrl_ins.int_cnt_24[5]
.sym 27759 i_smi_a1_SB_LUT4_I1_O[3]
.sym 27760 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 27761 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 27762 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_I0[0]
.sym 27763 i_smi_soe_se$SB_IO_IN
.sym 27764 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 27765 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 27768 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27769 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 27772 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 27773 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 27776 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 27777 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 27779 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27783 smi_ctrl_ins.int_cnt_24[4]
.sym 27784 $PACKER_VCC_NET
.sym 27785 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27787 smi_ctrl_ins.int_cnt_24[5]
.sym 27788 $PACKER_VCC_NET
.sym 27789 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 27792 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27793 w_rx_24_fifo_data[8]
.sym 27794 smi_ctrl_ins.int_cnt_24[4]
.sym 27795 smi_ctrl_ins.int_cnt_24[5]
.sym 27796 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27797 w_rx_24_fifo_empty
.sym 27800 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27801 w_rx_24_fifo_data[10]
.sym 27803 w_rx_24_fifo_pull
.sym 27804 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 27805 i_smi_a2_SB_LUT4_I1_O[0]
.sym 27808 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27809 w_rx_24_fifo_data[6]
.sym 27812 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27813 w_rx_24_fifo_data[9]
.sym 27816 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27817 w_rx_24_fifo_data[11]
.sym 27820 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27821 w_rx_24_fifo_data[1]
.sym 27824 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27825 w_rx_24_fifo_data[3]
.sym 27828 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27829 w_rx_24_fifo_data[2]
.sym 27832 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27833 w_rx_24_fifo_data[5]
.sym 27836 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27837 w_rx_24_fifo_data[4]
.sym 27840 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27841 w_rx_24_fifo_data[7]
.sym 27844 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27845 w_rx_24_fifo_data[12]
.sym 27848 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27849 w_rx_24_fifo_data[15]
.sym 27852 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27853 w_rx_24_fifo_data[13]
.sym 27860 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27861 w_rx_24_fifo_data[16]
.sym 27864 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27865 w_rx_24_fifo_data[14]
.sym 27868 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27869 w_rx_24_fifo_data[0]
.sym 27874 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27890 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 27896 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27897 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 27898 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27908 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 27909 w_lvds_rx_24_d0
.sym 27912 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27913 w_rx_24_fifo_data[20]
.sym 27916 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27917 w_rx_24_fifo_data[26]
.sym 27920 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27921 w_rx_24_fifo_data[28]
.sym 27924 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27925 w_rx_24_fifo_data[22]
.sym 27928 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27929 w_rx_24_fifo_data[18]
.sym 27932 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27933 w_rx_24_fifo_data[24]
.sym 27936 i_smi_a1_SB_LUT4_I1_O[3]
.sym 27937 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 27939 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 27944 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 27945 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 27948 rx_24_fifo.wr_addr[2]
.sym 27949 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 27952 rx_24_fifo.wr_addr[3]
.sym 27953 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 27956 rx_24_fifo.wr_addr[4]
.sym 27957 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 27960 rx_24_fifo.wr_addr[5]
.sym 27961 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 27964 rx_24_fifo.wr_addr[6]
.sym 27965 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 27968 rx_24_fifo.wr_addr[7]
.sym 27969 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 27971 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 27972 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 27973 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 27976 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 27977 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 27980 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 27981 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 27984 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27985 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27988 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 27989 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27992 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 27993 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 27996 i_smi_a1_SB_LUT4_I1_O[3]
.sym 27997 w_rx_24_fifo_push
.sym 27998 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 27999 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 28000 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 28001 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 28006 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28014 w_lvds_rx_09_d1
.sym 28015 w_lvds_rx_09_d0
.sym 28016 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28017 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28018 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28034 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 28035 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28036 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28037 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28038 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28044 lvds_rx_24_inst.r_state_if[1]
.sym 28045 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28048 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 28049 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[1]
.sym 28052 lvds_rx_24_inst.r_state_if[1]
.sym 28053 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28054 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28059 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28060 lvds_rx_24_inst.r_state_if[1]
.sym 28061 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28062 w_lvds_rx_24_d1
.sym 28063 w_lvds_rx_24_d0
.sym 28064 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28065 lvds_rx_24_inst.r_state_if[1]
.sym 28067 lvds_rx_24_inst.r_phase_count[0]
.sym 28071 lvds_rx_24_inst.r_phase_count[1]
.sym 28072 $PACKER_VCC_NET
.sym 28074 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[0]
.sym 28075 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[1]
.sym 28076 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28077 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28078 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 28079 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFNESR_D_Q[2]
.sym 28080 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[1]
.sym 28081 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28082 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[0]
.sym 28083 lvds_rx_24_inst.r_phase_count[1]
.sym 28084 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28085 lvds_rx_24_inst.r_phase_count[0]
.sym 28086 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 28087 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[1]
.sym 28088 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFNESR_D_Q[2]
.sym 28089 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[1]
.sym 28092 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28093 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 28094 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 28095 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFNESR_D_Q[2]
.sym 28096 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0[1]
.sym 28097 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[1]
.sym 28104 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28105 w_lvds_rx_24_d1
.sym 28121 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 28125 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFNESR_D_Q[2]
.sym 28196 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28197 w_rx_09_fifo_data[10]
.sym 28200 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28201 w_rx_09_fifo_data[20]
.sym 28204 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28205 w_rx_09_fifo_data[24]
.sym 28208 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28209 w_rx_09_fifo_data[28]
.sym 28212 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28213 w_rx_09_fifo_data[23]
.sym 28216 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28217 w_rx_09_fifo_data[22]
.sym 28220 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28221 w_rx_09_fifo_data[26]
.sym 28224 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28225 w_rx_09_fifo_data[25]
.sym 28227 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 28232 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28236 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28239 $PACKER_VCC_NET
.sym 28241 $nextpnr_ICESTORM_LC_3$I3
.sym 28244 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 28245 $nextpnr_ICESTORM_LC_3$COUT
.sym 28248 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28249 w_rx_09_fifo_data[7]
.sym 28252 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28253 io_pmod[5]$SB_IO_OUT
.sym 28256 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28257 w_rx_09_fifo_data[8]
.sym 28258 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28259 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 28260 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28261 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 28265 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28266 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28267 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 28268 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28269 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28270 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28271 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 28272 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28273 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 28274 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28275 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28276 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28277 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28278 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 28279 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 28280 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 28281 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28282 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28283 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28284 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28285 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28286 w_rx_09_fifo_pulled_data[0]
.sym 28287 w_rx_09_fifo_pulled_data[16]
.sym 28288 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28289 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28290 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28294 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28295 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28296 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28297 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28298 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28299 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28300 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28301 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28302 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 28303 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 28304 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28305 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 28306 w_rx_24_fifo_pulled_data[10]
.sym 28307 w_rx_24_fifo_pulled_data[2]
.sym 28308 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28309 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28310 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28311 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28312 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28313 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28314 w_rx_09_fifo_pulled_data[12]
.sym 28315 w_rx_09_fifo_pulled_data[28]
.sym 28316 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28317 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 28319 w_rx_09_fifo_pulled_data[0]
.sym 28320 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28321 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28322 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28323 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 28324 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28325 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 28327 w_rx_24_fifo_pulled_data[0]
.sym 28328 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28329 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28330 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28331 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28332 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28333 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28334 w_rx_24_fifo_pulled_data[13]
.sym 28335 w_rx_24_fifo_pulled_data[5]
.sym 28336 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28337 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28338 w_rx_24_fifo_pulled_data[14]
.sym 28339 w_rx_24_fifo_pulled_data[6]
.sym 28340 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28341 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28342 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28343 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 28344 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28345 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 28346 w_rx_24_fifo_pulled_data[11]
.sym 28347 w_rx_24_fifo_pulled_data[3]
.sym 28348 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28349 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28350 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28351 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 28352 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28353 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 28356 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28357 w_rx_24_fifo_data[21]
.sym 28360 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28361 w_rx_24_fifo_data[23]
.sym 28364 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28365 w_rx_24_fifo_data[27]
.sym 28368 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28369 w_rx_24_fifo_data[29]
.sym 28372 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28373 w_rx_24_fifo_data[17]
.sym 28376 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28377 w_rx_24_fifo_data[25]
.sym 28380 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28381 w_rx_24_fifo_data[19]
.sym 28382 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28383 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28384 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28385 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28386 w_rx_24_fifo_pulled_data[26]
.sym 28387 w_rx_24_fifo_pulled_data[18]
.sym 28388 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28389 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28390 rx_24_fifo.wr_addr[7]
.sym 28397 w_rx_24_fifo_data[18]
.sym 28402 w_rx_24_fifo_pulled_data[30]
.sym 28403 w_rx_24_fifo_pulled_data[22]
.sym 28404 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28405 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28406 w_rx_24_fifo_pulled_data[31]
.sym 28407 w_rx_24_fifo_pulled_data[23]
.sym 28408 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28409 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28410 w_rx_24_fifo_pulled_data[27]
.sym 28411 w_rx_24_fifo_pulled_data[19]
.sym 28412 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28413 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28414 w_rx_24_fifo_pulled_data[29]
.sym 28415 w_rx_24_fifo_pulled_data[21]
.sym 28416 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28417 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28419 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 28424 rx_24_fifo.wr_addr[2]
.sym 28425 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 28428 rx_24_fifo.wr_addr[3]
.sym 28429 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 28432 rx_24_fifo.wr_addr[4]
.sym 28433 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 28436 rx_24_fifo.wr_addr[5]
.sym 28437 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 28440 rx_24_fifo.wr_addr[6]
.sym 28441 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 28444 rx_24_fifo.wr_addr[7]
.sym 28445 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 28446 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28447 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28448 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 28449 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 28452 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28453 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28454 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 28461 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 28462 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28463 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28464 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28465 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28466 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28470 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 28474 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28479 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 28480 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 28481 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 28482 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28483 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28484 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28485 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28486 rx_24_fifo.rd_addr_gray_wr[7]
.sym 28490 rx_24_fifo.rd_addr_gray_wr[5]
.sym 28494 w_rx_24_fifo_push
.sym 28495 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 28496 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 28497 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 28498 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 28499 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28500 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28501 w_rx_24_fifo_full
.sym 28502 rx_24_fifo.rd_addr[7]
.sym 28506 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 28507 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28508 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 28509 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 28510 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 28511 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28512 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 28513 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 28514 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 28518 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28524 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 28525 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 28528 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 28529 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 28531 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 28532 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28533 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28534 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[1]
.sym 28535 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28536 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 28537 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 28538 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28548 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28549 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28552 w_rx_24_fifo_full
.sym 28553 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[1]
.sym 28555 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28556 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28557 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28559 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28560 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28561 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28562 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28563 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28564 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28565 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28567 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28568 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28569 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28570 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28571 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28572 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28573 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28576 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28577 lvds_rx_24_inst.r_state_if[1]
.sym 28579 lvds_rx_09_inst.r_phase_count[0]
.sym 28583 lvds_rx_09_inst.r_phase_count[1]
.sym 28584 $PACKER_VCC_NET
.sym 28585 lvds_rx_09_inst.r_phase_count[0]
.sym 28586 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28588 $PACKER_VCC_NET
.sym 28589 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28592 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28593 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28597 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28598 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28599 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28600 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 28601 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28604 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28605 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28606 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28607 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28608 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 28609 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28617 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28708 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28709 w_rx_09_fifo_data[5]
.sym 28712 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28713 w_rx_09_fifo_data[14]
.sym 28716 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28717 w_rx_09_fifo_data[27]
.sym 28720 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28721 w_rx_09_fifo_data[18]
.sym 28724 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28725 io_pmod[6]$SB_IO_OUT
.sym 28728 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28729 w_rx_09_fifo_data[16]
.sym 28732 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28733 w_rx_09_fifo_data[12]
.sym 28736 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28737 w_rx_09_fifo_data[29]
.sym 28738 w_rx_09_fifo_pulled_data[15]
.sym 28739 w_rx_09_fifo_pulled_data[31]
.sym 28740 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28741 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28742 w_rx_09_fifo_pulled_data[14]
.sym 28743 w_rx_09_fifo_pulled_data[30]
.sym 28744 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28745 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28746 w_rx_09_fifo_pulled_data[5]
.sym 28747 w_rx_09_fifo_pulled_data[21]
.sym 28748 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28749 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28750 w_rx_09_fifo_pulled_data[7]
.sym 28751 w_rx_09_fifo_pulled_data[23]
.sym 28752 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28753 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28754 w_rx_09_fifo_pulled_data[6]
.sym 28755 w_rx_09_fifo_pulled_data[22]
.sym 28756 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28757 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28758 w_rx_09_fifo_pulled_data[2]
.sym 28759 w_rx_09_fifo_pulled_data[18]
.sym 28760 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28761 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28762 w_rx_09_fifo_pulled_data[10]
.sym 28763 w_rx_09_fifo_pulled_data[26]
.sym 28764 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28765 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28766 w_rx_09_fifo_pulled_data[1]
.sym 28767 w_rx_09_fifo_pulled_data[17]
.sym 28768 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28769 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28770 w_rx_09_fifo_pulled_data[3]
.sym 28771 w_rx_09_fifo_pulled_data[19]
.sym 28772 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28773 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28774 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28778 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28782 w_rx_09_fifo_pulled_data[8]
.sym 28783 w_rx_09_fifo_pulled_data[24]
.sym 28784 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28785 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28788 i_smi_a3$SB_IO_IN
.sym 28789 w_smi_data_output[2]
.sym 28790 w_rx_09_fifo_pulled_data[9]
.sym 28791 w_rx_09_fifo_pulled_data[25]
.sym 28792 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28793 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28794 w_rx_09_fifo_pulled_data[13]
.sym 28795 w_rx_09_fifo_pulled_data[29]
.sym 28796 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28797 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28800 i_smi_a3$SB_IO_IN
.sym 28801 w_smi_data_output[6]
.sym 28802 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 28803 w_rx_09_fifo_pull
.sym 28804 i_smi_soe_se$SB_IO_IN
.sym 28805 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 28806 w_rx_09_fifo_pulled_data[11]
.sym 28807 w_rx_09_fifo_pulled_data[27]
.sym 28808 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28809 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28817 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 28820 i_smi_a3$SB_IO_IN
.sym 28821 w_smi_data_output[1]
.sym 28824 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28825 w_rx_09_fifo_pull
.sym 28826 w_rx_09_fifo_pulled_data[4]
.sym 28827 w_rx_09_fifo_pulled_data[20]
.sym 28828 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28829 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28830 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28831 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 28832 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28833 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 28836 i_smi_a3$SB_IO_IN
.sym 28837 w_smi_data_output[4]
.sym 28838 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28839 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28840 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28841 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28842 w_rx_24_fifo_pulled_data[12]
.sym 28843 w_rx_24_fifo_pulled_data[4]
.sym 28844 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28845 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28846 w_rx_24_fifo_pulled_data[9]
.sym 28847 w_rx_24_fifo_pulled_data[1]
.sym 28848 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28849 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28850 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28851 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28852 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 28853 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28854 w_rx_24_fifo_pulled_data[15]
.sym 28855 w_rx_24_fifo_pulled_data[7]
.sym 28856 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28857 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28860 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28861 w_rx_09_fifo_data[0]
.sym 28864 i_smi_a3$SB_IO_IN
.sym 28865 w_smi_data_output[7]
.sym 28866 w_rx_24_fifo_pulled_data[25]
.sym 28867 w_rx_24_fifo_pulled_data[17]
.sym 28868 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28869 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28870 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28874 w_rx_24_fifo_pulled_data[28]
.sym 28875 w_rx_24_fifo_pulled_data[20]
.sym 28876 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28877 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28878 w_rx_24_fifo_pulled_data[8]
.sym 28879 w_rx_24_fifo_pulled_data[24]
.sym 28880 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28881 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28886 w_rx_24_fifo_pulled_data[0]
.sym 28887 w_rx_24_fifo_pulled_data[16]
.sym 28888 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28889 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28890 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28899 rx_24_fifo.rd_addr[0]
.sym 28904 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 28905 rx_24_fifo.rd_addr[0]
.sym 28908 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 28909 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 28912 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 28913 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 28916 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 28917 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 28920 rx_24_fifo.rd_addr[5]
.sym 28921 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 28924 rx_24_fifo.rd_addr[6]
.sym 28925 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 28928 rx_24_fifo.rd_addr[7]
.sym 28929 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 28930 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 28931 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 28932 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28933 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28934 rx_24_fifo.wr_addr_gray[6]
.sym 28938 rx_24_fifo.wr_addr_gray_rd[7]
.sym 28942 w_rx_24_fifo_pull
.sym 28943 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 28944 rx_24_fifo.rd_addr[5]
.sym 28945 rx_24_fifo.rd_addr[6]
.sym 28946 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 28947 rx_24_fifo.rd_addr[7]
.sym 28948 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 28949 rx_24_fifo.rd_addr[6]
.sym 28950 rx_24_fifo.wr_addr_gray_rd[6]
.sym 28954 rx_24_fifo.wr_addr_gray_rd[5]
.sym 28958 rx_24_fifo.wr_addr_gray[5]
.sym 28966 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 28967 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28968 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 28969 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28970 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 28971 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 28972 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 28973 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 28974 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 28975 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 28976 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 28977 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 28978 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 28979 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 28980 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 28981 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 28982 rx_24_fifo.rd_addr[0]
.sym 28983 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_O[1]
.sym 28984 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_O[2]
.sym 28985 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_O[3]
.sym 28988 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28989 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 28990 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28991 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 28992 rx_24_fifo.rd_addr[5]
.sym 28993 w_rx_24_fifo_empty
.sym 28994 rx_24_fifo.wr_addr_gray_rd[2]
.sym 28998 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[0]
.sym 28999 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 29000 lvds_rx_24_inst.r_push_SB_LUT4_I3_I2[2]
.sym 29001 w_rx_24_fifo_push
.sym 29004 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29005 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 29010 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[0]
.sym 29011 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[1]
.sym 29012 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[2]
.sym 29013 lvds_rx_24_inst.r_push_SB_LUT4_I3_I0[3]
.sym 29016 rx_24_fifo.rd_addr_gray_wr_r[4]
.sym 29017 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 29022 rx_24_fifo.wr_addr_gray[2]
.sym 29048 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 29049 w_lvds_rx_09_d1
.sym 29052 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 29053 w_lvds_rx_09_d0
.sym 29056 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29057 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 29067 i_smi_a2$SB_IO_IN
.sym 29068 i_smi_a3$SB_IO_IN
.sym 29069 i_smi_a1$SB_IO_IN
.sym 29070 rx_24_fifo.rd_addr_gray_wr[3]
.sym 29075 i_smi_a1$SB_IO_IN
.sym 29076 i_smi_a2$SB_IO_IN
.sym 29077 i_smi_a3$SB_IO_IN
.sym 29078 rx_24_fifo.rd_addr_gray_wr[0]
.sym 29082 rx_24_fifo.rd_addr_gray_wr[4]
.sym 29086 rx_24_fifo.rd_addr_gray_wr[2]
.sym 29090 rx_24_fifo.wr_addr_gray[0]
.sym 29098 rx_24_fifo.wr_addr_gray[4]
.sym 29106 rx_24_fifo.wr_addr_gray_rd[4]
.sym 29110 rx_24_fifo.wr_addr_gray_rd[0]
.sym 29220 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 29221 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 29222 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29228 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29229 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29230 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29234 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29238 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29242 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29249 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 29251 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 29256 rx_09_fifo.rd_addr[1]
.sym 29257 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 29260 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 29261 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29264 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 29265 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29268 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29269 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29272 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29273 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29276 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 29277 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29280 rx_09_fifo.rd_addr[7]
.sym 29281 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29283 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29287 smi_ctrl_ins.int_cnt_09[4]
.sym 29288 $PACKER_VCC_NET
.sym 29289 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29291 smi_ctrl_ins.int_cnt_09[5]
.sym 29292 $PACKER_VCC_NET
.sym 29293 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 29296 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29297 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29298 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29302 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 29306 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29312 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 29313 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29314 rx_09_fifo.rd_addr_gray[3]
.sym 29318 rx_09_fifo.rd_addr_gray[6]
.sym 29322 rx_09_fifo.rd_addr[7]
.sym 29328 rx_09_fifo.wr_addr[0]
.sym 29329 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 29332 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 29333 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 29334 rx_09_fifo.rd_addr_gray_wr[0]
.sym 29338 rx_09_fifo.rd_addr_gray_wr[6]
.sym 29342 rx_09_fifo.rd_addr_gray_wr[3]
.sym 29347 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 29352 i_smi_soe_se_SB_LUT4_I2_1_I1[4]
.sym 29356 i_smi_soe_se_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5]
.sym 29359 $PACKER_VCC_NET
.sym 29361 $nextpnr_ICESTORM_LC_13$I3
.sym 29364 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 29365 $nextpnr_ICESTORM_LC_13$COUT
.sym 29366 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 29367 i_smi_soe_se_SB_LUT4_I2_1_I1[5]
.sym 29368 i_smi_soe_se$SB_IO_IN
.sym 29369 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29370 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29371 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29372 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29373 i_smi_a1_SB_LUT4_I1_O[3]
.sym 29374 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 29375 i_smi_soe_se$SB_IO_IN
.sym 29376 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 29377 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29379 i_smi_soe_se_SB_LUT4_I2_1_I1[4]
.sym 29384 i_smi_soe_se_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5]
.sym 29389 $nextpnr_ICESTORM_LC_20$I3
.sym 29401 smi_ctrl_ins.int_cnt_09[4]
.sym 29404 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29405 w_rx_09_fifo_data[1]
.sym 29410 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29416 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29417 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29418 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29425 rx_24_fifo.rd_addr[0]
.sym 29426 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29430 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29434 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29440 i_smi_a1_SB_LUT4_I1_O[3]
.sym 29441 w_rx_24_fifo_pull
.sym 29444 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29445 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29448 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29449 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29452 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29453 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29455 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 29456 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29457 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29460 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29461 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29464 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29465 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29468 rx_24_fifo.rd_addr[0]
.sym 29469 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29470 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 29471 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29472 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 29473 w_rx_24_fifo_pull
.sym 29474 w_rx_09_fifo_full
.sym 29478 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 29479 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 29480 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29481 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 29482 w_rx_24_fifo_empty
.sym 29486 io_pmod[3]$SB_IO_OUT
.sym 29491 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29492 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29493 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 29496 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29497 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29498 w_rx_24_fifo_full
.sym 29503 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29504 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29505 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 29506 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29514 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29518 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29526 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29530 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29538 rx_24_fifo.wr_addr_gray[1]
.sym 29546 rx_24_fifo.wr_addr_gray_rd[3]
.sym 29554 rx_24_fifo.wr_addr_gray[3]
.sym 29562 rx_24_fifo.wr_addr_gray_rd[1]
.sym 29570 rx_24_fifo.rd_addr_gray[3]
.sym 29575 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 29576 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 29577 i_smi_a1_SB_LUT4_I1_O[3]
.sym 29586 rx_24_fifo.rd_addr_gray[2]
.sym 29590 rx_24_fifo.rd_addr_gray[0]
.sym 29598 rx_24_fifo.rd_addr_gray[4]
.sym 29730 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 29731 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[1]
.sym 29732 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 29733 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[3]
.sym 29734 rx_09_fifo.rd_addr_gray[4]
.sym 29740 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29741 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29742 rx_09_fifo.rd_addr_gray[2]
.sym 29748 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29749 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29750 rx_09_fifo.rd_addr_gray[0]
.sym 29756 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 29757 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29758 rx_09_fifo.rd_addr_gray[5]
.sym 29762 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 29763 rx_09_fifo.rd_addr[7]
.sym 29764 w_rx_09_fifo_pull
.sym 29765 io_pmod[3]$SB_IO_OUT
.sym 29766 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 29767 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 29768 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29769 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29770 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29771 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29772 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29773 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 29774 rx_09_fifo.rd_addr_gray_wr[5]
.sym 29778 rx_09_fifo.rd_addr_gray_wr[2]
.sym 29782 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29783 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29784 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29785 w_rx_09_fifo_pull
.sym 29788 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29789 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29790 rx_09_fifo.rd_addr_gray_wr[4]
.sym 29795 rx_09_fifo.wr_addr[0]
.sym 29800 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 29801 rx_09_fifo.wr_addr[0]
.sym 29804 rx_09_fifo.wr_addr[2]
.sym 29805 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 29808 rx_09_fifo.wr_addr[3]
.sym 29809 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 29812 rx_09_fifo.wr_addr[4]
.sym 29813 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 29816 rx_09_fifo.wr_addr[5]
.sym 29817 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 29820 rx_09_fifo.wr_addr[6]
.sym 29821 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 29824 rx_09_fifo.wr_addr[7]
.sym 29825 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 29826 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 29833 rx_09_fifo.wr_addr[0]
.sym 29834 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 29838 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 29842 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29846 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 29850 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 29854 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29859 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 29864 rx_09_fifo.wr_addr[2]
.sym 29865 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 29868 rx_09_fifo.wr_addr[3]
.sym 29869 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 29872 rx_09_fifo.wr_addr[4]
.sym 29873 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 29876 rx_09_fifo.wr_addr[5]
.sym 29877 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 29880 rx_09_fifo.wr_addr[6]
.sym 29881 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 29884 rx_09_fifo.wr_addr[7]
.sym 29885 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 29888 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 29889 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 29890 rx_09_fifo.rd_addr_gray_wr[1]
.sym 29894 smi_ctrl_ins.int_cnt_09[4]
.sym 29895 smi_ctrl_ins.int_cnt_09[5]
.sym 29896 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29897 io_pmod[3]$SB_IO_OUT
.sym 29898 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 29899 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29900 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 29901 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 29905 smi_ctrl_ins.int_cnt_09[5]
.sym 29911 i_smi_a1_SB_LUT4_I1_O[3]
.sym 29912 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 29913 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 29917 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29918 rx_09_fifo.rd_addr_gray_wr[7]
.sym 29946 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29954 rx_24_fifo.rd_addr_gray[6]
.sym 29965 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 29966 rx_24_fifo.rd_addr_gray_wr[6]
.sym 29983 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29984 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 29985 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30014 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30018 rx_24_fifo.rd_addr_gray_wr[1]
.sym 30023 i_smi_a1_SB_LUT4_I1_O[3]
.sym 30024 w_cs[1]
.sym 30025 w_fetch
.sym 30026 rx_24_fifo.rd_addr_gray[5]
.sym 30034 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 30035 i_smi_a1_SB_LUT4_I1_O[3]
.sym 30036 w_cs[2]
.sym 30037 w_fetch
.sym 30041 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 30042 w_cs[0]
.sym 30043 w_cs[2]
.sym 30044 w_cs[3]
.sym 30045 w_cs[1]
.sym 30046 rx_24_fifo.rd_addr_gray[1]
.sym 30054 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 30055 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 30056 w_cs[0]
.sym 30057 w_fetch
.sym 30058 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 30068 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 30069 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30071 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 30072 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30073 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 30087 w_ioc[1]
.sym 30088 w_ioc[4]
.sym 30089 w_ioc[0]
.sym 30092 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30093 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 30100 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30101 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30108 w_ioc[2]
.sym 30109 w_ioc[3]
.sym 30111 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 30112 w_rx_09_fifo_full
.sym 30113 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 30142 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 30143 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30144 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30145 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[3]
.sym 30246 rx_09_fifo.wr_addr_gray_rd[6]
.sym 30252 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 30253 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 30255 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 30256 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 30257 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 30258 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 30259 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 30260 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 30261 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 30264 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 30265 rx_09_fifo.rd_addr[1]
.sym 30266 rx_09_fifo.wr_addr_gray_rd[1]
.sym 30270 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 30271 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30272 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 30273 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 30274 rx_09_fifo.wr_addr_gray[0]
.sym 30278 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 30279 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 30280 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 30281 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 30282 rx_09_fifo.wr_addr_gray_rd[0]
.sym 30288 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30289 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30290 rx_09_fifo.wr_addr_gray[4]
.sym 30294 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 30295 rx_09_fifo.rd_addr[7]
.sym 30296 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30297 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 30298 rx_09_fifo.wr_addr_gray_rd[7]
.sym 30302 rx_09_fifo.wr_addr_gray_rd[4]
.sym 30308 i_smi_a1_SB_LUT4_I1_O[3]
.sym 30309 io_pmod[1]$SB_IO_OUT
.sym 30310 rx_09_fifo.wr_addr[7]
.sym 30314 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 30315 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 30316 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 30317 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 30320 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 30321 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 30324 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30325 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 30327 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
.sym 30328 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[1]
.sym 30329 rx_09_fifo.rd_addr[1]
.sym 30332 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 30333 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 30336 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 30337 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30338 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 30339 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30340 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30341 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 30342 io_pmod[1]$SB_IO_OUT
.sym 30343 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 30344 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 30345 w_rx_09_fifo_full
.sym 30346 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 30347 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30348 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30349 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 30350 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 30351 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30352 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 30353 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 30355 rx_09_fifo.wr_addr[0]
.sym 30356 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 30357 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 30358 i_smi_soe_se$SB_IO_IN
.sym 30362 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 30363 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 30364 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 30365 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 30368 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 30369 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 30370 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 30371 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 30372 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 30373 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 30376 i_smi_soe_se$SB_IO_IN
.sym 30377 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30380 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30381 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 30382 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 30383 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30384 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 30385 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 30388 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 30389 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 30392 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 30393 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 30396 i_smi_soe_se$SB_IO_IN
.sym 30397 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30398 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 30399 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 30400 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 30401 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 30402 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 30403 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 30404 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 30405 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 30408 i_ss$SB_IO_IN
.sym 30409 spi_if_ins.r_tx_data_valid
.sym 30413 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 30415 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 30416 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 30417 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 30418 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 30419 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[3]
.sym 30420 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 30421 io_pmod[1]$SB_IO_OUT
.sym 30431 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 30432 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 30433 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 30438 spi_if_ins.r_tx_byte[6]
.sym 30442 spi_if_ins.r_tx_byte[2]
.sym 30446 spi_if_ins.r_tx_byte[1]
.sym 30450 spi_if_ins.r_tx_byte[4]
.sym 30454 spi_if_ins.r_tx_byte[0]
.sym 30458 spi_if_ins.r_tx_byte[5]
.sym 30470 r_tx_data[6]
.sym 30478 r_tx_data[2]
.sym 30482 r_tx_data[1]
.sym 30486 r_tx_data[5]
.sym 30490 r_tx_data[4]
.sym 30499 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30500 w_tx_data_io[7]
.sym 30501 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 30502 w_tx_data_smi[0]
.sym 30503 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30504 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30505 w_tx_data_io[0]
.sym 30508 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30509 w_tx_data_io[4]
.sym 30512 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30513 w_tx_data_io[6]
.sym 30515 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30516 w_tx_data_io[5]
.sym 30517 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 30519 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30520 w_tx_data_smi[2]
.sym 30521 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 30522 w_tx_data_smi[1]
.sym 30523 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30524 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30525 w_tx_data_io[1]
.sym 30526 w_tx_data_smi[3]
.sym 30527 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30528 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30529 w_tx_data_io[3]
.sym 30532 spi_if_ins.w_rx_data[5]
.sym 30533 spi_if_ins.w_rx_data[6]
.sym 30536 spi_if_ins.w_rx_data[6]
.sym 30537 spi_if_ins.w_rx_data[5]
.sym 30538 w_cs[0]
.sym 30539 w_cs[1]
.sym 30540 w_cs[2]
.sym 30541 w_cs[3]
.sym 30543 w_tx_data_io[2]
.sym 30544 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30545 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 30546 w_cs[0]
.sym 30547 w_cs[1]
.sym 30548 w_cs[2]
.sym 30549 w_cs[3]
.sym 30552 spi_if_ins.w_rx_data[5]
.sym 30553 spi_if_ins.w_rx_data[6]
.sym 30554 w_cs[0]
.sym 30555 w_cs[1]
.sym 30556 w_cs[3]
.sym 30557 w_cs[2]
.sym 30558 w_cs[1]
.sym 30559 w_cs[2]
.sym 30560 w_cs[3]
.sym 30561 w_cs[0]
.sym 30562 spi_if_ins.w_rx_data[2]
.sym 30566 spi_if_ins.w_rx_data[0]
.sym 30570 spi_if_ins.w_rx_data[3]
.sym 30574 spi_if_ins.w_rx_data[4]
.sym 30578 w_ioc[2]
.sym 30579 w_ioc[4]
.sym 30580 w_ioc[3]
.sym 30581 w_ioc[1]
.sym 30584 i_smi_a1_SB_LUT4_I1_O[3]
.sym 30585 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 30586 spi_if_ins.w_rx_data[1]
.sym 30592 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 30593 w_ioc[0]
.sym 30594 w_rx_data[2]
.sym 30598 w_rx_data[3]
.sym 30603 w_ioc[0]
.sym 30604 w_ioc[1]
.sym 30605 w_ioc[4]
.sym 30607 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 30608 i_button_SB_LUT4_I3_O[1]
.sym 30609 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 30610 w_rx_data[4]
.sym 30615 w_ioc[3]
.sym 30616 w_ioc[2]
.sym 30617 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30618 w_rx_data[0]
.sym 30623 w_ioc[3]
.sym 30624 w_ioc[2]
.sym 30625 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 30626 i_button_SB_LUT4_I3_O[1]
.sym 30627 o_shdn_rx_lna$SB_IO_OUT
.sym 30628 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30629 io_ctrl_ins.debug_mode[1]
.sym 30630 w_rx_data[4]
.sym 30634 w_rx_data[0]
.sym 30638 i_config[0]$SB_IO_IN
.sym 30639 io_ctrl_ins.pmod_dir_state[3]
.sym 30640 w_ioc[0]
.sym 30641 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 30642 w_rx_data[2]
.sym 30648 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30649 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30650 i_config[1]$SB_IO_IN
.sym 30651 io_ctrl_ins.pmod_dir_state[4]
.sym 30652 w_ioc[0]
.sym 30653 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 30654 w_rx_data[3]
.sym 30658 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[0]
.sym 30659 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 30660 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[2]
.sym 30661 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[3]
.sym 30662 o_ldo_2v8_en$SB_IO_OUT
.sym 30663 io_ctrl_ins.pmod_dir_state[2]
.sym 30664 w_ioc[0]
.sym 30665 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 30666 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 30667 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 30668 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 30669 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 30670 io_ctrl_ins.o_pmod[4]
.sym 30671 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 30672 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 30673 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 30674 io_ctrl_ins.o_pmod[3]
.sym 30675 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 30676 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 30677 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 30682 o_led0$SB_IO_OUT
.sym 30683 io_ctrl_ins.pmod_dir_state[0]
.sym 30684 w_ioc[0]
.sym 30685 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 30686 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 30687 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 30688 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 30689 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 30754 rx_09_fifo.wr_addr_gray[1]
.sym 30762 rx_09_fifo.wr_addr_gray[2]
.sym 30766 rx_09_fifo.wr_addr_gray[6]
.sym 30774 rx_09_fifo.wr_addr_gray_rd[5]
.sym 30778 rx_09_fifo.wr_addr_gray[5]
.sym 30782 rx_09_fifo.wr_addr_gray_rd[2]
.sym 30786 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30790 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30794 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 30801 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 30802 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30806 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 30810 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 30818 spi_if_ins.spi.SCKr[0]
.sym 30822 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30830 spi_if_ins.spi.SCKr[1]
.sym 30840 i_smi_a3$SB_IO_IN
.sym 30841 w_smi_data_output[5]
.sym 30842 i_sck$SB_IO_IN
.sym 30846 rx_09_fifo.wr_addr_gray_rd[3]
.sym 30851 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30855 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30856 $PACKER_VCC_NET
.sym 30859 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30860 $PACKER_VCC_NET
.sym 30861 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30862 spi_if_ins.spi.SCKr[2]
.sym 30863 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30864 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30865 spi_if_ins.spi.SCKr[1]
.sym 30867 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30868 $PACKER_VCC_NET
.sym 30869 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30873 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30874 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 30875 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 30876 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 30877 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 30879 spi_if_ins.spi.SCKr[2]
.sym 30880 spi_if_ins.spi.SCKr[1]
.sym 30881 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30886 spi_if_ins.r_tx_byte[3]
.sym 30892 i_smi_a3$SB_IO_IN
.sym 30893 w_smi_data_output[3]
.sym 30895 spi_if_ins.spi.r_tx_byte[3]
.sym 30896 spi_if_ins.spi.r_tx_byte[7]
.sym 30897 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30899 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30900 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30901 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30902 spi_if_ins.r_tx_byte[7]
.sym 30913 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30916 i_ss$SB_IO_IN
.sym 30917 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 30918 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30919 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30920 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30921 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30923 spi_if_ins.spi.r_tx_byte[2]
.sym 30924 spi_if_ins.spi.r_tx_byte[6]
.sym 30925 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30927 spi_if_ins.r_tx_byte[7]
.sym 30928 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 30929 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30930 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 30931 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 30932 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30933 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30934 spi_if_ins.spi.r_tx_byte[0]
.sym 30935 spi_if_ins.spi.r_tx_byte[4]
.sym 30936 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30937 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30938 spi_if_ins.spi.r_tx_byte[1]
.sym 30939 spi_if_ins.spi.r_tx_byte[5]
.sym 30940 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30941 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30946 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30950 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30954 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30958 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30962 i_mosi$SB_IO_IN
.sym 30966 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30970 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30974 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30978 r_tx_data[7]
.sym 30982 r_tx_data[0]
.sym 30993 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 30996 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30997 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30998 r_tx_data[3]
.sym 31019 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 31020 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31021 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31023 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31024 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31025 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31032 spi_if_ins.w_rx_data[5]
.sym 31033 spi_if_ins.w_rx_data[6]
.sym 31034 w_tx_data_sys
.sym 31035 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 31036 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 31037 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 31043 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 31044 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 31045 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 31058 w_fetch
.sym 31059 w_load
.sym 31060 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 31061 w_cs[0]
.sym 31064 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31065 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31071 w_fetch
.sym 31072 w_load
.sym 31073 w_cs[1]
.sym 31074 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 31075 io_ctrl_ins.pmod_dir_state[5]
.sym 31076 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 31077 io_ctrl_ins.o_pmod[5]
.sym 31080 i_smi_a1_SB_LUT4_I1_O[3]
.sym 31081 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31084 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 31085 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31086 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 31087 io_ctrl_ins.pmod_dir_state[7]
.sym 31088 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 31089 io_ctrl_ins.o_pmod[7]
.sym 31090 w_rx_data[5]
.sym 31094 w_rx_data[1]
.sym 31099 w_ioc[0]
.sym 31100 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 31101 i_config[2]$SB_IO_IN
.sym 31102 w_rx_data[7]
.sym 31106 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31107 i_button_SB_LUT4_I3_O[1]
.sym 31108 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 31109 io_ctrl_ins.o_pmod[6]
.sym 31110 w_rx_data[7]
.sym 31114 w_rx_data[1]
.sym 31119 w_ioc[0]
.sym 31120 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 31121 i_config[3]$SB_IO_IN
.sym 31122 w_rx_data[5]
.sym 31128 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 31129 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31130 w_rx_data[6]
.sym 31135 w_ioc[0]
.sym 31136 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 31137 i_button$SB_IO_IN
.sym 31138 w_ioc[0]
.sym 31139 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31140 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 31141 i_smi_a1_SB_LUT4_I1_O[3]
.sym 31142 i_button_SB_LUT4_I3_O[1]
.sym 31143 o_shdn_tx_lna$SB_IO_OUT
.sym 31144 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 31145 io_ctrl_ins.rf_mode[0]
.sym 31146 w_rx_data[0]
.sym 31150 w_rx_data[3]
.sym 31155 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 31156 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31157 i_smi_a1_SB_LUT4_I1_O[3]
.sym 31158 w_rx_data[2]
.sym 31162 w_rx_data[4]
.sym 31166 w_rx_data[1]
.sym 31170 w_rx_data[2]
.sym 31174 i_button_SB_LUT4_I3_O[1]
.sym 31175 o_tr_vc1_b$SB_IO_OUT
.sym 31176 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 31177 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31178 o_led1$SB_IO_OUT
.sym 31179 io_ctrl_ins.pmod_dir_state[1]
.sym 31180 w_ioc[0]
.sym 31181 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 31182 w_rx_data[0]
.sym 31186 io_ctrl_ins.debug_mode[0]
.sym 31187 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31188 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31189 io_ctrl_ins.debug_mode[1]
.sym 31190 i_button_SB_LUT4_I3_O[1]
.sym 31191 o_tr_vc2$SB_IO_OUT
.sym 31192 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 31193 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31194 w_rx_data[1]
.sym 31198 i_button_SB_LUT4_I3_O[1]
.sym 31199 io_ctrl_ins.mixer_en_state
.sym 31200 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 31201 io_ctrl_ins.debug_mode[0]
.sym 31273 r_counter[0]
.sym 31302 spi_if_ins.spi.r2_rx_done
.sym 31308 spi_if_ins.spi.r3_rx_done
.sym 31309 spi_if_ins.spi.r2_rx_done
.sym 31310 spi_if_ins.spi.r_rx_done
.sym 31331 sys_ctrl_ins.reset_count[0]
.sym 31336 sys_ctrl_ins.reset_count[1]
.sym 31338 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31340 sys_ctrl_ins.reset_count[2]
.sym 31341 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31342 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31344 sys_ctrl_ins.reset_count[3]
.sym 31345 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 31346 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31348 sys_ctrl_ins.reset_count[1]
.sym 31349 sys_ctrl_ins.reset_count[0]
.sym 31352 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31353 sys_ctrl_ins.reset_cmd
.sym 31357 sys_ctrl_ins.reset_count[0]
.sym 31358 sys_ctrl_ins.reset_count[3]
.sym 31359 sys_ctrl_ins.reset_count[1]
.sym 31360 sys_ctrl_ins.reset_count[2]
.sym 31361 sys_ctrl_ins.reset_count[0]
.sym 31363 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31368 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31372 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31373 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 31377 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31380 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31381 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31395 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31396 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31397 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31405 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 31409 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 31414 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31419 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31420 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31421 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31438 spi_if_ins.spi.r_rx_byte[3]
.sym 31458 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31462 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31466 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31470 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31474 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31478 i_mosi$SB_IO_IN
.sym 31486 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31490 spi_if_ins.spi.r_rx_byte[5]
.sym 31498 spi_if_ins.spi.r_rx_byte[7]
.sym 31502 spi_if_ins.spi.r_rx_byte[0]
.sym 31506 spi_if_ins.spi.r_rx_byte[1]
.sym 31510 spi_if_ins.spi.r_rx_byte[2]
.sym 31514 spi_if_ins.spi.r_rx_byte[6]
.sym 31518 spi_if_ins.spi.r_rx_byte[4]
.sym 31523 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31524 spi_if_ins.state_if[0]
.sym 31525 spi_if_ins.state_if[1]
.sym 31532 w_rx_24_fifo_empty
.sym 31533 io_pmod[3]$SB_IO_OUT
.sym 31534 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31535 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31536 spi_if_ins.state_if[0]
.sym 31537 spi_if_ins.state_if[1]
.sym 31538 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31550 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31551 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31552 spi_if_ins.state_if[0]
.sym 31553 spi_if_ins.state_if[1]
.sym 31554 spi_if_ins.w_rx_data[0]
.sym 31558 spi_if_ins.w_rx_data[3]
.sym 31562 spi_if_ins.w_rx_data[4]
.sym 31566 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 31570 spi_if_ins.w_rx_data[6]
.sym 31574 spi_if_ins.w_rx_data[5]
.sym 31578 spi_if_ins.w_rx_data[2]
.sym 31582 spi_if_ins.w_rx_data[1]
.sym 31610 w_rx_data[6]
.sym 31620 i_button_SB_LUT4_I3_O[1]
.sym 31621 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31622 w_rx_data[7]
.sym 31626 w_rx_data[5]
.sym 31646 w_rx_data[6]
.sym 31650 w_rx_data[4]
.sym 31654 w_rx_data[2]
.sym 31658 w_rx_data[1]
.sym 31662 w_rx_data[0]
.sym 31668 io_ctrl_ins.debug_mode[0]
.sym 31669 io_ctrl_ins.debug_mode[1]
.sym 31670 io_ctrl_ins.rf_mode[0]
.sym 31671 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31672 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31673 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31674 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31675 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31676 io_ctrl_ins.rf_mode[0]
.sym 31677 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31678 w_rx_data[3]
.sym 31683 io_ctrl_ins.rf_pin_state[7]
.sym 31684 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31685 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31686 io_ctrl_ins.rf_pin_state[0]
.sym 31687 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31688 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31689 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31691 io_ctrl_ins.rf_pin_state[1]
.sym 31692 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31693 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31695 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31696 io_ctrl_ins.rf_pin_state[4]
.sym 31697 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31698 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31699 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31700 io_ctrl_ins.rf_pin_state[2]
.sym 31701 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31703 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31704 io_ctrl_ins.rf_pin_state[6]
.sym 31705 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31707 io_ctrl_ins.rf_pin_state[5]
.sym 31708 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31709 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31710 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31711 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31712 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31713 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31862 rx_09_fifo.wr_addr_gray[3]
.sym 31877 i_ss$SB_IO_IN
.sym 31888 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 31889 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 31906 rx_09_fifo.rd_addr_gray[1]
.sym 31978 $PACKER_VCC_NET
.sym 32006 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 32017 w_cs[0]
.sym 32033 sys_ctrl_ins.reset_cmd
.sym 32037 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 32039 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32040 spi_if_ins.state_if[1]
.sym 32041 spi_if_ins.state_if[0]
.sym 32044 spi_if_ins.state_if[0]
.sym 32045 spi_if_ins.state_if[1]
.sym 32046 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 32047 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 32048 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 32049 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 32054 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32055 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 32056 spi_if_ins.state_if[0]
.sym 32057 spi_if_ins.state_if[1]
.sym 32059 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32060 spi_if_ins.state_if[0]
.sym 32061 spi_if_ins.state_if[1]
.sym 32066 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 32118 io_ctrl_ins.pmod_dir_state[6]
.sym 32119 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 32120 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[2]
.sym 32121 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[3]
.sym 32122 o_tr_vc1$SB_IO_OUT
.sym 32123 i_button_SB_LUT4_I3_O[1]
.sym 32124 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[2]
.sym 32125 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_I2[3]
.sym 32126 o_rx_h_tx_l$SB_IO_OUT
.sym 32127 i_button_SB_LUT4_I3_O[1]
.sym 32128 i_button_SB_LUT4_I3_O[2]
.sym 32129 i_button_SB_LUT4_I3_O[3]
.sym 32534 $PACKER_GND_NET
