INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/m4_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/fullAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/segAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/m2_1x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab3/project_2/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab3/project_2/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/topMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab3/project_2/project_2.srcs/sim_1/imports/new/testFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
