<stg><name>RBM_interface</name>


<trans_list>

<trans id="311" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 3, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %axis_control_in_V_data_V, i1 %axis_control_in_V_keep_V, i1 %axis_control_in_V_strb_V, i1 %axis_control_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %axis_control_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_control_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_control_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_control_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %axis_sigmoid_switch_in_V_data_V, i1 %axis_sigmoid_switch_in_V_keep_V, i1 %axis_sigmoid_switch_in_V_strb_V, i1 %axis_sigmoid_switch_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %axis_sigmoid_switch_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_sigmoid_switch_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_sigmoid_switch_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_sigmoid_switch_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %axis_vector_in_len_in_V_data_V, i2 %axis_vector_in_len_in_V_keep_V, i2 %axis_vector_in_len_in_V_strb_V, i1 %axis_vector_in_len_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %axis_vector_in_len_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %axis_vector_in_len_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %axis_vector_in_len_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_vector_in_len_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %axis_vector_out_len_in_V_data_V, i2 %axis_vector_out_len_in_V_keep_V, i2 %axis_vector_out_len_in_V_strb_V, i1 %axis_vector_out_len_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %axis_vector_out_len_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %axis_vector_out_len_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %axis_vector_out_len_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_vector_out_len_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %axis_vector_in_V_data_V, i2 %axis_vector_in_V_keep_V, i2 %axis_vector_in_V_strb_V, i1 %axis_vector_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %axis_vector_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %axis_vector_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %axis_vector_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_vector_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axis_weight_in_V_data_V, i4 %axis_weight_in_V_keep_V, i4 %axis_weight_in_V_strb_V, i1 %axis_weight_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axis_weight_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %axis_weight_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %axis_weight_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_weight_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axis_bias_in_V_data_V, i4 %axis_bias_in_V_keep_V, i4 %axis_bias_in_V_strb_V, i1 %axis_bias_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axis_bias_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %axis_bias_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %axis_bias_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_bias_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axis_vector_out_V_data_V, i4 %axis_vector_out_V_keep_V, i4 %axis_vector_out_V_strb_V, i1 %axis_vector_out_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axis_vector_out_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %axis_vector_out_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %axis_vector_out_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_vector_out_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %stream_control_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %stream_control_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %stream_sigmoid_switch_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %stream_sigmoid_switch_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_vector_in_len_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:48 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %stream_vector_in_len_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_vector_out_len_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:50 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %stream_vector_out_len_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_vector_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:52 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stream_vector_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_weight_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:54 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stream_weight_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %stream_bias_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
entry:56 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %stream_bias_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_vector_out, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:58 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %stream_vector_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="32">
<![CDATA[
entry:59 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P0A.i1P0A.i1P0A.i1P0A, i8 %axis_control_in_V_data_V, i1 %axis_control_in_V_keep_V, i1 %axis_control_in_V_strb_V, i1 %axis_control_in_V_last_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:60 %specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %axis_vector_out_V_data_V, i4 %axis_vector_out_V_keep_V, i4 %axis_vector_out_V_strb_V, i1 0, i1 %axis_vector_out_V_last_V, i1 0, i1 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln42"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:61 %specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %axis_weight_in_V_data_V, i4 %axis_weight_in_V_keep_V, i4 %axis_weight_in_V_strb_V, i1 0, i1 %axis_weight_in_V_last_V, i1 0, i1 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln42"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:62 %specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %axis_bias_in_V_data_V, i4 %axis_bias_in_V_keep_V, i4 %axis_bias_in_V_strb_V, i1 0, i1 %axis_bias_in_V_last_V, i1 0, i1 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln42"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:63 %specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %axis_vector_in_len_in_V_data_V, i2 %axis_vector_in_len_in_V_keep_V, i2 %axis_vector_in_len_in_V_strb_V, i1 0, i1 %axis_vector_in_len_in_V_last_V, i1 0, i1 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln42"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:64 %specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %axis_vector_out_len_in_V_data_V, i2 %axis_vector_out_len_in_V_keep_V, i2 %axis_vector_out_len_in_V_strb_V, i1 0, i1 %axis_vector_out_len_in_V_last_V, i1 0, i1 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln42"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:65 %specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %axis_vector_in_V_data_V, i2 %axis_vector_in_V_keep_V, i2 %axis_vector_in_V_strb_V, i1 0, i1 %axis_vector_in_V_last_V, i1 0, i1 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln42"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:66 %specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %axis_sigmoid_switch_in_V_data_V, i1 %axis_sigmoid_switch_in_V_keep_V, i1 %axis_sigmoid_switch_in_V_strb_V, i1 0, i1 %axis_sigmoid_switch_in_V_last_V, i1 0, i1 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln42"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:67 %specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %axis_control_in_V_data_V, i1 %axis_control_in_V_keep_V, i1 %axis_control_in_V_strb_V, i1 0, i1 %axis_control_in_V_last_V, i1 0, i1 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln42"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:68 %br_ln42 = br i1 %tmp, void %if.end, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.then:0 %empty = read i11 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %axis_control_in_V_data_V, i1 %axis_control_in_V_keep_V, i1 %axis_control_in_V_strb_V, i1 %axis_control_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="11">
<![CDATA[
if.then:1 %tmp_data_V = extractvalue i11 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="32">
<![CDATA[
if.end:0 %tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P0A.i1P0A.i1P0A.i1P0A, i8 %axis_sigmoid_switch_in_V_data_V, i1 %axis_sigmoid_switch_in_V_keep_V, i1 %axis_sigmoid_switch_in_V_strb_V, i1 %axis_sigmoid_switch_in_V_last_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:1 %br_ln48 = br i1 %tmp_1, void %if.end7, void %if.then4

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.then4:0 %empty_73 = read i11 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %axis_sigmoid_switch_in_V_data_V, i1 %axis_sigmoid_switch_in_V_keep_V, i1 %axis_sigmoid_switch_in_V_strb_V, i1 %axis_sigmoid_switch_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="11">
<![CDATA[
if.then4:1 %tmp_data_V_1 = extractvalue i11 %empty_73

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="32">
<![CDATA[
if.end7:0 %tmp_2 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i16P0A.i2P0A.i2P0A.i1P0A, i16 %axis_vector_in_len_in_V_data_V, i2 %axis_vector_in_len_in_V_keep_V, i2 %axis_vector_in_len_in_V_strb_V, i1 %axis_vector_in_len_in_V_last_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end7:1 %br_ln54 = br i1 %tmp_2, void %if.end15, void %if.then11

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.then11:0 %empty_74 = read i21 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %axis_vector_in_len_in_V_data_V, i2 %axis_vector_in_len_in_V_keep_V, i2 %axis_vector_in_len_in_V_strb_V, i1 %axis_vector_in_len_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="21">
<![CDATA[
if.then11:1 %tmp_data_V_2 = extractvalue i21 %empty_74

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="16">
<![CDATA[
if.then11:2 %trunc_ln186 = trunc i16 %tmp_data_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln186"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="32">
<![CDATA[
if.end15:0 %tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i16P0A.i2P0A.i2P0A.i1P0A, i16 %axis_vector_out_len_in_V_data_V, i2 %axis_vector_out_len_in_V_keep_V, i2 %axis_vector_out_len_in_V_strb_V, i1 %axis_vector_out_len_in_V_last_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end15:1 %br_ln60 = br i1 %tmp_3, void %if.end24, void %if.then19

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.then19:0 %empty_75 = read i21 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %axis_vector_out_len_in_V_data_V, i2 %axis_vector_out_len_in_V_keep_V, i2 %axis_vector_out_len_in_V_strb_V, i1 %axis_vector_out_len_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="21">
<![CDATA[
if.then19:1 %tmp_data_V_3 = extractvalue i21 %empty_75

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="16">
<![CDATA[
if.then19:2 %trunc_ln186_1 = trunc i16 %tmp_data_V_3

]]></Node>
<StgValue><ssdm name="trunc_ln186_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="32">
<![CDATA[
if.end24:0 %tmp_4 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i16P0A.i2P0A.i2P0A.i1P0A, i16 %axis_vector_in_V_data_V, i2 %axis_vector_in_V_keep_V, i2 %axis_vector_in_V_strb_V, i1 %axis_vector_in_V_last_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end24:1 %br_ln66 = br i1 %tmp_4, void %if.end33, void %if.then28

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.then28:0 %empty_76 = read i21 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %axis_vector_in_V_data_V, i2 %axis_vector_in_V_keep_V, i2 %axis_vector_in_V_strb_V, i1 %axis_vector_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="21">
<![CDATA[
if.then28:1 %tmp_data_V_4 = extractvalue i21 %empty_76

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="21">
<![CDATA[
if.then28:2 %tmp_last_V_1 = extractvalue i21 %empty_76

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32">
<![CDATA[
if.end33:0 %tmp_5 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P0A.i4P0A.i4P0A.i1P0A, i32 %axis_weight_in_V_data_V, i4 %axis_weight_in_V_keep_V, i4 %axis_weight_in_V_strb_V, i1 %axis_weight_in_V_last_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end33:1 %br_ln74 = br i1 %tmp_5, void %if.end41, void %if.then37_ifconv

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.then37_ifconv:0 %empty_77 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %axis_weight_in_V_data_V, i4 %axis_weight_in_V_keep_V, i4 %axis_weight_in_V_strb_V, i1 %axis_weight_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="41">
<![CDATA[
if.then37_ifconv:1 %p_s = extractvalue i41 %empty_77

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
if.then37_ifconv:2 %tmp_21 = bitcast i32 %p_s

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="32">
<![CDATA[
if.then37_ifconv:3 %d = fpext i32 %tmp_21

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32">
<![CDATA[
if.end41:0 %tmp_7 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P0A.i4P0A.i4P0A.i1P0A, i32 %axis_bias_in_V_data_V, i4 %axis_bias_in_V_keep_V, i4 %axis_bias_in_V_strb_V, i1 %axis_bias_in_V_last_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end41:1 %br_ln81 = br i1 %tmp_7, void %if.end50, void %if.then45_ifconv

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.then45_ifconv:0 %empty_78 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %axis_bias_in_V_data_V, i4 %axis_bias_in_V_keep_V, i4 %axis_bias_in_V_strb_V, i1 %axis_bias_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="41">
<![CDATA[
if.then45_ifconv:1 %p_2 = extractvalue i41 %empty_78

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
if.then45_ifconv:2 %tmp_22 = bitcast i32 %p_2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="32">
<![CDATA[
if.then45_ifconv:3 %d_1 = fpext i32 %tmp_22

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
if.end50:0 %tmp_6 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %stream_vector_out, i32 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end50:1 %br_ln88 = br i1 %tmp_6, void %if.end65, void %if.then54_ifconv

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then54_ifconv:0 %stream_vector_out_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %stream_vector_out

]]></Node>
<StgValue><ssdm name="stream_vector_out_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="48" op_0_bw="128">
<![CDATA[
if.then54_ifconv:1 %stream_data_h_data_V = trunc i128 %stream_vector_out_read

]]></Node>
<StgValue><ssdm name="stream_data_h_data_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then54_ifconv:2 %stream_data_h_axis_last = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %stream_vector_out_read, i128 64

]]></Node>
<StgValue><ssdm name="stream_data_h_axis_last"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
if.then54_ifconv:3 %icmp_ln1090 = icmp_eq  i48 %stream_data_h_data_V, i48 0

]]></Node>
<StgValue><ssdm name="icmp_ln1090"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
if.then54_ifconv:4 %p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %stream_vector_out_read, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
if.then54_ifconv:5 %tmp_V = sub i48 0, i48 %stream_data_h_data_V

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.then54_ifconv:6 %tmp_V_2 = select i1 %p_Result_15, i48 %tmp_V, i48 %stream_data_h_data_V

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54_ifconv:7 %p_Result_s = partselect i48 @llvm.part.select.i48, i48 %tmp_V_2, i32 47, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="49" op_0_bw="49" op_1_bw="1" op_2_bw="48">
<![CDATA[
if.then54_ifconv:8 %p_Result_16 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="49">
<![CDATA[
if.then54_ifconv:9 %sext_ln1204 = sext i49 %p_Result_16

]]></Node>
<StgValue><ssdm name="sext_ln1204"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
if.then54_ifconv:10 %tmp_9 = cttz i64 @llvm.cttz.i64, i64 %sext_ln1204, i1 1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="64">
<![CDATA[
if.then54_ifconv:11 %l = trunc i64 %tmp_9

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="64">
<![CDATA[
if.then54_ifconv:44 %trunc_ln1098 = trunc i64 %tmp_9

]]></Node>
<StgValue><ssdm name="trunc_ln1098"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="123" st_id="2" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="32">
<![CDATA[
if.then37_ifconv:3 %d = fpext i32 %tmp_21

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64">
<![CDATA[
if.then37_ifconv:4 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="63" op_0_bw="64">
<![CDATA[
if.then37_ifconv:5 %trunc_ln544 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln544"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then37_ifconv:6 %p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then37_ifconv:7 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="11">
<![CDATA[
if.then37_ifconv:8 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="52" op_0_bw="64">
<![CDATA[
if.then37_ifconv:9 %trunc_ln554 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln554"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.then37_ifconv:14 %icmp_ln560 = icmp_eq  i63 %trunc_ln544, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then37_ifconv:15 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="32">
<![CDATA[
if.then45_ifconv:3 %d_1 = fpext i32 %tmp_22

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64">
<![CDATA[
if.then45_ifconv:4 %ireg_1 = bitcast i64 %d_1

]]></Node>
<StgValue><ssdm name="ireg_1"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="63" op_0_bw="64">
<![CDATA[
if.then45_ifconv:5 %trunc_ln544_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln544_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then45_ifconv:6 %p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then45_ifconv:7 %exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="11">
<![CDATA[
if.then45_ifconv:8 %zext_ln455_1 = zext i11 %exp_tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln455_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="52" op_0_bw="64">
<![CDATA[
if.then45_ifconv:9 %trunc_ln554_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln554_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.then45_ifconv:14 %icmp_ln560_1 = icmp_eq  i63 %trunc_ln544_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_1"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then45_ifconv:15 %F2_1 = sub i12 1075, i12 %zext_ln455_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then45_ifconv:16 %icmp_ln570_1 = icmp_sgt  i12 %F2_1, i12 26

]]></Node>
<StgValue><ssdm name="icmp_ln570_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then54_ifconv:12 %sub_ln1099 = sub i32 48, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln1099"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then54_ifconv:13 %lsb_index = add i32 %sub_ln1099, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54_ifconv:14 %tmp_18 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
if.then54_ifconv:15 %icmp_ln1101 = icmp_sgt  i31 %tmp_18, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1101"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="32">
<![CDATA[
if.then54_ifconv:16 %trunc_ln1102 = trunc i32 %sub_ln1099

]]></Node>
<StgValue><ssdm name="trunc_ln1102"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then54_ifconv:17 %sub_ln1102 = sub i6 9, i6 %trunc_ln1102

]]></Node>
<StgValue><ssdm name="sub_ln1102"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="48" op_0_bw="6">
<![CDATA[
if.then54_ifconv:18 %zext_ln1102 = zext i6 %sub_ln1102

]]></Node>
<StgValue><ssdm name="zext_ln1102"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
if.then54_ifconv:19 %lshr_ln1102 = lshr i48 281474976710655, i48 %zext_ln1102

]]></Node>
<StgValue><ssdm name="lshr_ln1102"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
if.then54_ifconv:20 %p_Result_8 = and i48 %tmp_V_2, i48 %lshr_ln1102

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
if.then54_ifconv:21 %icmp_ln1102 = icmp_ne  i48 %p_Result_8, i48 0

]]></Node>
<StgValue><ssdm name="icmp_ln1102"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then54_ifconv:22 %a = and i1 %icmp_ln1101, i1 %icmp_ln1102

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then54_ifconv:23 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then54_ifconv:24 %xor_ln1104 = xor i1 %tmp_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1104"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
if.then54_ifconv:25 %p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %tmp_V_2, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then54_ifconv:26 %and_ln1104 = and i1 %p_Result_3, i1 %xor_ln1104

]]></Node>
<StgValue><ssdm name="and_ln1104"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then54_ifconv:27 %or_ln1104 = or i1 %and_ln1104, i1 %a

]]></Node>
<StgValue><ssdm name="or_ln1104"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then54_ifconv:28 %or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then54_ifconv:29 %icmp_ln1109 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1109"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
if.then37_ifconv:10 %p_Result_12 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="54" op_0_bw="53">
<![CDATA[
if.then37_ifconv:11 %zext_ln558 = zext i53 %p_Result_12

]]></Node>
<StgValue><ssdm name="zext_ln558"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="p_Result_11" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
if.then37_ifconv:12 %man_V_1 = sub i54 0, i54 %zext_ln558

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
if.then37_ifconv:13 %man_V_2 = select i1 %p_Result_11, i54 %man_V_1, i54 %zext_ln558

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then37_ifconv:16 %icmp_ln570 = icmp_sgt  i12 %F2, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln570"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then37_ifconv:17 %add_ln570 = add i12 %F2, i12 4074

]]></Node>
<StgValue><ssdm name="add_ln570"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then37_ifconv:18 %sub_ln570 = sub i12 22, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln570"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
if.then37_ifconv:19 %sh_amt = select i1 %icmp_ln570, i12 %add_ln570, i12 %sub_ln570

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="12">
<![CDATA[
if.then37_ifconv:20 %sext_ln570 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln570"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then37_ifconv:21 %icmp_ln571 = icmp_eq  i12 %F2, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="25" op_0_bw="54">
<![CDATA[
if.then37_ifconv:22 %trunc_ln572 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln572"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then37_ifconv:23 %icmp_ln574 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then37_ifconv:30 %icmp_ln592 = icmp_ult  i12 %sh_amt, i12 25

]]></Node>
<StgValue><ssdm name="icmp_ln592"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="25" op_0_bw="32">
<![CDATA[
if.then37_ifconv:31 %sext_ln570cast = trunc i32 %sext_ln570

]]></Node>
<StgValue><ssdm name="sext_ln570cast"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.then37_ifconv:32 %shl_ln593 = shl i25 %trunc_ln572, i25 %sext_ln570cast

]]></Node>
<StgValue><ssdm name="shl_ln593"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
if.then37_ifconv:33 %select_ln592 = select i1 %icmp_ln592, i25 %shl_ln593, i25 0

]]></Node>
<StgValue><ssdm name="select_ln592"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then37_ifconv:34 %xor_ln560 = xor i1 %icmp_ln560, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then37_ifconv:35 %and_ln571 = and i1 %icmp_ln571, i1 %xor_ln560

]]></Node>
<StgValue><ssdm name="and_ln571"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
if.then37_ifconv:36 %select_ln571 = select i1 %and_ln571, i25 %trunc_ln572, i25 %select_ln592

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then37_ifconv:37 %or_ln571 = or i1 %icmp_ln560, i1 %icmp_ln571

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then37_ifconv:38 %xor_ln571 = xor i1 %or_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then37_ifconv:39 %and_ln570 = and i1 %icmp_ln570, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln570"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
if.then45_ifconv:10 %p_Result_14 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_1

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="54" op_0_bw="53">
<![CDATA[
if.then45_ifconv:11 %zext_ln558_1 = zext i53 %p_Result_14

]]></Node>
<StgValue><ssdm name="zext_ln558_1"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_Result_13" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
if.then45_ifconv:12 %man_V_4 = sub i54 0, i54 %zext_ln558_1

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
if.then45_ifconv:13 %man_V_5 = select i1 %p_Result_13, i54 %man_V_4, i54 %zext_ln558_1

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln570_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then45_ifconv:17 %add_ln570_1 = add i12 %F2_1, i12 4070

]]></Node>
<StgValue><ssdm name="add_ln570_1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln570_1" val="0"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then45_ifconv:18 %sub_ln570_1 = sub i12 26, i12 %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln570_1"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
if.then45_ifconv:19 %sh_amt_1 = select i1 %icmp_ln570_1, i12 %add_ln570_1, i12 %sub_ln570_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then45_ifconv:20 %icmp_ln571_1 = icmp_eq  i12 %F2_1, i12 26

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="48" op_0_bw="54">
<![CDATA[
if.then45_ifconv:21 %trunc_ln572_1 = trunc i54 %man_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln572_1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then45_ifconv:22 %icmp_ln574_1 = icmp_ult  i12 %sh_amt_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="12">
<![CDATA[
if.then45_ifconv:23 %sext_ln575 = sext i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln575"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then45_ifconv:30 %icmp_ln592_1 = icmp_ult  i12 %sh_amt_1, i12 48

]]></Node>
<StgValue><ssdm name="icmp_ln592_1"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="48" op_0_bw="32">
<![CDATA[
if.then45_ifconv:31 %zext_ln593 = zext i32 %sext_ln575

]]></Node>
<StgValue><ssdm name="zext_ln593"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
if.then45_ifconv:32 %shl_ln593_1 = shl i48 %trunc_ln572_1, i48 %zext_ln593

]]></Node>
<StgValue><ssdm name="shl_ln593_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.then45_ifconv:33 %select_ln592_1 = select i1 %icmp_ln592_1, i48 %shl_ln593_1, i48 0

]]></Node>
<StgValue><ssdm name="select_ln592_1"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then45_ifconv:34 %xor_ln560_1 = xor i1 %icmp_ln560_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_1"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then45_ifconv:35 %and_ln571_1 = and i1 %icmp_ln571_1, i1 %xor_ln560_1

]]></Node>
<StgValue><ssdm name="and_ln571_1"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.then45_ifconv:36 %select_ln571_1 = select i1 %and_ln571_1, i48 %trunc_ln572_1, i48 %select_ln592_1

]]></Node>
<StgValue><ssdm name="select_ln571_1"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then45_ifconv:37 %or_ln571_1 = or i1 %icmp_ln560_1, i1 %icmp_ln571_1

]]></Node>
<StgValue><ssdm name="or_ln571_1"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then45_ifconv:38 %xor_ln571_1 = xor i1 %or_ln571_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then45_ifconv:39 %and_ln570_1 = and i1 %icmp_ln570_1, i1 %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln570_1"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1109" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then54_ifconv:30 %add_ln1109 = add i32 %sub_ln1099, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1109"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1109" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="48" op_0_bw="32">
<![CDATA[
if.then54_ifconv:31 %zext_ln1109 = zext i32 %add_ln1109

]]></Node>
<StgValue><ssdm name="zext_ln1109"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1109" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
if.then54_ifconv:32 %lshr_ln1109 = lshr i48 %tmp_V_2, i48 %zext_ln1109

]]></Node>
<StgValue><ssdm name="lshr_ln1109"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1109" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then54_ifconv:33 %sub_ln1110 = sub i32 25, i32 %sub_ln1099

]]></Node>
<StgValue><ssdm name="sub_ln1110"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1109" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="48" op_0_bw="32">
<![CDATA[
if.then54_ifconv:34 %zext_ln1110 = zext i32 %sub_ln1110

]]></Node>
<StgValue><ssdm name="zext_ln1110"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1109" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
if.then54_ifconv:35 %shl_ln1110 = shl i48 %tmp_V_2, i48 %zext_ln1110

]]></Node>
<StgValue><ssdm name="shl_ln1110"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.then54_ifconv:36 %m = select i1 %icmp_ln1109, i48 %lshr_ln1109, i48 %shl_ln1110

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="49" op_0_bw="48">
<![CDATA[
if.then54_ifconv:37 %zext_ln1106 = zext i48 %m

]]></Node>
<StgValue><ssdm name="zext_ln1106"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="49" op_0_bw="2">
<![CDATA[
if.then54_ifconv:38 %zext_ln1116 = zext i2 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
if.then54_ifconv:39 %m_1 = add i49 %zext_ln1106, i49 %zext_ln1116

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="48" op_0_bw="48" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54_ifconv:40 %m_4 = partselect i48 @_ssdm_op_PartSelect.i48.i49.i32.i32, i49 %m_1, i32 1, i32 48

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
if.then54_ifconv:42 %p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %m_1, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="215" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then:2 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %stream_control_in, i8 %tmp_data_V

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then4:2 %write_ln51 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %stream_sigmoid_switch_in, i8 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="12">
<![CDATA[
if.then11:3 %zext_ln57 = zext i12 %trunc_ln186

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then11:4 %write_ln57 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %stream_vector_in_len_in, i16 %zext_ln57

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="12">
<![CDATA[
if.then19:3 %zext_ln63 = zext i12 %trunc_ln186_1

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then19:4 %write_ln63 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %stream_vector_out_len_in, i16 %zext_ln63

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
if.then28:3 %tmp_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 %tmp_last_V_1, i16 %tmp_data_V_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="17">
<![CDATA[
if.then28:4 %zext_ln72 = zext i17 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then28:5 %write_ln72 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %stream_vector_in, i32 %zext_ln72

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln574" val="1"/>
<literal name="and_ln570" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="54" op_0_bw="32">
<![CDATA[
if.then37_ifconv:24 %zext_ln575 = zext i32 %sext_ln570

]]></Node>
<StgValue><ssdm name="zext_ln575"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln574" val="1"/>
<literal name="and_ln570" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
if.then37_ifconv:25 %ashr_ln575 = ashr i54 %man_V_2, i54 %zext_ln575

]]></Node>
<StgValue><ssdm name="ashr_ln575"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln574" val="1"/>
<literal name="and_ln570" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="25" op_0_bw="54">
<![CDATA[
if.then37_ifconv:26 %trunc_ln575 = trunc i54 %ashr_ln575

]]></Node>
<StgValue><ssdm name="trunc_ln575"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln574" val="0"/>
<literal name="and_ln570" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then37_ifconv:27 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_s, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln574" val="0"/>
<literal name="and_ln570" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
if.then37_ifconv:28 %select_ln577 = select i1 %tmp_12, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln577"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="and_ln570" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
if.then37_ifconv:29 %select_ln574 = select i1 %icmp_ln574, i25 %trunc_ln575, i25 %select_ln577

]]></Node>
<StgValue><ssdm name="select_ln574"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
if.then37_ifconv:40 %select_ln570 = select i1 %and_ln570, i25 %select_ln574, i25 %select_ln571

]]></Node>
<StgValue><ssdm name="select_ln570"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
if.then37_ifconv:41 %select_ln560 = select i1 %icmp_ln560, i25 0, i25 %select_ln570

]]></Node>
<StgValue><ssdm name="select_ln560"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="25">
<![CDATA[
if.then37_ifconv:42 %zext_ln79 = zext i25 %select_ln560

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then37_ifconv:43 %write_ln79 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %stream_weight_in, i32 %zext_ln79

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln574_1" val="1"/>
<literal name="and_ln570_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="54" op_0_bw="32">
<![CDATA[
if.then45_ifconv:24 %zext_ln575_1 = zext i32 %sext_ln575

]]></Node>
<StgValue><ssdm name="zext_ln575_1"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln574_1" val="1"/>
<literal name="and_ln570_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
if.then45_ifconv:25 %ashr_ln575_1 = ashr i54 %man_V_5, i54 %zext_ln575_1

]]></Node>
<StgValue><ssdm name="ashr_ln575_1"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln574_1" val="1"/>
<literal name="and_ln570_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="48" op_0_bw="54">
<![CDATA[
if.then45_ifconv:26 %trunc_ln575_1 = trunc i54 %ashr_ln575_1

]]></Node>
<StgValue><ssdm name="trunc_ln575_1"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln574_1" val="0"/>
<literal name="and_ln570_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then45_ifconv:27 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln574_1" val="0"/>
<literal name="and_ln570_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.then45_ifconv:28 %select_ln577_1 = select i1 %tmp_15, i48 281474976710655, i48 0

]]></Node>
<StgValue><ssdm name="select_ln577_1"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="and_ln570_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.then45_ifconv:29 %select_ln574_1 = select i1 %icmp_ln574_1, i48 %trunc_ln575_1, i48 %select_ln577_1

]]></Node>
<StgValue><ssdm name="select_ln574_1"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.then45_ifconv:40 %select_ln570_2 = select i1 %and_ln570_1, i48 %select_ln574_1, i48 %select_ln571_1

]]></Node>
<StgValue><ssdm name="select_ln570_2"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.then45_ifconv:41 %select_ln560_1 = select i1 %icmp_ln560_1, i48 0, i48 %select_ln570_2

]]></Node>
<StgValue><ssdm name="select_ln560_1"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.then45_ifconv:42 %write_ln86 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %stream_bias_in, i48 %select_ln560_1

]]></Node>
<StgValue><ssdm name="write_ln86"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="48">
<![CDATA[
if.then54_ifconv:41 %zext_ln1106_1 = zext i48 %m_4

]]></Node>
<StgValue><ssdm name="zext_ln1106_1"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then54_ifconv:43 %select_ln1098 = select i1 %p_Result_9, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln1098"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then54_ifconv:45 %sub_ln1119 = sub i8 28, i8 %trunc_ln1098

]]></Node>
<StgValue><ssdm name="sub_ln1119"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then54_ifconv:46 %add_ln1124 = add i8 %sub_ln1119, i8 %select_ln1098

]]></Node>
<StgValue><ssdm name="add_ln1124"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
if.then54_ifconv:47 %tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_15, i8 %add_ln1124

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then54_ifconv:48 %p_Result_17 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1106_1, i9 %tmp_8, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="64">
<![CDATA[
if.then54_ifconv:49 %LD_2 = trunc i64 %p_Result_17

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then54_ifconv:50 %select_ln258 = select i1 %icmp_ln1090, i32 0, i32 %LD_2

]]></Node>
<StgValue><ssdm name="select_ln258"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
if.then54_ifconv:51 %write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %axis_vector_out_V_data_V, i4 %axis_vector_out_V_keep_V, i4 %axis_vector_out_V_strb_V, i1 %axis_vector_out_V_last_V, i32 %select_ln258, i4 15, i4 15, i1 %stream_data_h_axis_last

]]></Node>
<StgValue><ssdm name="write_ln258"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="252" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then:2 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %stream_control_in, i8 %tmp_data_V

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
if.then:3 %br_ln46 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then4:2 %write_ln51 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %stream_sigmoid_switch_in, i8 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
if.then4:3 %br_ln52 = br void %if.end7

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then11:4 %write_ln57 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %stream_vector_in_len_in, i16 %zext_ln57

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
if.then11:5 %br_ln58 = br void %if.end15

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then19:4 %write_ln63 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %stream_vector_out_len_in, i16 %zext_ln63

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
if.then19:5 %br_ln64 = br void %if.end24

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then28:5 %write_ln72 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %stream_vector_in, i32 %zext_ln72

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
if.then28:6 %br_ln73 = br void %if.end33

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then37_ifconv:43 %write_ln79 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %stream_weight_in, i32 %zext_ln79

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
if.then37_ifconv:44 %br_ln80 = br void %if.end41

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.then45_ifconv:42 %write_ln86 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %stream_bias_in, i48 %select_ln560_1

]]></Node>
<StgValue><ssdm name="write_ln86"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
if.then45_ifconv:43 %br_ln87 = br void %if.end50

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
if.then54_ifconv:51 %write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %axis_vector_out_V_data_V, i4 %axis_vector_out_V_keep_V, i4 %axis_vector_out_V_strb_V, i1 %axis_vector_out_V_last_V, i32 %select_ln258, i4 15, i4 15, i1 %stream_data_h_axis_last

]]></Node>
<StgValue><ssdm name="write_ln258"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
if.then54_ifconv:52 %br_ln97 = br void %if.end65

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0">
<![CDATA[
if.end65:0 %ret_ln98 = ret

]]></Node>
<StgValue><ssdm name="ret_ln98"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
