--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH 
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X37Y65.C5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.492ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_proc/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y61.DQ      Tcko                  0.447   microblaze_proc/microblaze_0_debug_Debug_Rst
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X37Y65.C5      net (fanout=1)        0.783   microblaze_proc/microblaze_0_debug_Debug_Rst
    SLICE_X37Y65.CLK     Tas                   0.227   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (0.674ns logic, 0.783ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X37Y65.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.816ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      0.816ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_proc/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y61.DQ      Tcko                  0.234   microblaze_proc/microblaze_0_debug_Debug_Rst
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X37Y65.C5      net (fanout=1)        0.427   microblaze_proc/microblaze_0_debug_Debug_Rst
    SLICE_X37Y65.CLK     Tah         (-Th)    -0.155   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.389ns logic, 0.427ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_ddr_reset_resync_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X12Y58.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.551ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      3.551ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp451.IMUX.8
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X12Y58.CLK     net (fanout=2416)     1.179   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.551ns (-2.312ns logic, 5.863ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X12Y58.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.551ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      3.551ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp451.IMUX.8
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X12Y58.CLK     net (fanout=2416)     1.179   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.551ns (-2.312ns logic, 5.863ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X12Y58.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.551ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      3.551ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp451.IMUX.8
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X12Y58.CLK     net (fanout=2416)     1.179   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.551ns (-2.312ns logic, 5.863ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X26Y42.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.454ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      3.454ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp451.IMUX.8
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X26Y42.CLK     net (fanout=2416)     1.082   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (-2.312ns logic, 5.766ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X26Y42.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.454ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      3.454ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp451.IMUX.8
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X26Y42.CLK     net (fanout=2416)     1.082   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (-2.312ns logic, 5.766ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X26Y42.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.454ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      3.454ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp451.IMUX.8
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X26Y42.CLK     net (fanout=2416)     1.082   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (-2.312ns logic, 5.766ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_sync_axi_intc_0_path" TIG;

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X41Y27.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.749ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      3.945ns (Levels of Logic = 1)
  Clock Path Skew:      -1.497ns (1.984 - 3.481)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.179ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y25.AQ      Tcko                  0.408   microblaze_proc/axi4lite_0_M_ARESETN<9>
                                                       microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X38Y18.D3      net (fanout=32)       1.847   microblaze_proc/axi4lite_0_M_ARESETN<8>
    SLICE_X38Y18.DMUX    Tilo                  0.261   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X41Y27.SR      net (fanout=3)        1.162   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X41Y27.CLK     Trck                  0.267   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (0.936ns logic, 3.009ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.283ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      2.500ns (Levels of Logic = 1)
  Clock Path Skew:      -1.476ns (1.984 - 3.460)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.179ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y18.DQ      Tcko                  0.447   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X38Y18.D5      net (fanout=1)        0.363   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X38Y18.DMUX    Tilo                  0.261   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X41Y27.SR      net (fanout=3)        1.162   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X41Y27.CLK     Trck                  0.267   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      2.500ns (0.975ns logic, 1.525ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X41Y27.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.295ns (data path)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      3.295ns (Levels of Logic = 1)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y43.CQ      Tcko                  0.391   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I
    SLICE_X45Y36.C1      net (fanout=6)        1.505   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I
    SLICE_X45Y36.C       Tilo                  0.259   microblaze_proc/axi_pwm_0/axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_2
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1
    SLICE_X41Y27.CLK     net (fanout=1)        1.140   microblaze_proc/debug_module_Interrupt
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (0.650ns logic, 2.645ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.696ns (data path)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      2.696ns (Levels of Logic = 1)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y42.AQ      Tcko                  0.391   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I
    SLICE_X45Y36.C4      net (fanout=6)        0.906   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I
    SLICE_X45Y36.C       Tilo                  0.259   microblaze_proc/axi_pwm_0/axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_2
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1
    SLICE_X41Y27.CLK     net (fanout=1)        1.140   microblaze_proc/debug_module_Interrupt
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (0.650ns logic, 2.046ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.115ns (data path)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      2.115ns (Levels of Logic = 1)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.AQ      Tcko                  0.391   microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.tx_Buffer_Empty_Pre
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE
    SLICE_X45Y36.C5      net (fanout=1)        0.325   microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.tx_Buffer_Empty_Pre
    SLICE_X45Y36.C       Tilo                  0.259   microblaze_proc/axi_pwm_0/axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_2
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1
    SLICE_X41Y27.CLK     net (fanout=1)        1.140   microblaze_proc/debug_module_Interrupt
    -------------------------------------------------  ---------------------------
    Total                                      2.115ns (0.650ns logic, 1.465ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_sync_axi_intc_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X41Y27.SR), 2 paths
--------------------------------------------------------------------------------
Delay (hold path):      1.313ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      1.394ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (2.050 - 1.969)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y18.DQ      Tcko                  0.234   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X38Y18.D5      net (fanout=1)        0.203   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X38Y18.DMUX    Tilo                  0.191   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X41Y27.SR      net (fanout=3)        0.620   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X41Y27.CLK     Tremck      (-Th)    -0.146   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      1.394ns (0.571ns logic, 0.823ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      2.223ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      2.283ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (2.050 - 1.990)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y25.AQ      Tcko                  0.200   microblaze_proc/axi4lite_0_M_ARESETN<9>
                                                       microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X38Y18.D3      net (fanout=32)       1.126   microblaze_proc/axi4lite_0_M_ARESETN<8>
    SLICE_X38Y18.DMUX    Tilo                  0.191   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X41Y27.SR      net (fanout=3)        0.620   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X41Y27.CLK     Tremck      (-Th)    -0.146   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (0.537ns logic, 1.746ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_intr_sync_p1_axi_intc_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (SLICE_X43Y26.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.042ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (FF)
  Data Path Delay:      0.878ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (3.438 - 3.295)
  Source Clock:         microblaze_proc/debug_module_Interrupt rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.179ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y27.AQ      Tcko                  0.391   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X43Y26.AX      net (fanout=1)        0.424   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X43Y26.CLK     Tdick                 0.063   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.878ns (0.454ns logic, 0.424ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_intr_sync_p1_axi_intc_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (SLICE_X43Y26.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.714ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (FF)
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      1.198ns (2.349 - 1.151)
  Source Clock:         microblaze_proc/debug_module_Interrupt rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y27.AQ      Tcko                  0.198   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X43Y26.AX      net (fanout=1)        0.227   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X43Y26.CLK     Tckdi       (-Th)    -0.059   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.257ns logic, 0.227ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_MB_AXI_FP_axi_intc_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_MB_FP_axi_intc_0_path" TIG;

 965513 paths analyzed, 35347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_11 (SLICE_X46Y74.CE), 248 paths
--------------------------------------------------------------------------------
Delay (setup path):     15.274ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_11 (FF)
  Data Path Delay:      15.183ns (Levels of Logic = 5)
  Clock Path Skew:      0.036ns (0.415 - 0.379)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y48.DQ      Tcko                  0.408   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X25Y41.A5      net (fanout=7)        1.208   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X25Y41.A       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[31].Wb_Mux_I1/Data_Bits<5>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11
    SLICE_X36Y44.B5      net (fanout=8)        1.678   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1
    SLICE_X36Y44.B       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1
    SLICE_X36Y44.C6      net (fanout=3)        0.233   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11
    SLICE_X36Y44.C       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F
    SLICE_X16Y34.D5      net (fanout=3)        1.964   microblaze_proc/microblaze_0/N484
    SLICE_X16Y34.COUT    Topcyd                0.260   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X16Y35.BMUX    Tcinb                 0.222   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X46Y74.CE      net (fanout=274)      8.207   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X46Y74.CLK     Tceck                 0.331   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1<8>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_11
    -------------------------------------------------  ---------------------------
    Total                                     15.183ns (1.890ns logic, 13.293ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     15.133ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_11 (FF)
  Data Path Delay:      15.059ns (Levels of Logic = 5)
  Clock Path Skew:      0.053ns (0.502 - 0.449)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y40.BQ      Tcko                  0.408   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i
    SLICE_X25Y41.A3      net (fanout=7)        1.084   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i
    SLICE_X25Y41.A       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[31].Wb_Mux_I1/Data_Bits<5>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11
    SLICE_X36Y44.B5      net (fanout=8)        1.678   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1
    SLICE_X36Y44.B       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1
    SLICE_X36Y44.C6      net (fanout=3)        0.233   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11
    SLICE_X36Y44.C       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F
    SLICE_X16Y34.D5      net (fanout=3)        1.964   microblaze_proc/microblaze_0/N484
    SLICE_X16Y34.COUT    Topcyd                0.260   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X16Y35.BMUX    Tcinb                 0.222   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X46Y74.CE      net (fanout=274)      8.207   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X46Y74.CLK     Tceck                 0.331   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1<8>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_11
    -------------------------------------------------  ---------------------------
    Total                                     15.059ns (1.890ns logic, 13.169ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.888ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_11 (FF)
  Data Path Delay:      14.603ns (Levels of Logic = 5)
  Clock Path Skew:      -0.158ns (0.502 - 0.660)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.CMUX     Tshcko                0.455   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n01662
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0
    SLICE_X4Y40.D2       net (fanout=6)        1.239   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot<0>
    SLICE_X4Y40.DMUX     Tilo                  0.251   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt<1>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1
    SLICE_X6Y30.A6       net (fanout=67)       1.853   microblaze_proc/axi_ddr_S_RVALID<0>
    SLICE_X6Y30.A        Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1
    SLICE_X16Y33.B1      net (fanout=10)       1.385   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle
    SLICE_X16Y33.COUT    Topcyb                0.375   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dcache_valid_read_data<7>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I
    SLICE_X16Y34.CIN     net (fanout=33)       0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I/O
    SLICE_X16Y34.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X16Y35.BMUX    Tcinb                 0.222   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X46Y74.CE      net (fanout=274)      8.207   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X46Y74.CLK     Tceck                 0.331   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1<8>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_11
    -------------------------------------------------  ---------------------------
    Total                                     14.603ns (1.913ns logic, 12.690ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_9 (SLICE_X46Y74.CE), 248 paths
--------------------------------------------------------------------------------
Delay (setup path):     15.238ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_9 (FF)
  Data Path Delay:      15.147ns (Levels of Logic = 5)
  Clock Path Skew:      0.036ns (0.415 - 0.379)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y48.DQ      Tcko                  0.408   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X25Y41.A5      net (fanout=7)        1.208   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X25Y41.A       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[31].Wb_Mux_I1/Data_Bits<5>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11
    SLICE_X36Y44.B5      net (fanout=8)        1.678   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1
    SLICE_X36Y44.B       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1
    SLICE_X36Y44.C6      net (fanout=3)        0.233   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11
    SLICE_X36Y44.C       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F
    SLICE_X16Y34.D5      net (fanout=3)        1.964   microblaze_proc/microblaze_0/N484
    SLICE_X16Y34.COUT    Topcyd                0.260   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X16Y35.BMUX    Tcinb                 0.222   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X46Y74.CE      net (fanout=274)      8.207   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X46Y74.CLK     Tceck                 0.295   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1<8>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_9
    -------------------------------------------------  ---------------------------
    Total                                     15.147ns (1.854ns logic, 13.293ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     15.097ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_9 (FF)
  Data Path Delay:      15.023ns (Levels of Logic = 5)
  Clock Path Skew:      0.053ns (0.502 - 0.449)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y40.BQ      Tcko                  0.408   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i
    SLICE_X25Y41.A3      net (fanout=7)        1.084   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i
    SLICE_X25Y41.A       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[31].Wb_Mux_I1/Data_Bits<5>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11
    SLICE_X36Y44.B5      net (fanout=8)        1.678   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1
    SLICE_X36Y44.B       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1
    SLICE_X36Y44.C6      net (fanout=3)        0.233   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11
    SLICE_X36Y44.C       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F
    SLICE_X16Y34.D5      net (fanout=3)        1.964   microblaze_proc/microblaze_0/N484
    SLICE_X16Y34.COUT    Topcyd                0.260   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X16Y35.BMUX    Tcinb                 0.222   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X46Y74.CE      net (fanout=274)      8.207   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X46Y74.CLK     Tceck                 0.295   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1<8>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_9
    -------------------------------------------------  ---------------------------
    Total                                     15.023ns (1.854ns logic, 13.169ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.852ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_9 (FF)
  Data Path Delay:      14.567ns (Levels of Logic = 5)
  Clock Path Skew:      -0.158ns (0.502 - 0.660)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.CMUX     Tshcko                0.455   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n01662
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0
    SLICE_X4Y40.D2       net (fanout=6)        1.239   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot<0>
    SLICE_X4Y40.DMUX     Tilo                  0.251   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt<1>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1
    SLICE_X6Y30.A6       net (fanout=67)       1.853   microblaze_proc/axi_ddr_S_RVALID<0>
    SLICE_X6Y30.A        Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1
    SLICE_X16Y33.B1      net (fanout=10)       1.385   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle
    SLICE_X16Y33.COUT    Topcyb                0.375   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dcache_valid_read_data<7>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I
    SLICE_X16Y34.CIN     net (fanout=33)       0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I/O
    SLICE_X16Y34.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X16Y35.BMUX    Tcinb                 0.222   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X46Y74.CE      net (fanout=274)      8.207   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X46Y74.CLK     Tceck                 0.295   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1<8>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_9
    -------------------------------------------------  ---------------------------
    Total                                     14.567ns (1.877ns logic, 12.690ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_8 (SLICE_X46Y74.CE), 248 paths
--------------------------------------------------------------------------------
Delay (setup path):     15.234ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_8 (FF)
  Data Path Delay:      15.143ns (Levels of Logic = 5)
  Clock Path Skew:      0.036ns (0.415 - 0.379)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y48.DQ      Tcko                  0.408   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X25Y41.A5      net (fanout=7)        1.208   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X25Y41.A       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[31].Wb_Mux_I1/Data_Bits<5>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11
    SLICE_X36Y44.B5      net (fanout=8)        1.678   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1
    SLICE_X36Y44.B       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1
    SLICE_X36Y44.C6      net (fanout=3)        0.233   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11
    SLICE_X36Y44.C       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F
    SLICE_X16Y34.D5      net (fanout=3)        1.964   microblaze_proc/microblaze_0/N484
    SLICE_X16Y34.COUT    Topcyd                0.260   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X16Y35.BMUX    Tcinb                 0.222   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X46Y74.CE      net (fanout=274)      8.207   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X46Y74.CLK     Tceck                 0.291   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1<8>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_8
    -------------------------------------------------  ---------------------------
    Total                                     15.143ns (1.850ns logic, 13.293ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     15.093ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_8 (FF)
  Data Path Delay:      15.019ns (Levels of Logic = 5)
  Clock Path Skew:      0.053ns (0.502 - 0.449)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y40.BQ      Tcko                  0.408   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i
    SLICE_X25Y41.A3      net (fanout=7)        1.084   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i
    SLICE_X25Y41.A       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[31].Wb_Mux_I1/Data_Bits<5>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11
    SLICE_X36Y44.B5      net (fanout=8)        1.678   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1
    SLICE_X36Y44.B       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1
    SLICE_X36Y44.C6      net (fanout=3)        0.233   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11
    SLICE_X36Y44.C       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F
    SLICE_X16Y34.D5      net (fanout=3)        1.964   microblaze_proc/microblaze_0/N484
    SLICE_X16Y34.COUT    Topcyd                0.260   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X16Y35.BMUX    Tcinb                 0.222   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X46Y74.CE      net (fanout=274)      8.207   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X46Y74.CLK     Tceck                 0.291   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1<8>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_8
    -------------------------------------------------  ---------------------------
    Total                                     15.019ns (1.850ns logic, 13.169ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.848ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_8 (FF)
  Data Path Delay:      14.563ns (Levels of Logic = 5)
  Clock Path Skew:      -0.158ns (0.502 - 0.660)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.CMUX     Tshcko                0.455   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n01662
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0
    SLICE_X4Y40.D2       net (fanout=6)        1.239   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot<0>
    SLICE_X4Y40.DMUX     Tilo                  0.251   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt<1>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1
    SLICE_X6Y30.A6       net (fanout=67)       1.853   microblaze_proc/axi_ddr_S_RVALID<0>
    SLICE_X6Y30.A        Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1
    SLICE_X16Y33.B1      net (fanout=10)       1.385   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle
    SLICE_X16Y33.COUT    Topcyb                0.375   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dcache_valid_read_data<7>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I
    SLICE_X16Y34.CIN     net (fanout=33)       0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I/O
    SLICE_X16Y34.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X16Y35.BMUX    Tcinb                 0.222   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X46Y74.CE      net (fanout=274)      8.207   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X46Y74.CLK     Tceck                 0.291   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1<8>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_1_8
    -------------------------------------------------  ---------------------------
    Total                                     14.563ns (1.873ns logic, 12.690ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_MB_FP_axi_intc_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wready_r (SLICE_X0Y36.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.403ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_1 (FF)
  Destination:          microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wready_r (FF)
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_1 to microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wready_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y36.AQ       Tcko                  0.198   microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1<4>
                                                       microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_1
    SLICE_X0Y36.B6       net (fanout=1)        0.017   microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1<1>
    SLICE_X0Y36.CLK      Tah         (-Th)    -0.190   microblaze_proc/axi_ddr_M_WREADY
                                                       microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_afull_ns_w_trans_cnt_full_AND_132_o
                                                       microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wready_r
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.388ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/WB_FPU_Result_0 (SLICE_X34Y62.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.410ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5 (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/WB_FPU_Result_0 (FF)
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.046 - 0.044)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5 to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/WB_FPU_Result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y62.AQ      Tcko                  0.198   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5
    SLICE_X34Y62.B6      net (fanout=1)        0.017   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5
    SLICE_X34Y62.CLK     Tah         (-Th)    -0.197   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[0].Wb_Mux_I1/Data_Bits<3>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/WB_FPU_Result_0_glue_set
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/WB_FPU_Result_0
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.395ns logic, 0.017ns route)
                                                       (95.9% logic, 4.1% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/rx_crc (SLICE_X5Y12.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.434ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/rx_crc (FF)
  Destination:          microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/rx_crc (FF)
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/rx_crc to microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/rx_crc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.DQ       Tcko                  0.198   microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/rx_crc
                                                       microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/rx_crc
    SLICE_X5Y12.D6       net (fanout=12)       0.021   microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/rx_crc
    SLICE_X5Y12.CLK      Tah         (-Th)    -0.215   microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/rx_crc
                                                       microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/rx_crc_rstpot
                                                       microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/rx_crc
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (SLICE_X8Y39.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.795ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      2.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.125ns (0.577 - 0.452)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.AQ      Tcko                  0.408   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X8Y39.AX       net (fanout=3)        2.249   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X8Y39.CLK      Tdick                 0.136   microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
                                                       microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (0.544ns logic, 2.249ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (SLICE_X8Y39.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.494ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      1.651ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.301 - 0.144)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.AQ      Tcko                  0.200   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X8Y39.AX       net (fanout=3)        1.403   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X8Y39.CLK      Tckdi       (-Th)    -0.048   microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
                                                       microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.651ns (0.248ns logic, 1.403ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X35Y48.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.583ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.452ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.262 - 0.266)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.AQ      Tcko                  0.408   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X35Y48.SR      net (fanout=3)        0.665   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X35Y48.CLK     Tsrck                 0.379   microblaze_proc/microblaze_0_dlmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.787ns logic, 0.665ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X35Y48.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.608ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      0.622ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.096 - 0.082)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.AQ      Tcko                  0.200   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X35Y48.SR      net (fanout=3)        0.383   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X35Y48.CLK     Tcksr       (-Th)    -0.039   microblaze_proc/microblaze_0_dlmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.239ns logic, 0.383ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X41Y40.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.226ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      2.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.459 - 0.452)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.AQ      Tcko                  0.408   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X41Y40.SR      net (fanout=3)        1.319   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X41Y40.CLK     Tsrck                 0.379   microblaze_proc/microblaze_0_ilmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.106ns (0.787ns logic, 1.319ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X41Y40.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.943ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      0.982ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.183 - 0.144)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.AQ      Tcko                  0.200   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X41Y40.SR      net (fanout=3)        0.743   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X41Y40.CLK     Tcksr       (-Th)    -0.039   microblaze_proc/microblaze_0_ilmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.239ns logic, 0.743ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_clk         |   15.274|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 965530 paths, 0 nets, and 44744 connections

Design statistics:
No global statistics to report.

Analysis completed Wed Mar 20 15:11:59 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5074 MB



