

================================================================
== Vitis HLS Report for 'init_block_AB_proc'
================================================================
* Date:           Mon Sep  4 10:09:24 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.680 us|  0.680 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_init_block_AB_proc_Pipeline_init_block_AB_fu_100  |init_block_AB_proc_Pipeline_init_block_AB  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      10|    169|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    128|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      20|    299|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+
    |grp_init_block_AB_proc_Pipeline_init_block_AB_fu_100  |init_block_AB_proc_Pipeline_init_block_AB  |        0|   0|  10|  169|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+
    |Total                                                 |                                           |        0|   0|  10|  169|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |block_A_loader_01_write  |   9|          2|    1|          2|
    |block_A_loader_12_write  |   9|          2|    1|          2|
    |block_A_loader_23_write  |   9|          2|    1|          2|
    |block_A_loader_34_write  |   9|          2|    1|          2|
    |block_B_loader_05_write  |   9|          2|    1|          2|
    |block_B_loader_16_write  |   9|          2|    1|          2|
    |block_B_loader_27_write  |   9|          2|    1|          2|
    |block_B_loader_38_write  |   9|          2|    1|          2|
    |ii_c_blk_n               |   9|          2|    1|          2|
    |jj_c_blk_n               |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 128|         28|   13|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                               | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                          |  3|   0|    3|          0|
    |ap_done_reg                                                        |  1|   0|    1|          0|
    |grp_init_block_AB_proc_Pipeline_init_block_AB_fu_100_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                     |  1|   0|    1|          0|
    |tmp_reg_164                                                        |  2|   0|    8|          6|
    |tmp_s_reg_169                                                      |  2|   0|    8|          6|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                              | 10|   0|   22|         12|
    +-------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  init_block_AB_proc|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  init_block_AB_proc|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  init_block_AB_proc|  return value|
|start_full_n                      |   in|    1|  ap_ctrl_hs|  init_block_AB_proc|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  init_block_AB_proc|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  init_block_AB_proc|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  init_block_AB_proc|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  init_block_AB_proc|  return value|
|start_out                         |  out|    1|  ap_ctrl_hs|  init_block_AB_proc|  return value|
|start_write                       |  out|    1|  ap_ctrl_hs|  init_block_AB_proc|  return value|
|A_0_address0                      |  out|    8|   ap_memory|                 A_0|         array|
|A_0_ce0                           |  out|    1|   ap_memory|                 A_0|         array|
|A_0_q0                            |   in|   32|   ap_memory|                 A_0|         array|
|ii                                |   in|    2|     ap_none|                  ii|        scalar|
|block_A_loader_01_din             |  out|   32|     ap_fifo|   block_A_loader_01|       pointer|
|block_A_loader_01_num_data_valid  |   in|    2|     ap_fifo|   block_A_loader_01|       pointer|
|block_A_loader_01_fifo_cap        |   in|    2|     ap_fifo|   block_A_loader_01|       pointer|
|block_A_loader_01_full_n          |   in|    1|     ap_fifo|   block_A_loader_01|       pointer|
|block_A_loader_01_write           |  out|    1|     ap_fifo|   block_A_loader_01|       pointer|
|A_1_address0                      |  out|    8|   ap_memory|                 A_1|         array|
|A_1_ce0                           |  out|    1|   ap_memory|                 A_1|         array|
|A_1_q0                            |   in|   32|   ap_memory|                 A_1|         array|
|block_A_loader_12_din             |  out|   32|     ap_fifo|   block_A_loader_12|       pointer|
|block_A_loader_12_num_data_valid  |   in|    2|     ap_fifo|   block_A_loader_12|       pointer|
|block_A_loader_12_fifo_cap        |   in|    2|     ap_fifo|   block_A_loader_12|       pointer|
|block_A_loader_12_full_n          |   in|    1|     ap_fifo|   block_A_loader_12|       pointer|
|block_A_loader_12_write           |  out|    1|     ap_fifo|   block_A_loader_12|       pointer|
|A_2_address0                      |  out|    8|   ap_memory|                 A_2|         array|
|A_2_ce0                           |  out|    1|   ap_memory|                 A_2|         array|
|A_2_q0                            |   in|   32|   ap_memory|                 A_2|         array|
|block_A_loader_23_din             |  out|   32|     ap_fifo|   block_A_loader_23|       pointer|
|block_A_loader_23_num_data_valid  |   in|    2|     ap_fifo|   block_A_loader_23|       pointer|
|block_A_loader_23_fifo_cap        |   in|    2|     ap_fifo|   block_A_loader_23|       pointer|
|block_A_loader_23_full_n          |   in|    1|     ap_fifo|   block_A_loader_23|       pointer|
|block_A_loader_23_write           |  out|    1|     ap_fifo|   block_A_loader_23|       pointer|
|A_3_address0                      |  out|    8|   ap_memory|                 A_3|         array|
|A_3_ce0                           |  out|    1|   ap_memory|                 A_3|         array|
|A_3_q0                            |   in|   32|   ap_memory|                 A_3|         array|
|block_A_loader_34_din             |  out|   32|     ap_fifo|   block_A_loader_34|       pointer|
|block_A_loader_34_num_data_valid  |   in|    2|     ap_fifo|   block_A_loader_34|       pointer|
|block_A_loader_34_fifo_cap        |   in|    2|     ap_fifo|   block_A_loader_34|       pointer|
|block_A_loader_34_full_n          |   in|    1|     ap_fifo|   block_A_loader_34|       pointer|
|block_A_loader_34_write           |  out|    1|     ap_fifo|   block_A_loader_34|       pointer|
|B_0_address0                      |  out|    8|   ap_memory|                 B_0|         array|
|B_0_ce0                           |  out|    1|   ap_memory|                 B_0|         array|
|B_0_q0                            |   in|   32|   ap_memory|                 B_0|         array|
|jj                                |   in|    2|     ap_none|                  jj|        scalar|
|block_B_loader_05_din             |  out|   32|     ap_fifo|   block_B_loader_05|       pointer|
|block_B_loader_05_num_data_valid  |   in|    2|     ap_fifo|   block_B_loader_05|       pointer|
|block_B_loader_05_fifo_cap        |   in|    2|     ap_fifo|   block_B_loader_05|       pointer|
|block_B_loader_05_full_n          |   in|    1|     ap_fifo|   block_B_loader_05|       pointer|
|block_B_loader_05_write           |  out|    1|     ap_fifo|   block_B_loader_05|       pointer|
|B_1_address0                      |  out|    8|   ap_memory|                 B_1|         array|
|B_1_ce0                           |  out|    1|   ap_memory|                 B_1|         array|
|B_1_q0                            |   in|   32|   ap_memory|                 B_1|         array|
|block_B_loader_16_din             |  out|   32|     ap_fifo|   block_B_loader_16|       pointer|
|block_B_loader_16_num_data_valid  |   in|    2|     ap_fifo|   block_B_loader_16|       pointer|
|block_B_loader_16_fifo_cap        |   in|    2|     ap_fifo|   block_B_loader_16|       pointer|
|block_B_loader_16_full_n          |   in|    1|     ap_fifo|   block_B_loader_16|       pointer|
|block_B_loader_16_write           |  out|    1|     ap_fifo|   block_B_loader_16|       pointer|
|B_2_address0                      |  out|    8|   ap_memory|                 B_2|         array|
|B_2_ce0                           |  out|    1|   ap_memory|                 B_2|         array|
|B_2_q0                            |   in|   32|   ap_memory|                 B_2|         array|
|block_B_loader_27_din             |  out|   32|     ap_fifo|   block_B_loader_27|       pointer|
|block_B_loader_27_num_data_valid  |   in|    2|     ap_fifo|   block_B_loader_27|       pointer|
|block_B_loader_27_fifo_cap        |   in|    2|     ap_fifo|   block_B_loader_27|       pointer|
|block_B_loader_27_full_n          |   in|    1|     ap_fifo|   block_B_loader_27|       pointer|
|block_B_loader_27_write           |  out|    1|     ap_fifo|   block_B_loader_27|       pointer|
|B_3_address0                      |  out|    8|   ap_memory|                 B_3|         array|
|B_3_ce0                           |  out|    1|   ap_memory|                 B_3|         array|
|B_3_q0                            |   in|   32|   ap_memory|                 B_3|         array|
|block_B_loader_38_din             |  out|   32|     ap_fifo|   block_B_loader_38|       pointer|
|block_B_loader_38_num_data_valid  |   in|    2|     ap_fifo|   block_B_loader_38|       pointer|
|block_B_loader_38_fifo_cap        |   in|    2|     ap_fifo|   block_B_loader_38|       pointer|
|block_B_loader_38_full_n          |   in|    1|     ap_fifo|   block_B_loader_38|       pointer|
|block_B_loader_38_write           |  out|    1|     ap_fifo|   block_B_loader_38|       pointer|
|ii_c_din                          |  out|    2|     ap_fifo|                ii_c|       pointer|
|ii_c_num_data_valid               |   in|    3|     ap_fifo|                ii_c|       pointer|
|ii_c_fifo_cap                     |   in|    3|     ap_fifo|                ii_c|       pointer|
|ii_c_full_n                       |   in|    1|     ap_fifo|                ii_c|       pointer|
|ii_c_write                        |  out|    1|     ap_fifo|                ii_c|       pointer|
|jj_c_din                          |  out|    2|     ap_fifo|                jj_c|       pointer|
|jj_c_num_data_valid               |   in|    3|     ap_fifo|                jj_c|       pointer|
|jj_c_fifo_cap                     |   in|    3|     ap_fifo|                jj_c|       pointer|
|jj_c_full_n                       |   in|    1|     ap_fifo|                jj_c|       pointer|
|jj_c_write                        |  out|    1|     ap_fifo|                jj_c|       pointer|
+----------------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%jj_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %jj"   --->   Operation 4 'read' 'jj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ii"   --->   Operation 5 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i2P0A, i2 %jj_c, i2 %jj_read"   --->   Operation 6 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i2P0A, i2 %ii_c, i2 %ii_read"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %ii_read, i6 0" [gemm_systolic_array.cpp:74]   --->   Operation 8 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %jj_read, i6 0" [gemm_systolic_array.cpp:77]   --->   Operation 9 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 10 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (5.16ns)   --->   "%call_ln74 = call void @init_block_AB_proc_Pipeline_init_block_AB, i8 %tmp, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3, i8 %tmp_s, i32 %B_0, i32 %B_1, i32 %B_2, i32 %B_3, i32 %block_A_loader_01, i32 %block_A_loader_12, i32 %block_A_loader_23, i32 %block_A_loader_34, i32 %block_B_loader_05, i32 %block_B_loader_16, i32 %block_B_loader_27, i32 %block_B_loader_38" [gemm_systolic_array.cpp:74]   --->   Operation 11 'call' 'call_ln74' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %jj_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_38, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_27, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_16, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_05, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_34, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_23, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_12, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_01, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln74 = call void @init_block_AB_proc_Pipeline_init_block_AB, i8 %tmp, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3, i8 %tmp_s, i32 %B_0, i32 %B_1, i32 %B_2, i32 %B_3, i32 %block_A_loader_01, i32 %block_A_loader_12, i32 %block_A_loader_23, i32 %block_A_loader_34, i32 %block_B_loader_05, i32 %block_B_loader_16, i32 %block_B_loader_27, i32 %block_B_loader_38" [gemm_systolic_array.cpp:74]   --->   Operation 22 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ii]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_A_loader_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ jj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_B_loader_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ii_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ jj_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj_read           (read          ) [ 0010]
ii_read           (read          ) [ 0010]
write_ln0         (write         ) [ 0000]
write_ln0         (write         ) [ 0000]
tmp               (bitconcatenate) [ 0001]
tmp_s             (bitconcatenate) [ 0001]
empty             (wait          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln74         (call          ) [ 0000]
ret_ln0           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ii">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="block_A_loader_01">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_01"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="block_A_loader_12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="block_A_loader_23">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_23"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="block_A_loader_34">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_34"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="jj">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="block_B_loader_05">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_05"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="block_B_loader_16">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="block_B_loader_27">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_27"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="B_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="block_B_loader_38">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_38"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ii_c">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="jj_c">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_block_AB_proc_Pipeline_init_block_AB"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="jj_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="2" slack="0"/>
<pin id="75" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="ii_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="0" index="1" bw="2" slack="0"/>
<pin id="81" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="2" slack="0"/>
<pin id="87" dir="0" index="2" bw="2" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="2" slack="0"/>
<pin id="95" dir="0" index="2" bw="2" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_init_block_AB_proc_Pipeline_init_block_AB_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="0" index="3" bw="32" slack="0"/>
<pin id="105" dir="0" index="4" bw="32" slack="0"/>
<pin id="106" dir="0" index="5" bw="32" slack="0"/>
<pin id="107" dir="0" index="6" bw="8" slack="0"/>
<pin id="108" dir="0" index="7" bw="32" slack="0"/>
<pin id="109" dir="0" index="8" bw="32" slack="0"/>
<pin id="110" dir="0" index="9" bw="32" slack="0"/>
<pin id="111" dir="0" index="10" bw="32" slack="0"/>
<pin id="112" dir="0" index="11" bw="32" slack="0"/>
<pin id="113" dir="0" index="12" bw="32" slack="0"/>
<pin id="114" dir="0" index="13" bw="32" slack="0"/>
<pin id="115" dir="0" index="14" bw="32" slack="0"/>
<pin id="116" dir="0" index="15" bw="32" slack="0"/>
<pin id="117" dir="0" index="16" bw="32" slack="0"/>
<pin id="118" dir="0" index="17" bw="32" slack="0"/>
<pin id="119" dir="0" index="18" bw="32" slack="0"/>
<pin id="120" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="1"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_s_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="1"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="jj_read_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="1"/>
<pin id="156" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="jj_read "/>
</bind>
</comp>

<comp id="159" class="1005" name="ii_read_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="1"/>
<pin id="161" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ii_read "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="1"/>
<pin id="166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_s_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="1"/>
<pin id="171" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="40" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="38" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="72" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="78" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="100" pin=8"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="100" pin=9"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="100" pin=10"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="100" pin=11"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="100" pin=12"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="100" pin=13"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="100" pin=14"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="100" pin=15"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="100" pin=16"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="100" pin=17"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="100" pin=18"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="100" pin=6"/></net>

<net id="157"><net_src comp="72" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="78" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="167"><net_src comp="138" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="172"><net_src comp="146" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="100" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_0 | {}
	Port: block_A_loader_01 | {2 3 }
	Port: A_1 | {}
	Port: block_A_loader_12 | {2 3 }
	Port: A_2 | {}
	Port: block_A_loader_23 | {2 3 }
	Port: A_3 | {}
	Port: block_A_loader_34 | {2 3 }
	Port: B_0 | {}
	Port: block_B_loader_05 | {2 3 }
	Port: B_1 | {}
	Port: block_B_loader_16 | {2 3 }
	Port: B_2 | {}
	Port: block_B_loader_27 | {2 3 }
	Port: B_3 | {}
	Port: block_B_loader_38 | {2 3 }
	Port: ii_c | {1 }
	Port: jj_c | {1 }
 - Input state : 
	Port: init_block_AB_proc : A_0 | {2 3 }
	Port: init_block_AB_proc : ii | {1 }
	Port: init_block_AB_proc : A_1 | {2 3 }
	Port: init_block_AB_proc : A_2 | {2 3 }
	Port: init_block_AB_proc : A_3 | {2 3 }
	Port: init_block_AB_proc : B_0 | {2 3 }
	Port: init_block_AB_proc : jj | {1 }
	Port: init_block_AB_proc : B_1 | {2 3 }
	Port: init_block_AB_proc : B_2 | {2 3 }
	Port: init_block_AB_proc : B_3 | {2 3 }
  - Chain level:
	State 1
	State 2
		call_ln74 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|
| Operation|                    Functional Unit                   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|
|   call   | grp_init_block_AB_proc_Pipeline_init_block_AB_fu_100 |  12.704 |    71   |   126   |
|----------|------------------------------------------------------|---------|---------|---------|
|   read   |                  jj_read_read_fu_72                  |    0    |    0    |    0    |
|          |                  ii_read_read_fu_78                  |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|   write  |                 write_ln0_write_fu_84                |    0    |    0    |    0    |
|          |                 write_ln0_write_fu_92                |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                      tmp_fu_138                      |    0    |    0    |    0    |
|          |                     tmp_s_fu_146                     |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|   Total  |                                                      |  12.704 |    71   |   126   |
|----------|------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|ii_read_reg_159|    2   |
|jj_read_reg_154|    2   |
|  tmp_reg_164  |    8   |
| tmp_s_reg_169 |    8   |
+---------------+--------+
|     Total     |   20   |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_init_block_AB_proc_Pipeline_init_block_AB_fu_100 |  p1  |   2  |   8  |   16   ||    9    |
| grp_init_block_AB_proc_Pipeline_init_block_AB_fu_100 |  p6  |   2  |   8  |   16   ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                        |      |      |      |   32   ||  3.176  ||    18   |
|------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   12   |   71   |   126  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   20   |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |   91   |   144  |
+-----------+--------+--------+--------+
