#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x555daf5de3b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555daf616730 .scope module, "async_fifo_fwft" "async_fifo_fwft" 3 12;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /OUTPUT 1 "full";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "has_data";
    .port_info 9 /OUTPUT 8 "rd_data";
P_0x555daf6170d0 .param/l "ADDR_WIDTH" 0 3 14, +C4<00000000000000000000000000001100>;
P_0x555daf617110 .param/l "DATA_WIDTH" 0 3 13, +C4<00000000000000000000000000001000>;
P_0x555daf617150 .param/l "RESERVE" 0 3 15, C4<000000000000>;
L_0x555daf65baa0 .functor NOT 1, v0x555daf648d30_0, C4<0>, C4<0>, C4<0>;
L_0x555daf65bb10 .functor AND 1, L_0x555daf64a300, L_0x555daf65baa0, C4<1>, C4<1>;
o0x7f0753850248 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555daf65bbd0 .functor AND 1, L_0x555daf64a300, o0x7f0753850248, C4<1>, C4<1>;
L_0x555daf65bcd0 .functor OR 1, L_0x555daf65bb10, L_0x555daf65bbd0, C4<0>, C4<0>;
L_0x555daf65bdc0 .functor BUFZ 1, v0x555daf648d30_0, C4<0>, C4<0>, C4<0>;
L_0x555daf65be80 .functor NOT 1, v0x555daf648d30_0, C4<0>, C4<0>, C4<0>;
L_0x555daf65bf30 .functor BUFZ 8, v0x555daf647140_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555daf648a60_0 .net *"_ivl_0", 0 0, L_0x555daf65baa0;  1 drivers
v0x555daf648b60_0 .net *"_ivl_2", 0 0, L_0x555daf65bb10;  1 drivers
v0x555daf648c40_0 .net *"_ivl_4", 0 0, L_0x555daf65bbd0;  1 drivers
v0x555daf648d30_0 .var "data_in_reg", 0 0;
v0x555daf648df0_0 .net "empty", 0 0, L_0x555daf65be80;  1 drivers
v0x555daf648eb0_0 .net "empty_i", 0 0, L_0x555daf649ff0;  1 drivers
v0x555daf648f50_0 .net "full", 0 0, L_0x555daf65b0d0;  1 drivers
v0x555daf649020_0 .net "has_data", 0 0, L_0x555daf65bdc0;  1 drivers
v0x555daf6490c0_0 .net "has_data_i", 0 0, L_0x555daf64a300;  1 drivers
o0x7f075384f018 .functor BUFZ 1, C4<z>; HiZ drive
v0x555daf649190_0 .net "rd_clk", 0 0, o0x7f075384f018;  0 drivers
v0x555daf649230_0 .net "rd_data", 7 0, L_0x555daf65bf30;  1 drivers
v0x555daf6492d0_0 .net "rd_data_i", 7 0, v0x555daf647140_0;  1 drivers
v0x555daf649390_0 .net "rd_en", 0 0, o0x7f0753850248;  0 drivers
v0x555daf649430_0 .net "rd_en_i", 0 0, L_0x555daf65bcd0;  1 drivers
v0x555daf649500_0 .var "rd_rst", 0 0;
v0x555daf6495a0_0 .var "rd_rst_cnt", 2 0;
o0x7f075384f048 .functor BUFZ 1, C4<z>; HiZ drive
v0x555daf649680_0 .net "rst", 0 0, o0x7f075384f048;  0 drivers
o0x7f075384f1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555daf649720_0 .net "wr_clk", 0 0, o0x7f075384f1c8;  0 drivers
o0x7f075384fcd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x555daf6497c0_0 .net "wr_data", 7 0, o0x7f075384fcd8;  0 drivers
o0x7f075384fd08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555daf649880_0 .net "wr_en", 0 0, o0x7f075384fd08;  0 drivers
S_0x555daf60e270 .scope module, "FIFO_INST" "async_fifo" 3 40, 4 11 0, S_0x555daf616730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 8 "rd_data";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "has_data";
P_0x555daf5d2580 .param/l "ADDR_WIDTH" 0 4 13, +C4<00000000000000000000000000001100>;
P_0x555daf5d25c0 .param/l "DATA_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x555daf5d2600 .param/l "DEPTH" 1 4 43, +C4<00000000000000000001000000000000>;
P_0x555daf5d2640 .param/str "RAM_TYPE" 1 4 45, "\000\000\000\000\000\000BLOCK";
P_0x555daf5d2680 .param/l "RESERVE" 0 4 14, C4<000000000000>;
L_0x555daf6109b0 .functor NOT 1, v0x555daf6479a0_0, C4<0>, C4<0>, C4<0>;
L_0x555daf65aa50 .functor XOR 1, L_0x555daf65af90, L_0x555daf65b030, C4<0>, C4<0>;
L_0x555daf6114e0 .functor AND 1, L_0x555daf65adc0, L_0x555daf65aa50, C4<1>, C4<1>;
L_0x555daf611cd0 .functor OR 1, v0x555daf6369a0_0, v0x555daf648720_0, C4<0>, C4<0>;
L_0x555daf613290 .functor NOT 1, L_0x555daf65b260, C4<0>, C4<0>, C4<0>;
L_0x555daf613a50 .functor AND 1, o0x7f075384fd08, L_0x555daf613290, C4<1>, C4<1>;
L_0x555daf65b990 .functor AND 1, L_0x555daf65bcd0, L_0x555daf65b830, C4<1>, C4<1>;
L_0x7f0753806018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555daf634ff0_0 .net/2u *"_ivl_10", 0 0, L_0x7f0753806018;  1 drivers
v0x555daf6350f0_0 .net *"_ivl_14", 0 0, L_0x555daf64a1c0;  1 drivers
L_0x7f0753806060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555daf6351b0_0 .net/2u *"_ivl_16", 0 0, L_0x7f0753806060;  1 drivers
v0x555daf6352a0_0 .net *"_ivl_18", 0 0, L_0x555daf6109b0;  1 drivers
L_0x7f07538060a8 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x555daf635380_0 .net/2u *"_ivl_24", 31 0, L_0x7f07538060a8;  1 drivers
L_0x7f07538060f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555daf6354b0_0 .net/2u *"_ivl_26", 0 0, L_0x7f07538060f0;  1 drivers
v0x555daf635590_0 .net *"_ivl_28", 13 0, L_0x555daf65a630;  1 drivers
v0x555daf635670_0 .net *"_ivl_30", 31 0, L_0x555daf65a7d0;  1 drivers
L_0x7f0753806138 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555daf635750_0 .net *"_ivl_33", 17 0, L_0x7f0753806138;  1 drivers
v0x555daf635830_0 .net *"_ivl_34", 31 0, L_0x555daf65a910;  1 drivers
v0x555daf635910_0 .net *"_ivl_39", 11 0, L_0x555daf65abb0;  1 drivers
v0x555daf6359f0_0 .net *"_ivl_41", 11 0, L_0x555daf65acd0;  1 drivers
v0x555daf635ad0_0 .net *"_ivl_42", 0 0, L_0x555daf65adc0;  1 drivers
v0x555daf635b90_0 .net *"_ivl_45", 0 0, L_0x555daf65af90;  1 drivers
v0x555daf635c70_0 .net *"_ivl_47", 0 0, L_0x555daf65b030;  1 drivers
v0x555daf635d50_0 .net *"_ivl_48", 0 0, L_0x555daf65aa50;  1 drivers
v0x555daf635e10_0 .net *"_ivl_51", 0 0, L_0x555daf6114e0;  1 drivers
L_0x7f0753806180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555daf635fe0_0 .net/2u *"_ivl_52", 0 0, L_0x7f0753806180;  1 drivers
L_0x7f07538061c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555daf6360c0_0 .net/2u *"_ivl_54", 0 0, L_0x7f07538061c8;  1 drivers
L_0x7f0753806210 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x555daf6361a0_0 .net/2u *"_ivl_58", 13 0, L_0x7f0753806210;  1 drivers
v0x555daf636280_0 .net *"_ivl_60", 0 0, L_0x555daf65b3f0;  1 drivers
L_0x7f0753806258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555daf636340_0 .net/2u *"_ivl_62", 0 0, L_0x7f0753806258;  1 drivers
v0x555daf636420_0 .net *"_ivl_64", 0 0, L_0x555daf611cd0;  1 drivers
v0x555daf636500_0 .net *"_ivl_68", 0 0, L_0x555daf613290;  1 drivers
v0x555daf6365e0_0 .net *"_ivl_73", 0 0, L_0x555daf65b830;  1 drivers
v0x555daf6366a0_0 .net *"_ivl_8", 0 0, L_0x555daf649ea0;  1 drivers
v0x555daf636760_0 .net "empty", 0 0, L_0x555daf649ff0;  alias, 1 drivers
v0x555daf636820_0 .net "full", 0 0, L_0x555daf65b0d0;  alias, 1 drivers
v0x555daf6368e0_0 .net "full_i", 0 0, L_0x555daf65b260;  1 drivers
v0x555daf6369a0_0 .var "full_reg", 0 0;
v0x555daf636a60_0 .net "has_data", 0 0, L_0x555daf64a300;  alias, 1 drivers
v0x555daf636b20_0 .net "occup", 12 0, L_0x555daf64a530;  1 drivers
v0x555daf636c00 .array "ram", 0 4095, 7 0;
v0x555daf6470a0_0 .net "rd_clk", 0 0, o0x7f075384f018;  alias, 0 drivers
v0x555daf647140_0 .var "rd_data", 7 0;
v0x555daf647200_0 .net "rd_en", 0 0, L_0x555daf65bcd0;  alias, 1 drivers
v0x555daf6472c0_0 .net "rd_en_i", 0 0, L_0x555daf65b990;  1 drivers
v0x555daf647380_0 .var "rd_ptr", 12 0;
v0x555daf647460_0 .net "rd_ptr_dec", 12 0, L_0x555daf649d70;  1 drivers
v0x555daf647540_0 .net "rd_ptr_gray", 12 0, L_0x555daf649b70;  1 drivers
v0x555daf647620_0 .var "rd_ptr_gray_r", 12 0;
v0x555daf647700_0 .var "rd_ptr_s1", 12 0;
v0x555daf6477e0_0 .var "rd_ptr_s2", 12 0;
v0x555daf6478c0_0 .var "rd_ptr_sync", 12 0;
v0x555daf6479a0_0 .var "rd_rst", 0 0;
v0x555daf647a60_0 .var "rd_rst_cnt", 2 0;
v0x555daf647b40_0 .net "rst", 0 0, o0x7f075384f048;  alias, 0 drivers
v0x555daf647be0_0 .net "rst_sr", 0 0, v0x555daf610b10_0;  1 drivers
v0x555daf647c80_0 .net "rst_sw", 0 0, v0x555daf6342c0_0;  1 drivers
v0x555daf647d50_0 .net "space", 13 0, L_0x555daf65aac0;  1 drivers
v0x555daf647df0_0 .net "wr_clk", 0 0, o0x7f075384f1c8;  alias, 0 drivers
v0x555daf647ec0_0 .net "wr_data", 7 0, o0x7f075384fcd8;  alias, 0 drivers
v0x555daf647f80_0 .net "wr_en", 0 0, o0x7f075384fd08;  alias, 0 drivers
v0x555daf648040_0 .net "wr_en_i", 0 0, L_0x555daf613a50;  1 drivers
v0x555daf648100_0 .var "wr_ptr", 12 0;
v0x555daf6481e0_0 .net "wr_ptr_dec", 12 0, L_0x555daf649c70;  1 drivers
v0x555daf6482c0_0 .net "wr_ptr_gray", 12 0, L_0x555daf649a50;  1 drivers
v0x555daf6483a0_0 .var "wr_ptr_gray_r", 12 0;
v0x555daf648480_0 .var "wr_ptr_s1", 12 0;
v0x555daf648560_0 .var "wr_ptr_s2", 12 0;
v0x555daf648640_0 .var "wr_ptr_sync", 12 0;
v0x555daf648720_0 .var "wr_rst", 0 0;
v0x555daf6487e0_0 .var "wr_rst_cnt", 2 0;
E_0x555daf5e9900 .event posedge, v0x555daf60f890_0;
E_0x555daf5ea8f0 .event posedge, v0x555daf613bf0_0;
L_0x555daf649a50 .ufunc/vec4 TD_async_fifo_fwft.FIFO_INST.binary2gray, 13, v0x555daf648100_0 (v0x555daf634a50_0) S_0x555daf6346b0;
L_0x555daf649b70 .ufunc/vec4 TD_async_fifo_fwft.FIFO_INST.binary2gray, 13, v0x555daf647380_0 (v0x555daf634a50_0) S_0x555daf6346b0;
L_0x555daf649c70 .ufunc/vec4 TD_async_fifo_fwft.FIFO_INST.gray2binary, 13, v0x555daf648560_0 (v0x555daf634f00_0) S_0x555daf634b40;
L_0x555daf649d70 .ufunc/vec4 TD_async_fifo_fwft.FIFO_INST.gray2binary, 13, v0x555daf6477e0_0 (v0x555daf634f00_0) S_0x555daf634b40;
L_0x555daf649ea0 .cmp/eq 13, v0x555daf647380_0, v0x555daf648640_0;
L_0x555daf649ff0 .functor MUXZ 1, v0x555daf6479a0_0, L_0x7f0753806018, L_0x555daf649ea0, C4<>;
L_0x555daf64a1c0 .cmp/eq 13, v0x555daf647380_0, v0x555daf648640_0;
L_0x555daf64a300 .functor MUXZ 1, L_0x555daf6109b0, L_0x7f0753806060, L_0x555daf64a1c0, C4<>;
L_0x555daf64a530 .arith/sub 13, v0x555daf648100_0, v0x555daf6478c0_0;
L_0x555daf65a630 .concat [ 13 1 0 0], L_0x555daf64a530, L_0x7f07538060f0;
L_0x555daf65a7d0 .concat [ 14 18 0 0], L_0x555daf65a630, L_0x7f0753806138;
L_0x555daf65a910 .arith/sub 32, L_0x7f07538060a8, L_0x555daf65a7d0;
L_0x555daf65aac0 .part L_0x555daf65a910, 0, 14;
L_0x555daf65abb0 .part v0x555daf648100_0, 0, 12;
L_0x555daf65acd0 .part v0x555daf6478c0_0, 0, 12;
L_0x555daf65adc0 .cmp/eq 12, L_0x555daf65abb0, L_0x555daf65acd0;
L_0x555daf65af90 .part v0x555daf648100_0, 12, 1;
L_0x555daf65b030 .part v0x555daf6478c0_0, 12, 1;
L_0x555daf65b260 .functor MUXZ 1, L_0x7f07538061c8, L_0x7f0753806180, L_0x555daf6114e0, C4<>;
L_0x555daf65b3f0 .cmp/ge 14, L_0x7f0753806210, L_0x555daf65aac0;
L_0x555daf65b0d0 .functor MUXZ 1, L_0x555daf611cd0, L_0x7f0753806258, L_0x555daf65b3f0, C4<>;
L_0x555daf65b830 .reduce/nor L_0x555daf649ff0;
S_0x555daf60db20 .scope module, "SYNC_RR" "sync_reg" 4 38, 5 7 0, S_0x555daf60e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x555daf612710 .param/l "RST_ST" 0 5 9, +C4<00000000000000000000000000000001>;
P_0x555daf612750 .param/l "WIDTH" 0 5 8, +C4<00000000000000000000000000000001>;
v0x555daf60f890_0 .net "clk", 0 0, o0x7f075384f018;  alias, 0 drivers
v0x555daf610520_0 .net "din", 0 0, o0x7f075384f048;  alias, 0 drivers
v0x555daf610b10_0 .var "dout", 0 0;
v0x555daf611640_0 .net "rst", 0 0, o0x7f075384f048;  alias, 0 drivers
v0x555daf611e70_0 .var "sync_r1", 0 0;
v0x555daf6133f0_0 .var "sync_r2", 0 0;
E_0x555daf5ec430 .event posedge, v0x555daf610520_0, v0x555daf60f890_0;
S_0x555daf633eb0 .scope module, "SYNC_WR" "sync_reg" 4 32, 5 7 0, S_0x555daf60e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x555daf612490 .param/l "RST_ST" 0 5 9, +C4<00000000000000000000000000000001>;
P_0x555daf6124d0 .param/l "WIDTH" 0 5 8, +C4<00000000000000000000000000000001>;
v0x555daf613bf0_0 .net "clk", 0 0, o0x7f075384f1c8;  alias, 0 drivers
v0x555daf6341b0_0 .net "din", 0 0, o0x7f075384f048;  alias, 0 drivers
v0x555daf6342c0_0 .var "dout", 0 0;
v0x555daf634380_0 .net "rst", 0 0, o0x7f075384f048;  alias, 0 drivers
v0x555daf634420_0 .var "sync_r1", 0 0;
v0x555daf634550_0 .var "sync_r2", 0 0;
E_0x555daf5cd8e0 .event posedge, v0x555daf610520_0, v0x555daf613bf0_0;
S_0x555daf6346b0 .scope function.vec4.s13, "binary2gray" "binary2gray" 4 83, 4 83 0, S_0x555daf60e270;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x555daf6346b0
v0x555daf634970_0 .var/i "i", 31 0;
v0x555daf634a50_0 .var "input_value", 12 0;
TD_async_fifo_fwft.FIFO_INST.binary2gray ;
    %load/vec4 v0x555daf634a50_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555daf634970_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x555daf634970_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x555daf634a50_0;
    %load/vec4 v0x555daf634970_0;
    %part/s 1;
    %load/vec4 v0x555daf634a50_0;
    %load/vec4 v0x555daf634970_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x555daf634970_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x555daf634970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555daf634970_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x555daf634b40 .scope function.vec4.s13, "gray2binary" "gray2binary" 4 93, 4 93 0, S_0x555daf60e270;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x555daf634b40
v0x555daf634e20_0 .var/i "i", 31 0;
v0x555daf634f00_0 .var "input_value", 12 0;
TD_async_fifo_fwft.FIFO_INST.gray2binary ;
    %load/vec4 v0x555daf634f00_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x555daf634e20_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x555daf634e20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x555daf634f00_0;
    %load/vec4 v0x555daf634e20_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x555daf634e20_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x555daf634e20_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x555daf634e20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x555daf634e20_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x555daf633eb0;
T_2 ;
    %wait E_0x555daf5cd8e0;
    %load/vec4 v0x555daf634380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555daf634420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555daf634550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555daf6342c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555daf6341b0_0;
    %assign/vec4 v0x555daf634420_0, 0;
    %load/vec4 v0x555daf634420_0;
    %assign/vec4 v0x555daf634550_0, 0;
    %load/vec4 v0x555daf634550_0;
    %assign/vec4 v0x555daf6342c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555daf60db20;
T_3 ;
    %wait E_0x555daf5ec430;
    %load/vec4 v0x555daf611640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555daf611e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555daf6133f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555daf610b10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555daf610520_0;
    %assign/vec4 v0x555daf611e70_0, 0;
    %load/vec4 v0x555daf611e70_0;
    %assign/vec4 v0x555daf6133f0_0, 0;
    %load/vec4 v0x555daf6133f0_0;
    %assign/vec4 v0x555daf610b10_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555daf60e270;
T_4 ;
    %wait E_0x555daf5e9900;
    %load/vec4 v0x555daf6479a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x555daf648480_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x555daf648560_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x555daf648640_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x555daf647620_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555daf647540_0;
    %assign/vec4 v0x555daf647620_0, 0;
    %load/vec4 v0x555daf6483a0_0;
    %assign/vec4 v0x555daf648480_0, 0;
    %load/vec4 v0x555daf648480_0;
    %assign/vec4 v0x555daf648560_0, 0;
    %load/vec4 v0x555daf6481e0_0;
    %assign/vec4 v0x555daf648640_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555daf60e270;
T_5 ;
    %wait E_0x555daf5ea8f0;
    %load/vec4 v0x555daf648720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x555daf647700_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x555daf6477e0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x555daf6478c0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x555daf6483a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555daf6482c0_0;
    %assign/vec4 v0x555daf6483a0_0, 0;
    %load/vec4 v0x555daf647620_0;
    %assign/vec4 v0x555daf647700_0, 0;
    %load/vec4 v0x555daf647700_0;
    %assign/vec4 v0x555daf6477e0_0, 0;
    %load/vec4 v0x555daf647460_0;
    %assign/vec4 v0x555daf6478c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555daf60e270;
T_6 ;
    %wait E_0x555daf5ea8f0;
    %load/vec4 v0x555daf648720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555daf6369a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555daf6369a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555daf60e270;
T_7 ;
    %wait E_0x555daf5ea8f0;
    %load/vec4 v0x555daf647c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555daf6487e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555daf648720_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555daf6487e0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x555daf6487e0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555daf6487e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555daf648720_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555daf648720_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555daf60e270;
T_8 ;
    %wait E_0x555daf5ea8f0;
    %load/vec4 v0x555daf648720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x555daf648100_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555daf647f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0x555daf6368e0_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x555daf648100_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x555daf648100_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555daf60e270;
T_9 ;
    %wait E_0x555daf5ea8f0;
    %load/vec4 v0x555daf648040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x555daf647ec0_0;
    %load/vec4 v0x555daf648100_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555daf636c00, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x555daf60e270;
T_10 ;
    %wait E_0x555daf5e9900;
    %load/vec4 v0x555daf647be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555daf647a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555daf6479a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x555daf647a60_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x555daf647a60_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555daf647a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555daf6479a0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555daf6479a0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555daf60e270;
T_11 ;
    %wait E_0x555daf5e9900;
    %load/vec4 v0x555daf6479a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x555daf647380_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555daf647200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0x555daf636760_0;
    %nor/r;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x555daf647380_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x555daf647380_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555daf60e270;
T_12 ;
    %wait E_0x555daf5e9900;
    %load/vec4 v0x555daf6472c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x555daf647380_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x555daf636c00, 4;
    %assign/vec4 v0x555daf647140_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555daf616730;
T_13 ;
    %wait E_0x555daf5ec430;
    %load/vec4 v0x555daf649680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555daf6495a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555daf649500_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x555daf6495a0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x555daf6495a0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555daf6495a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555daf649500_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555daf649500_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555daf616730;
T_14 ;
    %wait E_0x555daf5e9900;
    %load/vec4 v0x555daf649500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555daf648d30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x555daf649390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x555daf6490c0_0;
    %assign/vec4 v0x555daf648d30_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x555daf649430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555daf648d30_0, 0;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "/workspace/src/cores/async_fifo/rtl/async_fifo_fwft.v";
    "/workspace/src/cores/async_fifo/rtl/async_fifo.v";
    "/workspace/build/stubs/sync_reg.v";
