DPRAM_1Kx16.v,verilog,xil_defaultlib,../../../../FEB_test.gen/sources_1/ip/DPRAM_1Kx16/sim/DPRAM_1Kx16.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
