<profile>

<section name = "Vivado HLS Report for 'sigmoid'" level="0">
<item name = "Date">Mon Aug 15 18:30:26 2016
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">project</item>
<item name = "Solution">solution2</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.69, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">54, 54, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 89</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 29, 5305, 7574</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, 247, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 36, 15, 43</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="sigmoid_AXILiteS_s_axi_U">sigmoid_AXILiteS_s_axi, 0, 0, 100, 168</column>
<column name="sigmoid_dadd_64ns_64ns_64_5_full_dsp_U0">sigmoid_dadd_64ns_64ns_64_5_full_dsp, 0, 3, 445, 1149</column>
<column name="sigmoid_ddiv_64ns_64ns_64_31_U1">sigmoid_ddiv_64ns_64ns_64_31, 0, 0, 3211, 3658</column>
<column name="sigmoid_dexp_64ns_64ns_64_18_full_dsp_U2">sigmoid_dexp_64ns_64ns_64_18_full_dsp, 0, 26, 1549, 2599</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_neg_fu_54_p2">xor, 0, 0, 89, 64, 65</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it10">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it11">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it12">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it13">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it14">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it15">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it16">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it17">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it18">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it19">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it20">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it21">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it22">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it23">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it24">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it25">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it26">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it27">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it28">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it29">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it30">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it31">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it32">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it33">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it34">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it35">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it36">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it37">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it38">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it39">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it40">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it41">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it42">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it43">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it44">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it45">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it46">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it47">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it48">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it49">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it50">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it51">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it52">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it53">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it54">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it7">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it8">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it9">1, 0, 1, 0</column>
<column name="in_read_reg_65">64, 0, 64, 0</column>
<column name="tmp_1_reg_75">64, 0, 64, 0</column>
<column name="tmp_2_reg_80">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sigmoid, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sigmoid, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sigmoid, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sigmoid, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sigmoid, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sigmoid, return value</column>
<column name="ap_return">out, 64, ap_ctrl_hs, sigmoid, return value</column>
</table>
</item>
</section>
</profile>
