// Seed: 3689331462
module module_0 (
    input wor id_0,
    output wire id_1,
    output wand id_2,
    input tri id_3,
    output supply1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wand id_7,
    output uwire id_8,
    output wand id_9,
    output tri0 id_10,
    input tri0 id_11,
    output wor id_12
);
  logic id_14;
  assign module_1.id_8 = 0;
  wire id_15;
endmodule
module module_0 (
    output wand id_0,
    input tri0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input tri0 id_7
    , id_11,
    input wire module_1,
    input supply1 id_9
);
  assign id_4 = -1'h0;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_9,
      id_4,
      id_7,
      id_6,
      id_1,
      id_0,
      id_2,
      id_0,
      id_3,
      id_2
  );
endmodule
