-- not gate

-- and para 3

-- AND_3 entity and architecture definition
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY AND_3 IS
	PORT (A, B, C : in std_logic;
		  Y : out std_logic);
END AND_3;

ARCHITECTURE structure OF AND_3 IS
BEGIN
	Y <= A and B and C;
END structure;

-- OR_4 entity and architecture definition
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY OR_4 IS
	PORT (A, B, C, D : in std_logic;
		  Y : out std_logic);
END OR_4;

ARCHITECTURE structure OF OR_4 IS
BEGIN
	Y <= A or B or C or D;
END structure;

-- XOR_2 entity and architecture definition
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY XOR_2 IS
	PORT (A, B : in std_logic;
		  Y : out std_logic);
END XOR_2;

ARCHITECTURE structure OF XOR_2 IS
BEGIN
	Y <= A xor B;
END structure;