Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Jan 12 11:52:30 2026
| Host         : L-6R7WDX3 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file /home/tim/projects/uart/synthesis/results/impl/uart_timing.rpt
| Design       : TOP_FPGA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze
  Name    Max Paths  Min Paths
  ------  ---------  ---------
  Slow    Yes        Yes
  Fast    Yes        Yes


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
     11.569        0.000                      0                  812        0.122        0.000                      0                  769        3.000        0.000                       0                   359


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
PAD_I_CLK             {0.000 5.000}      10.000          100.000
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000
  clk_out2_clk_wiz_0  {0.000 7.692}      15.385          65.000
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
PAD_I_CLK                                                                                                                                                               3.000        0.000                       0                     1
  clk_out1_clk_wiz_0       14.041        0.000                      0                  434        0.122        0.000                      0                  429        9.500        0.000                       0                   280
  clk_out2_clk_wiz_0       11.569        0.000                      0                   80        0.122        0.000                      0                   75        7.192        0.000                       0                    75
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------
input port clock    clk_out1_clk_wiz_0       17.704        0.000                      0                    3
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       13.888        0.000                      0                    9
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       13.929        0.000                      0                   21


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       15.811        0.000                      0                  230        0.469        0.000                      0                  230
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0       12.688        0.000                      0                   35        0.424        0.000                      0                   35


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PAD_I_CLK
  To Clock:  PAD_I_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PAD_I_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PAD_I_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.041ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.066ns  (logic 0.419ns (39.314%)  route 0.647ns (60.686%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/C
    SLICE_X109Y101       FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/Q
                         net (fo=1, routed)           0.647     1.066    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B[0]
    SLICE_X109Y101       FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X109Y101       FDPE (Setup_fdpe_C_D)       -0.278    15.107    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.107
                         arrival time                          -1.066
  -------------------------------------------------------------------
                         slack                                 14.041

Slack (MET) :             14.317ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y103                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/C
    SLICE_X102Y103       FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/Q
                         net (fo=1, routed)           0.520     1.038    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A[1]
    SLICE_X102Y103       FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X102Y103       FDPE (Setup_fdpe_C_D)       -0.030    15.355    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.355
                         arrival time                          -1.038
  -------------------------------------------------------------------
                         slack                                 14.317

Slack (MET) :             14.347ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/C
    SLICE_X109Y101       FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/Q
                         net (fo=1, routed)           0.520     0.976    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B[1]
    SLICE_X109Y101       FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X109Y101       FDPE (Setup_fdpe_C_D)       -0.062    15.323    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.323
                         arrival time                          -0.976
  -------------------------------------------------------------------
                         slack                                 14.347

Slack (MET) :             14.521ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.646ns  (logic 0.478ns (73.964%)  route 0.168ns (26.036%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y103                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/C
    SLICE_X102Y103       FDPE (Prop_fdpe_C_Q)         0.478     0.478 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/Q
                         net (fo=1, routed)           0.168     0.646    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A[0]
    SLICE_X102Y103       FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X102Y103       FDPE (Setup_fdpe_C_D)       -0.218    15.167    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.167
                         arrival time                          -0.646
  -------------------------------------------------------------------
                         slack                                 14.521

Slack (MET) :             15.672ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/reg_tx_data_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.021ns (24.170%)  route 3.203ns (75.830%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 18.269 - 20.000 )
    Source Clock Delay      (SCD):    -2.064ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         2.056    -2.064    inst_uart/clk_out1
    SLICE_X108Y110       FDCE                                         r  inst_uart/tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDCE (Prop_fdce_C_Q)         0.478    -1.586 f  inst_uart/tx_byte_count_reg[0]/Q
                         net (fo=11, routed)          1.190    -0.395    inst_uart/inst_uart_tx/reg_tx_data_reg[1]_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I3_O)        0.295    -0.100 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_6/O
                         net (fo=6, routed)           1.183     1.083    inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[2]
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     1.207 r  inst_uart/inst_uart_tx/reg_tx_data[7]_i_2/O
                         net (fo=6, routed)           0.830     2.037    inst_uart/inst_uart_tx/reg_tx_data[7]_i_2_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I2_O)        0.124     2.161 r  inst_uart/inst_uart_tx/reg_tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.161    inst_uart/inst_uart_tx/reg_tx_data0_in[3]
    SLICE_X110Y110       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.861    18.269    inst_uart/inst_uart_tx/clk_out1
    SLICE_X110Y110       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[3]/C
                         clock pessimism             -0.396    17.873
                         clock uncertainty           -0.072    17.802
    SLICE_X110Y110       FDPE (Setup_fdpe_C_D)        0.031    17.833    inst_uart/inst_uart_tx/reg_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         17.833
                         arrival time                          -2.161
  -------------------------------------------------------------------
                         slack                                 15.672

Slack (MET) :             15.673ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/reg_tx_data_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.021ns (24.168%)  route 3.204ns (75.832%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 18.269 - 20.000 )
    Source Clock Delay      (SCD):    -2.064ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         2.056    -2.064    inst_uart/clk_out1
    SLICE_X108Y110       FDCE                                         r  inst_uart/tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDCE (Prop_fdce_C_Q)         0.478    -1.586 f  inst_uart/tx_byte_count_reg[0]/Q
                         net (fo=11, routed)          1.190    -0.395    inst_uart/inst_uart_tx/reg_tx_data_reg[1]_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I3_O)        0.295    -0.100 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_6/O
                         net (fo=6, routed)           1.183     1.083    inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[2]
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     1.207 r  inst_uart/inst_uart_tx/reg_tx_data[7]_i_2/O
                         net (fo=6, routed)           0.830     2.037    inst_uart/inst_uart_tx/reg_tx_data[7]_i_2_n_0
    SLICE_X111Y110       LUT6 (Prop_lut6_I3_O)        0.124     2.161 r  inst_uart/inst_uart_tx/reg_tx_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.161    inst_uart/inst_uart_tx/reg_tx_data0_in[7]
    SLICE_X111Y110       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.861    18.269    inst_uart/inst_uart_tx/clk_out1
    SLICE_X111Y110       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[7]/C
                         clock pessimism             -0.396    17.873
                         clock uncertainty           -0.072    17.802
    SLICE_X111Y110       FDPE (Setup_fdpe_C_D)        0.032    17.834    inst_uart/inst_uart_tx/reg_tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         17.834
                         arrival time                          -2.161
  -------------------------------------------------------------------
                         slack                                 15.673

Slack (MET) :             15.717ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_DATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.865ns (21.802%)  route 3.103ns (78.198%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 18.269 - 20.000 )
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.977    -2.143    inst_uart/inst_uart_rx/clk_out1
    SLICE_X105Y111       FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDCE (Prop_fdce_C_Q)         0.419    -1.724 r  inst_uart/inst_uart_rx/O_BYTE_reg[5]/Q
                         net (fo=12, routed)          1.574    -0.149    inst_uart/inst_uart_rx/rx_byte[5]
    SLICE_X107Y108       LUT4 (Prop_lut4_I3_O)        0.296     0.147 f  inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_2/O
                         net (fo=2, routed)           0.517     0.663    inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_2_n_0
    SLICE_X106Y108       LUT5 (Prop_lut5_I0_O)        0.150     0.813 r  inst_uart/inst_uart_rx/O_WRITE_DATA[13]_i_1/O
                         net (fo=6, routed)           1.012     1.825    inst_uart/p_1_in[5]
    SLICE_X110Y109       FDCE                                         r  inst_uart/O_WRITE_DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.861    18.269    inst_uart/clk_out1
    SLICE_X110Y109       FDCE                                         r  inst_uart/O_WRITE_DATA_reg[9]/C
                         clock pessimism             -0.396    17.873
                         clock uncertainty           -0.072    17.802
    SLICE_X110Y109       FDCE (Setup_fdce_C_D)       -0.260    17.542    inst_uart/O_WRITE_DATA_reg[9]
  -------------------------------------------------------------------
                         required time                         17.542
                         arrival time                          -1.825
  -------------------------------------------------------------------
                         slack                                 15.717

Slack (MET) :             15.760ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.828ns (19.787%)  route 3.357ns (80.213%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 18.271 - 20.000 )
    Source Clock Delay      (SCD):    -2.064ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         2.056    -2.064    inst_uart/clk_out1
    SLICE_X107Y109       FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDCE (Prop_fdce_C_Q)         0.456    -1.608 f  inst_uart/O_WRITE_ADDR_reg[3]/Q
                         net (fo=50, routed)          1.861     0.253    inst_uart/O_WRITE_ADDR_reg_n_0_[3]
    SLICE_X112Y105       LUT6 (Prop_lut6_I3_O)        0.124     0.377 r  inst_uart/reg_read[1]_i_9/O
                         net (fo=2, routed)           0.816     1.193    inst_uart/reg_read[1]_i_9_n_0
    SLICE_X112Y106       LUT6 (Prop_lut6_I0_O)        0.124     1.317 r  inst_uart/reg_read[1]_i_6/O
                         net (fo=1, routed)           0.680     1.997    inst_uart/reg_read[1]_i_6_n_0
    SLICE_X112Y106       LUT6 (Prop_lut6_I5_O)        0.124     2.121 r  inst_uart/reg_read[1]_i_1/O
                         net (fo=1, routed)           0.000     2.121    inst_regfile/D[1]
    SLICE_X112Y106       FDPE                                         r  inst_regfile/reg_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.863    18.271    inst_regfile/CLK
    SLICE_X112Y106       FDPE                                         r  inst_regfile/reg_read_reg[1]/C
                         clock pessimism             -0.396    17.875
                         clock uncertainty           -0.072    17.804
    SLICE_X112Y106       FDPE (Setup_fdpe_C_D)        0.077    17.881    inst_regfile/reg_read_reg[1]
  -------------------------------------------------------------------
                         required time                         17.881
                         arrival time                          -2.121
  -------------------------------------------------------------------
                         slack                                 15.760

Slack (MET) :             15.867ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/Reg0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.419ns (12.388%)  route 2.963ns (87.612%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         2.963     1.242    inst_olo_intf_sync/Rst
    SLICE_X112Y102       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_olo_intf_sync/Clk
    SLICE_X112Y102       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[1]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.696    17.109    inst_olo_intf_sync/Reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         17.109
                         arrival time                          -1.242
  -------------------------------------------------------------------
                         slack                                 15.867

Slack (MET) :             15.867ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/Reg0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.419ns (12.388%)  route 2.963ns (87.612%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         2.963     1.242    inst_olo_intf_sync/Rst
    SLICE_X112Y102       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_olo_intf_sync/Clk
    SLICE_X112Y102       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[2]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.696    17.109    inst_olo_intf_sync/Reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         17.109
                         arrival time                          -1.242
  -------------------------------------------------------------------
                         slack                                 15.867





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.294 r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.238    inst_olo_base_sys_reset_gen/DsSync[0]
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.965    -0.199    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
                         clock pessimism             -0.236    -0.435
    SLICE_X103Y108       FDRE (Hold_fdre_C_D)         0.075    -0.360    inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360
                         arrival time                          -0.238
  -------------------------------------------------------------------
                         slack                                  0.122

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 inst_spi_master/reg_o_sclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/O_SCLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.721    -0.405    inst_spi_master/CLK
    SLICE_X110Y102       FDCE                                         r  inst_spi_master/reg_o_sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDCE (Prop_fdce_C_Q)         0.141    -0.264 r  inst_spi_master/reg_o_sclk_reg/Q
                         net (fo=1, routed)           0.059    -0.205    inst_spi_master/reg_o_sclk
    SLICE_X110Y102       FDCE                                         r  inst_spi_master/O_SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.997    -0.167    inst_spi_master/CLK
    SLICE_X110Y102       FDCE                                         r  inst_spi_master/O_SCLK_reg/C
                         clock pessimism             -0.238    -0.405
    SLICE_X110Y102       FDCE (Hold_fdce_C_D)         0.076    -0.329    inst_spi_master/O_SCLK_reg
  -------------------------------------------------------------------
                         required time                          0.329
                         arrival time                          -0.205
  -------------------------------------------------------------------
                         slack                                  0.124

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 inst_spi_master/reg_resync_i_miso_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_resync_i_miso_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.721    -0.405    inst_spi_master/CLK
    SLICE_X110Y102       FDCE                                         r  inst_spi_master/reg_resync_i_miso_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDCE (Prop_fdce_C_Q)         0.141    -0.264 r  inst_spi_master/reg_resync_i_miso_reg[0]/Q
                         net (fo=1, routed)           0.062    -0.202    inst_spi_master/reg_resync_i_miso[0]
    SLICE_X110Y102       FDCE                                         r  inst_spi_master/reg_resync_i_miso_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.997    -0.167    inst_spi_master/CLK
    SLICE_X110Y102       FDCE                                         r  inst_spi_master/reg_resync_i_miso_reg[1]/C
                         clock pessimism             -0.238    -0.405
    SLICE_X110Y102       FDCE (Hold_fdce_C_D)         0.078    -0.327    inst_spi_master/reg_resync_i_miso_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327
                         arrival time                          -0.202
  -------------------------------------------------------------------
                         slack                                  0.125

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 inst_olo_intf_sync/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_olo_intf_sync/Clk
    SLICE_X110Y104       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.265 r  inst_olo_intf_sync/Reg0_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.200    inst_olo_intf_sync/Reg0[0]
    SLICE_X110Y104       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.996    -0.168    inst_olo_intf_sync/Clk
    SLICE_X110Y104       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][0]/C
                         clock pessimism             -0.238    -0.406
    SLICE_X110Y104       FDRE (Hold_fdre_C_D)         0.075    -0.331    inst_olo_intf_sync/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.331
                         arrival time                          -0.200
  -------------------------------------------------------------------
                         slack                                  0.131

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_tx/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.717    -0.409    inst_uart/inst_uart_tx/clk_out1
    SLICE_X109Y111       FDCE                                         r  inst_uart/inst_uart_tx/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDCE (Prop_fdce_C_Q)         0.141    -0.268 f  inst_uart/inst_uart_tx/bit_counter_reg[3]/Q
                         net (fo=3, routed)           0.079    -0.189    inst_uart/inst_uart_tx/bit_counter_reg_n_0_[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I2_O)        0.045    -0.144 r  inst_uart/inst_uart_tx/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    inst_uart/inst_uart_tx/next_state[0]
    SLICE_X108Y111       FDCE                                         r  inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.991    -0.173    inst_uart/inst_uart_tx/clk_out1
    SLICE_X108Y111       FDCE                                         r  inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.223    -0.396
    SLICE_X108Y111       FDCE (Hold_fdce_C_D)         0.120    -0.276    inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.276
                         arrival time                          -0.144
  -------------------------------------------------------------------
                         slack                                  0.132

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/oversample_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.690    -0.436    inst_uart/inst_uart_rx/clk_out1
    SLICE_X105Y110       FDCE                                         r  inst_uart/inst_uart_rx/oversample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDCE (Prop_fdce_C_Q)         0.141    -0.295 r  inst_uart/inst_uart_rx/oversample_counter_reg[0]/Q
                         net (fo=10, routed)          0.098    -0.197    inst_uart/inst_uart_rx/oversample_counter_reg_n_0_[0]
    SLICE_X104Y110       LUT6 (Prop_lut6_I4_O)        0.045    -0.152 r  inst_uart/inst_uart_rx/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    inst_uart/inst_uart_rx/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X104Y110       FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.965    -0.199    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y110       FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.224    -0.423
    SLICE_X104Y110       FDCE (Hold_fdce_C_D)         0.121    -0.302    inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.302
                         arrival time                          -0.152
  -------------------------------------------------------------------
                         slack                                  0.150

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.689    -0.437    inst_uart/inst_uart_rx/clk_out1
    SLICE_X103Y112       FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112       FDCE (Prop_fdce_C_Q)         0.141    -0.296 r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[2]/Q
                         net (fo=5, routed)           0.100    -0.197    inst_uart/inst_uart_rx/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X102Y112       LUT6 (Prop_lut6_I0_O)        0.045    -0.152 r  inst_uart/inst_uart_rx/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    inst_uart/inst_uart_rx/bit_counter[2]_i_1_n_0
    SLICE_X102Y112       FDCE                                         r  inst_uart/inst_uart_rx/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.962    -0.202    inst_uart/inst_uart_rx/clk_out1
    SLICE_X102Y112       FDCE                                         r  inst_uart/inst_uart_rx/bit_counter_reg[2]/C
                         clock pessimism             -0.222    -0.424
    SLICE_X102Y112       FDCE (Hold_fdce_C_D)         0.121    -0.303    inst_uart/inst_uart_rx/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.303
                         arrival time                          -0.152
  -------------------------------------------------------------------
                         slack                                  0.152

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/oversample_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.690    -0.436    inst_uart/inst_uart_rx/clk_out1
    SLICE_X105Y110       FDCE                                         r  inst_uart/inst_uart_rx/oversample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDCE (Prop_fdce_C_Q)         0.141    -0.295 r  inst_uart/inst_uart_rx/oversample_counter_reg[0]/Q
                         net (fo=10, routed)          0.100    -0.195    inst_uart/inst_uart_rx/oversample_counter_reg_n_0_[0]
    SLICE_X104Y110       LUT6 (Prop_lut6_I4_O)        0.045    -0.150 r  inst_uart/inst_uart_rx/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    inst_uart/inst_uart_rx/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X104Y110       FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.965    -0.199    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y110       FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.224    -0.423
    SLICE_X104Y110       FDCE (Hold_fdce_C_D)         0.120    -0.303    inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303
                         arrival time                          -0.150
  -------------------------------------------------------------------
                         slack                                  0.153

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 inst_spi_master/O_RX_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_spi_rx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_spi_master/CLK
    SLICE_X111Y105       FDCE                                         r  inst_spi_master/O_RX_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDCE (Prop_fdce_C_Q)         0.141    -0.265 r  inst_spi_master/O_RX_DATA_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.149    inst_regfile/reg_spi_rx_reg[7]_2[3]
    SLICE_X109Y105       FDCE                                         r  inst_regfile/reg_spi_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.993    -0.171    inst_regfile/CLK
    SLICE_X109Y105       FDCE                                         r  inst_regfile/reg_spi_rx_reg[3]/C
                         clock pessimism             -0.200    -0.371
    SLICE_X109Y105       FDCE (Hold_fdce_C_D)         0.066    -0.305    inst_regfile/reg_spi_rx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.305
                         arrival time                          -0.149
  -------------------------------------------------------------------
                         slack                                  0.156

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/recovery_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/recovery_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.716    -0.410    inst_uart/inst_uart_rx/clk_out1
    SLICE_X106Y112       FDCE                                         r  inst_uart/inst_uart_rx/recovery_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDCE (Prop_fdce_C_Q)         0.141    -0.269 f  inst_uart/inst_uart_rx/recovery_counter_reg[7]/Q
                         net (fo=8, routed)           0.076    -0.193    inst_uart/inst_uart_rx/recovery_counter_reg[7]
    SLICE_X107Y112       LUT6 (Prop_lut6_I5_O)        0.045    -0.148 r  inst_uart/inst_uart_rx/recovery_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    inst_uart/inst_uart_rx/p_0_in[4]
    SLICE_X107Y112       FDCE                                         r  inst_uart/inst_uart_rx/recovery_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.989    -0.175    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y112       FDCE                                         r  inst_uart/inst_uart_rx/recovery_counter_reg[4]/C
                         clock pessimism             -0.222    -0.397
    SLICE_X107Y112       FDCE (Hold_fdce_C_D)         0.092    -0.305    inst_uart/inst_uart_rx/recovery_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.305
                         arrival time                          -0.148
  -------------------------------------------------------------------
                         slack                                  0.157





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   inst_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X110Y104  inst_olo_intf_sync/Reg0_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X112Y102  inst_olo_intf_sync/Reg0_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.569ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.903ns (23.829%)  route 2.887ns (76.171%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 13.654 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_vga/CLK
    SLICE_X104Y107       FDCE                                         r  inst_vga/horizontal_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDCE (Prop_fdce_C_Q)         0.478    -1.663 r  inst_vga/horizontal_count_reg[3]/Q
                         net (fo=6, routed)           1.172    -0.491    inst_vga/horizontal_count_reg[3]
    SLICE_X102Y105       LUT6 (Prop_lut6_I3_O)        0.301    -0.190 r  inst_vga/O_RED[3]_i_3/O
                         net (fo=12, routed)          1.715     1.525    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_0
    SLICE_X106Y100       LUT6 (Prop_lut6_I4_O)        0.124     1.649 r  inst_vga/inst_olo_base_cc_status/O_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.649    inst_vga/inst_olo_base_cc_status_n_1
    SLICE_X106Y100       FDCE                                         r  inst_vga/O_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.861    13.654    inst_vga/CLK
    SLICE_X106Y100       FDCE                                         r  inst_vga/O_BLUE_reg[2]/C
                         clock pessimism             -0.396    13.258
                         clock uncertainty           -0.069    13.189
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)        0.029    13.218    inst_vga/O_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         13.218
                         arrival time                          -1.649
  -------------------------------------------------------------------
                         slack                                 11.569

Slack (MET) :             11.578ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.903ns (23.874%)  route 2.879ns (76.126%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 13.654 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_vga/CLK
    SLICE_X104Y107       FDCE                                         r  inst_vga/horizontal_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDCE (Prop_fdce_C_Q)         0.478    -1.663 r  inst_vga/horizontal_count_reg[3]/Q
                         net (fo=6, routed)           1.172    -0.491    inst_vga/horizontal_count_reg[3]
    SLICE_X102Y105       LUT6 (Prop_lut6_I3_O)        0.301    -0.190 r  inst_vga/O_RED[3]_i_3/O
                         net (fo=12, routed)          1.708     1.518    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_0
    SLICE_X106Y100       LUT6 (Prop_lut6_I4_O)        0.124     1.642 r  inst_vga/inst_olo_base_cc_status/O_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     1.642    inst_vga/inst_olo_base_cc_status_n_4
    SLICE_X106Y100       FDCE                                         r  inst_vga/O_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.861    13.654    inst_vga/CLK
    SLICE_X106Y100       FDCE                                         r  inst_vga/O_GREEN_reg[3]/C
                         clock pessimism             -0.396    13.258
                         clock uncertainty           -0.069    13.189
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)        0.031    13.220    inst_vga/O_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         13.220
                         arrival time                          -1.642
  -------------------------------------------------------------------
                         slack                                 11.578

Slack (MET) :             11.605ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 1.200ns (32.073%)  route 2.541ns (67.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 13.578 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.419    -1.722 f  inst_vga/vertical_count_reg[1]/Q
                         net (fo=9, routed)           1.215    -0.507    inst_vga/vertical_count_reg[1]
    SLICE_X104Y106       LUT6 (Prop_lut6_I2_O)        0.299    -0.208 r  inst_vga/vertical_count[9]_i_5/O
                         net (fo=1, routed)           0.723     0.515    inst_vga/vertical_count[9]_i_5_n_0
    SLICE_X105Y105       LUT5 (Prop_lut5_I2_O)        0.150     0.665 r  inst_vga/vertical_count[9]_i_3/O
                         net (fo=10, routed)          0.604     1.269    inst_vga/vertical_count[9]_i_3_n_0
    SLICE_X105Y107       LUT4 (Prop_lut4_I0_O)        0.332     1.601 r  inst_vga/vertical_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.601    inst_vga/p_0_in__0[2]
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.785    13.578    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[2]/C
                         clock pessimism             -0.334    13.244
                         clock uncertainty           -0.069    13.175
    SLICE_X105Y107       FDCE (Setup_fdce_C_D)        0.031    13.206    inst_vga/vertical_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.206
                         arrival time                          -1.601
  -------------------------------------------------------------------
                         slack                                 11.605

Slack (MET) :             11.607ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 1.200ns (32.108%)  route 2.537ns (67.892%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 13.578 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.419    -1.722 f  inst_vga/vertical_count_reg[1]/Q
                         net (fo=9, routed)           1.215    -0.507    inst_vga/vertical_count_reg[1]
    SLICE_X104Y106       LUT6 (Prop_lut6_I2_O)        0.299    -0.208 r  inst_vga/vertical_count[9]_i_5/O
                         net (fo=1, routed)           0.723     0.515    inst_vga/vertical_count[9]_i_5_n_0
    SLICE_X105Y105       LUT5 (Prop_lut5_I2_O)        0.150     0.665 r  inst_vga/vertical_count[9]_i_3/O
                         net (fo=10, routed)          0.600     1.265    inst_vga/vertical_count[9]_i_3_n_0
    SLICE_X105Y107       LUT2 (Prop_lut2_I0_O)        0.332     1.597 r  inst_vga/vertical_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.597    inst_vga/p_0_in__0[0]
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.785    13.578    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[0]/C
                         clock pessimism             -0.334    13.244
                         clock uncertainty           -0.069    13.175
    SLICE_X105Y107       FDCE (Setup_fdce_C_D)        0.029    13.204    inst_vga/vertical_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.204
                         arrival time                          -1.597
  -------------------------------------------------------------------
                         slack                                 11.607

Slack (MET) :             11.654ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 1.195ns (31.982%)  route 2.541ns (68.018%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 13.578 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.419    -1.722 f  inst_vga/vertical_count_reg[1]/Q
                         net (fo=9, routed)           1.215    -0.507    inst_vga/vertical_count_reg[1]
    SLICE_X104Y106       LUT6 (Prop_lut6_I2_O)        0.299    -0.208 r  inst_vga/vertical_count[9]_i_5/O
                         net (fo=1, routed)           0.723     0.515    inst_vga/vertical_count[9]_i_5_n_0
    SLICE_X105Y105       LUT5 (Prop_lut5_I2_O)        0.150     0.665 r  inst_vga/vertical_count[9]_i_3/O
                         net (fo=10, routed)          0.604     1.269    inst_vga/vertical_count[9]_i_3_n_0
    SLICE_X105Y107       LUT5 (Prop_lut5_I0_O)        0.327     1.596 r  inst_vga/vertical_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.596    inst_vga/p_0_in__0[3]
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.785    13.578    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[3]/C
                         clock pessimism             -0.334    13.244
                         clock uncertainty           -0.069    13.175
    SLICE_X105Y107       FDCE (Setup_fdce_C_D)        0.075    13.250    inst_vga/vertical_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.250
                         arrival time                          -1.596
  -------------------------------------------------------------------
                         slack                                 11.654

Slack (MET) :             11.659ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.194ns (31.998%)  route 2.537ns (68.002%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 13.578 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.419    -1.722 f  inst_vga/vertical_count_reg[1]/Q
                         net (fo=9, routed)           1.215    -0.507    inst_vga/vertical_count_reg[1]
    SLICE_X104Y106       LUT6 (Prop_lut6_I2_O)        0.299    -0.208 r  inst_vga/vertical_count[9]_i_5/O
                         net (fo=1, routed)           0.723     0.515    inst_vga/vertical_count[9]_i_5_n_0
    SLICE_X105Y105       LUT5 (Prop_lut5_I2_O)        0.150     0.665 r  inst_vga/vertical_count[9]_i_3/O
                         net (fo=10, routed)          0.600     1.265    inst_vga/vertical_count[9]_i_3_n_0
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.326     1.591 r  inst_vga/vertical_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.591    inst_vga/p_0_in__0[1]
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.785    13.578    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[1]/C
                         clock pessimism             -0.334    13.244
                         clock uncertainty           -0.069    13.175
    SLICE_X105Y107       FDCE (Setup_fdce_C_D)        0.075    13.250    inst_vga/vertical_count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.250
                         arrival time                          -1.591
  -------------------------------------------------------------------
                         slack                                 11.659

Slack (MET) :             11.745ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.200ns (33.316%)  route 2.402ns (66.684%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 13.578 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.419    -1.722 f  inst_vga/vertical_count_reg[1]/Q
                         net (fo=9, routed)           1.215    -0.507    inst_vga/vertical_count_reg[1]
    SLICE_X104Y106       LUT6 (Prop_lut6_I2_O)        0.299    -0.208 r  inst_vga/vertical_count[9]_i_5/O
                         net (fo=1, routed)           0.723     0.515    inst_vga/vertical_count[9]_i_5_n_0
    SLICE_X105Y105       LUT5 (Prop_lut5_I2_O)        0.150     0.665 r  inst_vga/vertical_count[9]_i_3/O
                         net (fo=10, routed)          0.464     1.129    inst_vga/vertical_count[9]_i_3_n_0
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.332     1.461 r  inst_vga/vertical_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.461    inst_vga/p_0_in__0[5]
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.785    13.578    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[5]/C
                         clock pessimism             -0.334    13.244
                         clock uncertainty           -0.069    13.175
    SLICE_X105Y107       FDCE (Setup_fdce_C_D)        0.031    13.206    inst_vga/vertical_count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.206
                         arrival time                          -1.461
  -------------------------------------------------------------------
                         slack                                 11.745

Slack (MET) :             11.747ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 1.200ns (33.325%)  route 2.401ns (66.675%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 13.578 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.419    -1.722 f  inst_vga/vertical_count_reg[1]/Q
                         net (fo=9, routed)           1.215    -0.507    inst_vga/vertical_count_reg[1]
    SLICE_X104Y106       LUT6 (Prop_lut6_I2_O)        0.299    -0.208 r  inst_vga/vertical_count[9]_i_5/O
                         net (fo=1, routed)           0.723     0.515    inst_vga/vertical_count[9]_i_5_n_0
    SLICE_X105Y105       LUT5 (Prop_lut5_I2_O)        0.150     0.665 r  inst_vga/vertical_count[9]_i_3/O
                         net (fo=10, routed)          0.463     1.128    inst_vga/vertical_count[9]_i_3_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I0_O)        0.332     1.460 r  inst_vga/vertical_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.460    inst_vga/p_0_in__0[4]
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.785    13.578    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[4]/C
                         clock pessimism             -0.334    13.244
                         clock uncertainty           -0.069    13.175
    SLICE_X105Y107       FDCE (Setup_fdce_C_D)        0.032    13.207    inst_vga/vertical_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.207
                         arrival time                          -1.460
  -------------------------------------------------------------------
                         slack                                 11.747

Slack (MET) :             11.751ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.159ns (32.106%)  route 2.451ns (67.894%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 13.654 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.419    -1.722 r  inst_vga/vertical_count_reg[3]/Q
                         net (fo=7, routed)           0.895    -0.826    inst_vga/vertical_count_reg[3]
    SLICE_X104Y106       LUT6 (Prop_lut6_I0_O)        0.296    -0.530 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.402    -0.128    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X105Y105       LUT5 (Prop_lut5_I0_O)        0.118    -0.010 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          1.153     1.143    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X106Y100       LUT6 (Prop_lut6_I5_O)        0.326     1.469 r  inst_vga/inst_olo_base_cc_status/O_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     1.469    inst_vga/inst_olo_base_cc_status_n_11
    SLICE_X106Y100       FDCE                                         r  inst_vga/O_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.861    13.654    inst_vga/CLK
    SLICE_X106Y100       FDCE                                         r  inst_vga/O_RED_reg[0]/C
                         clock pessimism             -0.396    13.258
                         clock uncertainty           -0.069    13.189
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)        0.031    13.220    inst_vga/O_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         13.220
                         arrival time                          -1.469
  -------------------------------------------------------------------
                         slack                                 11.751

Slack (MET) :             11.773ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 1.159ns (32.315%)  route 2.428ns (67.685%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 13.653 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.419    -1.722 r  inst_vga/vertical_count_reg[3]/Q
                         net (fo=7, routed)           0.895    -0.826    inst_vga/vertical_count_reg[3]
    SLICE_X104Y106       LUT6 (Prop_lut6_I0_O)        0.296    -0.530 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.402    -0.128    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X105Y105       LUT5 (Prop_lut5_I0_O)        0.118    -0.010 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          1.130     1.120    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X106Y103       LUT6 (Prop_lut6_I5_O)        0.326     1.446 r  inst_vga/inst_olo_base_cc_status/O_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     1.446    inst_vga/inst_olo_base_cc_status_n_9
    SLICE_X106Y103       FDCE                                         r  inst_vga/O_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.860    13.653    inst_vga/CLK
    SLICE_X106Y103       FDCE                                         r  inst_vga/O_RED_reg[2]/C
                         clock pessimism             -0.396    13.257
                         clock uncertainty           -0.069    13.188
    SLICE_X106Y103       FDCE (Setup_fdce_C_D)        0.031    13.219    inst_vga/O_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         13.219
                         arrival time                          -1.446
  -------------------------------------------------------------------
                         slack                                 11.773





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.691    -0.435    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.294 r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.238    inst_olo_base_vga_reset_gen/DsSync[0]
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.965    -0.199    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
                         clock pessimism             -0.236    -0.435
    SLICE_X103Y107       FDRE (Hold_fdre_C_D)         0.075    -0.360    inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360
                         arrival time                          -0.238
  -------------------------------------------------------------------
                         slack                                  0.122

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.719    -0.407    inst_vga/inst_olo_base_cc_status/i_scc/Out_Clk
    SLICE_X107Y103       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.266 r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]/Q
                         net (fo=1, routed)           0.058    -0.208    inst_vga/inst_olo_base_cc_status/manual_colors_resync[10]
    SLICE_X106Y103       LUT6 (Prop_lut6_I0_O)        0.045    -0.163 r  inst_vga/inst_olo_base_cc_status/O_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    inst_vga/inst_olo_base_cc_status_n_9
    SLICE_X106Y103       FDCE                                         r  inst_vga/O_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.993    -0.171    inst_vga/CLK
    SLICE_X106Y103       FDCE                                         r  inst_vga/O_RED_reg[2]/C
                         clock pessimism             -0.223    -0.394
    SLICE_X106Y103       FDCE (Hold_fdce_C_D)         0.092    -0.302    inst_vga/O_RED_reg[2]
  -------------------------------------------------------------------
                         required time                          0.302
                         arrival time                          -0.163
  -------------------------------------------------------------------
                         slack                                  0.139

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.720    -0.406    inst_vga/inst_olo_base_cc_status/i_scc/Out_Clk
    SLICE_X107Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.265 r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.168    inst_vga/inst_olo_base_cc_status/manual_colors_resync[2]
    SLICE_X106Y100       LUT6 (Prop_lut6_I0_O)        0.045    -0.123 r  inst_vga/inst_olo_base_cc_status/O_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    inst_vga/inst_olo_base_cc_status_n_1
    SLICE_X106Y100       FDCE                                         r  inst_vga/O_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.994    -0.170    inst_vga/CLK
    SLICE_X106Y100       FDCE                                         r  inst_vga/O_BLUE_reg[2]/C
                         clock pessimism             -0.223    -0.393
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.091    -0.302    inst_vga/O_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.302
                         arrival time                          -0.123
  -------------------------------------------------------------------
                         slack                                  0.179

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.719    -0.407    inst_vga/inst_olo_base_cc_status/i_scc/Out_Clk
    SLICE_X107Y103       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.266 r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.169    inst_vga/inst_olo_base_cc_status/manual_colors_resync[0]
    SLICE_X106Y103       LUT6 (Prop_lut6_I0_O)        0.045    -0.124 r  inst_vga/inst_olo_base_cc_status/O_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    inst_vga/inst_olo_base_cc_status_n_3
    SLICE_X106Y103       FDCE                                         r  inst_vga/O_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.993    -0.171    inst_vga/CLK
    SLICE_X106Y103       FDCE                                         r  inst_vga/O_BLUE_reg[0]/C
                         clock pessimism             -0.223    -0.394
    SLICE_X106Y103       FDCE (Hold_fdce_C_D)         0.091    -0.303    inst_vga/O_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.303
                         arrival time                          -0.124
  -------------------------------------------------------------------
                         slack                                  0.179

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.692    -0.434    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Out_Clk
    SLICE_X102Y105       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y105       FDRE (Prop_fdre_C_Q)         0.148    -0.286 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.227    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0
    SLICE_X102Y105       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Out_Clk
    SLICE_X102Y105       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/C
                         clock pessimism             -0.236    -0.434
    SLICE_X102Y105       FDRE (Hold_fdre_C_D)         0.022    -0.412    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.412
                         arrival time                          -0.227
  -------------------------------------------------------------------
                         slack                                  0.185

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.719    -0.407    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Out_Clk
    SLICE_X109Y103       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDRE (Prop_fdre_C_Q)         0.128    -0.279 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.225    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0
    SLICE_X109Y103       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.993    -0.171    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Out_Clk
    SLICE_X109Y103       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]/C
                         clock pessimism             -0.236    -0.407
    SLICE_X109Y103       FDRE (Hold_fdre_C_D)        -0.008    -0.415    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.415
                         arrival time                          -0.225
  -------------------------------------------------------------------
                         slack                                  0.190

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.720    -0.406    inst_vga/inst_olo_base_cc_status/i_scc/Out_Clk
    SLICE_X107Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.265 r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.128    inst_vga/inst_olo_base_cc_status/manual_colors_resync[7]
    SLICE_X106Y100       LUT6 (Prop_lut6_I0_O)        0.045    -0.083 r  inst_vga/inst_olo_base_cc_status/O_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    inst_vga/inst_olo_base_cc_status_n_4
    SLICE_X106Y100       FDCE                                         r  inst_vga/O_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.994    -0.170    inst_vga/CLK
    SLICE_X106Y100       FDCE                                         r  inst_vga/O_GREEN_reg[3]/C
                         clock pessimism             -0.223    -0.393
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.092    -0.301    inst_vga/O_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301
                         arrival time                          -0.083
  -------------------------------------------------------------------
                         slack                                  0.218

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.567%)  route 0.137ns (42.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.719    -0.407    inst_vga/inst_olo_base_cc_status/i_scc/Out_Clk
    SLICE_X107Y103       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.266 r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.129    inst_vga/inst_olo_base_cc_status/manual_colors_resync[11]
    SLICE_X106Y103       LUT6 (Prop_lut6_I0_O)        0.045    -0.084 r  inst_vga/inst_olo_base_cc_status/O_RED[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    inst_vga/inst_olo_base_cc_status_n_8
    SLICE_X106Y103       FDCE                                         r  inst_vga/O_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.993    -0.171    inst_vga/CLK
    SLICE_X106Y103       FDCE                                         r  inst_vga/O_RED_reg[3]/C
                         clock pessimism             -0.223    -0.394
    SLICE_X106Y103       FDCE (Hold_fdce_C_D)         0.092    -0.302    inst_vga/O_RED_reg[3]
  -------------------------------------------------------------------
                         required time                          0.302
                         arrival time                          -0.084
  -------------------------------------------------------------------
                         slack                                  0.218

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 inst_vga/vertical_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_VSYNC_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.468%)  route 0.143ns (43.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.691    -0.435    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.294 r  inst_vga/vertical_count_reg[5]/Q
                         net (fo=5, routed)           0.143    -0.151    inst_vga/vertical_count_reg[5]
    SLICE_X105Y106       LUT6 (Prop_lut6_I2_O)        0.045    -0.106 r  inst_vga/O_VSYNC_i_1/O
                         net (fo=1, routed)           0.000    -0.106    inst_vga/O_VSYNC_i_1_n_0
    SLICE_X105Y106       FDCE                                         r  inst_vga/O_VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X105Y106       FDCE                                         r  inst_vga/O_VSYNC_reg/C
                         clock pessimism             -0.221    -0.418
    SLICE_X105Y106       FDCE (Hold_fdce_C_D)         0.091    -0.327    inst_vga/O_VSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.327
                         arrival time                          -0.106
  -------------------------------------------------------------------
                         slack                                  0.221

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 inst_vga/vertical_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.019%)  route 0.129ns (40.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.691    -0.435    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.294 r  inst_vga/vertical_count_reg[4]/Q
                         net (fo=6, routed)           0.129    -0.165    inst_vga/vertical_count_reg[4]
    SLICE_X105Y107       LUT6 (Prop_lut6_I5_O)        0.045    -0.120 r  inst_vga/vertical_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    inst_vga/p_0_in__0[4]
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/CLK
    SLICE_X105Y107       FDCE                                         r  inst_vga/vertical_count_reg[4]/C
                         clock pessimism             -0.237    -0.435
    SLICE_X105Y107       FDCE (Hold_fdce_C_D)         0.092    -0.343    inst_vga/vertical_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.343
                         arrival time                          -0.120
  -------------------------------------------------------------------
                         slack                                  0.223





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1   inst_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C             n/a            1.000         15.385      14.385     SLICE_X101Y107  inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         15.385      14.385     SLICE_X101Y107  inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         15.385      14.385     SLICE_X101Y107  inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X103Y107  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X103Y107  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X103Y107  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         15.385      14.385     SLICE_X106Y103  inst_vga/O_BLUE_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         15.385      14.385     SLICE_X106Y104  inst_vga/O_BLUE_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.385      144.615    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X101Y107  inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X101Y107  inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X101Y107  inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X101Y107  inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X101Y107  inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X101Y107  inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y107  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y107  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y107  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y107  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X101Y107  inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X101Y107  inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X101Y107  inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X101Y107  inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X101Y107  inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X101Y107  inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y107  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y107  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y107  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y107  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   inst_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.704ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.704ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_0
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.193ns  (logic 0.972ns (44.311%)  route 1.221ns (55.689%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  PAD_I_SWITCH_0 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_0
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  PAD_I_SWITCH_0_IBUF_inst/O
                         net (fo=1, routed)           1.221     2.193    inst_olo_intf_sync/DataAsync[0]
    SLICE_X110Y104       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
    SLICE_X110Y104       FDRE (Setup_fdre_C_D)       -0.103    19.897    inst_olo_intf_sync/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         19.897
                         arrival time                          -2.193
  -------------------------------------------------------------------
                         slack                                 17.704

Slack (MET) :             17.978ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_1
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.975ns  (logic 0.954ns (48.336%)  route 1.020ns (51.664%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  PAD_I_SWITCH_1 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_1
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  PAD_I_SWITCH_1_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.975    inst_olo_intf_sync/DataAsync[1]
    SLICE_X112Y102       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
    SLICE_X112Y102       FDRE (Setup_fdre_C_D)       -0.047    19.953    inst_olo_intf_sync/Reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         19.953
                         arrival time                          -1.975
  -------------------------------------------------------------------
                         slack                                 17.978

Slack (MET) :             18.154ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_2
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.803ns  (logic 0.941ns (52.202%)  route 0.862ns (47.798%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  PAD_I_SWITCH_2 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_2
    H22                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  PAD_I_SWITCH_2_IBUF_inst/O
                         net (fo=1, routed)           0.862     1.803    inst_olo_intf_sync/DataAsync[2]
    SLICE_X112Y102       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
    SLICE_X112Y102       FDRE (Setup_fdre_C_D)       -0.043    19.957    inst_olo_intf_sync/Reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         19.957
                         arrival time                          -1.803
  -------------------------------------------------------------------
                         slack                                 18.154





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.888ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.888ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.136ns  (logic 0.456ns (40.141%)  route 0.680ns (59.859%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.680     1.136    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch
    SLICE_X102Y103       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X102Y103       FDPE (Recov_fdpe_C_PRE)     -0.361    15.024    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.024
                         arrival time                          -1.136
  -------------------------------------------------------------------
                         slack                                 13.888

Slack (MET) :             13.930ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.136ns  (logic 0.456ns (40.141%)  route 0.680ns (59.859%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.680     1.136    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch
    SLICE_X102Y103       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X102Y103       FDPE (Recov_fdpe_C_PRE)     -0.319    15.066    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]
  -------------------------------------------------------------------
                         required time                         15.066
                         arrival time                          -1.136
  -------------------------------------------------------------------
                         slack                                 13.930

Slack (MET) :             13.930ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.136ns  (logic 0.456ns (40.141%)  route 0.680ns (59.859%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.680     1.136    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch
    SLICE_X102Y103       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X102Y103       FDPE (Recov_fdpe_C_PRE)     -0.319    15.066    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.066
                         arrival time                          -1.136
  -------------------------------------------------------------------
                         slack                                 13.930

Slack (MET) :             14.198ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.828ns  (logic 0.456ns (55.084%)  route 0.372ns (44.916%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.372     0.828    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
    SLICE_X109Y101       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X109Y101       FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -0.828
  -------------------------------------------------------------------
                         slack                                 14.198

Slack (MET) :             14.198ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.828ns  (logic 0.456ns (55.084%)  route 0.372ns (44.916%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.372     0.828    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
    SLICE_X109Y101       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X109Y101       FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -0.828
  -------------------------------------------------------------------
                         slack                                 14.198

Slack (MET) :             14.198ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.828ns  (logic 0.456ns (55.084%)  route 0.372ns (44.916%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
    SLICE_X110Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.372     0.828    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
    SLICE_X109Y101       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X109Y101       FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -0.828
  -------------------------------------------------------------------
                         slack                                 14.198

Slack (MET) :             14.220ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.943ns  (logic 0.419ns (44.438%)  route 0.524ns (55.562%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]/C
    SLICE_X103Y105       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.524     0.943    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn
    SLICE_X103Y106       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X103Y106       FDRE (Setup_fdre_C_D)       -0.222    15.163    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163
                         arrival time                          -0.943
  -------------------------------------------------------------------
                         slack                                 14.220

Slack (MET) :             14.221ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.942ns  (logic 0.419ns (44.485%)  route 0.523ns (55.515%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]/C
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.523     0.942    inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn
    SLICE_X107Y102       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y102       FDRE (Setup_fdre_C_D)       -0.222    15.163    inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163
                         arrival time                          -0.942
  -------------------------------------------------------------------
                         slack                                 14.221

Slack (MET) :             14.387ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.811ns  (logic 0.478ns (58.907%)  route 0.333ns (41.093%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]/C
    SLICE_X108Y103       FDRE (Prop_fdre_C_Q)         0.478     0.478 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.333     0.811    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn
    SLICE_X108Y104       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X108Y104       FDRE (Setup_fdre_C_D)       -0.187    15.198    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.198
                         arrival time                          -0.811
  -------------------------------------------------------------------
                         slack                                 14.387





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.929ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.929ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.641%)  route 0.639ns (58.359%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
    SLICE_X106Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.639     1.095    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch
    SLICE_X108Y102       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X108Y102       FDPE (Recov_fdpe_C_PRE)     -0.361    15.024    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.024
                         arrival time                          -1.095
  -------------------------------------------------------------------
                         slack                                 13.929

Slack (MET) :             13.948ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.078ns  (logic 0.518ns (48.042%)  route 0.560ns (51.958%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
    SLICE_X104Y104       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.560     1.078    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch
    SLICE_X103Y104       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X103Y104       FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.078
  -------------------------------------------------------------------
                         slack                                 13.948

Slack (MET) :             13.948ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.078ns  (logic 0.518ns (48.042%)  route 0.560ns (51.958%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
    SLICE_X104Y104       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.560     1.078    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch
    SLICE_X103Y104       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X103Y104       FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.078
  -------------------------------------------------------------------
                         slack                                 13.948

Slack (MET) :             13.948ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.078ns  (logic 0.518ns (48.042%)  route 0.560ns (51.958%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
    SLICE_X104Y104       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.560     1.078    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch
    SLICE_X103Y104       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X103Y104       FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.078
  -------------------------------------------------------------------
                         slack                                 13.948

Slack (MET) :             13.971ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.641%)  route 0.639ns (58.359%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
    SLICE_X106Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.639     1.095    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch
    SLICE_X108Y102       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X108Y102       FDPE (Recov_fdpe_C_PRE)     -0.319    15.066    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]
  -------------------------------------------------------------------
                         required time                         15.066
                         arrival time                          -1.095
  -------------------------------------------------------------------
                         slack                                 13.971

Slack (MET) :             13.971ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.641%)  route 0.639ns (58.359%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
    SLICE_X106Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.639     1.095    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch
    SLICE_X108Y102       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X108Y102       FDPE (Recov_fdpe_C_PRE)     -0.319    15.066    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.066
                         arrival time                          -1.095
  -------------------------------------------------------------------
                         slack                                 13.971

Slack (MET) :             14.179ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.990ns  (logic 0.419ns (42.303%)  route 0.571ns (57.697%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[5]/C
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[5]/Q
                         net (fo=1, routed)           0.571     0.990    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[5]
    SLICE_X107Y103       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y103       FDRE (Setup_fdre_C_D)       -0.216    15.169    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[5]
  -------------------------------------------------------------------
                         required time                         15.169
                         arrival time                          -0.990
  -------------------------------------------------------------------
                         slack                                 14.179

Slack (MET) :             14.180ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.990ns  (logic 0.419ns (42.303%)  route 0.571ns (57.697%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[9]/C
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[9]/Q
                         net (fo=1, routed)           0.571     0.990    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[9]
    SLICE_X107Y103       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y103       FDRE (Setup_fdre_C_D)       -0.215    15.170    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[9]
  -------------------------------------------------------------------
                         required time                         15.170
                         arrival time                          -0.990
  -------------------------------------------------------------------
                         slack                                 14.180

Slack (MET) :             14.220ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.943ns  (logic 0.419ns (44.438%)  route 0.524ns (55.562%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[3]/C
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[3]/Q
                         net (fo=1, routed)           0.524     0.943    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[3]
    SLICE_X107Y103       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y103       FDRE (Setup_fdre_C_D)       -0.222    15.163    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[3]
  -------------------------------------------------------------------
                         required time                         15.163
                         arrival time                          -0.943
  -------------------------------------------------------------------
                         slack                                 14.220

Slack (MET) :             14.221ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.942ns  (logic 0.419ns (44.485%)  route 0.523ns (55.515%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegIn_reg[0]/C
    SLICE_X109Y102       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.523     0.942    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegIn
    SLICE_X109Y103       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X109Y103       FDRE (Setup_fdre_C_D)       -0.222    15.163    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163
                         arrival time                          -0.942
  -------------------------------------------------------------------
                         slack                                 14.221





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.811ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.419ns (11.779%)  route 3.138ns (88.221%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.138     1.417    inst_spi_master/AR[0]
    SLICE_X110Y102       FDCE                                         f  inst_spi_master/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X110Y102       FDCE                                         r  inst_spi_master/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X110Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.417
  -------------------------------------------------------------------
                         slack                                 15.811

Slack (MET) :             15.811ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.419ns (11.779%)  route 3.138ns (88.221%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.138     1.417    inst_spi_master/AR[0]
    SLICE_X110Y102       FDCE                                         f  inst_spi_master/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X110Y102       FDCE                                         r  inst_spi_master/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X110Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.417
  -------------------------------------------------------------------
                         slack                                 15.811

Slack (MET) :             15.811ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.419ns (11.779%)  route 3.138ns (88.221%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.138     1.417    inst_spi_master/AR[0]
    SLICE_X110Y102       FDCE                                         f  inst_spi_master/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X110Y102       FDCE                                         r  inst_spi_master/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X110Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.417
  -------------------------------------------------------------------
                         slack                                 15.811

Slack (MET) :             15.811ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/O_SCLK_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.419ns (11.779%)  route 3.138ns (88.221%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.138     1.417    inst_spi_master/AR[0]
    SLICE_X110Y102       FDCE                                         f  inst_spi_master/O_SCLK_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X110Y102       FDCE                                         r  inst_spi_master/O_SCLK_reg/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X110Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/O_SCLK_reg
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.417
  -------------------------------------------------------------------
                         slack                                 15.811

Slack (MET) :             15.811ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_sclk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.419ns (11.779%)  route 3.138ns (88.221%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.138     1.417    inst_spi_master/AR[0]
    SLICE_X110Y102       FDCE                                         f  inst_spi_master/reg_o_sclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X110Y102       FDCE                                         r  inst_spi_master/reg_o_sclk_reg/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X110Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/reg_o_sclk_reg
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.417
  -------------------------------------------------------------------
                         slack                                 15.811

Slack (MET) :             15.811ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_resync_i_miso_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.419ns (11.779%)  route 3.138ns (88.221%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.138     1.417    inst_spi_master/AR[0]
    SLICE_X110Y102       FDCE                                         f  inst_spi_master/reg_resync_i_miso_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X110Y102       FDCE                                         r  inst_spi_master/reg_resync_i_miso_reg[0]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X110Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/reg_resync_i_miso_reg[0]
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.417
  -------------------------------------------------------------------
                         slack                                 15.811

Slack (MET) :             15.811ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_resync_i_miso_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.419ns (11.779%)  route 3.138ns (88.221%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.138     1.417    inst_spi_master/AR[0]
    SLICE_X110Y102       FDCE                                         f  inst_spi_master/reg_resync_i_miso_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X110Y102       FDCE                                         r  inst_spi_master/reg_resync_i_miso_reg[1]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X110Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/reg_resync_i_miso_reg[1]
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.417
  -------------------------------------------------------------------
                         slack                                 15.811

Slack (MET) :             15.815ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/core_clk_en_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.419ns (11.793%)  route 3.134ns (88.207%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.134     1.412    inst_spi_master/AR[0]
    SLICE_X111Y102       FDCE                                         f  inst_spi_master/core_clk_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X111Y102       FDCE                                         r  inst_spi_master/core_clk_en_reg/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X111Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/core_clk_en_reg
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.412
  -------------------------------------------------------------------
                         slack                                 15.815

Slack (MET) :             15.815ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/core_clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.419ns (11.793%)  route 3.134ns (88.207%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.134     1.412    inst_spi_master/AR[0]
    SLICE_X111Y102       FDCE                                         f  inst_spi_master/core_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X111Y102       FDCE                                         r  inst_spi_master/core_clk_reg/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X111Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/core_clk_reg
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.412
  -------------------------------------------------------------------
                         slack                                 15.815

Slack (MET) :             15.815ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/half_period_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.419ns (11.793%)  route 3.134ns (88.207%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.134     1.412    inst_spi_master/AR[0]
    SLICE_X111Y102       FDCE                                         f  inst_spi_master/half_period_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X111Y102       FDCE                                         r  inst_spi_master/half_period_tick_reg/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X111Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/half_period_tick_reg
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.412
  -------------------------------------------------------------------
                         slack                                 15.815





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/i_uart_rx_filtered_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.540%)  route 0.232ns (64.460%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.232    -0.075    inst_uart/inst_uart_rx/RstOut
    SLICE_X102Y110       FDPE                                         f  inst_uart/inst_uart_rx/i_uart_rx_filtered_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.964    -0.200    inst_uart/inst_uart_rx/clk_out1
    SLICE_X102Y110       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_filtered_reg/C
                         clock pessimism             -0.220    -0.420
    SLICE_X102Y110       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.544    inst_uart/inst_uart_rx/i_uart_rx_filtered_reg
  -------------------------------------------------------------------
                         required time                          0.544
                         arrival time                          -0.075
  -------------------------------------------------------------------
                         slack                                  0.469

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/i_uart_rx_sr_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.540%)  route 0.232ns (64.460%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.232    -0.075    inst_uart/inst_uart_rx/RstOut
    SLICE_X102Y110       FDPE                                         f  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.964    -0.200    inst_uart/inst_uart_rx/clk_out1
    SLICE_X102Y110       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[1]/C
                         clock pessimism             -0.220    -0.420
    SLICE_X102Y110       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.544    inst_uart/inst_uart_rx/i_uart_rx_sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544
                         arrival time                          -0.075
  -------------------------------------------------------------------
                         slack                                  0.469

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/i_uart_rx_sr_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.540%)  route 0.232ns (64.460%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.232    -0.075    inst_uart/inst_uart_rx/RstOut
    SLICE_X102Y110       FDPE                                         f  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.964    -0.200    inst_uart/inst_uart_rx/clk_out1
    SLICE_X102Y110       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[2]/C
                         clock pessimism             -0.220    -0.420
    SLICE_X102Y110       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.544    inst_uart/inst_uart_rx/i_uart_rx_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.544
                         arrival time                          -0.075
  -------------------------------------------------------------------
                         slack                                  0.469

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/i_uart_rx_sr_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.540%)  route 0.232ns (64.460%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.232    -0.075    inst_uart/inst_uart_rx/RstOut
    SLICE_X102Y110       FDPE                                         f  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.964    -0.200    inst_uart/inst_uart_rx/clk_out1
    SLICE_X102Y110       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[3]/C
                         clock pessimism             -0.220    -0.420
    SLICE_X102Y110       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.544    inst_uart/inst_uart_rx/i_uart_rx_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544
                         arrival time                          -0.075
  -------------------------------------------------------------------
                         slack                                  0.469

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/rx_baud_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.842%)  route 0.262ns (67.158%))
  Logic Levels:           0
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.262    -0.045    inst_uart/inst_uart_rx/RstOut
    SLICE_X98Y109        FDCE                                         f  inst_uart/inst_uart_rx/rx_baud_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.965    -0.199    inst_uart/inst_uart_rx/clk_out1
    SLICE_X98Y109        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[0]/C
                         clock pessimism             -0.200    -0.399
    SLICE_X98Y109        FDCE (Remov_fdce_C_CLR)     -0.120    -0.519    inst_uart/inst_uart_rx/rx_baud_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519
                         arrival time                          -0.045
  -------------------------------------------------------------------
                         slack                                  0.474

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/rx_baud_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.842%)  route 0.262ns (67.158%))
  Logic Levels:           0
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.262    -0.045    inst_uart/inst_uart_rx/RstOut
    SLICE_X98Y109        FDCE                                         f  inst_uart/inst_uart_rx/rx_baud_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.965    -0.199    inst_uart/inst_uart_rx/clk_out1
    SLICE_X98Y109        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[1]/C
                         clock pessimism             -0.200    -0.399
    SLICE_X98Y109        FDCE (Remov_fdce_C_CLR)     -0.120    -0.519    inst_uart/inst_uart_rx/rx_baud_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519
                         arrival time                          -0.045
  -------------------------------------------------------------------
                         slack                                  0.474

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/rx_baud_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.842%)  route 0.262ns (67.158%))
  Logic Levels:           0
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.262    -0.045    inst_uart/inst_uart_rx/RstOut
    SLICE_X98Y109        FDCE                                         f  inst_uart/inst_uart_rx/rx_baud_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.965    -0.199    inst_uart/inst_uart_rx/clk_out1
    SLICE_X98Y109        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[3]/C
                         clock pessimism             -0.200    -0.399
    SLICE_X98Y109        FDCE (Remov_fdce_C_CLR)     -0.120    -0.519    inst_uart/inst_uart_rx/rx_baud_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519
                         arrival time                          -0.045
  -------------------------------------------------------------------
                         slack                                  0.474

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/rx_baud_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.842%)  route 0.262ns (67.158%))
  Logic Levels:           0
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.262    -0.045    inst_uart/inst_uart_rx/RstOut
    SLICE_X98Y109        FDCE                                         f  inst_uart/inst_uart_rx/rx_baud_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.965    -0.199    inst_uart/inst_uart_rx/clk_out1
    SLICE_X98Y109        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_counter_reg[4]/C
                         clock pessimism             -0.200    -0.399
    SLICE_X98Y109        FDCE (Remov_fdce_C_CLR)     -0.120    -0.519    inst_uart/inst_uart_rx/rx_baud_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.519
                         arrival time                          -0.045
  -------------------------------------------------------------------
                         slack                                  0.474

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.540%)  route 0.232ns (64.460%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.232    -0.075    inst_uart/inst_uart_rx/RstOut
    SLICE_X103Y110       FDCE                                         f  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.964    -0.200    inst_uart/inst_uart_rx/clk_out1
    SLICE_X103Y110       FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.220    -0.420
    SLICE_X103Y110       FDCE (Remov_fdce_C_CLR)     -0.145    -0.565    inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.565
                         arrival time                          -0.075
  -------------------------------------------------------------------
                         slack                                  0.490

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/i_uart_rx_sr_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.540%)  route 0.232ns (64.460%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.232    -0.075    inst_uart/inst_uart_rx/RstOut
    SLICE_X103Y110       FDPE                                         f  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.964    -0.200    inst_uart/inst_uart_rx/clk_out1
    SLICE_X103Y110       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[0]/C
                         clock pessimism             -0.220    -0.420
    SLICE_X103Y110       FDPE (Remov_fdpe_C_PRE)     -0.148    -0.568    inst_uart/inst_uart_rx/i_uart_rx_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568
                         arrival time                          -0.075
  -------------------------------------------------------------------
                         slack                                  0.493





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.688ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.419ns (20.303%)  route 1.645ns (79.697%))
  Logic Levels:           0
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 13.653 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.645    -0.077    inst_vga/AR[0]
    SLICE_X106Y104       FDCE                                         f  inst_vga/O_BLUE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.860    13.653    inst_vga/CLK
    SLICE_X106Y104       FDCE                                         r  inst_vga/O_BLUE_reg[1]/C
                         clock pessimism             -0.396    13.257
                         clock uncertainty           -0.069    13.188
    SLICE_X106Y104       FDCE (Recov_fdce_C_CLR)     -0.577    12.611    inst_vga/O_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         12.611
                         arrival time                           0.077
  -------------------------------------------------------------------
                         slack                                 12.688

Slack (MET) :             12.688ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.419ns (20.303%)  route 1.645ns (79.697%))
  Logic Levels:           0
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 13.653 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.645    -0.077    inst_vga/AR[0]
    SLICE_X106Y104       FDCE                                         f  inst_vga/O_GREEN_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.860    13.653    inst_vga/CLK
    SLICE_X106Y104       FDCE                                         r  inst_vga/O_GREEN_reg[0]/C
                         clock pessimism             -0.396    13.257
                         clock uncertainty           -0.069    13.188
    SLICE_X106Y104       FDCE (Recov_fdce_C_CLR)     -0.577    12.611    inst_vga/O_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         12.611
                         arrival time                           0.077
  -------------------------------------------------------------------
                         slack                                 12.688

Slack (MET) :             12.826ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.419ns (21.762%)  route 1.506ns (78.238%))
  Logic Levels:           0
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 13.653 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.506    -0.215    inst_vga/AR[0]
    SLICE_X106Y103       FDCE                                         f  inst_vga/O_BLUE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.860    13.653    inst_vga/CLK
    SLICE_X106Y103       FDCE                                         r  inst_vga/O_BLUE_reg[0]/C
                         clock pessimism             -0.396    13.257
                         clock uncertainty           -0.069    13.188
    SLICE_X106Y103       FDCE (Recov_fdce_C_CLR)     -0.577    12.611    inst_vga/O_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.611
                         arrival time                           0.215
  -------------------------------------------------------------------
                         slack                                 12.826

Slack (MET) :             12.826ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.419ns (21.762%)  route 1.506ns (78.238%))
  Logic Levels:           0
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 13.653 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.506    -0.215    inst_vga/AR[0]
    SLICE_X106Y103       FDCE                                         f  inst_vga/O_BLUE_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.860    13.653    inst_vga/CLK
    SLICE_X106Y103       FDCE                                         r  inst_vga/O_BLUE_reg[3]/C
                         clock pessimism             -0.396    13.257
                         clock uncertainty           -0.069    13.188
    SLICE_X106Y103       FDCE (Recov_fdce_C_CLR)     -0.577    12.611    inst_vga/O_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         12.611
                         arrival time                           0.215
  -------------------------------------------------------------------
                         slack                                 12.826

Slack (MET) :             12.826ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.419ns (21.762%)  route 1.506ns (78.238%))
  Logic Levels:           0
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 13.653 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.506    -0.215    inst_vga/AR[0]
    SLICE_X106Y103       FDCE                                         f  inst_vga/O_RED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.860    13.653    inst_vga/CLK
    SLICE_X106Y103       FDCE                                         r  inst_vga/O_RED_reg[2]/C
                         clock pessimism             -0.396    13.257
                         clock uncertainty           -0.069    13.188
    SLICE_X106Y103       FDCE (Recov_fdce_C_CLR)     -0.577    12.611    inst_vga/O_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         12.611
                         arrival time                           0.215
  -------------------------------------------------------------------
                         slack                                 12.826

Slack (MET) :             12.826ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.419ns (21.762%)  route 1.506ns (78.238%))
  Logic Levels:           0
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 13.653 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.506    -0.215    inst_vga/AR[0]
    SLICE_X106Y103       FDCE                                         f  inst_vga/O_RED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.860    13.653    inst_vga/CLK
    SLICE_X106Y103       FDCE                                         r  inst_vga/O_RED_reg[3]/C
                         clock pessimism             -0.396    13.257
                         clock uncertainty           -0.069    13.188
    SLICE_X106Y103       FDCE (Recov_fdce_C_CLR)     -0.577    12.611    inst_vga/O_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         12.611
                         arrival time                           0.215
  -------------------------------------------------------------------
                         slack                                 12.826

Slack (MET) :             13.127ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.419ns (27.018%)  route 1.132ns (72.982%))
  Logic Levels:           0
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 13.579 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.132    -0.590    inst_vga/AR[0]
    SLICE_X105Y103       FDCE                                         f  inst_vga/O_GREEN_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.786    13.579    inst_vga/CLK
    SLICE_X105Y103       FDCE                                         r  inst_vga/O_GREEN_reg[1]/C
                         clock pessimism             -0.396    13.183
                         clock uncertainty           -0.069    13.114
    SLICE_X105Y103       FDCE (Recov_fdce_C_CLR)     -0.577    12.537    inst_vga/O_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         12.537
                         arrival time                           0.590
  -------------------------------------------------------------------
                         slack                                 13.127

Slack (MET) :             13.127ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.419ns (27.018%)  route 1.132ns (72.982%))
  Logic Levels:           0
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 13.579 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.132    -0.590    inst_vga/AR[0]
    SLICE_X105Y103       FDCE                                         f  inst_vga/O_GREEN_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.786    13.579    inst_vga/CLK
    SLICE_X105Y103       FDCE                                         r  inst_vga/O_GREEN_reg[2]/C
                         clock pessimism             -0.396    13.183
                         clock uncertainty           -0.069    13.114
    SLICE_X105Y103       FDCE (Recov_fdce_C_CLR)     -0.577    12.537    inst_vga/O_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         12.537
                         arrival time                           0.590
  -------------------------------------------------------------------
                         slack                                 13.127

Slack (MET) :             13.127ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.419ns (27.018%)  route 1.132ns (72.982%))
  Logic Levels:           0
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 13.579 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.132    -0.590    inst_vga/AR[0]
    SLICE_X105Y103       FDCE                                         f  inst_vga/O_RED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.786    13.579    inst_vga/CLK
    SLICE_X105Y103       FDCE                                         r  inst_vga/O_RED_reg[1]/C
                         clock pessimism             -0.396    13.183
                         clock uncertainty           -0.069    13.114
    SLICE_X105Y103       FDCE (Recov_fdce_C_CLR)     -0.577    12.537    inst_vga/O_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         12.537
                         arrival time                           0.590
  -------------------------------------------------------------------
                         slack                                 13.127

Slack (MET) :             13.208ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.419ns (27.129%)  route 1.125ns (72.871%))
  Logic Levels:           0
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 13.654 - 15.385 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.979    -2.141    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.125    -0.596    inst_vga/AR[0]
    SLICE_X106Y100       FDCE                                         f  inst_vga/O_BLUE_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.861    13.654    inst_vga/CLK
    SLICE_X106Y100       FDCE                                         r  inst_vga/O_BLUE_reg[2]/C
                         clock pessimism             -0.396    13.258
                         clock uncertainty           -0.069    13.189
    SLICE_X106Y100       FDCE (Recov_fdce_C_CLR)     -0.577    12.612    inst_vga/O_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         12.612
                         arrival time                           0.596
  -------------------------------------------------------------------
                         slack                                 13.208





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_HSYNC_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.868%)  route 0.193ns (60.132%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.691    -0.435    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.193    -0.114    inst_vga/AR[0]
    SLICE_X102Y106       FDCE                                         f  inst_vga/O_HSYNC_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/CLK
    SLICE_X102Y106       FDCE                                         r  inst_vga/O_HSYNC_reg/C
                         clock pessimism             -0.220    -0.418
    SLICE_X102Y106       FDCE (Remov_fdce_C_CLR)     -0.120    -0.538    inst_vga/O_HSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.538
                         arrival time                          -0.114
  -------------------------------------------------------------------
                         slack                                  0.424

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.868%)  route 0.193ns (60.132%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.691    -0.435    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.193    -0.114    inst_vga/AR[0]
    SLICE_X102Y106       FDCE                                         f  inst_vga/horizontal_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/CLK
    SLICE_X102Y106       FDCE                                         r  inst_vga/horizontal_count_reg[10]/C
                         clock pessimism             -0.220    -0.418
    SLICE_X102Y106       FDCE (Remov_fdce_C_CLR)     -0.120    -0.538    inst_vga/horizontal_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.538
                         arrival time                          -0.114
  -------------------------------------------------------------------
                         slack                                  0.424

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.868%)  route 0.193ns (60.132%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.691    -0.435    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.193    -0.114    inst_vga/AR[0]
    SLICE_X102Y106       FDCE                                         f  inst_vga/horizontal_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/CLK
    SLICE_X102Y106       FDCE                                         r  inst_vga/horizontal_count_reg[6]/C
                         clock pessimism             -0.220    -0.418
    SLICE_X102Y106       FDCE (Remov_fdce_C_CLR)     -0.120    -0.538    inst_vga/horizontal_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.538
                         arrival time                          -0.114
  -------------------------------------------------------------------
                         slack                                  0.424

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.868%)  route 0.193ns (60.132%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.691    -0.435    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.193    -0.114    inst_vga/AR[0]
    SLICE_X102Y106       FDCE                                         f  inst_vga/horizontal_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/CLK
    SLICE_X102Y106       FDCE                                         r  inst_vga/horizontal_count_reg[7]/C
                         clock pessimism             -0.220    -0.418
    SLICE_X102Y106       FDCE (Remov_fdce_C_CLR)     -0.120    -0.538    inst_vga/horizontal_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.538
                         arrival time                          -0.114
  -------------------------------------------------------------------
                         slack                                  0.424

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.919%)  route 0.286ns (69.081%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.691    -0.435    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.286    -0.021    inst_vga/AR[0]
    SLICE_X104Y107       FDCE                                         f  inst_vga/horizontal_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/CLK
    SLICE_X104Y107       FDCE                                         r  inst_vga/horizontal_count_reg[0]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y107       FDCE (Remov_fdce_C_CLR)     -0.120    -0.518    inst_vga/horizontal_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518
                         arrival time                          -0.021
  -------------------------------------------------------------------
                         slack                                  0.497

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.919%)  route 0.286ns (69.081%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.691    -0.435    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.286    -0.021    inst_vga/AR[0]
    SLICE_X104Y107       FDCE                                         f  inst_vga/horizontal_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/CLK
    SLICE_X104Y107       FDCE                                         r  inst_vga/horizontal_count_reg[1]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y107       FDCE (Remov_fdce_C_CLR)     -0.120    -0.518    inst_vga/horizontal_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518
                         arrival time                          -0.021
  -------------------------------------------------------------------
                         slack                                  0.497

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.919%)  route 0.286ns (69.081%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.691    -0.435    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.286    -0.021    inst_vga/AR[0]
    SLICE_X104Y107       FDCE                                         f  inst_vga/horizontal_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/CLK
    SLICE_X104Y107       FDCE                                         r  inst_vga/horizontal_count_reg[2]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y107       FDCE (Remov_fdce_C_CLR)     -0.120    -0.518    inst_vga/horizontal_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518
                         arrival time                          -0.021
  -------------------------------------------------------------------
                         slack                                  0.497

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.919%)  route 0.286ns (69.081%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.691    -0.435    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.286    -0.021    inst_vga/AR[0]
    SLICE_X104Y107       FDCE                                         f  inst_vga/horizontal_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/CLK
    SLICE_X104Y107       FDCE                                         r  inst_vga/horizontal_count_reg[3]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y107       FDCE (Remov_fdce_C_CLR)     -0.120    -0.518    inst_vga/horizontal_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518
                         arrival time                          -0.021
  -------------------------------------------------------------------
                         slack                                  0.497

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.919%)  route 0.286ns (69.081%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.691    -0.435    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.286    -0.021    inst_vga/AR[0]
    SLICE_X104Y107       FDCE                                         f  inst_vga/horizontal_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/CLK
    SLICE_X104Y107       FDCE                                         r  inst_vga/horizontal_count_reg[4]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y107       FDCE (Remov_fdce_C_CLR)     -0.120    -0.518    inst_vga/horizontal_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.518
                         arrival time                          -0.021
  -------------------------------------------------------------------
                         slack                                  0.497

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_VSYNC_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.962%)  route 0.272ns (68.038%))
  Logic Levels:           0
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.691    -0.435    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y107       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.272    -0.035    inst_vga/AR[0]
    SLICE_X105Y106       FDCE                                         f  inst_vga/O_VSYNC_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X105Y106       FDCE                                         r  inst_vga/O_VSYNC_reg/C
                         clock pessimism             -0.200    -0.397
    SLICE_X105Y106       FDCE (Remov_fdce_C_CLR)     -0.145    -0.542    inst_vga/O_VSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.542
                         arrival time                          -0.035
  -------------------------------------------------------------------
                         slack                                  0.507





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
Reference | Input          | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal           |
Clock     | Port           | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock              |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
PAD_I_CLK | PAD_I_MISO     | FDCE    | -     |     9.273 (r) | SLOW    |    -3.152 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_RST_P    | FDPE    | -     |     6.819 (r) | SLOW    |    -1.902 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_0 | FDRE    | -     |     2.296 (r) | SLOW    |             - | -       | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_1 | FDRE    | -     |     2.022 (r) | SLOW    |             - | -       | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_2 | FDRE    | -     |     1.846 (r) | SLOW    |             - | -       | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_UART_RX  | FDPE    | -     |     9.617 (r) | SLOW    |    -3.285 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_RST_P    | FDPE    | -     |     6.517 (r) | SLOW    |    -1.797 (r) | FAST    | clk_out2_clk_wiz_0 |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+


Output Ports Clock-to-out

----------+--------------------+--------+-------+----------------+---------+----------------+---------+--------------------+
Reference | Output             | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal           |
Clock     | Port               | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock              |
----------+--------------------+--------+-------+----------------+---------+----------------+---------+--------------------+
PAD_I_CLK | PAD_O_CS_N         | FDPE   | -     |      9.046 (r) | SLOW    |      3.818 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_LED_0        | FDPE   | -     |      5.830 (r) | SLOW    |      2.035 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_MOSI         | FDCE   | -     |      8.852 (r) | SLOW    |      3.784 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_SCLK         | FDCE   | -     |      9.371 (r) | SLOW    |      4.005 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_UART_TX      | FDPE   | -     |      8.235 (r) | SLOW    |      3.220 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[0]  | FDCE   | -     |      5.474 (r) | SLOW    |      1.828 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[1]  | FDCE   | -     |      5.473 (r) | SLOW    |      1.827 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[2]  | FDCE   | -     |      5.634 (r) | SLOW    |      1.887 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[3]  | FDCE   | -     |      6.269 (r) | SLOW    |      2.240 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[0] | FDCE   | -     |      6.096 (r) | SLOW    |      2.163 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[1] | FDCE   | -     |      6.234 (r) | SLOW    |      2.269 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[2] | FDCE   | -     |      6.452 (r) | SLOW    |      2.375 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[3] | FDCE   | -     |      6.061 (r) | SLOW    |      2.155 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_HSYNC    | FDCE   | -     |      6.825 (r) | SLOW    |      2.521 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[0]   | FDCE   | -     |      5.998 (r) | SLOW    |      2.107 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[1]   | FDCE   | -     |      6.203 (r) | SLOW    |      2.250 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[2]   | FDCE   | -     |      6.226 (r) | SLOW    |      2.197 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[3]   | FDCE   | -     |      6.209 (r) | SLOW    |      2.205 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_VSYNC    | FDCE   | -     |      5.851 (r) | SLOW    |      2.058 (r) | FAST    | clk_out2_clk_wiz_0 |
----------+--------------------+--------+-------+----------------+---------+----------------+---------+--------------------+


Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
PAD_I_CLK | PAD_I_CLK   |         4.328 | SLOW    |               |         |               |         |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Max / Min delays for output bus
Clocked by: PAD_I_CLK
Bus Skew: 0.796 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
PAD_O_VGA_BLUE[0]  |   5.474 (r) | SLOW    |   1.828 (r) | FAST    |    0.001 |
PAD_O_VGA_BLUE[1]  |   5.473 (r) | SLOW    |   1.827 (r) | FAST    |    0.000 |
PAD_O_VGA_BLUE[2]  |   5.634 (r) | SLOW    |   1.887 (r) | FAST    |    0.161 |
PAD_O_VGA_BLUE[3]  |   6.269 (r) | SLOW    |   2.240 (r) | FAST    |    0.796 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.269 (r) | SLOW    |   1.827 (r) | FAST    |    0.796 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: PAD_I_CLK
Bus Skew: 0.391 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
PAD_O_VGA_GREEN[0] |   6.096 (r) | SLOW    |   2.163 (r) | FAST    |    0.035 |
PAD_O_VGA_GREEN[1] |   6.234 (r) | SLOW    |   2.269 (r) | FAST    |    0.173 |
PAD_O_VGA_GREEN[2] |   6.452 (r) | SLOW    |   2.375 (r) | FAST    |    0.391 |
PAD_O_VGA_GREEN[3] |   6.061 (r) | SLOW    |   2.155 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.452 (r) | SLOW    |   2.155 (r) | FAST    |    0.391 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: PAD_I_CLK
Bus Skew: 0.228 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
PAD_O_VGA_RED[0]   |   5.998 (r) | SLOW    |   2.107 (r) | FAST    |    0.000 |
PAD_O_VGA_RED[1]   |   6.203 (r) | SLOW    |   2.250 (r) | FAST    |    0.205 |
PAD_O_VGA_RED[2]   |   6.226 (r) | SLOW    |   2.197 (r) | FAST    |    0.228 |
PAD_O_VGA_RED[3]   |   6.209 (r) | SLOW    |   2.205 (r) | FAST    |    0.211 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.226 (r) | SLOW    |   2.107 (r) | FAST    |    0.228 |
-------------------+-------------+---------+-------------+---------+----------+
