Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 12 00:40:52 2023
| Host         : james-surface running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             190 |           32 |
| Yes          | No                    | No                     |              64 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             236 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------+------------------------------------------+------------------+----------------+
|   Clock Signal   |                Enable Signal                |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+------------------+---------------------------------------------+------------------------------------------+------------------+----------------+
| ~clk_BUFG        |                                             |                                          |                1 |              2 |
|  clock_IBUF_BUFG |                                             |                                          |                5 |             16 |
| ~clk_BUFG        |                                             | btnC_IBUF                                |                4 |             34 |
| ~clk_BUFG        | nolabel_line41/delay[0]_i_1_n_0             | btnC_IBUF                                |                5 |             40 |
|  clock_IBUF_BUFG | nolabel_line38/p_0_in                       |                                          |                8 |             64 |
| ~clk_BUFG        | nolabel_line41/FSM_onehot_state[31]_i_1_n_0 | btnC_IBUF                                |                8 |             64 |
|  clock_IBUF_BUFG |                                             | clk6p25m/clear                           |                9 |             66 |
|  clock_IBUF_BUFG | nolabel_line38/DEBOUNCE_LEFT                | nolabel_line38/DEBOUNCE_LEFT[0]_i_1_n_0  |                9 |             66 |
|  clock_IBUF_BUFG | nolabel_line38/DEBOUNCE_RIGHT[0]_i_2_n_0    | nolabel_line38/DEBOUNCE_RIGHT[0]_i_1_n_0 |                9 |             66 |
| ~clk_BUFG        |                                             | nolabel_line41/spi_word[39]_i_1_n_0      |               19 |             90 |
+------------------+---------------------------------------------+------------------------------------------+------------------+----------------+


