Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar  5 14:11:29 2023
| Host         : Guillaume running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sn_network_top_wrapper_control_sets_placed.rpt
| Design       : sn_network_top_wrapper
| Device       : xc7vx485t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              98 |           44 |
| Yes          | No                    | No                     |               3 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             347 |          106 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                                       Enable Signal                                       |                                            Set/Reset Signal                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/SAMPLE_THREE5_out                       |                                                                                                       |                1 |              1 |         1.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/SAMPLE_TWO4_out                         |                                                                                                       |                1 |              1 |         1.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/SAMPLE_ONE3_out                         |                                                                                                       |                1 |              1 |         1.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/io_protocol_i/uart_tx_DUT/bit_count[3]_i_1__0_n_0                 | rst_IBUF                                                                                              |                2 |              4 |         2.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/step_cntr      | gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/done_reg_2[0]                                           |                2 |              4 |         2.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/bit_count                               | rst_IBUF                                                                                              |                1 |              4 |         4.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/step_cntr | gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/idx_vld_sr_reg[2][0]                                    |                1 |              4 |         4.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/io_mgmt_i/start_r_d_reg_1[0]                            | gen_dut_cfg.network_DUT/network_i/io_mgmt_i/SR[0]                                                     |                2 |              4 |         2.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk |                                                                                           | gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/mmu_wdata_7_0_r                                     |                3 |              6 |         2.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk |                                                                                           | gen_dut_cfg.network_DUT/io_mgmt_i/p_0_out                                                             |                5 |              6 |         1.20 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count                               | rst_IBUF                                                                                              |                5 |              7 |         1.40 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/received_word[2]                        | rst_IBUF                                                                                              |                2 |              7 |         3.50 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/FSM_sequential_sm_state_reg[2][0]       | rst_IBUF                                                                                              |                2 |              8 |         4.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/E[0]                                    | rst_IBUF                                                                                              |                2 |              8 |         4.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rx_word_r_reg[3][0]                     | gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/mmu_wdata_7_0_r                                     |                2 |              8 |         4.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rx_word_r_reg[1]_3[0]                   | rst_IBUF                                                                                              |                1 |              8 |         8.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/E[1]                                    | rst_IBUF                                                                                              |                1 |              8 |         8.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rx_word_r_reg[2]_1[0]                   | rst_IBUF                                                                                              |                2 |              8 |         4.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/current   | gen_dut_cfg.network_DUT/io_mgmt_i/p_0_out                                                             |                2 |              8 |         4.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/io_mgmt_i/spike_cntr                                    | gen_dut_cfg.network_DUT/io_mgmt_i/p_0_out                                                             |                2 |              8 |         4.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/io_mgmt_i/spike_cntr6_out                               | gen_dut_cfg.network_DUT/io_mgmt_i/p_0_out                                                             |                3 |              8 |         2.67 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/io_mgmt_i/spike_cntr4_out                               | gen_dut_cfg.network_DUT/io_mgmt_i/p_0_out                                                             |                3 |              8 |         2.67 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk |                                                                                           |                                                                                                       |                8 |              9 |         1.12 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/io_protocol_i/uart_tx_DUT/tx_data[9]_i_1_n_0                      | rst_IBUF                                                                                              |                4 |             10 |         2.50 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/io_mgmt_i/mmu_waddr_15_8_r_reg[0]_0[0]                  | rst_IBUF                                                                                              |                4 |             11 |         2.75 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/E[0]           | gen_dut_cfg.network_DUT/network_i/io_mgmt_i/start_r_d_reg_2                                           |                4 |             15 |         3.75 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/done_reg_1                                  | gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__2_n_0 |                5 |             16 |         3.20 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/done_reg_1                                  | gen_dut_cfg.network_DUT/network_i/io_mgmt_i/done_reg[0]                                               |                5 |             16 |         3.20 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/done_reg_1                                  | gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/SR[0]                                                   |                5 |             16 |         3.20 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/done_reg_1                                  | gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3_n_0 |                5 |             16 |         3.20 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/done_reg_1                                  | gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__1_n_0 |                5 |             16 |         3.20 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/done_reg_1                                  | gen_dut_cfg.network_DUT/io_mgmt_i/p_0_out                                                             |                5 |             18 |         3.60 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk |                                                                                           | gen_dut_cfg.network_DUT/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v1                           |               13 |             23 |         1.77 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/genblk1[3].gen_out_neurons.neuron_output_i/current0               | gen_dut_cfg.network_DUT/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v1                           |                9 |             27 |         3.00 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk |                                                                                           | rst_IBUF                                                                                              |               23 |             63 |         2.74 |
|  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk | gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/done_reg_1                                  | gen_dut_cfg.network_DUT/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v1                           |               20 |             72 |         3.60 |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


