PPA Report for speed_optimized_crc32.v (Module: speed_optimized_crc32)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 26
FF Count: 70
IO Count: 40
Cell Count: 161

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 500.50 MHz
Reg-to-Reg Critical Path Delay: 1.861 ns

POWER METRICS:
-------------
Total Power Consumption: 0.515 W
