<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::RegisterBankInfo::OperandsMapper Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a></li><li class="navelem"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::RegisterBankInfo::OperandsMapper Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Helper class used to get/create the virtual registers that will be used to replace the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a> when applying a mapping.  
 <a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="RegisterBankInfo_8h_source.html">llvm/CodeGen/GlobalISel/RegisterBankInfo.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac45469c8ee7ec955262a7f6dfe57fc2e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#ac45469c8ee7ec955262a7f6dfe57fc2e">OperandsMapper</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;InstrMapping, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)</td></tr>
<tr class="memdesc:ac45469c8ee7ec955262a7f6dfe57fc2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create an <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html" title="Helper class used to get/create the virtual registers that will be used to replace the MachineOperand...">OperandsMapper</a> that will hold the information to apply <code>InstrMapping</code> to <code>MI</code>.  <a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#ac45469c8ee7ec955262a7f6dfe57fc2e">More...</a><br /></td></tr>
<tr class="separator:ac45469c8ee7ec955262a7f6dfe57fc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6817453b853abea76fab37803ade6ef4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a6817453b853abea76fab37803ade6ef4">createVRegs</a> (<a class="el" href="classunsigned.html">unsigned</a> OpIdx)</td></tr>
<tr class="memdesc:a6817453b853abea76fab37803ade6ef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create as many new virtual registers as needed for the mapping of the <code>OpIdx-th</code> operand.  <a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a6817453b853abea76fab37803ade6ef4">More...</a><br /></td></tr>
<tr class="separator:a6817453b853abea76fab37803ade6ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10302abbff4a2a12a2bdb34898882b2c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a10302abbff4a2a12a2bdb34898882b2c">setVRegs</a> (<a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="classunsigned.html">unsigned</a> PartialMapIdx, <a class="el" href="classllvm_1_1Register.html">Register</a> NewVReg)</td></tr>
<tr class="memdesc:a10302abbff4a2a12a2bdb34898882b2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the virtual register of the <code>PartialMapIdx-th</code> partial mapping of the OpIdx-th operand to <code>NewVReg</code>.  <a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a10302abbff4a2a12a2bdb34898882b2c">More...</a><br /></td></tr>
<tr class="separator:a10302abbff4a2a12a2bdb34898882b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23faa9ae580c4a451da006e3567b297"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;::const_iterator &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a> (<a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="classbool.html">bool</a> ForDebug=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af23faa9ae580c4a451da006e3567b297"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get all the virtual registers required to map the <code>OpIdx-th</code> operand of the instruction.  <a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">More...</a><br /></td></tr>
<tr class="separator:af23faa9ae580c4a451da006e3567b297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeccd292b19be57132f7f2539d32aac21"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aeccd292b19be57132f7f2539d32aac21">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aeccd292b19be57132f7f2539d32aac21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print this operands mapper on <a class="el" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391" title="dbgs() - This returns a reference to a raw_ostream for debugging messages.">dbgs()</a> stream.  <a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aeccd292b19be57132f7f2539d32aac21">More...</a><br /></td></tr>
<tr class="separator:aeccd292b19be57132f7f2539d32aac21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35dd3699ac135501fca0bf3c7087f311"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a35dd3699ac135501fca0bf3c7087f311">print</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <a class="el" href="classbool.html">bool</a> ForDebug=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a35dd3699ac135501fca0bf3c7087f311"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print this operands mapper on <code>OS</code> stream.  <a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a35dd3699ac135501fca0bf3c7087f311">More...</a><br /></td></tr>
<tr class="separator:a35dd3699ac135501fca0bf3c7087f311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Getters.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p >The <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> being remapped. </p>
</div></td></tr>
<tr class="memitem:a397c999d8b2ead3f13eba866dfc3295e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a397c999d8b2ead3f13eba866dfc3295e">getMI</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a397c999d8b2ead3f13eba866dfc3295e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b29851bd7d2ce50c53e87b9043532a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a08b29851bd7d2ce50c53e87b9043532a">getInstrMapping</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a08b29851bd7d2ce50c53e87b9043532a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The final mapping of the instruction.  <a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a08b29851bd7d2ce50c53e87b9043532a">More...</a><br /></td></tr>
<tr class="separator:a08b29851bd7d2ce50c53e87b9043532a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841196bdb378891dcedb1c23a02a30d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a841196bdb378891dcedb1c23a02a30d2">getMRI</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a841196bdb378891dcedb1c23a02a30d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers,...">MachineRegisterInfo</a> we used to realize the mapping.  <a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a841196bdb378891dcedb1c23a02a30d2">More...</a><br /></td></tr>
<tr class="separator:a841196bdb378891dcedb1c23a02a30d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Helper class used to get/create the virtual registers that will be used to replace the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a> when applying a mapping. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00278">278</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ac45469c8ee7ec955262a7f6dfe57fc2e" name="ac45469c8ee7ec955262a7f6dfe57fc2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac45469c8ee7ec955262a7f6dfe57fc2e">&#9670;&nbsp;</a></span>OperandsMapper()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">RegisterBankInfo::OperandsMapper::OperandsMapper</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td>
          <td class="paramname"><em>InstrMapping</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create an <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html" title="Helper class used to get/create the virtual registers that will be used to replace the MachineOperand...">OperandsMapper</a> that will hold the information to apply <code>InstrMapping</code> to <code>MI</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd>InstrMapping.verify(MI) </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00647">647</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00232">llvm::RegisterBankInfo::InstructionMapping::getNumOperands()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="SmallVector_8h_source.html#l00344">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00591">llvm::RegisterBankInfo::InstructionMapping::verify()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a6817453b853abea76fab37803ade6ef4" name="a6817453b853abea76fab37803ade6ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6817453b853abea76fab37803ade6ef4">&#9670;&nbsp;</a></span>createVRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegisterBankInfo::OperandsMapper::createVRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create as many new virtual registers as needed for the mapping of the <code>OpIdx-th</code> operand. </p>
<p >The number of registers is determined by the number of breakdown for the related operand in the instruction mapping. The type of the new registers is a plain scalar of the right size. The proper type is expected to be set when the mapping is applied to the instruction(s) that realizes the mapping.</p>
<dl class="section pre"><dt>Precondition</dt><dd><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a397c999d8b2ead3f13eba866dfc3295e">getMI()</a>.getOperand(OpIdx).<a class="el" href="MipsInstPrinter_8cpp.html#a85e8dc708ae90b1129b892cb8ae1500f">isReg()</a></dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>All the partial mapping of the <code>OpIdx-th</code> operand have been assigned a new virtual register. </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00693">693</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00161">llvm::RegisterBankInfo::ValueMapping::begin()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00162">llvm::RegisterBankInfo::ValueMapping::end()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00401">llvm::RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00056">llvm::RegisterBankInfo::PartialMapping::Length</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00059">llvm::RegisterBankInfo::PartialMapping::RegBank</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="aeccd292b19be57132f7f2539d32aac21" name="aeccd292b19be57132f7f2539d32aac21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeccd292b19be57132f7f2539d32aac21">&#9670;&nbsp;</a></span>dump()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> void RegisterBankInfo::OperandsMapper::dump </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Print this operands mapper on <a class="el" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391" title="dbgs() - This returns a reference to a raw_ostream for debugging messages.">dbgs()</a> stream. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00751">751</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, and <a class="el" href="ArchiveWriter_8cpp_source.html#l00143">print()</a>.</p>

</div>
</div>
<a id="a08b29851bd7d2ce50c53e87b9043532a" name="a08b29851bd7d2ce50c53e87b9043532a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08b29851bd7d2ce50c53e87b9043532a">&#9670;&nbsp;</a></span>getInstrMapping()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp; llvm::RegisterBankInfo::OperandsMapper::getInstrMapping </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The final mapping of the instruction. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00330">330</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00434">llvm::RegisterBankInfo::applyDefaultMapping()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00713">llvm::RegisterBankInfo::applyMapping()</a>.</p>

</div>
</div>
<a id="a397c999d8b2ead3f13eba866dfc3295e" name="a397c999d8b2ead3f13eba866dfc3295e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a397c999d8b2ead3f13eba866dfc3295e">&#9670;&nbsp;</a></span>getMI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp; llvm::RegisterBankInfo::OperandsMapper::getMI </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00327">327</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00434">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00617">llvm::MipsRegisterBankInfo::applyMappingImpl()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01018">substituteSimpleCopyRegs()</a>.</p>

</div>
</div>
<a id="a841196bdb378891dcedb1c23a02a30d2" name="a841196bdb378891dcedb1c23a02a30d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841196bdb378891dcedb1c23a02a30d2">&#9670;&nbsp;</a></span>getMRI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp; llvm::RegisterBankInfo::OperandsMapper::getMRI </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The <a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers,...">MachineRegisterInfo</a> we used to realize the mapping. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00333">333</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00434">llvm::RegisterBankInfo::applyDefaultMapping()</a>, and <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00617">llvm::MipsRegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="af23faa9ae580c4a451da006e3567b297" name="af23faa9ae580c4a451da006e3567b297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af23faa9ae580c4a451da006e3567b297">&#9670;&nbsp;</a></span>getVRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;::const_iterator &gt; RegisterBankInfo::OperandsMapper::getVRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ForDebug</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get all the virtual registers required to map the <code>OpIdx-th</code> operand of the instruction. </p>
<p >This return an empty range when createVRegs or setVRegs has not been called. The iterator may be invalidated by a call to setVRegs or createVRegs.</p>
<p >When <code>ForDebug</code> is true, we will not check that the list of new virtual registers does not contain uninitialized values.</p>
<dl class="section pre"><dt>Precondition</dt><dd><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a397c999d8b2ead3f13eba866dfc3295e">getMI()</a>.getOperand(OpIdx).<a class="el" href="MipsInstPrinter_8cpp.html#a85e8dc708ae90b1129b892cb8ae1500f">isReg()</a> </dd>
<dd>
ForDebug || All partial mappings have been set a register </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00728">728</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00401">llvm::RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00148">llvm::RegisterBankInfo::ValueMapping::NumBreakDowns</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00434">llvm::RegisterBankInfo::applyDefaultMapping()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01018">substituteSimpleCopyRegs()</a>.</p>

</div>
</div>
<a id="a35dd3699ac135501fca0bf3c7087f311" name="a35dd3699ac135501fca0bf3c7087f311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35dd3699ac135501fca0bf3c7087f311">&#9670;&nbsp;</a></span>print()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegisterBankInfo::OperandsMapper::print </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td>
          <td class="paramname"><em>OS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ForDebug</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Print this operands mapper on <code>OS</code> stream. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00757">757</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00229">llvm::RegisterBankInfo::InstructionMapping::getID()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00401">llvm::RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00232">llvm::RegisterBankInfo::InstructionMapping::getNumOperands()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00572">getReg()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00342">Idx</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8h_source.html#l00762">llvm::operator&lt;&lt;()</a>.</p>

</div>
</div>
<a id="a10302abbff4a2a12a2bdb34898882b2c" name="a10302abbff4a2a12a2bdb34898882b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10302abbff4a2a12a2bdb34898882b2c">&#9670;&nbsp;</a></span>setVRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegisterBankInfo::OperandsMapper::setVRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PartialMapIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>NewVReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the virtual register of the <code>PartialMapIdx-th</code> partial mapping of the OpIdx-th operand to <code>NewVReg</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a397c999d8b2ead3f13eba866dfc3295e">getMI()</a>.getOperand(OpIdx).<a class="el" href="MipsInstPrinter_8cpp.html#a85e8dc708ae90b1129b892cb8ae1500f">isReg()</a> </dd>
<dd>
<a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a08b29851bd7d2ce50c53e87b9043532a" title="The final mapping of the instruction.">getInstrMapping()</a>.getOperandMapping(OpIdx).BreakDown.size() &gt; PartialMapIdx </dd>
<dd>
NewReg != 0</dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>the <code>PartialMapIdx-th</code> register of the value mapping of the <code>OpIdx-th</code> operand has been set. </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00713">713</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00401">llvm::RegisterBankInfo::getInstrMapping()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/GlobalISel/<a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a></li>
<li>lib/CodeGen/GlobalISel/<a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:27:45 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
