# //  Questa Intel FPGA Edition-64
# //  Version 2023.2 win64 Apr 11 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {C:\Users\Brandon\Documents\Git_Repositories\fpga_templates\setup_simulation_project\simulation_script.tcl}
# 
# set SOURCE_DIR "C:/Users/Brandon/Documents/Git_Repositories/ssl_debug"
# C:/Users/Brandon/Documents/Git_Repositories/ssl_debug
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel FPGA Edition-64 vmap 2023.2 Lib Mapping Utility 2023.04 Apr 11 2023
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 13:19:06 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity avmm_sync
# -- Compiling architecture rtl of avmm_sync
# End time: 13:19:06 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd}
# Questa Intel FPGA Edition-64 vcom 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 13:19:06 on Dec 08,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_avmm_sync
# -- Compiling architecture rtl of tb_avmm_sync
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(40): Illegal target for signal assignment.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(40): (vcom-1136) Unknown identifier "avmm_slave_clk".
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(40): (vcom-1136) Unknown identifier "avmm_slave_clk".
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(45): near ")": syntax error
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(47): Statement cannot be labeled.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(47): near ")": (vcom-1576) expecting STRING or IDENTIFIER or ALL or <<.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(51): Illegal concurrent statement.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(53): Illegal concurrent statement.
# ** Error: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(57): near "process": (vcom-1576) expecting ';'.
# ** Note: C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd(57): VHDL Compiler exiting
# End time: 13:19:06 on Dec 08,2023, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: C:/intelFPGA_pro/23.3/questa_fe/win64/vcom failed.
# Error in macro C:\Users\Brandon\Documents\Git_Repositories\fpga_templates\setup_simulation_project\simulation_script.tcl line 13
# C:/intelFPGA_pro/23.3/questa_fe/win64/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/Users/Brandon/Documents/Git_Repositories/ssl_debug/hdl/tb_avmm_sync.vhd}"
