

================================================================
== Vivado HLS Report for 'call_Loop_LB2D_buf_p'
================================================================
* Date:           Sun Mar 15 19:01:27 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d_b2b
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.94|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LB2D_buf     |   32|   32|         8|          -|          -|     4|    no    |
        | + LB2D_buf.1  |    5|    5|         3|          1|          1|     4|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     422|    293|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      32|      2|
|Multiplexer      |        -|      -|       -|    126|
|Register         |        -|      -|     177|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     631|    421|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |buffer_0_value_V_U  |call_Loop_LB2D_bubkb  |        0|  16|   1|     4|    8|     1|           32|
    |buffer_1_value_V_U  |call_Loop_LB2D_bubkb  |        0|  16|   1|     4|    8|     1|           32|
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total               |                      |        0|  32|   2|     8|   16|     2|           64|
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name           | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |col_1_fu_210_p2                    |     +    |      0|   14|   9|           3|           1|
    |row_1_fu_182_p2                    |     +    |      0|   14|   9|           3|           1|
    |write_idx_1_2_fu_286_p2            |     +    |      0|  197|  69|          64|           1|
    |write_idx_1_3_fu_240_p2            |     +    |      0|  197|  69|          64|           3|
    |ap_block_pp0_stage0_flag00001001   |    and   |      0|    0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage0  |    and   |      0|    0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|    0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |    and   |      0|    0|   2|           1|           1|
    |ap_predicate_op38_load_state3      |    and   |      0|    0|   2|           1|           1|
    |start_write                        |    and   |      0|    0|   2|           1|           1|
    |icmp1_fu_234_p2                    |   icmp   |      0|    0|  32|          63|           1|
    |icmp_fu_198_p2                     |   icmp   |      0|    0|   1|           2|           1|
    |tmp_2_fu_204_p2                    |   icmp   |      0|    0|   2|           3|           4|
    |tmp_fu_176_p2                      |   icmp   |      0|    0|   2|           3|           4|
    |ap_block_state1                    |    or    |      0|    0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    or    |      0|    0|   2|           1|           1|
    |p_Val2_3_0_phi_fu_257_p3           |  select  |      0|    0|   8|           1|           8|
    |p_Val2_3_1_phi_fu_265_p3           |  select  |      0|    0|   8|           1|           8|
    |p_write_idx_1_1_fu_246_p3          |  select  |      0|    0|  64|           1|          64|
    |ap_enable_pp0                      |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|    0|   2|           1|           2|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                              |          |      0|  422| 293|         218|         108|
    +-----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |col_reg_165                   |   9|          2|    3|          6|
    |in_stream_V_value_V_blk_n     |   9|          2|    1|          2|
    |real_start                    |   9|          2|    1|          2|
    |row_reg_143                   |   9|          2|    3|          6|
    |slice_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    |write_idx_1_1_phi_fu_157_p4   |   9|          2|   64|        128|
    |write_idx_1_1_reg_154         |   9|          2|   64|        128|
    |write_idx_1_reg_131           |   9|          2|   64|        128|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 126|         27|  205|        413|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   4|   0|    4|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_buffer_0_value_V_ad_reg_329  |   2|   0|    2|          0|
    |ap_reg_pp0_iter1_buffer_1_value_V_ad_reg_334  |   2|   0|    2|          0|
    |ap_reg_pp0_iter1_tmp_2_reg_305                |   1|   0|    1|          0|
    |buffer_0_value_V_ad_reg_329                   |   2|   0|    2|          0|
    |buffer_1_value_V_ad_reg_334                   |   2|   0|    2|          0|
    |col_reg_165                                   |   3|   0|    3|          0|
    |icmp1_reg_314                                 |   1|   0|    1|          0|
    |icmp_reg_301                                  |   1|   0|    1|          0|
    |p_Val2_3_0_phi_reg_344                        |   8|   0|    8|          0|
    |p_Val2_3_1_phi_reg_349                        |   8|   0|    8|          0|
    |real_start_status_reg                         |   1|   0|    1|          0|
    |row_1_reg_296                                 |   3|   0|    3|          0|
    |row_reg_143                                   |   3|   0|    3|          0|
    |start_control_reg                             |   1|   0|    1|          0|
    |start_once_reg                                |   1|   0|    1|          0|
    |tmp_13_reg_354                                |   1|   0|    1|          0|
    |tmp_2_reg_305                                 |   1|   0|    1|          0|
    |write_idx_1_1_reg_154                         |  64|   0|   64|          0|
    |write_idx_1_reg_131                           |  64|   0|   64|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 177|   0|  177|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|ap_done                        | out |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|start_out                      | out |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|start_write                    | out |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|in_stream_V_value_V_dout       |  in |    8|   ap_fifo  |   in_stream_V_value_V  |    pointer   |
|in_stream_V_value_V_empty_n    |  in |    1|   ap_fifo  |   in_stream_V_value_V  |    pointer   |
|in_stream_V_value_V_read       | out |    1|   ap_fifo  |   in_stream_V_value_V  |    pointer   |
|slice_stream_V_value_V_din     | out |   24|   ap_fifo  | slice_stream_V_value_V |    pointer   |
|slice_stream_V_value_V_full_n  |  in |    1|   ap_fifo  | slice_stream_V_value_V |    pointer   |
|slice_stream_V_value_V_write   | out |    1|   ap_fifo  | slice_stream_V_value_V |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	6  / (tmp_2)
	4  / (!tmp_2)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.32ns
ST_1: StgValue_7 (3)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i24* %slice_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_8 (4)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecMemCore(i8* %in_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (5)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i24* %slice_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (6)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i8* %in_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: buffer_0_value_V (7)  [1/1] 2.32ns  loc: ../../../lib_files/Linebuffer.h:168
newFuncRoot:4  %buffer_0_value_V = alloca [4 x i8], align 1

ST_1: buffer_1_value_V (8)  [1/1] 2.32ns  loc: ../../../lib_files/Linebuffer.h:168
newFuncRoot:5  %buffer_1_value_V = alloca [4 x i8], align 1

ST_1: StgValue_13 (9)  [1/1] 1.59ns
newFuncRoot:6  br label %0


 <State 2>: 4.14ns
ST_2: write_idx_1 (11)  [1/1] 0.00ns
:0  %write_idx_1 = phi i64 [ 0, %newFuncRoot ], [ %write_idx_1_2, %1 ]

ST_2: row (12)  [1/1] 0.00ns
:1  %row = phi i3 [ 0, %newFuncRoot ], [ %row_1, %1 ]

ST_2: tmp (13)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:177
:2  %tmp = icmp eq i3 %row, -4

ST_2: empty (14)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: row_1 (15)  [1/1] 2.26ns  loc: ../../../lib_files/Linebuffer.h:177
:4  %row_1 = add i3 %row, 1

ST_2: StgValue_19 (16)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:177
:5  br i1 %tmp, label %.preheader.exitStub, label %3

ST_2: StgValue_20 (18)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:177
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str34) nounwind

ST_2: tmp_4 (19)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:177
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str34)

ST_2: tmp_10 (20)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:187
:2  %tmp_10 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %row, i32 1, i32 2)

ST_2: icmp (21)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:187
:3  %icmp = icmp eq i2 %tmp_10, 0

ST_2: StgValue_24 (22)  [1/1] 1.59ns  loc: ../../../lib_files/Linebuffer.h:179
:4  br label %2

ST_2: StgValue_25 (70)  [1/1] 0.00ns
.preheader.exitStub:0  ret void


 <State 3>: 4.14ns
ST_3: write_idx_1_1 (24)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:211
:0  %write_idx_1_1 = phi i64 [ %write_idx_1, %3 ], [ %p_write_idx_1_1, %._crit_edge31 ]

ST_3: col (25)  [1/1] 0.00ns
:1  %col = phi i3 [ 0, %3 ], [ %col_1, %._crit_edge31 ]

ST_3: tmp_2 (26)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:179
:2  %tmp_2 = icmp eq i3 %col, -4

ST_3: col_1 (27)  [1/1] 2.26ns  loc: ../../../lib_files/Linebuffer.h:179
:3  %col_1 = add i3 %col, 1

ST_3: StgValue_30 (28)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:179
:4  br i1 %tmp_2, label %1, label %4

ST_3: col_cast (30)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:179
:0  %col_cast = zext i3 %col to i64

ST_3: tmp_11 (34)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:183
:4  %tmp_11 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %write_idx_1_1, i32 1, i32 63)

ST_3: icmp1 (35)  [1/1] 3.73ns  loc: ../../../lib_files/Linebuffer.h:183
:5  %icmp1 = icmp ne i63 %tmp_11, 0

ST_3: StgValue_34 (39)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:187
:9  br i1 %icmp, label %._crit_edge, label %.preheader56.preheader.critedge.0_ifconv

ST_3: buffer_0_value_V_ad_1 (42)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:198
.preheader56.preheader.critedge.0_ifconv:1  %buffer_0_value_V_ad_1 = getelementptr [4 x i8]* %buffer_0_value_V, i64 0, i64 %col_cast

ST_3: buffer_1_value_V_ad_1 (43)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:198
.preheader56.preheader.critedge.0_ifconv:2  %buffer_1_value_V_ad_1 = getelementptr [4 x i8]* %buffer_1_value_V, i64 0, i64 %col_cast

ST_3: buffer_1_value_V_lo (44)  [2/2] 2.32ns  loc: ../../../lib_files/Linebuffer.h:198
.preheader56.preheader.critedge.0_ifconv:3  %buffer_1_value_V_lo = load i8* %buffer_1_value_V_ad_1, align 1

ST_3: buffer_0_value_V_lo (45)  [2/2] 2.32ns  loc: ../../../lib_files/Linebuffer.h:198
.preheader56.preheader.critedge.0_ifconv:4  %buffer_0_value_V_lo = load i8* %buffer_0_value_V_ad_1, align 1

ST_3: buffer_0_value_V_ad (52)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:209
._crit_edge:0  %buffer_0_value_V_ad = getelementptr [4 x i8]* %buffer_0_value_V, i64 0, i64 %col_cast

ST_3: buffer_1_value_V_ad (53)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:209
._crit_edge:1  %buffer_1_value_V_ad = getelementptr [4 x i8]* %buffer_1_value_V, i64 0, i64 %col_cast


 <State 4>: 7.94ns
ST_4: write_idx_1_3 (36)  [1/1] 3.79ns  loc: ../../../lib_files/Linebuffer.h:184
:6  %write_idx_1_3 = add i64 %write_idx_1_1, -2

ST_4: p_write_idx_1_1 (37)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:183
:7  %p_write_idx_1_1 = select i1 %icmp1, i64 %write_idx_1_3, i64 %write_idx_1_1

ST_4: tmp_12 (41)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:183
.preheader56.preheader.critedge.0_ifconv:0  %tmp_12 = trunc i64 %p_write_idx_1_1 to i1

ST_4: buffer_1_value_V_lo (44)  [1/2] 2.32ns  loc: ../../../lib_files/Linebuffer.h:198
.preheader56.preheader.critedge.0_ifconv:3  %buffer_1_value_V_lo = load i8* %buffer_1_value_V_ad_1, align 1

ST_4: buffer_0_value_V_lo (45)  [1/2] 2.32ns  loc: ../../../lib_files/Linebuffer.h:198
.preheader56.preheader.critedge.0_ifconv:4  %buffer_0_value_V_lo = load i8* %buffer_0_value_V_ad_1, align 1

ST_4: p_Val2_3_0_phi (46)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:198
.preheader56.preheader.critedge.0_ifconv:5  %p_Val2_3_0_phi = select i1 %tmp_12, i8 %buffer_1_value_V_lo, i8 %buffer_0_value_V_lo

ST_4: p_Val2_3_1_phi (47)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:198
.preheader56.preheader.critedge.0_ifconv:6  %p_Val2_3_1_phi = select i1 %tmp_12, i8 %buffer_0_value_V_lo, i8 %buffer_1_value_V_lo

ST_4: tmp_13 (54)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:183
._crit_edge:2  %tmp_13 = trunc i64 %p_write_idx_1_1 to i1

ST_4: StgValue_49 (55)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:209
._crit_edge:3  br i1 %tmp_13, label %branch5, label %branch4


 <State 5>: 4.90ns
ST_5: empty_31 (31)  [1/1] 0.00ns
:1  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_5: tmp_6 (32)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:179
:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str35)

ST_5: StgValue_52 (33)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:181
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_5: tmp_value_V_3 (38)  [1/1] 2.45ns  loc: ../../../lib_files/Linebuffer.h:186
:8  %tmp_value_V_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_stream_V_value_V)

ST_5: p_Result_s (48)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:206
.preheader56.preheader.critedge.0_ifconv:7  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp_value_V_3, i8 %p_Val2_3_1_phi, i8 %p_Val2_3_0_phi)

ST_5: StgValue_55 (49)  [1/1] 2.45ns  loc: ../../../lib_files/Linebuffer.h:207
.preheader56.preheader.critedge.0_ifconv:8  call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %slice_stream_V_value_V, i24 %p_Result_s)

ST_5: StgValue_56 (50)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:208
.preheader56.preheader.critedge.0_ifconv:9  br label %._crit_edge

ST_5: StgValue_57 (57)  [1/1] 2.32ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:209
branch4:0  store i8 %tmp_value_V_3, i8* %buffer_0_value_V_ad, align 1

ST_5: StgValue_58 (58)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:209
branch4:1  br label %._crit_edge31

ST_5: StgValue_59 (60)  [1/1] 2.32ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:209
branch5:0  store i8 %tmp_value_V_3, i8* %buffer_1_value_V_ad, align 1

ST_5: StgValue_60 (61)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:209
branch5:1  br label %._crit_edge31

ST_5: empty_30 (63)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:210
._crit_edge31:0  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str35, i32 %tmp_6)

ST_5: StgValue_62 (64)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:179
._crit_edge31:1  br label %2


 <State 6>: 3.79ns
ST_6: write_idx_1_2 (66)  [1/1] 3.79ns  loc: ../../../lib_files/Linebuffer.h:211
:0  %write_idx_1_2 = add i64 %write_idx_1_1, 1

ST_6: empty_29 (67)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:212
:1  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str34, i32 %tmp_4)

ST_6: StgValue_65 (68)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:177
:2  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ slice_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7            (specmemcore      ) [ 0000000]
StgValue_8            (specmemcore      ) [ 0000000]
StgValue_9            (specinterface    ) [ 0000000]
StgValue_10           (specinterface    ) [ 0000000]
buffer_0_value_V      (alloca           ) [ 0011111]
buffer_1_value_V      (alloca           ) [ 0011111]
StgValue_13           (br               ) [ 0111111]
write_idx_1           (phi              ) [ 0011110]
row                   (phi              ) [ 0010000]
tmp                   (icmp             ) [ 0011111]
empty                 (speclooptripcount) [ 0000000]
row_1                 (add              ) [ 0111111]
StgValue_19           (br               ) [ 0000000]
StgValue_20           (specloopname     ) [ 0000000]
tmp_4                 (specregionbegin  ) [ 0001111]
tmp_10                (partselect       ) [ 0000000]
icmp                  (icmp             ) [ 0001110]
StgValue_24           (br               ) [ 0011111]
StgValue_25           (ret              ) [ 0000000]
write_idx_1_1         (phi              ) [ 0001101]
col                   (phi              ) [ 0001000]
tmp_2                 (icmp             ) [ 0011111]
col_1                 (add              ) [ 0011111]
StgValue_30           (br               ) [ 0000000]
col_cast              (zext             ) [ 0000000]
tmp_11                (partselect       ) [ 0000000]
icmp1                 (icmp             ) [ 0001100]
StgValue_34           (br               ) [ 0000000]
buffer_0_value_V_ad_1 (getelementptr    ) [ 0001100]
buffer_1_value_V_ad_1 (getelementptr    ) [ 0001100]
buffer_0_value_V_ad   (getelementptr    ) [ 0001110]
buffer_1_value_V_ad   (getelementptr    ) [ 0001110]
write_idx_1_3         (add              ) [ 0000000]
p_write_idx_1_1       (select           ) [ 0011011]
tmp_12                (trunc            ) [ 0000000]
buffer_1_value_V_lo   (load             ) [ 0000000]
buffer_0_value_V_lo   (load             ) [ 0000000]
p_Val2_3_0_phi        (select           ) [ 0001010]
p_Val2_3_1_phi        (select           ) [ 0001010]
tmp_13                (trunc            ) [ 0001010]
StgValue_49           (br               ) [ 0000000]
empty_31              (speclooptripcount) [ 0000000]
tmp_6                 (specregionbegin  ) [ 0000000]
StgValue_52           (specpipeline     ) [ 0000000]
tmp_value_V_3         (read             ) [ 0000000]
p_Result_s            (bitconcatenate   ) [ 0000000]
StgValue_55           (write            ) [ 0000000]
StgValue_56           (br               ) [ 0000000]
StgValue_57           (store            ) [ 0000000]
StgValue_58           (br               ) [ 0000000]
StgValue_59           (store            ) [ 0000000]
StgValue_60           (br               ) [ 0000000]
empty_30              (specregionend    ) [ 0000000]
StgValue_62           (br               ) [ 0011111]
write_idx_1_2         (add              ) [ 0111111]
empty_29              (specregionend    ) [ 0000000]
StgValue_65           (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="slice_stream_V_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slice_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="buffer_0_value_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_0_value_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="buffer_1_value_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_1_value_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_value_V_3_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V_3/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="StgValue_55_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="24" slack="0"/>
<pin id="85" dir="0" index="2" bw="24" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_55/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="buffer_0_value_V_ad_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="3" slack="0"/>
<pin id="93" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_0_value_V_ad_1/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="buffer_1_value_V_ad_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="3" slack="0"/>
<pin id="99" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_1_value_V_ad_1/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="127" dir="0" index="3" bw="2" slack="2"/>
<pin id="128" dir="0" index="4" bw="8" slack="0"/>
<pin id="104" dir="1" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_1_value_V_lo/3 StgValue_59/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="123" dir="0" index="3" bw="2" slack="2"/>
<pin id="124" dir="0" index="4" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_0_value_V_lo/3 StgValue_57/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="buffer_0_value_V_ad_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_0_value_V_ad/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="buffer_1_value_V_ad_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="3" slack="0"/>
<pin id="121" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_1_value_V_ad/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="write_idx_1_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="write_idx_1 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_idx_1_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="64" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_idx_1/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="row_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="1"/>
<pin id="145" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="row_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="write_idx_1_1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="write_idx_1_1 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_idx_1_1_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="64" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_idx_1_1/3 "/>
</bind>
</comp>

<comp id="165" class="1005" name="col_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="1"/>
<pin id="167" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="col_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="row_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_10_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="0" index="3" bw="3" slack="0"/>
<pin id="193" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="col_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="col_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_11_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="63" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="0" index="3" bw="7" slack="0"/>
<pin id="229" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="63" slack="0"/>
<pin id="236" dir="0" index="1" bw="63" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_idx_1_3_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="write_idx_1_3/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_write_idx_1_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="0" index="2" bw="64" slack="1"/>
<pin id="250" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_write_idx_1_1/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_12_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_Val2_3_0_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3_0_phi/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Val2_3_1_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="0" index="2" bw="8" slack="0"/>
<pin id="269" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3_1_phi/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_13_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_Result_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="24" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="1"/>
<pin id="281" dir="0" index="3" bw="8" slack="1"/>
<pin id="282" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="write_idx_1_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="write_idx_1_2/6 "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="296" class="1005" name="row_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="col_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="icmp1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="buffer_0_value_V_ad_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="1"/>
<pin id="321" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0_value_V_ad_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="buffer_1_value_V_ad_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="1"/>
<pin id="326" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buffer_1_value_V_ad_1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="buffer_0_value_V_ad_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="2"/>
<pin id="331" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="buffer_0_value_V_ad "/>
</bind>
</comp>

<comp id="334" class="1005" name="buffer_1_value_V_ad_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="2"/>
<pin id="336" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="buffer_1_value_V_ad "/>
</bind>
</comp>

<comp id="339" class="1005" name="p_write_idx_1_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="1"/>
<pin id="341" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_write_idx_1_1 "/>
</bind>
</comp>

<comp id="344" class="1005" name="p_Val2_3_0_phi_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3_0_phi "/>
</bind>
</comp>

<comp id="349" class="1005" name="p_Val2_3_1_phi_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="1"/>
<pin id="351" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3_1_phi "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_13_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="358" class="1005" name="write_idx_1_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="write_idx_1_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="60" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="64" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="95" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="89" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="76" pin="2"/><net_sink comp="106" pin=4"/></net>

<net id="130"><net_src comp="76" pin="2"/><net_sink comp="101" pin=4"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="163"><net_src comp="131" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="147" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="147" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="147" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="202"><net_src comp="188" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="169" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="169" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="169" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="223"><net_src comp="216" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="157" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="238"><net_src comp="224" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="154" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="154" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="256"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="101" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="106" pin="2"/><net_sink comp="257" pin=2"/></net>

<net id="270"><net_src comp="253" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="106" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="101" pin="2"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="246" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="76" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="277" pin="4"/><net_sink comp="82" pin=2"/></net>

<net id="290"><net_src comp="154" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="176" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="182" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="304"><net_src comp="198" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="204" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="210" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="317"><net_src comp="234" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="322"><net_src comp="89" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="327"><net_src comp="95" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="332"><net_src comp="111" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="106" pin=3"/></net>

<net id="337"><net_src comp="117" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="101" pin=3"/></net>

<net id="342"><net_src comp="246" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="347"><net_src comp="257" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="277" pin=3"/></net>

<net id="352"><net_src comp="265" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="357"><net_src comp="273" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="286" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="135" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_stream_V_value_V | {}
	Port: slice_stream_V_value_V | {5 }
 - Input state : 
	Port: call_Loop_LB2D_buf_p : in_stream_V_value_V | {5 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		row_1 : 1
		StgValue_19 : 2
		tmp_10 : 1
		icmp : 2
	State 3
		tmp_2 : 1
		col_1 : 1
		StgValue_30 : 2
		col_cast : 1
		tmp_11 : 1
		icmp1 : 2
		buffer_0_value_V_ad_1 : 2
		buffer_1_value_V_ad_1 : 2
		buffer_1_value_V_lo : 3
		buffer_0_value_V_lo : 3
		buffer_0_value_V_ad : 2
		buffer_1_value_V_ad : 2
	State 4
		p_write_idx_1_1 : 1
		tmp_12 : 2
		p_Val2_3_0_phi : 3
		p_Val2_3_1_phi : 3
		tmp_13 : 2
		StgValue_49 : 3
	State 5
		StgValue_55 : 1
		empty_30 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |       row_1_fu_182       |    14   |    9    |
|    add   |       col_1_fu_210       |    14   |    9    |
|          |   write_idx_1_3_fu_240   |   197   |    69   |
|          |   write_idx_1_2_fu_286   |   197   |    69   |
|----------|--------------------------|---------|---------|
|          |  p_write_idx_1_1_fu_246  |    0    |    64   |
|  select  |   p_Val2_3_0_phi_fu_257  |    0    |    8    |
|          |   p_Val2_3_1_phi_fu_265  |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_176        |    0    |    1    |
|   icmp   |        icmp_fu_198       |    0    |    1    |
|          |       tmp_2_fu_204       |    0    |    1    |
|          |       icmp1_fu_234       |    0    |    32   |
|----------|--------------------------|---------|---------|
|   read   | tmp_value_V_3_read_fu_76 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  StgValue_55_write_fu_82 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_10_fu_188      |    0    |    0    |
|          |       tmp_11_fu_224      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |      col_cast_fu_216     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       tmp_12_fu_253      |    0    |    0    |
|          |       tmp_13_fu_273      |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     p_Result_s_fu_277    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |   422   |   271   |
|----------|--------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|buffer_0_value_V|    0   |   16   |    1   |
|buffer_1_value_V|    0   |   16   |    1   |
+----------------+--------+--------+--------+
|      Total     |    0   |   32   |    2   |
+----------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|buffer_0_value_V_ad_1_reg_319|    2   |
| buffer_0_value_V_ad_reg_329 |    2   |
|buffer_1_value_V_ad_1_reg_324|    2   |
| buffer_1_value_V_ad_reg_334 |    2   |
|        col_1_reg_309        |    3   |
|         col_reg_165         |    3   |
|        icmp1_reg_314        |    1   |
|         icmp_reg_301        |    1   |
|    p_Val2_3_0_phi_reg_344   |    8   |
|    p_Val2_3_1_phi_reg_349   |    8   |
|   p_write_idx_1_1_reg_339   |   64   |
|        row_1_reg_296        |    3   |
|         row_reg_143         |    3   |
|        tmp_13_reg_354       |    1   |
|        tmp_2_reg_305        |    1   |
|         tmp_reg_292         |    1   |
|    write_idx_1_1_reg_154    |   64   |
|    write_idx_1_2_reg_358    |   64   |
|     write_idx_1_reg_131     |   64   |
+-----------------------------+--------+
|            Total            |   297  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_101  |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_106  |  p0  |   2  |   2  |    4   ||    9    |
| write_idx_1_reg_131 |  p0  |   2  |  64  |   128  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   136  ||  4.764  ||    27   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   422  |   271  |
|   Memory  |    0   |    -   |   32   |    2   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   297  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   751  |   300  |
+-----------+--------+--------+--------+--------+
