Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/bruno/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MEM_tb_behav xil_defaultlib.MEM_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'i_debug_addr' [/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/sources/PIPELINE_Test/PIPELINE/sims/Mod_MEM/MEM_tb.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/sources/PIPELINE_Test/PIPELINE/src/Mod_Mem/MEM.v" Line 5. Module MEM(MEM_SZ=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/sources/PIPELINE_Test/PIPELINE/src/Mod_Mem/data_mem.v" Line 5. Module data_mem(W=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/sources/PIPELINE_Test/PIPELINE/src/Mod_Mem/MEM.v" Line 5. Module MEM(MEM_SZ=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/sources/PIPELINE_Test/PIPELINE/src/Mod_Mem/data_mem.v" Line 5. Module data_mem(W=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_mem(W=10)
Compiling module xil_defaultlib.MEM(MEM_SZ=10)
Compiling module xil_defaultlib.MEM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MEM_tb_behav
