

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Sun Nov 26 22:31:40 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        hotspot.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      458|  3.330 ns|  1.525 us|    1|  458|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1  |      445|      445|        68|          6|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 68


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 1
  Pipeline-0 : II = 6, D = 68, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 81 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 81 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 13 
81 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%amb_temp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %amb_temp"   --->   Operation 82 'read' 'amb_temp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%dt_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dt"   --->   Operation 83 'read' 'dt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%Cap_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Cap"   --->   Operation 84 'read' 'Cap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%cb_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %cb"   --->   Operation 85 'read' 'cb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%ct_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %ct"   --->   Operation 86 'read' 'ct_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%cw_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %cw"   --->   Operation 87 'read' 'cw_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%ce_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %ce_r"   --->   Operation 88 'read' 'ce_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%cs_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %cs"   --->   Operation 89 'read' 'cs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%cn_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %cn"   --->   Operation 90 'read' 'cn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%cc_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %cc"   --->   Operation 91 'read' 'cc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%compute_flag_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_flag"   --->   Operation 92 'read' 'compute_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %compute_flag_read, void %.loopexit, void" [3dHLS.cpp:21]   --->   Operation 93 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [12/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 94 'fdiv' 'div' <Predicate = (compute_flag_read)> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 95 [11/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 95 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 96 [10/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 96 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 97 [9/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 97 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 98 [8/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 98 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 99 [7/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 99 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 100 [6/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 100 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 101 [5/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 101 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 102 [4/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 102 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [4/4] (2.32ns)   --->   "%mul1 = fmul i32 %ct_read, i32 %amb_temp_read"   --->   Operation 103 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 104 [3/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 104 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [3/4] (2.32ns)   --->   "%mul1 = fmul i32 %ct_read, i32 %amb_temp_read"   --->   Operation 105 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 106 [2/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 106 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [2/4] (2.32ns)   --->   "%mul1 = fmul i32 %ct_read, i32 %amb_temp_read"   --->   Operation 107 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 108 [1/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 108 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/4] (2.32ns)   --->   "%mul1 = fmul i32 %ct_read, i32 %amb_temp_read"   --->   Operation 109 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.38ns)   --->   "%br_ln32 = br void" [3dHLS.cpp:32]   --->   Operation 110 'br' 'br_ln32' <Predicate = true> <Delay = 0.38>

State 13 <SV = 12> <Delay = 2.24>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%y = phi i7 0, void, i7 %y_1, void %.split"   --->   Operation 111 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.70ns)   --->   "%y_1 = add i7 %y, i7 1" [3dHLS.cpp:32]   --->   Operation 112 'add' 'y_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.59ns)   --->   "%icmp_ln32 = icmp_eq  i7 %y, i7 64" [3dHLS.cpp:32]   --->   Operation 113 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 114 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.split, void %.loopexit.loopexit" [3dHLS.cpp:32]   --->   Operation 115 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%empty_28 = trunc i7 %y" [3dHLS.cpp:32]   --->   Operation 116 'trunc' 'empty_28' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%c = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_28, i6 0" [3dHLS.cpp:32]   --->   Operation 117 'bitconcatenate' 'c' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.59ns)   --->   "%cmp6 = icmp_eq  i7 %y, i7 0" [3dHLS.cpp:32]   --->   Operation 118 'icmp' 'cmp6' <Predicate = (!icmp_ln32)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.59ns)   --->   "%cmp9 = icmp_eq  i7 %y, i7 63" [3dHLS.cpp:32]   --->   Operation 119 'icmp' 'cmp9' <Predicate = (!icmp_ln32)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.74ns)   --->   "%add_ln42 = add i12 %c, i12 4032" [3dHLS.cpp:42]   --->   Operation 120 'add' 'add_ln42' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_28, i2 0" [3dHLS.cpp:47]   --->   Operation 121 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln47_128 = zext i8 %shl_ln8" [3dHLS.cpp:47]   --->   Operation 122 'zext' 'zext_ln47_128' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%center_buf_0_addr = getelementptr i32 %center_buf_0, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 123 'getelementptr' 'center_buf_0_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 124 [2/2] (1.19ns)   --->   "%center_buf_0_load = load i8 %center_buf_0_addr" [3dHLS.cpp:47]   --->   Operation 124 'load' 'center_buf_0_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 125 'partselect' 'tmp_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.30ns)   --->   "%select_ln42 = select i1 %cmp6, i8 0, i8 %tmp_8" [3dHLS.cpp:42]   --->   Operation 126 'select' 'select_ln42' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %select_ln42" [3dHLS.cpp:47]   --->   Operation 127 'zext' 'zext_ln47' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%center_buf_0_addr_4 = getelementptr i32 %center_buf_0, i64 0, i64 %zext_ln47" [3dHLS.cpp:47]   --->   Operation 128 'getelementptr' 'center_buf_0_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 129 [2/2] (1.19ns)   --->   "%center_buf_0_load_4 = load i8 %center_buf_0_addr_4" [3dHLS.cpp:47]   --->   Operation 129 'load' 'center_buf_0_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%center_buf_1_addr = getelementptr i32 %center_buf_1, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 130 'getelementptr' 'center_buf_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 131 [2/2] (1.19ns)   --->   "%center_buf_1_load = load i8 %center_buf_1_addr" [3dHLS.cpp:47]   --->   Operation 131 'load' 'center_buf_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%top_buf_0_addr = getelementptr i32 %top_buf_0, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 132 'getelementptr' 'top_buf_0_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 133 [2/2] (1.19ns)   --->   "%top_buf_0_load = load i8 %top_buf_0_addr" [3dHLS.cpp:47]   --->   Operation 133 'load' 'top_buf_0_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%bottom_buf_0_addr = getelementptr i32 %bottom_buf_0, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 134 'getelementptr' 'bottom_buf_0_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 135 [2/2] (1.19ns)   --->   "%bottom_buf_0_load = load i8 %bottom_buf_0_addr" [3dHLS.cpp:47]   --->   Operation 135 'load' 'bottom_buf_0_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%power_buf_0_addr = getelementptr i32 %power_buf_0, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 136 'getelementptr' 'power_buf_0_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 137 [2/2] (1.19ns)   --->   "%power_buf_0_load = load i8 %power_buf_0_addr" [3dHLS.cpp:47]   --->   Operation 137 'load' 'power_buf_0_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 138 [1/1] (0.74ns)   --->   "%add_ln42_1 = add i12 %c, i12 4033" [3dHLS.cpp:42]   --->   Operation 138 'add' 'add_ln42_1' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_1, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 139 'partselect' 'tmp_s' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.30ns)   --->   "%select_ln42_1 = select i1 %cmp6, i8 %shl_ln8, i8 %tmp_s" [3dHLS.cpp:42]   --->   Operation 140 'select' 'select_ln42_1' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i8 %select_ln42_1" [3dHLS.cpp:47]   --->   Operation 141 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%center_buf_1_addr_4 = getelementptr i32 %center_buf_1, i64 0, i64 %zext_ln47_2" [3dHLS.cpp:47]   --->   Operation 142 'getelementptr' 'center_buf_1_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 143 [2/2] (1.19ns)   --->   "%center_buf_1_load_4 = load i8 %center_buf_1_addr_4" [3dHLS.cpp:47]   --->   Operation 143 'load' 'center_buf_1_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%center_buf_2_addr = getelementptr i32 %center_buf_2, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 144 'getelementptr' 'center_buf_2_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 145 [2/2] (1.19ns)   --->   "%center_buf_2_load = load i8 %center_buf_2_addr" [3dHLS.cpp:47]   --->   Operation 145 'load' 'center_buf_2_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%top_buf_1_addr = getelementptr i32 %top_buf_1, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 146 'getelementptr' 'top_buf_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 147 [2/2] (1.19ns)   --->   "%top_buf_1_load = load i8 %top_buf_1_addr" [3dHLS.cpp:47]   --->   Operation 147 'load' 'top_buf_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%bottom_buf_1_addr = getelementptr i32 %bottom_buf_1, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 148 'getelementptr' 'bottom_buf_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 149 [2/2] (1.19ns)   --->   "%bottom_buf_1_load = load i8 %bottom_buf_1_addr" [3dHLS.cpp:47]   --->   Operation 149 'load' 'bottom_buf_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%power_buf_1_addr = getelementptr i32 %power_buf_1, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 150 'getelementptr' 'power_buf_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 151 [2/2] (1.19ns)   --->   "%power_buf_1_load = load i8 %power_buf_1_addr" [3dHLS.cpp:47]   --->   Operation 151 'load' 'power_buf_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 152 [1/1] (0.74ns)   --->   "%add_ln42_2 = add i12 %c, i12 4034" [3dHLS.cpp:42]   --->   Operation 152 'add' 'add_ln42_2' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_2, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 153 'partselect' 'tmp_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.30ns)   --->   "%select_ln42_2 = select i1 %cmp6, i8 %shl_ln8, i8 %tmp_2" [3dHLS.cpp:42]   --->   Operation 154 'select' 'select_ln42_2' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i8 %select_ln42_2" [3dHLS.cpp:47]   --->   Operation 155 'zext' 'zext_ln47_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%center_buf_2_addr_4 = getelementptr i32 %center_buf_2, i64 0, i64 %zext_ln47_4" [3dHLS.cpp:47]   --->   Operation 156 'getelementptr' 'center_buf_2_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 157 [2/2] (1.19ns)   --->   "%center_buf_2_load_4 = load i8 %center_buf_2_addr_4" [3dHLS.cpp:47]   --->   Operation 157 'load' 'center_buf_2_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%center_buf_3_addr = getelementptr i32 %center_buf_3, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 158 'getelementptr' 'center_buf_3_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 159 [2/2] (1.19ns)   --->   "%center_buf_3_load = load i8 %center_buf_3_addr" [3dHLS.cpp:47]   --->   Operation 159 'load' 'center_buf_3_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%top_buf_2_addr = getelementptr i32 %top_buf_2, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 160 'getelementptr' 'top_buf_2_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 161 [2/2] (1.19ns)   --->   "%top_buf_2_load = load i8 %top_buf_2_addr" [3dHLS.cpp:47]   --->   Operation 161 'load' 'top_buf_2_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%bottom_buf_2_addr = getelementptr i32 %bottom_buf_2, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 162 'getelementptr' 'bottom_buf_2_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 163 [2/2] (1.19ns)   --->   "%bottom_buf_2_load = load i8 %bottom_buf_2_addr" [3dHLS.cpp:47]   --->   Operation 163 'load' 'bottom_buf_2_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%power_buf_2_addr = getelementptr i32 %power_buf_2, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 164 'getelementptr' 'power_buf_2_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 165 [2/2] (1.19ns)   --->   "%power_buf_2_load = load i8 %power_buf_2_addr" [3dHLS.cpp:47]   --->   Operation 165 'load' 'power_buf_2_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 166 [1/1] (0.74ns)   --->   "%add_ln42_3 = add i12 %c, i12 4035" [3dHLS.cpp:42]   --->   Operation 166 'add' 'add_ln42_3' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_3, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 167 'partselect' 'tmp_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.30ns)   --->   "%select_ln42_3 = select i1 %cmp6, i8 %shl_ln8, i8 %tmp_4" [3dHLS.cpp:42]   --->   Operation 168 'select' 'select_ln42_3' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln47_6 = zext i8 %select_ln42_3" [3dHLS.cpp:47]   --->   Operation 169 'zext' 'zext_ln47_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%center_buf_3_addr_4 = getelementptr i32 %center_buf_3, i64 0, i64 %zext_ln47_6" [3dHLS.cpp:47]   --->   Operation 170 'getelementptr' 'center_buf_3_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 171 [2/2] (1.19ns)   --->   "%center_buf_3_load_4 = load i8 %center_buf_3_addr_4" [3dHLS.cpp:47]   --->   Operation 171 'load' 'center_buf_3_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%center_buf_4_addr = getelementptr i32 %center_buf_4, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 172 'getelementptr' 'center_buf_4_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 173 [2/2] (1.19ns)   --->   "%center_buf_4_load = load i8 %center_buf_4_addr" [3dHLS.cpp:47]   --->   Operation 173 'load' 'center_buf_4_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%top_buf_3_addr = getelementptr i32 %top_buf_3, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 174 'getelementptr' 'top_buf_3_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 175 [2/2] (1.19ns)   --->   "%top_buf_3_load = load i8 %top_buf_3_addr" [3dHLS.cpp:47]   --->   Operation 175 'load' 'top_buf_3_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%bottom_buf_3_addr = getelementptr i32 %bottom_buf_3, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 176 'getelementptr' 'bottom_buf_3_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 177 [2/2] (1.19ns)   --->   "%bottom_buf_3_load = load i8 %bottom_buf_3_addr" [3dHLS.cpp:47]   --->   Operation 177 'load' 'bottom_buf_3_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%power_buf_3_addr = getelementptr i32 %power_buf_3, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 178 'getelementptr' 'power_buf_3_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 179 [2/2] (1.19ns)   --->   "%power_buf_3_load = load i8 %power_buf_3_addr" [3dHLS.cpp:47]   --->   Operation 179 'load' 'power_buf_3_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 180 [1/1] (0.74ns)   --->   "%add_ln42_4 = add i12 %c, i12 4036" [3dHLS.cpp:42]   --->   Operation 180 'add' 'add_ln42_4' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_4, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 181 'partselect' 'tmp_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.30ns)   --->   "%select_ln42_4 = select i1 %cmp6, i8 %shl_ln8, i8 %tmp_6" [3dHLS.cpp:42]   --->   Operation 182 'select' 'select_ln42_4' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln47_8 = zext i8 %select_ln42_4" [3dHLS.cpp:47]   --->   Operation 183 'zext' 'zext_ln47_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%center_buf_4_addr_4 = getelementptr i32 %center_buf_4, i64 0, i64 %zext_ln47_8" [3dHLS.cpp:47]   --->   Operation 184 'getelementptr' 'center_buf_4_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 185 [2/2] (1.19ns)   --->   "%center_buf_4_load_4 = load i8 %center_buf_4_addr_4" [3dHLS.cpp:47]   --->   Operation 185 'load' 'center_buf_4_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%center_buf_5_addr = getelementptr i32 %center_buf_5, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 186 'getelementptr' 'center_buf_5_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 187 [2/2] (1.19ns)   --->   "%center_buf_5_load = load i8 %center_buf_5_addr" [3dHLS.cpp:47]   --->   Operation 187 'load' 'center_buf_5_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%top_buf_4_addr = getelementptr i32 %top_buf_4, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 188 'getelementptr' 'top_buf_4_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 189 [2/2] (1.19ns)   --->   "%top_buf_4_load = load i8 %top_buf_4_addr" [3dHLS.cpp:47]   --->   Operation 189 'load' 'top_buf_4_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%bottom_buf_4_addr = getelementptr i32 %bottom_buf_4, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 190 'getelementptr' 'bottom_buf_4_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 191 [2/2] (1.19ns)   --->   "%bottom_buf_4_load = load i8 %bottom_buf_4_addr" [3dHLS.cpp:47]   --->   Operation 191 'load' 'bottom_buf_4_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%power_buf_4_addr = getelementptr i32 %power_buf_4, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 192 'getelementptr' 'power_buf_4_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 193 [2/2] (1.19ns)   --->   "%power_buf_4_load = load i8 %power_buf_4_addr" [3dHLS.cpp:47]   --->   Operation 193 'load' 'power_buf_4_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 194 [1/1] (0.74ns)   --->   "%add_ln42_5 = add i12 %c, i12 4037" [3dHLS.cpp:42]   --->   Operation 194 'add' 'add_ln42_5' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_5, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 195 'partselect' 'tmp_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.30ns)   --->   "%select_ln42_5 = select i1 %cmp6, i8 %shl_ln8, i8 %tmp_10" [3dHLS.cpp:42]   --->   Operation 196 'select' 'select_ln42_5' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln47_10 = zext i8 %select_ln42_5" [3dHLS.cpp:47]   --->   Operation 197 'zext' 'zext_ln47_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%center_buf_5_addr_4 = getelementptr i32 %center_buf_5, i64 0, i64 %zext_ln47_10" [3dHLS.cpp:47]   --->   Operation 198 'getelementptr' 'center_buf_5_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 199 [2/2] (1.19ns)   --->   "%center_buf_5_load_4 = load i8 %center_buf_5_addr_4" [3dHLS.cpp:47]   --->   Operation 199 'load' 'center_buf_5_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%center_buf_6_addr = getelementptr i32 %center_buf_6, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 200 'getelementptr' 'center_buf_6_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 201 [2/2] (1.19ns)   --->   "%center_buf_6_load = load i8 %center_buf_6_addr" [3dHLS.cpp:47]   --->   Operation 201 'load' 'center_buf_6_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%top_buf_5_addr = getelementptr i32 %top_buf_5, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 202 'getelementptr' 'top_buf_5_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 203 [2/2] (1.19ns)   --->   "%top_buf_5_load = load i8 %top_buf_5_addr" [3dHLS.cpp:47]   --->   Operation 203 'load' 'top_buf_5_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%bottom_buf_5_addr = getelementptr i32 %bottom_buf_5, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 204 'getelementptr' 'bottom_buf_5_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 205 [2/2] (1.19ns)   --->   "%bottom_buf_5_load = load i8 %bottom_buf_5_addr" [3dHLS.cpp:47]   --->   Operation 205 'load' 'bottom_buf_5_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%power_buf_5_addr = getelementptr i32 %power_buf_5, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 206 'getelementptr' 'power_buf_5_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 207 [2/2] (1.19ns)   --->   "%power_buf_5_load = load i8 %power_buf_5_addr" [3dHLS.cpp:47]   --->   Operation 207 'load' 'power_buf_5_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 208 [1/1] (0.74ns)   --->   "%add_ln42_6 = add i12 %c, i12 4038" [3dHLS.cpp:42]   --->   Operation 208 'add' 'add_ln42_6' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_6, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 209 'partselect' 'tmp_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.30ns)   --->   "%select_ln42_6 = select i1 %cmp6, i8 %shl_ln8, i8 %tmp_12" [3dHLS.cpp:42]   --->   Operation 210 'select' 'select_ln42_6' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln47_12 = zext i8 %select_ln42_6" [3dHLS.cpp:47]   --->   Operation 211 'zext' 'zext_ln47_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%center_buf_6_addr_4 = getelementptr i32 %center_buf_6, i64 0, i64 %zext_ln47_12" [3dHLS.cpp:47]   --->   Operation 212 'getelementptr' 'center_buf_6_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 213 [2/2] (1.19ns)   --->   "%center_buf_6_load_4 = load i8 %center_buf_6_addr_4" [3dHLS.cpp:47]   --->   Operation 213 'load' 'center_buf_6_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%center_buf_7_addr = getelementptr i32 %center_buf_7, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 214 'getelementptr' 'center_buf_7_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 215 [2/2] (1.19ns)   --->   "%center_buf_7_load = load i8 %center_buf_7_addr" [3dHLS.cpp:47]   --->   Operation 215 'load' 'center_buf_7_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%top_buf_6_addr = getelementptr i32 %top_buf_6, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 216 'getelementptr' 'top_buf_6_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 217 [2/2] (1.19ns)   --->   "%top_buf_6_load = load i8 %top_buf_6_addr" [3dHLS.cpp:47]   --->   Operation 217 'load' 'top_buf_6_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%bottom_buf_6_addr = getelementptr i32 %bottom_buf_6, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 218 'getelementptr' 'bottom_buf_6_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 219 [2/2] (1.19ns)   --->   "%bottom_buf_6_load = load i8 %bottom_buf_6_addr" [3dHLS.cpp:47]   --->   Operation 219 'load' 'bottom_buf_6_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%power_buf_6_addr = getelementptr i32 %power_buf_6, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 220 'getelementptr' 'power_buf_6_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 221 [2/2] (1.19ns)   --->   "%power_buf_6_load = load i8 %power_buf_6_addr" [3dHLS.cpp:47]   --->   Operation 221 'load' 'power_buf_6_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 222 [1/1] (0.74ns)   --->   "%add_ln42_7 = add i12 %c, i12 4039" [3dHLS.cpp:42]   --->   Operation 222 'add' 'add_ln42_7' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_7, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 223 'partselect' 'tmp_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.30ns)   --->   "%select_ln42_7 = select i1 %cmp6, i8 %shl_ln8, i8 %tmp_14" [3dHLS.cpp:42]   --->   Operation 224 'select' 'select_ln42_7' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln47_14 = zext i8 %select_ln42_7" [3dHLS.cpp:47]   --->   Operation 225 'zext' 'zext_ln47_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%center_buf_7_addr_4 = getelementptr i32 %center_buf_7, i64 0, i64 %zext_ln47_14" [3dHLS.cpp:47]   --->   Operation 226 'getelementptr' 'center_buf_7_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 227 [2/2] (1.19ns)   --->   "%center_buf_7_load_4 = load i8 %center_buf_7_addr_4" [3dHLS.cpp:47]   --->   Operation 227 'load' 'center_buf_7_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%center_buf_8_addr = getelementptr i32 %center_buf_8, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 228 'getelementptr' 'center_buf_8_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 229 [2/2] (1.19ns)   --->   "%center_buf_8_load = load i8 %center_buf_8_addr" [3dHLS.cpp:47]   --->   Operation 229 'load' 'center_buf_8_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%top_buf_7_addr = getelementptr i32 %top_buf_7, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 230 'getelementptr' 'top_buf_7_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 231 [2/2] (1.19ns)   --->   "%top_buf_7_load = load i8 %top_buf_7_addr" [3dHLS.cpp:47]   --->   Operation 231 'load' 'top_buf_7_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%bottom_buf_7_addr = getelementptr i32 %bottom_buf_7, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 232 'getelementptr' 'bottom_buf_7_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 233 [2/2] (1.19ns)   --->   "%bottom_buf_7_load = load i8 %bottom_buf_7_addr" [3dHLS.cpp:47]   --->   Operation 233 'load' 'bottom_buf_7_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%power_buf_7_addr = getelementptr i32 %power_buf_7, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 234 'getelementptr' 'power_buf_7_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 235 [2/2] (1.19ns)   --->   "%power_buf_7_load = load i8 %power_buf_7_addr" [3dHLS.cpp:47]   --->   Operation 235 'load' 'power_buf_7_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 236 [1/1] (0.74ns)   --->   "%add_ln42_8 = add i12 %c, i12 4040" [3dHLS.cpp:42]   --->   Operation 236 'add' 'add_ln42_8' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_8, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 237 'partselect' 'tmp_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.30ns)   --->   "%select_ln42_8 = select i1 %cmp6, i8 %shl_ln8, i8 %tmp_16" [3dHLS.cpp:42]   --->   Operation 238 'select' 'select_ln42_8' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln47_16 = zext i8 %select_ln42_8" [3dHLS.cpp:47]   --->   Operation 239 'zext' 'zext_ln47_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%center_buf_8_addr_4 = getelementptr i32 %center_buf_8, i64 0, i64 %zext_ln47_16" [3dHLS.cpp:47]   --->   Operation 240 'getelementptr' 'center_buf_8_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 241 [2/2] (1.19ns)   --->   "%center_buf_8_load_4 = load i8 %center_buf_8_addr_4" [3dHLS.cpp:47]   --->   Operation 241 'load' 'center_buf_8_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%center_buf_9_addr = getelementptr i32 %center_buf_9, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 242 'getelementptr' 'center_buf_9_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 243 [2/2] (1.19ns)   --->   "%center_buf_9_load = load i8 %center_buf_9_addr" [3dHLS.cpp:47]   --->   Operation 243 'load' 'center_buf_9_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%top_buf_8_addr = getelementptr i32 %top_buf_8, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 244 'getelementptr' 'top_buf_8_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 245 [2/2] (1.19ns)   --->   "%top_buf_8_load = load i8 %top_buf_8_addr" [3dHLS.cpp:47]   --->   Operation 245 'load' 'top_buf_8_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%bottom_buf_8_addr = getelementptr i32 %bottom_buf_8, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 246 'getelementptr' 'bottom_buf_8_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 247 [2/2] (1.19ns)   --->   "%bottom_buf_8_load = load i8 %bottom_buf_8_addr" [3dHLS.cpp:47]   --->   Operation 247 'load' 'bottom_buf_8_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%power_buf_8_addr = getelementptr i32 %power_buf_8, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 248 'getelementptr' 'power_buf_8_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 249 [2/2] (1.19ns)   --->   "%power_buf_8_load = load i8 %power_buf_8_addr" [3dHLS.cpp:47]   --->   Operation 249 'load' 'power_buf_8_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 250 [1/1] (0.74ns)   --->   "%add_ln42_9 = add i12 %c, i12 4041" [3dHLS.cpp:42]   --->   Operation 250 'add' 'add_ln42_9' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_9, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 251 'partselect' 'tmp_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.30ns)   --->   "%select_ln42_9 = select i1 %cmp6, i8 %shl_ln8, i8 %tmp_18" [3dHLS.cpp:42]   --->   Operation 252 'select' 'select_ln42_9' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln47_18 = zext i8 %select_ln42_9" [3dHLS.cpp:47]   --->   Operation 253 'zext' 'zext_ln47_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%center_buf_9_addr_4 = getelementptr i32 %center_buf_9, i64 0, i64 %zext_ln47_18" [3dHLS.cpp:47]   --->   Operation 254 'getelementptr' 'center_buf_9_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 255 [2/2] (1.19ns)   --->   "%center_buf_9_load_4 = load i8 %center_buf_9_addr_4" [3dHLS.cpp:47]   --->   Operation 255 'load' 'center_buf_9_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%center_buf_10_addr = getelementptr i32 %center_buf_10, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 256 'getelementptr' 'center_buf_10_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 257 [2/2] (1.19ns)   --->   "%center_buf_10_load = load i8 %center_buf_10_addr" [3dHLS.cpp:47]   --->   Operation 257 'load' 'center_buf_10_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%top_buf_9_addr = getelementptr i32 %top_buf_9, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 258 'getelementptr' 'top_buf_9_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 259 [2/2] (1.19ns)   --->   "%top_buf_9_load = load i8 %top_buf_9_addr" [3dHLS.cpp:47]   --->   Operation 259 'load' 'top_buf_9_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "%bottom_buf_9_addr = getelementptr i32 %bottom_buf_9, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 260 'getelementptr' 'bottom_buf_9_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 261 [2/2] (1.19ns)   --->   "%bottom_buf_9_load = load i8 %bottom_buf_9_addr" [3dHLS.cpp:47]   --->   Operation 261 'load' 'bottom_buf_9_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%power_buf_9_addr = getelementptr i32 %power_buf_9, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 262 'getelementptr' 'power_buf_9_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 263 [2/2] (1.19ns)   --->   "%power_buf_9_load = load i8 %power_buf_9_addr" [3dHLS.cpp:47]   --->   Operation 263 'load' 'power_buf_9_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 264 [1/1] (0.74ns)   --->   "%add_ln42_10 = add i12 %c, i12 4042" [3dHLS.cpp:42]   --->   Operation 264 'add' 'add_ln42_10' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_10, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 265 'partselect' 'tmp_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 266 [1/1] (0.30ns)   --->   "%select_ln42_10 = select i1 %cmp6, i8 %shl_ln8, i8 %tmp_20" [3dHLS.cpp:42]   --->   Operation 266 'select' 'select_ln42_10' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln47_20 = zext i8 %select_ln42_10" [3dHLS.cpp:47]   --->   Operation 267 'zext' 'zext_ln47_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 268 [1/1] (0.00ns)   --->   "%center_buf_10_addr_4 = getelementptr i32 %center_buf_10, i64 0, i64 %zext_ln47_20" [3dHLS.cpp:47]   --->   Operation 268 'getelementptr' 'center_buf_10_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 269 [2/2] (1.19ns)   --->   "%center_buf_10_load_4 = load i8 %center_buf_10_addr_4" [3dHLS.cpp:47]   --->   Operation 269 'load' 'center_buf_10_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "%center_buf_11_addr = getelementptr i32 %center_buf_11, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 270 'getelementptr' 'center_buf_11_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 271 [2/2] (1.19ns)   --->   "%center_buf_11_load = load i8 %center_buf_11_addr" [3dHLS.cpp:47]   --->   Operation 271 'load' 'center_buf_11_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 272 [1/1] (0.00ns)   --->   "%top_buf_10_addr = getelementptr i32 %top_buf_10, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 272 'getelementptr' 'top_buf_10_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 273 [2/2] (1.19ns)   --->   "%top_buf_10_load = load i8 %top_buf_10_addr" [3dHLS.cpp:47]   --->   Operation 273 'load' 'top_buf_10_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 274 [1/1] (0.00ns)   --->   "%bottom_buf_10_addr = getelementptr i32 %bottom_buf_10, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 274 'getelementptr' 'bottom_buf_10_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 275 [2/2] (1.19ns)   --->   "%bottom_buf_10_load = load i8 %bottom_buf_10_addr" [3dHLS.cpp:47]   --->   Operation 275 'load' 'bottom_buf_10_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 276 [1/1] (0.00ns)   --->   "%power_buf_10_addr = getelementptr i32 %power_buf_10, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 276 'getelementptr' 'power_buf_10_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 277 [2/2] (1.19ns)   --->   "%power_buf_10_load = load i8 %power_buf_10_addr" [3dHLS.cpp:47]   --->   Operation 277 'load' 'power_buf_10_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 278 [1/1] (0.74ns)   --->   "%add_ln42_11 = add i12 %c, i12 4043" [3dHLS.cpp:42]   --->   Operation 278 'add' 'add_ln42_11' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_11, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 279 'partselect' 'tmp_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 280 [1/1] (0.30ns)   --->   "%select_ln42_11 = select i1 %cmp6, i8 %shl_ln8, i8 %tmp_22" [3dHLS.cpp:42]   --->   Operation 280 'select' 'select_ln42_11' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln47_22 = zext i8 %select_ln42_11" [3dHLS.cpp:47]   --->   Operation 281 'zext' 'zext_ln47_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%center_buf_11_addr_4 = getelementptr i32 %center_buf_11, i64 0, i64 %zext_ln47_22" [3dHLS.cpp:47]   --->   Operation 282 'getelementptr' 'center_buf_11_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 283 [2/2] (1.19ns)   --->   "%center_buf_11_load_4 = load i8 %center_buf_11_addr_4" [3dHLS.cpp:47]   --->   Operation 283 'load' 'center_buf_11_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%center_buf_12_addr = getelementptr i32 %center_buf_12, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 284 'getelementptr' 'center_buf_12_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 285 [2/2] (1.19ns)   --->   "%center_buf_12_load = load i8 %center_buf_12_addr" [3dHLS.cpp:47]   --->   Operation 285 'load' 'center_buf_12_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "%top_buf_11_addr = getelementptr i32 %top_buf_11, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 286 'getelementptr' 'top_buf_11_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 287 [2/2] (1.19ns)   --->   "%top_buf_11_load = load i8 %top_buf_11_addr" [3dHLS.cpp:47]   --->   Operation 287 'load' 'top_buf_11_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 288 [1/1] (0.00ns)   --->   "%bottom_buf_11_addr = getelementptr i32 %bottom_buf_11, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 288 'getelementptr' 'bottom_buf_11_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 289 [2/2] (1.19ns)   --->   "%bottom_buf_11_load = load i8 %bottom_buf_11_addr" [3dHLS.cpp:47]   --->   Operation 289 'load' 'bottom_buf_11_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "%power_buf_11_addr = getelementptr i32 %power_buf_11, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 290 'getelementptr' 'power_buf_11_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 291 [2/2] (1.19ns)   --->   "%power_buf_11_load = load i8 %power_buf_11_addr" [3dHLS.cpp:47]   --->   Operation 291 'load' 'power_buf_11_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 292 [1/1] (0.74ns)   --->   "%add_ln42_12 = add i12 %c, i12 4044" [3dHLS.cpp:42]   --->   Operation 292 'add' 'add_ln42_12' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_12, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 293 'partselect' 'tmp_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.30ns)   --->   "%select_ln42_12 = select i1 %cmp6, i8 %shl_ln8, i8 %tmp_24" [3dHLS.cpp:42]   --->   Operation 294 'select' 'select_ln42_12' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln47_24 = zext i8 %select_ln42_12" [3dHLS.cpp:47]   --->   Operation 295 'zext' 'zext_ln47_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%center_buf_12_addr_4 = getelementptr i32 %center_buf_12, i64 0, i64 %zext_ln47_24" [3dHLS.cpp:47]   --->   Operation 296 'getelementptr' 'center_buf_12_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 297 [2/2] (1.19ns)   --->   "%center_buf_12_load_4 = load i8 %center_buf_12_addr_4" [3dHLS.cpp:47]   --->   Operation 297 'load' 'center_buf_12_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%center_buf_13_addr = getelementptr i32 %center_buf_13, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 298 'getelementptr' 'center_buf_13_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 299 [2/2] (1.19ns)   --->   "%center_buf_13_load = load i8 %center_buf_13_addr" [3dHLS.cpp:47]   --->   Operation 299 'load' 'center_buf_13_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%top_buf_12_addr = getelementptr i32 %top_buf_12, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 300 'getelementptr' 'top_buf_12_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 301 [2/2] (1.19ns)   --->   "%top_buf_12_load = load i8 %top_buf_12_addr" [3dHLS.cpp:47]   --->   Operation 301 'load' 'top_buf_12_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%bottom_buf_12_addr = getelementptr i32 %bottom_buf_12, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 302 'getelementptr' 'bottom_buf_12_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 303 [2/2] (1.19ns)   --->   "%bottom_buf_12_load = load i8 %bottom_buf_12_addr" [3dHLS.cpp:47]   --->   Operation 303 'load' 'bottom_buf_12_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 304 [1/1] (0.00ns)   --->   "%power_buf_12_addr = getelementptr i32 %power_buf_12, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 304 'getelementptr' 'power_buf_12_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 305 [2/2] (1.19ns)   --->   "%power_buf_12_load = load i8 %power_buf_12_addr" [3dHLS.cpp:47]   --->   Operation 305 'load' 'power_buf_12_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 306 [1/1] (0.74ns)   --->   "%add_ln42_13 = add i12 %c, i12 4045" [3dHLS.cpp:42]   --->   Operation 306 'add' 'add_ln42_13' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_13, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 307 'partselect' 'tmp_26' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.30ns)   --->   "%select_ln42_13 = select i1 %cmp6, i8 %shl_ln8, i8 %tmp_26" [3dHLS.cpp:42]   --->   Operation 308 'select' 'select_ln42_13' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln47_26 = zext i8 %select_ln42_13" [3dHLS.cpp:47]   --->   Operation 309 'zext' 'zext_ln47_26' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%center_buf_13_addr_4 = getelementptr i32 %center_buf_13, i64 0, i64 %zext_ln47_26" [3dHLS.cpp:47]   --->   Operation 310 'getelementptr' 'center_buf_13_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 311 [2/2] (1.19ns)   --->   "%center_buf_13_load_4 = load i8 %center_buf_13_addr_4" [3dHLS.cpp:47]   --->   Operation 311 'load' 'center_buf_13_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%center_buf_14_addr = getelementptr i32 %center_buf_14, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 312 'getelementptr' 'center_buf_14_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 313 [2/2] (1.19ns)   --->   "%center_buf_14_load = load i8 %center_buf_14_addr" [3dHLS.cpp:47]   --->   Operation 313 'load' 'center_buf_14_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%top_buf_13_addr = getelementptr i32 %top_buf_13, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 314 'getelementptr' 'top_buf_13_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 315 [2/2] (1.19ns)   --->   "%top_buf_13_load = load i8 %top_buf_13_addr" [3dHLS.cpp:47]   --->   Operation 315 'load' 'top_buf_13_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%bottom_buf_13_addr = getelementptr i32 %bottom_buf_13, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 316 'getelementptr' 'bottom_buf_13_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 317 [2/2] (1.19ns)   --->   "%bottom_buf_13_load = load i8 %bottom_buf_13_addr" [3dHLS.cpp:47]   --->   Operation 317 'load' 'bottom_buf_13_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%power_buf_13_addr = getelementptr i32 %power_buf_13, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 318 'getelementptr' 'power_buf_13_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 319 [2/2] (1.19ns)   --->   "%power_buf_13_load = load i8 %power_buf_13_addr" [3dHLS.cpp:47]   --->   Operation 319 'load' 'power_buf_13_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 320 [1/1] (0.74ns)   --->   "%add_ln42_14 = add i12 %c, i12 4046" [3dHLS.cpp:42]   --->   Operation 320 'add' 'add_ln42_14' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_14, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 321 'partselect' 'tmp_28' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (0.30ns)   --->   "%select_ln42_14 = select i1 %cmp6, i8 %shl_ln8, i8 %tmp_28" [3dHLS.cpp:42]   --->   Operation 322 'select' 'select_ln42_14' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln47_28 = zext i8 %select_ln42_14" [3dHLS.cpp:47]   --->   Operation 323 'zext' 'zext_ln47_28' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%center_buf_14_addr_4 = getelementptr i32 %center_buf_14, i64 0, i64 %zext_ln47_28" [3dHLS.cpp:47]   --->   Operation 324 'getelementptr' 'center_buf_14_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 325 [2/2] (1.19ns)   --->   "%center_buf_14_load_4 = load i8 %center_buf_14_addr_4" [3dHLS.cpp:47]   --->   Operation 325 'load' 'center_buf_14_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "%center_buf_15_addr = getelementptr i32 %center_buf_15, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 326 'getelementptr' 'center_buf_15_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 327 [2/2] (1.19ns)   --->   "%center_buf_15_load = load i8 %center_buf_15_addr" [3dHLS.cpp:47]   --->   Operation 327 'load' 'center_buf_15_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%top_buf_14_addr = getelementptr i32 %top_buf_14, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 328 'getelementptr' 'top_buf_14_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 329 [2/2] (1.19ns)   --->   "%top_buf_14_load = load i8 %top_buf_14_addr" [3dHLS.cpp:47]   --->   Operation 329 'load' 'top_buf_14_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%bottom_buf_14_addr = getelementptr i32 %bottom_buf_14, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 330 'getelementptr' 'bottom_buf_14_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 331 [2/2] (1.19ns)   --->   "%bottom_buf_14_load = load i8 %bottom_buf_14_addr" [3dHLS.cpp:47]   --->   Operation 331 'load' 'bottom_buf_14_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "%power_buf_14_addr = getelementptr i32 %power_buf_14, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 332 'getelementptr' 'power_buf_14_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 333 [2/2] (1.19ns)   --->   "%power_buf_14_load = load i8 %power_buf_14_addr" [3dHLS.cpp:47]   --->   Operation 333 'load' 'power_buf_14_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 334 [1/1] (0.74ns)   --->   "%add_ln42_15 = add i12 %c, i12 4047" [3dHLS.cpp:42]   --->   Operation 334 'add' 'add_ln42_15' <Predicate = (!icmp_ln32)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_15, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 335 'partselect' 'tmp_30' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.30ns)   --->   "%select_ln42_15 = select i1 %cmp6, i8 %shl_ln8, i8 %tmp_30" [3dHLS.cpp:42]   --->   Operation 336 'select' 'select_ln42_15' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln47_30 = zext i8 %select_ln42_15" [3dHLS.cpp:47]   --->   Operation 337 'zext' 'zext_ln47_30' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%center_buf_15_addr_4 = getelementptr i32 %center_buf_15, i64 0, i64 %zext_ln47_30" [3dHLS.cpp:47]   --->   Operation 338 'getelementptr' 'center_buf_15_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 339 [2/2] (1.19ns)   --->   "%center_buf_15_load_4 = load i8 %center_buf_15_addr_4" [3dHLS.cpp:47]   --->   Operation 339 'load' 'center_buf_15_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%or_ln47 = or i8 %shl_ln8, i8 1" [3dHLS.cpp:47]   --->   Operation 340 'or' 'or_ln47' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln47_129 = zext i8 %or_ln47" [3dHLS.cpp:47]   --->   Operation 341 'zext' 'zext_ln47_129' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%top_buf_15_addr = getelementptr i32 %top_buf_15, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 342 'getelementptr' 'top_buf_15_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 343 [2/2] (1.19ns)   --->   "%top_buf_15_load = load i8 %top_buf_15_addr" [3dHLS.cpp:47]   --->   Operation 343 'load' 'top_buf_15_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%bottom_buf_15_addr = getelementptr i32 %bottom_buf_15, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 344 'getelementptr' 'bottom_buf_15_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 345 [2/2] (1.19ns)   --->   "%bottom_buf_15_load = load i8 %bottom_buf_15_addr" [3dHLS.cpp:47]   --->   Operation 345 'load' 'bottom_buf_15_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%power_buf_15_addr = getelementptr i32 %power_buf_15, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 346 'getelementptr' 'power_buf_15_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 347 [2/2] (1.19ns)   --->   "%power_buf_15_load = load i8 %power_buf_15_addr" [3dHLS.cpp:47]   --->   Operation 347 'load' 'power_buf_15_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%top_buf_0_addr_1 = getelementptr i32 %top_buf_0, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 348 'getelementptr' 'top_buf_0_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 349 [2/2] (1.19ns)   --->   "%top_buf_0_load_1 = load i8 %top_buf_0_addr_1" [3dHLS.cpp:47]   --->   Operation 349 'load' 'top_buf_0_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%bottom_buf_0_addr_1 = getelementptr i32 %bottom_buf_0, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 350 'getelementptr' 'bottom_buf_0_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 351 [2/2] (1.19ns)   --->   "%bottom_buf_0_load_1 = load i8 %bottom_buf_0_addr_1" [3dHLS.cpp:47]   --->   Operation 351 'load' 'bottom_buf_0_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%power_buf_0_addr_1 = getelementptr i32 %power_buf_0, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 352 'getelementptr' 'power_buf_0_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 353 [2/2] (1.19ns)   --->   "%power_buf_0_load_1 = load i8 %power_buf_0_addr_1" [3dHLS.cpp:47]   --->   Operation 353 'load' 'power_buf_0_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%top_buf_1_addr_1 = getelementptr i32 %top_buf_1, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 354 'getelementptr' 'top_buf_1_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 355 [2/2] (1.19ns)   --->   "%top_buf_1_load_1 = load i8 %top_buf_1_addr_1" [3dHLS.cpp:47]   --->   Operation 355 'load' 'top_buf_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "%bottom_buf_1_addr_1 = getelementptr i32 %bottom_buf_1, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 356 'getelementptr' 'bottom_buf_1_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 357 [2/2] (1.19ns)   --->   "%bottom_buf_1_load_1 = load i8 %bottom_buf_1_addr_1" [3dHLS.cpp:47]   --->   Operation 357 'load' 'bottom_buf_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 358 [1/1] (0.00ns)   --->   "%power_buf_1_addr_1 = getelementptr i32 %power_buf_1, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 358 'getelementptr' 'power_buf_1_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 359 [2/2] (1.19ns)   --->   "%power_buf_1_load_1 = load i8 %power_buf_1_addr_1" [3dHLS.cpp:47]   --->   Operation 359 'load' 'power_buf_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 360 [1/1] (0.00ns)   --->   "%top_buf_2_addr_1 = getelementptr i32 %top_buf_2, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 360 'getelementptr' 'top_buf_2_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 361 [2/2] (1.19ns)   --->   "%top_buf_2_load_1 = load i8 %top_buf_2_addr_1" [3dHLS.cpp:47]   --->   Operation 361 'load' 'top_buf_2_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 362 [1/1] (0.00ns)   --->   "%bottom_buf_2_addr_1 = getelementptr i32 %bottom_buf_2, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 362 'getelementptr' 'bottom_buf_2_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 363 [2/2] (1.19ns)   --->   "%bottom_buf_2_load_1 = load i8 %bottom_buf_2_addr_1" [3dHLS.cpp:47]   --->   Operation 363 'load' 'bottom_buf_2_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 364 [1/1] (0.00ns)   --->   "%power_buf_2_addr_1 = getelementptr i32 %power_buf_2, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 364 'getelementptr' 'power_buf_2_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 365 [2/2] (1.19ns)   --->   "%power_buf_2_load_1 = load i8 %power_buf_2_addr_1" [3dHLS.cpp:47]   --->   Operation 365 'load' 'power_buf_2_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 366 [1/1] (0.00ns)   --->   "%top_buf_3_addr_1 = getelementptr i32 %top_buf_3, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 366 'getelementptr' 'top_buf_3_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 367 [2/2] (1.19ns)   --->   "%top_buf_3_load_1 = load i8 %top_buf_3_addr_1" [3dHLS.cpp:47]   --->   Operation 367 'load' 'top_buf_3_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%bottom_buf_3_addr_1 = getelementptr i32 %bottom_buf_3, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 368 'getelementptr' 'bottom_buf_3_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 369 [2/2] (1.19ns)   --->   "%bottom_buf_3_load_1 = load i8 %bottom_buf_3_addr_1" [3dHLS.cpp:47]   --->   Operation 369 'load' 'bottom_buf_3_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 370 [1/1] (0.00ns)   --->   "%power_buf_3_addr_1 = getelementptr i32 %power_buf_3, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 370 'getelementptr' 'power_buf_3_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 371 [2/2] (1.19ns)   --->   "%power_buf_3_load_1 = load i8 %power_buf_3_addr_1" [3dHLS.cpp:47]   --->   Operation 371 'load' 'power_buf_3_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "%top_buf_4_addr_1 = getelementptr i32 %top_buf_4, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 372 'getelementptr' 'top_buf_4_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 373 [2/2] (1.19ns)   --->   "%top_buf_4_load_1 = load i8 %top_buf_4_addr_1" [3dHLS.cpp:47]   --->   Operation 373 'load' 'top_buf_4_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 374 [1/1] (0.00ns)   --->   "%bottom_buf_4_addr_1 = getelementptr i32 %bottom_buf_4, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 374 'getelementptr' 'bottom_buf_4_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 375 [2/2] (1.19ns)   --->   "%bottom_buf_4_load_1 = load i8 %bottom_buf_4_addr_1" [3dHLS.cpp:47]   --->   Operation 375 'load' 'bottom_buf_4_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 376 [1/1] (0.00ns)   --->   "%power_buf_4_addr_1 = getelementptr i32 %power_buf_4, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 376 'getelementptr' 'power_buf_4_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 377 [2/2] (1.19ns)   --->   "%power_buf_4_load_1 = load i8 %power_buf_4_addr_1" [3dHLS.cpp:47]   --->   Operation 377 'load' 'power_buf_4_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 378 [1/1] (0.00ns)   --->   "%top_buf_5_addr_1 = getelementptr i32 %top_buf_5, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 378 'getelementptr' 'top_buf_5_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 379 [2/2] (1.19ns)   --->   "%top_buf_5_load_1 = load i8 %top_buf_5_addr_1" [3dHLS.cpp:47]   --->   Operation 379 'load' 'top_buf_5_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 380 [1/1] (0.00ns)   --->   "%bottom_buf_5_addr_1 = getelementptr i32 %bottom_buf_5, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 380 'getelementptr' 'bottom_buf_5_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 381 [2/2] (1.19ns)   --->   "%bottom_buf_5_load_1 = load i8 %bottom_buf_5_addr_1" [3dHLS.cpp:47]   --->   Operation 381 'load' 'bottom_buf_5_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 382 [1/1] (0.00ns)   --->   "%power_buf_5_addr_1 = getelementptr i32 %power_buf_5, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 382 'getelementptr' 'power_buf_5_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 383 [2/2] (1.19ns)   --->   "%power_buf_5_load_1 = load i8 %power_buf_5_addr_1" [3dHLS.cpp:47]   --->   Operation 383 'load' 'power_buf_5_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 384 [1/1] (0.00ns)   --->   "%top_buf_6_addr_1 = getelementptr i32 %top_buf_6, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 384 'getelementptr' 'top_buf_6_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 385 [2/2] (1.19ns)   --->   "%top_buf_6_load_1 = load i8 %top_buf_6_addr_1" [3dHLS.cpp:47]   --->   Operation 385 'load' 'top_buf_6_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 386 [1/1] (0.00ns)   --->   "%bottom_buf_6_addr_1 = getelementptr i32 %bottom_buf_6, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 386 'getelementptr' 'bottom_buf_6_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 387 [2/2] (1.19ns)   --->   "%bottom_buf_6_load_1 = load i8 %bottom_buf_6_addr_1" [3dHLS.cpp:47]   --->   Operation 387 'load' 'bottom_buf_6_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 388 [1/1] (0.00ns)   --->   "%power_buf_6_addr_1 = getelementptr i32 %power_buf_6, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 388 'getelementptr' 'power_buf_6_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 389 [2/2] (1.19ns)   --->   "%power_buf_6_load_1 = load i8 %power_buf_6_addr_1" [3dHLS.cpp:47]   --->   Operation 389 'load' 'power_buf_6_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 390 [1/1] (0.00ns)   --->   "%top_buf_7_addr_1 = getelementptr i32 %top_buf_7, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 390 'getelementptr' 'top_buf_7_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 391 [2/2] (1.19ns)   --->   "%top_buf_7_load_1 = load i8 %top_buf_7_addr_1" [3dHLS.cpp:47]   --->   Operation 391 'load' 'top_buf_7_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 392 [1/1] (0.00ns)   --->   "%bottom_buf_7_addr_1 = getelementptr i32 %bottom_buf_7, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 392 'getelementptr' 'bottom_buf_7_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 393 [2/2] (1.19ns)   --->   "%bottom_buf_7_load_1 = load i8 %bottom_buf_7_addr_1" [3dHLS.cpp:47]   --->   Operation 393 'load' 'bottom_buf_7_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 394 [1/1] (0.00ns)   --->   "%power_buf_7_addr_1 = getelementptr i32 %power_buf_7, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 394 'getelementptr' 'power_buf_7_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 395 [2/2] (1.19ns)   --->   "%power_buf_7_load_1 = load i8 %power_buf_7_addr_1" [3dHLS.cpp:47]   --->   Operation 395 'load' 'power_buf_7_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 396 [1/1] (0.00ns)   --->   "%top_buf_8_addr_1 = getelementptr i32 %top_buf_8, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 396 'getelementptr' 'top_buf_8_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 397 [2/2] (1.19ns)   --->   "%top_buf_8_load_1 = load i8 %top_buf_8_addr_1" [3dHLS.cpp:47]   --->   Operation 397 'load' 'top_buf_8_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 398 [1/1] (0.00ns)   --->   "%bottom_buf_8_addr_1 = getelementptr i32 %bottom_buf_8, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 398 'getelementptr' 'bottom_buf_8_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 399 [2/2] (1.19ns)   --->   "%bottom_buf_8_load_1 = load i8 %bottom_buf_8_addr_1" [3dHLS.cpp:47]   --->   Operation 399 'load' 'bottom_buf_8_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 400 [1/1] (0.00ns)   --->   "%power_buf_8_addr_1 = getelementptr i32 %power_buf_8, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 400 'getelementptr' 'power_buf_8_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 401 [2/2] (1.19ns)   --->   "%power_buf_8_load_1 = load i8 %power_buf_8_addr_1" [3dHLS.cpp:47]   --->   Operation 401 'load' 'power_buf_8_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 402 [1/1] (0.00ns)   --->   "%top_buf_9_addr_1 = getelementptr i32 %top_buf_9, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 402 'getelementptr' 'top_buf_9_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 403 [2/2] (1.19ns)   --->   "%top_buf_9_load_1 = load i8 %top_buf_9_addr_1" [3dHLS.cpp:47]   --->   Operation 403 'load' 'top_buf_9_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%bottom_buf_9_addr_1 = getelementptr i32 %bottom_buf_9, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 404 'getelementptr' 'bottom_buf_9_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 405 [2/2] (1.19ns)   --->   "%bottom_buf_9_load_1 = load i8 %bottom_buf_9_addr_1" [3dHLS.cpp:47]   --->   Operation 405 'load' 'bottom_buf_9_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 406 [1/1] (0.00ns)   --->   "%power_buf_9_addr_1 = getelementptr i32 %power_buf_9, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 406 'getelementptr' 'power_buf_9_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 407 [2/2] (1.19ns)   --->   "%power_buf_9_load_1 = load i8 %power_buf_9_addr_1" [3dHLS.cpp:47]   --->   Operation 407 'load' 'power_buf_9_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 408 [1/1] (0.00ns)   --->   "%top_buf_10_addr_1 = getelementptr i32 %top_buf_10, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 408 'getelementptr' 'top_buf_10_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 409 [2/2] (1.19ns)   --->   "%top_buf_10_load_1 = load i8 %top_buf_10_addr_1" [3dHLS.cpp:47]   --->   Operation 409 'load' 'top_buf_10_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%bottom_buf_10_addr_1 = getelementptr i32 %bottom_buf_10, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 410 'getelementptr' 'bottom_buf_10_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 411 [2/2] (1.19ns)   --->   "%bottom_buf_10_load_1 = load i8 %bottom_buf_10_addr_1" [3dHLS.cpp:47]   --->   Operation 411 'load' 'bottom_buf_10_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 412 [1/1] (0.00ns)   --->   "%power_buf_10_addr_1 = getelementptr i32 %power_buf_10, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 412 'getelementptr' 'power_buf_10_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 413 [2/2] (1.19ns)   --->   "%power_buf_10_load_1 = load i8 %power_buf_10_addr_1" [3dHLS.cpp:47]   --->   Operation 413 'load' 'power_buf_10_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 414 [1/1] (0.00ns)   --->   "%top_buf_11_addr_1 = getelementptr i32 %top_buf_11, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 414 'getelementptr' 'top_buf_11_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 415 [2/2] (1.19ns)   --->   "%top_buf_11_load_1 = load i8 %top_buf_11_addr_1" [3dHLS.cpp:47]   --->   Operation 415 'load' 'top_buf_11_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 416 [1/1] (0.00ns)   --->   "%bottom_buf_11_addr_1 = getelementptr i32 %bottom_buf_11, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 416 'getelementptr' 'bottom_buf_11_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 417 [2/2] (1.19ns)   --->   "%bottom_buf_11_load_1 = load i8 %bottom_buf_11_addr_1" [3dHLS.cpp:47]   --->   Operation 417 'load' 'bottom_buf_11_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 418 [1/1] (0.00ns)   --->   "%power_buf_11_addr_1 = getelementptr i32 %power_buf_11, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 418 'getelementptr' 'power_buf_11_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 419 [2/2] (1.19ns)   --->   "%power_buf_11_load_1 = load i8 %power_buf_11_addr_1" [3dHLS.cpp:47]   --->   Operation 419 'load' 'power_buf_11_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 420 [1/1] (0.00ns)   --->   "%top_buf_12_addr_1 = getelementptr i32 %top_buf_12, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 420 'getelementptr' 'top_buf_12_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 421 [2/2] (1.19ns)   --->   "%top_buf_12_load_1 = load i8 %top_buf_12_addr_1" [3dHLS.cpp:47]   --->   Operation 421 'load' 'top_buf_12_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 422 [1/1] (0.00ns)   --->   "%bottom_buf_12_addr_1 = getelementptr i32 %bottom_buf_12, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 422 'getelementptr' 'bottom_buf_12_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 423 [2/2] (1.19ns)   --->   "%bottom_buf_12_load_1 = load i8 %bottom_buf_12_addr_1" [3dHLS.cpp:47]   --->   Operation 423 'load' 'bottom_buf_12_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 424 [1/1] (0.00ns)   --->   "%power_buf_12_addr_1 = getelementptr i32 %power_buf_12, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 424 'getelementptr' 'power_buf_12_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 425 [2/2] (1.19ns)   --->   "%power_buf_12_load_1 = load i8 %power_buf_12_addr_1" [3dHLS.cpp:47]   --->   Operation 425 'load' 'power_buf_12_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 426 [1/1] (0.00ns)   --->   "%top_buf_13_addr_1 = getelementptr i32 %top_buf_13, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 426 'getelementptr' 'top_buf_13_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 427 [2/2] (1.19ns)   --->   "%top_buf_13_load_1 = load i8 %top_buf_13_addr_1" [3dHLS.cpp:47]   --->   Operation 427 'load' 'top_buf_13_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%bottom_buf_13_addr_1 = getelementptr i32 %bottom_buf_13, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 428 'getelementptr' 'bottom_buf_13_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 429 [2/2] (1.19ns)   --->   "%bottom_buf_13_load_1 = load i8 %bottom_buf_13_addr_1" [3dHLS.cpp:47]   --->   Operation 429 'load' 'bottom_buf_13_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 430 [1/1] (0.00ns)   --->   "%power_buf_13_addr_1 = getelementptr i32 %power_buf_13, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 430 'getelementptr' 'power_buf_13_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 431 [2/2] (1.19ns)   --->   "%power_buf_13_load_1 = load i8 %power_buf_13_addr_1" [3dHLS.cpp:47]   --->   Operation 431 'load' 'power_buf_13_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 432 [1/1] (0.00ns)   --->   "%top_buf_14_addr_1 = getelementptr i32 %top_buf_14, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 432 'getelementptr' 'top_buf_14_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 433 [2/2] (1.19ns)   --->   "%top_buf_14_load_1 = load i8 %top_buf_14_addr_1" [3dHLS.cpp:47]   --->   Operation 433 'load' 'top_buf_14_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 434 [1/1] (0.00ns)   --->   "%bottom_buf_14_addr_1 = getelementptr i32 %bottom_buf_14, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 434 'getelementptr' 'bottom_buf_14_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 435 [2/2] (1.19ns)   --->   "%bottom_buf_14_load_1 = load i8 %bottom_buf_14_addr_1" [3dHLS.cpp:47]   --->   Operation 435 'load' 'bottom_buf_14_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 436 [1/1] (0.00ns)   --->   "%power_buf_14_addr_1 = getelementptr i32 %power_buf_14, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 436 'getelementptr' 'power_buf_14_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 437 [2/2] (1.19ns)   --->   "%power_buf_14_load_1 = load i8 %power_buf_14_addr_1" [3dHLS.cpp:47]   --->   Operation 437 'load' 'power_buf_14_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 438 [1/1] (0.00ns)   --->   "%top_buf_15_addr_1 = getelementptr i32 %top_buf_15, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 438 'getelementptr' 'top_buf_15_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 439 [2/2] (1.19ns)   --->   "%top_buf_15_load_1 = load i8 %top_buf_15_addr_1" [3dHLS.cpp:47]   --->   Operation 439 'load' 'top_buf_15_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 440 [1/1] (0.00ns)   --->   "%bottom_buf_15_addr_1 = getelementptr i32 %bottom_buf_15, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 440 'getelementptr' 'bottom_buf_15_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 441 [2/2] (1.19ns)   --->   "%bottom_buf_15_load_1 = load i8 %bottom_buf_15_addr_1" [3dHLS.cpp:47]   --->   Operation 441 'load' 'bottom_buf_15_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 442 [1/1] (0.00ns)   --->   "%power_buf_15_addr_1 = getelementptr i32 %power_buf_15, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 442 'getelementptr' 'power_buf_15_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 443 [2/2] (1.19ns)   --->   "%power_buf_15_load_1 = load i8 %power_buf_15_addr_1" [3dHLS.cpp:47]   --->   Operation 443 'load' 'power_buf_15_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 14 <SV = 13> <Delay = 2.24>
ST_14 : Operation 444 [1/2] (1.19ns)   --->   "%center_buf_0_load = load i8 %center_buf_0_addr" [3dHLS.cpp:47]   --->   Operation 444 'load' 'center_buf_0_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 445 [1/2] (1.19ns)   --->   "%center_buf_0_load_4 = load i8 %center_buf_0_addr_4" [3dHLS.cpp:47]   --->   Operation 445 'load' 'center_buf_0_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 446 [1/2] (1.19ns)   --->   "%center_buf_1_load = load i8 %center_buf_1_addr" [3dHLS.cpp:47]   --->   Operation 446 'load' 'center_buf_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 447 [1/2] (1.19ns)   --->   "%top_buf_0_load = load i8 %top_buf_0_addr" [3dHLS.cpp:47]   --->   Operation 447 'load' 'top_buf_0_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 448 [1/2] (1.19ns)   --->   "%bottom_buf_0_load = load i8 %bottom_buf_0_addr" [3dHLS.cpp:47]   --->   Operation 448 'load' 'bottom_buf_0_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 449 [1/2] (1.19ns)   --->   "%power_buf_0_load = load i8 %power_buf_0_addr" [3dHLS.cpp:47]   --->   Operation 449 'load' 'power_buf_0_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 450 [1/2] (1.19ns)   --->   "%center_buf_1_load_4 = load i8 %center_buf_1_addr_4" [3dHLS.cpp:47]   --->   Operation 450 'load' 'center_buf_1_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 451 [1/2] (1.19ns)   --->   "%center_buf_2_load = load i8 %center_buf_2_addr" [3dHLS.cpp:47]   --->   Operation 451 'load' 'center_buf_2_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 452 [1/2] (1.19ns)   --->   "%top_buf_1_load = load i8 %top_buf_1_addr" [3dHLS.cpp:47]   --->   Operation 452 'load' 'top_buf_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 453 [1/2] (1.19ns)   --->   "%bottom_buf_1_load = load i8 %bottom_buf_1_addr" [3dHLS.cpp:47]   --->   Operation 453 'load' 'bottom_buf_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 454 [1/2] (1.19ns)   --->   "%power_buf_1_load = load i8 %power_buf_1_addr" [3dHLS.cpp:47]   --->   Operation 454 'load' 'power_buf_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 455 [1/2] (1.19ns)   --->   "%center_buf_2_load_4 = load i8 %center_buf_2_addr_4" [3dHLS.cpp:47]   --->   Operation 455 'load' 'center_buf_2_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 456 [1/2] (1.19ns)   --->   "%center_buf_3_load = load i8 %center_buf_3_addr" [3dHLS.cpp:47]   --->   Operation 456 'load' 'center_buf_3_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 457 [1/2] (1.19ns)   --->   "%top_buf_2_load = load i8 %top_buf_2_addr" [3dHLS.cpp:47]   --->   Operation 457 'load' 'top_buf_2_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 458 [1/2] (1.19ns)   --->   "%bottom_buf_2_load = load i8 %bottom_buf_2_addr" [3dHLS.cpp:47]   --->   Operation 458 'load' 'bottom_buf_2_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 459 [1/2] (1.19ns)   --->   "%power_buf_2_load = load i8 %power_buf_2_addr" [3dHLS.cpp:47]   --->   Operation 459 'load' 'power_buf_2_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 460 [1/2] (1.19ns)   --->   "%center_buf_3_load_4 = load i8 %center_buf_3_addr_4" [3dHLS.cpp:47]   --->   Operation 460 'load' 'center_buf_3_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 461 [1/2] (1.19ns)   --->   "%center_buf_4_load = load i8 %center_buf_4_addr" [3dHLS.cpp:47]   --->   Operation 461 'load' 'center_buf_4_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 462 [1/2] (1.19ns)   --->   "%top_buf_3_load = load i8 %top_buf_3_addr" [3dHLS.cpp:47]   --->   Operation 462 'load' 'top_buf_3_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 463 [1/2] (1.19ns)   --->   "%bottom_buf_3_load = load i8 %bottom_buf_3_addr" [3dHLS.cpp:47]   --->   Operation 463 'load' 'bottom_buf_3_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 464 [1/2] (1.19ns)   --->   "%power_buf_3_load = load i8 %power_buf_3_addr" [3dHLS.cpp:47]   --->   Operation 464 'load' 'power_buf_3_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 465 [1/2] (1.19ns)   --->   "%center_buf_4_load_4 = load i8 %center_buf_4_addr_4" [3dHLS.cpp:47]   --->   Operation 465 'load' 'center_buf_4_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 466 [1/2] (1.19ns)   --->   "%center_buf_5_load = load i8 %center_buf_5_addr" [3dHLS.cpp:47]   --->   Operation 466 'load' 'center_buf_5_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 467 [1/2] (1.19ns)   --->   "%top_buf_4_load = load i8 %top_buf_4_addr" [3dHLS.cpp:47]   --->   Operation 467 'load' 'top_buf_4_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 468 [1/2] (1.19ns)   --->   "%bottom_buf_4_load = load i8 %bottom_buf_4_addr" [3dHLS.cpp:47]   --->   Operation 468 'load' 'bottom_buf_4_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 469 [1/2] (1.19ns)   --->   "%power_buf_4_load = load i8 %power_buf_4_addr" [3dHLS.cpp:47]   --->   Operation 469 'load' 'power_buf_4_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 470 [1/2] (1.19ns)   --->   "%center_buf_5_load_4 = load i8 %center_buf_5_addr_4" [3dHLS.cpp:47]   --->   Operation 470 'load' 'center_buf_5_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 471 [1/2] (1.19ns)   --->   "%center_buf_6_load = load i8 %center_buf_6_addr" [3dHLS.cpp:47]   --->   Operation 471 'load' 'center_buf_6_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 472 [1/2] (1.19ns)   --->   "%top_buf_5_load = load i8 %top_buf_5_addr" [3dHLS.cpp:47]   --->   Operation 472 'load' 'top_buf_5_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 473 [1/2] (1.19ns)   --->   "%bottom_buf_5_load = load i8 %bottom_buf_5_addr" [3dHLS.cpp:47]   --->   Operation 473 'load' 'bottom_buf_5_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 474 [1/2] (1.19ns)   --->   "%power_buf_5_load = load i8 %power_buf_5_addr" [3dHLS.cpp:47]   --->   Operation 474 'load' 'power_buf_5_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 475 [1/2] (1.19ns)   --->   "%center_buf_6_load_4 = load i8 %center_buf_6_addr_4" [3dHLS.cpp:47]   --->   Operation 475 'load' 'center_buf_6_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 476 [1/2] (1.19ns)   --->   "%center_buf_7_load = load i8 %center_buf_7_addr" [3dHLS.cpp:47]   --->   Operation 476 'load' 'center_buf_7_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 477 [1/2] (1.19ns)   --->   "%top_buf_6_load = load i8 %top_buf_6_addr" [3dHLS.cpp:47]   --->   Operation 477 'load' 'top_buf_6_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 478 [1/2] (1.19ns)   --->   "%bottom_buf_6_load = load i8 %bottom_buf_6_addr" [3dHLS.cpp:47]   --->   Operation 478 'load' 'bottom_buf_6_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 479 [1/2] (1.19ns)   --->   "%power_buf_6_load = load i8 %power_buf_6_addr" [3dHLS.cpp:47]   --->   Operation 479 'load' 'power_buf_6_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 480 [1/2] (1.19ns)   --->   "%center_buf_7_load_4 = load i8 %center_buf_7_addr_4" [3dHLS.cpp:47]   --->   Operation 480 'load' 'center_buf_7_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 481 [1/2] (1.19ns)   --->   "%center_buf_8_load = load i8 %center_buf_8_addr" [3dHLS.cpp:47]   --->   Operation 481 'load' 'center_buf_8_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 482 [1/2] (1.19ns)   --->   "%top_buf_7_load = load i8 %top_buf_7_addr" [3dHLS.cpp:47]   --->   Operation 482 'load' 'top_buf_7_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 483 [1/2] (1.19ns)   --->   "%bottom_buf_7_load = load i8 %bottom_buf_7_addr" [3dHLS.cpp:47]   --->   Operation 483 'load' 'bottom_buf_7_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 484 [1/2] (1.19ns)   --->   "%power_buf_7_load = load i8 %power_buf_7_addr" [3dHLS.cpp:47]   --->   Operation 484 'load' 'power_buf_7_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 485 [1/2] (1.19ns)   --->   "%center_buf_8_load_4 = load i8 %center_buf_8_addr_4" [3dHLS.cpp:47]   --->   Operation 485 'load' 'center_buf_8_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 486 [1/2] (1.19ns)   --->   "%center_buf_9_load = load i8 %center_buf_9_addr" [3dHLS.cpp:47]   --->   Operation 486 'load' 'center_buf_9_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 487 [1/2] (1.19ns)   --->   "%top_buf_8_load = load i8 %top_buf_8_addr" [3dHLS.cpp:47]   --->   Operation 487 'load' 'top_buf_8_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 488 [1/2] (1.19ns)   --->   "%bottom_buf_8_load = load i8 %bottom_buf_8_addr" [3dHLS.cpp:47]   --->   Operation 488 'load' 'bottom_buf_8_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 489 [1/2] (1.19ns)   --->   "%power_buf_8_load = load i8 %power_buf_8_addr" [3dHLS.cpp:47]   --->   Operation 489 'load' 'power_buf_8_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 490 [1/2] (1.19ns)   --->   "%center_buf_9_load_4 = load i8 %center_buf_9_addr_4" [3dHLS.cpp:47]   --->   Operation 490 'load' 'center_buf_9_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 491 [1/2] (1.19ns)   --->   "%center_buf_10_load = load i8 %center_buf_10_addr" [3dHLS.cpp:47]   --->   Operation 491 'load' 'center_buf_10_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 492 [1/2] (1.19ns)   --->   "%top_buf_9_load = load i8 %top_buf_9_addr" [3dHLS.cpp:47]   --->   Operation 492 'load' 'top_buf_9_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 493 [1/2] (1.19ns)   --->   "%bottom_buf_9_load = load i8 %bottom_buf_9_addr" [3dHLS.cpp:47]   --->   Operation 493 'load' 'bottom_buf_9_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 494 [1/2] (1.19ns)   --->   "%power_buf_9_load = load i8 %power_buf_9_addr" [3dHLS.cpp:47]   --->   Operation 494 'load' 'power_buf_9_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 495 [1/2] (1.19ns)   --->   "%center_buf_10_load_4 = load i8 %center_buf_10_addr_4" [3dHLS.cpp:47]   --->   Operation 495 'load' 'center_buf_10_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 496 [1/2] (1.19ns)   --->   "%center_buf_11_load = load i8 %center_buf_11_addr" [3dHLS.cpp:47]   --->   Operation 496 'load' 'center_buf_11_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 497 [1/2] (1.19ns)   --->   "%top_buf_10_load = load i8 %top_buf_10_addr" [3dHLS.cpp:47]   --->   Operation 497 'load' 'top_buf_10_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 498 [1/2] (1.19ns)   --->   "%bottom_buf_10_load = load i8 %bottom_buf_10_addr" [3dHLS.cpp:47]   --->   Operation 498 'load' 'bottom_buf_10_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 499 [1/2] (1.19ns)   --->   "%power_buf_10_load = load i8 %power_buf_10_addr" [3dHLS.cpp:47]   --->   Operation 499 'load' 'power_buf_10_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 500 [1/2] (1.19ns)   --->   "%center_buf_11_load_4 = load i8 %center_buf_11_addr_4" [3dHLS.cpp:47]   --->   Operation 500 'load' 'center_buf_11_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 501 [1/2] (1.19ns)   --->   "%center_buf_12_load = load i8 %center_buf_12_addr" [3dHLS.cpp:47]   --->   Operation 501 'load' 'center_buf_12_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 502 [1/2] (1.19ns)   --->   "%top_buf_11_load = load i8 %top_buf_11_addr" [3dHLS.cpp:47]   --->   Operation 502 'load' 'top_buf_11_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 503 [1/2] (1.19ns)   --->   "%bottom_buf_11_load = load i8 %bottom_buf_11_addr" [3dHLS.cpp:47]   --->   Operation 503 'load' 'bottom_buf_11_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 504 [1/2] (1.19ns)   --->   "%power_buf_11_load = load i8 %power_buf_11_addr" [3dHLS.cpp:47]   --->   Operation 504 'load' 'power_buf_11_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 505 [1/2] (1.19ns)   --->   "%center_buf_12_load_4 = load i8 %center_buf_12_addr_4" [3dHLS.cpp:47]   --->   Operation 505 'load' 'center_buf_12_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 506 [1/2] (1.19ns)   --->   "%center_buf_13_load = load i8 %center_buf_13_addr" [3dHLS.cpp:47]   --->   Operation 506 'load' 'center_buf_13_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 507 [1/2] (1.19ns)   --->   "%top_buf_12_load = load i8 %top_buf_12_addr" [3dHLS.cpp:47]   --->   Operation 507 'load' 'top_buf_12_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 508 [1/2] (1.19ns)   --->   "%bottom_buf_12_load = load i8 %bottom_buf_12_addr" [3dHLS.cpp:47]   --->   Operation 508 'load' 'bottom_buf_12_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 509 [1/2] (1.19ns)   --->   "%power_buf_12_load = load i8 %power_buf_12_addr" [3dHLS.cpp:47]   --->   Operation 509 'load' 'power_buf_12_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 510 [1/2] (1.19ns)   --->   "%center_buf_13_load_4 = load i8 %center_buf_13_addr_4" [3dHLS.cpp:47]   --->   Operation 510 'load' 'center_buf_13_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 511 [1/2] (1.19ns)   --->   "%center_buf_14_load = load i8 %center_buf_14_addr" [3dHLS.cpp:47]   --->   Operation 511 'load' 'center_buf_14_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 512 [1/2] (1.19ns)   --->   "%top_buf_13_load = load i8 %top_buf_13_addr" [3dHLS.cpp:47]   --->   Operation 512 'load' 'top_buf_13_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 513 [1/2] (1.19ns)   --->   "%bottom_buf_13_load = load i8 %bottom_buf_13_addr" [3dHLS.cpp:47]   --->   Operation 513 'load' 'bottom_buf_13_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 514 [1/2] (1.19ns)   --->   "%power_buf_13_load = load i8 %power_buf_13_addr" [3dHLS.cpp:47]   --->   Operation 514 'load' 'power_buf_13_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 515 [1/2] (1.19ns)   --->   "%center_buf_14_load_4 = load i8 %center_buf_14_addr_4" [3dHLS.cpp:47]   --->   Operation 515 'load' 'center_buf_14_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 516 [1/2] (1.19ns)   --->   "%center_buf_15_load = load i8 %center_buf_15_addr" [3dHLS.cpp:47]   --->   Operation 516 'load' 'center_buf_15_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 517 [1/2] (1.19ns)   --->   "%top_buf_14_load = load i8 %top_buf_14_addr" [3dHLS.cpp:47]   --->   Operation 517 'load' 'top_buf_14_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 518 [1/2] (1.19ns)   --->   "%bottom_buf_14_load = load i8 %bottom_buf_14_addr" [3dHLS.cpp:47]   --->   Operation 518 'load' 'bottom_buf_14_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 519 [1/2] (1.19ns)   --->   "%power_buf_14_load = load i8 %power_buf_14_addr" [3dHLS.cpp:47]   --->   Operation 519 'load' 'power_buf_14_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 520 [1/2] (1.19ns)   --->   "%center_buf_15_load_4 = load i8 %center_buf_15_addr_4" [3dHLS.cpp:47]   --->   Operation 520 'load' 'center_buf_15_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 521 [1/1] (0.00ns)   --->   "%center_buf_0_addr_1 = getelementptr i32 %center_buf_0, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 521 'getelementptr' 'center_buf_0_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 522 [2/2] (1.19ns)   --->   "%center_buf_0_load_1 = load i8 %center_buf_0_addr_1" [3dHLS.cpp:47]   --->   Operation 522 'load' 'center_buf_0_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 523 [1/2] (1.19ns)   --->   "%top_buf_15_load = load i8 %top_buf_15_addr" [3dHLS.cpp:47]   --->   Operation 523 'load' 'top_buf_15_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 524 [1/2] (1.19ns)   --->   "%bottom_buf_15_load = load i8 %bottom_buf_15_addr" [3dHLS.cpp:47]   --->   Operation 524 'load' 'bottom_buf_15_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 525 [1/2] (1.19ns)   --->   "%power_buf_15_load = load i8 %power_buf_15_addr" [3dHLS.cpp:47]   --->   Operation 525 'load' 'power_buf_15_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 526 [1/1] (0.74ns)   --->   "%add_ln42_16 = add i12 %c, i12 4048" [3dHLS.cpp:42]   --->   Operation 526 'add' 'add_ln42_16' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 527 [1/1] (0.00ns)   --->   "%or_ln42 = or i12 %c, i12 16" [3dHLS.cpp:42]   --->   Operation 527 'or' 'or_ln42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 528 'partselect' 'tmp_32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_16, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 529 'partselect' 'tmp_33' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 530 [1/1] (0.30ns)   --->   "%select_ln42_16 = select i1 %cmp6, i8 %tmp_32, i8 %tmp_33" [3dHLS.cpp:42]   --->   Operation 530 'select' 'select_ln42_16' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln47_32 = zext i8 %select_ln42_16" [3dHLS.cpp:47]   --->   Operation 531 'zext' 'zext_ln47_32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 532 [1/1] (0.00ns)   --->   "%center_buf_0_addr_6 = getelementptr i32 %center_buf_0, i64 0, i64 %zext_ln47_32" [3dHLS.cpp:47]   --->   Operation 532 'getelementptr' 'center_buf_0_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 533 [2/2] (1.19ns)   --->   "%center_buf_0_load_6 = load i8 %center_buf_0_addr_6" [3dHLS.cpp:47]   --->   Operation 533 'load' 'center_buf_0_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 534 [1/1] (0.00ns)   --->   "%center_buf_1_addr_1 = getelementptr i32 %center_buf_1, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 534 'getelementptr' 'center_buf_1_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 535 [2/2] (1.19ns)   --->   "%center_buf_1_load_1 = load i8 %center_buf_1_addr_1" [3dHLS.cpp:47]   --->   Operation 535 'load' 'center_buf_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 536 [1/2] (1.19ns)   --->   "%top_buf_0_load_1 = load i8 %top_buf_0_addr_1" [3dHLS.cpp:47]   --->   Operation 536 'load' 'top_buf_0_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 537 [1/2] (1.19ns)   --->   "%bottom_buf_0_load_1 = load i8 %bottom_buf_0_addr_1" [3dHLS.cpp:47]   --->   Operation 537 'load' 'bottom_buf_0_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 538 [1/2] (1.19ns)   --->   "%power_buf_0_load_1 = load i8 %power_buf_0_addr_1" [3dHLS.cpp:47]   --->   Operation 538 'load' 'power_buf_0_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 539 [1/1] (0.74ns)   --->   "%add_ln42_17 = add i12 %c, i12 4049" [3dHLS.cpp:42]   --->   Operation 539 'add' 'add_ln42_17' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 540 [1/1] (0.00ns)   --->   "%or_ln42_1 = or i12 %c, i12 17" [3dHLS.cpp:42]   --->   Operation 540 'or' 'or_ln42_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_1, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 541 'partselect' 'tmp_35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_17, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 542 'partselect' 'tmp_36' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 543 [1/1] (0.30ns)   --->   "%select_ln42_17 = select i1 %cmp6, i8 %tmp_35, i8 %tmp_36" [3dHLS.cpp:42]   --->   Operation 543 'select' 'select_ln42_17' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln47_34 = zext i8 %select_ln42_17" [3dHLS.cpp:47]   --->   Operation 544 'zext' 'zext_ln47_34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 545 [1/1] (0.00ns)   --->   "%center_buf_1_addr_6 = getelementptr i32 %center_buf_1, i64 0, i64 %zext_ln47_34" [3dHLS.cpp:47]   --->   Operation 545 'getelementptr' 'center_buf_1_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 546 [2/2] (1.19ns)   --->   "%center_buf_1_load_6 = load i8 %center_buf_1_addr_6" [3dHLS.cpp:47]   --->   Operation 546 'load' 'center_buf_1_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 547 [1/1] (0.00ns)   --->   "%center_buf_2_addr_1 = getelementptr i32 %center_buf_2, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 547 'getelementptr' 'center_buf_2_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 548 [2/2] (1.19ns)   --->   "%center_buf_2_load_1 = load i8 %center_buf_2_addr_1" [3dHLS.cpp:47]   --->   Operation 548 'load' 'center_buf_2_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 549 [1/2] (1.19ns)   --->   "%top_buf_1_load_1 = load i8 %top_buf_1_addr_1" [3dHLS.cpp:47]   --->   Operation 549 'load' 'top_buf_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 550 [1/2] (1.19ns)   --->   "%bottom_buf_1_load_1 = load i8 %bottom_buf_1_addr_1" [3dHLS.cpp:47]   --->   Operation 550 'load' 'bottom_buf_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 551 [1/2] (1.19ns)   --->   "%power_buf_1_load_1 = load i8 %power_buf_1_addr_1" [3dHLS.cpp:47]   --->   Operation 551 'load' 'power_buf_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 552 [1/1] (0.74ns)   --->   "%add_ln42_18 = add i12 %c, i12 4050" [3dHLS.cpp:42]   --->   Operation 552 'add' 'add_ln42_18' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 553 [1/1] (0.00ns)   --->   "%or_ln42_2 = or i12 %c, i12 18" [3dHLS.cpp:42]   --->   Operation 553 'or' 'or_ln42_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_2, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 554 'partselect' 'tmp_38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_18, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 555 'partselect' 'tmp_39' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 556 [1/1] (0.30ns)   --->   "%select_ln42_18 = select i1 %cmp6, i8 %tmp_38, i8 %tmp_39" [3dHLS.cpp:42]   --->   Operation 556 'select' 'select_ln42_18' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln47_36 = zext i8 %select_ln42_18" [3dHLS.cpp:47]   --->   Operation 557 'zext' 'zext_ln47_36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 558 [1/1] (0.00ns)   --->   "%center_buf_2_addr_6 = getelementptr i32 %center_buf_2, i64 0, i64 %zext_ln47_36" [3dHLS.cpp:47]   --->   Operation 558 'getelementptr' 'center_buf_2_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 559 [2/2] (1.19ns)   --->   "%center_buf_2_load_6 = load i8 %center_buf_2_addr_6" [3dHLS.cpp:47]   --->   Operation 559 'load' 'center_buf_2_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 560 [1/1] (0.00ns)   --->   "%center_buf_3_addr_1 = getelementptr i32 %center_buf_3, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 560 'getelementptr' 'center_buf_3_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 561 [2/2] (1.19ns)   --->   "%center_buf_3_load_1 = load i8 %center_buf_3_addr_1" [3dHLS.cpp:47]   --->   Operation 561 'load' 'center_buf_3_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 562 [1/2] (1.19ns)   --->   "%top_buf_2_load_1 = load i8 %top_buf_2_addr_1" [3dHLS.cpp:47]   --->   Operation 562 'load' 'top_buf_2_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 563 [1/2] (1.19ns)   --->   "%bottom_buf_2_load_1 = load i8 %bottom_buf_2_addr_1" [3dHLS.cpp:47]   --->   Operation 563 'load' 'bottom_buf_2_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 564 [1/2] (1.19ns)   --->   "%power_buf_2_load_1 = load i8 %power_buf_2_addr_1" [3dHLS.cpp:47]   --->   Operation 564 'load' 'power_buf_2_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 565 [1/1] (0.74ns)   --->   "%add_ln42_19 = add i12 %c, i12 4051" [3dHLS.cpp:42]   --->   Operation 565 'add' 'add_ln42_19' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 566 [1/1] (0.00ns)   --->   "%or_ln42_3 = or i12 %c, i12 19" [3dHLS.cpp:42]   --->   Operation 566 'or' 'or_ln42_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_3, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 567 'partselect' 'tmp_41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_19, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 568 'partselect' 'tmp_42' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 569 [1/1] (0.30ns)   --->   "%select_ln42_19 = select i1 %cmp6, i8 %tmp_41, i8 %tmp_42" [3dHLS.cpp:42]   --->   Operation 569 'select' 'select_ln42_19' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln47_38 = zext i8 %select_ln42_19" [3dHLS.cpp:47]   --->   Operation 570 'zext' 'zext_ln47_38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 571 [1/1] (0.00ns)   --->   "%center_buf_3_addr_6 = getelementptr i32 %center_buf_3, i64 0, i64 %zext_ln47_38" [3dHLS.cpp:47]   --->   Operation 571 'getelementptr' 'center_buf_3_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 572 [2/2] (1.19ns)   --->   "%center_buf_3_load_6 = load i8 %center_buf_3_addr_6" [3dHLS.cpp:47]   --->   Operation 572 'load' 'center_buf_3_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 573 [1/1] (0.00ns)   --->   "%center_buf_4_addr_1 = getelementptr i32 %center_buf_4, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 573 'getelementptr' 'center_buf_4_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 574 [2/2] (1.19ns)   --->   "%center_buf_4_load_1 = load i8 %center_buf_4_addr_1" [3dHLS.cpp:47]   --->   Operation 574 'load' 'center_buf_4_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 575 [1/2] (1.19ns)   --->   "%top_buf_3_load_1 = load i8 %top_buf_3_addr_1" [3dHLS.cpp:47]   --->   Operation 575 'load' 'top_buf_3_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 576 [1/2] (1.19ns)   --->   "%bottom_buf_3_load_1 = load i8 %bottom_buf_3_addr_1" [3dHLS.cpp:47]   --->   Operation 576 'load' 'bottom_buf_3_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 577 [1/2] (1.19ns)   --->   "%power_buf_3_load_1 = load i8 %power_buf_3_addr_1" [3dHLS.cpp:47]   --->   Operation 577 'load' 'power_buf_3_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 578 [1/1] (0.74ns)   --->   "%add_ln42_20 = add i12 %c, i12 4052" [3dHLS.cpp:42]   --->   Operation 578 'add' 'add_ln42_20' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 579 [1/1] (0.00ns)   --->   "%or_ln42_4 = or i12 %c, i12 20" [3dHLS.cpp:42]   --->   Operation 579 'or' 'or_ln42_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_4, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 580 'partselect' 'tmp_44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_20, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 581 'partselect' 'tmp_45' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 582 [1/1] (0.30ns)   --->   "%select_ln42_20 = select i1 %cmp6, i8 %tmp_44, i8 %tmp_45" [3dHLS.cpp:42]   --->   Operation 582 'select' 'select_ln42_20' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln47_40 = zext i8 %select_ln42_20" [3dHLS.cpp:47]   --->   Operation 583 'zext' 'zext_ln47_40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 584 [1/1] (0.00ns)   --->   "%center_buf_4_addr_6 = getelementptr i32 %center_buf_4, i64 0, i64 %zext_ln47_40" [3dHLS.cpp:47]   --->   Operation 584 'getelementptr' 'center_buf_4_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 585 [2/2] (1.19ns)   --->   "%center_buf_4_load_6 = load i8 %center_buf_4_addr_6" [3dHLS.cpp:47]   --->   Operation 585 'load' 'center_buf_4_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 586 [1/1] (0.00ns)   --->   "%center_buf_5_addr_1 = getelementptr i32 %center_buf_5, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 586 'getelementptr' 'center_buf_5_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 587 [2/2] (1.19ns)   --->   "%center_buf_5_load_1 = load i8 %center_buf_5_addr_1" [3dHLS.cpp:47]   --->   Operation 587 'load' 'center_buf_5_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 588 [1/2] (1.19ns)   --->   "%top_buf_4_load_1 = load i8 %top_buf_4_addr_1" [3dHLS.cpp:47]   --->   Operation 588 'load' 'top_buf_4_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 589 [1/2] (1.19ns)   --->   "%bottom_buf_4_load_1 = load i8 %bottom_buf_4_addr_1" [3dHLS.cpp:47]   --->   Operation 589 'load' 'bottom_buf_4_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 590 [1/2] (1.19ns)   --->   "%power_buf_4_load_1 = load i8 %power_buf_4_addr_1" [3dHLS.cpp:47]   --->   Operation 590 'load' 'power_buf_4_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 591 [1/1] (0.74ns)   --->   "%add_ln42_21 = add i12 %c, i12 4053" [3dHLS.cpp:42]   --->   Operation 591 'add' 'add_ln42_21' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 592 [1/1] (0.00ns)   --->   "%or_ln42_5 = or i12 %c, i12 21" [3dHLS.cpp:42]   --->   Operation 592 'or' 'or_ln42_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_5, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 593 'partselect' 'tmp_47' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_21, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 594 'partselect' 'tmp_48' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 595 [1/1] (0.30ns)   --->   "%select_ln42_21 = select i1 %cmp6, i8 %tmp_47, i8 %tmp_48" [3dHLS.cpp:42]   --->   Operation 595 'select' 'select_ln42_21' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln47_42 = zext i8 %select_ln42_21" [3dHLS.cpp:47]   --->   Operation 596 'zext' 'zext_ln47_42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 597 [1/1] (0.00ns)   --->   "%center_buf_5_addr_6 = getelementptr i32 %center_buf_5, i64 0, i64 %zext_ln47_42" [3dHLS.cpp:47]   --->   Operation 597 'getelementptr' 'center_buf_5_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 598 [2/2] (1.19ns)   --->   "%center_buf_5_load_6 = load i8 %center_buf_5_addr_6" [3dHLS.cpp:47]   --->   Operation 598 'load' 'center_buf_5_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 599 [1/1] (0.00ns)   --->   "%center_buf_6_addr_1 = getelementptr i32 %center_buf_6, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 599 'getelementptr' 'center_buf_6_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 600 [2/2] (1.19ns)   --->   "%center_buf_6_load_1 = load i8 %center_buf_6_addr_1" [3dHLS.cpp:47]   --->   Operation 600 'load' 'center_buf_6_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 601 [1/2] (1.19ns)   --->   "%top_buf_5_load_1 = load i8 %top_buf_5_addr_1" [3dHLS.cpp:47]   --->   Operation 601 'load' 'top_buf_5_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 602 [1/2] (1.19ns)   --->   "%bottom_buf_5_load_1 = load i8 %bottom_buf_5_addr_1" [3dHLS.cpp:47]   --->   Operation 602 'load' 'bottom_buf_5_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 603 [1/2] (1.19ns)   --->   "%power_buf_5_load_1 = load i8 %power_buf_5_addr_1" [3dHLS.cpp:47]   --->   Operation 603 'load' 'power_buf_5_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 604 [1/1] (0.74ns)   --->   "%add_ln42_22 = add i12 %c, i12 4054" [3dHLS.cpp:42]   --->   Operation 604 'add' 'add_ln42_22' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 605 [1/1] (0.00ns)   --->   "%or_ln42_6 = or i12 %c, i12 22" [3dHLS.cpp:42]   --->   Operation 605 'or' 'or_ln42_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_6, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 606 'partselect' 'tmp_50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_22, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 607 'partselect' 'tmp_51' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 608 [1/1] (0.30ns)   --->   "%select_ln42_22 = select i1 %cmp6, i8 %tmp_50, i8 %tmp_51" [3dHLS.cpp:42]   --->   Operation 608 'select' 'select_ln42_22' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln47_44 = zext i8 %select_ln42_22" [3dHLS.cpp:47]   --->   Operation 609 'zext' 'zext_ln47_44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 610 [1/1] (0.00ns)   --->   "%center_buf_6_addr_6 = getelementptr i32 %center_buf_6, i64 0, i64 %zext_ln47_44" [3dHLS.cpp:47]   --->   Operation 610 'getelementptr' 'center_buf_6_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 611 [2/2] (1.19ns)   --->   "%center_buf_6_load_6 = load i8 %center_buf_6_addr_6" [3dHLS.cpp:47]   --->   Operation 611 'load' 'center_buf_6_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 612 [1/1] (0.00ns)   --->   "%center_buf_7_addr_1 = getelementptr i32 %center_buf_7, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 612 'getelementptr' 'center_buf_7_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 613 [2/2] (1.19ns)   --->   "%center_buf_7_load_1 = load i8 %center_buf_7_addr_1" [3dHLS.cpp:47]   --->   Operation 613 'load' 'center_buf_7_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 614 [1/2] (1.19ns)   --->   "%top_buf_6_load_1 = load i8 %top_buf_6_addr_1" [3dHLS.cpp:47]   --->   Operation 614 'load' 'top_buf_6_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 615 [1/2] (1.19ns)   --->   "%bottom_buf_6_load_1 = load i8 %bottom_buf_6_addr_1" [3dHLS.cpp:47]   --->   Operation 615 'load' 'bottom_buf_6_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 616 [1/2] (1.19ns)   --->   "%power_buf_6_load_1 = load i8 %power_buf_6_addr_1" [3dHLS.cpp:47]   --->   Operation 616 'load' 'power_buf_6_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 617 [1/1] (0.74ns)   --->   "%add_ln42_23 = add i12 %c, i12 4055" [3dHLS.cpp:42]   --->   Operation 617 'add' 'add_ln42_23' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 618 [1/1] (0.00ns)   --->   "%or_ln42_7 = or i12 %c, i12 23" [3dHLS.cpp:42]   --->   Operation 618 'or' 'or_ln42_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_7, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 619 'partselect' 'tmp_53' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_23, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 620 'partselect' 'tmp_54' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 621 [1/1] (0.30ns)   --->   "%select_ln42_23 = select i1 %cmp6, i8 %tmp_53, i8 %tmp_54" [3dHLS.cpp:42]   --->   Operation 621 'select' 'select_ln42_23' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln47_46 = zext i8 %select_ln42_23" [3dHLS.cpp:47]   --->   Operation 622 'zext' 'zext_ln47_46' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 623 [1/1] (0.00ns)   --->   "%center_buf_7_addr_6 = getelementptr i32 %center_buf_7, i64 0, i64 %zext_ln47_46" [3dHLS.cpp:47]   --->   Operation 623 'getelementptr' 'center_buf_7_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 624 [2/2] (1.19ns)   --->   "%center_buf_7_load_6 = load i8 %center_buf_7_addr_6" [3dHLS.cpp:47]   --->   Operation 624 'load' 'center_buf_7_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 625 [1/1] (0.00ns)   --->   "%center_buf_8_addr_1 = getelementptr i32 %center_buf_8, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 625 'getelementptr' 'center_buf_8_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 626 [2/2] (1.19ns)   --->   "%center_buf_8_load_1 = load i8 %center_buf_8_addr_1" [3dHLS.cpp:47]   --->   Operation 626 'load' 'center_buf_8_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 627 [1/2] (1.19ns)   --->   "%top_buf_7_load_1 = load i8 %top_buf_7_addr_1" [3dHLS.cpp:47]   --->   Operation 627 'load' 'top_buf_7_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 628 [1/2] (1.19ns)   --->   "%bottom_buf_7_load_1 = load i8 %bottom_buf_7_addr_1" [3dHLS.cpp:47]   --->   Operation 628 'load' 'bottom_buf_7_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 629 [1/2] (1.19ns)   --->   "%power_buf_7_load_1 = load i8 %power_buf_7_addr_1" [3dHLS.cpp:47]   --->   Operation 629 'load' 'power_buf_7_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 630 [1/1] (0.74ns)   --->   "%add_ln42_24 = add i12 %c, i12 4056" [3dHLS.cpp:42]   --->   Operation 630 'add' 'add_ln42_24' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 631 [1/1] (0.00ns)   --->   "%or_ln42_8 = or i12 %c, i12 24" [3dHLS.cpp:42]   --->   Operation 631 'or' 'or_ln42_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_8, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 632 'partselect' 'tmp_56' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_24, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 633 'partselect' 'tmp_57' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 634 [1/1] (0.30ns)   --->   "%select_ln42_24 = select i1 %cmp6, i8 %tmp_56, i8 %tmp_57" [3dHLS.cpp:42]   --->   Operation 634 'select' 'select_ln42_24' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln47_48 = zext i8 %select_ln42_24" [3dHLS.cpp:47]   --->   Operation 635 'zext' 'zext_ln47_48' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 636 [1/1] (0.00ns)   --->   "%center_buf_8_addr_6 = getelementptr i32 %center_buf_8, i64 0, i64 %zext_ln47_48" [3dHLS.cpp:47]   --->   Operation 636 'getelementptr' 'center_buf_8_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 637 [2/2] (1.19ns)   --->   "%center_buf_8_load_6 = load i8 %center_buf_8_addr_6" [3dHLS.cpp:47]   --->   Operation 637 'load' 'center_buf_8_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 638 [1/1] (0.00ns)   --->   "%center_buf_9_addr_1 = getelementptr i32 %center_buf_9, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 638 'getelementptr' 'center_buf_9_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 639 [2/2] (1.19ns)   --->   "%center_buf_9_load_1 = load i8 %center_buf_9_addr_1" [3dHLS.cpp:47]   --->   Operation 639 'load' 'center_buf_9_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 640 [1/2] (1.19ns)   --->   "%top_buf_8_load_1 = load i8 %top_buf_8_addr_1" [3dHLS.cpp:47]   --->   Operation 640 'load' 'top_buf_8_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 641 [1/2] (1.19ns)   --->   "%bottom_buf_8_load_1 = load i8 %bottom_buf_8_addr_1" [3dHLS.cpp:47]   --->   Operation 641 'load' 'bottom_buf_8_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 642 [1/2] (1.19ns)   --->   "%power_buf_8_load_1 = load i8 %power_buf_8_addr_1" [3dHLS.cpp:47]   --->   Operation 642 'load' 'power_buf_8_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 643 [1/1] (0.74ns)   --->   "%add_ln42_25 = add i12 %c, i12 4057" [3dHLS.cpp:42]   --->   Operation 643 'add' 'add_ln42_25' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 644 [1/1] (0.00ns)   --->   "%or_ln42_9 = or i12 %c, i12 25" [3dHLS.cpp:42]   --->   Operation 644 'or' 'or_ln42_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_9, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 645 'partselect' 'tmp_59' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_25, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 646 'partselect' 'tmp_60' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 647 [1/1] (0.30ns)   --->   "%select_ln42_25 = select i1 %cmp6, i8 %tmp_59, i8 %tmp_60" [3dHLS.cpp:42]   --->   Operation 647 'select' 'select_ln42_25' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln47_50 = zext i8 %select_ln42_25" [3dHLS.cpp:47]   --->   Operation 648 'zext' 'zext_ln47_50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 649 [1/1] (0.00ns)   --->   "%center_buf_9_addr_6 = getelementptr i32 %center_buf_9, i64 0, i64 %zext_ln47_50" [3dHLS.cpp:47]   --->   Operation 649 'getelementptr' 'center_buf_9_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 650 [2/2] (1.19ns)   --->   "%center_buf_9_load_6 = load i8 %center_buf_9_addr_6" [3dHLS.cpp:47]   --->   Operation 650 'load' 'center_buf_9_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 651 [1/1] (0.00ns)   --->   "%center_buf_10_addr_1 = getelementptr i32 %center_buf_10, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 651 'getelementptr' 'center_buf_10_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 652 [2/2] (1.19ns)   --->   "%center_buf_10_load_1 = load i8 %center_buf_10_addr_1" [3dHLS.cpp:47]   --->   Operation 652 'load' 'center_buf_10_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 653 [1/2] (1.19ns)   --->   "%top_buf_9_load_1 = load i8 %top_buf_9_addr_1" [3dHLS.cpp:47]   --->   Operation 653 'load' 'top_buf_9_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 654 [1/2] (1.19ns)   --->   "%bottom_buf_9_load_1 = load i8 %bottom_buf_9_addr_1" [3dHLS.cpp:47]   --->   Operation 654 'load' 'bottom_buf_9_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 655 [1/2] (1.19ns)   --->   "%power_buf_9_load_1 = load i8 %power_buf_9_addr_1" [3dHLS.cpp:47]   --->   Operation 655 'load' 'power_buf_9_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 656 [1/1] (0.74ns)   --->   "%add_ln42_26 = add i12 %c, i12 4058" [3dHLS.cpp:42]   --->   Operation 656 'add' 'add_ln42_26' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 657 [1/1] (0.00ns)   --->   "%or_ln42_10 = or i12 %c, i12 26" [3dHLS.cpp:42]   --->   Operation 657 'or' 'or_ln42_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_10, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 658 'partselect' 'tmp_62' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_26, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 659 'partselect' 'tmp_63' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 660 [1/1] (0.30ns)   --->   "%select_ln42_26 = select i1 %cmp6, i8 %tmp_62, i8 %tmp_63" [3dHLS.cpp:42]   --->   Operation 660 'select' 'select_ln42_26' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln47_52 = zext i8 %select_ln42_26" [3dHLS.cpp:47]   --->   Operation 661 'zext' 'zext_ln47_52' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 662 [1/1] (0.00ns)   --->   "%center_buf_10_addr_6 = getelementptr i32 %center_buf_10, i64 0, i64 %zext_ln47_52" [3dHLS.cpp:47]   --->   Operation 662 'getelementptr' 'center_buf_10_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 663 [2/2] (1.19ns)   --->   "%center_buf_10_load_6 = load i8 %center_buf_10_addr_6" [3dHLS.cpp:47]   --->   Operation 663 'load' 'center_buf_10_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 664 [1/1] (0.00ns)   --->   "%center_buf_11_addr_1 = getelementptr i32 %center_buf_11, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 664 'getelementptr' 'center_buf_11_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 665 [2/2] (1.19ns)   --->   "%center_buf_11_load_1 = load i8 %center_buf_11_addr_1" [3dHLS.cpp:47]   --->   Operation 665 'load' 'center_buf_11_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 666 [1/2] (1.19ns)   --->   "%top_buf_10_load_1 = load i8 %top_buf_10_addr_1" [3dHLS.cpp:47]   --->   Operation 666 'load' 'top_buf_10_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 667 [1/2] (1.19ns)   --->   "%bottom_buf_10_load_1 = load i8 %bottom_buf_10_addr_1" [3dHLS.cpp:47]   --->   Operation 667 'load' 'bottom_buf_10_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 668 [1/2] (1.19ns)   --->   "%power_buf_10_load_1 = load i8 %power_buf_10_addr_1" [3dHLS.cpp:47]   --->   Operation 668 'load' 'power_buf_10_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 669 [1/1] (0.74ns)   --->   "%add_ln42_27 = add i12 %c, i12 4059" [3dHLS.cpp:42]   --->   Operation 669 'add' 'add_ln42_27' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 670 [1/1] (0.00ns)   --->   "%or_ln42_11 = or i12 %c, i12 27" [3dHLS.cpp:42]   --->   Operation 670 'or' 'or_ln42_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_11, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 671 'partselect' 'tmp_65' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_27, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 672 'partselect' 'tmp_66' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 673 [1/1] (0.30ns)   --->   "%select_ln42_27 = select i1 %cmp6, i8 %tmp_65, i8 %tmp_66" [3dHLS.cpp:42]   --->   Operation 673 'select' 'select_ln42_27' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln47_54 = zext i8 %select_ln42_27" [3dHLS.cpp:47]   --->   Operation 674 'zext' 'zext_ln47_54' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 675 [1/1] (0.00ns)   --->   "%center_buf_11_addr_6 = getelementptr i32 %center_buf_11, i64 0, i64 %zext_ln47_54" [3dHLS.cpp:47]   --->   Operation 675 'getelementptr' 'center_buf_11_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 676 [2/2] (1.19ns)   --->   "%center_buf_11_load_6 = load i8 %center_buf_11_addr_6" [3dHLS.cpp:47]   --->   Operation 676 'load' 'center_buf_11_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 677 [1/1] (0.00ns)   --->   "%center_buf_12_addr_1 = getelementptr i32 %center_buf_12, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 677 'getelementptr' 'center_buf_12_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 678 [2/2] (1.19ns)   --->   "%center_buf_12_load_1 = load i8 %center_buf_12_addr_1" [3dHLS.cpp:47]   --->   Operation 678 'load' 'center_buf_12_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 679 [1/2] (1.19ns)   --->   "%top_buf_11_load_1 = load i8 %top_buf_11_addr_1" [3dHLS.cpp:47]   --->   Operation 679 'load' 'top_buf_11_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 680 [1/2] (1.19ns)   --->   "%bottom_buf_11_load_1 = load i8 %bottom_buf_11_addr_1" [3dHLS.cpp:47]   --->   Operation 680 'load' 'bottom_buf_11_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 681 [1/2] (1.19ns)   --->   "%power_buf_11_load_1 = load i8 %power_buf_11_addr_1" [3dHLS.cpp:47]   --->   Operation 681 'load' 'power_buf_11_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 682 [1/1] (0.74ns)   --->   "%add_ln42_28 = add i12 %c, i12 4060" [3dHLS.cpp:42]   --->   Operation 682 'add' 'add_ln42_28' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 683 [1/1] (0.00ns)   --->   "%or_ln42_12 = or i12 %c, i12 28" [3dHLS.cpp:42]   --->   Operation 683 'or' 'or_ln42_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_12, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 684 'partselect' 'tmp_68' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_28, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 685 'partselect' 'tmp_69' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 686 [1/1] (0.30ns)   --->   "%select_ln42_28 = select i1 %cmp6, i8 %tmp_68, i8 %tmp_69" [3dHLS.cpp:42]   --->   Operation 686 'select' 'select_ln42_28' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln47_56 = zext i8 %select_ln42_28" [3dHLS.cpp:47]   --->   Operation 687 'zext' 'zext_ln47_56' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 688 [1/1] (0.00ns)   --->   "%center_buf_12_addr_6 = getelementptr i32 %center_buf_12, i64 0, i64 %zext_ln47_56" [3dHLS.cpp:47]   --->   Operation 688 'getelementptr' 'center_buf_12_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 689 [2/2] (1.19ns)   --->   "%center_buf_12_load_6 = load i8 %center_buf_12_addr_6" [3dHLS.cpp:47]   --->   Operation 689 'load' 'center_buf_12_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 690 [1/1] (0.00ns)   --->   "%center_buf_13_addr_1 = getelementptr i32 %center_buf_13, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 690 'getelementptr' 'center_buf_13_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 691 [2/2] (1.19ns)   --->   "%center_buf_13_load_1 = load i8 %center_buf_13_addr_1" [3dHLS.cpp:47]   --->   Operation 691 'load' 'center_buf_13_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 692 [1/2] (1.19ns)   --->   "%top_buf_12_load_1 = load i8 %top_buf_12_addr_1" [3dHLS.cpp:47]   --->   Operation 692 'load' 'top_buf_12_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 693 [1/2] (1.19ns)   --->   "%bottom_buf_12_load_1 = load i8 %bottom_buf_12_addr_1" [3dHLS.cpp:47]   --->   Operation 693 'load' 'bottom_buf_12_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 694 [1/2] (1.19ns)   --->   "%power_buf_12_load_1 = load i8 %power_buf_12_addr_1" [3dHLS.cpp:47]   --->   Operation 694 'load' 'power_buf_12_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 695 [1/1] (0.74ns)   --->   "%add_ln42_29 = add i12 %c, i12 4061" [3dHLS.cpp:42]   --->   Operation 695 'add' 'add_ln42_29' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 696 [1/1] (0.00ns)   --->   "%or_ln42_13 = or i12 %c, i12 29" [3dHLS.cpp:42]   --->   Operation 696 'or' 'or_ln42_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_13, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 697 'partselect' 'tmp_71' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_29, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 698 'partselect' 'tmp_72' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 699 [1/1] (0.30ns)   --->   "%select_ln42_29 = select i1 %cmp6, i8 %tmp_71, i8 %tmp_72" [3dHLS.cpp:42]   --->   Operation 699 'select' 'select_ln42_29' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln47_58 = zext i8 %select_ln42_29" [3dHLS.cpp:47]   --->   Operation 700 'zext' 'zext_ln47_58' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 701 [1/1] (0.00ns)   --->   "%center_buf_13_addr_6 = getelementptr i32 %center_buf_13, i64 0, i64 %zext_ln47_58" [3dHLS.cpp:47]   --->   Operation 701 'getelementptr' 'center_buf_13_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 702 [2/2] (1.19ns)   --->   "%center_buf_13_load_6 = load i8 %center_buf_13_addr_6" [3dHLS.cpp:47]   --->   Operation 702 'load' 'center_buf_13_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 703 [1/1] (0.00ns)   --->   "%center_buf_14_addr_1 = getelementptr i32 %center_buf_14, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 703 'getelementptr' 'center_buf_14_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 704 [2/2] (1.19ns)   --->   "%center_buf_14_load_1 = load i8 %center_buf_14_addr_1" [3dHLS.cpp:47]   --->   Operation 704 'load' 'center_buf_14_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 705 [1/2] (1.19ns)   --->   "%top_buf_13_load_1 = load i8 %top_buf_13_addr_1" [3dHLS.cpp:47]   --->   Operation 705 'load' 'top_buf_13_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 706 [1/2] (1.19ns)   --->   "%bottom_buf_13_load_1 = load i8 %bottom_buf_13_addr_1" [3dHLS.cpp:47]   --->   Operation 706 'load' 'bottom_buf_13_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 707 [1/2] (1.19ns)   --->   "%power_buf_13_load_1 = load i8 %power_buf_13_addr_1" [3dHLS.cpp:47]   --->   Operation 707 'load' 'power_buf_13_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 708 [1/1] (0.74ns)   --->   "%add_ln42_30 = add i12 %c, i12 4062" [3dHLS.cpp:42]   --->   Operation 708 'add' 'add_ln42_30' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 709 [1/1] (0.00ns)   --->   "%or_ln42_14 = or i12 %c, i12 30" [3dHLS.cpp:42]   --->   Operation 709 'or' 'or_ln42_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_14, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 710 'partselect' 'tmp_74' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_30, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 711 'partselect' 'tmp_75' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 712 [1/1] (0.30ns)   --->   "%select_ln42_30 = select i1 %cmp6, i8 %tmp_74, i8 %tmp_75" [3dHLS.cpp:42]   --->   Operation 712 'select' 'select_ln42_30' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln47_60 = zext i8 %select_ln42_30" [3dHLS.cpp:47]   --->   Operation 713 'zext' 'zext_ln47_60' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 714 [1/1] (0.00ns)   --->   "%center_buf_14_addr_6 = getelementptr i32 %center_buf_14, i64 0, i64 %zext_ln47_60" [3dHLS.cpp:47]   --->   Operation 714 'getelementptr' 'center_buf_14_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 715 [2/2] (1.19ns)   --->   "%center_buf_14_load_6 = load i8 %center_buf_14_addr_6" [3dHLS.cpp:47]   --->   Operation 715 'load' 'center_buf_14_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 716 [1/1] (0.00ns)   --->   "%center_buf_15_addr_1 = getelementptr i32 %center_buf_15, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 716 'getelementptr' 'center_buf_15_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 717 [2/2] (1.19ns)   --->   "%center_buf_15_load_1 = load i8 %center_buf_15_addr_1" [3dHLS.cpp:47]   --->   Operation 717 'load' 'center_buf_15_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 718 [1/2] (1.19ns)   --->   "%top_buf_14_load_1 = load i8 %top_buf_14_addr_1" [3dHLS.cpp:47]   --->   Operation 718 'load' 'top_buf_14_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 719 [1/2] (1.19ns)   --->   "%bottom_buf_14_load_1 = load i8 %bottom_buf_14_addr_1" [3dHLS.cpp:47]   --->   Operation 719 'load' 'bottom_buf_14_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 720 [1/2] (1.19ns)   --->   "%power_buf_14_load_1 = load i8 %power_buf_14_addr_1" [3dHLS.cpp:47]   --->   Operation 720 'load' 'power_buf_14_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 721 [1/1] (0.74ns)   --->   "%add_ln42_31 = add i12 %c, i12 4063" [3dHLS.cpp:42]   --->   Operation 721 'add' 'add_ln42_31' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 722 [1/1] (0.00ns)   --->   "%or_ln42_15 = or i12 %c, i12 31" [3dHLS.cpp:42]   --->   Operation 722 'or' 'or_ln42_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_15, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 723 'partselect' 'tmp_77' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_31, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 724 'partselect' 'tmp_78' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_14 : Operation 725 [1/1] (0.30ns)   --->   "%select_ln42_31 = select i1 %cmp6, i8 %tmp_77, i8 %tmp_78" [3dHLS.cpp:42]   --->   Operation 725 'select' 'select_ln42_31' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln47_62 = zext i8 %select_ln42_31" [3dHLS.cpp:47]   --->   Operation 726 'zext' 'zext_ln47_62' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 727 [1/1] (0.00ns)   --->   "%center_buf_15_addr_6 = getelementptr i32 %center_buf_15, i64 0, i64 %zext_ln47_62" [3dHLS.cpp:47]   --->   Operation 727 'getelementptr' 'center_buf_15_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 728 [2/2] (1.19ns)   --->   "%center_buf_15_load_6 = load i8 %center_buf_15_addr_6" [3dHLS.cpp:47]   --->   Operation 728 'load' 'center_buf_15_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 729 [1/1] (0.00ns)   --->   "%or_ln47_1 = or i8 %shl_ln8, i8 2" [3dHLS.cpp:47]   --->   Operation 729 'or' 'or_ln47_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln47_130 = zext i8 %or_ln47_1" [3dHLS.cpp:47]   --->   Operation 730 'zext' 'zext_ln47_130' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 731 [1/2] (1.19ns)   --->   "%top_buf_15_load_1 = load i8 %top_buf_15_addr_1" [3dHLS.cpp:47]   --->   Operation 731 'load' 'top_buf_15_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 732 [1/2] (1.19ns)   --->   "%bottom_buf_15_load_1 = load i8 %bottom_buf_15_addr_1" [3dHLS.cpp:47]   --->   Operation 732 'load' 'bottom_buf_15_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 733 [1/2] (1.19ns)   --->   "%power_buf_15_load_1 = load i8 %power_buf_15_addr_1" [3dHLS.cpp:47]   --->   Operation 733 'load' 'power_buf_15_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 734 [1/1] (0.00ns)   --->   "%top_buf_0_addr_2 = getelementptr i32 %top_buf_0, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 734 'getelementptr' 'top_buf_0_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 735 [2/2] (1.19ns)   --->   "%top_buf_0_load_2 = load i8 %top_buf_0_addr_2" [3dHLS.cpp:47]   --->   Operation 735 'load' 'top_buf_0_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 736 [1/1] (0.00ns)   --->   "%bottom_buf_0_addr_2 = getelementptr i32 %bottom_buf_0, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 736 'getelementptr' 'bottom_buf_0_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 737 [2/2] (1.19ns)   --->   "%bottom_buf_0_load_2 = load i8 %bottom_buf_0_addr_2" [3dHLS.cpp:47]   --->   Operation 737 'load' 'bottom_buf_0_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 738 [1/1] (0.00ns)   --->   "%power_buf_0_addr_2 = getelementptr i32 %power_buf_0, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 738 'getelementptr' 'power_buf_0_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 739 [2/2] (1.19ns)   --->   "%power_buf_0_load_2 = load i8 %power_buf_0_addr_2" [3dHLS.cpp:47]   --->   Operation 739 'load' 'power_buf_0_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 740 [1/1] (0.00ns)   --->   "%top_buf_1_addr_2 = getelementptr i32 %top_buf_1, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 740 'getelementptr' 'top_buf_1_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 741 [2/2] (1.19ns)   --->   "%top_buf_1_load_2 = load i8 %top_buf_1_addr_2" [3dHLS.cpp:47]   --->   Operation 741 'load' 'top_buf_1_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 742 [1/1] (0.00ns)   --->   "%bottom_buf_1_addr_2 = getelementptr i32 %bottom_buf_1, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 742 'getelementptr' 'bottom_buf_1_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 743 [2/2] (1.19ns)   --->   "%bottom_buf_1_load_2 = load i8 %bottom_buf_1_addr_2" [3dHLS.cpp:47]   --->   Operation 743 'load' 'bottom_buf_1_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 744 [1/1] (0.00ns)   --->   "%power_buf_1_addr_2 = getelementptr i32 %power_buf_1, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 744 'getelementptr' 'power_buf_1_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 745 [2/2] (1.19ns)   --->   "%power_buf_1_load_2 = load i8 %power_buf_1_addr_2" [3dHLS.cpp:47]   --->   Operation 745 'load' 'power_buf_1_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 746 [1/1] (0.00ns)   --->   "%top_buf_2_addr_2 = getelementptr i32 %top_buf_2, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 746 'getelementptr' 'top_buf_2_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 747 [2/2] (1.19ns)   --->   "%top_buf_2_load_2 = load i8 %top_buf_2_addr_2" [3dHLS.cpp:47]   --->   Operation 747 'load' 'top_buf_2_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 748 [1/1] (0.00ns)   --->   "%bottom_buf_2_addr_2 = getelementptr i32 %bottom_buf_2, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 748 'getelementptr' 'bottom_buf_2_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 749 [2/2] (1.19ns)   --->   "%bottom_buf_2_load_2 = load i8 %bottom_buf_2_addr_2" [3dHLS.cpp:47]   --->   Operation 749 'load' 'bottom_buf_2_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 750 [1/1] (0.00ns)   --->   "%power_buf_2_addr_2 = getelementptr i32 %power_buf_2, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 750 'getelementptr' 'power_buf_2_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 751 [2/2] (1.19ns)   --->   "%power_buf_2_load_2 = load i8 %power_buf_2_addr_2" [3dHLS.cpp:47]   --->   Operation 751 'load' 'power_buf_2_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 752 [1/1] (0.00ns)   --->   "%top_buf_3_addr_2 = getelementptr i32 %top_buf_3, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 752 'getelementptr' 'top_buf_3_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 753 [2/2] (1.19ns)   --->   "%top_buf_3_load_2 = load i8 %top_buf_3_addr_2" [3dHLS.cpp:47]   --->   Operation 753 'load' 'top_buf_3_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 754 [1/1] (0.00ns)   --->   "%bottom_buf_3_addr_2 = getelementptr i32 %bottom_buf_3, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 754 'getelementptr' 'bottom_buf_3_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 755 [2/2] (1.19ns)   --->   "%bottom_buf_3_load_2 = load i8 %bottom_buf_3_addr_2" [3dHLS.cpp:47]   --->   Operation 755 'load' 'bottom_buf_3_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 756 [1/1] (0.00ns)   --->   "%power_buf_3_addr_2 = getelementptr i32 %power_buf_3, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 756 'getelementptr' 'power_buf_3_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 757 [2/2] (1.19ns)   --->   "%power_buf_3_load_2 = load i8 %power_buf_3_addr_2" [3dHLS.cpp:47]   --->   Operation 757 'load' 'power_buf_3_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 758 [1/1] (0.00ns)   --->   "%top_buf_4_addr_2 = getelementptr i32 %top_buf_4, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 758 'getelementptr' 'top_buf_4_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 759 [2/2] (1.19ns)   --->   "%top_buf_4_load_2 = load i8 %top_buf_4_addr_2" [3dHLS.cpp:47]   --->   Operation 759 'load' 'top_buf_4_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 760 [1/1] (0.00ns)   --->   "%bottom_buf_4_addr_2 = getelementptr i32 %bottom_buf_4, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 760 'getelementptr' 'bottom_buf_4_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 761 [2/2] (1.19ns)   --->   "%bottom_buf_4_load_2 = load i8 %bottom_buf_4_addr_2" [3dHLS.cpp:47]   --->   Operation 761 'load' 'bottom_buf_4_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 762 [1/1] (0.00ns)   --->   "%power_buf_4_addr_2 = getelementptr i32 %power_buf_4, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 762 'getelementptr' 'power_buf_4_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 763 [2/2] (1.19ns)   --->   "%power_buf_4_load_2 = load i8 %power_buf_4_addr_2" [3dHLS.cpp:47]   --->   Operation 763 'load' 'power_buf_4_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 764 [1/1] (0.00ns)   --->   "%top_buf_5_addr_2 = getelementptr i32 %top_buf_5, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 764 'getelementptr' 'top_buf_5_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 765 [2/2] (1.19ns)   --->   "%top_buf_5_load_2 = load i8 %top_buf_5_addr_2" [3dHLS.cpp:47]   --->   Operation 765 'load' 'top_buf_5_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 766 [1/1] (0.00ns)   --->   "%bottom_buf_5_addr_2 = getelementptr i32 %bottom_buf_5, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 766 'getelementptr' 'bottom_buf_5_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 767 [2/2] (1.19ns)   --->   "%bottom_buf_5_load_2 = load i8 %bottom_buf_5_addr_2" [3dHLS.cpp:47]   --->   Operation 767 'load' 'bottom_buf_5_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 768 [1/1] (0.00ns)   --->   "%power_buf_5_addr_2 = getelementptr i32 %power_buf_5, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 768 'getelementptr' 'power_buf_5_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 769 [2/2] (1.19ns)   --->   "%power_buf_5_load_2 = load i8 %power_buf_5_addr_2" [3dHLS.cpp:47]   --->   Operation 769 'load' 'power_buf_5_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 770 [1/1] (0.00ns)   --->   "%top_buf_6_addr_2 = getelementptr i32 %top_buf_6, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 770 'getelementptr' 'top_buf_6_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 771 [2/2] (1.19ns)   --->   "%top_buf_6_load_2 = load i8 %top_buf_6_addr_2" [3dHLS.cpp:47]   --->   Operation 771 'load' 'top_buf_6_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 772 [1/1] (0.00ns)   --->   "%bottom_buf_6_addr_2 = getelementptr i32 %bottom_buf_6, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 772 'getelementptr' 'bottom_buf_6_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 773 [2/2] (1.19ns)   --->   "%bottom_buf_6_load_2 = load i8 %bottom_buf_6_addr_2" [3dHLS.cpp:47]   --->   Operation 773 'load' 'bottom_buf_6_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 774 [1/1] (0.00ns)   --->   "%power_buf_6_addr_2 = getelementptr i32 %power_buf_6, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 774 'getelementptr' 'power_buf_6_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 775 [2/2] (1.19ns)   --->   "%power_buf_6_load_2 = load i8 %power_buf_6_addr_2" [3dHLS.cpp:47]   --->   Operation 775 'load' 'power_buf_6_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 776 [1/1] (0.00ns)   --->   "%top_buf_7_addr_2 = getelementptr i32 %top_buf_7, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 776 'getelementptr' 'top_buf_7_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 777 [2/2] (1.19ns)   --->   "%top_buf_7_load_2 = load i8 %top_buf_7_addr_2" [3dHLS.cpp:47]   --->   Operation 777 'load' 'top_buf_7_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 778 [1/1] (0.00ns)   --->   "%bottom_buf_7_addr_2 = getelementptr i32 %bottom_buf_7, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 778 'getelementptr' 'bottom_buf_7_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 779 [2/2] (1.19ns)   --->   "%bottom_buf_7_load_2 = load i8 %bottom_buf_7_addr_2" [3dHLS.cpp:47]   --->   Operation 779 'load' 'bottom_buf_7_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 780 [1/1] (0.00ns)   --->   "%power_buf_7_addr_2 = getelementptr i32 %power_buf_7, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 780 'getelementptr' 'power_buf_7_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 781 [2/2] (1.19ns)   --->   "%power_buf_7_load_2 = load i8 %power_buf_7_addr_2" [3dHLS.cpp:47]   --->   Operation 781 'load' 'power_buf_7_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 782 [1/1] (0.00ns)   --->   "%top_buf_8_addr_2 = getelementptr i32 %top_buf_8, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 782 'getelementptr' 'top_buf_8_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 783 [2/2] (1.19ns)   --->   "%top_buf_8_load_2 = load i8 %top_buf_8_addr_2" [3dHLS.cpp:47]   --->   Operation 783 'load' 'top_buf_8_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 784 [1/1] (0.00ns)   --->   "%bottom_buf_8_addr_2 = getelementptr i32 %bottom_buf_8, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 784 'getelementptr' 'bottom_buf_8_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 785 [2/2] (1.19ns)   --->   "%bottom_buf_8_load_2 = load i8 %bottom_buf_8_addr_2" [3dHLS.cpp:47]   --->   Operation 785 'load' 'bottom_buf_8_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 786 [1/1] (0.00ns)   --->   "%power_buf_8_addr_2 = getelementptr i32 %power_buf_8, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 786 'getelementptr' 'power_buf_8_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 787 [2/2] (1.19ns)   --->   "%power_buf_8_load_2 = load i8 %power_buf_8_addr_2" [3dHLS.cpp:47]   --->   Operation 787 'load' 'power_buf_8_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 788 [1/1] (0.00ns)   --->   "%top_buf_9_addr_2 = getelementptr i32 %top_buf_9, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 788 'getelementptr' 'top_buf_9_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 789 [2/2] (1.19ns)   --->   "%top_buf_9_load_2 = load i8 %top_buf_9_addr_2" [3dHLS.cpp:47]   --->   Operation 789 'load' 'top_buf_9_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 790 [1/1] (0.00ns)   --->   "%bottom_buf_9_addr_2 = getelementptr i32 %bottom_buf_9, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 790 'getelementptr' 'bottom_buf_9_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 791 [2/2] (1.19ns)   --->   "%bottom_buf_9_load_2 = load i8 %bottom_buf_9_addr_2" [3dHLS.cpp:47]   --->   Operation 791 'load' 'bottom_buf_9_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 792 [1/1] (0.00ns)   --->   "%power_buf_9_addr_2 = getelementptr i32 %power_buf_9, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 792 'getelementptr' 'power_buf_9_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 793 [2/2] (1.19ns)   --->   "%power_buf_9_load_2 = load i8 %power_buf_9_addr_2" [3dHLS.cpp:47]   --->   Operation 793 'load' 'power_buf_9_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 794 [1/1] (0.00ns)   --->   "%top_buf_10_addr_2 = getelementptr i32 %top_buf_10, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 794 'getelementptr' 'top_buf_10_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 795 [2/2] (1.19ns)   --->   "%top_buf_10_load_2 = load i8 %top_buf_10_addr_2" [3dHLS.cpp:47]   --->   Operation 795 'load' 'top_buf_10_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 796 [1/1] (0.00ns)   --->   "%bottom_buf_10_addr_2 = getelementptr i32 %bottom_buf_10, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 796 'getelementptr' 'bottom_buf_10_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 797 [2/2] (1.19ns)   --->   "%bottom_buf_10_load_2 = load i8 %bottom_buf_10_addr_2" [3dHLS.cpp:47]   --->   Operation 797 'load' 'bottom_buf_10_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 798 [1/1] (0.00ns)   --->   "%power_buf_10_addr_2 = getelementptr i32 %power_buf_10, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 798 'getelementptr' 'power_buf_10_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 799 [2/2] (1.19ns)   --->   "%power_buf_10_load_2 = load i8 %power_buf_10_addr_2" [3dHLS.cpp:47]   --->   Operation 799 'load' 'power_buf_10_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 800 [1/1] (0.00ns)   --->   "%top_buf_11_addr_2 = getelementptr i32 %top_buf_11, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 800 'getelementptr' 'top_buf_11_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 801 [2/2] (1.19ns)   --->   "%top_buf_11_load_2 = load i8 %top_buf_11_addr_2" [3dHLS.cpp:47]   --->   Operation 801 'load' 'top_buf_11_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 802 [1/1] (0.00ns)   --->   "%bottom_buf_11_addr_2 = getelementptr i32 %bottom_buf_11, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 802 'getelementptr' 'bottom_buf_11_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 803 [2/2] (1.19ns)   --->   "%bottom_buf_11_load_2 = load i8 %bottom_buf_11_addr_2" [3dHLS.cpp:47]   --->   Operation 803 'load' 'bottom_buf_11_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 804 [1/1] (0.00ns)   --->   "%power_buf_11_addr_2 = getelementptr i32 %power_buf_11, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 804 'getelementptr' 'power_buf_11_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 805 [2/2] (1.19ns)   --->   "%power_buf_11_load_2 = load i8 %power_buf_11_addr_2" [3dHLS.cpp:47]   --->   Operation 805 'load' 'power_buf_11_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 806 [1/1] (0.00ns)   --->   "%top_buf_12_addr_2 = getelementptr i32 %top_buf_12, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 806 'getelementptr' 'top_buf_12_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 807 [2/2] (1.19ns)   --->   "%top_buf_12_load_2 = load i8 %top_buf_12_addr_2" [3dHLS.cpp:47]   --->   Operation 807 'load' 'top_buf_12_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 808 [1/1] (0.00ns)   --->   "%bottom_buf_12_addr_2 = getelementptr i32 %bottom_buf_12, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 808 'getelementptr' 'bottom_buf_12_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 809 [2/2] (1.19ns)   --->   "%bottom_buf_12_load_2 = load i8 %bottom_buf_12_addr_2" [3dHLS.cpp:47]   --->   Operation 809 'load' 'bottom_buf_12_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 810 [1/1] (0.00ns)   --->   "%power_buf_12_addr_2 = getelementptr i32 %power_buf_12, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 810 'getelementptr' 'power_buf_12_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 811 [2/2] (1.19ns)   --->   "%power_buf_12_load_2 = load i8 %power_buf_12_addr_2" [3dHLS.cpp:47]   --->   Operation 811 'load' 'power_buf_12_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 812 [1/1] (0.00ns)   --->   "%top_buf_13_addr_2 = getelementptr i32 %top_buf_13, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 812 'getelementptr' 'top_buf_13_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 813 [2/2] (1.19ns)   --->   "%top_buf_13_load_2 = load i8 %top_buf_13_addr_2" [3dHLS.cpp:47]   --->   Operation 813 'load' 'top_buf_13_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 814 [1/1] (0.00ns)   --->   "%bottom_buf_13_addr_2 = getelementptr i32 %bottom_buf_13, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 814 'getelementptr' 'bottom_buf_13_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 815 [2/2] (1.19ns)   --->   "%bottom_buf_13_load_2 = load i8 %bottom_buf_13_addr_2" [3dHLS.cpp:47]   --->   Operation 815 'load' 'bottom_buf_13_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 816 [1/1] (0.00ns)   --->   "%power_buf_13_addr_2 = getelementptr i32 %power_buf_13, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 816 'getelementptr' 'power_buf_13_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 817 [2/2] (1.19ns)   --->   "%power_buf_13_load_2 = load i8 %power_buf_13_addr_2" [3dHLS.cpp:47]   --->   Operation 817 'load' 'power_buf_13_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 818 [1/1] (0.00ns)   --->   "%top_buf_14_addr_2 = getelementptr i32 %top_buf_14, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 818 'getelementptr' 'top_buf_14_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 819 [2/2] (1.19ns)   --->   "%top_buf_14_load_2 = load i8 %top_buf_14_addr_2" [3dHLS.cpp:47]   --->   Operation 819 'load' 'top_buf_14_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 820 [1/1] (0.00ns)   --->   "%bottom_buf_14_addr_2 = getelementptr i32 %bottom_buf_14, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 820 'getelementptr' 'bottom_buf_14_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 821 [2/2] (1.19ns)   --->   "%bottom_buf_14_load_2 = load i8 %bottom_buf_14_addr_2" [3dHLS.cpp:47]   --->   Operation 821 'load' 'bottom_buf_14_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 822 [1/1] (0.00ns)   --->   "%power_buf_14_addr_2 = getelementptr i32 %power_buf_14, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 822 'getelementptr' 'power_buf_14_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 823 [2/2] (1.19ns)   --->   "%power_buf_14_load_2 = load i8 %power_buf_14_addr_2" [3dHLS.cpp:47]   --->   Operation 823 'load' 'power_buf_14_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 824 [1/1] (0.00ns)   --->   "%or_ln47_2 = or i8 %shl_ln8, i8 3" [3dHLS.cpp:47]   --->   Operation 824 'or' 'or_ln47_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln47_131 = zext i8 %or_ln47_2" [3dHLS.cpp:47]   --->   Operation 825 'zext' 'zext_ln47_131' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 826 [1/1] (0.00ns)   --->   "%top_buf_15_addr_2 = getelementptr i32 %top_buf_15, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 826 'getelementptr' 'top_buf_15_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 827 [2/2] (1.19ns)   --->   "%top_buf_15_load_2 = load i8 %top_buf_15_addr_2" [3dHLS.cpp:47]   --->   Operation 827 'load' 'top_buf_15_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 828 [1/1] (0.00ns)   --->   "%bottom_buf_15_addr_2 = getelementptr i32 %bottom_buf_15, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 828 'getelementptr' 'bottom_buf_15_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 829 [2/2] (1.19ns)   --->   "%bottom_buf_15_load_2 = load i8 %bottom_buf_15_addr_2" [3dHLS.cpp:47]   --->   Operation 829 'load' 'bottom_buf_15_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 830 [1/1] (0.00ns)   --->   "%power_buf_15_addr_2 = getelementptr i32 %power_buf_15, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 830 'getelementptr' 'power_buf_15_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 831 [2/2] (1.19ns)   --->   "%power_buf_15_load_2 = load i8 %power_buf_15_addr_2" [3dHLS.cpp:47]   --->   Operation 831 'load' 'power_buf_15_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 832 [1/1] (0.00ns)   --->   "%top_buf_0_addr_3 = getelementptr i32 %top_buf_0, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 832 'getelementptr' 'top_buf_0_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 833 [2/2] (1.19ns)   --->   "%top_buf_0_load_3 = load i8 %top_buf_0_addr_3" [3dHLS.cpp:47]   --->   Operation 833 'load' 'top_buf_0_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 834 [1/1] (0.00ns)   --->   "%bottom_buf_0_addr_3 = getelementptr i32 %bottom_buf_0, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 834 'getelementptr' 'bottom_buf_0_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 835 [2/2] (1.19ns)   --->   "%bottom_buf_0_load_3 = load i8 %bottom_buf_0_addr_3" [3dHLS.cpp:47]   --->   Operation 835 'load' 'bottom_buf_0_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 836 [1/1] (0.00ns)   --->   "%power_buf_0_addr_3 = getelementptr i32 %power_buf_0, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 836 'getelementptr' 'power_buf_0_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 837 [2/2] (1.19ns)   --->   "%power_buf_0_load_3 = load i8 %power_buf_0_addr_3" [3dHLS.cpp:47]   --->   Operation 837 'load' 'power_buf_0_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 838 [1/1] (0.00ns)   --->   "%top_buf_1_addr_3 = getelementptr i32 %top_buf_1, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 838 'getelementptr' 'top_buf_1_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 839 [2/2] (1.19ns)   --->   "%top_buf_1_load_3 = load i8 %top_buf_1_addr_3" [3dHLS.cpp:47]   --->   Operation 839 'load' 'top_buf_1_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 840 [1/1] (0.00ns)   --->   "%bottom_buf_1_addr_3 = getelementptr i32 %bottom_buf_1, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 840 'getelementptr' 'bottom_buf_1_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 841 [2/2] (1.19ns)   --->   "%bottom_buf_1_load_3 = load i8 %bottom_buf_1_addr_3" [3dHLS.cpp:47]   --->   Operation 841 'load' 'bottom_buf_1_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 842 [1/1] (0.00ns)   --->   "%power_buf_1_addr_3 = getelementptr i32 %power_buf_1, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 842 'getelementptr' 'power_buf_1_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 843 [2/2] (1.19ns)   --->   "%power_buf_1_load_3 = load i8 %power_buf_1_addr_3" [3dHLS.cpp:47]   --->   Operation 843 'load' 'power_buf_1_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 844 [1/1] (0.00ns)   --->   "%top_buf_2_addr_3 = getelementptr i32 %top_buf_2, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 844 'getelementptr' 'top_buf_2_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 845 [2/2] (1.19ns)   --->   "%top_buf_2_load_3 = load i8 %top_buf_2_addr_3" [3dHLS.cpp:47]   --->   Operation 845 'load' 'top_buf_2_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 846 [1/1] (0.00ns)   --->   "%bottom_buf_2_addr_3 = getelementptr i32 %bottom_buf_2, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 846 'getelementptr' 'bottom_buf_2_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 847 [2/2] (1.19ns)   --->   "%bottom_buf_2_load_3 = load i8 %bottom_buf_2_addr_3" [3dHLS.cpp:47]   --->   Operation 847 'load' 'bottom_buf_2_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 848 [1/1] (0.00ns)   --->   "%power_buf_2_addr_3 = getelementptr i32 %power_buf_2, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 848 'getelementptr' 'power_buf_2_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 849 [2/2] (1.19ns)   --->   "%power_buf_2_load_3 = load i8 %power_buf_2_addr_3" [3dHLS.cpp:47]   --->   Operation 849 'load' 'power_buf_2_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 850 [1/1] (0.00ns)   --->   "%top_buf_3_addr_3 = getelementptr i32 %top_buf_3, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 850 'getelementptr' 'top_buf_3_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 851 [2/2] (1.19ns)   --->   "%top_buf_3_load_3 = load i8 %top_buf_3_addr_3" [3dHLS.cpp:47]   --->   Operation 851 'load' 'top_buf_3_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 852 [1/1] (0.00ns)   --->   "%bottom_buf_3_addr_3 = getelementptr i32 %bottom_buf_3, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 852 'getelementptr' 'bottom_buf_3_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 853 [2/2] (1.19ns)   --->   "%bottom_buf_3_load_3 = load i8 %bottom_buf_3_addr_3" [3dHLS.cpp:47]   --->   Operation 853 'load' 'bottom_buf_3_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 854 [1/1] (0.00ns)   --->   "%power_buf_3_addr_3 = getelementptr i32 %power_buf_3, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 854 'getelementptr' 'power_buf_3_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 855 [2/2] (1.19ns)   --->   "%power_buf_3_load_3 = load i8 %power_buf_3_addr_3" [3dHLS.cpp:47]   --->   Operation 855 'load' 'power_buf_3_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 856 [1/1] (0.00ns)   --->   "%top_buf_4_addr_3 = getelementptr i32 %top_buf_4, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 856 'getelementptr' 'top_buf_4_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 857 [2/2] (1.19ns)   --->   "%top_buf_4_load_3 = load i8 %top_buf_4_addr_3" [3dHLS.cpp:47]   --->   Operation 857 'load' 'top_buf_4_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 858 [1/1] (0.00ns)   --->   "%bottom_buf_4_addr_3 = getelementptr i32 %bottom_buf_4, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 858 'getelementptr' 'bottom_buf_4_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 859 [2/2] (1.19ns)   --->   "%bottom_buf_4_load_3 = load i8 %bottom_buf_4_addr_3" [3dHLS.cpp:47]   --->   Operation 859 'load' 'bottom_buf_4_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 860 [1/1] (0.00ns)   --->   "%power_buf_4_addr_3 = getelementptr i32 %power_buf_4, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 860 'getelementptr' 'power_buf_4_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 861 [2/2] (1.19ns)   --->   "%power_buf_4_load_3 = load i8 %power_buf_4_addr_3" [3dHLS.cpp:47]   --->   Operation 861 'load' 'power_buf_4_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 862 [1/1] (0.00ns)   --->   "%top_buf_5_addr_3 = getelementptr i32 %top_buf_5, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 862 'getelementptr' 'top_buf_5_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 863 [2/2] (1.19ns)   --->   "%top_buf_5_load_3 = load i8 %top_buf_5_addr_3" [3dHLS.cpp:47]   --->   Operation 863 'load' 'top_buf_5_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 864 [1/1] (0.00ns)   --->   "%bottom_buf_5_addr_3 = getelementptr i32 %bottom_buf_5, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 864 'getelementptr' 'bottom_buf_5_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 865 [2/2] (1.19ns)   --->   "%bottom_buf_5_load_3 = load i8 %bottom_buf_5_addr_3" [3dHLS.cpp:47]   --->   Operation 865 'load' 'bottom_buf_5_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 866 [1/1] (0.00ns)   --->   "%power_buf_5_addr_3 = getelementptr i32 %power_buf_5, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 866 'getelementptr' 'power_buf_5_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 867 [2/2] (1.19ns)   --->   "%power_buf_5_load_3 = load i8 %power_buf_5_addr_3" [3dHLS.cpp:47]   --->   Operation 867 'load' 'power_buf_5_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 868 [1/1] (0.00ns)   --->   "%top_buf_6_addr_3 = getelementptr i32 %top_buf_6, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 868 'getelementptr' 'top_buf_6_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 869 [2/2] (1.19ns)   --->   "%top_buf_6_load_3 = load i8 %top_buf_6_addr_3" [3dHLS.cpp:47]   --->   Operation 869 'load' 'top_buf_6_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 870 [1/1] (0.00ns)   --->   "%bottom_buf_6_addr_3 = getelementptr i32 %bottom_buf_6, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 870 'getelementptr' 'bottom_buf_6_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 871 [2/2] (1.19ns)   --->   "%bottom_buf_6_load_3 = load i8 %bottom_buf_6_addr_3" [3dHLS.cpp:47]   --->   Operation 871 'load' 'bottom_buf_6_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 872 [1/1] (0.00ns)   --->   "%power_buf_6_addr_3 = getelementptr i32 %power_buf_6, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 872 'getelementptr' 'power_buf_6_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 873 [2/2] (1.19ns)   --->   "%power_buf_6_load_3 = load i8 %power_buf_6_addr_3" [3dHLS.cpp:47]   --->   Operation 873 'load' 'power_buf_6_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 874 [1/1] (0.00ns)   --->   "%top_buf_7_addr_3 = getelementptr i32 %top_buf_7, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 874 'getelementptr' 'top_buf_7_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 875 [2/2] (1.19ns)   --->   "%top_buf_7_load_3 = load i8 %top_buf_7_addr_3" [3dHLS.cpp:47]   --->   Operation 875 'load' 'top_buf_7_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 876 [1/1] (0.00ns)   --->   "%bottom_buf_7_addr_3 = getelementptr i32 %bottom_buf_7, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 876 'getelementptr' 'bottom_buf_7_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 877 [2/2] (1.19ns)   --->   "%bottom_buf_7_load_3 = load i8 %bottom_buf_7_addr_3" [3dHLS.cpp:47]   --->   Operation 877 'load' 'bottom_buf_7_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 878 [1/1] (0.00ns)   --->   "%power_buf_7_addr_3 = getelementptr i32 %power_buf_7, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 878 'getelementptr' 'power_buf_7_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 879 [2/2] (1.19ns)   --->   "%power_buf_7_load_3 = load i8 %power_buf_7_addr_3" [3dHLS.cpp:47]   --->   Operation 879 'load' 'power_buf_7_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 880 [1/1] (0.00ns)   --->   "%top_buf_8_addr_3 = getelementptr i32 %top_buf_8, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 880 'getelementptr' 'top_buf_8_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 881 [2/2] (1.19ns)   --->   "%top_buf_8_load_3 = load i8 %top_buf_8_addr_3" [3dHLS.cpp:47]   --->   Operation 881 'load' 'top_buf_8_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 882 [1/1] (0.00ns)   --->   "%bottom_buf_8_addr_3 = getelementptr i32 %bottom_buf_8, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 882 'getelementptr' 'bottom_buf_8_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 883 [2/2] (1.19ns)   --->   "%bottom_buf_8_load_3 = load i8 %bottom_buf_8_addr_3" [3dHLS.cpp:47]   --->   Operation 883 'load' 'bottom_buf_8_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 884 [1/1] (0.00ns)   --->   "%power_buf_8_addr_3 = getelementptr i32 %power_buf_8, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 884 'getelementptr' 'power_buf_8_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 885 [2/2] (1.19ns)   --->   "%power_buf_8_load_3 = load i8 %power_buf_8_addr_3" [3dHLS.cpp:47]   --->   Operation 885 'load' 'power_buf_8_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 886 [1/1] (0.00ns)   --->   "%top_buf_9_addr_3 = getelementptr i32 %top_buf_9, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 886 'getelementptr' 'top_buf_9_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 887 [2/2] (1.19ns)   --->   "%top_buf_9_load_3 = load i8 %top_buf_9_addr_3" [3dHLS.cpp:47]   --->   Operation 887 'load' 'top_buf_9_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 888 [1/1] (0.00ns)   --->   "%bottom_buf_9_addr_3 = getelementptr i32 %bottom_buf_9, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 888 'getelementptr' 'bottom_buf_9_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 889 [2/2] (1.19ns)   --->   "%bottom_buf_9_load_3 = load i8 %bottom_buf_9_addr_3" [3dHLS.cpp:47]   --->   Operation 889 'load' 'bottom_buf_9_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 890 [1/1] (0.00ns)   --->   "%power_buf_9_addr_3 = getelementptr i32 %power_buf_9, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 890 'getelementptr' 'power_buf_9_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 891 [2/2] (1.19ns)   --->   "%power_buf_9_load_3 = load i8 %power_buf_9_addr_3" [3dHLS.cpp:47]   --->   Operation 891 'load' 'power_buf_9_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 892 [1/1] (0.00ns)   --->   "%top_buf_10_addr_3 = getelementptr i32 %top_buf_10, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 892 'getelementptr' 'top_buf_10_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 893 [2/2] (1.19ns)   --->   "%top_buf_10_load_3 = load i8 %top_buf_10_addr_3" [3dHLS.cpp:47]   --->   Operation 893 'load' 'top_buf_10_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 894 [1/1] (0.00ns)   --->   "%bottom_buf_10_addr_3 = getelementptr i32 %bottom_buf_10, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 894 'getelementptr' 'bottom_buf_10_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 895 [2/2] (1.19ns)   --->   "%bottom_buf_10_load_3 = load i8 %bottom_buf_10_addr_3" [3dHLS.cpp:47]   --->   Operation 895 'load' 'bottom_buf_10_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 896 [1/1] (0.00ns)   --->   "%power_buf_10_addr_3 = getelementptr i32 %power_buf_10, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 896 'getelementptr' 'power_buf_10_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 897 [2/2] (1.19ns)   --->   "%power_buf_10_load_3 = load i8 %power_buf_10_addr_3" [3dHLS.cpp:47]   --->   Operation 897 'load' 'power_buf_10_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 898 [1/1] (0.00ns)   --->   "%top_buf_11_addr_3 = getelementptr i32 %top_buf_11, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 898 'getelementptr' 'top_buf_11_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 899 [2/2] (1.19ns)   --->   "%top_buf_11_load_3 = load i8 %top_buf_11_addr_3" [3dHLS.cpp:47]   --->   Operation 899 'load' 'top_buf_11_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 900 [1/1] (0.00ns)   --->   "%bottom_buf_11_addr_3 = getelementptr i32 %bottom_buf_11, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 900 'getelementptr' 'bottom_buf_11_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 901 [2/2] (1.19ns)   --->   "%bottom_buf_11_load_3 = load i8 %bottom_buf_11_addr_3" [3dHLS.cpp:47]   --->   Operation 901 'load' 'bottom_buf_11_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 902 [1/1] (0.00ns)   --->   "%power_buf_11_addr_3 = getelementptr i32 %power_buf_11, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 902 'getelementptr' 'power_buf_11_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 903 [2/2] (1.19ns)   --->   "%power_buf_11_load_3 = load i8 %power_buf_11_addr_3" [3dHLS.cpp:47]   --->   Operation 903 'load' 'power_buf_11_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 904 [1/1] (0.00ns)   --->   "%top_buf_12_addr_3 = getelementptr i32 %top_buf_12, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 904 'getelementptr' 'top_buf_12_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 905 [2/2] (1.19ns)   --->   "%top_buf_12_load_3 = load i8 %top_buf_12_addr_3" [3dHLS.cpp:47]   --->   Operation 905 'load' 'top_buf_12_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 906 [1/1] (0.00ns)   --->   "%bottom_buf_12_addr_3 = getelementptr i32 %bottom_buf_12, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 906 'getelementptr' 'bottom_buf_12_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 907 [2/2] (1.19ns)   --->   "%bottom_buf_12_load_3 = load i8 %bottom_buf_12_addr_3" [3dHLS.cpp:47]   --->   Operation 907 'load' 'bottom_buf_12_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 908 [1/1] (0.00ns)   --->   "%power_buf_12_addr_3 = getelementptr i32 %power_buf_12, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 908 'getelementptr' 'power_buf_12_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 909 [2/2] (1.19ns)   --->   "%power_buf_12_load_3 = load i8 %power_buf_12_addr_3" [3dHLS.cpp:47]   --->   Operation 909 'load' 'power_buf_12_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 910 [1/1] (0.00ns)   --->   "%top_buf_13_addr_3 = getelementptr i32 %top_buf_13, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 910 'getelementptr' 'top_buf_13_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 911 [2/2] (1.19ns)   --->   "%top_buf_13_load_3 = load i8 %top_buf_13_addr_3" [3dHLS.cpp:47]   --->   Operation 911 'load' 'top_buf_13_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 912 [1/1] (0.00ns)   --->   "%bottom_buf_13_addr_3 = getelementptr i32 %bottom_buf_13, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 912 'getelementptr' 'bottom_buf_13_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 913 [2/2] (1.19ns)   --->   "%bottom_buf_13_load_3 = load i8 %bottom_buf_13_addr_3" [3dHLS.cpp:47]   --->   Operation 913 'load' 'bottom_buf_13_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 914 [1/1] (0.00ns)   --->   "%power_buf_13_addr_3 = getelementptr i32 %power_buf_13, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 914 'getelementptr' 'power_buf_13_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 915 [2/2] (1.19ns)   --->   "%power_buf_13_load_3 = load i8 %power_buf_13_addr_3" [3dHLS.cpp:47]   --->   Operation 915 'load' 'power_buf_13_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 916 [1/1] (0.00ns)   --->   "%top_buf_14_addr_3 = getelementptr i32 %top_buf_14, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 916 'getelementptr' 'top_buf_14_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 917 [2/2] (1.19ns)   --->   "%top_buf_14_load_3 = load i8 %top_buf_14_addr_3" [3dHLS.cpp:47]   --->   Operation 917 'load' 'top_buf_14_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 918 [1/1] (0.00ns)   --->   "%bottom_buf_14_addr_3 = getelementptr i32 %bottom_buf_14, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 918 'getelementptr' 'bottom_buf_14_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 919 [2/2] (1.19ns)   --->   "%bottom_buf_14_load_3 = load i8 %bottom_buf_14_addr_3" [3dHLS.cpp:47]   --->   Operation 919 'load' 'bottom_buf_14_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 920 [1/1] (0.00ns)   --->   "%power_buf_14_addr_3 = getelementptr i32 %power_buf_14, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 920 'getelementptr' 'power_buf_14_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 921 [2/2] (1.19ns)   --->   "%power_buf_14_load_3 = load i8 %power_buf_14_addr_3" [3dHLS.cpp:47]   --->   Operation 921 'load' 'power_buf_14_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 922 [1/1] (0.00ns)   --->   "%top_buf_15_addr_3 = getelementptr i32 %top_buf_15, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 922 'getelementptr' 'top_buf_15_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 923 [2/2] (1.19ns)   --->   "%top_buf_15_load_3 = load i8 %top_buf_15_addr_3" [3dHLS.cpp:47]   --->   Operation 923 'load' 'top_buf_15_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 924 [1/1] (0.00ns)   --->   "%bottom_buf_15_addr_3 = getelementptr i32 %bottom_buf_15, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 924 'getelementptr' 'bottom_buf_15_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 925 [2/2] (1.19ns)   --->   "%bottom_buf_15_load_3 = load i8 %bottom_buf_15_addr_3" [3dHLS.cpp:47]   --->   Operation 925 'load' 'bottom_buf_15_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 926 [1/1] (0.00ns)   --->   "%power_buf_15_addr_3 = getelementptr i32 %power_buf_15, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 926 'getelementptr' 'power_buf_15_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 927 [2/2] (1.19ns)   --->   "%power_buf_15_load_3 = load i8 %power_buf_15_addr_3" [3dHLS.cpp:47]   --->   Operation 927 'load' 'power_buf_15_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 928 [4/4] (2.32ns)   --->   "%mul = fmul i32 %center_buf_0_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 928 'fmul' 'mul' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 929 [4/4] (2.32ns)   --->   "%mul2 = fmul i32 %center_buf_0_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 929 'fmul' 'mul2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 930 [4/4] (2.32ns)   --->   "%mul4 = fmul i32 %center_buf_1_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 930 'fmul' 'mul4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 931 [4/4] (2.32ns)   --->   "%mul5 = fmul i32 %center_buf_0_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 931 'fmul' 'mul5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 932 [4/4] (2.32ns)   --->   "%mul6 = fmul i32 %top_buf_0_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 932 'fmul' 'mul6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 933 [4/4] (2.32ns)   --->   "%mul12_1 = fmul i32 %center_buf_1_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 933 'fmul' 'mul12_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 934 [4/4] (2.32ns)   --->   "%mul15_1 = fmul i32 %center_buf_1_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 934 'fmul' 'mul15_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 935 [4/4] (2.32ns)   --->   "%mul23_1 = fmul i32 %center_buf_2_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 935 'fmul' 'mul23_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 936 [4/4] (2.32ns)   --->   "%mul31_1 = fmul i32 %top_buf_1_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 936 'fmul' 'mul31_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 937 [4/4] (2.32ns)   --->   "%mul12_2 = fmul i32 %center_buf_2_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 937 'fmul' 'mul12_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 938 [4/4] (2.32ns)   --->   "%mul15_2 = fmul i32 %center_buf_2_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 938 'fmul' 'mul15_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 939 [4/4] (2.32ns)   --->   "%mul23_2 = fmul i32 %center_buf_3_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 939 'fmul' 'mul23_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 940 [4/4] (2.32ns)   --->   "%mul27_2 = fmul i32 %center_buf_1_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 940 'fmul' 'mul27_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 941 [4/4] (2.32ns)   --->   "%mul31_2 = fmul i32 %top_buf_2_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 941 'fmul' 'mul31_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 942 [4/4] (2.32ns)   --->   "%mul12_3 = fmul i32 %center_buf_3_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 942 'fmul' 'mul12_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 943 [4/4] (2.32ns)   --->   "%mul15_3 = fmul i32 %center_buf_3_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 943 'fmul' 'mul15_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 944 [4/4] (2.32ns)   --->   "%mul23_3 = fmul i32 %center_buf_4_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 944 'fmul' 'mul23_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 945 [4/4] (2.32ns)   --->   "%mul27_3 = fmul i32 %center_buf_2_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 945 'fmul' 'mul27_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 946 [4/4] (2.32ns)   --->   "%mul31_3 = fmul i32 %top_buf_3_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 946 'fmul' 'mul31_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 947 [4/4] (2.32ns)   --->   "%mul12_4 = fmul i32 %center_buf_4_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 947 'fmul' 'mul12_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 948 [4/4] (2.32ns)   --->   "%mul15_4 = fmul i32 %center_buf_4_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 948 'fmul' 'mul15_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 949 [4/4] (2.32ns)   --->   "%mul23_4 = fmul i32 %center_buf_5_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 949 'fmul' 'mul23_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 950 [4/4] (2.32ns)   --->   "%mul27_4 = fmul i32 %center_buf_3_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 950 'fmul' 'mul27_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 951 [4/4] (2.32ns)   --->   "%mul31_4 = fmul i32 %top_buf_4_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 951 'fmul' 'mul31_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 952 [4/4] (2.32ns)   --->   "%mul12_5 = fmul i32 %center_buf_5_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 952 'fmul' 'mul12_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 953 [4/4] (2.32ns)   --->   "%mul15_5 = fmul i32 %center_buf_5_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 953 'fmul' 'mul15_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 954 [4/4] (2.32ns)   --->   "%mul23_5 = fmul i32 %center_buf_6_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 954 'fmul' 'mul23_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 955 [4/4] (2.32ns)   --->   "%mul27_5 = fmul i32 %center_buf_4_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 955 'fmul' 'mul27_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 956 [4/4] (2.32ns)   --->   "%mul31_5 = fmul i32 %top_buf_5_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 956 'fmul' 'mul31_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 957 [4/4] (2.32ns)   --->   "%mul12_6 = fmul i32 %center_buf_6_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 957 'fmul' 'mul12_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 958 [4/4] (2.32ns)   --->   "%mul15_6 = fmul i32 %center_buf_6_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 958 'fmul' 'mul15_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 959 [4/4] (2.32ns)   --->   "%mul23_6 = fmul i32 %center_buf_7_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 959 'fmul' 'mul23_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 960 [4/4] (2.32ns)   --->   "%mul27_6 = fmul i32 %center_buf_5_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 960 'fmul' 'mul27_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 961 [4/4] (2.32ns)   --->   "%mul31_6 = fmul i32 %top_buf_6_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 961 'fmul' 'mul31_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 962 [4/4] (2.32ns)   --->   "%mul12_7 = fmul i32 %center_buf_7_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 962 'fmul' 'mul12_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 963 [4/4] (2.32ns)   --->   "%mul15_7 = fmul i32 %center_buf_7_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 963 'fmul' 'mul15_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 964 [4/4] (2.32ns)   --->   "%mul23_7 = fmul i32 %center_buf_8_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 964 'fmul' 'mul23_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 965 [4/4] (2.32ns)   --->   "%mul27_7 = fmul i32 %center_buf_6_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 965 'fmul' 'mul27_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 966 [4/4] (2.32ns)   --->   "%mul31_7 = fmul i32 %top_buf_7_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 966 'fmul' 'mul31_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 967 [4/4] (2.32ns)   --->   "%mul12_8 = fmul i32 %center_buf_8_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 967 'fmul' 'mul12_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 968 [4/4] (2.32ns)   --->   "%mul15_8 = fmul i32 %center_buf_8_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 968 'fmul' 'mul15_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 969 [4/4] (2.32ns)   --->   "%mul23_8 = fmul i32 %center_buf_9_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 969 'fmul' 'mul23_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 970 [4/4] (2.32ns)   --->   "%mul27_8 = fmul i32 %center_buf_7_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 970 'fmul' 'mul27_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 971 [4/4] (2.32ns)   --->   "%mul31_8 = fmul i32 %top_buf_8_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 971 'fmul' 'mul31_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 972 [4/4] (2.32ns)   --->   "%mul12_9 = fmul i32 %center_buf_9_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 972 'fmul' 'mul12_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 973 [4/4] (2.32ns)   --->   "%mul15_9 = fmul i32 %center_buf_9_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 973 'fmul' 'mul15_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 974 [4/4] (2.32ns)   --->   "%mul23_9 = fmul i32 %center_buf_10_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 974 'fmul' 'mul23_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 975 [4/4] (2.32ns)   --->   "%mul27_9 = fmul i32 %center_buf_8_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 975 'fmul' 'mul27_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 976 [4/4] (2.32ns)   --->   "%mul31_9 = fmul i32 %top_buf_9_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 976 'fmul' 'mul31_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 977 [4/4] (2.32ns)   --->   "%mul12_s = fmul i32 %center_buf_10_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 977 'fmul' 'mul12_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 978 [4/4] (2.32ns)   --->   "%mul15_s = fmul i32 %center_buf_10_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 978 'fmul' 'mul15_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 979 [4/4] (2.32ns)   --->   "%mul23_s = fmul i32 %center_buf_11_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 979 'fmul' 'mul23_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 980 [4/4] (2.32ns)   --->   "%mul27_s = fmul i32 %center_buf_9_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 980 'fmul' 'mul27_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 981 [4/4] (2.32ns)   --->   "%mul31_s = fmul i32 %top_buf_10_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 981 'fmul' 'mul31_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 982 [4/4] (2.32ns)   --->   "%mul12_10 = fmul i32 %center_buf_11_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 982 'fmul' 'mul12_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 983 [4/4] (2.32ns)   --->   "%mul15_10 = fmul i32 %center_buf_11_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 983 'fmul' 'mul15_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 984 [4/4] (2.32ns)   --->   "%mul23_10 = fmul i32 %center_buf_12_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 984 'fmul' 'mul23_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 985 [4/4] (2.32ns)   --->   "%mul27_1 = fmul i32 %center_buf_10_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 985 'fmul' 'mul27_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 986 [4/4] (2.32ns)   --->   "%mul31_10 = fmul i32 %top_buf_11_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 986 'fmul' 'mul31_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 987 [4/4] (2.32ns)   --->   "%mul12_11 = fmul i32 %center_buf_12_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 987 'fmul' 'mul12_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 988 [4/4] (2.32ns)   --->   "%mul15_11 = fmul i32 %center_buf_12_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 988 'fmul' 'mul15_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 989 [4/4] (2.32ns)   --->   "%mul23_11 = fmul i32 %center_buf_13_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 989 'fmul' 'mul23_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 990 [4/4] (2.32ns)   --->   "%mul27_10 = fmul i32 %center_buf_11_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 990 'fmul' 'mul27_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 991 [4/4] (2.32ns)   --->   "%mul31_11 = fmul i32 %top_buf_12_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 991 'fmul' 'mul31_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 992 [4/4] (2.32ns)   --->   "%mul12_12 = fmul i32 %center_buf_13_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 992 'fmul' 'mul12_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 993 [4/4] (2.32ns)   --->   "%mul15_12 = fmul i32 %center_buf_13_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 993 'fmul' 'mul15_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 994 [4/4] (2.32ns)   --->   "%mul23_12 = fmul i32 %center_buf_14_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 994 'fmul' 'mul23_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 995 [4/4] (2.32ns)   --->   "%mul27_11 = fmul i32 %center_buf_12_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 995 'fmul' 'mul27_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 996 [4/4] (2.32ns)   --->   "%mul31_12 = fmul i32 %top_buf_13_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 996 'fmul' 'mul31_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 997 [4/4] (2.32ns)   --->   "%mul12_13 = fmul i32 %center_buf_14_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 997 'fmul' 'mul12_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 998 [4/4] (2.32ns)   --->   "%mul15_13 = fmul i32 %center_buf_14_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 998 'fmul' 'mul15_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 999 [4/4] (2.32ns)   --->   "%mul23_13 = fmul i32 %center_buf_15_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 999 'fmul' 'mul23_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1000 [4/4] (2.32ns)   --->   "%mul27_12 = fmul i32 %center_buf_13_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1000 'fmul' 'mul27_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1001 [4/4] (2.32ns)   --->   "%mul31_13 = fmul i32 %top_buf_14_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1001 'fmul' 'mul31_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1002 [4/4] (2.32ns)   --->   "%mul12_14 = fmul i32 %center_buf_15_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1002 'fmul' 'mul12_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1003 [4/4] (2.32ns)   --->   "%mul15_14 = fmul i32 %center_buf_15_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1003 'fmul' 'mul15_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1004 [1/2] (1.19ns)   --->   "%center_buf_0_load_1 = load i8 %center_buf_0_addr_1" [3dHLS.cpp:47]   --->   Operation 1004 'load' 'center_buf_0_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1005 [4/4] (2.32ns)   --->   "%mul27_13 = fmul i32 %center_buf_14_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1005 'fmul' 'mul27_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1006 [4/4] (2.32ns)   --->   "%mul31_14 = fmul i32 %top_buf_15_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1006 'fmul' 'mul31_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1007 [1/2] (1.19ns)   --->   "%center_buf_0_load_6 = load i8 %center_buf_0_addr_6" [3dHLS.cpp:47]   --->   Operation 1007 'load' 'center_buf_0_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1008 [1/2] (1.19ns)   --->   "%center_buf_1_load_1 = load i8 %center_buf_1_addr_1" [3dHLS.cpp:47]   --->   Operation 1008 'load' 'center_buf_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1009 [4/4] (2.32ns)   --->   "%mul27_14 = fmul i32 %center_buf_15_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1009 'fmul' 'mul27_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1010 [4/4] (2.32ns)   --->   "%mul31_15 = fmul i32 %top_buf_0_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1010 'fmul' 'mul31_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1011 [1/2] (1.19ns)   --->   "%center_buf_1_load_6 = load i8 %center_buf_1_addr_6" [3dHLS.cpp:47]   --->   Operation 1011 'load' 'center_buf_1_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1012 [1/2] (1.19ns)   --->   "%center_buf_2_load_1 = load i8 %center_buf_2_addr_1" [3dHLS.cpp:47]   --->   Operation 1012 'load' 'center_buf_2_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1013 [4/4] (2.32ns)   --->   "%mul31_16 = fmul i32 %top_buf_1_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1013 'fmul' 'mul31_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1014 [1/2] (1.19ns)   --->   "%center_buf_2_load_6 = load i8 %center_buf_2_addr_6" [3dHLS.cpp:47]   --->   Operation 1014 'load' 'center_buf_2_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1015 [1/2] (1.19ns)   --->   "%center_buf_3_load_1 = load i8 %center_buf_3_addr_1" [3dHLS.cpp:47]   --->   Operation 1015 'load' 'center_buf_3_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1016 [4/4] (2.32ns)   --->   "%mul31_17 = fmul i32 %top_buf_2_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1016 'fmul' 'mul31_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1017 [1/2] (1.19ns)   --->   "%center_buf_3_load_6 = load i8 %center_buf_3_addr_6" [3dHLS.cpp:47]   --->   Operation 1017 'load' 'center_buf_3_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1018 [1/2] (1.19ns)   --->   "%center_buf_4_load_1 = load i8 %center_buf_4_addr_1" [3dHLS.cpp:47]   --->   Operation 1018 'load' 'center_buf_4_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1019 [4/4] (2.32ns)   --->   "%mul31_18 = fmul i32 %top_buf_3_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1019 'fmul' 'mul31_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1020 [1/2] (1.19ns)   --->   "%center_buf_4_load_6 = load i8 %center_buf_4_addr_6" [3dHLS.cpp:47]   --->   Operation 1020 'load' 'center_buf_4_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1021 [1/2] (1.19ns)   --->   "%center_buf_5_load_1 = load i8 %center_buf_5_addr_1" [3dHLS.cpp:47]   --->   Operation 1021 'load' 'center_buf_5_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1022 [4/4] (2.32ns)   --->   "%mul31_19 = fmul i32 %top_buf_4_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1022 'fmul' 'mul31_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1023 [1/2] (1.19ns)   --->   "%center_buf_5_load_6 = load i8 %center_buf_5_addr_6" [3dHLS.cpp:47]   --->   Operation 1023 'load' 'center_buf_5_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1024 [1/2] (1.19ns)   --->   "%center_buf_6_load_1 = load i8 %center_buf_6_addr_1" [3dHLS.cpp:47]   --->   Operation 1024 'load' 'center_buf_6_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1025 [4/4] (2.32ns)   --->   "%mul31_20 = fmul i32 %top_buf_5_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1025 'fmul' 'mul31_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1026 [1/2] (1.19ns)   --->   "%center_buf_6_load_6 = load i8 %center_buf_6_addr_6" [3dHLS.cpp:47]   --->   Operation 1026 'load' 'center_buf_6_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1027 [1/2] (1.19ns)   --->   "%center_buf_7_load_1 = load i8 %center_buf_7_addr_1" [3dHLS.cpp:47]   --->   Operation 1027 'load' 'center_buf_7_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1028 [1/2] (1.19ns)   --->   "%center_buf_7_load_6 = load i8 %center_buf_7_addr_6" [3dHLS.cpp:47]   --->   Operation 1028 'load' 'center_buf_7_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1029 [1/2] (1.19ns)   --->   "%center_buf_8_load_1 = load i8 %center_buf_8_addr_1" [3dHLS.cpp:47]   --->   Operation 1029 'load' 'center_buf_8_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1030 [1/2] (1.19ns)   --->   "%center_buf_8_load_6 = load i8 %center_buf_8_addr_6" [3dHLS.cpp:47]   --->   Operation 1030 'load' 'center_buf_8_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1031 [1/2] (1.19ns)   --->   "%center_buf_9_load_1 = load i8 %center_buf_9_addr_1" [3dHLS.cpp:47]   --->   Operation 1031 'load' 'center_buf_9_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1032 [1/2] (1.19ns)   --->   "%center_buf_9_load_6 = load i8 %center_buf_9_addr_6" [3dHLS.cpp:47]   --->   Operation 1032 'load' 'center_buf_9_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1033 [1/2] (1.19ns)   --->   "%center_buf_10_load_1 = load i8 %center_buf_10_addr_1" [3dHLS.cpp:47]   --->   Operation 1033 'load' 'center_buf_10_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1034 [1/2] (1.19ns)   --->   "%center_buf_10_load_6 = load i8 %center_buf_10_addr_6" [3dHLS.cpp:47]   --->   Operation 1034 'load' 'center_buf_10_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1035 [1/2] (1.19ns)   --->   "%center_buf_11_load_1 = load i8 %center_buf_11_addr_1" [3dHLS.cpp:47]   --->   Operation 1035 'load' 'center_buf_11_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1036 [1/2] (1.19ns)   --->   "%center_buf_11_load_6 = load i8 %center_buf_11_addr_6" [3dHLS.cpp:47]   --->   Operation 1036 'load' 'center_buf_11_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1037 [1/2] (1.19ns)   --->   "%center_buf_12_load_1 = load i8 %center_buf_12_addr_1" [3dHLS.cpp:47]   --->   Operation 1037 'load' 'center_buf_12_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1038 [1/2] (1.19ns)   --->   "%center_buf_12_load_6 = load i8 %center_buf_12_addr_6" [3dHLS.cpp:47]   --->   Operation 1038 'load' 'center_buf_12_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1039 [1/2] (1.19ns)   --->   "%center_buf_13_load_1 = load i8 %center_buf_13_addr_1" [3dHLS.cpp:47]   --->   Operation 1039 'load' 'center_buf_13_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1040 [1/2] (1.19ns)   --->   "%center_buf_13_load_6 = load i8 %center_buf_13_addr_6" [3dHLS.cpp:47]   --->   Operation 1040 'load' 'center_buf_13_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1041 [1/2] (1.19ns)   --->   "%center_buf_14_load_1 = load i8 %center_buf_14_addr_1" [3dHLS.cpp:47]   --->   Operation 1041 'load' 'center_buf_14_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1042 [1/2] (1.19ns)   --->   "%center_buf_14_load_6 = load i8 %center_buf_14_addr_6" [3dHLS.cpp:47]   --->   Operation 1042 'load' 'center_buf_14_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1043 [1/2] (1.19ns)   --->   "%center_buf_15_load_1 = load i8 %center_buf_15_addr_1" [3dHLS.cpp:47]   --->   Operation 1043 'load' 'center_buf_15_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1044 [1/2] (1.19ns)   --->   "%center_buf_15_load_6 = load i8 %center_buf_15_addr_6" [3dHLS.cpp:47]   --->   Operation 1044 'load' 'center_buf_15_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1045 [1/1] (0.00ns)   --->   "%center_buf_0_addr_2 = getelementptr i32 %center_buf_0, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1045 'getelementptr' 'center_buf_0_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1046 [2/2] (1.19ns)   --->   "%center_buf_0_load_2 = load i8 %center_buf_0_addr_2" [3dHLS.cpp:47]   --->   Operation 1046 'load' 'center_buf_0_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1047 [1/1] (0.74ns)   --->   "%add_ln42_32 = add i12 %c, i12 4064" [3dHLS.cpp:42]   --->   Operation 1047 'add' 'add_ln42_32' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1048 [1/1] (0.00ns)   --->   "%or_ln42_16 = or i12 %c, i12 32" [3dHLS.cpp:42]   --->   Operation 1048 'or' 'or_ln42_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1049 [1/1] (0.74ns)   --->   "%add_ln43_32 = add i12 %c, i12 96" [3dHLS.cpp:43]   --->   Operation 1049 'add' 'add_ln43_32' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_16, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1050 'partselect' 'tmp_80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_32, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1051 'partselect' 'tmp_81' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1052 [1/1] (0.30ns)   --->   "%select_ln42_32 = select i1 %cmp6, i8 %tmp_80, i8 %tmp_81" [3dHLS.cpp:42]   --->   Operation 1052 'select' 'select_ln42_32' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln47_64 = zext i8 %select_ln42_32" [3dHLS.cpp:47]   --->   Operation 1053 'zext' 'zext_ln47_64' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1054 [1/1] (0.00ns)   --->   "%center_buf_0_addr_8 = getelementptr i32 %center_buf_0, i64 0, i64 %zext_ln47_64" [3dHLS.cpp:47]   --->   Operation 1054 'getelementptr' 'center_buf_0_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1055 [2/2] (1.19ns)   --->   "%center_buf_0_load_8 = load i8 %center_buf_0_addr_8" [3dHLS.cpp:47]   --->   Operation 1055 'load' 'center_buf_0_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_32, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1056 'partselect' 'tmp_82' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_15 : Operation 1057 [1/1] (0.30ns)   --->   "%select_ln43_32 = select i1 %cmp9, i8 %tmp_80, i8 %tmp_82" [3dHLS.cpp:43]   --->   Operation 1057 'select' 'select_ln43_32' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1058 [1/1] (0.00ns)   --->   "%center_buf_1_addr_2 = getelementptr i32 %center_buf_1, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1058 'getelementptr' 'center_buf_1_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1059 [2/2] (1.19ns)   --->   "%center_buf_1_load_2 = load i8 %center_buf_1_addr_2" [3dHLS.cpp:47]   --->   Operation 1059 'load' 'center_buf_1_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1060 [1/2] (1.19ns)   --->   "%top_buf_0_load_2 = load i8 %top_buf_0_addr_2" [3dHLS.cpp:47]   --->   Operation 1060 'load' 'top_buf_0_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1061 [1/2] (1.19ns)   --->   "%bottom_buf_0_load_2 = load i8 %bottom_buf_0_addr_2" [3dHLS.cpp:47]   --->   Operation 1061 'load' 'bottom_buf_0_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1062 [1/2] (1.19ns)   --->   "%power_buf_0_load_2 = load i8 %power_buf_0_addr_2" [3dHLS.cpp:47]   --->   Operation 1062 'load' 'power_buf_0_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1063 [1/1] (0.74ns)   --->   "%add_ln42_33 = add i12 %c, i12 4065" [3dHLS.cpp:42]   --->   Operation 1063 'add' 'add_ln42_33' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1064 [1/1] (0.00ns)   --->   "%or_ln42_17 = or i12 %c, i12 33" [3dHLS.cpp:42]   --->   Operation 1064 'or' 'or_ln42_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_17, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1065 'partselect' 'tmp_83' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_33, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1066 'partselect' 'tmp_84' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1067 [1/1] (0.30ns)   --->   "%select_ln42_33 = select i1 %cmp6, i8 %tmp_83, i8 %tmp_84" [3dHLS.cpp:42]   --->   Operation 1067 'select' 'select_ln42_33' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln47_66 = zext i8 %select_ln42_33" [3dHLS.cpp:47]   --->   Operation 1068 'zext' 'zext_ln47_66' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1069 [1/1] (0.00ns)   --->   "%center_buf_1_addr_8 = getelementptr i32 %center_buf_1, i64 0, i64 %zext_ln47_66" [3dHLS.cpp:47]   --->   Operation 1069 'getelementptr' 'center_buf_1_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1070 [2/2] (1.19ns)   --->   "%center_buf_1_load_8 = load i8 %center_buf_1_addr_8" [3dHLS.cpp:47]   --->   Operation 1070 'load' 'center_buf_1_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1071 [1/1] (0.00ns)   --->   "%center_buf_2_addr_2 = getelementptr i32 %center_buf_2, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1071 'getelementptr' 'center_buf_2_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1072 [2/2] (1.19ns)   --->   "%center_buf_2_load_2 = load i8 %center_buf_2_addr_2" [3dHLS.cpp:47]   --->   Operation 1072 'load' 'center_buf_2_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1073 [1/2] (1.19ns)   --->   "%top_buf_1_load_2 = load i8 %top_buf_1_addr_2" [3dHLS.cpp:47]   --->   Operation 1073 'load' 'top_buf_1_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1074 [1/2] (1.19ns)   --->   "%bottom_buf_1_load_2 = load i8 %bottom_buf_1_addr_2" [3dHLS.cpp:47]   --->   Operation 1074 'load' 'bottom_buf_1_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1075 [1/2] (1.19ns)   --->   "%power_buf_1_load_2 = load i8 %power_buf_1_addr_2" [3dHLS.cpp:47]   --->   Operation 1075 'load' 'power_buf_1_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1076 [1/1] (0.74ns)   --->   "%add_ln42_34 = add i12 %c, i12 4066" [3dHLS.cpp:42]   --->   Operation 1076 'add' 'add_ln42_34' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1077 [1/1] (0.00ns)   --->   "%or_ln42_18 = or i12 %c, i12 34" [3dHLS.cpp:42]   --->   Operation 1077 'or' 'or_ln42_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1078 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_18, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1078 'partselect' 'tmp_86' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_34, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1079 'partselect' 'tmp_87' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1080 [1/1] (0.30ns)   --->   "%select_ln42_34 = select i1 %cmp6, i8 %tmp_86, i8 %tmp_87" [3dHLS.cpp:42]   --->   Operation 1080 'select' 'select_ln42_34' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln47_68 = zext i8 %select_ln42_34" [3dHLS.cpp:47]   --->   Operation 1081 'zext' 'zext_ln47_68' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1082 [1/1] (0.00ns)   --->   "%center_buf_2_addr_8 = getelementptr i32 %center_buf_2, i64 0, i64 %zext_ln47_68" [3dHLS.cpp:47]   --->   Operation 1082 'getelementptr' 'center_buf_2_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1083 [2/2] (1.19ns)   --->   "%center_buf_2_load_8 = load i8 %center_buf_2_addr_8" [3dHLS.cpp:47]   --->   Operation 1083 'load' 'center_buf_2_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1084 [1/1] (0.00ns)   --->   "%center_buf_3_addr_2 = getelementptr i32 %center_buf_3, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1084 'getelementptr' 'center_buf_3_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1085 [2/2] (1.19ns)   --->   "%center_buf_3_load_2 = load i8 %center_buf_3_addr_2" [3dHLS.cpp:47]   --->   Operation 1085 'load' 'center_buf_3_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1086 [1/2] (1.19ns)   --->   "%top_buf_2_load_2 = load i8 %top_buf_2_addr_2" [3dHLS.cpp:47]   --->   Operation 1086 'load' 'top_buf_2_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1087 [1/2] (1.19ns)   --->   "%bottom_buf_2_load_2 = load i8 %bottom_buf_2_addr_2" [3dHLS.cpp:47]   --->   Operation 1087 'load' 'bottom_buf_2_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1088 [1/2] (1.19ns)   --->   "%power_buf_2_load_2 = load i8 %power_buf_2_addr_2" [3dHLS.cpp:47]   --->   Operation 1088 'load' 'power_buf_2_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1089 [1/1] (0.74ns)   --->   "%add_ln42_35 = add i12 %c, i12 4067" [3dHLS.cpp:42]   --->   Operation 1089 'add' 'add_ln42_35' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1090 [1/1] (0.00ns)   --->   "%or_ln42_19 = or i12 %c, i12 35" [3dHLS.cpp:42]   --->   Operation 1090 'or' 'or_ln42_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_19, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1091 'partselect' 'tmp_89' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_35, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1092 'partselect' 'tmp_90' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1093 [1/1] (0.30ns)   --->   "%select_ln42_35 = select i1 %cmp6, i8 %tmp_89, i8 %tmp_90" [3dHLS.cpp:42]   --->   Operation 1093 'select' 'select_ln42_35' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1094 [1/1] (0.00ns)   --->   "%zext_ln47_70 = zext i8 %select_ln42_35" [3dHLS.cpp:47]   --->   Operation 1094 'zext' 'zext_ln47_70' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1095 [1/1] (0.00ns)   --->   "%center_buf_3_addr_8 = getelementptr i32 %center_buf_3, i64 0, i64 %zext_ln47_70" [3dHLS.cpp:47]   --->   Operation 1095 'getelementptr' 'center_buf_3_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1096 [2/2] (1.19ns)   --->   "%center_buf_3_load_8 = load i8 %center_buf_3_addr_8" [3dHLS.cpp:47]   --->   Operation 1096 'load' 'center_buf_3_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1097 [1/1] (0.00ns)   --->   "%center_buf_4_addr_2 = getelementptr i32 %center_buf_4, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1097 'getelementptr' 'center_buf_4_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1098 [2/2] (1.19ns)   --->   "%center_buf_4_load_2 = load i8 %center_buf_4_addr_2" [3dHLS.cpp:47]   --->   Operation 1098 'load' 'center_buf_4_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1099 [1/2] (1.19ns)   --->   "%top_buf_3_load_2 = load i8 %top_buf_3_addr_2" [3dHLS.cpp:47]   --->   Operation 1099 'load' 'top_buf_3_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1100 [1/2] (1.19ns)   --->   "%bottom_buf_3_load_2 = load i8 %bottom_buf_3_addr_2" [3dHLS.cpp:47]   --->   Operation 1100 'load' 'bottom_buf_3_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1101 [1/2] (1.19ns)   --->   "%power_buf_3_load_2 = load i8 %power_buf_3_addr_2" [3dHLS.cpp:47]   --->   Operation 1101 'load' 'power_buf_3_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1102 [1/1] (0.74ns)   --->   "%add_ln42_36 = add i12 %c, i12 4068" [3dHLS.cpp:42]   --->   Operation 1102 'add' 'add_ln42_36' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1103 [1/1] (0.00ns)   --->   "%or_ln42_20 = or i12 %c, i12 36" [3dHLS.cpp:42]   --->   Operation 1103 'or' 'or_ln42_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1104 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_20, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1104 'partselect' 'tmp_92' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_36, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1105 'partselect' 'tmp_93' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1106 [1/1] (0.30ns)   --->   "%select_ln42_36 = select i1 %cmp6, i8 %tmp_92, i8 %tmp_93" [3dHLS.cpp:42]   --->   Operation 1106 'select' 'select_ln42_36' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln47_72 = zext i8 %select_ln42_36" [3dHLS.cpp:47]   --->   Operation 1107 'zext' 'zext_ln47_72' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1108 [1/1] (0.00ns)   --->   "%center_buf_4_addr_8 = getelementptr i32 %center_buf_4, i64 0, i64 %zext_ln47_72" [3dHLS.cpp:47]   --->   Operation 1108 'getelementptr' 'center_buf_4_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1109 [2/2] (1.19ns)   --->   "%center_buf_4_load_8 = load i8 %center_buf_4_addr_8" [3dHLS.cpp:47]   --->   Operation 1109 'load' 'center_buf_4_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1110 [1/1] (0.00ns)   --->   "%center_buf_5_addr_2 = getelementptr i32 %center_buf_5, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1110 'getelementptr' 'center_buf_5_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1111 [2/2] (1.19ns)   --->   "%center_buf_5_load_2 = load i8 %center_buf_5_addr_2" [3dHLS.cpp:47]   --->   Operation 1111 'load' 'center_buf_5_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1112 [1/2] (1.19ns)   --->   "%top_buf_4_load_2 = load i8 %top_buf_4_addr_2" [3dHLS.cpp:47]   --->   Operation 1112 'load' 'top_buf_4_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1113 [1/2] (1.19ns)   --->   "%bottom_buf_4_load_2 = load i8 %bottom_buf_4_addr_2" [3dHLS.cpp:47]   --->   Operation 1113 'load' 'bottom_buf_4_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1114 [1/2] (1.19ns)   --->   "%power_buf_4_load_2 = load i8 %power_buf_4_addr_2" [3dHLS.cpp:47]   --->   Operation 1114 'load' 'power_buf_4_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1115 [1/1] (0.74ns)   --->   "%add_ln42_37 = add i12 %c, i12 4069" [3dHLS.cpp:42]   --->   Operation 1115 'add' 'add_ln42_37' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1116 [1/1] (0.00ns)   --->   "%or_ln42_21 = or i12 %c, i12 37" [3dHLS.cpp:42]   --->   Operation 1116 'or' 'or_ln42_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_21, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1117 'partselect' 'tmp_95' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_37, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1118 'partselect' 'tmp_96' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1119 [1/1] (0.30ns)   --->   "%select_ln42_37 = select i1 %cmp6, i8 %tmp_95, i8 %tmp_96" [3dHLS.cpp:42]   --->   Operation 1119 'select' 'select_ln42_37' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln47_74 = zext i8 %select_ln42_37" [3dHLS.cpp:47]   --->   Operation 1120 'zext' 'zext_ln47_74' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1121 [1/1] (0.00ns)   --->   "%center_buf_5_addr_8 = getelementptr i32 %center_buf_5, i64 0, i64 %zext_ln47_74" [3dHLS.cpp:47]   --->   Operation 1121 'getelementptr' 'center_buf_5_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1122 [2/2] (1.19ns)   --->   "%center_buf_5_load_8 = load i8 %center_buf_5_addr_8" [3dHLS.cpp:47]   --->   Operation 1122 'load' 'center_buf_5_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1123 [1/1] (0.00ns)   --->   "%center_buf_6_addr_2 = getelementptr i32 %center_buf_6, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1123 'getelementptr' 'center_buf_6_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1124 [2/2] (1.19ns)   --->   "%center_buf_6_load_2 = load i8 %center_buf_6_addr_2" [3dHLS.cpp:47]   --->   Operation 1124 'load' 'center_buf_6_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1125 [1/2] (1.19ns)   --->   "%top_buf_5_load_2 = load i8 %top_buf_5_addr_2" [3dHLS.cpp:47]   --->   Operation 1125 'load' 'top_buf_5_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1126 [1/2] (1.19ns)   --->   "%bottom_buf_5_load_2 = load i8 %bottom_buf_5_addr_2" [3dHLS.cpp:47]   --->   Operation 1126 'load' 'bottom_buf_5_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1127 [1/2] (1.19ns)   --->   "%power_buf_5_load_2 = load i8 %power_buf_5_addr_2" [3dHLS.cpp:47]   --->   Operation 1127 'load' 'power_buf_5_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1128 [1/1] (0.74ns)   --->   "%add_ln42_38 = add i12 %c, i12 4070" [3dHLS.cpp:42]   --->   Operation 1128 'add' 'add_ln42_38' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1129 [1/1] (0.00ns)   --->   "%or_ln42_22 = or i12 %c, i12 38" [3dHLS.cpp:42]   --->   Operation 1129 'or' 'or_ln42_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_22, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1130 'partselect' 'tmp_98' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_38, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1131 'partselect' 'tmp_99' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1132 [1/1] (0.30ns)   --->   "%select_ln42_38 = select i1 %cmp6, i8 %tmp_98, i8 %tmp_99" [3dHLS.cpp:42]   --->   Operation 1132 'select' 'select_ln42_38' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln47_76 = zext i8 %select_ln42_38" [3dHLS.cpp:47]   --->   Operation 1133 'zext' 'zext_ln47_76' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1134 [1/1] (0.00ns)   --->   "%center_buf_6_addr_8 = getelementptr i32 %center_buf_6, i64 0, i64 %zext_ln47_76" [3dHLS.cpp:47]   --->   Operation 1134 'getelementptr' 'center_buf_6_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1135 [2/2] (1.19ns)   --->   "%center_buf_6_load_8 = load i8 %center_buf_6_addr_8" [3dHLS.cpp:47]   --->   Operation 1135 'load' 'center_buf_6_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1136 [1/1] (0.00ns)   --->   "%center_buf_7_addr_2 = getelementptr i32 %center_buf_7, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1136 'getelementptr' 'center_buf_7_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1137 [2/2] (1.19ns)   --->   "%center_buf_7_load_2 = load i8 %center_buf_7_addr_2" [3dHLS.cpp:47]   --->   Operation 1137 'load' 'center_buf_7_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1138 [1/2] (1.19ns)   --->   "%top_buf_6_load_2 = load i8 %top_buf_6_addr_2" [3dHLS.cpp:47]   --->   Operation 1138 'load' 'top_buf_6_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1139 [1/2] (1.19ns)   --->   "%bottom_buf_6_load_2 = load i8 %bottom_buf_6_addr_2" [3dHLS.cpp:47]   --->   Operation 1139 'load' 'bottom_buf_6_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1140 [1/2] (1.19ns)   --->   "%power_buf_6_load_2 = load i8 %power_buf_6_addr_2" [3dHLS.cpp:47]   --->   Operation 1140 'load' 'power_buf_6_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1141 [1/1] (0.74ns)   --->   "%add_ln42_39 = add i12 %c, i12 4071" [3dHLS.cpp:42]   --->   Operation 1141 'add' 'add_ln42_39' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1142 [1/1] (0.00ns)   --->   "%or_ln42_23 = or i12 %c, i12 39" [3dHLS.cpp:42]   --->   Operation 1142 'or' 'or_ln42_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_23, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1143 'partselect' 'tmp_101' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_39, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1144 'partselect' 'tmp_102' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1145 [1/1] (0.30ns)   --->   "%select_ln42_39 = select i1 %cmp6, i8 %tmp_101, i8 %tmp_102" [3dHLS.cpp:42]   --->   Operation 1145 'select' 'select_ln42_39' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1146 [1/1] (0.00ns)   --->   "%zext_ln47_78 = zext i8 %select_ln42_39" [3dHLS.cpp:47]   --->   Operation 1146 'zext' 'zext_ln47_78' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1147 [1/1] (0.00ns)   --->   "%center_buf_7_addr_8 = getelementptr i32 %center_buf_7, i64 0, i64 %zext_ln47_78" [3dHLS.cpp:47]   --->   Operation 1147 'getelementptr' 'center_buf_7_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1148 [2/2] (1.19ns)   --->   "%center_buf_7_load_8 = load i8 %center_buf_7_addr_8" [3dHLS.cpp:47]   --->   Operation 1148 'load' 'center_buf_7_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1149 [1/1] (0.00ns)   --->   "%center_buf_8_addr_2 = getelementptr i32 %center_buf_8, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1149 'getelementptr' 'center_buf_8_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1150 [2/2] (1.19ns)   --->   "%center_buf_8_load_2 = load i8 %center_buf_8_addr_2" [3dHLS.cpp:47]   --->   Operation 1150 'load' 'center_buf_8_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1151 [1/2] (1.19ns)   --->   "%top_buf_7_load_2 = load i8 %top_buf_7_addr_2" [3dHLS.cpp:47]   --->   Operation 1151 'load' 'top_buf_7_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1152 [1/2] (1.19ns)   --->   "%bottom_buf_7_load_2 = load i8 %bottom_buf_7_addr_2" [3dHLS.cpp:47]   --->   Operation 1152 'load' 'bottom_buf_7_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1153 [1/2] (1.19ns)   --->   "%power_buf_7_load_2 = load i8 %power_buf_7_addr_2" [3dHLS.cpp:47]   --->   Operation 1153 'load' 'power_buf_7_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1154 [1/1] (0.74ns)   --->   "%add_ln42_40 = add i12 %c, i12 4072" [3dHLS.cpp:42]   --->   Operation 1154 'add' 'add_ln42_40' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1155 [1/1] (0.00ns)   --->   "%or_ln42_24 = or i12 %c, i12 40" [3dHLS.cpp:42]   --->   Operation 1155 'or' 'or_ln42_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_24, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1156 'partselect' 'tmp_104' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_40, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1157 'partselect' 'tmp_105' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1158 [1/1] (0.30ns)   --->   "%select_ln42_40 = select i1 %cmp6, i8 %tmp_104, i8 %tmp_105" [3dHLS.cpp:42]   --->   Operation 1158 'select' 'select_ln42_40' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln47_80 = zext i8 %select_ln42_40" [3dHLS.cpp:47]   --->   Operation 1159 'zext' 'zext_ln47_80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1160 [1/1] (0.00ns)   --->   "%center_buf_8_addr_8 = getelementptr i32 %center_buf_8, i64 0, i64 %zext_ln47_80" [3dHLS.cpp:47]   --->   Operation 1160 'getelementptr' 'center_buf_8_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1161 [2/2] (1.19ns)   --->   "%center_buf_8_load_8 = load i8 %center_buf_8_addr_8" [3dHLS.cpp:47]   --->   Operation 1161 'load' 'center_buf_8_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1162 [1/1] (0.00ns)   --->   "%center_buf_9_addr_2 = getelementptr i32 %center_buf_9, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1162 'getelementptr' 'center_buf_9_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1163 [2/2] (1.19ns)   --->   "%center_buf_9_load_2 = load i8 %center_buf_9_addr_2" [3dHLS.cpp:47]   --->   Operation 1163 'load' 'center_buf_9_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1164 [1/2] (1.19ns)   --->   "%top_buf_8_load_2 = load i8 %top_buf_8_addr_2" [3dHLS.cpp:47]   --->   Operation 1164 'load' 'top_buf_8_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1165 [1/2] (1.19ns)   --->   "%bottom_buf_8_load_2 = load i8 %bottom_buf_8_addr_2" [3dHLS.cpp:47]   --->   Operation 1165 'load' 'bottom_buf_8_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1166 [1/2] (1.19ns)   --->   "%power_buf_8_load_2 = load i8 %power_buf_8_addr_2" [3dHLS.cpp:47]   --->   Operation 1166 'load' 'power_buf_8_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1167 [1/1] (0.74ns)   --->   "%add_ln42_41 = add i12 %c, i12 4073" [3dHLS.cpp:42]   --->   Operation 1167 'add' 'add_ln42_41' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1168 [1/1] (0.00ns)   --->   "%or_ln42_25 = or i12 %c, i12 41" [3dHLS.cpp:42]   --->   Operation 1168 'or' 'or_ln42_25' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_25, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1169 'partselect' 'tmp_107' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_41, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1170 'partselect' 'tmp_108' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1171 [1/1] (0.30ns)   --->   "%select_ln42_41 = select i1 %cmp6, i8 %tmp_107, i8 %tmp_108" [3dHLS.cpp:42]   --->   Operation 1171 'select' 'select_ln42_41' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln47_82 = zext i8 %select_ln42_41" [3dHLS.cpp:47]   --->   Operation 1172 'zext' 'zext_ln47_82' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1173 [1/1] (0.00ns)   --->   "%center_buf_9_addr_8 = getelementptr i32 %center_buf_9, i64 0, i64 %zext_ln47_82" [3dHLS.cpp:47]   --->   Operation 1173 'getelementptr' 'center_buf_9_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1174 [2/2] (1.19ns)   --->   "%center_buf_9_load_8 = load i8 %center_buf_9_addr_8" [3dHLS.cpp:47]   --->   Operation 1174 'load' 'center_buf_9_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1175 [1/1] (0.00ns)   --->   "%center_buf_10_addr_2 = getelementptr i32 %center_buf_10, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1175 'getelementptr' 'center_buf_10_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1176 [2/2] (1.19ns)   --->   "%center_buf_10_load_2 = load i8 %center_buf_10_addr_2" [3dHLS.cpp:47]   --->   Operation 1176 'load' 'center_buf_10_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1177 [1/2] (1.19ns)   --->   "%top_buf_9_load_2 = load i8 %top_buf_9_addr_2" [3dHLS.cpp:47]   --->   Operation 1177 'load' 'top_buf_9_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1178 [1/2] (1.19ns)   --->   "%bottom_buf_9_load_2 = load i8 %bottom_buf_9_addr_2" [3dHLS.cpp:47]   --->   Operation 1178 'load' 'bottom_buf_9_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1179 [1/2] (1.19ns)   --->   "%power_buf_9_load_2 = load i8 %power_buf_9_addr_2" [3dHLS.cpp:47]   --->   Operation 1179 'load' 'power_buf_9_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1180 [1/1] (0.74ns)   --->   "%add_ln42_42 = add i12 %c, i12 4074" [3dHLS.cpp:42]   --->   Operation 1180 'add' 'add_ln42_42' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1181 [1/1] (0.00ns)   --->   "%or_ln42_26 = or i12 %c, i12 42" [3dHLS.cpp:42]   --->   Operation 1181 'or' 'or_ln42_26' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_26, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1182 'partselect' 'tmp_110' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_42, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1183 'partselect' 'tmp_111' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1184 [1/1] (0.30ns)   --->   "%select_ln42_42 = select i1 %cmp6, i8 %tmp_110, i8 %tmp_111" [3dHLS.cpp:42]   --->   Operation 1184 'select' 'select_ln42_42' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln47_84 = zext i8 %select_ln42_42" [3dHLS.cpp:47]   --->   Operation 1185 'zext' 'zext_ln47_84' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1186 [1/1] (0.00ns)   --->   "%center_buf_10_addr_8 = getelementptr i32 %center_buf_10, i64 0, i64 %zext_ln47_84" [3dHLS.cpp:47]   --->   Operation 1186 'getelementptr' 'center_buf_10_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1187 [2/2] (1.19ns)   --->   "%center_buf_10_load_8 = load i8 %center_buf_10_addr_8" [3dHLS.cpp:47]   --->   Operation 1187 'load' 'center_buf_10_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1188 [1/1] (0.00ns)   --->   "%center_buf_11_addr_2 = getelementptr i32 %center_buf_11, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1188 'getelementptr' 'center_buf_11_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1189 [2/2] (1.19ns)   --->   "%center_buf_11_load_2 = load i8 %center_buf_11_addr_2" [3dHLS.cpp:47]   --->   Operation 1189 'load' 'center_buf_11_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1190 [1/2] (1.19ns)   --->   "%top_buf_10_load_2 = load i8 %top_buf_10_addr_2" [3dHLS.cpp:47]   --->   Operation 1190 'load' 'top_buf_10_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1191 [1/2] (1.19ns)   --->   "%bottom_buf_10_load_2 = load i8 %bottom_buf_10_addr_2" [3dHLS.cpp:47]   --->   Operation 1191 'load' 'bottom_buf_10_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1192 [1/2] (1.19ns)   --->   "%power_buf_10_load_2 = load i8 %power_buf_10_addr_2" [3dHLS.cpp:47]   --->   Operation 1192 'load' 'power_buf_10_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1193 [1/1] (0.74ns)   --->   "%add_ln42_43 = add i12 %c, i12 4075" [3dHLS.cpp:42]   --->   Operation 1193 'add' 'add_ln42_43' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1194 [1/1] (0.00ns)   --->   "%or_ln42_27 = or i12 %c, i12 43" [3dHLS.cpp:42]   --->   Operation 1194 'or' 'or_ln42_27' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_27, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1195 'partselect' 'tmp_113' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1196 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_43, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1196 'partselect' 'tmp_114' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1197 [1/1] (0.30ns)   --->   "%select_ln42_43 = select i1 %cmp6, i8 %tmp_113, i8 %tmp_114" [3dHLS.cpp:42]   --->   Operation 1197 'select' 'select_ln42_43' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln47_86 = zext i8 %select_ln42_43" [3dHLS.cpp:47]   --->   Operation 1198 'zext' 'zext_ln47_86' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1199 [1/1] (0.00ns)   --->   "%center_buf_11_addr_8 = getelementptr i32 %center_buf_11, i64 0, i64 %zext_ln47_86" [3dHLS.cpp:47]   --->   Operation 1199 'getelementptr' 'center_buf_11_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1200 [2/2] (1.19ns)   --->   "%center_buf_11_load_8 = load i8 %center_buf_11_addr_8" [3dHLS.cpp:47]   --->   Operation 1200 'load' 'center_buf_11_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1201 [1/1] (0.00ns)   --->   "%center_buf_12_addr_2 = getelementptr i32 %center_buf_12, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1201 'getelementptr' 'center_buf_12_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1202 [2/2] (1.19ns)   --->   "%center_buf_12_load_2 = load i8 %center_buf_12_addr_2" [3dHLS.cpp:47]   --->   Operation 1202 'load' 'center_buf_12_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1203 [1/2] (1.19ns)   --->   "%top_buf_11_load_2 = load i8 %top_buf_11_addr_2" [3dHLS.cpp:47]   --->   Operation 1203 'load' 'top_buf_11_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1204 [1/2] (1.19ns)   --->   "%bottom_buf_11_load_2 = load i8 %bottom_buf_11_addr_2" [3dHLS.cpp:47]   --->   Operation 1204 'load' 'bottom_buf_11_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1205 [1/2] (1.19ns)   --->   "%power_buf_11_load_2 = load i8 %power_buf_11_addr_2" [3dHLS.cpp:47]   --->   Operation 1205 'load' 'power_buf_11_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1206 [1/1] (0.74ns)   --->   "%add_ln42_44 = add i12 %c, i12 4076" [3dHLS.cpp:42]   --->   Operation 1206 'add' 'add_ln42_44' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1207 [1/1] (0.00ns)   --->   "%or_ln42_28 = or i12 %c, i12 44" [3dHLS.cpp:42]   --->   Operation 1207 'or' 'or_ln42_28' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_28, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1208 'partselect' 'tmp_116' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_44, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1209 'partselect' 'tmp_117' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1210 [1/1] (0.30ns)   --->   "%select_ln42_44 = select i1 %cmp6, i8 %tmp_116, i8 %tmp_117" [3dHLS.cpp:42]   --->   Operation 1210 'select' 'select_ln42_44' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln47_88 = zext i8 %select_ln42_44" [3dHLS.cpp:47]   --->   Operation 1211 'zext' 'zext_ln47_88' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1212 [1/1] (0.00ns)   --->   "%center_buf_12_addr_8 = getelementptr i32 %center_buf_12, i64 0, i64 %zext_ln47_88" [3dHLS.cpp:47]   --->   Operation 1212 'getelementptr' 'center_buf_12_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1213 [2/2] (1.19ns)   --->   "%center_buf_12_load_8 = load i8 %center_buf_12_addr_8" [3dHLS.cpp:47]   --->   Operation 1213 'load' 'center_buf_12_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1214 [1/1] (0.00ns)   --->   "%center_buf_13_addr_2 = getelementptr i32 %center_buf_13, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1214 'getelementptr' 'center_buf_13_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1215 [2/2] (1.19ns)   --->   "%center_buf_13_load_2 = load i8 %center_buf_13_addr_2" [3dHLS.cpp:47]   --->   Operation 1215 'load' 'center_buf_13_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1216 [1/2] (1.19ns)   --->   "%top_buf_12_load_2 = load i8 %top_buf_12_addr_2" [3dHLS.cpp:47]   --->   Operation 1216 'load' 'top_buf_12_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1217 [1/2] (1.19ns)   --->   "%bottom_buf_12_load_2 = load i8 %bottom_buf_12_addr_2" [3dHLS.cpp:47]   --->   Operation 1217 'load' 'bottom_buf_12_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1218 [1/2] (1.19ns)   --->   "%power_buf_12_load_2 = load i8 %power_buf_12_addr_2" [3dHLS.cpp:47]   --->   Operation 1218 'load' 'power_buf_12_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1219 [1/1] (0.74ns)   --->   "%add_ln42_45 = add i12 %c, i12 4077" [3dHLS.cpp:42]   --->   Operation 1219 'add' 'add_ln42_45' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1220 [1/1] (0.00ns)   --->   "%or_ln42_29 = or i12 %c, i12 45" [3dHLS.cpp:42]   --->   Operation 1220 'or' 'or_ln42_29' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_29, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1221 'partselect' 'tmp_119' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_45, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1222 'partselect' 'tmp_120' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1223 [1/1] (0.30ns)   --->   "%select_ln42_45 = select i1 %cmp6, i8 %tmp_119, i8 %tmp_120" [3dHLS.cpp:42]   --->   Operation 1223 'select' 'select_ln42_45' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln47_90 = zext i8 %select_ln42_45" [3dHLS.cpp:47]   --->   Operation 1224 'zext' 'zext_ln47_90' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1225 [1/1] (0.00ns)   --->   "%center_buf_13_addr_8 = getelementptr i32 %center_buf_13, i64 0, i64 %zext_ln47_90" [3dHLS.cpp:47]   --->   Operation 1225 'getelementptr' 'center_buf_13_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1226 [2/2] (1.19ns)   --->   "%center_buf_13_load_8 = load i8 %center_buf_13_addr_8" [3dHLS.cpp:47]   --->   Operation 1226 'load' 'center_buf_13_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1227 [1/1] (0.00ns)   --->   "%center_buf_14_addr_2 = getelementptr i32 %center_buf_14, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1227 'getelementptr' 'center_buf_14_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1228 [2/2] (1.19ns)   --->   "%center_buf_14_load_2 = load i8 %center_buf_14_addr_2" [3dHLS.cpp:47]   --->   Operation 1228 'load' 'center_buf_14_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1229 [1/2] (1.19ns)   --->   "%top_buf_13_load_2 = load i8 %top_buf_13_addr_2" [3dHLS.cpp:47]   --->   Operation 1229 'load' 'top_buf_13_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1230 [1/2] (1.19ns)   --->   "%bottom_buf_13_load_2 = load i8 %bottom_buf_13_addr_2" [3dHLS.cpp:47]   --->   Operation 1230 'load' 'bottom_buf_13_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1231 [1/2] (1.19ns)   --->   "%power_buf_13_load_2 = load i8 %power_buf_13_addr_2" [3dHLS.cpp:47]   --->   Operation 1231 'load' 'power_buf_13_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1232 [1/1] (0.74ns)   --->   "%add_ln42_46 = add i12 %c, i12 4078" [3dHLS.cpp:42]   --->   Operation 1232 'add' 'add_ln42_46' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1233 [1/1] (0.00ns)   --->   "%or_ln42_30 = or i12 %c, i12 46" [3dHLS.cpp:42]   --->   Operation 1233 'or' 'or_ln42_30' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1234 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_30, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1234 'partselect' 'tmp_122' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1235 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_46, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1235 'partselect' 'tmp_123' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1236 [1/1] (0.30ns)   --->   "%select_ln42_46 = select i1 %cmp6, i8 %tmp_122, i8 %tmp_123" [3dHLS.cpp:42]   --->   Operation 1236 'select' 'select_ln42_46' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln47_92 = zext i8 %select_ln42_46" [3dHLS.cpp:47]   --->   Operation 1237 'zext' 'zext_ln47_92' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1238 [1/1] (0.00ns)   --->   "%center_buf_14_addr_8 = getelementptr i32 %center_buf_14, i64 0, i64 %zext_ln47_92" [3dHLS.cpp:47]   --->   Operation 1238 'getelementptr' 'center_buf_14_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1239 [2/2] (1.19ns)   --->   "%center_buf_14_load_8 = load i8 %center_buf_14_addr_8" [3dHLS.cpp:47]   --->   Operation 1239 'load' 'center_buf_14_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1240 [1/1] (0.00ns)   --->   "%center_buf_15_addr_2 = getelementptr i32 %center_buf_15, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 1240 'getelementptr' 'center_buf_15_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1241 [2/2] (1.19ns)   --->   "%center_buf_15_load_2 = load i8 %center_buf_15_addr_2" [3dHLS.cpp:47]   --->   Operation 1241 'load' 'center_buf_15_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1242 [1/2] (1.19ns)   --->   "%top_buf_14_load_2 = load i8 %top_buf_14_addr_2" [3dHLS.cpp:47]   --->   Operation 1242 'load' 'top_buf_14_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1243 [1/2] (1.19ns)   --->   "%bottom_buf_14_load_2 = load i8 %bottom_buf_14_addr_2" [3dHLS.cpp:47]   --->   Operation 1243 'load' 'bottom_buf_14_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1244 [1/2] (1.19ns)   --->   "%power_buf_14_load_2 = load i8 %power_buf_14_addr_2" [3dHLS.cpp:47]   --->   Operation 1244 'load' 'power_buf_14_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1245 [1/1] (0.74ns)   --->   "%add_ln42_47 = add i12 %c, i12 4079" [3dHLS.cpp:42]   --->   Operation 1245 'add' 'add_ln42_47' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1246 [1/1] (0.00ns)   --->   "%or_ln42_31 = or i12 %c, i12 47" [3dHLS.cpp:42]   --->   Operation 1246 'or' 'or_ln42_31' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1247 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_31, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1247 'partselect' 'tmp_125' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_47, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1248 'partselect' 'tmp_126' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_15 : Operation 1249 [1/1] (0.30ns)   --->   "%select_ln42_47 = select i1 %cmp6, i8 %tmp_125, i8 %tmp_126" [3dHLS.cpp:42]   --->   Operation 1249 'select' 'select_ln42_47' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln47_94 = zext i8 %select_ln42_47" [3dHLS.cpp:47]   --->   Operation 1250 'zext' 'zext_ln47_94' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1251 [1/1] (0.00ns)   --->   "%center_buf_15_addr_8 = getelementptr i32 %center_buf_15, i64 0, i64 %zext_ln47_94" [3dHLS.cpp:47]   --->   Operation 1251 'getelementptr' 'center_buf_15_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 1252 [2/2] (1.19ns)   --->   "%center_buf_15_load_8 = load i8 %center_buf_15_addr_8" [3dHLS.cpp:47]   --->   Operation 1252 'load' 'center_buf_15_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1253 [1/2] (1.19ns)   --->   "%top_buf_15_load_2 = load i8 %top_buf_15_addr_2" [3dHLS.cpp:47]   --->   Operation 1253 'load' 'top_buf_15_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1254 [1/2] (1.19ns)   --->   "%bottom_buf_15_load_2 = load i8 %bottom_buf_15_addr_2" [3dHLS.cpp:47]   --->   Operation 1254 'load' 'bottom_buf_15_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1255 [1/2] (1.19ns)   --->   "%power_buf_15_load_2 = load i8 %power_buf_15_addr_2" [3dHLS.cpp:47]   --->   Operation 1255 'load' 'power_buf_15_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1256 [1/2] (1.19ns)   --->   "%top_buf_0_load_3 = load i8 %top_buf_0_addr_3" [3dHLS.cpp:47]   --->   Operation 1256 'load' 'top_buf_0_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1257 [1/2] (1.19ns)   --->   "%bottom_buf_0_load_3 = load i8 %bottom_buf_0_addr_3" [3dHLS.cpp:47]   --->   Operation 1257 'load' 'bottom_buf_0_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1258 [1/2] (1.19ns)   --->   "%power_buf_0_load_3 = load i8 %power_buf_0_addr_3" [3dHLS.cpp:47]   --->   Operation 1258 'load' 'power_buf_0_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1259 [1/2] (1.19ns)   --->   "%top_buf_1_load_3 = load i8 %top_buf_1_addr_3" [3dHLS.cpp:47]   --->   Operation 1259 'load' 'top_buf_1_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1260 [1/2] (1.19ns)   --->   "%bottom_buf_1_load_3 = load i8 %bottom_buf_1_addr_3" [3dHLS.cpp:47]   --->   Operation 1260 'load' 'bottom_buf_1_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1261 [1/2] (1.19ns)   --->   "%power_buf_1_load_3 = load i8 %power_buf_1_addr_3" [3dHLS.cpp:47]   --->   Operation 1261 'load' 'power_buf_1_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1262 [1/2] (1.19ns)   --->   "%top_buf_2_load_3 = load i8 %top_buf_2_addr_3" [3dHLS.cpp:47]   --->   Operation 1262 'load' 'top_buf_2_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1263 [1/2] (1.19ns)   --->   "%bottom_buf_2_load_3 = load i8 %bottom_buf_2_addr_3" [3dHLS.cpp:47]   --->   Operation 1263 'load' 'bottom_buf_2_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1264 [1/2] (1.19ns)   --->   "%power_buf_2_load_3 = load i8 %power_buf_2_addr_3" [3dHLS.cpp:47]   --->   Operation 1264 'load' 'power_buf_2_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1265 [1/2] (1.19ns)   --->   "%top_buf_3_load_3 = load i8 %top_buf_3_addr_3" [3dHLS.cpp:47]   --->   Operation 1265 'load' 'top_buf_3_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1266 [1/2] (1.19ns)   --->   "%bottom_buf_3_load_3 = load i8 %bottom_buf_3_addr_3" [3dHLS.cpp:47]   --->   Operation 1266 'load' 'bottom_buf_3_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1267 [1/2] (1.19ns)   --->   "%power_buf_3_load_3 = load i8 %power_buf_3_addr_3" [3dHLS.cpp:47]   --->   Operation 1267 'load' 'power_buf_3_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1268 [1/2] (1.19ns)   --->   "%top_buf_4_load_3 = load i8 %top_buf_4_addr_3" [3dHLS.cpp:47]   --->   Operation 1268 'load' 'top_buf_4_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1269 [1/2] (1.19ns)   --->   "%bottom_buf_4_load_3 = load i8 %bottom_buf_4_addr_3" [3dHLS.cpp:47]   --->   Operation 1269 'load' 'bottom_buf_4_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1270 [1/2] (1.19ns)   --->   "%power_buf_4_load_3 = load i8 %power_buf_4_addr_3" [3dHLS.cpp:47]   --->   Operation 1270 'load' 'power_buf_4_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1271 [1/2] (1.19ns)   --->   "%top_buf_5_load_3 = load i8 %top_buf_5_addr_3" [3dHLS.cpp:47]   --->   Operation 1271 'load' 'top_buf_5_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1272 [1/2] (1.19ns)   --->   "%bottom_buf_5_load_3 = load i8 %bottom_buf_5_addr_3" [3dHLS.cpp:47]   --->   Operation 1272 'load' 'bottom_buf_5_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1273 [1/2] (1.19ns)   --->   "%power_buf_5_load_3 = load i8 %power_buf_5_addr_3" [3dHLS.cpp:47]   --->   Operation 1273 'load' 'power_buf_5_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1274 [1/2] (1.19ns)   --->   "%top_buf_6_load_3 = load i8 %top_buf_6_addr_3" [3dHLS.cpp:47]   --->   Operation 1274 'load' 'top_buf_6_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1275 [1/2] (1.19ns)   --->   "%bottom_buf_6_load_3 = load i8 %bottom_buf_6_addr_3" [3dHLS.cpp:47]   --->   Operation 1275 'load' 'bottom_buf_6_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1276 [1/2] (1.19ns)   --->   "%power_buf_6_load_3 = load i8 %power_buf_6_addr_3" [3dHLS.cpp:47]   --->   Operation 1276 'load' 'power_buf_6_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1277 [1/2] (1.19ns)   --->   "%top_buf_7_load_3 = load i8 %top_buf_7_addr_3" [3dHLS.cpp:47]   --->   Operation 1277 'load' 'top_buf_7_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1278 [1/2] (1.19ns)   --->   "%bottom_buf_7_load_3 = load i8 %bottom_buf_7_addr_3" [3dHLS.cpp:47]   --->   Operation 1278 'load' 'bottom_buf_7_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1279 [1/2] (1.19ns)   --->   "%power_buf_7_load_3 = load i8 %power_buf_7_addr_3" [3dHLS.cpp:47]   --->   Operation 1279 'load' 'power_buf_7_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1280 [1/2] (1.19ns)   --->   "%top_buf_8_load_3 = load i8 %top_buf_8_addr_3" [3dHLS.cpp:47]   --->   Operation 1280 'load' 'top_buf_8_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1281 [1/2] (1.19ns)   --->   "%bottom_buf_8_load_3 = load i8 %bottom_buf_8_addr_3" [3dHLS.cpp:47]   --->   Operation 1281 'load' 'bottom_buf_8_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1282 [1/2] (1.19ns)   --->   "%power_buf_8_load_3 = load i8 %power_buf_8_addr_3" [3dHLS.cpp:47]   --->   Operation 1282 'load' 'power_buf_8_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1283 [1/2] (1.19ns)   --->   "%top_buf_9_load_3 = load i8 %top_buf_9_addr_3" [3dHLS.cpp:47]   --->   Operation 1283 'load' 'top_buf_9_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1284 [1/2] (1.19ns)   --->   "%bottom_buf_9_load_3 = load i8 %bottom_buf_9_addr_3" [3dHLS.cpp:47]   --->   Operation 1284 'load' 'bottom_buf_9_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1285 [1/2] (1.19ns)   --->   "%power_buf_9_load_3 = load i8 %power_buf_9_addr_3" [3dHLS.cpp:47]   --->   Operation 1285 'load' 'power_buf_9_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1286 [1/2] (1.19ns)   --->   "%top_buf_10_load_3 = load i8 %top_buf_10_addr_3" [3dHLS.cpp:47]   --->   Operation 1286 'load' 'top_buf_10_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1287 [1/2] (1.19ns)   --->   "%bottom_buf_10_load_3 = load i8 %bottom_buf_10_addr_3" [3dHLS.cpp:47]   --->   Operation 1287 'load' 'bottom_buf_10_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1288 [1/2] (1.19ns)   --->   "%power_buf_10_load_3 = load i8 %power_buf_10_addr_3" [3dHLS.cpp:47]   --->   Operation 1288 'load' 'power_buf_10_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1289 [1/2] (1.19ns)   --->   "%top_buf_11_load_3 = load i8 %top_buf_11_addr_3" [3dHLS.cpp:47]   --->   Operation 1289 'load' 'top_buf_11_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1290 [1/2] (1.19ns)   --->   "%bottom_buf_11_load_3 = load i8 %bottom_buf_11_addr_3" [3dHLS.cpp:47]   --->   Operation 1290 'load' 'bottom_buf_11_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1291 [1/2] (1.19ns)   --->   "%power_buf_11_load_3 = load i8 %power_buf_11_addr_3" [3dHLS.cpp:47]   --->   Operation 1291 'load' 'power_buf_11_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1292 [1/2] (1.19ns)   --->   "%top_buf_12_load_3 = load i8 %top_buf_12_addr_3" [3dHLS.cpp:47]   --->   Operation 1292 'load' 'top_buf_12_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1293 [1/2] (1.19ns)   --->   "%bottom_buf_12_load_3 = load i8 %bottom_buf_12_addr_3" [3dHLS.cpp:47]   --->   Operation 1293 'load' 'bottom_buf_12_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1294 [1/2] (1.19ns)   --->   "%power_buf_12_load_3 = load i8 %power_buf_12_addr_3" [3dHLS.cpp:47]   --->   Operation 1294 'load' 'power_buf_12_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1295 [1/2] (1.19ns)   --->   "%top_buf_13_load_3 = load i8 %top_buf_13_addr_3" [3dHLS.cpp:47]   --->   Operation 1295 'load' 'top_buf_13_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1296 [1/2] (1.19ns)   --->   "%bottom_buf_13_load_3 = load i8 %bottom_buf_13_addr_3" [3dHLS.cpp:47]   --->   Operation 1296 'load' 'bottom_buf_13_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1297 [1/2] (1.19ns)   --->   "%power_buf_13_load_3 = load i8 %power_buf_13_addr_3" [3dHLS.cpp:47]   --->   Operation 1297 'load' 'power_buf_13_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1298 [1/2] (1.19ns)   --->   "%top_buf_14_load_3 = load i8 %top_buf_14_addr_3" [3dHLS.cpp:47]   --->   Operation 1298 'load' 'top_buf_14_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1299 [1/2] (1.19ns)   --->   "%bottom_buf_14_load_3 = load i8 %bottom_buf_14_addr_3" [3dHLS.cpp:47]   --->   Operation 1299 'load' 'bottom_buf_14_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1300 [1/2] (1.19ns)   --->   "%power_buf_14_load_3 = load i8 %power_buf_14_addr_3" [3dHLS.cpp:47]   --->   Operation 1300 'load' 'power_buf_14_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1301 [1/2] (1.19ns)   --->   "%top_buf_15_load_3 = load i8 %top_buf_15_addr_3" [3dHLS.cpp:47]   --->   Operation 1301 'load' 'top_buf_15_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1302 [1/2] (1.19ns)   --->   "%bottom_buf_15_load_3 = load i8 %bottom_buf_15_addr_3" [3dHLS.cpp:47]   --->   Operation 1302 'load' 'bottom_buf_15_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 1303 [1/2] (1.19ns)   --->   "%power_buf_15_load_3 = load i8 %power_buf_15_addr_3" [3dHLS.cpp:47]   --->   Operation 1303 'load' 'power_buf_15_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 1304 [3/4] (2.32ns)   --->   "%mul = fmul i32 %center_buf_0_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1304 'fmul' 'mul' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1305 [3/4] (2.32ns)   --->   "%mul2 = fmul i32 %center_buf_0_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1305 'fmul' 'mul2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1306 [3/4] (2.32ns)   --->   "%mul4 = fmul i32 %center_buf_1_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1306 'fmul' 'mul4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1307 [3/4] (2.32ns)   --->   "%mul5 = fmul i32 %center_buf_0_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1307 'fmul' 'mul5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1308 [3/4] (2.32ns)   --->   "%mul6 = fmul i32 %top_buf_0_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1308 'fmul' 'mul6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1309 [3/4] (2.32ns)   --->   "%mul12_1 = fmul i32 %center_buf_1_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1309 'fmul' 'mul12_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1310 [3/4] (2.32ns)   --->   "%mul15_1 = fmul i32 %center_buf_1_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1310 'fmul' 'mul15_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1311 [3/4] (2.32ns)   --->   "%mul23_1 = fmul i32 %center_buf_2_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1311 'fmul' 'mul23_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1312 [3/4] (2.32ns)   --->   "%mul31_1 = fmul i32 %top_buf_1_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1312 'fmul' 'mul31_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1313 [3/4] (2.32ns)   --->   "%mul12_2 = fmul i32 %center_buf_2_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1313 'fmul' 'mul12_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1314 [3/4] (2.32ns)   --->   "%mul15_2 = fmul i32 %center_buf_2_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1314 'fmul' 'mul15_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1315 [3/4] (2.32ns)   --->   "%mul23_2 = fmul i32 %center_buf_3_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1315 'fmul' 'mul23_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1316 [3/4] (2.32ns)   --->   "%mul27_2 = fmul i32 %center_buf_1_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1316 'fmul' 'mul27_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1317 [3/4] (2.32ns)   --->   "%mul31_2 = fmul i32 %top_buf_2_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1317 'fmul' 'mul31_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1318 [3/4] (2.32ns)   --->   "%mul12_3 = fmul i32 %center_buf_3_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1318 'fmul' 'mul12_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1319 [3/4] (2.32ns)   --->   "%mul15_3 = fmul i32 %center_buf_3_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1319 'fmul' 'mul15_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1320 [3/4] (2.32ns)   --->   "%mul23_3 = fmul i32 %center_buf_4_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1320 'fmul' 'mul23_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1321 [3/4] (2.32ns)   --->   "%mul27_3 = fmul i32 %center_buf_2_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1321 'fmul' 'mul27_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1322 [3/4] (2.32ns)   --->   "%mul31_3 = fmul i32 %top_buf_3_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1322 'fmul' 'mul31_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1323 [3/4] (2.32ns)   --->   "%mul12_4 = fmul i32 %center_buf_4_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1323 'fmul' 'mul12_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1324 [3/4] (2.32ns)   --->   "%mul15_4 = fmul i32 %center_buf_4_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1324 'fmul' 'mul15_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1325 [3/4] (2.32ns)   --->   "%mul23_4 = fmul i32 %center_buf_5_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1325 'fmul' 'mul23_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1326 [3/4] (2.32ns)   --->   "%mul27_4 = fmul i32 %center_buf_3_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1326 'fmul' 'mul27_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1327 [3/4] (2.32ns)   --->   "%mul31_4 = fmul i32 %top_buf_4_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1327 'fmul' 'mul31_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1328 [3/4] (2.32ns)   --->   "%mul12_5 = fmul i32 %center_buf_5_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1328 'fmul' 'mul12_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1329 [3/4] (2.32ns)   --->   "%mul15_5 = fmul i32 %center_buf_5_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1329 'fmul' 'mul15_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1330 [3/4] (2.32ns)   --->   "%mul23_5 = fmul i32 %center_buf_6_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1330 'fmul' 'mul23_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1331 [3/4] (2.32ns)   --->   "%mul27_5 = fmul i32 %center_buf_4_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1331 'fmul' 'mul27_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1332 [3/4] (2.32ns)   --->   "%mul31_5 = fmul i32 %top_buf_5_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1332 'fmul' 'mul31_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1333 [3/4] (2.32ns)   --->   "%mul12_6 = fmul i32 %center_buf_6_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1333 'fmul' 'mul12_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1334 [3/4] (2.32ns)   --->   "%mul15_6 = fmul i32 %center_buf_6_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1334 'fmul' 'mul15_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1335 [3/4] (2.32ns)   --->   "%mul23_6 = fmul i32 %center_buf_7_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1335 'fmul' 'mul23_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1336 [3/4] (2.32ns)   --->   "%mul27_6 = fmul i32 %center_buf_5_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1336 'fmul' 'mul27_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1337 [3/4] (2.32ns)   --->   "%mul31_6 = fmul i32 %top_buf_6_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1337 'fmul' 'mul31_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1338 [3/4] (2.32ns)   --->   "%mul12_7 = fmul i32 %center_buf_7_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1338 'fmul' 'mul12_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1339 [3/4] (2.32ns)   --->   "%mul15_7 = fmul i32 %center_buf_7_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1339 'fmul' 'mul15_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1340 [3/4] (2.32ns)   --->   "%mul23_7 = fmul i32 %center_buf_8_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1340 'fmul' 'mul23_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1341 [3/4] (2.32ns)   --->   "%mul27_7 = fmul i32 %center_buf_6_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1341 'fmul' 'mul27_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1342 [3/4] (2.32ns)   --->   "%mul31_7 = fmul i32 %top_buf_7_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1342 'fmul' 'mul31_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1343 [3/4] (2.32ns)   --->   "%mul12_8 = fmul i32 %center_buf_8_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1343 'fmul' 'mul12_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1344 [3/4] (2.32ns)   --->   "%mul15_8 = fmul i32 %center_buf_8_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1344 'fmul' 'mul15_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1345 [3/4] (2.32ns)   --->   "%mul23_8 = fmul i32 %center_buf_9_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1345 'fmul' 'mul23_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1346 [3/4] (2.32ns)   --->   "%mul27_8 = fmul i32 %center_buf_7_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1346 'fmul' 'mul27_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1347 [3/4] (2.32ns)   --->   "%mul31_8 = fmul i32 %top_buf_8_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1347 'fmul' 'mul31_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1348 [3/4] (2.32ns)   --->   "%mul12_9 = fmul i32 %center_buf_9_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1348 'fmul' 'mul12_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1349 [3/4] (2.32ns)   --->   "%mul15_9 = fmul i32 %center_buf_9_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1349 'fmul' 'mul15_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1350 [3/4] (2.32ns)   --->   "%mul23_9 = fmul i32 %center_buf_10_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1350 'fmul' 'mul23_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1351 [3/4] (2.32ns)   --->   "%mul27_9 = fmul i32 %center_buf_8_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1351 'fmul' 'mul27_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1352 [3/4] (2.32ns)   --->   "%mul31_9 = fmul i32 %top_buf_9_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1352 'fmul' 'mul31_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1353 [3/4] (2.32ns)   --->   "%mul12_s = fmul i32 %center_buf_10_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1353 'fmul' 'mul12_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1354 [3/4] (2.32ns)   --->   "%mul15_s = fmul i32 %center_buf_10_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1354 'fmul' 'mul15_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1355 [3/4] (2.32ns)   --->   "%mul23_s = fmul i32 %center_buf_11_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1355 'fmul' 'mul23_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1356 [3/4] (2.32ns)   --->   "%mul27_s = fmul i32 %center_buf_9_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1356 'fmul' 'mul27_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1357 [3/4] (2.32ns)   --->   "%mul31_s = fmul i32 %top_buf_10_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1357 'fmul' 'mul31_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1358 [3/4] (2.32ns)   --->   "%mul12_10 = fmul i32 %center_buf_11_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1358 'fmul' 'mul12_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1359 [3/4] (2.32ns)   --->   "%mul15_10 = fmul i32 %center_buf_11_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1359 'fmul' 'mul15_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1360 [3/4] (2.32ns)   --->   "%mul23_10 = fmul i32 %center_buf_12_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1360 'fmul' 'mul23_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1361 [3/4] (2.32ns)   --->   "%mul27_1 = fmul i32 %center_buf_10_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1361 'fmul' 'mul27_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1362 [3/4] (2.32ns)   --->   "%mul31_10 = fmul i32 %top_buf_11_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1362 'fmul' 'mul31_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1363 [3/4] (2.32ns)   --->   "%mul12_11 = fmul i32 %center_buf_12_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1363 'fmul' 'mul12_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1364 [3/4] (2.32ns)   --->   "%mul15_11 = fmul i32 %center_buf_12_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1364 'fmul' 'mul15_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1365 [3/4] (2.32ns)   --->   "%mul23_11 = fmul i32 %center_buf_13_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1365 'fmul' 'mul23_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1366 [3/4] (2.32ns)   --->   "%mul27_10 = fmul i32 %center_buf_11_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1366 'fmul' 'mul27_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1367 [3/4] (2.32ns)   --->   "%mul31_11 = fmul i32 %top_buf_12_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1367 'fmul' 'mul31_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1368 [3/4] (2.32ns)   --->   "%mul12_12 = fmul i32 %center_buf_13_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1368 'fmul' 'mul12_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1369 [3/4] (2.32ns)   --->   "%mul15_12 = fmul i32 %center_buf_13_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1369 'fmul' 'mul15_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1370 [3/4] (2.32ns)   --->   "%mul23_12 = fmul i32 %center_buf_14_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1370 'fmul' 'mul23_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1371 [3/4] (2.32ns)   --->   "%mul27_11 = fmul i32 %center_buf_12_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1371 'fmul' 'mul27_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1372 [3/4] (2.32ns)   --->   "%mul31_12 = fmul i32 %top_buf_13_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1372 'fmul' 'mul31_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1373 [3/4] (2.32ns)   --->   "%mul12_13 = fmul i32 %center_buf_14_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1373 'fmul' 'mul12_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1374 [3/4] (2.32ns)   --->   "%mul15_13 = fmul i32 %center_buf_14_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1374 'fmul' 'mul15_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1375 [3/4] (2.32ns)   --->   "%mul23_13 = fmul i32 %center_buf_15_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1375 'fmul' 'mul23_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1376 [3/4] (2.32ns)   --->   "%mul27_12 = fmul i32 %center_buf_13_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1376 'fmul' 'mul27_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1377 [3/4] (2.32ns)   --->   "%mul31_13 = fmul i32 %top_buf_14_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1377 'fmul' 'mul31_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1378 [3/4] (2.32ns)   --->   "%mul12_14 = fmul i32 %center_buf_15_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1378 'fmul' 'mul12_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1379 [3/4] (2.32ns)   --->   "%mul15_14 = fmul i32 %center_buf_15_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1379 'fmul' 'mul15_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1380 [4/4] (2.32ns)   --->   "%mul23_14 = fmul i32 %center_buf_0_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1380 'fmul' 'mul23_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1381 [3/4] (2.32ns)   --->   "%mul27_13 = fmul i32 %center_buf_14_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1381 'fmul' 'mul27_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1382 [3/4] (2.32ns)   --->   "%mul31_14 = fmul i32 %top_buf_15_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1382 'fmul' 'mul31_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1383 [4/4] (2.32ns)   --->   "%mul12_15 = fmul i32 %center_buf_0_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1383 'fmul' 'mul12_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1384 [4/4] (2.32ns)   --->   "%mul15_15 = fmul i32 %center_buf_0_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1384 'fmul' 'mul15_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1385 [4/4] (2.32ns)   --->   "%mul23_15 = fmul i32 %center_buf_1_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1385 'fmul' 'mul23_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1386 [3/4] (2.32ns)   --->   "%mul27_14 = fmul i32 %center_buf_15_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1386 'fmul' 'mul27_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1387 [3/4] (2.32ns)   --->   "%mul31_15 = fmul i32 %top_buf_0_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1387 'fmul' 'mul31_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1388 [4/4] (2.32ns)   --->   "%mul12_16 = fmul i32 %center_buf_1_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1388 'fmul' 'mul12_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1389 [4/4] (2.32ns)   --->   "%mul15_16 = fmul i32 %center_buf_1_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1389 'fmul' 'mul15_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1390 [4/4] (2.32ns)   --->   "%mul23_16 = fmul i32 %center_buf_2_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1390 'fmul' 'mul23_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1391 [4/4] (2.32ns)   --->   "%mul27_15 = fmul i32 %center_buf_0_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1391 'fmul' 'mul27_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1392 [3/4] (2.32ns)   --->   "%mul31_16 = fmul i32 %top_buf_1_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1392 'fmul' 'mul31_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1393 [4/4] (2.32ns)   --->   "%mul12_17 = fmul i32 %center_buf_2_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1393 'fmul' 'mul12_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1394 [4/4] (2.32ns)   --->   "%mul15_17 = fmul i32 %center_buf_2_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1394 'fmul' 'mul15_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1395 [4/4] (2.32ns)   --->   "%mul23_17 = fmul i32 %center_buf_3_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1395 'fmul' 'mul23_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1396 [4/4] (2.32ns)   --->   "%mul27_16 = fmul i32 %center_buf_1_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1396 'fmul' 'mul27_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1397 [3/4] (2.32ns)   --->   "%mul31_17 = fmul i32 %top_buf_2_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1397 'fmul' 'mul31_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1398 [4/4] (2.32ns)   --->   "%mul12_18 = fmul i32 %center_buf_3_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1398 'fmul' 'mul12_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1399 [4/4] (2.32ns)   --->   "%mul15_18 = fmul i32 %center_buf_3_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1399 'fmul' 'mul15_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1400 [4/4] (2.32ns)   --->   "%mul23_18 = fmul i32 %center_buf_4_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1400 'fmul' 'mul23_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1401 [4/4] (2.32ns)   --->   "%mul27_17 = fmul i32 %center_buf_2_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1401 'fmul' 'mul27_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1402 [3/4] (2.32ns)   --->   "%mul31_18 = fmul i32 %top_buf_3_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1402 'fmul' 'mul31_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1403 [4/4] (2.32ns)   --->   "%mul12_19 = fmul i32 %center_buf_4_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1403 'fmul' 'mul12_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1404 [4/4] (2.32ns)   --->   "%mul15_19 = fmul i32 %center_buf_4_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1404 'fmul' 'mul15_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1405 [4/4] (2.32ns)   --->   "%mul23_19 = fmul i32 %center_buf_5_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1405 'fmul' 'mul23_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1406 [4/4] (2.32ns)   --->   "%mul27_18 = fmul i32 %center_buf_3_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1406 'fmul' 'mul27_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1407 [3/4] (2.32ns)   --->   "%mul31_19 = fmul i32 %top_buf_4_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1407 'fmul' 'mul31_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1408 [4/4] (2.32ns)   --->   "%mul12_20 = fmul i32 %center_buf_5_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1408 'fmul' 'mul12_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1409 [4/4] (2.32ns)   --->   "%mul15_20 = fmul i32 %center_buf_5_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1409 'fmul' 'mul15_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1410 [4/4] (2.32ns)   --->   "%mul23_20 = fmul i32 %center_buf_6_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1410 'fmul' 'mul23_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1411 [4/4] (2.32ns)   --->   "%mul27_19 = fmul i32 %center_buf_4_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1411 'fmul' 'mul27_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1412 [3/4] (2.32ns)   --->   "%mul31_20 = fmul i32 %top_buf_5_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1412 'fmul' 'mul31_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1413 [4/4] (2.32ns)   --->   "%mul12_21 = fmul i32 %center_buf_6_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1413 'fmul' 'mul12_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1414 [4/4] (2.32ns)   --->   "%mul15_21 = fmul i32 %center_buf_6_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1414 'fmul' 'mul15_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1415 [4/4] (2.32ns)   --->   "%mul23_21 = fmul i32 %center_buf_7_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1415 'fmul' 'mul23_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1416 [4/4] (2.32ns)   --->   "%mul27_20 = fmul i32 %center_buf_5_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1416 'fmul' 'mul27_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1417 [4/4] (2.32ns)   --->   "%mul31_21 = fmul i32 %top_buf_6_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1417 'fmul' 'mul31_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1418 [4/4] (2.32ns)   --->   "%mul12_22 = fmul i32 %center_buf_7_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1418 'fmul' 'mul12_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1419 [4/4] (2.32ns)   --->   "%mul15_22 = fmul i32 %center_buf_7_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1419 'fmul' 'mul15_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1420 [4/4] (2.32ns)   --->   "%mul23_22 = fmul i32 %center_buf_8_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1420 'fmul' 'mul23_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1421 [4/4] (2.32ns)   --->   "%mul27_21 = fmul i32 %center_buf_6_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1421 'fmul' 'mul27_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1422 [4/4] (2.32ns)   --->   "%mul31_22 = fmul i32 %top_buf_7_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1422 'fmul' 'mul31_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1423 [4/4] (2.32ns)   --->   "%mul12_23 = fmul i32 %center_buf_8_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1423 'fmul' 'mul12_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1424 [4/4] (2.32ns)   --->   "%mul15_23 = fmul i32 %center_buf_8_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1424 'fmul' 'mul15_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1425 [4/4] (2.32ns)   --->   "%mul23_23 = fmul i32 %center_buf_9_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1425 'fmul' 'mul23_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1426 [4/4] (2.32ns)   --->   "%mul27_22 = fmul i32 %center_buf_7_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1426 'fmul' 'mul27_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1427 [4/4] (2.32ns)   --->   "%mul31_23 = fmul i32 %top_buf_8_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1427 'fmul' 'mul31_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1428 [4/4] (2.32ns)   --->   "%mul12_24 = fmul i32 %center_buf_9_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1428 'fmul' 'mul12_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1429 [4/4] (2.32ns)   --->   "%mul15_24 = fmul i32 %center_buf_9_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1429 'fmul' 'mul15_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1430 [4/4] (2.32ns)   --->   "%mul23_24 = fmul i32 %center_buf_10_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1430 'fmul' 'mul23_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1431 [4/4] (2.32ns)   --->   "%mul27_23 = fmul i32 %center_buf_8_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1431 'fmul' 'mul27_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1432 [4/4] (2.32ns)   --->   "%mul31_24 = fmul i32 %top_buf_9_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1432 'fmul' 'mul31_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1433 [4/4] (2.32ns)   --->   "%mul12_25 = fmul i32 %center_buf_10_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1433 'fmul' 'mul12_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1434 [4/4] (2.32ns)   --->   "%mul15_25 = fmul i32 %center_buf_10_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1434 'fmul' 'mul15_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1435 [4/4] (2.32ns)   --->   "%mul23_25 = fmul i32 %center_buf_11_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1435 'fmul' 'mul23_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1436 [4/4] (2.32ns)   --->   "%mul27_24 = fmul i32 %center_buf_9_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1436 'fmul' 'mul27_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1437 [4/4] (2.32ns)   --->   "%mul31_25 = fmul i32 %top_buf_10_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1437 'fmul' 'mul31_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1438 [4/4] (2.32ns)   --->   "%mul12_26 = fmul i32 %center_buf_11_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1438 'fmul' 'mul12_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1439 [4/4] (2.32ns)   --->   "%mul15_26 = fmul i32 %center_buf_11_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1439 'fmul' 'mul15_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1440 [4/4] (2.32ns)   --->   "%mul23_26 = fmul i32 %center_buf_12_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1440 'fmul' 'mul23_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1441 [4/4] (2.32ns)   --->   "%mul27_25 = fmul i32 %center_buf_10_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1441 'fmul' 'mul27_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1442 [4/4] (2.32ns)   --->   "%mul31_26 = fmul i32 %top_buf_11_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1442 'fmul' 'mul31_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1443 [4/4] (2.32ns)   --->   "%mul12_27 = fmul i32 %center_buf_12_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1443 'fmul' 'mul12_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1444 [4/4] (2.32ns)   --->   "%mul15_27 = fmul i32 %center_buf_12_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1444 'fmul' 'mul15_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1445 [4/4] (2.32ns)   --->   "%mul23_27 = fmul i32 %center_buf_13_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1445 'fmul' 'mul23_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1446 [4/4] (2.32ns)   --->   "%mul27_26 = fmul i32 %center_buf_11_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1446 'fmul' 'mul27_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1447 [4/4] (2.32ns)   --->   "%mul31_27 = fmul i32 %top_buf_12_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1447 'fmul' 'mul31_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1448 [4/4] (2.32ns)   --->   "%mul12_28 = fmul i32 %center_buf_13_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1448 'fmul' 'mul12_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1449 [4/4] (2.32ns)   --->   "%mul15_28 = fmul i32 %center_buf_13_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1449 'fmul' 'mul15_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1450 [4/4] (2.32ns)   --->   "%mul23_28 = fmul i32 %center_buf_14_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1450 'fmul' 'mul23_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1451 [4/4] (2.32ns)   --->   "%mul27_27 = fmul i32 %center_buf_12_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1451 'fmul' 'mul27_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1452 [4/4] (2.32ns)   --->   "%mul31_28 = fmul i32 %top_buf_13_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1452 'fmul' 'mul31_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1453 [4/4] (2.32ns)   --->   "%mul12_29 = fmul i32 %center_buf_14_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1453 'fmul' 'mul12_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1454 [4/4] (2.32ns)   --->   "%mul15_29 = fmul i32 %center_buf_14_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1454 'fmul' 'mul15_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1455 [4/4] (2.32ns)   --->   "%mul23_29 = fmul i32 %center_buf_15_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1455 'fmul' 'mul23_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1456 [4/4] (2.32ns)   --->   "%mul27_28 = fmul i32 %center_buf_13_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1456 'fmul' 'mul27_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1457 [4/4] (2.32ns)   --->   "%mul31_29 = fmul i32 %top_buf_14_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1457 'fmul' 'mul31_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1458 [4/4] (2.32ns)   --->   "%mul12_30 = fmul i32 %center_buf_15_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1458 'fmul' 'mul12_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1459 [4/4] (2.32ns)   --->   "%mul15_30 = fmul i32 %center_buf_15_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1459 'fmul' 'mul15_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1460 [1/2] (1.19ns)   --->   "%center_buf_0_load_2 = load i8 %center_buf_0_addr_2" [3dHLS.cpp:47]   --->   Operation 1460 'load' 'center_buf_0_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1461 [4/4] (2.32ns)   --->   "%mul27_29 = fmul i32 %center_buf_14_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1461 'fmul' 'mul27_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1462 [4/4] (2.32ns)   --->   "%mul31_30 = fmul i32 %top_buf_15_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1462 'fmul' 'mul31_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1463 [1/2] (1.19ns)   --->   "%center_buf_0_load_8 = load i8 %center_buf_0_addr_8" [3dHLS.cpp:47]   --->   Operation 1463 'load' 'center_buf_0_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1464 [1/2] (1.19ns)   --->   "%center_buf_1_load_2 = load i8 %center_buf_1_addr_2" [3dHLS.cpp:47]   --->   Operation 1464 'load' 'center_buf_1_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1465 [4/4] (2.32ns)   --->   "%mul27_30 = fmul i32 %center_buf_15_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1465 'fmul' 'mul27_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1466 [4/4] (2.32ns)   --->   "%mul31_31 = fmul i32 %top_buf_0_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1466 'fmul' 'mul31_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1467 [1/2] (1.19ns)   --->   "%center_buf_1_load_8 = load i8 %center_buf_1_addr_8" [3dHLS.cpp:47]   --->   Operation 1467 'load' 'center_buf_1_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1468 [1/2] (1.19ns)   --->   "%center_buf_2_load_2 = load i8 %center_buf_2_addr_2" [3dHLS.cpp:47]   --->   Operation 1468 'load' 'center_buf_2_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1469 [4/4] (2.32ns)   --->   "%mul31_32 = fmul i32 %top_buf_1_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1469 'fmul' 'mul31_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1470 [1/2] (1.19ns)   --->   "%center_buf_2_load_8 = load i8 %center_buf_2_addr_8" [3dHLS.cpp:47]   --->   Operation 1470 'load' 'center_buf_2_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1471 [1/2] (1.19ns)   --->   "%center_buf_3_load_2 = load i8 %center_buf_3_addr_2" [3dHLS.cpp:47]   --->   Operation 1471 'load' 'center_buf_3_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1472 [4/4] (2.32ns)   --->   "%mul31_33 = fmul i32 %top_buf_2_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1472 'fmul' 'mul31_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1473 [1/2] (1.19ns)   --->   "%center_buf_3_load_8 = load i8 %center_buf_3_addr_8" [3dHLS.cpp:47]   --->   Operation 1473 'load' 'center_buf_3_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1474 [1/2] (1.19ns)   --->   "%center_buf_4_load_2 = load i8 %center_buf_4_addr_2" [3dHLS.cpp:47]   --->   Operation 1474 'load' 'center_buf_4_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1475 [4/4] (2.32ns)   --->   "%mul31_34 = fmul i32 %top_buf_3_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1475 'fmul' 'mul31_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1476 [1/2] (1.19ns)   --->   "%center_buf_4_load_8 = load i8 %center_buf_4_addr_8" [3dHLS.cpp:47]   --->   Operation 1476 'load' 'center_buf_4_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1477 [1/2] (1.19ns)   --->   "%center_buf_5_load_2 = load i8 %center_buf_5_addr_2" [3dHLS.cpp:47]   --->   Operation 1477 'load' 'center_buf_5_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1478 [4/4] (2.32ns)   --->   "%mul31_35 = fmul i32 %top_buf_4_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1478 'fmul' 'mul31_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1479 [1/2] (1.19ns)   --->   "%center_buf_5_load_8 = load i8 %center_buf_5_addr_8" [3dHLS.cpp:47]   --->   Operation 1479 'load' 'center_buf_5_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1480 [1/2] (1.19ns)   --->   "%center_buf_6_load_2 = load i8 %center_buf_6_addr_2" [3dHLS.cpp:47]   --->   Operation 1480 'load' 'center_buf_6_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1481 [4/4] (2.32ns)   --->   "%mul31_36 = fmul i32 %top_buf_5_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1481 'fmul' 'mul31_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1482 [1/2] (1.19ns)   --->   "%center_buf_6_load_8 = load i8 %center_buf_6_addr_8" [3dHLS.cpp:47]   --->   Operation 1482 'load' 'center_buf_6_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1483 [1/2] (1.19ns)   --->   "%center_buf_7_load_2 = load i8 %center_buf_7_addr_2" [3dHLS.cpp:47]   --->   Operation 1483 'load' 'center_buf_7_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1484 [4/4] (2.32ns)   --->   "%mul31_37 = fmul i32 %top_buf_6_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1484 'fmul' 'mul31_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1485 [1/2] (1.19ns)   --->   "%center_buf_7_load_8 = load i8 %center_buf_7_addr_8" [3dHLS.cpp:47]   --->   Operation 1485 'load' 'center_buf_7_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1486 [1/2] (1.19ns)   --->   "%center_buf_8_load_2 = load i8 %center_buf_8_addr_2" [3dHLS.cpp:47]   --->   Operation 1486 'load' 'center_buf_8_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1487 [4/4] (2.32ns)   --->   "%mul31_38 = fmul i32 %top_buf_7_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1487 'fmul' 'mul31_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1488 [1/2] (1.19ns)   --->   "%center_buf_8_load_8 = load i8 %center_buf_8_addr_8" [3dHLS.cpp:47]   --->   Operation 1488 'load' 'center_buf_8_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1489 [1/2] (1.19ns)   --->   "%center_buf_9_load_2 = load i8 %center_buf_9_addr_2" [3dHLS.cpp:47]   --->   Operation 1489 'load' 'center_buf_9_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1490 [4/4] (2.32ns)   --->   "%mul31_39 = fmul i32 %top_buf_8_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1490 'fmul' 'mul31_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1491 [1/2] (1.19ns)   --->   "%center_buf_9_load_8 = load i8 %center_buf_9_addr_8" [3dHLS.cpp:47]   --->   Operation 1491 'load' 'center_buf_9_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1492 [1/2] (1.19ns)   --->   "%center_buf_10_load_2 = load i8 %center_buf_10_addr_2" [3dHLS.cpp:47]   --->   Operation 1492 'load' 'center_buf_10_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1493 [4/4] (2.32ns)   --->   "%mul31_40 = fmul i32 %top_buf_9_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1493 'fmul' 'mul31_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1494 [1/2] (1.19ns)   --->   "%center_buf_10_load_8 = load i8 %center_buf_10_addr_8" [3dHLS.cpp:47]   --->   Operation 1494 'load' 'center_buf_10_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1495 [1/2] (1.19ns)   --->   "%center_buf_11_load_2 = load i8 %center_buf_11_addr_2" [3dHLS.cpp:47]   --->   Operation 1495 'load' 'center_buf_11_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1496 [4/4] (2.32ns)   --->   "%mul31_41 = fmul i32 %top_buf_10_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1496 'fmul' 'mul31_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1497 [1/2] (1.19ns)   --->   "%center_buf_11_load_8 = load i8 %center_buf_11_addr_8" [3dHLS.cpp:47]   --->   Operation 1497 'load' 'center_buf_11_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1498 [1/2] (1.19ns)   --->   "%center_buf_12_load_2 = load i8 %center_buf_12_addr_2" [3dHLS.cpp:47]   --->   Operation 1498 'load' 'center_buf_12_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1499 [1/2] (1.19ns)   --->   "%center_buf_12_load_8 = load i8 %center_buf_12_addr_8" [3dHLS.cpp:47]   --->   Operation 1499 'load' 'center_buf_12_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1500 [1/2] (1.19ns)   --->   "%center_buf_13_load_2 = load i8 %center_buf_13_addr_2" [3dHLS.cpp:47]   --->   Operation 1500 'load' 'center_buf_13_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1501 [1/2] (1.19ns)   --->   "%center_buf_13_load_8 = load i8 %center_buf_13_addr_8" [3dHLS.cpp:47]   --->   Operation 1501 'load' 'center_buf_13_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1502 [1/2] (1.19ns)   --->   "%center_buf_14_load_2 = load i8 %center_buf_14_addr_2" [3dHLS.cpp:47]   --->   Operation 1502 'load' 'center_buf_14_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1503 [1/2] (1.19ns)   --->   "%center_buf_14_load_8 = load i8 %center_buf_14_addr_8" [3dHLS.cpp:47]   --->   Operation 1503 'load' 'center_buf_14_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1504 [1/2] (1.19ns)   --->   "%center_buf_15_load_2 = load i8 %center_buf_15_addr_2" [3dHLS.cpp:47]   --->   Operation 1504 'load' 'center_buf_15_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1505 [1/2] (1.19ns)   --->   "%center_buf_15_load_8 = load i8 %center_buf_15_addr_8" [3dHLS.cpp:47]   --->   Operation 1505 'load' 'center_buf_15_load_8' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1506 [1/1] (0.00ns)   --->   "%center_buf_0_addr_3 = getelementptr i32 %center_buf_0, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1506 'getelementptr' 'center_buf_0_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1507 [2/2] (1.19ns)   --->   "%center_buf_0_load_3 = load i8 %center_buf_0_addr_3" [3dHLS.cpp:47]   --->   Operation 1507 'load' 'center_buf_0_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1508 [1/1] (0.74ns)   --->   "%add_ln42_48 = add i12 %c, i12 4080" [3dHLS.cpp:42]   --->   Operation 1508 'add' 'add_ln42_48' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1509 [1/1] (0.00ns)   --->   "%or_ln42_32 = or i12 %c, i12 48" [3dHLS.cpp:42]   --->   Operation 1509 'or' 'or_ln42_32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1510 [1/1] (0.74ns)   --->   "%add_ln43_48 = add i12 %c, i12 112" [3dHLS.cpp:43]   --->   Operation 1510 'add' 'add_ln43_48' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1511 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_32, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1511 'partselect' 'tmp_128' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1512 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_48, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1512 'partselect' 'tmp_129' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1513 [1/1] (0.30ns)   --->   "%select_ln42_48 = select i1 %cmp6, i8 %tmp_128, i8 %tmp_129" [3dHLS.cpp:42]   --->   Operation 1513 'select' 'select_ln42_48' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln47_96 = zext i8 %select_ln42_48" [3dHLS.cpp:47]   --->   Operation 1514 'zext' 'zext_ln47_96' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1515 [1/1] (0.00ns)   --->   "%center_buf_0_addr_10 = getelementptr i32 %center_buf_0, i64 0, i64 %zext_ln47_96" [3dHLS.cpp:47]   --->   Operation 1515 'getelementptr' 'center_buf_0_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1516 [2/2] (1.19ns)   --->   "%center_buf_0_load_10 = load i8 %center_buf_0_addr_10" [3dHLS.cpp:47]   --->   Operation 1516 'load' 'center_buf_0_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_48, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1517 'partselect' 'tmp_130' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_16 : Operation 1518 [1/1] (0.30ns)   --->   "%select_ln43_48 = select i1 %cmp9, i8 %tmp_128, i8 %tmp_130" [3dHLS.cpp:43]   --->   Operation 1518 'select' 'select_ln43_48' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1519 [1/1] (0.00ns)   --->   "%center_buf_1_addr_3 = getelementptr i32 %center_buf_1, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1519 'getelementptr' 'center_buf_1_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1520 [2/2] (1.19ns)   --->   "%center_buf_1_load_3 = load i8 %center_buf_1_addr_3" [3dHLS.cpp:47]   --->   Operation 1520 'load' 'center_buf_1_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1521 [1/1] (0.74ns)   --->   "%add_ln42_49 = add i12 %c, i12 4081" [3dHLS.cpp:42]   --->   Operation 1521 'add' 'add_ln42_49' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1522 [1/1] (0.00ns)   --->   "%or_ln42_33 = or i12 %c, i12 49" [3dHLS.cpp:42]   --->   Operation 1522 'or' 'or_ln42_33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1523 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_33, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1523 'partselect' 'tmp_131' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1524 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_49, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1524 'partselect' 'tmp_132' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1525 [1/1] (0.30ns)   --->   "%select_ln42_49 = select i1 %cmp6, i8 %tmp_131, i8 %tmp_132" [3dHLS.cpp:42]   --->   Operation 1525 'select' 'select_ln42_49' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1526 [1/1] (0.00ns)   --->   "%zext_ln47_98 = zext i8 %select_ln42_49" [3dHLS.cpp:47]   --->   Operation 1526 'zext' 'zext_ln47_98' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1527 [1/1] (0.00ns)   --->   "%center_buf_1_addr_10 = getelementptr i32 %center_buf_1, i64 0, i64 %zext_ln47_98" [3dHLS.cpp:47]   --->   Operation 1527 'getelementptr' 'center_buf_1_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1528 [2/2] (1.19ns)   --->   "%center_buf_1_load_10 = load i8 %center_buf_1_addr_10" [3dHLS.cpp:47]   --->   Operation 1528 'load' 'center_buf_1_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1529 [1/1] (0.00ns)   --->   "%center_buf_2_addr_3 = getelementptr i32 %center_buf_2, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1529 'getelementptr' 'center_buf_2_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1530 [2/2] (1.19ns)   --->   "%center_buf_2_load_3 = load i8 %center_buf_2_addr_3" [3dHLS.cpp:47]   --->   Operation 1530 'load' 'center_buf_2_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1531 [1/1] (0.74ns)   --->   "%add_ln42_50 = add i12 %c, i12 4082" [3dHLS.cpp:42]   --->   Operation 1531 'add' 'add_ln42_50' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1532 [1/1] (0.00ns)   --->   "%or_ln42_34 = or i12 %c, i12 50" [3dHLS.cpp:42]   --->   Operation 1532 'or' 'or_ln42_34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1533 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_34, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1533 'partselect' 'tmp_134' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1534 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_50, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1534 'partselect' 'tmp_135' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1535 [1/1] (0.30ns)   --->   "%select_ln42_50 = select i1 %cmp6, i8 %tmp_134, i8 %tmp_135" [3dHLS.cpp:42]   --->   Operation 1535 'select' 'select_ln42_50' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1536 [1/1] (0.00ns)   --->   "%zext_ln47_100 = zext i8 %select_ln42_50" [3dHLS.cpp:47]   --->   Operation 1536 'zext' 'zext_ln47_100' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1537 [1/1] (0.00ns)   --->   "%center_buf_2_addr_10 = getelementptr i32 %center_buf_2, i64 0, i64 %zext_ln47_100" [3dHLS.cpp:47]   --->   Operation 1537 'getelementptr' 'center_buf_2_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1538 [2/2] (1.19ns)   --->   "%center_buf_2_load_10 = load i8 %center_buf_2_addr_10" [3dHLS.cpp:47]   --->   Operation 1538 'load' 'center_buf_2_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1539 [1/1] (0.00ns)   --->   "%center_buf_3_addr_3 = getelementptr i32 %center_buf_3, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1539 'getelementptr' 'center_buf_3_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1540 [2/2] (1.19ns)   --->   "%center_buf_3_load_3 = load i8 %center_buf_3_addr_3" [3dHLS.cpp:47]   --->   Operation 1540 'load' 'center_buf_3_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1541 [1/1] (0.74ns)   --->   "%add_ln42_51 = add i12 %c, i12 4083" [3dHLS.cpp:42]   --->   Operation 1541 'add' 'add_ln42_51' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1542 [1/1] (0.00ns)   --->   "%or_ln42_35 = or i12 %c, i12 51" [3dHLS.cpp:42]   --->   Operation 1542 'or' 'or_ln42_35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_35, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1543 'partselect' 'tmp_137' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_51, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1544 'partselect' 'tmp_138' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1545 [1/1] (0.30ns)   --->   "%select_ln42_51 = select i1 %cmp6, i8 %tmp_137, i8 %tmp_138" [3dHLS.cpp:42]   --->   Operation 1545 'select' 'select_ln42_51' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln47_102 = zext i8 %select_ln42_51" [3dHLS.cpp:47]   --->   Operation 1546 'zext' 'zext_ln47_102' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1547 [1/1] (0.00ns)   --->   "%center_buf_3_addr_10 = getelementptr i32 %center_buf_3, i64 0, i64 %zext_ln47_102" [3dHLS.cpp:47]   --->   Operation 1547 'getelementptr' 'center_buf_3_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1548 [2/2] (1.19ns)   --->   "%center_buf_3_load_10 = load i8 %center_buf_3_addr_10" [3dHLS.cpp:47]   --->   Operation 1548 'load' 'center_buf_3_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1549 [1/1] (0.00ns)   --->   "%center_buf_4_addr_3 = getelementptr i32 %center_buf_4, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1549 'getelementptr' 'center_buf_4_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1550 [2/2] (1.19ns)   --->   "%center_buf_4_load_3 = load i8 %center_buf_4_addr_3" [3dHLS.cpp:47]   --->   Operation 1550 'load' 'center_buf_4_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1551 [1/1] (0.74ns)   --->   "%add_ln42_52 = add i12 %c, i12 4084" [3dHLS.cpp:42]   --->   Operation 1551 'add' 'add_ln42_52' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1552 [1/1] (0.00ns)   --->   "%or_ln42_36 = or i12 %c, i12 52" [3dHLS.cpp:42]   --->   Operation 1552 'or' 'or_ln42_36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_36, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1553 'partselect' 'tmp_140' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1554 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_52, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1554 'partselect' 'tmp_141' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1555 [1/1] (0.30ns)   --->   "%select_ln42_52 = select i1 %cmp6, i8 %tmp_140, i8 %tmp_141" [3dHLS.cpp:42]   --->   Operation 1555 'select' 'select_ln42_52' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1556 [1/1] (0.00ns)   --->   "%zext_ln47_104 = zext i8 %select_ln42_52" [3dHLS.cpp:47]   --->   Operation 1556 'zext' 'zext_ln47_104' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1557 [1/1] (0.00ns)   --->   "%center_buf_4_addr_10 = getelementptr i32 %center_buf_4, i64 0, i64 %zext_ln47_104" [3dHLS.cpp:47]   --->   Operation 1557 'getelementptr' 'center_buf_4_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1558 [2/2] (1.19ns)   --->   "%center_buf_4_load_10 = load i8 %center_buf_4_addr_10" [3dHLS.cpp:47]   --->   Operation 1558 'load' 'center_buf_4_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1559 [1/1] (0.00ns)   --->   "%center_buf_5_addr_3 = getelementptr i32 %center_buf_5, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1559 'getelementptr' 'center_buf_5_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1560 [2/2] (1.19ns)   --->   "%center_buf_5_load_3 = load i8 %center_buf_5_addr_3" [3dHLS.cpp:47]   --->   Operation 1560 'load' 'center_buf_5_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1561 [1/1] (0.74ns)   --->   "%add_ln42_53 = add i12 %c, i12 4085" [3dHLS.cpp:42]   --->   Operation 1561 'add' 'add_ln42_53' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1562 [1/1] (0.00ns)   --->   "%or_ln42_37 = or i12 %c, i12 53" [3dHLS.cpp:42]   --->   Operation 1562 'or' 'or_ln42_37' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_37, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1563 'partselect' 'tmp_143' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1564 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_53, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1564 'partselect' 'tmp_144' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1565 [1/1] (0.30ns)   --->   "%select_ln42_53 = select i1 %cmp6, i8 %tmp_143, i8 %tmp_144" [3dHLS.cpp:42]   --->   Operation 1565 'select' 'select_ln42_53' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1566 [1/1] (0.00ns)   --->   "%zext_ln47_106 = zext i8 %select_ln42_53" [3dHLS.cpp:47]   --->   Operation 1566 'zext' 'zext_ln47_106' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1567 [1/1] (0.00ns)   --->   "%center_buf_5_addr_10 = getelementptr i32 %center_buf_5, i64 0, i64 %zext_ln47_106" [3dHLS.cpp:47]   --->   Operation 1567 'getelementptr' 'center_buf_5_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1568 [2/2] (1.19ns)   --->   "%center_buf_5_load_10 = load i8 %center_buf_5_addr_10" [3dHLS.cpp:47]   --->   Operation 1568 'load' 'center_buf_5_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1569 [1/1] (0.00ns)   --->   "%center_buf_6_addr_3 = getelementptr i32 %center_buf_6, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1569 'getelementptr' 'center_buf_6_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1570 [2/2] (1.19ns)   --->   "%center_buf_6_load_3 = load i8 %center_buf_6_addr_3" [3dHLS.cpp:47]   --->   Operation 1570 'load' 'center_buf_6_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1571 [1/1] (0.74ns)   --->   "%add_ln42_54 = add i12 %c, i12 4086" [3dHLS.cpp:42]   --->   Operation 1571 'add' 'add_ln42_54' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1572 [1/1] (0.00ns)   --->   "%or_ln42_38 = or i12 %c, i12 54" [3dHLS.cpp:42]   --->   Operation 1572 'or' 'or_ln42_38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1573 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_38, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1573 'partselect' 'tmp_146' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1574 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_54, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1574 'partselect' 'tmp_147' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1575 [1/1] (0.30ns)   --->   "%select_ln42_54 = select i1 %cmp6, i8 %tmp_146, i8 %tmp_147" [3dHLS.cpp:42]   --->   Operation 1575 'select' 'select_ln42_54' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln47_108 = zext i8 %select_ln42_54" [3dHLS.cpp:47]   --->   Operation 1576 'zext' 'zext_ln47_108' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1577 [1/1] (0.00ns)   --->   "%center_buf_6_addr_10 = getelementptr i32 %center_buf_6, i64 0, i64 %zext_ln47_108" [3dHLS.cpp:47]   --->   Operation 1577 'getelementptr' 'center_buf_6_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1578 [2/2] (1.19ns)   --->   "%center_buf_6_load_10 = load i8 %center_buf_6_addr_10" [3dHLS.cpp:47]   --->   Operation 1578 'load' 'center_buf_6_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1579 [1/1] (0.00ns)   --->   "%center_buf_7_addr_3 = getelementptr i32 %center_buf_7, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1579 'getelementptr' 'center_buf_7_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1580 [2/2] (1.19ns)   --->   "%center_buf_7_load_3 = load i8 %center_buf_7_addr_3" [3dHLS.cpp:47]   --->   Operation 1580 'load' 'center_buf_7_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1581 [1/1] (0.74ns)   --->   "%add_ln42_55 = add i12 %c, i12 4087" [3dHLS.cpp:42]   --->   Operation 1581 'add' 'add_ln42_55' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1582 [1/1] (0.00ns)   --->   "%or_ln42_39 = or i12 %c, i12 55" [3dHLS.cpp:42]   --->   Operation 1582 'or' 'or_ln42_39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1583 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_39, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1583 'partselect' 'tmp_149' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1584 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_55, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1584 'partselect' 'tmp_150' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1585 [1/1] (0.30ns)   --->   "%select_ln42_55 = select i1 %cmp6, i8 %tmp_149, i8 %tmp_150" [3dHLS.cpp:42]   --->   Operation 1585 'select' 'select_ln42_55' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1586 [1/1] (0.00ns)   --->   "%zext_ln47_110 = zext i8 %select_ln42_55" [3dHLS.cpp:47]   --->   Operation 1586 'zext' 'zext_ln47_110' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1587 [1/1] (0.00ns)   --->   "%center_buf_7_addr_10 = getelementptr i32 %center_buf_7, i64 0, i64 %zext_ln47_110" [3dHLS.cpp:47]   --->   Operation 1587 'getelementptr' 'center_buf_7_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1588 [2/2] (1.19ns)   --->   "%center_buf_7_load_10 = load i8 %center_buf_7_addr_10" [3dHLS.cpp:47]   --->   Operation 1588 'load' 'center_buf_7_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1589 [1/1] (0.00ns)   --->   "%center_buf_8_addr_3 = getelementptr i32 %center_buf_8, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1589 'getelementptr' 'center_buf_8_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1590 [2/2] (1.19ns)   --->   "%center_buf_8_load_3 = load i8 %center_buf_8_addr_3" [3dHLS.cpp:47]   --->   Operation 1590 'load' 'center_buf_8_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1591 [1/1] (0.74ns)   --->   "%add_ln42_56 = add i12 %c, i12 4088" [3dHLS.cpp:42]   --->   Operation 1591 'add' 'add_ln42_56' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1592 [1/1] (0.00ns)   --->   "%or_ln42_40 = or i12 %c, i12 56" [3dHLS.cpp:42]   --->   Operation 1592 'or' 'or_ln42_40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1593 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_40, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1593 'partselect' 'tmp_152' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1594 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_56, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1594 'partselect' 'tmp_153' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1595 [1/1] (0.30ns)   --->   "%select_ln42_56 = select i1 %cmp6, i8 %tmp_152, i8 %tmp_153" [3dHLS.cpp:42]   --->   Operation 1595 'select' 'select_ln42_56' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1596 [1/1] (0.00ns)   --->   "%zext_ln47_112 = zext i8 %select_ln42_56" [3dHLS.cpp:47]   --->   Operation 1596 'zext' 'zext_ln47_112' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1597 [1/1] (0.00ns)   --->   "%center_buf_8_addr_10 = getelementptr i32 %center_buf_8, i64 0, i64 %zext_ln47_112" [3dHLS.cpp:47]   --->   Operation 1597 'getelementptr' 'center_buf_8_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1598 [2/2] (1.19ns)   --->   "%center_buf_8_load_10 = load i8 %center_buf_8_addr_10" [3dHLS.cpp:47]   --->   Operation 1598 'load' 'center_buf_8_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1599 [1/1] (0.00ns)   --->   "%center_buf_9_addr_3 = getelementptr i32 %center_buf_9, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1599 'getelementptr' 'center_buf_9_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1600 [2/2] (1.19ns)   --->   "%center_buf_9_load_3 = load i8 %center_buf_9_addr_3" [3dHLS.cpp:47]   --->   Operation 1600 'load' 'center_buf_9_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1601 [1/1] (0.74ns)   --->   "%add_ln42_57 = add i12 %c, i12 4089" [3dHLS.cpp:42]   --->   Operation 1601 'add' 'add_ln42_57' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1602 [1/1] (0.00ns)   --->   "%or_ln42_41 = or i12 %c, i12 57" [3dHLS.cpp:42]   --->   Operation 1602 'or' 'or_ln42_41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1603 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_41, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1603 'partselect' 'tmp_155' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1604 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_57, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1604 'partselect' 'tmp_156' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1605 [1/1] (0.30ns)   --->   "%select_ln42_57 = select i1 %cmp6, i8 %tmp_155, i8 %tmp_156" [3dHLS.cpp:42]   --->   Operation 1605 'select' 'select_ln42_57' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1606 [1/1] (0.00ns)   --->   "%zext_ln47_114 = zext i8 %select_ln42_57" [3dHLS.cpp:47]   --->   Operation 1606 'zext' 'zext_ln47_114' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1607 [1/1] (0.00ns)   --->   "%center_buf_9_addr_10 = getelementptr i32 %center_buf_9, i64 0, i64 %zext_ln47_114" [3dHLS.cpp:47]   --->   Operation 1607 'getelementptr' 'center_buf_9_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1608 [2/2] (1.19ns)   --->   "%center_buf_9_load_10 = load i8 %center_buf_9_addr_10" [3dHLS.cpp:47]   --->   Operation 1608 'load' 'center_buf_9_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1609 [1/1] (0.00ns)   --->   "%center_buf_10_addr_3 = getelementptr i32 %center_buf_10, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1609 'getelementptr' 'center_buf_10_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1610 [2/2] (1.19ns)   --->   "%center_buf_10_load_3 = load i8 %center_buf_10_addr_3" [3dHLS.cpp:47]   --->   Operation 1610 'load' 'center_buf_10_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1611 [1/1] (0.74ns)   --->   "%add_ln42_58 = add i12 %c, i12 4090" [3dHLS.cpp:42]   --->   Operation 1611 'add' 'add_ln42_58' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1612 [1/1] (0.00ns)   --->   "%or_ln42_42 = or i12 %c, i12 58" [3dHLS.cpp:42]   --->   Operation 1612 'or' 'or_ln42_42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1613 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_42, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1613 'partselect' 'tmp_158' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_58, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1614 'partselect' 'tmp_159' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1615 [1/1] (0.30ns)   --->   "%select_ln42_58 = select i1 %cmp6, i8 %tmp_158, i8 %tmp_159" [3dHLS.cpp:42]   --->   Operation 1615 'select' 'select_ln42_58' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1616 [1/1] (0.00ns)   --->   "%zext_ln47_116 = zext i8 %select_ln42_58" [3dHLS.cpp:47]   --->   Operation 1616 'zext' 'zext_ln47_116' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1617 [1/1] (0.00ns)   --->   "%center_buf_10_addr_10 = getelementptr i32 %center_buf_10, i64 0, i64 %zext_ln47_116" [3dHLS.cpp:47]   --->   Operation 1617 'getelementptr' 'center_buf_10_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1618 [2/2] (1.19ns)   --->   "%center_buf_10_load_10 = load i8 %center_buf_10_addr_10" [3dHLS.cpp:47]   --->   Operation 1618 'load' 'center_buf_10_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1619 [1/1] (0.00ns)   --->   "%center_buf_11_addr_3 = getelementptr i32 %center_buf_11, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1619 'getelementptr' 'center_buf_11_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1620 [2/2] (1.19ns)   --->   "%center_buf_11_load_3 = load i8 %center_buf_11_addr_3" [3dHLS.cpp:47]   --->   Operation 1620 'load' 'center_buf_11_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1621 [1/1] (0.74ns)   --->   "%add_ln42_59 = add i12 %c, i12 4091" [3dHLS.cpp:42]   --->   Operation 1621 'add' 'add_ln42_59' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1622 [1/1] (0.00ns)   --->   "%or_ln42_43 = or i12 %c, i12 59" [3dHLS.cpp:42]   --->   Operation 1622 'or' 'or_ln42_43' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1623 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_43, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1623 'partselect' 'tmp_161' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1624 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_59, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1624 'partselect' 'tmp_162' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1625 [1/1] (0.30ns)   --->   "%select_ln42_59 = select i1 %cmp6, i8 %tmp_161, i8 %tmp_162" [3dHLS.cpp:42]   --->   Operation 1625 'select' 'select_ln42_59' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1626 [1/1] (0.00ns)   --->   "%zext_ln47_118 = zext i8 %select_ln42_59" [3dHLS.cpp:47]   --->   Operation 1626 'zext' 'zext_ln47_118' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1627 [1/1] (0.00ns)   --->   "%center_buf_11_addr_10 = getelementptr i32 %center_buf_11, i64 0, i64 %zext_ln47_118" [3dHLS.cpp:47]   --->   Operation 1627 'getelementptr' 'center_buf_11_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1628 [2/2] (1.19ns)   --->   "%center_buf_11_load_10 = load i8 %center_buf_11_addr_10" [3dHLS.cpp:47]   --->   Operation 1628 'load' 'center_buf_11_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1629 [1/1] (0.00ns)   --->   "%center_buf_12_addr_3 = getelementptr i32 %center_buf_12, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1629 'getelementptr' 'center_buf_12_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1630 [2/2] (1.19ns)   --->   "%center_buf_12_load_3 = load i8 %center_buf_12_addr_3" [3dHLS.cpp:47]   --->   Operation 1630 'load' 'center_buf_12_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1631 [1/1] (0.74ns)   --->   "%add_ln42_60 = add i12 %c, i12 4092" [3dHLS.cpp:42]   --->   Operation 1631 'add' 'add_ln42_60' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1632 [1/1] (0.00ns)   --->   "%or_ln42_44 = or i12 %c, i12 60" [3dHLS.cpp:42]   --->   Operation 1632 'or' 'or_ln42_44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1633 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_44, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1633 'partselect' 'tmp_164' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_60, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1634 'partselect' 'tmp_165' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1635 [1/1] (0.30ns)   --->   "%select_ln42_60 = select i1 %cmp6, i8 %tmp_164, i8 %tmp_165" [3dHLS.cpp:42]   --->   Operation 1635 'select' 'select_ln42_60' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1636 [1/1] (0.00ns)   --->   "%zext_ln47_120 = zext i8 %select_ln42_60" [3dHLS.cpp:47]   --->   Operation 1636 'zext' 'zext_ln47_120' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1637 [1/1] (0.00ns)   --->   "%center_buf_12_addr_10 = getelementptr i32 %center_buf_12, i64 0, i64 %zext_ln47_120" [3dHLS.cpp:47]   --->   Operation 1637 'getelementptr' 'center_buf_12_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1638 [2/2] (1.19ns)   --->   "%center_buf_12_load_10 = load i8 %center_buf_12_addr_10" [3dHLS.cpp:47]   --->   Operation 1638 'load' 'center_buf_12_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1639 [1/1] (0.00ns)   --->   "%center_buf_13_addr_3 = getelementptr i32 %center_buf_13, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1639 'getelementptr' 'center_buf_13_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1640 [2/2] (1.19ns)   --->   "%center_buf_13_load_3 = load i8 %center_buf_13_addr_3" [3dHLS.cpp:47]   --->   Operation 1640 'load' 'center_buf_13_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1641 [1/1] (0.74ns)   --->   "%add_ln42_61 = add i12 %c, i12 4093" [3dHLS.cpp:42]   --->   Operation 1641 'add' 'add_ln42_61' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1642 [1/1] (0.00ns)   --->   "%or_ln42_45 = or i12 %c, i12 61" [3dHLS.cpp:42]   --->   Operation 1642 'or' 'or_ln42_45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1643 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_45, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1643 'partselect' 'tmp_167' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1644 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_61, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1644 'partselect' 'tmp_168' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1645 [1/1] (0.30ns)   --->   "%select_ln42_61 = select i1 %cmp6, i8 %tmp_167, i8 %tmp_168" [3dHLS.cpp:42]   --->   Operation 1645 'select' 'select_ln42_61' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1646 [1/1] (0.00ns)   --->   "%zext_ln47_122 = zext i8 %select_ln42_61" [3dHLS.cpp:47]   --->   Operation 1646 'zext' 'zext_ln47_122' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1647 [1/1] (0.00ns)   --->   "%center_buf_13_addr_10 = getelementptr i32 %center_buf_13, i64 0, i64 %zext_ln47_122" [3dHLS.cpp:47]   --->   Operation 1647 'getelementptr' 'center_buf_13_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1648 [2/2] (1.19ns)   --->   "%center_buf_13_load_10 = load i8 %center_buf_13_addr_10" [3dHLS.cpp:47]   --->   Operation 1648 'load' 'center_buf_13_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1649 [1/1] (0.00ns)   --->   "%center_buf_14_addr_3 = getelementptr i32 %center_buf_14, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1649 'getelementptr' 'center_buf_14_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1650 [2/2] (1.19ns)   --->   "%center_buf_14_load_3 = load i8 %center_buf_14_addr_3" [3dHLS.cpp:47]   --->   Operation 1650 'load' 'center_buf_14_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1651 [1/1] (0.74ns)   --->   "%add_ln42_62 = add i12 %c, i12 4094" [3dHLS.cpp:42]   --->   Operation 1651 'add' 'add_ln42_62' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1652 [1/1] (0.00ns)   --->   "%or_ln42_46 = or i12 %c, i12 62" [3dHLS.cpp:42]   --->   Operation 1652 'or' 'or_ln42_46' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1653 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_46, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1653 'partselect' 'tmp_170' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1654 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_62, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1654 'partselect' 'tmp_171' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1655 [1/1] (0.30ns)   --->   "%select_ln42_62 = select i1 %cmp6, i8 %tmp_170, i8 %tmp_171" [3dHLS.cpp:42]   --->   Operation 1655 'select' 'select_ln42_62' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1656 [1/1] (0.00ns)   --->   "%zext_ln47_124 = zext i8 %select_ln42_62" [3dHLS.cpp:47]   --->   Operation 1656 'zext' 'zext_ln47_124' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1657 [1/1] (0.00ns)   --->   "%center_buf_14_addr_10 = getelementptr i32 %center_buf_14, i64 0, i64 %zext_ln47_124" [3dHLS.cpp:47]   --->   Operation 1657 'getelementptr' 'center_buf_14_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1658 [2/2] (1.19ns)   --->   "%center_buf_14_load_10 = load i8 %center_buf_14_addr_10" [3dHLS.cpp:47]   --->   Operation 1658 'load' 'center_buf_14_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1659 [1/1] (0.00ns)   --->   "%center_buf_15_addr_3 = getelementptr i32 %center_buf_15, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 1659 'getelementptr' 'center_buf_15_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1660 [2/2] (1.19ns)   --->   "%center_buf_15_load_3 = load i8 %center_buf_15_addr_3" [3dHLS.cpp:47]   --->   Operation 1660 'load' 'center_buf_15_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 1661 [1/1] (0.74ns)   --->   "%add_ln42_63 = add i12 %c, i12 4095" [3dHLS.cpp:42]   --->   Operation 1661 'add' 'add_ln42_63' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1662 [1/1] (0.00ns)   --->   "%or_ln42_47 = or i12 %c, i12 63" [3dHLS.cpp:42]   --->   Operation 1662 'or' 'or_ln42_47' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1663 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %or_ln42_47, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1663 'partselect' 'tmp_173' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1664 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln42_63, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1664 'partselect' 'tmp_174' <Predicate = (!icmp_ln32 & !cmp6)> <Delay = 0.00>
ST_16 : Operation 1665 [1/1] (0.30ns)   --->   "%select_ln42_63 = select i1 %cmp6, i8 %tmp_173, i8 %tmp_174" [3dHLS.cpp:42]   --->   Operation 1665 'select' 'select_ln42_63' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1666 [1/1] (0.00ns)   --->   "%zext_ln47_126 = zext i8 %select_ln42_63" [3dHLS.cpp:47]   --->   Operation 1666 'zext' 'zext_ln47_126' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1667 [1/1] (0.00ns)   --->   "%center_buf_15_addr_10 = getelementptr i32 %center_buf_15, i64 0, i64 %zext_ln47_126" [3dHLS.cpp:47]   --->   Operation 1667 'getelementptr' 'center_buf_15_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 1668 [2/2] (1.19ns)   --->   "%center_buf_15_load_10 = load i8 %center_buf_15_addr_10" [3dHLS.cpp:47]   --->   Operation 1668 'load' 'center_buf_15_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 1669 [1/1] (0.74ns)   --->   "%add_ln43 = add i12 %c, i12 64" [3dHLS.cpp:43]   --->   Operation 1669 'add' 'add_ln43' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1670 [2/4] (2.32ns)   --->   "%mul = fmul i32 %center_buf_0_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1670 'fmul' 'mul' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1671 [2/4] (2.32ns)   --->   "%mul2 = fmul i32 %center_buf_0_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1671 'fmul' 'mul2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1672 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1672 'partselect' 'tmp_9' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1673 [1/1] (0.30ns)   --->   "%select_ln43 = select i1 %cmp9, i8 252, i8 %tmp_9" [3dHLS.cpp:43]   --->   Operation 1673 'select' 'select_ln43' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1674 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i8 %select_ln43" [3dHLS.cpp:47]   --->   Operation 1674 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1675 [1/1] (0.00ns)   --->   "%center_buf_0_addr_5 = getelementptr i32 %center_buf_0, i64 0, i64 %zext_ln47_1" [3dHLS.cpp:47]   --->   Operation 1675 'getelementptr' 'center_buf_0_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1676 [2/2] (1.19ns)   --->   "%center_buf_0_load_5 = load i8 %center_buf_0_addr_5" [3dHLS.cpp:47]   --->   Operation 1676 'load' 'center_buf_0_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1677 [2/4] (2.32ns)   --->   "%mul4 = fmul i32 %center_buf_1_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1677 'fmul' 'mul4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1678 [2/4] (2.32ns)   --->   "%mul5 = fmul i32 %center_buf_0_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1678 'fmul' 'mul5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1679 [2/4] (2.32ns)   --->   "%mul6 = fmul i32 %top_buf_0_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1679 'fmul' 'mul6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1680 [1/1] (0.74ns)   --->   "%add_ln43_1 = add i12 %c, i12 65" [3dHLS.cpp:43]   --->   Operation 1680 'add' 'add_ln43_1' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1681 [2/4] (2.32ns)   --->   "%mul12_1 = fmul i32 %center_buf_1_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1681 'fmul' 'mul12_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1682 [2/4] (2.32ns)   --->   "%mul15_1 = fmul i32 %center_buf_1_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1682 'fmul' 'mul15_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1683 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_1, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1683 'partselect' 'tmp_1' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1684 [1/1] (0.30ns)   --->   "%select_ln43_1 = select i1 %cmp9, i8 %shl_ln8, i8 %tmp_1" [3dHLS.cpp:43]   --->   Operation 1684 'select' 'select_ln43_1' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1685 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i8 %select_ln43_1" [3dHLS.cpp:47]   --->   Operation 1685 'zext' 'zext_ln47_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1686 [1/1] (0.00ns)   --->   "%center_buf_1_addr_5 = getelementptr i32 %center_buf_1, i64 0, i64 %zext_ln47_3" [3dHLS.cpp:47]   --->   Operation 1686 'getelementptr' 'center_buf_1_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1687 [2/2] (1.19ns)   --->   "%center_buf_1_load_5 = load i8 %center_buf_1_addr_5" [3dHLS.cpp:47]   --->   Operation 1687 'load' 'center_buf_1_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1688 [2/4] (2.32ns)   --->   "%mul23_1 = fmul i32 %center_buf_2_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1688 'fmul' 'mul23_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1689 [2/4] (2.32ns)   --->   "%mul31_1 = fmul i32 %top_buf_1_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1689 'fmul' 'mul31_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1690 [1/1] (0.74ns)   --->   "%add_ln43_2 = add i12 %c, i12 66" [3dHLS.cpp:43]   --->   Operation 1690 'add' 'add_ln43_2' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1691 [2/4] (2.32ns)   --->   "%mul12_2 = fmul i32 %center_buf_2_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1691 'fmul' 'mul12_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1692 [2/4] (2.32ns)   --->   "%mul15_2 = fmul i32 %center_buf_2_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1692 'fmul' 'mul15_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1693 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_2, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1693 'partselect' 'tmp_3' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1694 [1/1] (0.30ns)   --->   "%select_ln43_2 = select i1 %cmp9, i8 %shl_ln8, i8 %tmp_3" [3dHLS.cpp:43]   --->   Operation 1694 'select' 'select_ln43_2' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1695 [1/1] (0.00ns)   --->   "%zext_ln47_5 = zext i8 %select_ln43_2" [3dHLS.cpp:47]   --->   Operation 1695 'zext' 'zext_ln47_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1696 [1/1] (0.00ns)   --->   "%center_buf_2_addr_5 = getelementptr i32 %center_buf_2, i64 0, i64 %zext_ln47_5" [3dHLS.cpp:47]   --->   Operation 1696 'getelementptr' 'center_buf_2_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1697 [2/2] (1.19ns)   --->   "%center_buf_2_load_5 = load i8 %center_buf_2_addr_5" [3dHLS.cpp:47]   --->   Operation 1697 'load' 'center_buf_2_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1698 [2/4] (2.32ns)   --->   "%mul23_2 = fmul i32 %center_buf_3_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1698 'fmul' 'mul23_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1699 [2/4] (2.32ns)   --->   "%mul27_2 = fmul i32 %center_buf_1_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1699 'fmul' 'mul27_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1700 [2/4] (2.32ns)   --->   "%mul31_2 = fmul i32 %top_buf_2_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1700 'fmul' 'mul31_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1701 [1/1] (0.74ns)   --->   "%add_ln43_3 = add i12 %c, i12 67" [3dHLS.cpp:43]   --->   Operation 1701 'add' 'add_ln43_3' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1702 [2/4] (2.32ns)   --->   "%mul12_3 = fmul i32 %center_buf_3_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1702 'fmul' 'mul12_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1703 [2/4] (2.32ns)   --->   "%mul15_3 = fmul i32 %center_buf_3_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1703 'fmul' 'mul15_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1704 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_3, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1704 'partselect' 'tmp_5' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1705 [1/1] (0.30ns)   --->   "%select_ln43_3 = select i1 %cmp9, i8 %shl_ln8, i8 %tmp_5" [3dHLS.cpp:43]   --->   Operation 1705 'select' 'select_ln43_3' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln47_7 = zext i8 %select_ln43_3" [3dHLS.cpp:47]   --->   Operation 1706 'zext' 'zext_ln47_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1707 [1/1] (0.00ns)   --->   "%center_buf_3_addr_5 = getelementptr i32 %center_buf_3, i64 0, i64 %zext_ln47_7" [3dHLS.cpp:47]   --->   Operation 1707 'getelementptr' 'center_buf_3_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1708 [2/2] (1.19ns)   --->   "%center_buf_3_load_5 = load i8 %center_buf_3_addr_5" [3dHLS.cpp:47]   --->   Operation 1708 'load' 'center_buf_3_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1709 [2/4] (2.32ns)   --->   "%mul23_3 = fmul i32 %center_buf_4_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1709 'fmul' 'mul23_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1710 [2/4] (2.32ns)   --->   "%mul27_3 = fmul i32 %center_buf_2_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1710 'fmul' 'mul27_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1711 [2/4] (2.32ns)   --->   "%mul31_3 = fmul i32 %top_buf_3_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1711 'fmul' 'mul31_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1712 [1/1] (0.74ns)   --->   "%add_ln43_4 = add i12 %c, i12 68" [3dHLS.cpp:43]   --->   Operation 1712 'add' 'add_ln43_4' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1713 [2/4] (2.32ns)   --->   "%mul12_4 = fmul i32 %center_buf_4_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1713 'fmul' 'mul12_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1714 [2/4] (2.32ns)   --->   "%mul15_4 = fmul i32 %center_buf_4_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1714 'fmul' 'mul15_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1715 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_4, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1715 'partselect' 'tmp_7' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1716 [1/1] (0.30ns)   --->   "%select_ln43_4 = select i1 %cmp9, i8 %shl_ln8, i8 %tmp_7" [3dHLS.cpp:43]   --->   Operation 1716 'select' 'select_ln43_4' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1717 [1/1] (0.00ns)   --->   "%zext_ln47_9 = zext i8 %select_ln43_4" [3dHLS.cpp:47]   --->   Operation 1717 'zext' 'zext_ln47_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1718 [1/1] (0.00ns)   --->   "%center_buf_4_addr_5 = getelementptr i32 %center_buf_4, i64 0, i64 %zext_ln47_9" [3dHLS.cpp:47]   --->   Operation 1718 'getelementptr' 'center_buf_4_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1719 [2/2] (1.19ns)   --->   "%center_buf_4_load_5 = load i8 %center_buf_4_addr_5" [3dHLS.cpp:47]   --->   Operation 1719 'load' 'center_buf_4_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1720 [2/4] (2.32ns)   --->   "%mul23_4 = fmul i32 %center_buf_5_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1720 'fmul' 'mul23_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1721 [2/4] (2.32ns)   --->   "%mul27_4 = fmul i32 %center_buf_3_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1721 'fmul' 'mul27_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1722 [2/4] (2.32ns)   --->   "%mul31_4 = fmul i32 %top_buf_4_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1722 'fmul' 'mul31_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1723 [1/1] (0.74ns)   --->   "%add_ln43_5 = add i12 %c, i12 69" [3dHLS.cpp:43]   --->   Operation 1723 'add' 'add_ln43_5' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1724 [2/4] (2.32ns)   --->   "%mul12_5 = fmul i32 %center_buf_5_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1724 'fmul' 'mul12_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1725 [2/4] (2.32ns)   --->   "%mul15_5 = fmul i32 %center_buf_5_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1725 'fmul' 'mul15_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_5, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1726 'partselect' 'tmp_11' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1727 [1/1] (0.30ns)   --->   "%select_ln43_5 = select i1 %cmp9, i8 %shl_ln8, i8 %tmp_11" [3dHLS.cpp:43]   --->   Operation 1727 'select' 'select_ln43_5' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1728 [1/1] (0.00ns)   --->   "%zext_ln47_11 = zext i8 %select_ln43_5" [3dHLS.cpp:47]   --->   Operation 1728 'zext' 'zext_ln47_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1729 [1/1] (0.00ns)   --->   "%center_buf_5_addr_5 = getelementptr i32 %center_buf_5, i64 0, i64 %zext_ln47_11" [3dHLS.cpp:47]   --->   Operation 1729 'getelementptr' 'center_buf_5_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1730 [2/2] (1.19ns)   --->   "%center_buf_5_load_5 = load i8 %center_buf_5_addr_5" [3dHLS.cpp:47]   --->   Operation 1730 'load' 'center_buf_5_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1731 [2/4] (2.32ns)   --->   "%mul23_5 = fmul i32 %center_buf_6_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1731 'fmul' 'mul23_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1732 [2/4] (2.32ns)   --->   "%mul27_5 = fmul i32 %center_buf_4_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1732 'fmul' 'mul27_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1733 [2/4] (2.32ns)   --->   "%mul31_5 = fmul i32 %top_buf_5_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1733 'fmul' 'mul31_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1734 [1/1] (0.74ns)   --->   "%add_ln43_6 = add i12 %c, i12 70" [3dHLS.cpp:43]   --->   Operation 1734 'add' 'add_ln43_6' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1735 [2/4] (2.32ns)   --->   "%mul12_6 = fmul i32 %center_buf_6_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1735 'fmul' 'mul12_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1736 [2/4] (2.32ns)   --->   "%mul15_6 = fmul i32 %center_buf_6_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1736 'fmul' 'mul15_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1737 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_6, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1737 'partselect' 'tmp_13' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1738 [1/1] (0.30ns)   --->   "%select_ln43_6 = select i1 %cmp9, i8 %shl_ln8, i8 %tmp_13" [3dHLS.cpp:43]   --->   Operation 1738 'select' 'select_ln43_6' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1739 [1/1] (0.00ns)   --->   "%zext_ln47_13 = zext i8 %select_ln43_6" [3dHLS.cpp:47]   --->   Operation 1739 'zext' 'zext_ln47_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1740 [1/1] (0.00ns)   --->   "%center_buf_6_addr_5 = getelementptr i32 %center_buf_6, i64 0, i64 %zext_ln47_13" [3dHLS.cpp:47]   --->   Operation 1740 'getelementptr' 'center_buf_6_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1741 [2/2] (1.19ns)   --->   "%center_buf_6_load_5 = load i8 %center_buf_6_addr_5" [3dHLS.cpp:47]   --->   Operation 1741 'load' 'center_buf_6_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1742 [2/4] (2.32ns)   --->   "%mul23_6 = fmul i32 %center_buf_7_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1742 'fmul' 'mul23_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1743 [2/4] (2.32ns)   --->   "%mul27_6 = fmul i32 %center_buf_5_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1743 'fmul' 'mul27_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1744 [2/4] (2.32ns)   --->   "%mul31_6 = fmul i32 %top_buf_6_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1744 'fmul' 'mul31_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1745 [1/1] (0.74ns)   --->   "%add_ln43_7 = add i12 %c, i12 71" [3dHLS.cpp:43]   --->   Operation 1745 'add' 'add_ln43_7' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1746 [2/4] (2.32ns)   --->   "%mul12_7 = fmul i32 %center_buf_7_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1746 'fmul' 'mul12_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1747 [2/4] (2.32ns)   --->   "%mul15_7 = fmul i32 %center_buf_7_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1747 'fmul' 'mul15_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1748 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_7, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1748 'partselect' 'tmp_15' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1749 [1/1] (0.30ns)   --->   "%select_ln43_7 = select i1 %cmp9, i8 %shl_ln8, i8 %tmp_15" [3dHLS.cpp:43]   --->   Operation 1749 'select' 'select_ln43_7' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln47_15 = zext i8 %select_ln43_7" [3dHLS.cpp:47]   --->   Operation 1750 'zext' 'zext_ln47_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1751 [1/1] (0.00ns)   --->   "%center_buf_7_addr_5 = getelementptr i32 %center_buf_7, i64 0, i64 %zext_ln47_15" [3dHLS.cpp:47]   --->   Operation 1751 'getelementptr' 'center_buf_7_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1752 [2/2] (1.19ns)   --->   "%center_buf_7_load_5 = load i8 %center_buf_7_addr_5" [3dHLS.cpp:47]   --->   Operation 1752 'load' 'center_buf_7_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1753 [2/4] (2.32ns)   --->   "%mul23_7 = fmul i32 %center_buf_8_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1753 'fmul' 'mul23_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1754 [2/4] (2.32ns)   --->   "%mul27_7 = fmul i32 %center_buf_6_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1754 'fmul' 'mul27_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1755 [2/4] (2.32ns)   --->   "%mul31_7 = fmul i32 %top_buf_7_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1755 'fmul' 'mul31_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1756 [1/1] (0.74ns)   --->   "%add_ln43_8 = add i12 %c, i12 72" [3dHLS.cpp:43]   --->   Operation 1756 'add' 'add_ln43_8' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1757 [2/4] (2.32ns)   --->   "%mul12_8 = fmul i32 %center_buf_8_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1757 'fmul' 'mul12_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1758 [2/4] (2.32ns)   --->   "%mul15_8 = fmul i32 %center_buf_8_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1758 'fmul' 'mul15_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_8, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1759 'partselect' 'tmp_17' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1760 [1/1] (0.30ns)   --->   "%select_ln43_8 = select i1 %cmp9, i8 %shl_ln8, i8 %tmp_17" [3dHLS.cpp:43]   --->   Operation 1760 'select' 'select_ln43_8' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1761 [1/1] (0.00ns)   --->   "%zext_ln47_17 = zext i8 %select_ln43_8" [3dHLS.cpp:47]   --->   Operation 1761 'zext' 'zext_ln47_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1762 [1/1] (0.00ns)   --->   "%center_buf_8_addr_5 = getelementptr i32 %center_buf_8, i64 0, i64 %zext_ln47_17" [3dHLS.cpp:47]   --->   Operation 1762 'getelementptr' 'center_buf_8_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1763 [2/2] (1.19ns)   --->   "%center_buf_8_load_5 = load i8 %center_buf_8_addr_5" [3dHLS.cpp:47]   --->   Operation 1763 'load' 'center_buf_8_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1764 [2/4] (2.32ns)   --->   "%mul23_8 = fmul i32 %center_buf_9_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1764 'fmul' 'mul23_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1765 [2/4] (2.32ns)   --->   "%mul27_8 = fmul i32 %center_buf_7_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1765 'fmul' 'mul27_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1766 [2/4] (2.32ns)   --->   "%mul31_8 = fmul i32 %top_buf_8_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1766 'fmul' 'mul31_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1767 [1/1] (0.74ns)   --->   "%add_ln43_9 = add i12 %c, i12 73" [3dHLS.cpp:43]   --->   Operation 1767 'add' 'add_ln43_9' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1768 [2/4] (2.32ns)   --->   "%mul12_9 = fmul i32 %center_buf_9_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1768 'fmul' 'mul12_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1769 [2/4] (2.32ns)   --->   "%mul15_9 = fmul i32 %center_buf_9_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1769 'fmul' 'mul15_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1770 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_9, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1770 'partselect' 'tmp_19' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1771 [1/1] (0.30ns)   --->   "%select_ln43_9 = select i1 %cmp9, i8 %shl_ln8, i8 %tmp_19" [3dHLS.cpp:43]   --->   Operation 1771 'select' 'select_ln43_9' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1772 [1/1] (0.00ns)   --->   "%zext_ln47_19 = zext i8 %select_ln43_9" [3dHLS.cpp:47]   --->   Operation 1772 'zext' 'zext_ln47_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1773 [1/1] (0.00ns)   --->   "%center_buf_9_addr_5 = getelementptr i32 %center_buf_9, i64 0, i64 %zext_ln47_19" [3dHLS.cpp:47]   --->   Operation 1773 'getelementptr' 'center_buf_9_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1774 [2/2] (1.19ns)   --->   "%center_buf_9_load_5 = load i8 %center_buf_9_addr_5" [3dHLS.cpp:47]   --->   Operation 1774 'load' 'center_buf_9_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1775 [2/4] (2.32ns)   --->   "%mul23_9 = fmul i32 %center_buf_10_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1775 'fmul' 'mul23_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1776 [2/4] (2.32ns)   --->   "%mul27_9 = fmul i32 %center_buf_8_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1776 'fmul' 'mul27_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1777 [2/4] (2.32ns)   --->   "%mul31_9 = fmul i32 %top_buf_9_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1777 'fmul' 'mul31_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1778 [1/1] (0.74ns)   --->   "%add_ln43_10 = add i12 %c, i12 74" [3dHLS.cpp:43]   --->   Operation 1778 'add' 'add_ln43_10' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1779 [2/4] (2.32ns)   --->   "%mul12_s = fmul i32 %center_buf_10_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1779 'fmul' 'mul12_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1780 [2/4] (2.32ns)   --->   "%mul15_s = fmul i32 %center_buf_10_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1780 'fmul' 'mul15_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1781 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_10, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1781 'partselect' 'tmp_21' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1782 [1/1] (0.30ns)   --->   "%select_ln43_10 = select i1 %cmp9, i8 %shl_ln8, i8 %tmp_21" [3dHLS.cpp:43]   --->   Operation 1782 'select' 'select_ln43_10' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1783 [1/1] (0.00ns)   --->   "%zext_ln47_21 = zext i8 %select_ln43_10" [3dHLS.cpp:47]   --->   Operation 1783 'zext' 'zext_ln47_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1784 [1/1] (0.00ns)   --->   "%center_buf_10_addr_5 = getelementptr i32 %center_buf_10, i64 0, i64 %zext_ln47_21" [3dHLS.cpp:47]   --->   Operation 1784 'getelementptr' 'center_buf_10_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1785 [2/2] (1.19ns)   --->   "%center_buf_10_load_5 = load i8 %center_buf_10_addr_5" [3dHLS.cpp:47]   --->   Operation 1785 'load' 'center_buf_10_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1786 [2/4] (2.32ns)   --->   "%mul23_s = fmul i32 %center_buf_11_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1786 'fmul' 'mul23_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1787 [2/4] (2.32ns)   --->   "%mul27_s = fmul i32 %center_buf_9_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1787 'fmul' 'mul27_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1788 [2/4] (2.32ns)   --->   "%mul31_s = fmul i32 %top_buf_10_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1788 'fmul' 'mul31_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1789 [1/1] (0.74ns)   --->   "%add_ln43_11 = add i12 %c, i12 75" [3dHLS.cpp:43]   --->   Operation 1789 'add' 'add_ln43_11' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1790 [2/4] (2.32ns)   --->   "%mul12_10 = fmul i32 %center_buf_11_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1790 'fmul' 'mul12_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1791 [2/4] (2.32ns)   --->   "%mul15_10 = fmul i32 %center_buf_11_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1791 'fmul' 'mul15_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1792 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_11, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1792 'partselect' 'tmp_23' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1793 [1/1] (0.30ns)   --->   "%select_ln43_11 = select i1 %cmp9, i8 %shl_ln8, i8 %tmp_23" [3dHLS.cpp:43]   --->   Operation 1793 'select' 'select_ln43_11' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1794 [1/1] (0.00ns)   --->   "%zext_ln47_23 = zext i8 %select_ln43_11" [3dHLS.cpp:47]   --->   Operation 1794 'zext' 'zext_ln47_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1795 [1/1] (0.00ns)   --->   "%center_buf_11_addr_5 = getelementptr i32 %center_buf_11, i64 0, i64 %zext_ln47_23" [3dHLS.cpp:47]   --->   Operation 1795 'getelementptr' 'center_buf_11_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1796 [2/2] (1.19ns)   --->   "%center_buf_11_load_5 = load i8 %center_buf_11_addr_5" [3dHLS.cpp:47]   --->   Operation 1796 'load' 'center_buf_11_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1797 [2/4] (2.32ns)   --->   "%mul23_10 = fmul i32 %center_buf_12_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1797 'fmul' 'mul23_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1798 [2/4] (2.32ns)   --->   "%mul27_1 = fmul i32 %center_buf_10_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1798 'fmul' 'mul27_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1799 [2/4] (2.32ns)   --->   "%mul31_10 = fmul i32 %top_buf_11_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1799 'fmul' 'mul31_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1800 [1/1] (0.74ns)   --->   "%add_ln43_12 = add i12 %c, i12 76" [3dHLS.cpp:43]   --->   Operation 1800 'add' 'add_ln43_12' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1801 [2/4] (2.32ns)   --->   "%mul12_11 = fmul i32 %center_buf_12_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1801 'fmul' 'mul12_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1802 [2/4] (2.32ns)   --->   "%mul15_11 = fmul i32 %center_buf_12_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1802 'fmul' 'mul15_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1803 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_12, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1803 'partselect' 'tmp_25' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1804 [1/1] (0.30ns)   --->   "%select_ln43_12 = select i1 %cmp9, i8 %shl_ln8, i8 %tmp_25" [3dHLS.cpp:43]   --->   Operation 1804 'select' 'select_ln43_12' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1805 [1/1] (0.00ns)   --->   "%zext_ln47_25 = zext i8 %select_ln43_12" [3dHLS.cpp:47]   --->   Operation 1805 'zext' 'zext_ln47_25' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1806 [1/1] (0.00ns)   --->   "%center_buf_12_addr_5 = getelementptr i32 %center_buf_12, i64 0, i64 %zext_ln47_25" [3dHLS.cpp:47]   --->   Operation 1806 'getelementptr' 'center_buf_12_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1807 [2/2] (1.19ns)   --->   "%center_buf_12_load_5 = load i8 %center_buf_12_addr_5" [3dHLS.cpp:47]   --->   Operation 1807 'load' 'center_buf_12_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1808 [2/4] (2.32ns)   --->   "%mul23_11 = fmul i32 %center_buf_13_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1808 'fmul' 'mul23_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1809 [2/4] (2.32ns)   --->   "%mul27_10 = fmul i32 %center_buf_11_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1809 'fmul' 'mul27_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1810 [2/4] (2.32ns)   --->   "%mul31_11 = fmul i32 %top_buf_12_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1810 'fmul' 'mul31_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1811 [1/1] (0.74ns)   --->   "%add_ln43_13 = add i12 %c, i12 77" [3dHLS.cpp:43]   --->   Operation 1811 'add' 'add_ln43_13' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1812 [2/4] (2.32ns)   --->   "%mul12_12 = fmul i32 %center_buf_13_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1812 'fmul' 'mul12_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1813 [2/4] (2.32ns)   --->   "%mul15_12 = fmul i32 %center_buf_13_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1813 'fmul' 'mul15_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1814 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_13, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1814 'partselect' 'tmp_27' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1815 [1/1] (0.30ns)   --->   "%select_ln43_13 = select i1 %cmp9, i8 %shl_ln8, i8 %tmp_27" [3dHLS.cpp:43]   --->   Operation 1815 'select' 'select_ln43_13' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1816 [1/1] (0.00ns)   --->   "%zext_ln47_27 = zext i8 %select_ln43_13" [3dHLS.cpp:47]   --->   Operation 1816 'zext' 'zext_ln47_27' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1817 [1/1] (0.00ns)   --->   "%center_buf_13_addr_5 = getelementptr i32 %center_buf_13, i64 0, i64 %zext_ln47_27" [3dHLS.cpp:47]   --->   Operation 1817 'getelementptr' 'center_buf_13_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1818 [2/2] (1.19ns)   --->   "%center_buf_13_load_5 = load i8 %center_buf_13_addr_5" [3dHLS.cpp:47]   --->   Operation 1818 'load' 'center_buf_13_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1819 [2/4] (2.32ns)   --->   "%mul23_12 = fmul i32 %center_buf_14_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1819 'fmul' 'mul23_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1820 [2/4] (2.32ns)   --->   "%mul27_11 = fmul i32 %center_buf_12_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1820 'fmul' 'mul27_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1821 [2/4] (2.32ns)   --->   "%mul31_12 = fmul i32 %top_buf_13_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1821 'fmul' 'mul31_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1822 [1/1] (0.74ns)   --->   "%add_ln43_14 = add i12 %c, i12 78" [3dHLS.cpp:43]   --->   Operation 1822 'add' 'add_ln43_14' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1823 [2/4] (2.32ns)   --->   "%mul12_13 = fmul i32 %center_buf_14_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1823 'fmul' 'mul12_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1824 [2/4] (2.32ns)   --->   "%mul15_13 = fmul i32 %center_buf_14_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1824 'fmul' 'mul15_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1825 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_14, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1825 'partselect' 'tmp_29' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1826 [1/1] (0.30ns)   --->   "%select_ln43_14 = select i1 %cmp9, i8 %shl_ln8, i8 %tmp_29" [3dHLS.cpp:43]   --->   Operation 1826 'select' 'select_ln43_14' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1827 [1/1] (0.00ns)   --->   "%zext_ln47_29 = zext i8 %select_ln43_14" [3dHLS.cpp:47]   --->   Operation 1827 'zext' 'zext_ln47_29' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1828 [1/1] (0.00ns)   --->   "%center_buf_14_addr_5 = getelementptr i32 %center_buf_14, i64 0, i64 %zext_ln47_29" [3dHLS.cpp:47]   --->   Operation 1828 'getelementptr' 'center_buf_14_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1829 [2/2] (1.19ns)   --->   "%center_buf_14_load_5 = load i8 %center_buf_14_addr_5" [3dHLS.cpp:47]   --->   Operation 1829 'load' 'center_buf_14_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1830 [2/4] (2.32ns)   --->   "%mul23_13 = fmul i32 %center_buf_15_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1830 'fmul' 'mul23_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1831 [2/4] (2.32ns)   --->   "%mul27_12 = fmul i32 %center_buf_13_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1831 'fmul' 'mul27_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1832 [2/4] (2.32ns)   --->   "%mul31_13 = fmul i32 %top_buf_14_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1832 'fmul' 'mul31_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1833 [1/1] (0.74ns)   --->   "%add_ln43_15 = add i12 %c, i12 79" [3dHLS.cpp:43]   --->   Operation 1833 'add' 'add_ln43_15' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1834 [2/4] (2.32ns)   --->   "%mul12_14 = fmul i32 %center_buf_15_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1834 'fmul' 'mul12_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1835 [2/4] (2.32ns)   --->   "%mul15_14 = fmul i32 %center_buf_15_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1835 'fmul' 'mul15_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1836 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_15, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1836 'partselect' 'tmp_31' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1837 [1/1] (0.30ns)   --->   "%select_ln43_15 = select i1 %cmp9, i8 %shl_ln8, i8 %tmp_31" [3dHLS.cpp:43]   --->   Operation 1837 'select' 'select_ln43_15' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1838 [1/1] (0.00ns)   --->   "%zext_ln47_31 = zext i8 %select_ln43_15" [3dHLS.cpp:47]   --->   Operation 1838 'zext' 'zext_ln47_31' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1839 [1/1] (0.00ns)   --->   "%center_buf_15_addr_5 = getelementptr i32 %center_buf_15, i64 0, i64 %zext_ln47_31" [3dHLS.cpp:47]   --->   Operation 1839 'getelementptr' 'center_buf_15_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1840 [2/2] (1.19ns)   --->   "%center_buf_15_load_5 = load i8 %center_buf_15_addr_5" [3dHLS.cpp:47]   --->   Operation 1840 'load' 'center_buf_15_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1841 [3/4] (2.32ns)   --->   "%mul23_14 = fmul i32 %center_buf_0_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1841 'fmul' 'mul23_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1842 [2/4] (2.32ns)   --->   "%mul27_13 = fmul i32 %center_buf_14_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1842 'fmul' 'mul27_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1843 [2/4] (2.32ns)   --->   "%mul31_14 = fmul i32 %top_buf_15_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1843 'fmul' 'mul31_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1844 [1/1] (0.74ns)   --->   "%add_ln43_16 = add i12 %c, i12 80" [3dHLS.cpp:43]   --->   Operation 1844 'add' 'add_ln43_16' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1845 [3/4] (2.32ns)   --->   "%mul12_15 = fmul i32 %center_buf_0_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1845 'fmul' 'mul12_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1846 [3/4] (2.32ns)   --->   "%mul15_15 = fmul i32 %center_buf_0_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1846 'fmul' 'mul15_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1847 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_16, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1847 'partselect' 'tmp_34' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1848 [1/1] (0.30ns)   --->   "%select_ln43_16 = select i1 %cmp9, i8 %tmp_32, i8 %tmp_34" [3dHLS.cpp:43]   --->   Operation 1848 'select' 'select_ln43_16' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1849 [1/1] (0.00ns)   --->   "%zext_ln47_33 = zext i8 %select_ln43_16" [3dHLS.cpp:47]   --->   Operation 1849 'zext' 'zext_ln47_33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1850 [1/1] (0.00ns)   --->   "%center_buf_0_addr_7 = getelementptr i32 %center_buf_0, i64 0, i64 %zext_ln47_33" [3dHLS.cpp:47]   --->   Operation 1850 'getelementptr' 'center_buf_0_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1851 [2/2] (1.19ns)   --->   "%center_buf_0_load_7 = load i8 %center_buf_0_addr_7" [3dHLS.cpp:47]   --->   Operation 1851 'load' 'center_buf_0_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1852 [3/4] (2.32ns)   --->   "%mul23_15 = fmul i32 %center_buf_1_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1852 'fmul' 'mul23_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1853 [2/4] (2.32ns)   --->   "%mul27_14 = fmul i32 %center_buf_15_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1853 'fmul' 'mul27_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1854 [2/4] (2.32ns)   --->   "%mul31_15 = fmul i32 %top_buf_0_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1854 'fmul' 'mul31_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1855 [1/1] (0.74ns)   --->   "%add_ln43_17 = add i12 %c, i12 81" [3dHLS.cpp:43]   --->   Operation 1855 'add' 'add_ln43_17' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1856 [3/4] (2.32ns)   --->   "%mul12_16 = fmul i32 %center_buf_1_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1856 'fmul' 'mul12_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1857 [3/4] (2.32ns)   --->   "%mul15_16 = fmul i32 %center_buf_1_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1857 'fmul' 'mul15_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1858 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_17, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1858 'partselect' 'tmp_37' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1859 [1/1] (0.30ns)   --->   "%select_ln43_17 = select i1 %cmp9, i8 %tmp_35, i8 %tmp_37" [3dHLS.cpp:43]   --->   Operation 1859 'select' 'select_ln43_17' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1860 [1/1] (0.00ns)   --->   "%zext_ln47_35 = zext i8 %select_ln43_17" [3dHLS.cpp:47]   --->   Operation 1860 'zext' 'zext_ln47_35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1861 [1/1] (0.00ns)   --->   "%center_buf_1_addr_7 = getelementptr i32 %center_buf_1, i64 0, i64 %zext_ln47_35" [3dHLS.cpp:47]   --->   Operation 1861 'getelementptr' 'center_buf_1_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1862 [2/2] (1.19ns)   --->   "%center_buf_1_load_7 = load i8 %center_buf_1_addr_7" [3dHLS.cpp:47]   --->   Operation 1862 'load' 'center_buf_1_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1863 [3/4] (2.32ns)   --->   "%mul23_16 = fmul i32 %center_buf_2_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1863 'fmul' 'mul23_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1864 [3/4] (2.32ns)   --->   "%mul27_15 = fmul i32 %center_buf_0_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1864 'fmul' 'mul27_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1865 [2/4] (2.32ns)   --->   "%mul31_16 = fmul i32 %top_buf_1_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1865 'fmul' 'mul31_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1866 [1/1] (0.74ns)   --->   "%add_ln43_18 = add i12 %c, i12 82" [3dHLS.cpp:43]   --->   Operation 1866 'add' 'add_ln43_18' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1867 [3/4] (2.32ns)   --->   "%mul12_17 = fmul i32 %center_buf_2_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1867 'fmul' 'mul12_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1868 [3/4] (2.32ns)   --->   "%mul15_17 = fmul i32 %center_buf_2_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1868 'fmul' 'mul15_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1869 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_18, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1869 'partselect' 'tmp_40' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1870 [1/1] (0.30ns)   --->   "%select_ln43_18 = select i1 %cmp9, i8 %tmp_38, i8 %tmp_40" [3dHLS.cpp:43]   --->   Operation 1870 'select' 'select_ln43_18' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln47_37 = zext i8 %select_ln43_18" [3dHLS.cpp:47]   --->   Operation 1871 'zext' 'zext_ln47_37' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1872 [1/1] (0.00ns)   --->   "%center_buf_2_addr_7 = getelementptr i32 %center_buf_2, i64 0, i64 %zext_ln47_37" [3dHLS.cpp:47]   --->   Operation 1872 'getelementptr' 'center_buf_2_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1873 [2/2] (1.19ns)   --->   "%center_buf_2_load_7 = load i8 %center_buf_2_addr_7" [3dHLS.cpp:47]   --->   Operation 1873 'load' 'center_buf_2_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1874 [3/4] (2.32ns)   --->   "%mul23_17 = fmul i32 %center_buf_3_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1874 'fmul' 'mul23_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1875 [3/4] (2.32ns)   --->   "%mul27_16 = fmul i32 %center_buf_1_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1875 'fmul' 'mul27_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1876 [2/4] (2.32ns)   --->   "%mul31_17 = fmul i32 %top_buf_2_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1876 'fmul' 'mul31_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1877 [1/1] (0.74ns)   --->   "%add_ln43_19 = add i12 %c, i12 83" [3dHLS.cpp:43]   --->   Operation 1877 'add' 'add_ln43_19' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1878 [3/4] (2.32ns)   --->   "%mul12_18 = fmul i32 %center_buf_3_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1878 'fmul' 'mul12_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1879 [3/4] (2.32ns)   --->   "%mul15_18 = fmul i32 %center_buf_3_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1879 'fmul' 'mul15_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1880 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_19, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1880 'partselect' 'tmp_43' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1881 [1/1] (0.30ns)   --->   "%select_ln43_19 = select i1 %cmp9, i8 %tmp_41, i8 %tmp_43" [3dHLS.cpp:43]   --->   Operation 1881 'select' 'select_ln43_19' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln47_39 = zext i8 %select_ln43_19" [3dHLS.cpp:47]   --->   Operation 1882 'zext' 'zext_ln47_39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1883 [1/1] (0.00ns)   --->   "%center_buf_3_addr_7 = getelementptr i32 %center_buf_3, i64 0, i64 %zext_ln47_39" [3dHLS.cpp:47]   --->   Operation 1883 'getelementptr' 'center_buf_3_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1884 [2/2] (1.19ns)   --->   "%center_buf_3_load_7 = load i8 %center_buf_3_addr_7" [3dHLS.cpp:47]   --->   Operation 1884 'load' 'center_buf_3_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1885 [3/4] (2.32ns)   --->   "%mul23_18 = fmul i32 %center_buf_4_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1885 'fmul' 'mul23_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1886 [3/4] (2.32ns)   --->   "%mul27_17 = fmul i32 %center_buf_2_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1886 'fmul' 'mul27_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1887 [2/4] (2.32ns)   --->   "%mul31_18 = fmul i32 %top_buf_3_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1887 'fmul' 'mul31_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1888 [1/1] (0.74ns)   --->   "%add_ln43_20 = add i12 %c, i12 84" [3dHLS.cpp:43]   --->   Operation 1888 'add' 'add_ln43_20' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1889 [3/4] (2.32ns)   --->   "%mul12_19 = fmul i32 %center_buf_4_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1889 'fmul' 'mul12_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1890 [3/4] (2.32ns)   --->   "%mul15_19 = fmul i32 %center_buf_4_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1890 'fmul' 'mul15_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1891 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_20, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1891 'partselect' 'tmp_46' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1892 [1/1] (0.30ns)   --->   "%select_ln43_20 = select i1 %cmp9, i8 %tmp_44, i8 %tmp_46" [3dHLS.cpp:43]   --->   Operation 1892 'select' 'select_ln43_20' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1893 [1/1] (0.00ns)   --->   "%zext_ln47_41 = zext i8 %select_ln43_20" [3dHLS.cpp:47]   --->   Operation 1893 'zext' 'zext_ln47_41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1894 [1/1] (0.00ns)   --->   "%center_buf_4_addr_7 = getelementptr i32 %center_buf_4, i64 0, i64 %zext_ln47_41" [3dHLS.cpp:47]   --->   Operation 1894 'getelementptr' 'center_buf_4_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1895 [2/2] (1.19ns)   --->   "%center_buf_4_load_7 = load i8 %center_buf_4_addr_7" [3dHLS.cpp:47]   --->   Operation 1895 'load' 'center_buf_4_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1896 [3/4] (2.32ns)   --->   "%mul23_19 = fmul i32 %center_buf_5_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1896 'fmul' 'mul23_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1897 [3/4] (2.32ns)   --->   "%mul27_18 = fmul i32 %center_buf_3_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1897 'fmul' 'mul27_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1898 [2/4] (2.32ns)   --->   "%mul31_19 = fmul i32 %top_buf_4_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1898 'fmul' 'mul31_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1899 [1/1] (0.74ns)   --->   "%add_ln43_21 = add i12 %c, i12 85" [3dHLS.cpp:43]   --->   Operation 1899 'add' 'add_ln43_21' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1900 [3/4] (2.32ns)   --->   "%mul12_20 = fmul i32 %center_buf_5_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1900 'fmul' 'mul12_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1901 [3/4] (2.32ns)   --->   "%mul15_20 = fmul i32 %center_buf_5_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1901 'fmul' 'mul15_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1902 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_21, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1902 'partselect' 'tmp_49' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1903 [1/1] (0.30ns)   --->   "%select_ln43_21 = select i1 %cmp9, i8 %tmp_47, i8 %tmp_49" [3dHLS.cpp:43]   --->   Operation 1903 'select' 'select_ln43_21' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1904 [1/1] (0.00ns)   --->   "%zext_ln47_43 = zext i8 %select_ln43_21" [3dHLS.cpp:47]   --->   Operation 1904 'zext' 'zext_ln47_43' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1905 [1/1] (0.00ns)   --->   "%center_buf_5_addr_7 = getelementptr i32 %center_buf_5, i64 0, i64 %zext_ln47_43" [3dHLS.cpp:47]   --->   Operation 1905 'getelementptr' 'center_buf_5_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1906 [2/2] (1.19ns)   --->   "%center_buf_5_load_7 = load i8 %center_buf_5_addr_7" [3dHLS.cpp:47]   --->   Operation 1906 'load' 'center_buf_5_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1907 [3/4] (2.32ns)   --->   "%mul23_20 = fmul i32 %center_buf_6_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1907 'fmul' 'mul23_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1908 [3/4] (2.32ns)   --->   "%mul27_19 = fmul i32 %center_buf_4_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1908 'fmul' 'mul27_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1909 [2/4] (2.32ns)   --->   "%mul31_20 = fmul i32 %top_buf_5_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1909 'fmul' 'mul31_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1910 [1/1] (0.74ns)   --->   "%add_ln43_22 = add i12 %c, i12 86" [3dHLS.cpp:43]   --->   Operation 1910 'add' 'add_ln43_22' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1911 [3/4] (2.32ns)   --->   "%mul12_21 = fmul i32 %center_buf_6_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1911 'fmul' 'mul12_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1912 [3/4] (2.32ns)   --->   "%mul15_21 = fmul i32 %center_buf_6_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1912 'fmul' 'mul15_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1913 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_22, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1913 'partselect' 'tmp_52' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1914 [1/1] (0.30ns)   --->   "%select_ln43_22 = select i1 %cmp9, i8 %tmp_50, i8 %tmp_52" [3dHLS.cpp:43]   --->   Operation 1914 'select' 'select_ln43_22' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1915 [1/1] (0.00ns)   --->   "%zext_ln47_45 = zext i8 %select_ln43_22" [3dHLS.cpp:47]   --->   Operation 1915 'zext' 'zext_ln47_45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1916 [1/1] (0.00ns)   --->   "%center_buf_6_addr_7 = getelementptr i32 %center_buf_6, i64 0, i64 %zext_ln47_45" [3dHLS.cpp:47]   --->   Operation 1916 'getelementptr' 'center_buf_6_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1917 [2/2] (1.19ns)   --->   "%center_buf_6_load_7 = load i8 %center_buf_6_addr_7" [3dHLS.cpp:47]   --->   Operation 1917 'load' 'center_buf_6_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1918 [3/4] (2.32ns)   --->   "%mul23_21 = fmul i32 %center_buf_7_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1918 'fmul' 'mul23_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1919 [3/4] (2.32ns)   --->   "%mul27_20 = fmul i32 %center_buf_5_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1919 'fmul' 'mul27_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1920 [3/4] (2.32ns)   --->   "%mul31_21 = fmul i32 %top_buf_6_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1920 'fmul' 'mul31_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1921 [1/1] (0.74ns)   --->   "%add_ln43_23 = add i12 %c, i12 87" [3dHLS.cpp:43]   --->   Operation 1921 'add' 'add_ln43_23' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1922 [3/4] (2.32ns)   --->   "%mul12_22 = fmul i32 %center_buf_7_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1922 'fmul' 'mul12_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1923 [3/4] (2.32ns)   --->   "%mul15_22 = fmul i32 %center_buf_7_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1923 'fmul' 'mul15_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1924 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_23, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1924 'partselect' 'tmp_55' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1925 [1/1] (0.30ns)   --->   "%select_ln43_23 = select i1 %cmp9, i8 %tmp_53, i8 %tmp_55" [3dHLS.cpp:43]   --->   Operation 1925 'select' 'select_ln43_23' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1926 [1/1] (0.00ns)   --->   "%zext_ln47_47 = zext i8 %select_ln43_23" [3dHLS.cpp:47]   --->   Operation 1926 'zext' 'zext_ln47_47' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1927 [1/1] (0.00ns)   --->   "%center_buf_7_addr_7 = getelementptr i32 %center_buf_7, i64 0, i64 %zext_ln47_47" [3dHLS.cpp:47]   --->   Operation 1927 'getelementptr' 'center_buf_7_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1928 [2/2] (1.19ns)   --->   "%center_buf_7_load_7 = load i8 %center_buf_7_addr_7" [3dHLS.cpp:47]   --->   Operation 1928 'load' 'center_buf_7_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1929 [3/4] (2.32ns)   --->   "%mul23_22 = fmul i32 %center_buf_8_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1929 'fmul' 'mul23_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1930 [3/4] (2.32ns)   --->   "%mul27_21 = fmul i32 %center_buf_6_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1930 'fmul' 'mul27_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1931 [3/4] (2.32ns)   --->   "%mul31_22 = fmul i32 %top_buf_7_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1931 'fmul' 'mul31_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1932 [1/1] (0.74ns)   --->   "%add_ln43_24 = add i12 %c, i12 88" [3dHLS.cpp:43]   --->   Operation 1932 'add' 'add_ln43_24' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1933 [3/4] (2.32ns)   --->   "%mul12_23 = fmul i32 %center_buf_8_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1933 'fmul' 'mul12_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1934 [3/4] (2.32ns)   --->   "%mul15_23 = fmul i32 %center_buf_8_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1934 'fmul' 'mul15_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1935 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_24, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1935 'partselect' 'tmp_58' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1936 [1/1] (0.30ns)   --->   "%select_ln43_24 = select i1 %cmp9, i8 %tmp_56, i8 %tmp_58" [3dHLS.cpp:43]   --->   Operation 1936 'select' 'select_ln43_24' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln47_49 = zext i8 %select_ln43_24" [3dHLS.cpp:47]   --->   Operation 1937 'zext' 'zext_ln47_49' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1938 [1/1] (0.00ns)   --->   "%center_buf_8_addr_7 = getelementptr i32 %center_buf_8, i64 0, i64 %zext_ln47_49" [3dHLS.cpp:47]   --->   Operation 1938 'getelementptr' 'center_buf_8_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1939 [2/2] (1.19ns)   --->   "%center_buf_8_load_7 = load i8 %center_buf_8_addr_7" [3dHLS.cpp:47]   --->   Operation 1939 'load' 'center_buf_8_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1940 [3/4] (2.32ns)   --->   "%mul23_23 = fmul i32 %center_buf_9_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1940 'fmul' 'mul23_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1941 [3/4] (2.32ns)   --->   "%mul27_22 = fmul i32 %center_buf_7_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1941 'fmul' 'mul27_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1942 [3/4] (2.32ns)   --->   "%mul31_23 = fmul i32 %top_buf_8_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1942 'fmul' 'mul31_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1943 [1/1] (0.74ns)   --->   "%add_ln43_25 = add i12 %c, i12 89" [3dHLS.cpp:43]   --->   Operation 1943 'add' 'add_ln43_25' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1944 [3/4] (2.32ns)   --->   "%mul12_24 = fmul i32 %center_buf_9_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1944 'fmul' 'mul12_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1945 [3/4] (2.32ns)   --->   "%mul15_24 = fmul i32 %center_buf_9_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1945 'fmul' 'mul15_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1946 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_25, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1946 'partselect' 'tmp_61' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1947 [1/1] (0.30ns)   --->   "%select_ln43_25 = select i1 %cmp9, i8 %tmp_59, i8 %tmp_61" [3dHLS.cpp:43]   --->   Operation 1947 'select' 'select_ln43_25' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1948 [1/1] (0.00ns)   --->   "%zext_ln47_51 = zext i8 %select_ln43_25" [3dHLS.cpp:47]   --->   Operation 1948 'zext' 'zext_ln47_51' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1949 [1/1] (0.00ns)   --->   "%center_buf_9_addr_7 = getelementptr i32 %center_buf_9, i64 0, i64 %zext_ln47_51" [3dHLS.cpp:47]   --->   Operation 1949 'getelementptr' 'center_buf_9_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1950 [2/2] (1.19ns)   --->   "%center_buf_9_load_7 = load i8 %center_buf_9_addr_7" [3dHLS.cpp:47]   --->   Operation 1950 'load' 'center_buf_9_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1951 [3/4] (2.32ns)   --->   "%mul23_24 = fmul i32 %center_buf_10_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1951 'fmul' 'mul23_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1952 [3/4] (2.32ns)   --->   "%mul27_23 = fmul i32 %center_buf_8_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1952 'fmul' 'mul27_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1953 [3/4] (2.32ns)   --->   "%mul31_24 = fmul i32 %top_buf_9_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1953 'fmul' 'mul31_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1954 [1/1] (0.74ns)   --->   "%add_ln43_26 = add i12 %c, i12 90" [3dHLS.cpp:43]   --->   Operation 1954 'add' 'add_ln43_26' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1955 [3/4] (2.32ns)   --->   "%mul12_25 = fmul i32 %center_buf_10_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1955 'fmul' 'mul12_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1956 [3/4] (2.32ns)   --->   "%mul15_25 = fmul i32 %center_buf_10_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1956 'fmul' 'mul15_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1957 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_26, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1957 'partselect' 'tmp_64' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1958 [1/1] (0.30ns)   --->   "%select_ln43_26 = select i1 %cmp9, i8 %tmp_62, i8 %tmp_64" [3dHLS.cpp:43]   --->   Operation 1958 'select' 'select_ln43_26' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1959 [1/1] (0.00ns)   --->   "%zext_ln47_53 = zext i8 %select_ln43_26" [3dHLS.cpp:47]   --->   Operation 1959 'zext' 'zext_ln47_53' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1960 [1/1] (0.00ns)   --->   "%center_buf_10_addr_7 = getelementptr i32 %center_buf_10, i64 0, i64 %zext_ln47_53" [3dHLS.cpp:47]   --->   Operation 1960 'getelementptr' 'center_buf_10_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1961 [2/2] (1.19ns)   --->   "%center_buf_10_load_7 = load i8 %center_buf_10_addr_7" [3dHLS.cpp:47]   --->   Operation 1961 'load' 'center_buf_10_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1962 [3/4] (2.32ns)   --->   "%mul23_25 = fmul i32 %center_buf_11_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1962 'fmul' 'mul23_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1963 [3/4] (2.32ns)   --->   "%mul27_24 = fmul i32 %center_buf_9_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1963 'fmul' 'mul27_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1964 [3/4] (2.32ns)   --->   "%mul31_25 = fmul i32 %top_buf_10_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1964 'fmul' 'mul31_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1965 [1/1] (0.74ns)   --->   "%add_ln43_27 = add i12 %c, i12 91" [3dHLS.cpp:43]   --->   Operation 1965 'add' 'add_ln43_27' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1966 [3/4] (2.32ns)   --->   "%mul12_26 = fmul i32 %center_buf_11_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1966 'fmul' 'mul12_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1967 [3/4] (2.32ns)   --->   "%mul15_26 = fmul i32 %center_buf_11_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1967 'fmul' 'mul15_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1968 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_27, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1968 'partselect' 'tmp_67' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1969 [1/1] (0.30ns)   --->   "%select_ln43_27 = select i1 %cmp9, i8 %tmp_65, i8 %tmp_67" [3dHLS.cpp:43]   --->   Operation 1969 'select' 'select_ln43_27' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1970 [1/1] (0.00ns)   --->   "%zext_ln47_55 = zext i8 %select_ln43_27" [3dHLS.cpp:47]   --->   Operation 1970 'zext' 'zext_ln47_55' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1971 [1/1] (0.00ns)   --->   "%center_buf_11_addr_7 = getelementptr i32 %center_buf_11, i64 0, i64 %zext_ln47_55" [3dHLS.cpp:47]   --->   Operation 1971 'getelementptr' 'center_buf_11_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1972 [2/2] (1.19ns)   --->   "%center_buf_11_load_7 = load i8 %center_buf_11_addr_7" [3dHLS.cpp:47]   --->   Operation 1972 'load' 'center_buf_11_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1973 [3/4] (2.32ns)   --->   "%mul23_26 = fmul i32 %center_buf_12_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1973 'fmul' 'mul23_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1974 [3/4] (2.32ns)   --->   "%mul27_25 = fmul i32 %center_buf_10_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1974 'fmul' 'mul27_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1975 [3/4] (2.32ns)   --->   "%mul31_26 = fmul i32 %top_buf_11_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1975 'fmul' 'mul31_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1976 [1/1] (0.74ns)   --->   "%add_ln43_28 = add i12 %c, i12 92" [3dHLS.cpp:43]   --->   Operation 1976 'add' 'add_ln43_28' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1977 [3/4] (2.32ns)   --->   "%mul12_27 = fmul i32 %center_buf_12_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1977 'fmul' 'mul12_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1978 [3/4] (2.32ns)   --->   "%mul15_27 = fmul i32 %center_buf_12_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1978 'fmul' 'mul15_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1979 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_28, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1979 'partselect' 'tmp_70' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1980 [1/1] (0.30ns)   --->   "%select_ln43_28 = select i1 %cmp9, i8 %tmp_68, i8 %tmp_70" [3dHLS.cpp:43]   --->   Operation 1980 'select' 'select_ln43_28' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1981 [1/1] (0.00ns)   --->   "%zext_ln47_57 = zext i8 %select_ln43_28" [3dHLS.cpp:47]   --->   Operation 1981 'zext' 'zext_ln47_57' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1982 [1/1] (0.00ns)   --->   "%center_buf_12_addr_7 = getelementptr i32 %center_buf_12, i64 0, i64 %zext_ln47_57" [3dHLS.cpp:47]   --->   Operation 1982 'getelementptr' 'center_buf_12_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1983 [2/2] (1.19ns)   --->   "%center_buf_12_load_7 = load i8 %center_buf_12_addr_7" [3dHLS.cpp:47]   --->   Operation 1983 'load' 'center_buf_12_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1984 [3/4] (2.32ns)   --->   "%mul23_27 = fmul i32 %center_buf_13_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1984 'fmul' 'mul23_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1985 [3/4] (2.32ns)   --->   "%mul27_26 = fmul i32 %center_buf_11_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1985 'fmul' 'mul27_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1986 [3/4] (2.32ns)   --->   "%mul31_27 = fmul i32 %top_buf_12_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1986 'fmul' 'mul31_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1987 [1/1] (0.74ns)   --->   "%add_ln43_29 = add i12 %c, i12 93" [3dHLS.cpp:43]   --->   Operation 1987 'add' 'add_ln43_29' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1988 [3/4] (2.32ns)   --->   "%mul12_28 = fmul i32 %center_buf_13_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1988 'fmul' 'mul12_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1989 [3/4] (2.32ns)   --->   "%mul15_28 = fmul i32 %center_buf_13_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 1989 'fmul' 'mul15_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1990 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_29, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 1990 'partselect' 'tmp_73' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 1991 [1/1] (0.30ns)   --->   "%select_ln43_29 = select i1 %cmp9, i8 %tmp_71, i8 %tmp_73" [3dHLS.cpp:43]   --->   Operation 1991 'select' 'select_ln43_29' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1992 [1/1] (0.00ns)   --->   "%zext_ln47_59 = zext i8 %select_ln43_29" [3dHLS.cpp:47]   --->   Operation 1992 'zext' 'zext_ln47_59' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1993 [1/1] (0.00ns)   --->   "%center_buf_13_addr_7 = getelementptr i32 %center_buf_13, i64 0, i64 %zext_ln47_59" [3dHLS.cpp:47]   --->   Operation 1993 'getelementptr' 'center_buf_13_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 1994 [2/2] (1.19ns)   --->   "%center_buf_13_load_7 = load i8 %center_buf_13_addr_7" [3dHLS.cpp:47]   --->   Operation 1994 'load' 'center_buf_13_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 1995 [3/4] (2.32ns)   --->   "%mul23_28 = fmul i32 %center_buf_14_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 1995 'fmul' 'mul23_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1996 [3/4] (2.32ns)   --->   "%mul27_27 = fmul i32 %center_buf_12_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 1996 'fmul' 'mul27_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1997 [3/4] (2.32ns)   --->   "%mul31_28 = fmul i32 %top_buf_13_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 1997 'fmul' 'mul31_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1998 [1/1] (0.74ns)   --->   "%add_ln43_30 = add i12 %c, i12 94" [3dHLS.cpp:43]   --->   Operation 1998 'add' 'add_ln43_30' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1999 [3/4] (2.32ns)   --->   "%mul12_29 = fmul i32 %center_buf_14_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 1999 'fmul' 'mul12_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2000 [3/4] (2.32ns)   --->   "%mul15_29 = fmul i32 %center_buf_14_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2000 'fmul' 'mul15_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2001 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_30, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2001 'partselect' 'tmp_76' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2002 [1/1] (0.30ns)   --->   "%select_ln43_30 = select i1 %cmp9, i8 %tmp_74, i8 %tmp_76" [3dHLS.cpp:43]   --->   Operation 2002 'select' 'select_ln43_30' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2003 [1/1] (0.00ns)   --->   "%zext_ln47_61 = zext i8 %select_ln43_30" [3dHLS.cpp:47]   --->   Operation 2003 'zext' 'zext_ln47_61' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 2004 [1/1] (0.00ns)   --->   "%center_buf_14_addr_7 = getelementptr i32 %center_buf_14, i64 0, i64 %zext_ln47_61" [3dHLS.cpp:47]   --->   Operation 2004 'getelementptr' 'center_buf_14_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 2005 [2/2] (1.19ns)   --->   "%center_buf_14_load_7 = load i8 %center_buf_14_addr_7" [3dHLS.cpp:47]   --->   Operation 2005 'load' 'center_buf_14_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2006 [3/4] (2.32ns)   --->   "%mul23_29 = fmul i32 %center_buf_15_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2006 'fmul' 'mul23_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2007 [3/4] (2.32ns)   --->   "%mul27_28 = fmul i32 %center_buf_13_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2007 'fmul' 'mul27_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2008 [3/4] (2.32ns)   --->   "%mul31_29 = fmul i32 %top_buf_14_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2008 'fmul' 'mul31_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2009 [1/1] (0.74ns)   --->   "%add_ln43_31 = add i12 %c, i12 95" [3dHLS.cpp:43]   --->   Operation 2009 'add' 'add_ln43_31' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2010 [3/4] (2.32ns)   --->   "%mul12_30 = fmul i32 %center_buf_15_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2010 'fmul' 'mul12_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2011 [3/4] (2.32ns)   --->   "%mul15_30 = fmul i32 %center_buf_15_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2011 'fmul' 'mul15_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2012 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_31, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2012 'partselect' 'tmp_79' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2013 [1/1] (0.30ns)   --->   "%select_ln43_31 = select i1 %cmp9, i8 %tmp_77, i8 %tmp_79" [3dHLS.cpp:43]   --->   Operation 2013 'select' 'select_ln43_31' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2014 [1/1] (0.00ns)   --->   "%zext_ln47_63 = zext i8 %select_ln43_31" [3dHLS.cpp:47]   --->   Operation 2014 'zext' 'zext_ln47_63' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 2015 [1/1] (0.00ns)   --->   "%center_buf_15_addr_7 = getelementptr i32 %center_buf_15, i64 0, i64 %zext_ln47_63" [3dHLS.cpp:47]   --->   Operation 2015 'getelementptr' 'center_buf_15_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 2016 [2/2] (1.19ns)   --->   "%center_buf_15_load_7 = load i8 %center_buf_15_addr_7" [3dHLS.cpp:47]   --->   Operation 2016 'load' 'center_buf_15_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2017 [4/4] (2.32ns)   --->   "%mul23_30 = fmul i32 %center_buf_0_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2017 'fmul' 'mul23_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2018 [3/4] (2.32ns)   --->   "%mul27_29 = fmul i32 %center_buf_14_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2018 'fmul' 'mul27_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2019 [3/4] (2.32ns)   --->   "%mul31_30 = fmul i32 %top_buf_15_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2019 'fmul' 'mul31_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2020 [4/4] (2.32ns)   --->   "%mul12_31 = fmul i32 %center_buf_0_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2020 'fmul' 'mul12_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2021 [4/4] (2.32ns)   --->   "%mul15_31 = fmul i32 %center_buf_0_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2021 'fmul' 'mul15_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2022 [4/4] (2.32ns)   --->   "%mul23_31 = fmul i32 %center_buf_1_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2022 'fmul' 'mul23_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2023 [3/4] (2.32ns)   --->   "%mul27_30 = fmul i32 %center_buf_15_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2023 'fmul' 'mul27_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2024 [3/4] (2.32ns)   --->   "%mul31_31 = fmul i32 %top_buf_0_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2024 'fmul' 'mul31_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2025 [1/1] (0.74ns)   --->   "%add_ln43_33 = add i12 %c, i12 97" [3dHLS.cpp:43]   --->   Operation 2025 'add' 'add_ln43_33' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2026 [4/4] (2.32ns)   --->   "%mul12_32 = fmul i32 %center_buf_1_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2026 'fmul' 'mul12_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2027 [4/4] (2.32ns)   --->   "%mul15_32 = fmul i32 %center_buf_1_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2027 'fmul' 'mul15_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2028 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_33, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2028 'partselect' 'tmp_85' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2029 [1/1] (0.30ns)   --->   "%select_ln43_33 = select i1 %cmp9, i8 %tmp_83, i8 %tmp_85" [3dHLS.cpp:43]   --->   Operation 2029 'select' 'select_ln43_33' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2030 [4/4] (2.32ns)   --->   "%mul23_32 = fmul i32 %center_buf_2_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2030 'fmul' 'mul23_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2031 [4/4] (2.32ns)   --->   "%mul27_31 = fmul i32 %center_buf_0_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2031 'fmul' 'mul27_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2032 [3/4] (2.32ns)   --->   "%mul31_32 = fmul i32 %top_buf_1_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2032 'fmul' 'mul31_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2033 [1/1] (0.74ns)   --->   "%add_ln43_34 = add i12 %c, i12 98" [3dHLS.cpp:43]   --->   Operation 2033 'add' 'add_ln43_34' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2034 [4/4] (2.32ns)   --->   "%mul12_33 = fmul i32 %center_buf_2_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2034 'fmul' 'mul12_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2035 [4/4] (2.32ns)   --->   "%mul15_33 = fmul i32 %center_buf_2_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2035 'fmul' 'mul15_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2036 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_34, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2036 'partselect' 'tmp_88' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2037 [1/1] (0.30ns)   --->   "%select_ln43_34 = select i1 %cmp9, i8 %tmp_86, i8 %tmp_88" [3dHLS.cpp:43]   --->   Operation 2037 'select' 'select_ln43_34' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2038 [4/4] (2.32ns)   --->   "%mul23_33 = fmul i32 %center_buf_3_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2038 'fmul' 'mul23_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2039 [4/4] (2.32ns)   --->   "%mul27_32 = fmul i32 %center_buf_1_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2039 'fmul' 'mul27_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2040 [3/4] (2.32ns)   --->   "%mul31_33 = fmul i32 %top_buf_2_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2040 'fmul' 'mul31_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2041 [1/1] (0.74ns)   --->   "%add_ln43_35 = add i12 %c, i12 99" [3dHLS.cpp:43]   --->   Operation 2041 'add' 'add_ln43_35' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2042 [4/4] (2.32ns)   --->   "%mul12_34 = fmul i32 %center_buf_3_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2042 'fmul' 'mul12_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2043 [4/4] (2.32ns)   --->   "%mul15_34 = fmul i32 %center_buf_3_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2043 'fmul' 'mul15_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2044 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_35, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2044 'partselect' 'tmp_91' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2045 [1/1] (0.30ns)   --->   "%select_ln43_35 = select i1 %cmp9, i8 %tmp_89, i8 %tmp_91" [3dHLS.cpp:43]   --->   Operation 2045 'select' 'select_ln43_35' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2046 [4/4] (2.32ns)   --->   "%mul23_34 = fmul i32 %center_buf_4_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2046 'fmul' 'mul23_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2047 [4/4] (2.32ns)   --->   "%mul27_33 = fmul i32 %center_buf_2_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2047 'fmul' 'mul27_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2048 [3/4] (2.32ns)   --->   "%mul31_34 = fmul i32 %top_buf_3_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2048 'fmul' 'mul31_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2049 [1/1] (0.74ns)   --->   "%add_ln43_36 = add i12 %c, i12 100" [3dHLS.cpp:43]   --->   Operation 2049 'add' 'add_ln43_36' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2050 [4/4] (2.32ns)   --->   "%mul12_35 = fmul i32 %center_buf_4_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2050 'fmul' 'mul12_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2051 [4/4] (2.32ns)   --->   "%mul15_35 = fmul i32 %center_buf_4_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2051 'fmul' 'mul15_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2052 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_36, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2052 'partselect' 'tmp_94' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2053 [1/1] (0.30ns)   --->   "%select_ln43_36 = select i1 %cmp9, i8 %tmp_92, i8 %tmp_94" [3dHLS.cpp:43]   --->   Operation 2053 'select' 'select_ln43_36' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2054 [4/4] (2.32ns)   --->   "%mul23_35 = fmul i32 %center_buf_5_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2054 'fmul' 'mul23_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2055 [4/4] (2.32ns)   --->   "%mul27_34 = fmul i32 %center_buf_3_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2055 'fmul' 'mul27_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2056 [3/4] (2.32ns)   --->   "%mul31_35 = fmul i32 %top_buf_4_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2056 'fmul' 'mul31_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2057 [1/1] (0.74ns)   --->   "%add_ln43_37 = add i12 %c, i12 101" [3dHLS.cpp:43]   --->   Operation 2057 'add' 'add_ln43_37' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2058 [4/4] (2.32ns)   --->   "%mul12_36 = fmul i32 %center_buf_5_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2058 'fmul' 'mul12_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2059 [4/4] (2.32ns)   --->   "%mul15_36 = fmul i32 %center_buf_5_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2059 'fmul' 'mul15_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2060 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_37, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2060 'partselect' 'tmp_97' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2061 [1/1] (0.30ns)   --->   "%select_ln43_37 = select i1 %cmp9, i8 %tmp_95, i8 %tmp_97" [3dHLS.cpp:43]   --->   Operation 2061 'select' 'select_ln43_37' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2062 [4/4] (2.32ns)   --->   "%mul23_36 = fmul i32 %center_buf_6_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2062 'fmul' 'mul23_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2063 [4/4] (2.32ns)   --->   "%mul27_35 = fmul i32 %center_buf_4_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2063 'fmul' 'mul27_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2064 [3/4] (2.32ns)   --->   "%mul31_36 = fmul i32 %top_buf_5_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2064 'fmul' 'mul31_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2065 [1/1] (0.74ns)   --->   "%add_ln43_38 = add i12 %c, i12 102" [3dHLS.cpp:43]   --->   Operation 2065 'add' 'add_ln43_38' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2066 [4/4] (2.32ns)   --->   "%mul12_37 = fmul i32 %center_buf_6_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2066 'fmul' 'mul12_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2067 [4/4] (2.32ns)   --->   "%mul15_37 = fmul i32 %center_buf_6_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2067 'fmul' 'mul15_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2068 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_38, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2068 'partselect' 'tmp_100' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2069 [1/1] (0.30ns)   --->   "%select_ln43_38 = select i1 %cmp9, i8 %tmp_98, i8 %tmp_100" [3dHLS.cpp:43]   --->   Operation 2069 'select' 'select_ln43_38' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2070 [4/4] (2.32ns)   --->   "%mul23_37 = fmul i32 %center_buf_7_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2070 'fmul' 'mul23_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2071 [4/4] (2.32ns)   --->   "%mul27_36 = fmul i32 %center_buf_5_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2071 'fmul' 'mul27_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2072 [3/4] (2.32ns)   --->   "%mul31_37 = fmul i32 %top_buf_6_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2072 'fmul' 'mul31_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2073 [1/1] (0.74ns)   --->   "%add_ln43_39 = add i12 %c, i12 103" [3dHLS.cpp:43]   --->   Operation 2073 'add' 'add_ln43_39' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2074 [4/4] (2.32ns)   --->   "%mul12_38 = fmul i32 %center_buf_7_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2074 'fmul' 'mul12_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2075 [4/4] (2.32ns)   --->   "%mul15_38 = fmul i32 %center_buf_7_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2075 'fmul' 'mul15_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2076 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_39, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2076 'partselect' 'tmp_103' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2077 [1/1] (0.30ns)   --->   "%select_ln43_39 = select i1 %cmp9, i8 %tmp_101, i8 %tmp_103" [3dHLS.cpp:43]   --->   Operation 2077 'select' 'select_ln43_39' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2078 [4/4] (2.32ns)   --->   "%mul23_38 = fmul i32 %center_buf_8_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2078 'fmul' 'mul23_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2079 [4/4] (2.32ns)   --->   "%mul27_37 = fmul i32 %center_buf_6_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2079 'fmul' 'mul27_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2080 [3/4] (2.32ns)   --->   "%mul31_38 = fmul i32 %top_buf_7_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2080 'fmul' 'mul31_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2081 [1/1] (0.74ns)   --->   "%add_ln43_40 = add i12 %c, i12 104" [3dHLS.cpp:43]   --->   Operation 2081 'add' 'add_ln43_40' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2082 [4/4] (2.32ns)   --->   "%mul12_39 = fmul i32 %center_buf_8_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2082 'fmul' 'mul12_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2083 [4/4] (2.32ns)   --->   "%mul15_39 = fmul i32 %center_buf_8_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2083 'fmul' 'mul15_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_40, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2084 'partselect' 'tmp_106' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2085 [1/1] (0.30ns)   --->   "%select_ln43_40 = select i1 %cmp9, i8 %tmp_104, i8 %tmp_106" [3dHLS.cpp:43]   --->   Operation 2085 'select' 'select_ln43_40' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2086 [4/4] (2.32ns)   --->   "%mul23_39 = fmul i32 %center_buf_9_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2086 'fmul' 'mul23_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2087 [4/4] (2.32ns)   --->   "%mul27_38 = fmul i32 %center_buf_7_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2087 'fmul' 'mul27_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2088 [3/4] (2.32ns)   --->   "%mul31_39 = fmul i32 %top_buf_8_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2088 'fmul' 'mul31_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2089 [1/1] (0.74ns)   --->   "%add_ln43_41 = add i12 %c, i12 105" [3dHLS.cpp:43]   --->   Operation 2089 'add' 'add_ln43_41' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2090 [4/4] (2.32ns)   --->   "%mul12_40 = fmul i32 %center_buf_9_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2090 'fmul' 'mul12_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2091 [4/4] (2.32ns)   --->   "%mul15_40 = fmul i32 %center_buf_9_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2091 'fmul' 'mul15_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2092 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_41, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2092 'partselect' 'tmp_109' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2093 [1/1] (0.30ns)   --->   "%select_ln43_41 = select i1 %cmp9, i8 %tmp_107, i8 %tmp_109" [3dHLS.cpp:43]   --->   Operation 2093 'select' 'select_ln43_41' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2094 [4/4] (2.32ns)   --->   "%mul23_40 = fmul i32 %center_buf_10_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2094 'fmul' 'mul23_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2095 [4/4] (2.32ns)   --->   "%mul27_39 = fmul i32 %center_buf_8_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2095 'fmul' 'mul27_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2096 [3/4] (2.32ns)   --->   "%mul31_40 = fmul i32 %top_buf_9_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2096 'fmul' 'mul31_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2097 [1/1] (0.74ns)   --->   "%add_ln43_42 = add i12 %c, i12 106" [3dHLS.cpp:43]   --->   Operation 2097 'add' 'add_ln43_42' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2098 [4/4] (2.32ns)   --->   "%mul12_41 = fmul i32 %center_buf_10_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2098 'fmul' 'mul12_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2099 [4/4] (2.32ns)   --->   "%mul15_41 = fmul i32 %center_buf_10_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2099 'fmul' 'mul15_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2100 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_42, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2100 'partselect' 'tmp_112' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2101 [1/1] (0.30ns)   --->   "%select_ln43_42 = select i1 %cmp9, i8 %tmp_110, i8 %tmp_112" [3dHLS.cpp:43]   --->   Operation 2101 'select' 'select_ln43_42' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2102 [4/4] (2.32ns)   --->   "%mul23_41 = fmul i32 %center_buf_11_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2102 'fmul' 'mul23_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2103 [4/4] (2.32ns)   --->   "%mul27_40 = fmul i32 %center_buf_9_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2103 'fmul' 'mul27_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2104 [3/4] (2.32ns)   --->   "%mul31_41 = fmul i32 %top_buf_10_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2104 'fmul' 'mul31_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2105 [1/1] (0.74ns)   --->   "%add_ln43_43 = add i12 %c, i12 107" [3dHLS.cpp:43]   --->   Operation 2105 'add' 'add_ln43_43' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2106 [4/4] (2.32ns)   --->   "%mul12_42 = fmul i32 %center_buf_11_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2106 'fmul' 'mul12_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2107 [4/4] (2.32ns)   --->   "%mul15_42 = fmul i32 %center_buf_11_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2107 'fmul' 'mul15_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2108 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_43, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2108 'partselect' 'tmp_115' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2109 [1/1] (0.30ns)   --->   "%select_ln43_43 = select i1 %cmp9, i8 %tmp_113, i8 %tmp_115" [3dHLS.cpp:43]   --->   Operation 2109 'select' 'select_ln43_43' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2110 [4/4] (2.32ns)   --->   "%mul23_42 = fmul i32 %center_buf_12_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2110 'fmul' 'mul23_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2111 [4/4] (2.32ns)   --->   "%mul27_41 = fmul i32 %center_buf_10_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2111 'fmul' 'mul27_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2112 [4/4] (2.32ns)   --->   "%mul31_42 = fmul i32 %top_buf_11_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2112 'fmul' 'mul31_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2113 [1/1] (0.74ns)   --->   "%add_ln43_44 = add i12 %c, i12 108" [3dHLS.cpp:43]   --->   Operation 2113 'add' 'add_ln43_44' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2114 [4/4] (2.32ns)   --->   "%mul12_43 = fmul i32 %center_buf_12_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2114 'fmul' 'mul12_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2115 [4/4] (2.32ns)   --->   "%mul15_43 = fmul i32 %center_buf_12_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2115 'fmul' 'mul15_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2116 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_44, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2116 'partselect' 'tmp_118' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2117 [1/1] (0.30ns)   --->   "%select_ln43_44 = select i1 %cmp9, i8 %tmp_116, i8 %tmp_118" [3dHLS.cpp:43]   --->   Operation 2117 'select' 'select_ln43_44' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2118 [4/4] (2.32ns)   --->   "%mul23_43 = fmul i32 %center_buf_13_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2118 'fmul' 'mul23_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2119 [4/4] (2.32ns)   --->   "%mul27_42 = fmul i32 %center_buf_11_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2119 'fmul' 'mul27_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2120 [4/4] (2.32ns)   --->   "%mul31_43 = fmul i32 %top_buf_12_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2120 'fmul' 'mul31_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2121 [1/1] (0.74ns)   --->   "%add_ln43_45 = add i12 %c, i12 109" [3dHLS.cpp:43]   --->   Operation 2121 'add' 'add_ln43_45' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2122 [4/4] (2.32ns)   --->   "%mul12_44 = fmul i32 %center_buf_13_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2122 'fmul' 'mul12_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2123 [4/4] (2.32ns)   --->   "%mul15_44 = fmul i32 %center_buf_13_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2123 'fmul' 'mul15_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2124 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_45, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2124 'partselect' 'tmp_121' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2125 [1/1] (0.30ns)   --->   "%select_ln43_45 = select i1 %cmp9, i8 %tmp_119, i8 %tmp_121" [3dHLS.cpp:43]   --->   Operation 2125 'select' 'select_ln43_45' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2126 [4/4] (2.32ns)   --->   "%mul23_44 = fmul i32 %center_buf_14_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2126 'fmul' 'mul23_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2127 [4/4] (2.32ns)   --->   "%mul27_43 = fmul i32 %center_buf_12_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2127 'fmul' 'mul27_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2128 [4/4] (2.32ns)   --->   "%mul31_44 = fmul i32 %top_buf_13_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2128 'fmul' 'mul31_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2129 [1/1] (0.74ns)   --->   "%add_ln43_46 = add i12 %c, i12 110" [3dHLS.cpp:43]   --->   Operation 2129 'add' 'add_ln43_46' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2130 [4/4] (2.32ns)   --->   "%mul12_45 = fmul i32 %center_buf_14_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2130 'fmul' 'mul12_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2131 [4/4] (2.32ns)   --->   "%mul15_45 = fmul i32 %center_buf_14_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2131 'fmul' 'mul15_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2132 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_46, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2132 'partselect' 'tmp_124' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2133 [1/1] (0.30ns)   --->   "%select_ln43_46 = select i1 %cmp9, i8 %tmp_122, i8 %tmp_124" [3dHLS.cpp:43]   --->   Operation 2133 'select' 'select_ln43_46' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2134 [4/4] (2.32ns)   --->   "%mul23_45 = fmul i32 %center_buf_15_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2134 'fmul' 'mul23_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2135 [4/4] (2.32ns)   --->   "%mul27_44 = fmul i32 %center_buf_13_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2135 'fmul' 'mul27_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2136 [4/4] (2.32ns)   --->   "%mul31_45 = fmul i32 %top_buf_14_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2136 'fmul' 'mul31_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2137 [1/1] (0.74ns)   --->   "%add_ln43_47 = add i12 %c, i12 111" [3dHLS.cpp:43]   --->   Operation 2137 'add' 'add_ln43_47' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2138 [4/4] (2.32ns)   --->   "%mul12_46 = fmul i32 %center_buf_15_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2138 'fmul' 'mul12_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2139 [4/4] (2.32ns)   --->   "%mul15_46 = fmul i32 %center_buf_15_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2139 'fmul' 'mul15_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2140 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_47, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2140 'partselect' 'tmp_127' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2141 [1/1] (0.30ns)   --->   "%select_ln43_47 = select i1 %cmp9, i8 %tmp_125, i8 %tmp_127" [3dHLS.cpp:43]   --->   Operation 2141 'select' 'select_ln43_47' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2142 [1/2] (1.19ns)   --->   "%center_buf_0_load_3 = load i8 %center_buf_0_addr_3" [3dHLS.cpp:47]   --->   Operation 2142 'load' 'center_buf_0_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2143 [4/4] (2.32ns)   --->   "%mul27_45 = fmul i32 %center_buf_14_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2143 'fmul' 'mul27_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2144 [4/4] (2.32ns)   --->   "%mul31_46 = fmul i32 %top_buf_15_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2144 'fmul' 'mul31_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2145 [1/2] (1.19ns)   --->   "%center_buf_0_load_10 = load i8 %center_buf_0_addr_10" [3dHLS.cpp:47]   --->   Operation 2145 'load' 'center_buf_0_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2146 [1/2] (1.19ns)   --->   "%center_buf_1_load_3 = load i8 %center_buf_1_addr_3" [3dHLS.cpp:47]   --->   Operation 2146 'load' 'center_buf_1_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2147 [4/4] (2.32ns)   --->   "%mul27_46 = fmul i32 %center_buf_15_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2147 'fmul' 'mul27_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2148 [4/4] (2.32ns)   --->   "%mul31_47 = fmul i32 %top_buf_0_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2148 'fmul' 'mul31_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2149 [1/1] (0.74ns)   --->   "%add_ln43_49 = add i12 %c, i12 113" [3dHLS.cpp:43]   --->   Operation 2149 'add' 'add_ln43_49' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2150 [1/2] (1.19ns)   --->   "%center_buf_1_load_10 = load i8 %center_buf_1_addr_10" [3dHLS.cpp:47]   --->   Operation 2150 'load' 'center_buf_1_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2151 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_49, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2151 'partselect' 'tmp_133' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2152 [1/1] (0.30ns)   --->   "%select_ln43_49 = select i1 %cmp9, i8 %tmp_131, i8 %tmp_133" [3dHLS.cpp:43]   --->   Operation 2152 'select' 'select_ln43_49' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2153 [1/2] (1.19ns)   --->   "%center_buf_2_load_3 = load i8 %center_buf_2_addr_3" [3dHLS.cpp:47]   --->   Operation 2153 'load' 'center_buf_2_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2154 [4/4] (2.32ns)   --->   "%mul31_48 = fmul i32 %top_buf_1_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2154 'fmul' 'mul31_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2155 [1/1] (0.74ns)   --->   "%add_ln43_50 = add i12 %c, i12 114" [3dHLS.cpp:43]   --->   Operation 2155 'add' 'add_ln43_50' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2156 [1/2] (1.19ns)   --->   "%center_buf_2_load_10 = load i8 %center_buf_2_addr_10" [3dHLS.cpp:47]   --->   Operation 2156 'load' 'center_buf_2_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2157 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_50, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2157 'partselect' 'tmp_136' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2158 [1/1] (0.30ns)   --->   "%select_ln43_50 = select i1 %cmp9, i8 %tmp_134, i8 %tmp_136" [3dHLS.cpp:43]   --->   Operation 2158 'select' 'select_ln43_50' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2159 [1/2] (1.19ns)   --->   "%center_buf_3_load_3 = load i8 %center_buf_3_addr_3" [3dHLS.cpp:47]   --->   Operation 2159 'load' 'center_buf_3_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2160 [4/4] (2.32ns)   --->   "%mul31_49 = fmul i32 %top_buf_2_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2160 'fmul' 'mul31_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2161 [1/1] (0.74ns)   --->   "%add_ln43_51 = add i12 %c, i12 115" [3dHLS.cpp:43]   --->   Operation 2161 'add' 'add_ln43_51' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2162 [1/2] (1.19ns)   --->   "%center_buf_3_load_10 = load i8 %center_buf_3_addr_10" [3dHLS.cpp:47]   --->   Operation 2162 'load' 'center_buf_3_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2163 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_51, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2163 'partselect' 'tmp_139' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2164 [1/1] (0.30ns)   --->   "%select_ln43_51 = select i1 %cmp9, i8 %tmp_137, i8 %tmp_139" [3dHLS.cpp:43]   --->   Operation 2164 'select' 'select_ln43_51' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2165 [1/2] (1.19ns)   --->   "%center_buf_4_load_3 = load i8 %center_buf_4_addr_3" [3dHLS.cpp:47]   --->   Operation 2165 'load' 'center_buf_4_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2166 [4/4] (2.32ns)   --->   "%mul31_50 = fmul i32 %top_buf_3_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2166 'fmul' 'mul31_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2167 [1/1] (0.74ns)   --->   "%add_ln43_52 = add i12 %c, i12 116" [3dHLS.cpp:43]   --->   Operation 2167 'add' 'add_ln43_52' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2168 [1/2] (1.19ns)   --->   "%center_buf_4_load_10 = load i8 %center_buf_4_addr_10" [3dHLS.cpp:47]   --->   Operation 2168 'load' 'center_buf_4_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2169 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_52, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2169 'partselect' 'tmp_142' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2170 [1/1] (0.30ns)   --->   "%select_ln43_52 = select i1 %cmp9, i8 %tmp_140, i8 %tmp_142" [3dHLS.cpp:43]   --->   Operation 2170 'select' 'select_ln43_52' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2171 [1/2] (1.19ns)   --->   "%center_buf_5_load_3 = load i8 %center_buf_5_addr_3" [3dHLS.cpp:47]   --->   Operation 2171 'load' 'center_buf_5_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2172 [4/4] (2.32ns)   --->   "%mul31_51 = fmul i32 %top_buf_4_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2172 'fmul' 'mul31_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2173 [1/1] (0.74ns)   --->   "%add_ln43_53 = add i12 %c, i12 117" [3dHLS.cpp:43]   --->   Operation 2173 'add' 'add_ln43_53' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2174 [1/2] (1.19ns)   --->   "%center_buf_5_load_10 = load i8 %center_buf_5_addr_10" [3dHLS.cpp:47]   --->   Operation 2174 'load' 'center_buf_5_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2175 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_53, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2175 'partselect' 'tmp_145' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2176 [1/1] (0.30ns)   --->   "%select_ln43_53 = select i1 %cmp9, i8 %tmp_143, i8 %tmp_145" [3dHLS.cpp:43]   --->   Operation 2176 'select' 'select_ln43_53' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2177 [1/2] (1.19ns)   --->   "%center_buf_6_load_3 = load i8 %center_buf_6_addr_3" [3dHLS.cpp:47]   --->   Operation 2177 'load' 'center_buf_6_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2178 [4/4] (2.32ns)   --->   "%mul31_52 = fmul i32 %top_buf_5_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2178 'fmul' 'mul31_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2179 [1/1] (0.74ns)   --->   "%add_ln43_54 = add i12 %c, i12 118" [3dHLS.cpp:43]   --->   Operation 2179 'add' 'add_ln43_54' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2180 [1/2] (1.19ns)   --->   "%center_buf_6_load_10 = load i8 %center_buf_6_addr_10" [3dHLS.cpp:47]   --->   Operation 2180 'load' 'center_buf_6_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2181 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_54, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2181 'partselect' 'tmp_148' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2182 [1/1] (0.30ns)   --->   "%select_ln43_54 = select i1 %cmp9, i8 %tmp_146, i8 %tmp_148" [3dHLS.cpp:43]   --->   Operation 2182 'select' 'select_ln43_54' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2183 [1/2] (1.19ns)   --->   "%center_buf_7_load_3 = load i8 %center_buf_7_addr_3" [3dHLS.cpp:47]   --->   Operation 2183 'load' 'center_buf_7_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2184 [4/4] (2.32ns)   --->   "%mul31_53 = fmul i32 %top_buf_6_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2184 'fmul' 'mul31_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2185 [1/1] (0.74ns)   --->   "%add_ln43_55 = add i12 %c, i12 119" [3dHLS.cpp:43]   --->   Operation 2185 'add' 'add_ln43_55' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2186 [1/2] (1.19ns)   --->   "%center_buf_7_load_10 = load i8 %center_buf_7_addr_10" [3dHLS.cpp:47]   --->   Operation 2186 'load' 'center_buf_7_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2187 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_55, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2187 'partselect' 'tmp_151' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2188 [1/1] (0.30ns)   --->   "%select_ln43_55 = select i1 %cmp9, i8 %tmp_149, i8 %tmp_151" [3dHLS.cpp:43]   --->   Operation 2188 'select' 'select_ln43_55' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2189 [1/2] (1.19ns)   --->   "%center_buf_8_load_3 = load i8 %center_buf_8_addr_3" [3dHLS.cpp:47]   --->   Operation 2189 'load' 'center_buf_8_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2190 [4/4] (2.32ns)   --->   "%mul31_54 = fmul i32 %top_buf_7_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2190 'fmul' 'mul31_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2191 [1/1] (0.74ns)   --->   "%add_ln43_56 = add i12 %c, i12 120" [3dHLS.cpp:43]   --->   Operation 2191 'add' 'add_ln43_56' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2192 [1/2] (1.19ns)   --->   "%center_buf_8_load_10 = load i8 %center_buf_8_addr_10" [3dHLS.cpp:47]   --->   Operation 2192 'load' 'center_buf_8_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2193 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_56, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2193 'partselect' 'tmp_154' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2194 [1/1] (0.30ns)   --->   "%select_ln43_56 = select i1 %cmp9, i8 %tmp_152, i8 %tmp_154" [3dHLS.cpp:43]   --->   Operation 2194 'select' 'select_ln43_56' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2195 [1/2] (1.19ns)   --->   "%center_buf_9_load_3 = load i8 %center_buf_9_addr_3" [3dHLS.cpp:47]   --->   Operation 2195 'load' 'center_buf_9_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2196 [4/4] (2.32ns)   --->   "%mul31_55 = fmul i32 %top_buf_8_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2196 'fmul' 'mul31_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2197 [1/1] (0.74ns)   --->   "%add_ln43_57 = add i12 %c, i12 121" [3dHLS.cpp:43]   --->   Operation 2197 'add' 'add_ln43_57' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2198 [1/2] (1.19ns)   --->   "%center_buf_9_load_10 = load i8 %center_buf_9_addr_10" [3dHLS.cpp:47]   --->   Operation 2198 'load' 'center_buf_9_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2199 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_57, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2199 'partselect' 'tmp_157' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2200 [1/1] (0.30ns)   --->   "%select_ln43_57 = select i1 %cmp9, i8 %tmp_155, i8 %tmp_157" [3dHLS.cpp:43]   --->   Operation 2200 'select' 'select_ln43_57' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2201 [1/2] (1.19ns)   --->   "%center_buf_10_load_3 = load i8 %center_buf_10_addr_3" [3dHLS.cpp:47]   --->   Operation 2201 'load' 'center_buf_10_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2202 [4/4] (2.32ns)   --->   "%mul31_56 = fmul i32 %top_buf_9_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2202 'fmul' 'mul31_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2203 [1/1] (0.74ns)   --->   "%add_ln43_58 = add i12 %c, i12 122" [3dHLS.cpp:43]   --->   Operation 2203 'add' 'add_ln43_58' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2204 [1/2] (1.19ns)   --->   "%center_buf_10_load_10 = load i8 %center_buf_10_addr_10" [3dHLS.cpp:47]   --->   Operation 2204 'load' 'center_buf_10_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2205 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_58, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2205 'partselect' 'tmp_160' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2206 [1/1] (0.30ns)   --->   "%select_ln43_58 = select i1 %cmp9, i8 %tmp_158, i8 %tmp_160" [3dHLS.cpp:43]   --->   Operation 2206 'select' 'select_ln43_58' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2207 [1/2] (1.19ns)   --->   "%center_buf_11_load_3 = load i8 %center_buf_11_addr_3" [3dHLS.cpp:47]   --->   Operation 2207 'load' 'center_buf_11_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2208 [4/4] (2.32ns)   --->   "%mul31_57 = fmul i32 %top_buf_10_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2208 'fmul' 'mul31_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2209 [1/1] (0.74ns)   --->   "%add_ln43_59 = add i12 %c, i12 123" [3dHLS.cpp:43]   --->   Operation 2209 'add' 'add_ln43_59' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2210 [1/2] (1.19ns)   --->   "%center_buf_11_load_10 = load i8 %center_buf_11_addr_10" [3dHLS.cpp:47]   --->   Operation 2210 'load' 'center_buf_11_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2211 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_59, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2211 'partselect' 'tmp_163' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2212 [1/1] (0.30ns)   --->   "%select_ln43_59 = select i1 %cmp9, i8 %tmp_161, i8 %tmp_163" [3dHLS.cpp:43]   --->   Operation 2212 'select' 'select_ln43_59' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2213 [1/2] (1.19ns)   --->   "%center_buf_12_load_3 = load i8 %center_buf_12_addr_3" [3dHLS.cpp:47]   --->   Operation 2213 'load' 'center_buf_12_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2214 [4/4] (2.32ns)   --->   "%mul31_58 = fmul i32 %top_buf_11_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2214 'fmul' 'mul31_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2215 [1/1] (0.74ns)   --->   "%add_ln43_60 = add i12 %c, i12 124" [3dHLS.cpp:43]   --->   Operation 2215 'add' 'add_ln43_60' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2216 [1/2] (1.19ns)   --->   "%center_buf_12_load_10 = load i8 %center_buf_12_addr_10" [3dHLS.cpp:47]   --->   Operation 2216 'load' 'center_buf_12_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2217 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_60, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2217 'partselect' 'tmp_166' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2218 [1/1] (0.30ns)   --->   "%select_ln43_60 = select i1 %cmp9, i8 %tmp_164, i8 %tmp_166" [3dHLS.cpp:43]   --->   Operation 2218 'select' 'select_ln43_60' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2219 [1/2] (1.19ns)   --->   "%center_buf_13_load_3 = load i8 %center_buf_13_addr_3" [3dHLS.cpp:47]   --->   Operation 2219 'load' 'center_buf_13_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2220 [4/4] (2.32ns)   --->   "%mul31_59 = fmul i32 %top_buf_12_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2220 'fmul' 'mul31_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2221 [1/1] (0.74ns)   --->   "%add_ln43_61 = add i12 %c, i12 125" [3dHLS.cpp:43]   --->   Operation 2221 'add' 'add_ln43_61' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2222 [1/2] (1.19ns)   --->   "%center_buf_13_load_10 = load i8 %center_buf_13_addr_10" [3dHLS.cpp:47]   --->   Operation 2222 'load' 'center_buf_13_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2223 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_61, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2223 'partselect' 'tmp_169' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2224 [1/1] (0.30ns)   --->   "%select_ln43_61 = select i1 %cmp9, i8 %tmp_167, i8 %tmp_169" [3dHLS.cpp:43]   --->   Operation 2224 'select' 'select_ln43_61' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2225 [1/2] (1.19ns)   --->   "%center_buf_14_load_3 = load i8 %center_buf_14_addr_3" [3dHLS.cpp:47]   --->   Operation 2225 'load' 'center_buf_14_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2226 [4/4] (2.32ns)   --->   "%mul31_60 = fmul i32 %top_buf_13_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2226 'fmul' 'mul31_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2227 [1/1] (0.74ns)   --->   "%add_ln43_62 = add i12 %c, i12 126" [3dHLS.cpp:43]   --->   Operation 2227 'add' 'add_ln43_62' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2228 [1/2] (1.19ns)   --->   "%center_buf_14_load_10 = load i8 %center_buf_14_addr_10" [3dHLS.cpp:47]   --->   Operation 2228 'load' 'center_buf_14_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2229 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_62, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2229 'partselect' 'tmp_172' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2230 [1/1] (0.30ns)   --->   "%select_ln43_62 = select i1 %cmp9, i8 %tmp_170, i8 %tmp_172" [3dHLS.cpp:43]   --->   Operation 2230 'select' 'select_ln43_62' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2231 [1/2] (1.19ns)   --->   "%center_buf_15_load_3 = load i8 %center_buf_15_addr_3" [3dHLS.cpp:47]   --->   Operation 2231 'load' 'center_buf_15_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2232 [4/4] (2.32ns)   --->   "%mul31_61 = fmul i32 %top_buf_14_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2232 'fmul' 'mul31_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2233 [1/1] (0.74ns)   --->   "%add_ln43_63 = add i12 %c, i12 127" [3dHLS.cpp:43]   --->   Operation 2233 'add' 'add_ln43_63' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2234 [1/2] (1.19ns)   --->   "%center_buf_15_load_10 = load i8 %center_buf_15_addr_10" [3dHLS.cpp:47]   --->   Operation 2234 'load' 'center_buf_15_load_10' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 2235 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln43_63, i32 4, i32 11" [3dHLS.cpp:47]   --->   Operation 2235 'partselect' 'tmp_175' <Predicate = (!icmp_ln32 & !cmp9)> <Delay = 0.00>
ST_17 : Operation 2236 [1/1] (0.30ns)   --->   "%select_ln43_63 = select i1 %cmp9, i8 %tmp_173, i8 %tmp_175" [3dHLS.cpp:43]   --->   Operation 2236 'select' 'select_ln43_63' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2237 [4/4] (2.32ns)   --->   "%mul31_62 = fmul i32 %top_buf_15_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2237 'fmul' 'mul31_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 2238 [1/4] (2.32ns)   --->   "%mul = fmul i32 %center_buf_0_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2238 'fmul' 'mul' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2239 [1/4] (2.32ns)   --->   "%mul2 = fmul i32 %center_buf_0_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2239 'fmul' 'mul2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2240 [1/2] (1.19ns)   --->   "%center_buf_0_load_5 = load i8 %center_buf_0_addr_5" [3dHLS.cpp:47]   --->   Operation 2240 'load' 'center_buf_0_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2241 [1/4] (2.32ns)   --->   "%mul4 = fmul i32 %center_buf_1_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2241 'fmul' 'mul4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2242 [1/4] (2.32ns)   --->   "%mul5 = fmul i32 %center_buf_0_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2242 'fmul' 'mul5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2243 [1/4] (2.32ns)   --->   "%mul6 = fmul i32 %top_buf_0_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2243 'fmul' 'mul6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2244 [4/4] (2.32ns)   --->   "%mul7 = fmul i32 %bottom_buf_0_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2244 'fmul' 'mul7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2245 [1/4] (2.32ns)   --->   "%mul12_1 = fmul i32 %center_buf_1_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2245 'fmul' 'mul12_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2246 [1/4] (2.32ns)   --->   "%mul15_1 = fmul i32 %center_buf_1_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2246 'fmul' 'mul15_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2247 [1/2] (1.19ns)   --->   "%center_buf_1_load_5 = load i8 %center_buf_1_addr_5" [3dHLS.cpp:47]   --->   Operation 2247 'load' 'center_buf_1_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2248 [1/4] (2.32ns)   --->   "%mul23_1 = fmul i32 %center_buf_2_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2248 'fmul' 'mul23_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2249 [1/4] (2.32ns)   --->   "%mul31_1 = fmul i32 %top_buf_1_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2249 'fmul' 'mul31_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2250 [4/4] (2.32ns)   --->   "%mul35_1 = fmul i32 %bottom_buf_1_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2250 'fmul' 'mul35_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2251 [1/4] (2.32ns)   --->   "%mul12_2 = fmul i32 %center_buf_2_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2251 'fmul' 'mul12_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2252 [1/4] (2.32ns)   --->   "%mul15_2 = fmul i32 %center_buf_2_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2252 'fmul' 'mul15_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2253 [1/2] (1.19ns)   --->   "%center_buf_2_load_5 = load i8 %center_buf_2_addr_5" [3dHLS.cpp:47]   --->   Operation 2253 'load' 'center_buf_2_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2254 [1/4] (2.32ns)   --->   "%mul23_2 = fmul i32 %center_buf_3_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2254 'fmul' 'mul23_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2255 [1/4] (2.32ns)   --->   "%mul27_2 = fmul i32 %center_buf_1_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2255 'fmul' 'mul27_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2256 [1/4] (2.32ns)   --->   "%mul31_2 = fmul i32 %top_buf_2_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2256 'fmul' 'mul31_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2257 [4/4] (2.32ns)   --->   "%mul35_2 = fmul i32 %bottom_buf_2_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2257 'fmul' 'mul35_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2258 [1/4] (2.32ns)   --->   "%mul12_3 = fmul i32 %center_buf_3_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2258 'fmul' 'mul12_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2259 [1/4] (2.32ns)   --->   "%mul15_3 = fmul i32 %center_buf_3_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2259 'fmul' 'mul15_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2260 [1/2] (1.19ns)   --->   "%center_buf_3_load_5 = load i8 %center_buf_3_addr_5" [3dHLS.cpp:47]   --->   Operation 2260 'load' 'center_buf_3_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2261 [1/4] (2.32ns)   --->   "%mul23_3 = fmul i32 %center_buf_4_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2261 'fmul' 'mul23_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2262 [1/4] (2.32ns)   --->   "%mul27_3 = fmul i32 %center_buf_2_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2262 'fmul' 'mul27_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2263 [1/4] (2.32ns)   --->   "%mul31_3 = fmul i32 %top_buf_3_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2263 'fmul' 'mul31_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2264 [4/4] (2.32ns)   --->   "%mul35_3 = fmul i32 %bottom_buf_3_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2264 'fmul' 'mul35_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2265 [1/4] (2.32ns)   --->   "%mul12_4 = fmul i32 %center_buf_4_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2265 'fmul' 'mul12_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2266 [1/4] (2.32ns)   --->   "%mul15_4 = fmul i32 %center_buf_4_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2266 'fmul' 'mul15_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2267 [1/2] (1.19ns)   --->   "%center_buf_4_load_5 = load i8 %center_buf_4_addr_5" [3dHLS.cpp:47]   --->   Operation 2267 'load' 'center_buf_4_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2268 [1/4] (2.32ns)   --->   "%mul23_4 = fmul i32 %center_buf_5_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2268 'fmul' 'mul23_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2269 [1/4] (2.32ns)   --->   "%mul27_4 = fmul i32 %center_buf_3_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2269 'fmul' 'mul27_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2270 [1/4] (2.32ns)   --->   "%mul31_4 = fmul i32 %top_buf_4_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2270 'fmul' 'mul31_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2271 [4/4] (2.32ns)   --->   "%mul35_4 = fmul i32 %bottom_buf_4_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2271 'fmul' 'mul35_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2272 [1/4] (2.32ns)   --->   "%mul12_5 = fmul i32 %center_buf_5_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2272 'fmul' 'mul12_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2273 [1/4] (2.32ns)   --->   "%mul15_5 = fmul i32 %center_buf_5_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2273 'fmul' 'mul15_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2274 [1/2] (1.19ns)   --->   "%center_buf_5_load_5 = load i8 %center_buf_5_addr_5" [3dHLS.cpp:47]   --->   Operation 2274 'load' 'center_buf_5_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2275 [1/4] (2.32ns)   --->   "%mul23_5 = fmul i32 %center_buf_6_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2275 'fmul' 'mul23_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2276 [1/4] (2.32ns)   --->   "%mul27_5 = fmul i32 %center_buf_4_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2276 'fmul' 'mul27_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2277 [1/4] (2.32ns)   --->   "%mul31_5 = fmul i32 %top_buf_5_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2277 'fmul' 'mul31_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2278 [4/4] (2.32ns)   --->   "%mul35_5 = fmul i32 %bottom_buf_5_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2278 'fmul' 'mul35_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2279 [1/4] (2.32ns)   --->   "%mul12_6 = fmul i32 %center_buf_6_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2279 'fmul' 'mul12_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2280 [1/4] (2.32ns)   --->   "%mul15_6 = fmul i32 %center_buf_6_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2280 'fmul' 'mul15_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2281 [1/2] (1.19ns)   --->   "%center_buf_6_load_5 = load i8 %center_buf_6_addr_5" [3dHLS.cpp:47]   --->   Operation 2281 'load' 'center_buf_6_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2282 [1/4] (2.32ns)   --->   "%mul23_6 = fmul i32 %center_buf_7_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2282 'fmul' 'mul23_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2283 [1/4] (2.32ns)   --->   "%mul27_6 = fmul i32 %center_buf_5_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2283 'fmul' 'mul27_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2284 [1/4] (2.32ns)   --->   "%mul31_6 = fmul i32 %top_buf_6_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2284 'fmul' 'mul31_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2285 [4/4] (2.32ns)   --->   "%mul35_6 = fmul i32 %bottom_buf_6_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2285 'fmul' 'mul35_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2286 [1/4] (2.32ns)   --->   "%mul12_7 = fmul i32 %center_buf_7_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2286 'fmul' 'mul12_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2287 [1/4] (2.32ns)   --->   "%mul15_7 = fmul i32 %center_buf_7_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2287 'fmul' 'mul15_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2288 [1/2] (1.19ns)   --->   "%center_buf_7_load_5 = load i8 %center_buf_7_addr_5" [3dHLS.cpp:47]   --->   Operation 2288 'load' 'center_buf_7_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2289 [1/4] (2.32ns)   --->   "%mul23_7 = fmul i32 %center_buf_8_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2289 'fmul' 'mul23_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2290 [1/4] (2.32ns)   --->   "%mul27_7 = fmul i32 %center_buf_6_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2290 'fmul' 'mul27_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2291 [1/4] (2.32ns)   --->   "%mul31_7 = fmul i32 %top_buf_7_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2291 'fmul' 'mul31_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2292 [4/4] (2.32ns)   --->   "%mul35_7 = fmul i32 %bottom_buf_7_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2292 'fmul' 'mul35_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2293 [1/4] (2.32ns)   --->   "%mul12_8 = fmul i32 %center_buf_8_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2293 'fmul' 'mul12_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2294 [1/4] (2.32ns)   --->   "%mul15_8 = fmul i32 %center_buf_8_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2294 'fmul' 'mul15_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2295 [1/2] (1.19ns)   --->   "%center_buf_8_load_5 = load i8 %center_buf_8_addr_5" [3dHLS.cpp:47]   --->   Operation 2295 'load' 'center_buf_8_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2296 [1/4] (2.32ns)   --->   "%mul23_8 = fmul i32 %center_buf_9_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2296 'fmul' 'mul23_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2297 [1/4] (2.32ns)   --->   "%mul27_8 = fmul i32 %center_buf_7_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2297 'fmul' 'mul27_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2298 [1/4] (2.32ns)   --->   "%mul31_8 = fmul i32 %top_buf_8_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2298 'fmul' 'mul31_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2299 [4/4] (2.32ns)   --->   "%mul35_8 = fmul i32 %bottom_buf_8_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2299 'fmul' 'mul35_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2300 [1/4] (2.32ns)   --->   "%mul12_9 = fmul i32 %center_buf_9_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2300 'fmul' 'mul12_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2301 [1/4] (2.32ns)   --->   "%mul15_9 = fmul i32 %center_buf_9_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2301 'fmul' 'mul15_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2302 [1/2] (1.19ns)   --->   "%center_buf_9_load_5 = load i8 %center_buf_9_addr_5" [3dHLS.cpp:47]   --->   Operation 2302 'load' 'center_buf_9_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2303 [1/4] (2.32ns)   --->   "%mul23_9 = fmul i32 %center_buf_10_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2303 'fmul' 'mul23_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2304 [1/4] (2.32ns)   --->   "%mul27_9 = fmul i32 %center_buf_8_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2304 'fmul' 'mul27_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2305 [1/4] (2.32ns)   --->   "%mul31_9 = fmul i32 %top_buf_9_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2305 'fmul' 'mul31_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2306 [4/4] (2.32ns)   --->   "%mul35_9 = fmul i32 %bottom_buf_9_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2306 'fmul' 'mul35_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2307 [1/4] (2.32ns)   --->   "%mul12_s = fmul i32 %center_buf_10_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2307 'fmul' 'mul12_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2308 [1/4] (2.32ns)   --->   "%mul15_s = fmul i32 %center_buf_10_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2308 'fmul' 'mul15_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2309 [1/2] (1.19ns)   --->   "%center_buf_10_load_5 = load i8 %center_buf_10_addr_5" [3dHLS.cpp:47]   --->   Operation 2309 'load' 'center_buf_10_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2310 [1/4] (2.32ns)   --->   "%mul23_s = fmul i32 %center_buf_11_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2310 'fmul' 'mul23_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2311 [1/4] (2.32ns)   --->   "%mul27_s = fmul i32 %center_buf_9_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2311 'fmul' 'mul27_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2312 [1/4] (2.32ns)   --->   "%mul31_s = fmul i32 %top_buf_10_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2312 'fmul' 'mul31_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2313 [4/4] (2.32ns)   --->   "%mul35_s = fmul i32 %bottom_buf_10_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2313 'fmul' 'mul35_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2314 [1/4] (2.32ns)   --->   "%mul12_10 = fmul i32 %center_buf_11_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2314 'fmul' 'mul12_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2315 [1/4] (2.32ns)   --->   "%mul15_10 = fmul i32 %center_buf_11_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2315 'fmul' 'mul15_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2316 [1/2] (1.19ns)   --->   "%center_buf_11_load_5 = load i8 %center_buf_11_addr_5" [3dHLS.cpp:47]   --->   Operation 2316 'load' 'center_buf_11_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2317 [1/4] (2.32ns)   --->   "%mul23_10 = fmul i32 %center_buf_12_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2317 'fmul' 'mul23_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2318 [1/4] (2.32ns)   --->   "%mul27_1 = fmul i32 %center_buf_10_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2318 'fmul' 'mul27_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2319 [1/4] (2.32ns)   --->   "%mul31_10 = fmul i32 %top_buf_11_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2319 'fmul' 'mul31_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2320 [4/4] (2.32ns)   --->   "%mul35_10 = fmul i32 %bottom_buf_11_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2320 'fmul' 'mul35_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2321 [1/4] (2.32ns)   --->   "%mul12_11 = fmul i32 %center_buf_12_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2321 'fmul' 'mul12_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2322 [1/4] (2.32ns)   --->   "%mul15_11 = fmul i32 %center_buf_12_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2322 'fmul' 'mul15_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2323 [1/2] (1.19ns)   --->   "%center_buf_12_load_5 = load i8 %center_buf_12_addr_5" [3dHLS.cpp:47]   --->   Operation 2323 'load' 'center_buf_12_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2324 [1/4] (2.32ns)   --->   "%mul23_11 = fmul i32 %center_buf_13_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2324 'fmul' 'mul23_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2325 [1/4] (2.32ns)   --->   "%mul27_10 = fmul i32 %center_buf_11_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2325 'fmul' 'mul27_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2326 [1/4] (2.32ns)   --->   "%mul31_11 = fmul i32 %top_buf_12_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2326 'fmul' 'mul31_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2327 [4/4] (2.32ns)   --->   "%mul35_11 = fmul i32 %bottom_buf_12_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2327 'fmul' 'mul35_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2328 [1/4] (2.32ns)   --->   "%mul12_12 = fmul i32 %center_buf_13_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2328 'fmul' 'mul12_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2329 [1/4] (2.32ns)   --->   "%mul15_12 = fmul i32 %center_buf_13_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2329 'fmul' 'mul15_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2330 [1/2] (1.19ns)   --->   "%center_buf_13_load_5 = load i8 %center_buf_13_addr_5" [3dHLS.cpp:47]   --->   Operation 2330 'load' 'center_buf_13_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2331 [1/4] (2.32ns)   --->   "%mul23_12 = fmul i32 %center_buf_14_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2331 'fmul' 'mul23_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2332 [1/4] (2.32ns)   --->   "%mul27_11 = fmul i32 %center_buf_12_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2332 'fmul' 'mul27_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2333 [1/4] (2.32ns)   --->   "%mul31_12 = fmul i32 %top_buf_13_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2333 'fmul' 'mul31_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2334 [4/4] (2.32ns)   --->   "%mul35_12 = fmul i32 %bottom_buf_13_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2334 'fmul' 'mul35_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2335 [1/4] (2.32ns)   --->   "%mul12_13 = fmul i32 %center_buf_14_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2335 'fmul' 'mul12_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2336 [1/4] (2.32ns)   --->   "%mul15_13 = fmul i32 %center_buf_14_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2336 'fmul' 'mul15_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2337 [1/2] (1.19ns)   --->   "%center_buf_14_load_5 = load i8 %center_buf_14_addr_5" [3dHLS.cpp:47]   --->   Operation 2337 'load' 'center_buf_14_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2338 [1/4] (2.32ns)   --->   "%mul23_13 = fmul i32 %center_buf_15_load, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2338 'fmul' 'mul23_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2339 [1/4] (2.32ns)   --->   "%mul27_12 = fmul i32 %center_buf_13_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2339 'fmul' 'mul27_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2340 [1/4] (2.32ns)   --->   "%mul31_13 = fmul i32 %top_buf_14_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2340 'fmul' 'mul31_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2341 [4/4] (2.32ns)   --->   "%mul35_13 = fmul i32 %bottom_buf_14_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2341 'fmul' 'mul35_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2342 [1/4] (2.32ns)   --->   "%mul12_14 = fmul i32 %center_buf_15_load, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2342 'fmul' 'mul12_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2343 [1/4] (2.32ns)   --->   "%mul15_14 = fmul i32 %center_buf_15_load_4, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2343 'fmul' 'mul15_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2344 [1/2] (1.19ns)   --->   "%center_buf_15_load_5 = load i8 %center_buf_15_addr_5" [3dHLS.cpp:47]   --->   Operation 2344 'load' 'center_buf_15_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2345 [2/4] (2.32ns)   --->   "%mul23_14 = fmul i32 %center_buf_0_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2345 'fmul' 'mul23_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2346 [1/4] (2.32ns)   --->   "%mul27_13 = fmul i32 %center_buf_14_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2346 'fmul' 'mul27_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2347 [1/4] (2.32ns)   --->   "%mul31_14 = fmul i32 %top_buf_15_load, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2347 'fmul' 'mul31_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2348 [4/4] (2.32ns)   --->   "%mul35_14 = fmul i32 %bottom_buf_15_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2348 'fmul' 'mul35_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2349 [2/4] (2.32ns)   --->   "%mul12_15 = fmul i32 %center_buf_0_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2349 'fmul' 'mul12_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2350 [2/4] (2.32ns)   --->   "%mul15_15 = fmul i32 %center_buf_0_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2350 'fmul' 'mul15_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2351 [1/2] (1.19ns)   --->   "%center_buf_0_load_7 = load i8 %center_buf_0_addr_7" [3dHLS.cpp:47]   --->   Operation 2351 'load' 'center_buf_0_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2352 [2/4] (2.32ns)   --->   "%mul23_15 = fmul i32 %center_buf_1_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2352 'fmul' 'mul23_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2353 [1/4] (2.32ns)   --->   "%mul27_14 = fmul i32 %center_buf_15_load, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2353 'fmul' 'mul27_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2354 [1/4] (2.32ns)   --->   "%mul31_15 = fmul i32 %top_buf_0_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2354 'fmul' 'mul31_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2355 [4/4] (2.32ns)   --->   "%mul35_15 = fmul i32 %bottom_buf_0_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2355 'fmul' 'mul35_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2356 [2/4] (2.32ns)   --->   "%mul12_16 = fmul i32 %center_buf_1_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2356 'fmul' 'mul12_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2357 [2/4] (2.32ns)   --->   "%mul15_16 = fmul i32 %center_buf_1_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2357 'fmul' 'mul15_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2358 [1/2] (1.19ns)   --->   "%center_buf_1_load_7 = load i8 %center_buf_1_addr_7" [3dHLS.cpp:47]   --->   Operation 2358 'load' 'center_buf_1_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2359 [2/4] (2.32ns)   --->   "%mul23_16 = fmul i32 %center_buf_2_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2359 'fmul' 'mul23_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2360 [2/4] (2.32ns)   --->   "%mul27_15 = fmul i32 %center_buf_0_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2360 'fmul' 'mul27_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2361 [1/4] (2.32ns)   --->   "%mul31_16 = fmul i32 %top_buf_1_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2361 'fmul' 'mul31_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2362 [4/4] (2.32ns)   --->   "%mul35_16 = fmul i32 %bottom_buf_1_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2362 'fmul' 'mul35_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2363 [2/4] (2.32ns)   --->   "%mul12_17 = fmul i32 %center_buf_2_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2363 'fmul' 'mul12_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2364 [2/4] (2.32ns)   --->   "%mul15_17 = fmul i32 %center_buf_2_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2364 'fmul' 'mul15_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2365 [1/2] (1.19ns)   --->   "%center_buf_2_load_7 = load i8 %center_buf_2_addr_7" [3dHLS.cpp:47]   --->   Operation 2365 'load' 'center_buf_2_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2366 [2/4] (2.32ns)   --->   "%mul23_17 = fmul i32 %center_buf_3_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2366 'fmul' 'mul23_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2367 [2/4] (2.32ns)   --->   "%mul27_16 = fmul i32 %center_buf_1_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2367 'fmul' 'mul27_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2368 [1/4] (2.32ns)   --->   "%mul31_17 = fmul i32 %top_buf_2_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2368 'fmul' 'mul31_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2369 [4/4] (2.32ns)   --->   "%mul35_17 = fmul i32 %bottom_buf_2_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2369 'fmul' 'mul35_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2370 [2/4] (2.32ns)   --->   "%mul12_18 = fmul i32 %center_buf_3_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2370 'fmul' 'mul12_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2371 [2/4] (2.32ns)   --->   "%mul15_18 = fmul i32 %center_buf_3_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2371 'fmul' 'mul15_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2372 [1/2] (1.19ns)   --->   "%center_buf_3_load_7 = load i8 %center_buf_3_addr_7" [3dHLS.cpp:47]   --->   Operation 2372 'load' 'center_buf_3_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2373 [2/4] (2.32ns)   --->   "%mul23_18 = fmul i32 %center_buf_4_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2373 'fmul' 'mul23_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2374 [2/4] (2.32ns)   --->   "%mul27_17 = fmul i32 %center_buf_2_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2374 'fmul' 'mul27_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2375 [1/4] (2.32ns)   --->   "%mul31_18 = fmul i32 %top_buf_3_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2375 'fmul' 'mul31_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2376 [4/4] (2.32ns)   --->   "%mul35_18 = fmul i32 %bottom_buf_3_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2376 'fmul' 'mul35_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2377 [2/4] (2.32ns)   --->   "%mul12_19 = fmul i32 %center_buf_4_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2377 'fmul' 'mul12_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2378 [2/4] (2.32ns)   --->   "%mul15_19 = fmul i32 %center_buf_4_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2378 'fmul' 'mul15_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2379 [1/2] (1.19ns)   --->   "%center_buf_4_load_7 = load i8 %center_buf_4_addr_7" [3dHLS.cpp:47]   --->   Operation 2379 'load' 'center_buf_4_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2380 [2/4] (2.32ns)   --->   "%mul23_19 = fmul i32 %center_buf_5_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2380 'fmul' 'mul23_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2381 [2/4] (2.32ns)   --->   "%mul27_18 = fmul i32 %center_buf_3_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2381 'fmul' 'mul27_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2382 [1/4] (2.32ns)   --->   "%mul31_19 = fmul i32 %top_buf_4_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2382 'fmul' 'mul31_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2383 [4/4] (2.32ns)   --->   "%mul35_19 = fmul i32 %bottom_buf_4_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2383 'fmul' 'mul35_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2384 [2/4] (2.32ns)   --->   "%mul12_20 = fmul i32 %center_buf_5_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2384 'fmul' 'mul12_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2385 [2/4] (2.32ns)   --->   "%mul15_20 = fmul i32 %center_buf_5_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2385 'fmul' 'mul15_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2386 [1/2] (1.19ns)   --->   "%center_buf_5_load_7 = load i8 %center_buf_5_addr_7" [3dHLS.cpp:47]   --->   Operation 2386 'load' 'center_buf_5_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2387 [2/4] (2.32ns)   --->   "%mul23_20 = fmul i32 %center_buf_6_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2387 'fmul' 'mul23_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2388 [2/4] (2.32ns)   --->   "%mul27_19 = fmul i32 %center_buf_4_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2388 'fmul' 'mul27_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2389 [1/4] (2.32ns)   --->   "%mul31_20 = fmul i32 %top_buf_5_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2389 'fmul' 'mul31_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2390 [4/4] (2.32ns)   --->   "%mul35_20 = fmul i32 %bottom_buf_5_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2390 'fmul' 'mul35_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2391 [2/4] (2.32ns)   --->   "%mul12_21 = fmul i32 %center_buf_6_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2391 'fmul' 'mul12_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2392 [2/4] (2.32ns)   --->   "%mul15_21 = fmul i32 %center_buf_6_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2392 'fmul' 'mul15_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2393 [1/2] (1.19ns)   --->   "%center_buf_6_load_7 = load i8 %center_buf_6_addr_7" [3dHLS.cpp:47]   --->   Operation 2393 'load' 'center_buf_6_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2394 [2/4] (2.32ns)   --->   "%mul23_21 = fmul i32 %center_buf_7_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2394 'fmul' 'mul23_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2395 [2/4] (2.32ns)   --->   "%mul27_20 = fmul i32 %center_buf_5_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2395 'fmul' 'mul27_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2396 [2/4] (2.32ns)   --->   "%mul31_21 = fmul i32 %top_buf_6_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2396 'fmul' 'mul31_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2397 [2/4] (2.32ns)   --->   "%mul12_22 = fmul i32 %center_buf_7_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2397 'fmul' 'mul12_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2398 [2/4] (2.32ns)   --->   "%mul15_22 = fmul i32 %center_buf_7_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2398 'fmul' 'mul15_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2399 [1/2] (1.19ns)   --->   "%center_buf_7_load_7 = load i8 %center_buf_7_addr_7" [3dHLS.cpp:47]   --->   Operation 2399 'load' 'center_buf_7_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2400 [2/4] (2.32ns)   --->   "%mul23_22 = fmul i32 %center_buf_8_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2400 'fmul' 'mul23_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2401 [2/4] (2.32ns)   --->   "%mul27_21 = fmul i32 %center_buf_6_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2401 'fmul' 'mul27_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2402 [2/4] (2.32ns)   --->   "%mul31_22 = fmul i32 %top_buf_7_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2402 'fmul' 'mul31_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2403 [2/4] (2.32ns)   --->   "%mul12_23 = fmul i32 %center_buf_8_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2403 'fmul' 'mul12_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2404 [2/4] (2.32ns)   --->   "%mul15_23 = fmul i32 %center_buf_8_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2404 'fmul' 'mul15_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2405 [1/2] (1.19ns)   --->   "%center_buf_8_load_7 = load i8 %center_buf_8_addr_7" [3dHLS.cpp:47]   --->   Operation 2405 'load' 'center_buf_8_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2406 [2/4] (2.32ns)   --->   "%mul23_23 = fmul i32 %center_buf_9_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2406 'fmul' 'mul23_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2407 [2/4] (2.32ns)   --->   "%mul27_22 = fmul i32 %center_buf_7_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2407 'fmul' 'mul27_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2408 [2/4] (2.32ns)   --->   "%mul31_23 = fmul i32 %top_buf_8_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2408 'fmul' 'mul31_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2409 [2/4] (2.32ns)   --->   "%mul12_24 = fmul i32 %center_buf_9_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2409 'fmul' 'mul12_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2410 [2/4] (2.32ns)   --->   "%mul15_24 = fmul i32 %center_buf_9_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2410 'fmul' 'mul15_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2411 [1/2] (1.19ns)   --->   "%center_buf_9_load_7 = load i8 %center_buf_9_addr_7" [3dHLS.cpp:47]   --->   Operation 2411 'load' 'center_buf_9_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2412 [2/4] (2.32ns)   --->   "%mul23_24 = fmul i32 %center_buf_10_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2412 'fmul' 'mul23_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2413 [2/4] (2.32ns)   --->   "%mul27_23 = fmul i32 %center_buf_8_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2413 'fmul' 'mul27_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2414 [2/4] (2.32ns)   --->   "%mul31_24 = fmul i32 %top_buf_9_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2414 'fmul' 'mul31_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2415 [2/4] (2.32ns)   --->   "%mul12_25 = fmul i32 %center_buf_10_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2415 'fmul' 'mul12_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2416 [2/4] (2.32ns)   --->   "%mul15_25 = fmul i32 %center_buf_10_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2416 'fmul' 'mul15_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2417 [1/2] (1.19ns)   --->   "%center_buf_10_load_7 = load i8 %center_buf_10_addr_7" [3dHLS.cpp:47]   --->   Operation 2417 'load' 'center_buf_10_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2418 [2/4] (2.32ns)   --->   "%mul23_25 = fmul i32 %center_buf_11_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2418 'fmul' 'mul23_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2419 [2/4] (2.32ns)   --->   "%mul27_24 = fmul i32 %center_buf_9_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2419 'fmul' 'mul27_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2420 [2/4] (2.32ns)   --->   "%mul31_25 = fmul i32 %top_buf_10_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2420 'fmul' 'mul31_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2421 [2/4] (2.32ns)   --->   "%mul12_26 = fmul i32 %center_buf_11_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2421 'fmul' 'mul12_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2422 [2/4] (2.32ns)   --->   "%mul15_26 = fmul i32 %center_buf_11_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2422 'fmul' 'mul15_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2423 [1/2] (1.19ns)   --->   "%center_buf_11_load_7 = load i8 %center_buf_11_addr_7" [3dHLS.cpp:47]   --->   Operation 2423 'load' 'center_buf_11_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2424 [2/4] (2.32ns)   --->   "%mul23_26 = fmul i32 %center_buf_12_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2424 'fmul' 'mul23_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2425 [2/4] (2.32ns)   --->   "%mul27_25 = fmul i32 %center_buf_10_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2425 'fmul' 'mul27_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2426 [2/4] (2.32ns)   --->   "%mul31_26 = fmul i32 %top_buf_11_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2426 'fmul' 'mul31_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2427 [2/4] (2.32ns)   --->   "%mul12_27 = fmul i32 %center_buf_12_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2427 'fmul' 'mul12_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2428 [2/4] (2.32ns)   --->   "%mul15_27 = fmul i32 %center_buf_12_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2428 'fmul' 'mul15_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2429 [1/2] (1.19ns)   --->   "%center_buf_12_load_7 = load i8 %center_buf_12_addr_7" [3dHLS.cpp:47]   --->   Operation 2429 'load' 'center_buf_12_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2430 [2/4] (2.32ns)   --->   "%mul23_27 = fmul i32 %center_buf_13_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2430 'fmul' 'mul23_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2431 [2/4] (2.32ns)   --->   "%mul27_26 = fmul i32 %center_buf_11_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2431 'fmul' 'mul27_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2432 [2/4] (2.32ns)   --->   "%mul31_27 = fmul i32 %top_buf_12_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2432 'fmul' 'mul31_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2433 [2/4] (2.32ns)   --->   "%mul12_28 = fmul i32 %center_buf_13_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2433 'fmul' 'mul12_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2434 [2/4] (2.32ns)   --->   "%mul15_28 = fmul i32 %center_buf_13_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2434 'fmul' 'mul15_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2435 [1/2] (1.19ns)   --->   "%center_buf_13_load_7 = load i8 %center_buf_13_addr_7" [3dHLS.cpp:47]   --->   Operation 2435 'load' 'center_buf_13_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2436 [2/4] (2.32ns)   --->   "%mul23_28 = fmul i32 %center_buf_14_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2436 'fmul' 'mul23_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2437 [2/4] (2.32ns)   --->   "%mul27_27 = fmul i32 %center_buf_12_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2437 'fmul' 'mul27_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2438 [2/4] (2.32ns)   --->   "%mul31_28 = fmul i32 %top_buf_13_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2438 'fmul' 'mul31_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2439 [2/4] (2.32ns)   --->   "%mul12_29 = fmul i32 %center_buf_14_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2439 'fmul' 'mul12_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2440 [2/4] (2.32ns)   --->   "%mul15_29 = fmul i32 %center_buf_14_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2440 'fmul' 'mul15_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2441 [1/2] (1.19ns)   --->   "%center_buf_14_load_7 = load i8 %center_buf_14_addr_7" [3dHLS.cpp:47]   --->   Operation 2441 'load' 'center_buf_14_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2442 [2/4] (2.32ns)   --->   "%mul23_29 = fmul i32 %center_buf_15_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2442 'fmul' 'mul23_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2443 [2/4] (2.32ns)   --->   "%mul27_28 = fmul i32 %center_buf_13_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2443 'fmul' 'mul27_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2444 [2/4] (2.32ns)   --->   "%mul31_29 = fmul i32 %top_buf_14_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2444 'fmul' 'mul31_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2445 [2/4] (2.32ns)   --->   "%mul12_30 = fmul i32 %center_buf_15_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2445 'fmul' 'mul12_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2446 [2/4] (2.32ns)   --->   "%mul15_30 = fmul i32 %center_buf_15_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2446 'fmul' 'mul15_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2447 [1/2] (1.19ns)   --->   "%center_buf_15_load_7 = load i8 %center_buf_15_addr_7" [3dHLS.cpp:47]   --->   Operation 2447 'load' 'center_buf_15_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2448 [3/4] (2.32ns)   --->   "%mul23_30 = fmul i32 %center_buf_0_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2448 'fmul' 'mul23_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2449 [2/4] (2.32ns)   --->   "%mul27_29 = fmul i32 %center_buf_14_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2449 'fmul' 'mul27_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2450 [2/4] (2.32ns)   --->   "%mul31_30 = fmul i32 %top_buf_15_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2450 'fmul' 'mul31_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2451 [3/4] (2.32ns)   --->   "%mul12_31 = fmul i32 %center_buf_0_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2451 'fmul' 'mul12_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2452 [3/4] (2.32ns)   --->   "%mul15_31 = fmul i32 %center_buf_0_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2452 'fmul' 'mul15_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2453 [1/1] (0.00ns)   --->   "%zext_ln47_65 = zext i8 %select_ln43_32" [3dHLS.cpp:47]   --->   Operation 2453 'zext' 'zext_ln47_65' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2454 [1/1] (0.00ns)   --->   "%center_buf_0_addr_9 = getelementptr i32 %center_buf_0, i64 0, i64 %zext_ln47_65" [3dHLS.cpp:47]   --->   Operation 2454 'getelementptr' 'center_buf_0_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2455 [2/2] (1.19ns)   --->   "%center_buf_0_load_9 = load i8 %center_buf_0_addr_9" [3dHLS.cpp:47]   --->   Operation 2455 'load' 'center_buf_0_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2456 [3/4] (2.32ns)   --->   "%mul23_31 = fmul i32 %center_buf_1_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2456 'fmul' 'mul23_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2457 [2/4] (2.32ns)   --->   "%mul27_30 = fmul i32 %center_buf_15_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2457 'fmul' 'mul27_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2458 [2/4] (2.32ns)   --->   "%mul31_31 = fmul i32 %top_buf_0_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2458 'fmul' 'mul31_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2459 [3/4] (2.32ns)   --->   "%mul12_32 = fmul i32 %center_buf_1_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2459 'fmul' 'mul12_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2460 [3/4] (2.32ns)   --->   "%mul15_32 = fmul i32 %center_buf_1_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2460 'fmul' 'mul15_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2461 [1/1] (0.00ns)   --->   "%zext_ln47_67 = zext i8 %select_ln43_33" [3dHLS.cpp:47]   --->   Operation 2461 'zext' 'zext_ln47_67' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2462 [1/1] (0.00ns)   --->   "%center_buf_1_addr_9 = getelementptr i32 %center_buf_1, i64 0, i64 %zext_ln47_67" [3dHLS.cpp:47]   --->   Operation 2462 'getelementptr' 'center_buf_1_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2463 [2/2] (1.19ns)   --->   "%center_buf_1_load_9 = load i8 %center_buf_1_addr_9" [3dHLS.cpp:47]   --->   Operation 2463 'load' 'center_buf_1_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2464 [3/4] (2.32ns)   --->   "%mul23_32 = fmul i32 %center_buf_2_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2464 'fmul' 'mul23_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2465 [3/4] (2.32ns)   --->   "%mul27_31 = fmul i32 %center_buf_0_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2465 'fmul' 'mul27_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2466 [2/4] (2.32ns)   --->   "%mul31_32 = fmul i32 %top_buf_1_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2466 'fmul' 'mul31_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2467 [3/4] (2.32ns)   --->   "%mul12_33 = fmul i32 %center_buf_2_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2467 'fmul' 'mul12_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2468 [3/4] (2.32ns)   --->   "%mul15_33 = fmul i32 %center_buf_2_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2468 'fmul' 'mul15_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2469 [1/1] (0.00ns)   --->   "%zext_ln47_69 = zext i8 %select_ln43_34" [3dHLS.cpp:47]   --->   Operation 2469 'zext' 'zext_ln47_69' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2470 [1/1] (0.00ns)   --->   "%center_buf_2_addr_9 = getelementptr i32 %center_buf_2, i64 0, i64 %zext_ln47_69" [3dHLS.cpp:47]   --->   Operation 2470 'getelementptr' 'center_buf_2_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2471 [2/2] (1.19ns)   --->   "%center_buf_2_load_9 = load i8 %center_buf_2_addr_9" [3dHLS.cpp:47]   --->   Operation 2471 'load' 'center_buf_2_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2472 [3/4] (2.32ns)   --->   "%mul23_33 = fmul i32 %center_buf_3_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2472 'fmul' 'mul23_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2473 [3/4] (2.32ns)   --->   "%mul27_32 = fmul i32 %center_buf_1_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2473 'fmul' 'mul27_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2474 [2/4] (2.32ns)   --->   "%mul31_33 = fmul i32 %top_buf_2_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2474 'fmul' 'mul31_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2475 [3/4] (2.32ns)   --->   "%mul12_34 = fmul i32 %center_buf_3_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2475 'fmul' 'mul12_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2476 [3/4] (2.32ns)   --->   "%mul15_34 = fmul i32 %center_buf_3_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2476 'fmul' 'mul15_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2477 [1/1] (0.00ns)   --->   "%zext_ln47_71 = zext i8 %select_ln43_35" [3dHLS.cpp:47]   --->   Operation 2477 'zext' 'zext_ln47_71' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2478 [1/1] (0.00ns)   --->   "%center_buf_3_addr_9 = getelementptr i32 %center_buf_3, i64 0, i64 %zext_ln47_71" [3dHLS.cpp:47]   --->   Operation 2478 'getelementptr' 'center_buf_3_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2479 [2/2] (1.19ns)   --->   "%center_buf_3_load_9 = load i8 %center_buf_3_addr_9" [3dHLS.cpp:47]   --->   Operation 2479 'load' 'center_buf_3_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2480 [3/4] (2.32ns)   --->   "%mul23_34 = fmul i32 %center_buf_4_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2480 'fmul' 'mul23_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2481 [3/4] (2.32ns)   --->   "%mul27_33 = fmul i32 %center_buf_2_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2481 'fmul' 'mul27_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2482 [2/4] (2.32ns)   --->   "%mul31_34 = fmul i32 %top_buf_3_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2482 'fmul' 'mul31_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2483 [3/4] (2.32ns)   --->   "%mul12_35 = fmul i32 %center_buf_4_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2483 'fmul' 'mul12_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2484 [3/4] (2.32ns)   --->   "%mul15_35 = fmul i32 %center_buf_4_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2484 'fmul' 'mul15_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2485 [1/1] (0.00ns)   --->   "%zext_ln47_73 = zext i8 %select_ln43_36" [3dHLS.cpp:47]   --->   Operation 2485 'zext' 'zext_ln47_73' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2486 [1/1] (0.00ns)   --->   "%center_buf_4_addr_9 = getelementptr i32 %center_buf_4, i64 0, i64 %zext_ln47_73" [3dHLS.cpp:47]   --->   Operation 2486 'getelementptr' 'center_buf_4_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2487 [2/2] (1.19ns)   --->   "%center_buf_4_load_9 = load i8 %center_buf_4_addr_9" [3dHLS.cpp:47]   --->   Operation 2487 'load' 'center_buf_4_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2488 [3/4] (2.32ns)   --->   "%mul23_35 = fmul i32 %center_buf_5_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2488 'fmul' 'mul23_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2489 [3/4] (2.32ns)   --->   "%mul27_34 = fmul i32 %center_buf_3_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2489 'fmul' 'mul27_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2490 [2/4] (2.32ns)   --->   "%mul31_35 = fmul i32 %top_buf_4_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2490 'fmul' 'mul31_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2491 [3/4] (2.32ns)   --->   "%mul12_36 = fmul i32 %center_buf_5_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2491 'fmul' 'mul12_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2492 [3/4] (2.32ns)   --->   "%mul15_36 = fmul i32 %center_buf_5_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2492 'fmul' 'mul15_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln47_75 = zext i8 %select_ln43_37" [3dHLS.cpp:47]   --->   Operation 2493 'zext' 'zext_ln47_75' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2494 [1/1] (0.00ns)   --->   "%center_buf_5_addr_9 = getelementptr i32 %center_buf_5, i64 0, i64 %zext_ln47_75" [3dHLS.cpp:47]   --->   Operation 2494 'getelementptr' 'center_buf_5_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2495 [2/2] (1.19ns)   --->   "%center_buf_5_load_9 = load i8 %center_buf_5_addr_9" [3dHLS.cpp:47]   --->   Operation 2495 'load' 'center_buf_5_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2496 [3/4] (2.32ns)   --->   "%mul23_36 = fmul i32 %center_buf_6_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2496 'fmul' 'mul23_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2497 [3/4] (2.32ns)   --->   "%mul27_35 = fmul i32 %center_buf_4_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2497 'fmul' 'mul27_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2498 [2/4] (2.32ns)   --->   "%mul31_36 = fmul i32 %top_buf_5_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2498 'fmul' 'mul31_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2499 [3/4] (2.32ns)   --->   "%mul12_37 = fmul i32 %center_buf_6_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2499 'fmul' 'mul12_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2500 [3/4] (2.32ns)   --->   "%mul15_37 = fmul i32 %center_buf_6_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2500 'fmul' 'mul15_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2501 [1/1] (0.00ns)   --->   "%zext_ln47_77 = zext i8 %select_ln43_38" [3dHLS.cpp:47]   --->   Operation 2501 'zext' 'zext_ln47_77' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2502 [1/1] (0.00ns)   --->   "%center_buf_6_addr_9 = getelementptr i32 %center_buf_6, i64 0, i64 %zext_ln47_77" [3dHLS.cpp:47]   --->   Operation 2502 'getelementptr' 'center_buf_6_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2503 [2/2] (1.19ns)   --->   "%center_buf_6_load_9 = load i8 %center_buf_6_addr_9" [3dHLS.cpp:47]   --->   Operation 2503 'load' 'center_buf_6_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2504 [3/4] (2.32ns)   --->   "%mul23_37 = fmul i32 %center_buf_7_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2504 'fmul' 'mul23_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2505 [3/4] (2.32ns)   --->   "%mul27_36 = fmul i32 %center_buf_5_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2505 'fmul' 'mul27_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2506 [2/4] (2.32ns)   --->   "%mul31_37 = fmul i32 %top_buf_6_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2506 'fmul' 'mul31_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2507 [3/4] (2.32ns)   --->   "%mul12_38 = fmul i32 %center_buf_7_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2507 'fmul' 'mul12_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2508 [3/4] (2.32ns)   --->   "%mul15_38 = fmul i32 %center_buf_7_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2508 'fmul' 'mul15_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2509 [1/1] (0.00ns)   --->   "%zext_ln47_79 = zext i8 %select_ln43_39" [3dHLS.cpp:47]   --->   Operation 2509 'zext' 'zext_ln47_79' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2510 [1/1] (0.00ns)   --->   "%center_buf_7_addr_9 = getelementptr i32 %center_buf_7, i64 0, i64 %zext_ln47_79" [3dHLS.cpp:47]   --->   Operation 2510 'getelementptr' 'center_buf_7_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2511 [2/2] (1.19ns)   --->   "%center_buf_7_load_9 = load i8 %center_buf_7_addr_9" [3dHLS.cpp:47]   --->   Operation 2511 'load' 'center_buf_7_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2512 [3/4] (2.32ns)   --->   "%mul23_38 = fmul i32 %center_buf_8_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2512 'fmul' 'mul23_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2513 [3/4] (2.32ns)   --->   "%mul27_37 = fmul i32 %center_buf_6_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2513 'fmul' 'mul27_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2514 [2/4] (2.32ns)   --->   "%mul31_38 = fmul i32 %top_buf_7_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2514 'fmul' 'mul31_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2515 [3/4] (2.32ns)   --->   "%mul12_39 = fmul i32 %center_buf_8_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2515 'fmul' 'mul12_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2516 [3/4] (2.32ns)   --->   "%mul15_39 = fmul i32 %center_buf_8_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2516 'fmul' 'mul15_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2517 [1/1] (0.00ns)   --->   "%zext_ln47_81 = zext i8 %select_ln43_40" [3dHLS.cpp:47]   --->   Operation 2517 'zext' 'zext_ln47_81' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2518 [1/1] (0.00ns)   --->   "%center_buf_8_addr_9 = getelementptr i32 %center_buf_8, i64 0, i64 %zext_ln47_81" [3dHLS.cpp:47]   --->   Operation 2518 'getelementptr' 'center_buf_8_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2519 [2/2] (1.19ns)   --->   "%center_buf_8_load_9 = load i8 %center_buf_8_addr_9" [3dHLS.cpp:47]   --->   Operation 2519 'load' 'center_buf_8_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2520 [3/4] (2.32ns)   --->   "%mul23_39 = fmul i32 %center_buf_9_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2520 'fmul' 'mul23_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2521 [3/4] (2.32ns)   --->   "%mul27_38 = fmul i32 %center_buf_7_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2521 'fmul' 'mul27_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2522 [2/4] (2.32ns)   --->   "%mul31_39 = fmul i32 %top_buf_8_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2522 'fmul' 'mul31_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2523 [3/4] (2.32ns)   --->   "%mul12_40 = fmul i32 %center_buf_9_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2523 'fmul' 'mul12_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2524 [3/4] (2.32ns)   --->   "%mul15_40 = fmul i32 %center_buf_9_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2524 'fmul' 'mul15_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2525 [1/1] (0.00ns)   --->   "%zext_ln47_83 = zext i8 %select_ln43_41" [3dHLS.cpp:47]   --->   Operation 2525 'zext' 'zext_ln47_83' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2526 [1/1] (0.00ns)   --->   "%center_buf_9_addr_9 = getelementptr i32 %center_buf_9, i64 0, i64 %zext_ln47_83" [3dHLS.cpp:47]   --->   Operation 2526 'getelementptr' 'center_buf_9_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2527 [2/2] (1.19ns)   --->   "%center_buf_9_load_9 = load i8 %center_buf_9_addr_9" [3dHLS.cpp:47]   --->   Operation 2527 'load' 'center_buf_9_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2528 [3/4] (2.32ns)   --->   "%mul23_40 = fmul i32 %center_buf_10_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2528 'fmul' 'mul23_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2529 [3/4] (2.32ns)   --->   "%mul27_39 = fmul i32 %center_buf_8_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2529 'fmul' 'mul27_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2530 [2/4] (2.32ns)   --->   "%mul31_40 = fmul i32 %top_buf_9_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2530 'fmul' 'mul31_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2531 [3/4] (2.32ns)   --->   "%mul12_41 = fmul i32 %center_buf_10_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2531 'fmul' 'mul12_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2532 [3/4] (2.32ns)   --->   "%mul15_41 = fmul i32 %center_buf_10_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2532 'fmul' 'mul15_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2533 [1/1] (0.00ns)   --->   "%zext_ln47_85 = zext i8 %select_ln43_42" [3dHLS.cpp:47]   --->   Operation 2533 'zext' 'zext_ln47_85' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2534 [1/1] (0.00ns)   --->   "%center_buf_10_addr_9 = getelementptr i32 %center_buf_10, i64 0, i64 %zext_ln47_85" [3dHLS.cpp:47]   --->   Operation 2534 'getelementptr' 'center_buf_10_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2535 [2/2] (1.19ns)   --->   "%center_buf_10_load_9 = load i8 %center_buf_10_addr_9" [3dHLS.cpp:47]   --->   Operation 2535 'load' 'center_buf_10_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2536 [3/4] (2.32ns)   --->   "%mul23_41 = fmul i32 %center_buf_11_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2536 'fmul' 'mul23_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2537 [3/4] (2.32ns)   --->   "%mul27_40 = fmul i32 %center_buf_9_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2537 'fmul' 'mul27_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2538 [2/4] (2.32ns)   --->   "%mul31_41 = fmul i32 %top_buf_10_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2538 'fmul' 'mul31_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2539 [3/4] (2.32ns)   --->   "%mul12_42 = fmul i32 %center_buf_11_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2539 'fmul' 'mul12_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2540 [3/4] (2.32ns)   --->   "%mul15_42 = fmul i32 %center_buf_11_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2540 'fmul' 'mul15_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln47_87 = zext i8 %select_ln43_43" [3dHLS.cpp:47]   --->   Operation 2541 'zext' 'zext_ln47_87' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2542 [1/1] (0.00ns)   --->   "%center_buf_11_addr_9 = getelementptr i32 %center_buf_11, i64 0, i64 %zext_ln47_87" [3dHLS.cpp:47]   --->   Operation 2542 'getelementptr' 'center_buf_11_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2543 [2/2] (1.19ns)   --->   "%center_buf_11_load_9 = load i8 %center_buf_11_addr_9" [3dHLS.cpp:47]   --->   Operation 2543 'load' 'center_buf_11_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2544 [3/4] (2.32ns)   --->   "%mul23_42 = fmul i32 %center_buf_12_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2544 'fmul' 'mul23_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2545 [3/4] (2.32ns)   --->   "%mul27_41 = fmul i32 %center_buf_10_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2545 'fmul' 'mul27_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2546 [3/4] (2.32ns)   --->   "%mul31_42 = fmul i32 %top_buf_11_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2546 'fmul' 'mul31_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2547 [3/4] (2.32ns)   --->   "%mul12_43 = fmul i32 %center_buf_12_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2547 'fmul' 'mul12_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2548 [3/4] (2.32ns)   --->   "%mul15_43 = fmul i32 %center_buf_12_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2548 'fmul' 'mul15_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2549 [1/1] (0.00ns)   --->   "%zext_ln47_89 = zext i8 %select_ln43_44" [3dHLS.cpp:47]   --->   Operation 2549 'zext' 'zext_ln47_89' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2550 [1/1] (0.00ns)   --->   "%center_buf_12_addr_9 = getelementptr i32 %center_buf_12, i64 0, i64 %zext_ln47_89" [3dHLS.cpp:47]   --->   Operation 2550 'getelementptr' 'center_buf_12_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2551 [2/2] (1.19ns)   --->   "%center_buf_12_load_9 = load i8 %center_buf_12_addr_9" [3dHLS.cpp:47]   --->   Operation 2551 'load' 'center_buf_12_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2552 [3/4] (2.32ns)   --->   "%mul23_43 = fmul i32 %center_buf_13_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2552 'fmul' 'mul23_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2553 [3/4] (2.32ns)   --->   "%mul27_42 = fmul i32 %center_buf_11_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2553 'fmul' 'mul27_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2554 [3/4] (2.32ns)   --->   "%mul31_43 = fmul i32 %top_buf_12_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2554 'fmul' 'mul31_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2555 [3/4] (2.32ns)   --->   "%mul12_44 = fmul i32 %center_buf_13_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2555 'fmul' 'mul12_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2556 [3/4] (2.32ns)   --->   "%mul15_44 = fmul i32 %center_buf_13_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2556 'fmul' 'mul15_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2557 [1/1] (0.00ns)   --->   "%zext_ln47_91 = zext i8 %select_ln43_45" [3dHLS.cpp:47]   --->   Operation 2557 'zext' 'zext_ln47_91' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2558 [1/1] (0.00ns)   --->   "%center_buf_13_addr_9 = getelementptr i32 %center_buf_13, i64 0, i64 %zext_ln47_91" [3dHLS.cpp:47]   --->   Operation 2558 'getelementptr' 'center_buf_13_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2559 [2/2] (1.19ns)   --->   "%center_buf_13_load_9 = load i8 %center_buf_13_addr_9" [3dHLS.cpp:47]   --->   Operation 2559 'load' 'center_buf_13_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2560 [3/4] (2.32ns)   --->   "%mul23_44 = fmul i32 %center_buf_14_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2560 'fmul' 'mul23_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2561 [3/4] (2.32ns)   --->   "%mul27_43 = fmul i32 %center_buf_12_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2561 'fmul' 'mul27_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2562 [3/4] (2.32ns)   --->   "%mul31_44 = fmul i32 %top_buf_13_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2562 'fmul' 'mul31_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2563 [3/4] (2.32ns)   --->   "%mul12_45 = fmul i32 %center_buf_14_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2563 'fmul' 'mul12_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2564 [3/4] (2.32ns)   --->   "%mul15_45 = fmul i32 %center_buf_14_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2564 'fmul' 'mul15_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2565 [1/1] (0.00ns)   --->   "%zext_ln47_93 = zext i8 %select_ln43_46" [3dHLS.cpp:47]   --->   Operation 2565 'zext' 'zext_ln47_93' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2566 [1/1] (0.00ns)   --->   "%center_buf_14_addr_9 = getelementptr i32 %center_buf_14, i64 0, i64 %zext_ln47_93" [3dHLS.cpp:47]   --->   Operation 2566 'getelementptr' 'center_buf_14_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2567 [2/2] (1.19ns)   --->   "%center_buf_14_load_9 = load i8 %center_buf_14_addr_9" [3dHLS.cpp:47]   --->   Operation 2567 'load' 'center_buf_14_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2568 [3/4] (2.32ns)   --->   "%mul23_45 = fmul i32 %center_buf_15_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2568 'fmul' 'mul23_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2569 [3/4] (2.32ns)   --->   "%mul27_44 = fmul i32 %center_buf_13_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2569 'fmul' 'mul27_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2570 [3/4] (2.32ns)   --->   "%mul31_45 = fmul i32 %top_buf_14_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2570 'fmul' 'mul31_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2571 [3/4] (2.32ns)   --->   "%mul12_46 = fmul i32 %center_buf_15_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2571 'fmul' 'mul12_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2572 [3/4] (2.32ns)   --->   "%mul15_46 = fmul i32 %center_buf_15_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2572 'fmul' 'mul15_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2573 [1/1] (0.00ns)   --->   "%zext_ln47_95 = zext i8 %select_ln43_47" [3dHLS.cpp:47]   --->   Operation 2573 'zext' 'zext_ln47_95' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2574 [1/1] (0.00ns)   --->   "%center_buf_15_addr_9 = getelementptr i32 %center_buf_15, i64 0, i64 %zext_ln47_95" [3dHLS.cpp:47]   --->   Operation 2574 'getelementptr' 'center_buf_15_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2575 [2/2] (1.19ns)   --->   "%center_buf_15_load_9 = load i8 %center_buf_15_addr_9" [3dHLS.cpp:47]   --->   Operation 2575 'load' 'center_buf_15_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2576 [4/4] (2.32ns)   --->   "%mul23_46 = fmul i32 %center_buf_0_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2576 'fmul' 'mul23_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2577 [3/4] (2.32ns)   --->   "%mul27_45 = fmul i32 %center_buf_14_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2577 'fmul' 'mul27_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2578 [3/4] (2.32ns)   --->   "%mul31_46 = fmul i32 %top_buf_15_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2578 'fmul' 'mul31_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2579 [4/4] (2.32ns)   --->   "%mul12_47 = fmul i32 %center_buf_0_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2579 'fmul' 'mul12_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2580 [4/4] (2.32ns)   --->   "%mul15_47 = fmul i32 %center_buf_0_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2580 'fmul' 'mul15_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2581 [1/1] (0.00ns)   --->   "%zext_ln47_97 = zext i8 %select_ln43_48" [3dHLS.cpp:47]   --->   Operation 2581 'zext' 'zext_ln47_97' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2582 [1/1] (0.00ns)   --->   "%center_buf_0_addr_11 = getelementptr i32 %center_buf_0, i64 0, i64 %zext_ln47_97" [3dHLS.cpp:47]   --->   Operation 2582 'getelementptr' 'center_buf_0_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2583 [2/2] (1.19ns)   --->   "%center_buf_0_load_11 = load i8 %center_buf_0_addr_11" [3dHLS.cpp:47]   --->   Operation 2583 'load' 'center_buf_0_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2584 [4/4] (2.32ns)   --->   "%mul23_47 = fmul i32 %center_buf_1_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2584 'fmul' 'mul23_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2585 [3/4] (2.32ns)   --->   "%mul27_46 = fmul i32 %center_buf_15_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2585 'fmul' 'mul27_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2586 [3/4] (2.32ns)   --->   "%mul31_47 = fmul i32 %top_buf_0_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2586 'fmul' 'mul31_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2587 [4/4] (2.32ns)   --->   "%mul12_48 = fmul i32 %center_buf_1_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2587 'fmul' 'mul12_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2588 [4/4] (2.32ns)   --->   "%mul15_48 = fmul i32 %center_buf_1_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2588 'fmul' 'mul15_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2589 [1/1] (0.00ns)   --->   "%zext_ln47_99 = zext i8 %select_ln43_49" [3dHLS.cpp:47]   --->   Operation 2589 'zext' 'zext_ln47_99' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2590 [1/1] (0.00ns)   --->   "%center_buf_1_addr_11 = getelementptr i32 %center_buf_1, i64 0, i64 %zext_ln47_99" [3dHLS.cpp:47]   --->   Operation 2590 'getelementptr' 'center_buf_1_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2591 [2/2] (1.19ns)   --->   "%center_buf_1_load_11 = load i8 %center_buf_1_addr_11" [3dHLS.cpp:47]   --->   Operation 2591 'load' 'center_buf_1_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2592 [4/4] (2.32ns)   --->   "%mul23_48 = fmul i32 %center_buf_2_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2592 'fmul' 'mul23_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2593 [4/4] (2.32ns)   --->   "%mul27_47 = fmul i32 %center_buf_0_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2593 'fmul' 'mul27_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2594 [3/4] (2.32ns)   --->   "%mul31_48 = fmul i32 %top_buf_1_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2594 'fmul' 'mul31_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2595 [4/4] (2.32ns)   --->   "%mul12_49 = fmul i32 %center_buf_2_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2595 'fmul' 'mul12_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2596 [4/4] (2.32ns)   --->   "%mul15_49 = fmul i32 %center_buf_2_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2596 'fmul' 'mul15_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2597 [1/1] (0.00ns)   --->   "%zext_ln47_101 = zext i8 %select_ln43_50" [3dHLS.cpp:47]   --->   Operation 2597 'zext' 'zext_ln47_101' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2598 [1/1] (0.00ns)   --->   "%center_buf_2_addr_11 = getelementptr i32 %center_buf_2, i64 0, i64 %zext_ln47_101" [3dHLS.cpp:47]   --->   Operation 2598 'getelementptr' 'center_buf_2_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2599 [2/2] (1.19ns)   --->   "%center_buf_2_load_11 = load i8 %center_buf_2_addr_11" [3dHLS.cpp:47]   --->   Operation 2599 'load' 'center_buf_2_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2600 [4/4] (2.32ns)   --->   "%mul23_49 = fmul i32 %center_buf_3_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2600 'fmul' 'mul23_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2601 [4/4] (2.32ns)   --->   "%mul27_48 = fmul i32 %center_buf_1_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2601 'fmul' 'mul27_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2602 [3/4] (2.32ns)   --->   "%mul31_49 = fmul i32 %top_buf_2_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2602 'fmul' 'mul31_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2603 [4/4] (2.32ns)   --->   "%mul12_50 = fmul i32 %center_buf_3_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2603 'fmul' 'mul12_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2604 [4/4] (2.32ns)   --->   "%mul15_50 = fmul i32 %center_buf_3_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2604 'fmul' 'mul15_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2605 [1/1] (0.00ns)   --->   "%zext_ln47_103 = zext i8 %select_ln43_51" [3dHLS.cpp:47]   --->   Operation 2605 'zext' 'zext_ln47_103' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2606 [1/1] (0.00ns)   --->   "%center_buf_3_addr_11 = getelementptr i32 %center_buf_3, i64 0, i64 %zext_ln47_103" [3dHLS.cpp:47]   --->   Operation 2606 'getelementptr' 'center_buf_3_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2607 [2/2] (1.19ns)   --->   "%center_buf_3_load_11 = load i8 %center_buf_3_addr_11" [3dHLS.cpp:47]   --->   Operation 2607 'load' 'center_buf_3_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2608 [4/4] (2.32ns)   --->   "%mul23_50 = fmul i32 %center_buf_4_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2608 'fmul' 'mul23_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2609 [4/4] (2.32ns)   --->   "%mul27_49 = fmul i32 %center_buf_2_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2609 'fmul' 'mul27_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2610 [3/4] (2.32ns)   --->   "%mul31_50 = fmul i32 %top_buf_3_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2610 'fmul' 'mul31_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2611 [4/4] (2.32ns)   --->   "%mul12_51 = fmul i32 %center_buf_4_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2611 'fmul' 'mul12_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2612 [4/4] (2.32ns)   --->   "%mul15_51 = fmul i32 %center_buf_4_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2612 'fmul' 'mul15_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2613 [1/1] (0.00ns)   --->   "%zext_ln47_105 = zext i8 %select_ln43_52" [3dHLS.cpp:47]   --->   Operation 2613 'zext' 'zext_ln47_105' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2614 [1/1] (0.00ns)   --->   "%center_buf_4_addr_11 = getelementptr i32 %center_buf_4, i64 0, i64 %zext_ln47_105" [3dHLS.cpp:47]   --->   Operation 2614 'getelementptr' 'center_buf_4_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2615 [2/2] (1.19ns)   --->   "%center_buf_4_load_11 = load i8 %center_buf_4_addr_11" [3dHLS.cpp:47]   --->   Operation 2615 'load' 'center_buf_4_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2616 [4/4] (2.32ns)   --->   "%mul23_51 = fmul i32 %center_buf_5_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2616 'fmul' 'mul23_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2617 [4/4] (2.32ns)   --->   "%mul27_50 = fmul i32 %center_buf_3_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2617 'fmul' 'mul27_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2618 [3/4] (2.32ns)   --->   "%mul31_51 = fmul i32 %top_buf_4_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2618 'fmul' 'mul31_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2619 [4/4] (2.32ns)   --->   "%mul12_52 = fmul i32 %center_buf_5_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2619 'fmul' 'mul12_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2620 [4/4] (2.32ns)   --->   "%mul15_52 = fmul i32 %center_buf_5_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2620 'fmul' 'mul15_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2621 [1/1] (0.00ns)   --->   "%zext_ln47_107 = zext i8 %select_ln43_53" [3dHLS.cpp:47]   --->   Operation 2621 'zext' 'zext_ln47_107' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2622 [1/1] (0.00ns)   --->   "%center_buf_5_addr_11 = getelementptr i32 %center_buf_5, i64 0, i64 %zext_ln47_107" [3dHLS.cpp:47]   --->   Operation 2622 'getelementptr' 'center_buf_5_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2623 [2/2] (1.19ns)   --->   "%center_buf_5_load_11 = load i8 %center_buf_5_addr_11" [3dHLS.cpp:47]   --->   Operation 2623 'load' 'center_buf_5_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2624 [4/4] (2.32ns)   --->   "%mul23_52 = fmul i32 %center_buf_6_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2624 'fmul' 'mul23_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2625 [4/4] (2.32ns)   --->   "%mul27_51 = fmul i32 %center_buf_4_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2625 'fmul' 'mul27_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2626 [3/4] (2.32ns)   --->   "%mul31_52 = fmul i32 %top_buf_5_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2626 'fmul' 'mul31_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2627 [4/4] (2.32ns)   --->   "%mul12_53 = fmul i32 %center_buf_6_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2627 'fmul' 'mul12_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2628 [4/4] (2.32ns)   --->   "%mul15_53 = fmul i32 %center_buf_6_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2628 'fmul' 'mul15_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2629 [1/1] (0.00ns)   --->   "%zext_ln47_109 = zext i8 %select_ln43_54" [3dHLS.cpp:47]   --->   Operation 2629 'zext' 'zext_ln47_109' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2630 [1/1] (0.00ns)   --->   "%center_buf_6_addr_11 = getelementptr i32 %center_buf_6, i64 0, i64 %zext_ln47_109" [3dHLS.cpp:47]   --->   Operation 2630 'getelementptr' 'center_buf_6_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2631 [2/2] (1.19ns)   --->   "%center_buf_6_load_11 = load i8 %center_buf_6_addr_11" [3dHLS.cpp:47]   --->   Operation 2631 'load' 'center_buf_6_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2632 [4/4] (2.32ns)   --->   "%mul23_53 = fmul i32 %center_buf_7_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2632 'fmul' 'mul23_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2633 [4/4] (2.32ns)   --->   "%mul27_52 = fmul i32 %center_buf_5_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2633 'fmul' 'mul27_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2634 [3/4] (2.32ns)   --->   "%mul31_53 = fmul i32 %top_buf_6_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2634 'fmul' 'mul31_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2635 [4/4] (2.32ns)   --->   "%mul12_54 = fmul i32 %center_buf_7_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2635 'fmul' 'mul12_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2636 [4/4] (2.32ns)   --->   "%mul15_54 = fmul i32 %center_buf_7_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2636 'fmul' 'mul15_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2637 [1/1] (0.00ns)   --->   "%zext_ln47_111 = zext i8 %select_ln43_55" [3dHLS.cpp:47]   --->   Operation 2637 'zext' 'zext_ln47_111' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2638 [1/1] (0.00ns)   --->   "%center_buf_7_addr_11 = getelementptr i32 %center_buf_7, i64 0, i64 %zext_ln47_111" [3dHLS.cpp:47]   --->   Operation 2638 'getelementptr' 'center_buf_7_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2639 [2/2] (1.19ns)   --->   "%center_buf_7_load_11 = load i8 %center_buf_7_addr_11" [3dHLS.cpp:47]   --->   Operation 2639 'load' 'center_buf_7_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2640 [4/4] (2.32ns)   --->   "%mul23_54 = fmul i32 %center_buf_8_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2640 'fmul' 'mul23_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2641 [4/4] (2.32ns)   --->   "%mul27_53 = fmul i32 %center_buf_6_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2641 'fmul' 'mul27_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2642 [3/4] (2.32ns)   --->   "%mul31_54 = fmul i32 %top_buf_7_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2642 'fmul' 'mul31_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2643 [4/4] (2.32ns)   --->   "%mul12_55 = fmul i32 %center_buf_8_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2643 'fmul' 'mul12_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2644 [4/4] (2.32ns)   --->   "%mul15_55 = fmul i32 %center_buf_8_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2644 'fmul' 'mul15_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2645 [1/1] (0.00ns)   --->   "%zext_ln47_113 = zext i8 %select_ln43_56" [3dHLS.cpp:47]   --->   Operation 2645 'zext' 'zext_ln47_113' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2646 [1/1] (0.00ns)   --->   "%center_buf_8_addr_11 = getelementptr i32 %center_buf_8, i64 0, i64 %zext_ln47_113" [3dHLS.cpp:47]   --->   Operation 2646 'getelementptr' 'center_buf_8_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2647 [2/2] (1.19ns)   --->   "%center_buf_8_load_11 = load i8 %center_buf_8_addr_11" [3dHLS.cpp:47]   --->   Operation 2647 'load' 'center_buf_8_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2648 [4/4] (2.32ns)   --->   "%mul23_55 = fmul i32 %center_buf_9_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2648 'fmul' 'mul23_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2649 [4/4] (2.32ns)   --->   "%mul27_54 = fmul i32 %center_buf_7_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2649 'fmul' 'mul27_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2650 [3/4] (2.32ns)   --->   "%mul31_55 = fmul i32 %top_buf_8_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2650 'fmul' 'mul31_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2651 [4/4] (2.32ns)   --->   "%mul12_56 = fmul i32 %center_buf_9_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2651 'fmul' 'mul12_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2652 [4/4] (2.32ns)   --->   "%mul15_56 = fmul i32 %center_buf_9_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2652 'fmul' 'mul15_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2653 [1/1] (0.00ns)   --->   "%zext_ln47_115 = zext i8 %select_ln43_57" [3dHLS.cpp:47]   --->   Operation 2653 'zext' 'zext_ln47_115' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2654 [1/1] (0.00ns)   --->   "%center_buf_9_addr_11 = getelementptr i32 %center_buf_9, i64 0, i64 %zext_ln47_115" [3dHLS.cpp:47]   --->   Operation 2654 'getelementptr' 'center_buf_9_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2655 [2/2] (1.19ns)   --->   "%center_buf_9_load_11 = load i8 %center_buf_9_addr_11" [3dHLS.cpp:47]   --->   Operation 2655 'load' 'center_buf_9_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2656 [4/4] (2.32ns)   --->   "%mul23_56 = fmul i32 %center_buf_10_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2656 'fmul' 'mul23_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2657 [4/4] (2.32ns)   --->   "%mul27_55 = fmul i32 %center_buf_8_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2657 'fmul' 'mul27_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2658 [3/4] (2.32ns)   --->   "%mul31_56 = fmul i32 %top_buf_9_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2658 'fmul' 'mul31_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2659 [4/4] (2.32ns)   --->   "%mul12_57 = fmul i32 %center_buf_10_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2659 'fmul' 'mul12_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2660 [4/4] (2.32ns)   --->   "%mul15_57 = fmul i32 %center_buf_10_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2660 'fmul' 'mul15_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2661 [1/1] (0.00ns)   --->   "%zext_ln47_117 = zext i8 %select_ln43_58" [3dHLS.cpp:47]   --->   Operation 2661 'zext' 'zext_ln47_117' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2662 [1/1] (0.00ns)   --->   "%center_buf_10_addr_11 = getelementptr i32 %center_buf_10, i64 0, i64 %zext_ln47_117" [3dHLS.cpp:47]   --->   Operation 2662 'getelementptr' 'center_buf_10_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2663 [2/2] (1.19ns)   --->   "%center_buf_10_load_11 = load i8 %center_buf_10_addr_11" [3dHLS.cpp:47]   --->   Operation 2663 'load' 'center_buf_10_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2664 [4/4] (2.32ns)   --->   "%mul23_57 = fmul i32 %center_buf_11_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2664 'fmul' 'mul23_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2665 [4/4] (2.32ns)   --->   "%mul27_56 = fmul i32 %center_buf_9_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2665 'fmul' 'mul27_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2666 [3/4] (2.32ns)   --->   "%mul31_57 = fmul i32 %top_buf_10_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2666 'fmul' 'mul31_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2667 [4/4] (2.32ns)   --->   "%mul12_58 = fmul i32 %center_buf_11_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2667 'fmul' 'mul12_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2668 [4/4] (2.32ns)   --->   "%mul15_58 = fmul i32 %center_buf_11_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2668 'fmul' 'mul15_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2669 [1/1] (0.00ns)   --->   "%zext_ln47_119 = zext i8 %select_ln43_59" [3dHLS.cpp:47]   --->   Operation 2669 'zext' 'zext_ln47_119' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2670 [1/1] (0.00ns)   --->   "%center_buf_11_addr_11 = getelementptr i32 %center_buf_11, i64 0, i64 %zext_ln47_119" [3dHLS.cpp:47]   --->   Operation 2670 'getelementptr' 'center_buf_11_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2671 [2/2] (1.19ns)   --->   "%center_buf_11_load_11 = load i8 %center_buf_11_addr_11" [3dHLS.cpp:47]   --->   Operation 2671 'load' 'center_buf_11_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2672 [4/4] (2.32ns)   --->   "%mul23_58 = fmul i32 %center_buf_12_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2672 'fmul' 'mul23_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2673 [4/4] (2.32ns)   --->   "%mul27_57 = fmul i32 %center_buf_10_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2673 'fmul' 'mul27_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2674 [3/4] (2.32ns)   --->   "%mul31_58 = fmul i32 %top_buf_11_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2674 'fmul' 'mul31_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2675 [4/4] (2.32ns)   --->   "%mul12_59 = fmul i32 %center_buf_12_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2675 'fmul' 'mul12_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2676 [4/4] (2.32ns)   --->   "%mul15_59 = fmul i32 %center_buf_12_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2676 'fmul' 'mul15_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2677 [1/1] (0.00ns)   --->   "%zext_ln47_121 = zext i8 %select_ln43_60" [3dHLS.cpp:47]   --->   Operation 2677 'zext' 'zext_ln47_121' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2678 [1/1] (0.00ns)   --->   "%center_buf_12_addr_11 = getelementptr i32 %center_buf_12, i64 0, i64 %zext_ln47_121" [3dHLS.cpp:47]   --->   Operation 2678 'getelementptr' 'center_buf_12_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2679 [2/2] (1.19ns)   --->   "%center_buf_12_load_11 = load i8 %center_buf_12_addr_11" [3dHLS.cpp:47]   --->   Operation 2679 'load' 'center_buf_12_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2680 [4/4] (2.32ns)   --->   "%mul23_59 = fmul i32 %center_buf_13_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2680 'fmul' 'mul23_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2681 [4/4] (2.32ns)   --->   "%mul27_58 = fmul i32 %center_buf_11_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2681 'fmul' 'mul27_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2682 [3/4] (2.32ns)   --->   "%mul31_59 = fmul i32 %top_buf_12_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2682 'fmul' 'mul31_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2683 [4/4] (2.32ns)   --->   "%mul12_60 = fmul i32 %center_buf_13_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2683 'fmul' 'mul12_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2684 [4/4] (2.32ns)   --->   "%mul15_60 = fmul i32 %center_buf_13_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2684 'fmul' 'mul15_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2685 [1/1] (0.00ns)   --->   "%zext_ln47_123 = zext i8 %select_ln43_61" [3dHLS.cpp:47]   --->   Operation 2685 'zext' 'zext_ln47_123' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2686 [1/1] (0.00ns)   --->   "%center_buf_13_addr_11 = getelementptr i32 %center_buf_13, i64 0, i64 %zext_ln47_123" [3dHLS.cpp:47]   --->   Operation 2686 'getelementptr' 'center_buf_13_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2687 [2/2] (1.19ns)   --->   "%center_buf_13_load_11 = load i8 %center_buf_13_addr_11" [3dHLS.cpp:47]   --->   Operation 2687 'load' 'center_buf_13_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2688 [4/4] (2.32ns)   --->   "%mul23_60 = fmul i32 %center_buf_14_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2688 'fmul' 'mul23_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2689 [4/4] (2.32ns)   --->   "%mul27_59 = fmul i32 %center_buf_12_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2689 'fmul' 'mul27_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2690 [3/4] (2.32ns)   --->   "%mul31_60 = fmul i32 %top_buf_13_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2690 'fmul' 'mul31_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2691 [4/4] (2.32ns)   --->   "%mul12_61 = fmul i32 %center_buf_14_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2691 'fmul' 'mul12_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2692 [4/4] (2.32ns)   --->   "%mul15_61 = fmul i32 %center_buf_14_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2692 'fmul' 'mul15_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2693 [1/1] (0.00ns)   --->   "%zext_ln47_125 = zext i8 %select_ln43_62" [3dHLS.cpp:47]   --->   Operation 2693 'zext' 'zext_ln47_125' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2694 [1/1] (0.00ns)   --->   "%center_buf_14_addr_11 = getelementptr i32 %center_buf_14, i64 0, i64 %zext_ln47_125" [3dHLS.cpp:47]   --->   Operation 2694 'getelementptr' 'center_buf_14_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2695 [2/2] (1.19ns)   --->   "%center_buf_14_load_11 = load i8 %center_buf_14_addr_11" [3dHLS.cpp:47]   --->   Operation 2695 'load' 'center_buf_14_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2696 [4/4] (2.32ns)   --->   "%mul23_61 = fmul i32 %center_buf_15_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2696 'fmul' 'mul23_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2697 [4/4] (2.32ns)   --->   "%mul27_60 = fmul i32 %center_buf_13_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2697 'fmul' 'mul27_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2698 [3/4] (2.32ns)   --->   "%mul31_61 = fmul i32 %top_buf_14_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2698 'fmul' 'mul31_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2699 [4/4] (2.32ns)   --->   "%mul12_62 = fmul i32 %center_buf_15_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2699 'fmul' 'mul12_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2700 [4/4] (2.32ns)   --->   "%mul15_62 = fmul i32 %center_buf_15_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2700 'fmul' 'mul15_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2701 [1/1] (0.00ns)   --->   "%zext_ln47_127 = zext i8 %select_ln43_63" [3dHLS.cpp:47]   --->   Operation 2701 'zext' 'zext_ln47_127' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2702 [1/1] (0.00ns)   --->   "%center_buf_15_addr_11 = getelementptr i32 %center_buf_15, i64 0, i64 %zext_ln47_127" [3dHLS.cpp:47]   --->   Operation 2702 'getelementptr' 'center_buf_15_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 2703 [2/2] (1.19ns)   --->   "%center_buf_15_load_11 = load i8 %center_buf_15_addr_11" [3dHLS.cpp:47]   --->   Operation 2703 'load' 'center_buf_15_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 2704 [4/4] (2.32ns)   --->   "%mul27_61 = fmul i32 %center_buf_14_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2704 'fmul' 'mul27_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2705 [3/4] (2.32ns)   --->   "%mul31_62 = fmul i32 %top_buf_15_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2705 'fmul' 'mul31_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.34>
ST_19 : Operation 2706 [7/7] (2.34ns)   --->   "%add = fadd i32 %mul, i32 %mul2" [3dHLS.cpp:47]   --->   Operation 2706 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2707 [4/4] (2.32ns)   --->   "%mul3 = fmul i32 %center_buf_0_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2707 'fmul' 'mul3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2708 [3/4] (2.32ns)   --->   "%mul7 = fmul i32 %bottom_buf_0_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2708 'fmul' 'mul7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2709 [4/4] (2.32ns)   --->   "%mul8 = fmul i32 %div, i32 %power_buf_0_load" [3dHLS.cpp:47]   --->   Operation 2709 'fmul' 'mul8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2710 [7/7] (2.34ns)   --->   "%add16_1 = fadd i32 %mul12_1, i32 %mul15_1" [3dHLS.cpp:47]   --->   Operation 2710 'fadd' 'add16_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2711 [4/4] (2.32ns)   --->   "%mul19_1 = fmul i32 %center_buf_1_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2711 'fmul' 'mul19_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2712 [3/4] (2.32ns)   --->   "%mul35_1 = fmul i32 %bottom_buf_1_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2712 'fmul' 'mul35_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2713 [4/4] (2.32ns)   --->   "%mul39_1 = fmul i32 %div, i32 %power_buf_1_load" [3dHLS.cpp:47]   --->   Operation 2713 'fmul' 'mul39_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2714 [7/7] (2.34ns)   --->   "%add16_2 = fadd i32 %mul12_2, i32 %mul15_2" [3dHLS.cpp:47]   --->   Operation 2714 'fadd' 'add16_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2715 [4/4] (2.32ns)   --->   "%mul19_2 = fmul i32 %center_buf_2_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2715 'fmul' 'mul19_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2716 [3/4] (2.32ns)   --->   "%mul35_2 = fmul i32 %bottom_buf_2_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2716 'fmul' 'mul35_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2717 [4/4] (2.32ns)   --->   "%mul39_2 = fmul i32 %div, i32 %power_buf_2_load" [3dHLS.cpp:47]   --->   Operation 2717 'fmul' 'mul39_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2718 [7/7] (2.34ns)   --->   "%add16_3 = fadd i32 %mul12_3, i32 %mul15_3" [3dHLS.cpp:47]   --->   Operation 2718 'fadd' 'add16_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2719 [4/4] (2.32ns)   --->   "%mul19_3 = fmul i32 %center_buf_3_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2719 'fmul' 'mul19_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2720 [3/4] (2.32ns)   --->   "%mul35_3 = fmul i32 %bottom_buf_3_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2720 'fmul' 'mul35_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2721 [4/4] (2.32ns)   --->   "%mul39_3 = fmul i32 %div, i32 %power_buf_3_load" [3dHLS.cpp:47]   --->   Operation 2721 'fmul' 'mul39_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2722 [7/7] (2.34ns)   --->   "%add16_4 = fadd i32 %mul12_4, i32 %mul15_4" [3dHLS.cpp:47]   --->   Operation 2722 'fadd' 'add16_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2723 [4/4] (2.32ns)   --->   "%mul19_4 = fmul i32 %center_buf_4_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2723 'fmul' 'mul19_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2724 [3/4] (2.32ns)   --->   "%mul35_4 = fmul i32 %bottom_buf_4_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2724 'fmul' 'mul35_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2725 [4/4] (2.32ns)   --->   "%mul39_4 = fmul i32 %div, i32 %power_buf_4_load" [3dHLS.cpp:47]   --->   Operation 2725 'fmul' 'mul39_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2726 [7/7] (2.34ns)   --->   "%add16_5 = fadd i32 %mul12_5, i32 %mul15_5" [3dHLS.cpp:47]   --->   Operation 2726 'fadd' 'add16_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2727 [4/4] (2.32ns)   --->   "%mul19_5 = fmul i32 %center_buf_5_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2727 'fmul' 'mul19_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2728 [3/4] (2.32ns)   --->   "%mul35_5 = fmul i32 %bottom_buf_5_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2728 'fmul' 'mul35_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2729 [4/4] (2.32ns)   --->   "%mul39_5 = fmul i32 %div, i32 %power_buf_5_load" [3dHLS.cpp:47]   --->   Operation 2729 'fmul' 'mul39_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2730 [7/7] (2.34ns)   --->   "%add16_6 = fadd i32 %mul12_6, i32 %mul15_6" [3dHLS.cpp:47]   --->   Operation 2730 'fadd' 'add16_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2731 [4/4] (2.32ns)   --->   "%mul19_6 = fmul i32 %center_buf_6_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2731 'fmul' 'mul19_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2732 [3/4] (2.32ns)   --->   "%mul35_6 = fmul i32 %bottom_buf_6_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2732 'fmul' 'mul35_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2733 [4/4] (2.32ns)   --->   "%mul39_6 = fmul i32 %div, i32 %power_buf_6_load" [3dHLS.cpp:47]   --->   Operation 2733 'fmul' 'mul39_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2734 [7/7] (2.34ns)   --->   "%add16_7 = fadd i32 %mul12_7, i32 %mul15_7" [3dHLS.cpp:47]   --->   Operation 2734 'fadd' 'add16_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2735 [4/4] (2.32ns)   --->   "%mul19_7 = fmul i32 %center_buf_7_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2735 'fmul' 'mul19_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2736 [3/4] (2.32ns)   --->   "%mul35_7 = fmul i32 %bottom_buf_7_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2736 'fmul' 'mul35_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2737 [4/4] (2.32ns)   --->   "%mul39_7 = fmul i32 %div, i32 %power_buf_7_load" [3dHLS.cpp:47]   --->   Operation 2737 'fmul' 'mul39_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2738 [7/7] (2.34ns)   --->   "%add16_8 = fadd i32 %mul12_8, i32 %mul15_8" [3dHLS.cpp:47]   --->   Operation 2738 'fadd' 'add16_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2739 [4/4] (2.32ns)   --->   "%mul19_8 = fmul i32 %center_buf_8_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2739 'fmul' 'mul19_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2740 [3/4] (2.32ns)   --->   "%mul35_8 = fmul i32 %bottom_buf_8_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2740 'fmul' 'mul35_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2741 [4/4] (2.32ns)   --->   "%mul39_8 = fmul i32 %div, i32 %power_buf_8_load" [3dHLS.cpp:47]   --->   Operation 2741 'fmul' 'mul39_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2742 [7/7] (2.34ns)   --->   "%add16_9 = fadd i32 %mul12_9, i32 %mul15_9" [3dHLS.cpp:47]   --->   Operation 2742 'fadd' 'add16_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2743 [4/4] (2.32ns)   --->   "%mul19_9 = fmul i32 %center_buf_9_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2743 'fmul' 'mul19_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2744 [3/4] (2.32ns)   --->   "%mul35_9 = fmul i32 %bottom_buf_9_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2744 'fmul' 'mul35_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2745 [4/4] (2.32ns)   --->   "%mul39_9 = fmul i32 %div, i32 %power_buf_9_load" [3dHLS.cpp:47]   --->   Operation 2745 'fmul' 'mul39_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2746 [7/7] (2.34ns)   --->   "%add16_s = fadd i32 %mul12_s, i32 %mul15_s" [3dHLS.cpp:47]   --->   Operation 2746 'fadd' 'add16_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2747 [4/4] (2.32ns)   --->   "%mul19_s = fmul i32 %center_buf_10_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2747 'fmul' 'mul19_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2748 [3/4] (2.32ns)   --->   "%mul35_s = fmul i32 %bottom_buf_10_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2748 'fmul' 'mul35_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2749 [4/4] (2.32ns)   --->   "%mul39_s = fmul i32 %div, i32 %power_buf_10_load" [3dHLS.cpp:47]   --->   Operation 2749 'fmul' 'mul39_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2750 [7/7] (2.34ns)   --->   "%add16_10 = fadd i32 %mul12_10, i32 %mul15_10" [3dHLS.cpp:47]   --->   Operation 2750 'fadd' 'add16_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2751 [4/4] (2.32ns)   --->   "%mul19_10 = fmul i32 %center_buf_11_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2751 'fmul' 'mul19_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2752 [3/4] (2.32ns)   --->   "%mul35_10 = fmul i32 %bottom_buf_11_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2752 'fmul' 'mul35_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2753 [7/7] (2.34ns)   --->   "%add16_11 = fadd i32 %mul12_11, i32 %mul15_11" [3dHLS.cpp:47]   --->   Operation 2753 'fadd' 'add16_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2754 [4/4] (2.32ns)   --->   "%mul19_11 = fmul i32 %center_buf_12_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2754 'fmul' 'mul19_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2755 [3/4] (2.32ns)   --->   "%mul35_11 = fmul i32 %bottom_buf_12_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2755 'fmul' 'mul35_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2756 [7/7] (2.34ns)   --->   "%add16_12 = fadd i32 %mul12_12, i32 %mul15_12" [3dHLS.cpp:47]   --->   Operation 2756 'fadd' 'add16_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2757 [4/4] (2.32ns)   --->   "%mul19_12 = fmul i32 %center_buf_13_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2757 'fmul' 'mul19_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2758 [3/4] (2.32ns)   --->   "%mul35_12 = fmul i32 %bottom_buf_13_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2758 'fmul' 'mul35_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2759 [7/7] (2.34ns)   --->   "%add16_13 = fadd i32 %mul12_13, i32 %mul15_13" [3dHLS.cpp:47]   --->   Operation 2759 'fadd' 'add16_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2760 [4/4] (2.32ns)   --->   "%mul19_13 = fmul i32 %center_buf_14_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2760 'fmul' 'mul19_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2761 [3/4] (2.32ns)   --->   "%mul35_13 = fmul i32 %bottom_buf_14_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2761 'fmul' 'mul35_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2762 [7/7] (2.34ns)   --->   "%add16_14 = fadd i32 %mul12_14, i32 %mul15_14" [3dHLS.cpp:47]   --->   Operation 2762 'fadd' 'add16_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2763 [4/4] (2.32ns)   --->   "%mul19_14 = fmul i32 %center_buf_15_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2763 'fmul' 'mul19_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2764 [1/4] (2.32ns)   --->   "%mul23_14 = fmul i32 %center_buf_0_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2764 'fmul' 'mul23_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2765 [3/4] (2.32ns)   --->   "%mul35_14 = fmul i32 %bottom_buf_15_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2765 'fmul' 'mul35_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2766 [1/4] (2.32ns)   --->   "%mul12_15 = fmul i32 %center_buf_0_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2766 'fmul' 'mul12_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2767 [1/4] (2.32ns)   --->   "%mul15_15 = fmul i32 %center_buf_0_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2767 'fmul' 'mul15_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2768 [4/4] (2.32ns)   --->   "%mul19_15 = fmul i32 %center_buf_0_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2768 'fmul' 'mul19_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2769 [1/4] (2.32ns)   --->   "%mul23_15 = fmul i32 %center_buf_1_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2769 'fmul' 'mul23_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2770 [3/4] (2.32ns)   --->   "%mul35_15 = fmul i32 %bottom_buf_0_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2770 'fmul' 'mul35_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2771 [1/4] (2.32ns)   --->   "%mul12_16 = fmul i32 %center_buf_1_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2771 'fmul' 'mul12_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2772 [1/4] (2.32ns)   --->   "%mul15_16 = fmul i32 %center_buf_1_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2772 'fmul' 'mul15_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2773 [4/4] (2.32ns)   --->   "%mul19_16 = fmul i32 %center_buf_1_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2773 'fmul' 'mul19_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2774 [1/4] (2.32ns)   --->   "%mul23_16 = fmul i32 %center_buf_2_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2774 'fmul' 'mul23_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2775 [1/4] (2.32ns)   --->   "%mul27_15 = fmul i32 %center_buf_0_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2775 'fmul' 'mul27_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2776 [3/4] (2.32ns)   --->   "%mul35_16 = fmul i32 %bottom_buf_1_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2776 'fmul' 'mul35_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2777 [1/4] (2.32ns)   --->   "%mul12_17 = fmul i32 %center_buf_2_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2777 'fmul' 'mul12_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2778 [1/4] (2.32ns)   --->   "%mul15_17 = fmul i32 %center_buf_2_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2778 'fmul' 'mul15_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2779 [4/4] (2.32ns)   --->   "%mul19_17 = fmul i32 %center_buf_2_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2779 'fmul' 'mul19_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2780 [1/4] (2.32ns)   --->   "%mul23_17 = fmul i32 %center_buf_3_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2780 'fmul' 'mul23_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2781 [1/4] (2.32ns)   --->   "%mul27_16 = fmul i32 %center_buf_1_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2781 'fmul' 'mul27_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2782 [3/4] (2.32ns)   --->   "%mul35_17 = fmul i32 %bottom_buf_2_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2782 'fmul' 'mul35_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2783 [1/4] (2.32ns)   --->   "%mul12_18 = fmul i32 %center_buf_3_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2783 'fmul' 'mul12_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2784 [1/4] (2.32ns)   --->   "%mul15_18 = fmul i32 %center_buf_3_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2784 'fmul' 'mul15_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2785 [4/4] (2.32ns)   --->   "%mul19_18 = fmul i32 %center_buf_3_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2785 'fmul' 'mul19_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2786 [1/4] (2.32ns)   --->   "%mul23_18 = fmul i32 %center_buf_4_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2786 'fmul' 'mul23_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2787 [1/4] (2.32ns)   --->   "%mul27_17 = fmul i32 %center_buf_2_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2787 'fmul' 'mul27_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2788 [3/4] (2.32ns)   --->   "%mul35_18 = fmul i32 %bottom_buf_3_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2788 'fmul' 'mul35_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2789 [1/4] (2.32ns)   --->   "%mul12_19 = fmul i32 %center_buf_4_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2789 'fmul' 'mul12_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2790 [1/4] (2.32ns)   --->   "%mul15_19 = fmul i32 %center_buf_4_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2790 'fmul' 'mul15_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2791 [4/4] (2.32ns)   --->   "%mul19_19 = fmul i32 %center_buf_4_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2791 'fmul' 'mul19_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2792 [1/4] (2.32ns)   --->   "%mul23_19 = fmul i32 %center_buf_5_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2792 'fmul' 'mul23_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2793 [1/4] (2.32ns)   --->   "%mul27_18 = fmul i32 %center_buf_3_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2793 'fmul' 'mul27_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2794 [3/4] (2.32ns)   --->   "%mul35_19 = fmul i32 %bottom_buf_4_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2794 'fmul' 'mul35_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2795 [1/4] (2.32ns)   --->   "%mul12_20 = fmul i32 %center_buf_5_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2795 'fmul' 'mul12_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2796 [1/4] (2.32ns)   --->   "%mul15_20 = fmul i32 %center_buf_5_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2796 'fmul' 'mul15_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2797 [4/4] (2.32ns)   --->   "%mul19_20 = fmul i32 %center_buf_5_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2797 'fmul' 'mul19_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2798 [1/4] (2.32ns)   --->   "%mul23_20 = fmul i32 %center_buf_6_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2798 'fmul' 'mul23_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2799 [1/4] (2.32ns)   --->   "%mul27_19 = fmul i32 %center_buf_4_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2799 'fmul' 'mul27_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2800 [3/4] (2.32ns)   --->   "%mul35_20 = fmul i32 %bottom_buf_5_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2800 'fmul' 'mul35_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2801 [1/4] (2.32ns)   --->   "%mul12_21 = fmul i32 %center_buf_6_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2801 'fmul' 'mul12_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2802 [1/4] (2.32ns)   --->   "%mul15_21 = fmul i32 %center_buf_6_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2802 'fmul' 'mul15_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2803 [4/4] (2.32ns)   --->   "%mul19_21 = fmul i32 %center_buf_6_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2803 'fmul' 'mul19_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2804 [1/4] (2.32ns)   --->   "%mul23_21 = fmul i32 %center_buf_7_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2804 'fmul' 'mul23_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2805 [1/4] (2.32ns)   --->   "%mul27_20 = fmul i32 %center_buf_5_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2805 'fmul' 'mul27_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2806 [1/4] (2.32ns)   --->   "%mul31_21 = fmul i32 %top_buf_6_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2806 'fmul' 'mul31_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2807 [4/4] (2.32ns)   --->   "%mul35_21 = fmul i32 %bottom_buf_6_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2807 'fmul' 'mul35_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2808 [1/4] (2.32ns)   --->   "%mul12_22 = fmul i32 %center_buf_7_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2808 'fmul' 'mul12_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2809 [1/4] (2.32ns)   --->   "%mul15_22 = fmul i32 %center_buf_7_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2809 'fmul' 'mul15_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2810 [4/4] (2.32ns)   --->   "%mul19_22 = fmul i32 %center_buf_7_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2810 'fmul' 'mul19_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2811 [1/4] (2.32ns)   --->   "%mul23_22 = fmul i32 %center_buf_8_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2811 'fmul' 'mul23_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2812 [1/4] (2.32ns)   --->   "%mul27_21 = fmul i32 %center_buf_6_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2812 'fmul' 'mul27_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2813 [1/4] (2.32ns)   --->   "%mul31_22 = fmul i32 %top_buf_7_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2813 'fmul' 'mul31_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2814 [4/4] (2.32ns)   --->   "%mul35_22 = fmul i32 %bottom_buf_7_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2814 'fmul' 'mul35_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2815 [1/4] (2.32ns)   --->   "%mul12_23 = fmul i32 %center_buf_8_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2815 'fmul' 'mul12_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2816 [1/4] (2.32ns)   --->   "%mul15_23 = fmul i32 %center_buf_8_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2816 'fmul' 'mul15_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2817 [4/4] (2.32ns)   --->   "%mul19_23 = fmul i32 %center_buf_8_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2817 'fmul' 'mul19_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2818 [1/4] (2.32ns)   --->   "%mul23_23 = fmul i32 %center_buf_9_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2818 'fmul' 'mul23_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2819 [1/4] (2.32ns)   --->   "%mul27_22 = fmul i32 %center_buf_7_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2819 'fmul' 'mul27_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2820 [1/4] (2.32ns)   --->   "%mul31_23 = fmul i32 %top_buf_8_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2820 'fmul' 'mul31_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2821 [4/4] (2.32ns)   --->   "%mul35_23 = fmul i32 %bottom_buf_8_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2821 'fmul' 'mul35_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2822 [1/4] (2.32ns)   --->   "%mul12_24 = fmul i32 %center_buf_9_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2822 'fmul' 'mul12_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2823 [1/4] (2.32ns)   --->   "%mul15_24 = fmul i32 %center_buf_9_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2823 'fmul' 'mul15_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2824 [4/4] (2.32ns)   --->   "%mul19_24 = fmul i32 %center_buf_9_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2824 'fmul' 'mul19_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2825 [1/4] (2.32ns)   --->   "%mul23_24 = fmul i32 %center_buf_10_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2825 'fmul' 'mul23_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2826 [1/4] (2.32ns)   --->   "%mul27_23 = fmul i32 %center_buf_8_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2826 'fmul' 'mul27_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2827 [1/4] (2.32ns)   --->   "%mul31_24 = fmul i32 %top_buf_9_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2827 'fmul' 'mul31_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2828 [4/4] (2.32ns)   --->   "%mul35_24 = fmul i32 %bottom_buf_9_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2828 'fmul' 'mul35_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2829 [1/4] (2.32ns)   --->   "%mul12_25 = fmul i32 %center_buf_10_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2829 'fmul' 'mul12_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2830 [1/4] (2.32ns)   --->   "%mul15_25 = fmul i32 %center_buf_10_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2830 'fmul' 'mul15_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2831 [4/4] (2.32ns)   --->   "%mul19_25 = fmul i32 %center_buf_10_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2831 'fmul' 'mul19_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2832 [1/4] (2.32ns)   --->   "%mul23_25 = fmul i32 %center_buf_11_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2832 'fmul' 'mul23_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2833 [1/4] (2.32ns)   --->   "%mul27_24 = fmul i32 %center_buf_9_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2833 'fmul' 'mul27_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2834 [1/4] (2.32ns)   --->   "%mul31_25 = fmul i32 %top_buf_10_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2834 'fmul' 'mul31_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2835 [4/4] (2.32ns)   --->   "%mul35_25 = fmul i32 %bottom_buf_10_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2835 'fmul' 'mul35_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2836 [1/4] (2.32ns)   --->   "%mul12_26 = fmul i32 %center_buf_11_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2836 'fmul' 'mul12_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2837 [1/4] (2.32ns)   --->   "%mul15_26 = fmul i32 %center_buf_11_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2837 'fmul' 'mul15_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2838 [4/4] (2.32ns)   --->   "%mul19_26 = fmul i32 %center_buf_11_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2838 'fmul' 'mul19_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2839 [1/4] (2.32ns)   --->   "%mul23_26 = fmul i32 %center_buf_12_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2839 'fmul' 'mul23_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2840 [1/4] (2.32ns)   --->   "%mul27_25 = fmul i32 %center_buf_10_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2840 'fmul' 'mul27_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2841 [1/4] (2.32ns)   --->   "%mul31_26 = fmul i32 %top_buf_11_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2841 'fmul' 'mul31_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2842 [4/4] (2.32ns)   --->   "%mul35_26 = fmul i32 %bottom_buf_11_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2842 'fmul' 'mul35_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2843 [1/4] (2.32ns)   --->   "%mul12_27 = fmul i32 %center_buf_12_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2843 'fmul' 'mul12_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2844 [1/4] (2.32ns)   --->   "%mul15_27 = fmul i32 %center_buf_12_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2844 'fmul' 'mul15_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2845 [4/4] (2.32ns)   --->   "%mul19_27 = fmul i32 %center_buf_12_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2845 'fmul' 'mul19_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2846 [1/4] (2.32ns)   --->   "%mul23_27 = fmul i32 %center_buf_13_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2846 'fmul' 'mul23_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2847 [1/4] (2.32ns)   --->   "%mul27_26 = fmul i32 %center_buf_11_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2847 'fmul' 'mul27_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2848 [1/4] (2.32ns)   --->   "%mul31_27 = fmul i32 %top_buf_12_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2848 'fmul' 'mul31_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2849 [4/4] (2.32ns)   --->   "%mul35_27 = fmul i32 %bottom_buf_12_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2849 'fmul' 'mul35_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2850 [1/4] (2.32ns)   --->   "%mul12_28 = fmul i32 %center_buf_13_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2850 'fmul' 'mul12_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2851 [1/4] (2.32ns)   --->   "%mul15_28 = fmul i32 %center_buf_13_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2851 'fmul' 'mul15_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2852 [4/4] (2.32ns)   --->   "%mul19_28 = fmul i32 %center_buf_13_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2852 'fmul' 'mul19_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2853 [1/4] (2.32ns)   --->   "%mul23_28 = fmul i32 %center_buf_14_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2853 'fmul' 'mul23_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2854 [1/4] (2.32ns)   --->   "%mul27_27 = fmul i32 %center_buf_12_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2854 'fmul' 'mul27_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2855 [1/4] (2.32ns)   --->   "%mul31_28 = fmul i32 %top_buf_13_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2855 'fmul' 'mul31_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2856 [4/4] (2.32ns)   --->   "%mul35_28 = fmul i32 %bottom_buf_13_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2856 'fmul' 'mul35_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2857 [1/4] (2.32ns)   --->   "%mul12_29 = fmul i32 %center_buf_14_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2857 'fmul' 'mul12_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2858 [1/4] (2.32ns)   --->   "%mul15_29 = fmul i32 %center_buf_14_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2858 'fmul' 'mul15_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2859 [4/4] (2.32ns)   --->   "%mul19_29 = fmul i32 %center_buf_14_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2859 'fmul' 'mul19_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2860 [1/4] (2.32ns)   --->   "%mul23_29 = fmul i32 %center_buf_15_load_1, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2860 'fmul' 'mul23_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2861 [1/4] (2.32ns)   --->   "%mul27_28 = fmul i32 %center_buf_13_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2861 'fmul' 'mul27_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2862 [1/4] (2.32ns)   --->   "%mul31_29 = fmul i32 %top_buf_14_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2862 'fmul' 'mul31_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2863 [4/4] (2.32ns)   --->   "%mul35_29 = fmul i32 %bottom_buf_14_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2863 'fmul' 'mul35_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2864 [1/4] (2.32ns)   --->   "%mul12_30 = fmul i32 %center_buf_15_load_1, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2864 'fmul' 'mul12_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2865 [1/4] (2.32ns)   --->   "%mul15_30 = fmul i32 %center_buf_15_load_6, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2865 'fmul' 'mul15_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2866 [4/4] (2.32ns)   --->   "%mul19_30 = fmul i32 %center_buf_15_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 2866 'fmul' 'mul19_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2867 [2/4] (2.32ns)   --->   "%mul23_30 = fmul i32 %center_buf_0_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2867 'fmul' 'mul23_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2868 [1/4] (2.32ns)   --->   "%mul27_29 = fmul i32 %center_buf_14_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2868 'fmul' 'mul27_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2869 [1/4] (2.32ns)   --->   "%mul31_30 = fmul i32 %top_buf_15_load_1, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2869 'fmul' 'mul31_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2870 [4/4] (2.32ns)   --->   "%mul35_30 = fmul i32 %bottom_buf_15_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2870 'fmul' 'mul35_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2871 [2/4] (2.32ns)   --->   "%mul12_31 = fmul i32 %center_buf_0_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2871 'fmul' 'mul12_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2872 [2/4] (2.32ns)   --->   "%mul15_31 = fmul i32 %center_buf_0_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2872 'fmul' 'mul15_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2873 [1/2] (1.19ns)   --->   "%center_buf_0_load_9 = load i8 %center_buf_0_addr_9" [3dHLS.cpp:47]   --->   Operation 2873 'load' 'center_buf_0_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2874 [2/4] (2.32ns)   --->   "%mul23_31 = fmul i32 %center_buf_1_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2874 'fmul' 'mul23_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2875 [1/4] (2.32ns)   --->   "%mul27_30 = fmul i32 %center_buf_15_load_1, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2875 'fmul' 'mul27_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2876 [1/4] (2.32ns)   --->   "%mul31_31 = fmul i32 %top_buf_0_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2876 'fmul' 'mul31_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2877 [4/4] (2.32ns)   --->   "%mul35_31 = fmul i32 %bottom_buf_0_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2877 'fmul' 'mul35_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2878 [2/4] (2.32ns)   --->   "%mul12_32 = fmul i32 %center_buf_1_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2878 'fmul' 'mul12_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2879 [2/4] (2.32ns)   --->   "%mul15_32 = fmul i32 %center_buf_1_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2879 'fmul' 'mul15_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2880 [1/2] (1.19ns)   --->   "%center_buf_1_load_9 = load i8 %center_buf_1_addr_9" [3dHLS.cpp:47]   --->   Operation 2880 'load' 'center_buf_1_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2881 [2/4] (2.32ns)   --->   "%mul23_32 = fmul i32 %center_buf_2_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2881 'fmul' 'mul23_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2882 [2/4] (2.32ns)   --->   "%mul27_31 = fmul i32 %center_buf_0_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2882 'fmul' 'mul27_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2883 [1/4] (2.32ns)   --->   "%mul31_32 = fmul i32 %top_buf_1_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2883 'fmul' 'mul31_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2884 [4/4] (2.32ns)   --->   "%mul35_32 = fmul i32 %bottom_buf_1_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2884 'fmul' 'mul35_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2885 [2/4] (2.32ns)   --->   "%mul12_33 = fmul i32 %center_buf_2_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2885 'fmul' 'mul12_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2886 [2/4] (2.32ns)   --->   "%mul15_33 = fmul i32 %center_buf_2_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2886 'fmul' 'mul15_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2887 [1/2] (1.19ns)   --->   "%center_buf_2_load_9 = load i8 %center_buf_2_addr_9" [3dHLS.cpp:47]   --->   Operation 2887 'load' 'center_buf_2_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2888 [2/4] (2.32ns)   --->   "%mul23_33 = fmul i32 %center_buf_3_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2888 'fmul' 'mul23_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2889 [2/4] (2.32ns)   --->   "%mul27_32 = fmul i32 %center_buf_1_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2889 'fmul' 'mul27_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2890 [1/4] (2.32ns)   --->   "%mul31_33 = fmul i32 %top_buf_2_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2890 'fmul' 'mul31_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2891 [4/4] (2.32ns)   --->   "%mul35_33 = fmul i32 %bottom_buf_2_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2891 'fmul' 'mul35_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2892 [2/4] (2.32ns)   --->   "%mul12_34 = fmul i32 %center_buf_3_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2892 'fmul' 'mul12_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2893 [2/4] (2.32ns)   --->   "%mul15_34 = fmul i32 %center_buf_3_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2893 'fmul' 'mul15_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2894 [1/2] (1.19ns)   --->   "%center_buf_3_load_9 = load i8 %center_buf_3_addr_9" [3dHLS.cpp:47]   --->   Operation 2894 'load' 'center_buf_3_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2895 [2/4] (2.32ns)   --->   "%mul23_34 = fmul i32 %center_buf_4_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2895 'fmul' 'mul23_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2896 [2/4] (2.32ns)   --->   "%mul27_33 = fmul i32 %center_buf_2_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2896 'fmul' 'mul27_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2897 [1/4] (2.32ns)   --->   "%mul31_34 = fmul i32 %top_buf_3_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2897 'fmul' 'mul31_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2898 [4/4] (2.32ns)   --->   "%mul35_34 = fmul i32 %bottom_buf_3_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2898 'fmul' 'mul35_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2899 [2/4] (2.32ns)   --->   "%mul12_35 = fmul i32 %center_buf_4_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2899 'fmul' 'mul12_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2900 [2/4] (2.32ns)   --->   "%mul15_35 = fmul i32 %center_buf_4_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2900 'fmul' 'mul15_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2901 [1/2] (1.19ns)   --->   "%center_buf_4_load_9 = load i8 %center_buf_4_addr_9" [3dHLS.cpp:47]   --->   Operation 2901 'load' 'center_buf_4_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2902 [2/4] (2.32ns)   --->   "%mul23_35 = fmul i32 %center_buf_5_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2902 'fmul' 'mul23_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2903 [2/4] (2.32ns)   --->   "%mul27_34 = fmul i32 %center_buf_3_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2903 'fmul' 'mul27_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2904 [1/4] (2.32ns)   --->   "%mul31_35 = fmul i32 %top_buf_4_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2904 'fmul' 'mul31_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2905 [4/4] (2.32ns)   --->   "%mul35_35 = fmul i32 %bottom_buf_4_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2905 'fmul' 'mul35_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2906 [2/4] (2.32ns)   --->   "%mul12_36 = fmul i32 %center_buf_5_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2906 'fmul' 'mul12_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2907 [2/4] (2.32ns)   --->   "%mul15_36 = fmul i32 %center_buf_5_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2907 'fmul' 'mul15_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2908 [1/2] (1.19ns)   --->   "%center_buf_5_load_9 = load i8 %center_buf_5_addr_9" [3dHLS.cpp:47]   --->   Operation 2908 'load' 'center_buf_5_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2909 [2/4] (2.32ns)   --->   "%mul23_36 = fmul i32 %center_buf_6_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2909 'fmul' 'mul23_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2910 [2/4] (2.32ns)   --->   "%mul27_35 = fmul i32 %center_buf_4_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2910 'fmul' 'mul27_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2911 [1/4] (2.32ns)   --->   "%mul31_36 = fmul i32 %top_buf_5_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2911 'fmul' 'mul31_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2912 [4/4] (2.32ns)   --->   "%mul35_36 = fmul i32 %bottom_buf_5_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2912 'fmul' 'mul35_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2913 [2/4] (2.32ns)   --->   "%mul12_37 = fmul i32 %center_buf_6_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2913 'fmul' 'mul12_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2914 [2/4] (2.32ns)   --->   "%mul15_37 = fmul i32 %center_buf_6_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2914 'fmul' 'mul15_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2915 [1/2] (1.19ns)   --->   "%center_buf_6_load_9 = load i8 %center_buf_6_addr_9" [3dHLS.cpp:47]   --->   Operation 2915 'load' 'center_buf_6_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2916 [2/4] (2.32ns)   --->   "%mul23_37 = fmul i32 %center_buf_7_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2916 'fmul' 'mul23_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2917 [2/4] (2.32ns)   --->   "%mul27_36 = fmul i32 %center_buf_5_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2917 'fmul' 'mul27_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2918 [1/4] (2.32ns)   --->   "%mul31_37 = fmul i32 %top_buf_6_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2918 'fmul' 'mul31_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2919 [4/4] (2.32ns)   --->   "%mul35_37 = fmul i32 %bottom_buf_6_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2919 'fmul' 'mul35_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2920 [2/4] (2.32ns)   --->   "%mul12_38 = fmul i32 %center_buf_7_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2920 'fmul' 'mul12_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2921 [2/4] (2.32ns)   --->   "%mul15_38 = fmul i32 %center_buf_7_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2921 'fmul' 'mul15_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2922 [1/2] (1.19ns)   --->   "%center_buf_7_load_9 = load i8 %center_buf_7_addr_9" [3dHLS.cpp:47]   --->   Operation 2922 'load' 'center_buf_7_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2923 [2/4] (2.32ns)   --->   "%mul23_38 = fmul i32 %center_buf_8_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2923 'fmul' 'mul23_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2924 [2/4] (2.32ns)   --->   "%mul27_37 = fmul i32 %center_buf_6_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2924 'fmul' 'mul27_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2925 [1/4] (2.32ns)   --->   "%mul31_38 = fmul i32 %top_buf_7_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2925 'fmul' 'mul31_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2926 [4/4] (2.32ns)   --->   "%mul35_38 = fmul i32 %bottom_buf_7_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2926 'fmul' 'mul35_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2927 [2/4] (2.32ns)   --->   "%mul12_39 = fmul i32 %center_buf_8_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2927 'fmul' 'mul12_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2928 [2/4] (2.32ns)   --->   "%mul15_39 = fmul i32 %center_buf_8_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2928 'fmul' 'mul15_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2929 [1/2] (1.19ns)   --->   "%center_buf_8_load_9 = load i8 %center_buf_8_addr_9" [3dHLS.cpp:47]   --->   Operation 2929 'load' 'center_buf_8_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2930 [2/4] (2.32ns)   --->   "%mul23_39 = fmul i32 %center_buf_9_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2930 'fmul' 'mul23_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2931 [2/4] (2.32ns)   --->   "%mul27_38 = fmul i32 %center_buf_7_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2931 'fmul' 'mul27_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2932 [1/4] (2.32ns)   --->   "%mul31_39 = fmul i32 %top_buf_8_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2932 'fmul' 'mul31_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2933 [4/4] (2.32ns)   --->   "%mul35_39 = fmul i32 %bottom_buf_8_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2933 'fmul' 'mul35_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2934 [2/4] (2.32ns)   --->   "%mul12_40 = fmul i32 %center_buf_9_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2934 'fmul' 'mul12_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2935 [2/4] (2.32ns)   --->   "%mul15_40 = fmul i32 %center_buf_9_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2935 'fmul' 'mul15_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2936 [1/2] (1.19ns)   --->   "%center_buf_9_load_9 = load i8 %center_buf_9_addr_9" [3dHLS.cpp:47]   --->   Operation 2936 'load' 'center_buf_9_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2937 [2/4] (2.32ns)   --->   "%mul23_40 = fmul i32 %center_buf_10_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2937 'fmul' 'mul23_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2938 [2/4] (2.32ns)   --->   "%mul27_39 = fmul i32 %center_buf_8_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2938 'fmul' 'mul27_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2939 [1/4] (2.32ns)   --->   "%mul31_40 = fmul i32 %top_buf_9_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2939 'fmul' 'mul31_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2940 [4/4] (2.32ns)   --->   "%mul35_40 = fmul i32 %bottom_buf_9_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2940 'fmul' 'mul35_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2941 [2/4] (2.32ns)   --->   "%mul12_41 = fmul i32 %center_buf_10_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2941 'fmul' 'mul12_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2942 [2/4] (2.32ns)   --->   "%mul15_41 = fmul i32 %center_buf_10_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2942 'fmul' 'mul15_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2943 [1/2] (1.19ns)   --->   "%center_buf_10_load_9 = load i8 %center_buf_10_addr_9" [3dHLS.cpp:47]   --->   Operation 2943 'load' 'center_buf_10_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2944 [2/4] (2.32ns)   --->   "%mul23_41 = fmul i32 %center_buf_11_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2944 'fmul' 'mul23_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2945 [2/4] (2.32ns)   --->   "%mul27_40 = fmul i32 %center_buf_9_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2945 'fmul' 'mul27_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2946 [1/4] (2.32ns)   --->   "%mul31_41 = fmul i32 %top_buf_10_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2946 'fmul' 'mul31_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2947 [4/4] (2.32ns)   --->   "%mul35_41 = fmul i32 %bottom_buf_10_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2947 'fmul' 'mul35_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2948 [2/4] (2.32ns)   --->   "%mul12_42 = fmul i32 %center_buf_11_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2948 'fmul' 'mul12_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2949 [2/4] (2.32ns)   --->   "%mul15_42 = fmul i32 %center_buf_11_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2949 'fmul' 'mul15_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2950 [1/2] (1.19ns)   --->   "%center_buf_11_load_9 = load i8 %center_buf_11_addr_9" [3dHLS.cpp:47]   --->   Operation 2950 'load' 'center_buf_11_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2951 [2/4] (2.32ns)   --->   "%mul23_42 = fmul i32 %center_buf_12_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2951 'fmul' 'mul23_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2952 [2/4] (2.32ns)   --->   "%mul27_41 = fmul i32 %center_buf_10_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2952 'fmul' 'mul27_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2953 [2/4] (2.32ns)   --->   "%mul31_42 = fmul i32 %top_buf_11_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2953 'fmul' 'mul31_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2954 [4/4] (2.32ns)   --->   "%mul35_42 = fmul i32 %bottom_buf_11_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2954 'fmul' 'mul35_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2955 [2/4] (2.32ns)   --->   "%mul12_43 = fmul i32 %center_buf_12_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2955 'fmul' 'mul12_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2956 [2/4] (2.32ns)   --->   "%mul15_43 = fmul i32 %center_buf_12_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2956 'fmul' 'mul15_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2957 [1/2] (1.19ns)   --->   "%center_buf_12_load_9 = load i8 %center_buf_12_addr_9" [3dHLS.cpp:47]   --->   Operation 2957 'load' 'center_buf_12_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2958 [2/4] (2.32ns)   --->   "%mul23_43 = fmul i32 %center_buf_13_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2958 'fmul' 'mul23_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2959 [2/4] (2.32ns)   --->   "%mul27_42 = fmul i32 %center_buf_11_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2959 'fmul' 'mul27_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2960 [2/4] (2.32ns)   --->   "%mul31_43 = fmul i32 %top_buf_12_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2960 'fmul' 'mul31_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2961 [4/4] (2.32ns)   --->   "%mul35_43 = fmul i32 %bottom_buf_12_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2961 'fmul' 'mul35_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2962 [2/4] (2.32ns)   --->   "%mul12_44 = fmul i32 %center_buf_13_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2962 'fmul' 'mul12_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2963 [2/4] (2.32ns)   --->   "%mul15_44 = fmul i32 %center_buf_13_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2963 'fmul' 'mul15_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2964 [1/2] (1.19ns)   --->   "%center_buf_13_load_9 = load i8 %center_buf_13_addr_9" [3dHLS.cpp:47]   --->   Operation 2964 'load' 'center_buf_13_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2965 [2/4] (2.32ns)   --->   "%mul23_44 = fmul i32 %center_buf_14_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2965 'fmul' 'mul23_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2966 [2/4] (2.32ns)   --->   "%mul27_43 = fmul i32 %center_buf_12_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2966 'fmul' 'mul27_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2967 [2/4] (2.32ns)   --->   "%mul31_44 = fmul i32 %top_buf_13_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2967 'fmul' 'mul31_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2968 [4/4] (2.32ns)   --->   "%mul35_44 = fmul i32 %bottom_buf_13_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2968 'fmul' 'mul35_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2969 [2/4] (2.32ns)   --->   "%mul12_45 = fmul i32 %center_buf_14_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2969 'fmul' 'mul12_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2970 [2/4] (2.32ns)   --->   "%mul15_45 = fmul i32 %center_buf_14_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2970 'fmul' 'mul15_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2971 [1/2] (1.19ns)   --->   "%center_buf_14_load_9 = load i8 %center_buf_14_addr_9" [3dHLS.cpp:47]   --->   Operation 2971 'load' 'center_buf_14_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2972 [2/4] (2.32ns)   --->   "%mul23_45 = fmul i32 %center_buf_15_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2972 'fmul' 'mul23_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2973 [2/4] (2.32ns)   --->   "%mul27_44 = fmul i32 %center_buf_13_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2973 'fmul' 'mul27_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2974 [2/4] (2.32ns)   --->   "%mul31_45 = fmul i32 %top_buf_14_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2974 'fmul' 'mul31_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2975 [4/4] (2.32ns)   --->   "%mul35_45 = fmul i32 %bottom_buf_14_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2975 'fmul' 'mul35_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2976 [2/4] (2.32ns)   --->   "%mul12_46 = fmul i32 %center_buf_15_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2976 'fmul' 'mul12_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2977 [2/4] (2.32ns)   --->   "%mul15_46 = fmul i32 %center_buf_15_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2977 'fmul' 'mul15_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2978 [1/2] (1.19ns)   --->   "%center_buf_15_load_9 = load i8 %center_buf_15_addr_9" [3dHLS.cpp:47]   --->   Operation 2978 'load' 'center_buf_15_load_9' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2979 [3/4] (2.32ns)   --->   "%mul23_46 = fmul i32 %center_buf_0_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2979 'fmul' 'mul23_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2980 [2/4] (2.32ns)   --->   "%mul27_45 = fmul i32 %center_buf_14_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2980 'fmul' 'mul27_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2981 [2/4] (2.32ns)   --->   "%mul31_46 = fmul i32 %top_buf_15_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2981 'fmul' 'mul31_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2982 [4/4] (2.32ns)   --->   "%mul35_46 = fmul i32 %bottom_buf_15_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2982 'fmul' 'mul35_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2983 [3/4] (2.32ns)   --->   "%mul12_47 = fmul i32 %center_buf_0_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2983 'fmul' 'mul12_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2984 [3/4] (2.32ns)   --->   "%mul15_47 = fmul i32 %center_buf_0_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2984 'fmul' 'mul15_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2985 [1/2] (1.19ns)   --->   "%center_buf_0_load_11 = load i8 %center_buf_0_addr_11" [3dHLS.cpp:47]   --->   Operation 2985 'load' 'center_buf_0_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2986 [3/4] (2.32ns)   --->   "%mul23_47 = fmul i32 %center_buf_1_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2986 'fmul' 'mul23_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2987 [2/4] (2.32ns)   --->   "%mul27_46 = fmul i32 %center_buf_15_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2987 'fmul' 'mul27_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2988 [2/4] (2.32ns)   --->   "%mul31_47 = fmul i32 %top_buf_0_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2988 'fmul' 'mul31_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2989 [4/4] (2.32ns)   --->   "%mul35_47 = fmul i32 %bottom_buf_0_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2989 'fmul' 'mul35_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2990 [3/4] (2.32ns)   --->   "%mul12_48 = fmul i32 %center_buf_1_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2990 'fmul' 'mul12_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2991 [3/4] (2.32ns)   --->   "%mul15_48 = fmul i32 %center_buf_1_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2991 'fmul' 'mul15_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2992 [1/2] (1.19ns)   --->   "%center_buf_1_load_11 = load i8 %center_buf_1_addr_11" [3dHLS.cpp:47]   --->   Operation 2992 'load' 'center_buf_1_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 2993 [3/4] (2.32ns)   --->   "%mul23_48 = fmul i32 %center_buf_2_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 2993 'fmul' 'mul23_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2994 [3/4] (2.32ns)   --->   "%mul27_47 = fmul i32 %center_buf_0_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 2994 'fmul' 'mul27_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2995 [2/4] (2.32ns)   --->   "%mul31_48 = fmul i32 %top_buf_1_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 2995 'fmul' 'mul31_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2996 [4/4] (2.32ns)   --->   "%mul35_48 = fmul i32 %bottom_buf_1_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 2996 'fmul' 'mul35_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2997 [3/4] (2.32ns)   --->   "%mul12_49 = fmul i32 %center_buf_2_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 2997 'fmul' 'mul12_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2998 [3/4] (2.32ns)   --->   "%mul15_49 = fmul i32 %center_buf_2_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 2998 'fmul' 'mul15_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2999 [1/2] (1.19ns)   --->   "%center_buf_2_load_11 = load i8 %center_buf_2_addr_11" [3dHLS.cpp:47]   --->   Operation 2999 'load' 'center_buf_2_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 3000 [3/4] (2.32ns)   --->   "%mul23_49 = fmul i32 %center_buf_3_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3000 'fmul' 'mul23_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3001 [3/4] (2.32ns)   --->   "%mul27_48 = fmul i32 %center_buf_1_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3001 'fmul' 'mul27_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3002 [2/4] (2.32ns)   --->   "%mul31_49 = fmul i32 %top_buf_2_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3002 'fmul' 'mul31_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3003 [4/4] (2.32ns)   --->   "%mul35_49 = fmul i32 %bottom_buf_2_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3003 'fmul' 'mul35_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3004 [3/4] (2.32ns)   --->   "%mul12_50 = fmul i32 %center_buf_3_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3004 'fmul' 'mul12_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3005 [3/4] (2.32ns)   --->   "%mul15_50 = fmul i32 %center_buf_3_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3005 'fmul' 'mul15_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3006 [1/2] (1.19ns)   --->   "%center_buf_3_load_11 = load i8 %center_buf_3_addr_11" [3dHLS.cpp:47]   --->   Operation 3006 'load' 'center_buf_3_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 3007 [3/4] (2.32ns)   --->   "%mul23_50 = fmul i32 %center_buf_4_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3007 'fmul' 'mul23_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3008 [3/4] (2.32ns)   --->   "%mul27_49 = fmul i32 %center_buf_2_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3008 'fmul' 'mul27_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3009 [2/4] (2.32ns)   --->   "%mul31_50 = fmul i32 %top_buf_3_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3009 'fmul' 'mul31_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3010 [4/4] (2.32ns)   --->   "%mul35_50 = fmul i32 %bottom_buf_3_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3010 'fmul' 'mul35_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3011 [3/4] (2.32ns)   --->   "%mul12_51 = fmul i32 %center_buf_4_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3011 'fmul' 'mul12_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3012 [3/4] (2.32ns)   --->   "%mul15_51 = fmul i32 %center_buf_4_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3012 'fmul' 'mul15_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3013 [1/2] (1.19ns)   --->   "%center_buf_4_load_11 = load i8 %center_buf_4_addr_11" [3dHLS.cpp:47]   --->   Operation 3013 'load' 'center_buf_4_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 3014 [3/4] (2.32ns)   --->   "%mul23_51 = fmul i32 %center_buf_5_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3014 'fmul' 'mul23_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3015 [3/4] (2.32ns)   --->   "%mul27_50 = fmul i32 %center_buf_3_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3015 'fmul' 'mul27_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3016 [2/4] (2.32ns)   --->   "%mul31_51 = fmul i32 %top_buf_4_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3016 'fmul' 'mul31_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3017 [4/4] (2.32ns)   --->   "%mul35_51 = fmul i32 %bottom_buf_4_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3017 'fmul' 'mul35_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3018 [3/4] (2.32ns)   --->   "%mul12_52 = fmul i32 %center_buf_5_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3018 'fmul' 'mul12_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3019 [3/4] (2.32ns)   --->   "%mul15_52 = fmul i32 %center_buf_5_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3019 'fmul' 'mul15_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3020 [1/2] (1.19ns)   --->   "%center_buf_5_load_11 = load i8 %center_buf_5_addr_11" [3dHLS.cpp:47]   --->   Operation 3020 'load' 'center_buf_5_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 3021 [3/4] (2.32ns)   --->   "%mul23_52 = fmul i32 %center_buf_6_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3021 'fmul' 'mul23_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3022 [3/4] (2.32ns)   --->   "%mul27_51 = fmul i32 %center_buf_4_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3022 'fmul' 'mul27_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3023 [2/4] (2.32ns)   --->   "%mul31_52 = fmul i32 %top_buf_5_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3023 'fmul' 'mul31_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3024 [4/4] (2.32ns)   --->   "%mul35_52 = fmul i32 %bottom_buf_5_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3024 'fmul' 'mul35_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3025 [3/4] (2.32ns)   --->   "%mul12_53 = fmul i32 %center_buf_6_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3025 'fmul' 'mul12_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3026 [3/4] (2.32ns)   --->   "%mul15_53 = fmul i32 %center_buf_6_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3026 'fmul' 'mul15_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3027 [1/2] (1.19ns)   --->   "%center_buf_6_load_11 = load i8 %center_buf_6_addr_11" [3dHLS.cpp:47]   --->   Operation 3027 'load' 'center_buf_6_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 3028 [3/4] (2.32ns)   --->   "%mul23_53 = fmul i32 %center_buf_7_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3028 'fmul' 'mul23_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3029 [3/4] (2.32ns)   --->   "%mul27_52 = fmul i32 %center_buf_5_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3029 'fmul' 'mul27_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3030 [2/4] (2.32ns)   --->   "%mul31_53 = fmul i32 %top_buf_6_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3030 'fmul' 'mul31_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3031 [4/4] (2.32ns)   --->   "%mul35_53 = fmul i32 %bottom_buf_6_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3031 'fmul' 'mul35_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3032 [3/4] (2.32ns)   --->   "%mul12_54 = fmul i32 %center_buf_7_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3032 'fmul' 'mul12_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3033 [3/4] (2.32ns)   --->   "%mul15_54 = fmul i32 %center_buf_7_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3033 'fmul' 'mul15_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3034 [1/2] (1.19ns)   --->   "%center_buf_7_load_11 = load i8 %center_buf_7_addr_11" [3dHLS.cpp:47]   --->   Operation 3034 'load' 'center_buf_7_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 3035 [3/4] (2.32ns)   --->   "%mul23_54 = fmul i32 %center_buf_8_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3035 'fmul' 'mul23_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3036 [3/4] (2.32ns)   --->   "%mul27_53 = fmul i32 %center_buf_6_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3036 'fmul' 'mul27_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3037 [2/4] (2.32ns)   --->   "%mul31_54 = fmul i32 %top_buf_7_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3037 'fmul' 'mul31_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3038 [4/4] (2.32ns)   --->   "%mul35_54 = fmul i32 %bottom_buf_7_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3038 'fmul' 'mul35_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3039 [3/4] (2.32ns)   --->   "%mul12_55 = fmul i32 %center_buf_8_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3039 'fmul' 'mul12_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3040 [3/4] (2.32ns)   --->   "%mul15_55 = fmul i32 %center_buf_8_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3040 'fmul' 'mul15_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3041 [1/2] (1.19ns)   --->   "%center_buf_8_load_11 = load i8 %center_buf_8_addr_11" [3dHLS.cpp:47]   --->   Operation 3041 'load' 'center_buf_8_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 3042 [3/4] (2.32ns)   --->   "%mul23_55 = fmul i32 %center_buf_9_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3042 'fmul' 'mul23_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3043 [3/4] (2.32ns)   --->   "%mul27_54 = fmul i32 %center_buf_7_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3043 'fmul' 'mul27_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3044 [2/4] (2.32ns)   --->   "%mul31_55 = fmul i32 %top_buf_8_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3044 'fmul' 'mul31_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3045 [4/4] (2.32ns)   --->   "%mul35_55 = fmul i32 %bottom_buf_8_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3045 'fmul' 'mul35_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3046 [3/4] (2.32ns)   --->   "%mul12_56 = fmul i32 %center_buf_9_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3046 'fmul' 'mul12_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3047 [3/4] (2.32ns)   --->   "%mul15_56 = fmul i32 %center_buf_9_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3047 'fmul' 'mul15_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3048 [1/2] (1.19ns)   --->   "%center_buf_9_load_11 = load i8 %center_buf_9_addr_11" [3dHLS.cpp:47]   --->   Operation 3048 'load' 'center_buf_9_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 3049 [3/4] (2.32ns)   --->   "%mul23_56 = fmul i32 %center_buf_10_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3049 'fmul' 'mul23_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3050 [3/4] (2.32ns)   --->   "%mul27_55 = fmul i32 %center_buf_8_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3050 'fmul' 'mul27_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3051 [2/4] (2.32ns)   --->   "%mul31_56 = fmul i32 %top_buf_9_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3051 'fmul' 'mul31_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3052 [4/4] (2.32ns)   --->   "%mul35_56 = fmul i32 %bottom_buf_9_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3052 'fmul' 'mul35_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3053 [3/4] (2.32ns)   --->   "%mul12_57 = fmul i32 %center_buf_10_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3053 'fmul' 'mul12_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3054 [3/4] (2.32ns)   --->   "%mul15_57 = fmul i32 %center_buf_10_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3054 'fmul' 'mul15_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3055 [1/2] (1.19ns)   --->   "%center_buf_10_load_11 = load i8 %center_buf_10_addr_11" [3dHLS.cpp:47]   --->   Operation 3055 'load' 'center_buf_10_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 3056 [3/4] (2.32ns)   --->   "%mul23_57 = fmul i32 %center_buf_11_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3056 'fmul' 'mul23_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3057 [3/4] (2.32ns)   --->   "%mul27_56 = fmul i32 %center_buf_9_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3057 'fmul' 'mul27_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3058 [2/4] (2.32ns)   --->   "%mul31_57 = fmul i32 %top_buf_10_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3058 'fmul' 'mul31_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3059 [4/4] (2.32ns)   --->   "%mul35_57 = fmul i32 %bottom_buf_10_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3059 'fmul' 'mul35_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3060 [3/4] (2.32ns)   --->   "%mul12_58 = fmul i32 %center_buf_11_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3060 'fmul' 'mul12_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3061 [3/4] (2.32ns)   --->   "%mul15_58 = fmul i32 %center_buf_11_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3061 'fmul' 'mul15_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3062 [1/2] (1.19ns)   --->   "%center_buf_11_load_11 = load i8 %center_buf_11_addr_11" [3dHLS.cpp:47]   --->   Operation 3062 'load' 'center_buf_11_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 3063 [3/4] (2.32ns)   --->   "%mul23_58 = fmul i32 %center_buf_12_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3063 'fmul' 'mul23_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3064 [3/4] (2.32ns)   --->   "%mul27_57 = fmul i32 %center_buf_10_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3064 'fmul' 'mul27_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3065 [2/4] (2.32ns)   --->   "%mul31_58 = fmul i32 %top_buf_11_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3065 'fmul' 'mul31_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3066 [4/4] (2.32ns)   --->   "%mul35_58 = fmul i32 %bottom_buf_11_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3066 'fmul' 'mul35_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3067 [3/4] (2.32ns)   --->   "%mul12_59 = fmul i32 %center_buf_12_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3067 'fmul' 'mul12_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3068 [3/4] (2.32ns)   --->   "%mul15_59 = fmul i32 %center_buf_12_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3068 'fmul' 'mul15_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3069 [1/2] (1.19ns)   --->   "%center_buf_12_load_11 = load i8 %center_buf_12_addr_11" [3dHLS.cpp:47]   --->   Operation 3069 'load' 'center_buf_12_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 3070 [3/4] (2.32ns)   --->   "%mul23_59 = fmul i32 %center_buf_13_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3070 'fmul' 'mul23_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3071 [3/4] (2.32ns)   --->   "%mul27_58 = fmul i32 %center_buf_11_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3071 'fmul' 'mul27_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3072 [2/4] (2.32ns)   --->   "%mul31_59 = fmul i32 %top_buf_12_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3072 'fmul' 'mul31_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3073 [4/4] (2.32ns)   --->   "%mul35_59 = fmul i32 %bottom_buf_12_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3073 'fmul' 'mul35_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3074 [3/4] (2.32ns)   --->   "%mul12_60 = fmul i32 %center_buf_13_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3074 'fmul' 'mul12_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3075 [3/4] (2.32ns)   --->   "%mul15_60 = fmul i32 %center_buf_13_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3075 'fmul' 'mul15_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3076 [1/2] (1.19ns)   --->   "%center_buf_13_load_11 = load i8 %center_buf_13_addr_11" [3dHLS.cpp:47]   --->   Operation 3076 'load' 'center_buf_13_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 3077 [3/4] (2.32ns)   --->   "%mul23_60 = fmul i32 %center_buf_14_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3077 'fmul' 'mul23_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3078 [3/4] (2.32ns)   --->   "%mul27_59 = fmul i32 %center_buf_12_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3078 'fmul' 'mul27_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3079 [2/4] (2.32ns)   --->   "%mul31_60 = fmul i32 %top_buf_13_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3079 'fmul' 'mul31_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3080 [4/4] (2.32ns)   --->   "%mul35_60 = fmul i32 %bottom_buf_13_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3080 'fmul' 'mul35_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3081 [3/4] (2.32ns)   --->   "%mul12_61 = fmul i32 %center_buf_14_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3081 'fmul' 'mul12_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3082 [3/4] (2.32ns)   --->   "%mul15_61 = fmul i32 %center_buf_14_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3082 'fmul' 'mul15_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3083 [1/2] (1.19ns)   --->   "%center_buf_14_load_11 = load i8 %center_buf_14_addr_11" [3dHLS.cpp:47]   --->   Operation 3083 'load' 'center_buf_14_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 3084 [3/4] (2.32ns)   --->   "%mul23_61 = fmul i32 %center_buf_15_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3084 'fmul' 'mul23_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3085 [3/4] (2.32ns)   --->   "%mul27_60 = fmul i32 %center_buf_13_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3085 'fmul' 'mul27_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3086 [2/4] (2.32ns)   --->   "%mul31_61 = fmul i32 %top_buf_14_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3086 'fmul' 'mul31_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3087 [4/4] (2.32ns)   --->   "%mul35_61 = fmul i32 %bottom_buf_14_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3087 'fmul' 'mul35_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3088 [3/4] (2.32ns)   --->   "%mul12_62 = fmul i32 %center_buf_15_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3088 'fmul' 'mul12_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3089 [3/4] (2.32ns)   --->   "%mul15_62 = fmul i32 %center_buf_15_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3089 'fmul' 'mul15_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3090 [1/2] (1.19ns)   --->   "%center_buf_15_load_11 = load i8 %center_buf_15_addr_11" [3dHLS.cpp:47]   --->   Operation 3090 'load' 'center_buf_15_load_11' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 3091 [3/4] (2.32ns)   --->   "%mul27_61 = fmul i32 %center_buf_14_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3091 'fmul' 'mul27_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3092 [2/4] (2.32ns)   --->   "%mul31_62 = fmul i32 %top_buf_15_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3092 'fmul' 'mul31_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3093 [4/4] (2.32ns)   --->   "%mul35_62 = fmul i32 %bottom_buf_15_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3093 'fmul' 'mul35_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 3094 [6/7] (2.34ns)   --->   "%add = fadd i32 %mul, i32 %mul2" [3dHLS.cpp:47]   --->   Operation 3094 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3095 [3/4] (2.32ns)   --->   "%mul3 = fmul i32 %center_buf_0_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3095 'fmul' 'mul3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3096 [2/4] (2.32ns)   --->   "%mul7 = fmul i32 %bottom_buf_0_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3096 'fmul' 'mul7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3097 [3/4] (2.32ns)   --->   "%mul8 = fmul i32 %div, i32 %power_buf_0_load" [3dHLS.cpp:47]   --->   Operation 3097 'fmul' 'mul8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3098 [6/7] (2.34ns)   --->   "%add16_1 = fadd i32 %mul12_1, i32 %mul15_1" [3dHLS.cpp:47]   --->   Operation 3098 'fadd' 'add16_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3099 [3/4] (2.32ns)   --->   "%mul19_1 = fmul i32 %center_buf_1_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3099 'fmul' 'mul19_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3100 [2/4] (2.32ns)   --->   "%mul35_1 = fmul i32 %bottom_buf_1_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3100 'fmul' 'mul35_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3101 [3/4] (2.32ns)   --->   "%mul39_1 = fmul i32 %div, i32 %power_buf_1_load" [3dHLS.cpp:47]   --->   Operation 3101 'fmul' 'mul39_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3102 [6/7] (2.34ns)   --->   "%add16_2 = fadd i32 %mul12_2, i32 %mul15_2" [3dHLS.cpp:47]   --->   Operation 3102 'fadd' 'add16_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3103 [3/4] (2.32ns)   --->   "%mul19_2 = fmul i32 %center_buf_2_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3103 'fmul' 'mul19_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3104 [2/4] (2.32ns)   --->   "%mul35_2 = fmul i32 %bottom_buf_2_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3104 'fmul' 'mul35_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3105 [3/4] (2.32ns)   --->   "%mul39_2 = fmul i32 %div, i32 %power_buf_2_load" [3dHLS.cpp:47]   --->   Operation 3105 'fmul' 'mul39_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3106 [6/7] (2.34ns)   --->   "%add16_3 = fadd i32 %mul12_3, i32 %mul15_3" [3dHLS.cpp:47]   --->   Operation 3106 'fadd' 'add16_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3107 [3/4] (2.32ns)   --->   "%mul19_3 = fmul i32 %center_buf_3_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3107 'fmul' 'mul19_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3108 [2/4] (2.32ns)   --->   "%mul35_3 = fmul i32 %bottom_buf_3_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3108 'fmul' 'mul35_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3109 [3/4] (2.32ns)   --->   "%mul39_3 = fmul i32 %div, i32 %power_buf_3_load" [3dHLS.cpp:47]   --->   Operation 3109 'fmul' 'mul39_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3110 [6/7] (2.34ns)   --->   "%add16_4 = fadd i32 %mul12_4, i32 %mul15_4" [3dHLS.cpp:47]   --->   Operation 3110 'fadd' 'add16_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3111 [3/4] (2.32ns)   --->   "%mul19_4 = fmul i32 %center_buf_4_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3111 'fmul' 'mul19_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3112 [2/4] (2.32ns)   --->   "%mul35_4 = fmul i32 %bottom_buf_4_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3112 'fmul' 'mul35_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3113 [3/4] (2.32ns)   --->   "%mul39_4 = fmul i32 %div, i32 %power_buf_4_load" [3dHLS.cpp:47]   --->   Operation 3113 'fmul' 'mul39_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3114 [6/7] (2.34ns)   --->   "%add16_5 = fadd i32 %mul12_5, i32 %mul15_5" [3dHLS.cpp:47]   --->   Operation 3114 'fadd' 'add16_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3115 [3/4] (2.32ns)   --->   "%mul19_5 = fmul i32 %center_buf_5_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3115 'fmul' 'mul19_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3116 [2/4] (2.32ns)   --->   "%mul35_5 = fmul i32 %bottom_buf_5_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3116 'fmul' 'mul35_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3117 [3/4] (2.32ns)   --->   "%mul39_5 = fmul i32 %div, i32 %power_buf_5_load" [3dHLS.cpp:47]   --->   Operation 3117 'fmul' 'mul39_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3118 [6/7] (2.34ns)   --->   "%add16_6 = fadd i32 %mul12_6, i32 %mul15_6" [3dHLS.cpp:47]   --->   Operation 3118 'fadd' 'add16_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3119 [3/4] (2.32ns)   --->   "%mul19_6 = fmul i32 %center_buf_6_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3119 'fmul' 'mul19_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3120 [2/4] (2.32ns)   --->   "%mul35_6 = fmul i32 %bottom_buf_6_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3120 'fmul' 'mul35_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3121 [3/4] (2.32ns)   --->   "%mul39_6 = fmul i32 %div, i32 %power_buf_6_load" [3dHLS.cpp:47]   --->   Operation 3121 'fmul' 'mul39_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3122 [6/7] (2.34ns)   --->   "%add16_7 = fadd i32 %mul12_7, i32 %mul15_7" [3dHLS.cpp:47]   --->   Operation 3122 'fadd' 'add16_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3123 [3/4] (2.32ns)   --->   "%mul19_7 = fmul i32 %center_buf_7_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3123 'fmul' 'mul19_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3124 [2/4] (2.32ns)   --->   "%mul35_7 = fmul i32 %bottom_buf_7_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3124 'fmul' 'mul35_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3125 [3/4] (2.32ns)   --->   "%mul39_7 = fmul i32 %div, i32 %power_buf_7_load" [3dHLS.cpp:47]   --->   Operation 3125 'fmul' 'mul39_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3126 [6/7] (2.34ns)   --->   "%add16_8 = fadd i32 %mul12_8, i32 %mul15_8" [3dHLS.cpp:47]   --->   Operation 3126 'fadd' 'add16_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3127 [3/4] (2.32ns)   --->   "%mul19_8 = fmul i32 %center_buf_8_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3127 'fmul' 'mul19_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3128 [2/4] (2.32ns)   --->   "%mul35_8 = fmul i32 %bottom_buf_8_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3128 'fmul' 'mul35_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3129 [3/4] (2.32ns)   --->   "%mul39_8 = fmul i32 %div, i32 %power_buf_8_load" [3dHLS.cpp:47]   --->   Operation 3129 'fmul' 'mul39_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3130 [6/7] (2.34ns)   --->   "%add16_9 = fadd i32 %mul12_9, i32 %mul15_9" [3dHLS.cpp:47]   --->   Operation 3130 'fadd' 'add16_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3131 [3/4] (2.32ns)   --->   "%mul19_9 = fmul i32 %center_buf_9_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3131 'fmul' 'mul19_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3132 [2/4] (2.32ns)   --->   "%mul35_9 = fmul i32 %bottom_buf_9_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3132 'fmul' 'mul35_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3133 [3/4] (2.32ns)   --->   "%mul39_9 = fmul i32 %div, i32 %power_buf_9_load" [3dHLS.cpp:47]   --->   Operation 3133 'fmul' 'mul39_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3134 [6/7] (2.34ns)   --->   "%add16_s = fadd i32 %mul12_s, i32 %mul15_s" [3dHLS.cpp:47]   --->   Operation 3134 'fadd' 'add16_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3135 [3/4] (2.32ns)   --->   "%mul19_s = fmul i32 %center_buf_10_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3135 'fmul' 'mul19_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3136 [2/4] (2.32ns)   --->   "%mul35_s = fmul i32 %bottom_buf_10_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3136 'fmul' 'mul35_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3137 [3/4] (2.32ns)   --->   "%mul39_s = fmul i32 %div, i32 %power_buf_10_load" [3dHLS.cpp:47]   --->   Operation 3137 'fmul' 'mul39_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3138 [6/7] (2.34ns)   --->   "%add16_10 = fadd i32 %mul12_10, i32 %mul15_10" [3dHLS.cpp:47]   --->   Operation 3138 'fadd' 'add16_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3139 [3/4] (2.32ns)   --->   "%mul19_10 = fmul i32 %center_buf_11_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3139 'fmul' 'mul19_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3140 [2/4] (2.32ns)   --->   "%mul35_10 = fmul i32 %bottom_buf_11_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3140 'fmul' 'mul35_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3141 [4/4] (2.32ns)   --->   "%mul39_10 = fmul i32 %div, i32 %power_buf_11_load" [3dHLS.cpp:47]   --->   Operation 3141 'fmul' 'mul39_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3142 [6/7] (2.34ns)   --->   "%add16_11 = fadd i32 %mul12_11, i32 %mul15_11" [3dHLS.cpp:47]   --->   Operation 3142 'fadd' 'add16_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3143 [3/4] (2.32ns)   --->   "%mul19_11 = fmul i32 %center_buf_12_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3143 'fmul' 'mul19_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3144 [2/4] (2.32ns)   --->   "%mul35_11 = fmul i32 %bottom_buf_12_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3144 'fmul' 'mul35_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3145 [4/4] (2.32ns)   --->   "%mul39_11 = fmul i32 %div, i32 %power_buf_12_load" [3dHLS.cpp:47]   --->   Operation 3145 'fmul' 'mul39_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3146 [6/7] (2.34ns)   --->   "%add16_12 = fadd i32 %mul12_12, i32 %mul15_12" [3dHLS.cpp:47]   --->   Operation 3146 'fadd' 'add16_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3147 [3/4] (2.32ns)   --->   "%mul19_12 = fmul i32 %center_buf_13_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3147 'fmul' 'mul19_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3148 [2/4] (2.32ns)   --->   "%mul35_12 = fmul i32 %bottom_buf_13_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3148 'fmul' 'mul35_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3149 [4/4] (2.32ns)   --->   "%mul39_12 = fmul i32 %div, i32 %power_buf_13_load" [3dHLS.cpp:47]   --->   Operation 3149 'fmul' 'mul39_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3150 [6/7] (2.34ns)   --->   "%add16_13 = fadd i32 %mul12_13, i32 %mul15_13" [3dHLS.cpp:47]   --->   Operation 3150 'fadd' 'add16_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3151 [3/4] (2.32ns)   --->   "%mul19_13 = fmul i32 %center_buf_14_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3151 'fmul' 'mul19_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3152 [2/4] (2.32ns)   --->   "%mul35_13 = fmul i32 %bottom_buf_14_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3152 'fmul' 'mul35_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3153 [4/4] (2.32ns)   --->   "%mul39_13 = fmul i32 %div, i32 %power_buf_14_load" [3dHLS.cpp:47]   --->   Operation 3153 'fmul' 'mul39_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3154 [6/7] (2.34ns)   --->   "%add16_14 = fadd i32 %mul12_14, i32 %mul15_14" [3dHLS.cpp:47]   --->   Operation 3154 'fadd' 'add16_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3155 [3/4] (2.32ns)   --->   "%mul19_14 = fmul i32 %center_buf_15_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3155 'fmul' 'mul19_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3156 [2/4] (2.32ns)   --->   "%mul35_14 = fmul i32 %bottom_buf_15_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3156 'fmul' 'mul35_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3157 [4/4] (2.32ns)   --->   "%mul39_14 = fmul i32 %div, i32 %power_buf_15_load" [3dHLS.cpp:47]   --->   Operation 3157 'fmul' 'mul39_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3158 [7/7] (2.34ns)   --->   "%add16_15 = fadd i32 %mul12_15, i32 %mul15_15" [3dHLS.cpp:47]   --->   Operation 3158 'fadd' 'add16_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3159 [3/4] (2.32ns)   --->   "%mul19_15 = fmul i32 %center_buf_0_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3159 'fmul' 'mul19_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3160 [2/4] (2.32ns)   --->   "%mul35_15 = fmul i32 %bottom_buf_0_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3160 'fmul' 'mul35_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3161 [4/4] (2.32ns)   --->   "%mul39_15 = fmul i32 %div, i32 %power_buf_0_load_1" [3dHLS.cpp:47]   --->   Operation 3161 'fmul' 'mul39_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3162 [7/7] (2.34ns)   --->   "%add16_16 = fadd i32 %mul12_16, i32 %mul15_16" [3dHLS.cpp:47]   --->   Operation 3162 'fadd' 'add16_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3163 [3/4] (2.32ns)   --->   "%mul19_16 = fmul i32 %center_buf_1_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3163 'fmul' 'mul19_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3164 [2/4] (2.32ns)   --->   "%mul35_16 = fmul i32 %bottom_buf_1_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3164 'fmul' 'mul35_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3165 [4/4] (2.32ns)   --->   "%mul39_16 = fmul i32 %div, i32 %power_buf_1_load_1" [3dHLS.cpp:47]   --->   Operation 3165 'fmul' 'mul39_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3166 [7/7] (2.34ns)   --->   "%add16_17 = fadd i32 %mul12_17, i32 %mul15_17" [3dHLS.cpp:47]   --->   Operation 3166 'fadd' 'add16_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3167 [3/4] (2.32ns)   --->   "%mul19_17 = fmul i32 %center_buf_2_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3167 'fmul' 'mul19_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3168 [2/4] (2.32ns)   --->   "%mul35_17 = fmul i32 %bottom_buf_2_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3168 'fmul' 'mul35_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3169 [4/4] (2.32ns)   --->   "%mul39_17 = fmul i32 %div, i32 %power_buf_2_load_1" [3dHLS.cpp:47]   --->   Operation 3169 'fmul' 'mul39_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3170 [7/7] (2.34ns)   --->   "%add16_18 = fadd i32 %mul12_18, i32 %mul15_18" [3dHLS.cpp:47]   --->   Operation 3170 'fadd' 'add16_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3171 [3/4] (2.32ns)   --->   "%mul19_18 = fmul i32 %center_buf_3_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3171 'fmul' 'mul19_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3172 [2/4] (2.32ns)   --->   "%mul35_18 = fmul i32 %bottom_buf_3_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3172 'fmul' 'mul35_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3173 [4/4] (2.32ns)   --->   "%mul39_18 = fmul i32 %div, i32 %power_buf_3_load_1" [3dHLS.cpp:47]   --->   Operation 3173 'fmul' 'mul39_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3174 [7/7] (2.34ns)   --->   "%add16_19 = fadd i32 %mul12_19, i32 %mul15_19" [3dHLS.cpp:47]   --->   Operation 3174 'fadd' 'add16_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3175 [3/4] (2.32ns)   --->   "%mul19_19 = fmul i32 %center_buf_4_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3175 'fmul' 'mul19_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3176 [2/4] (2.32ns)   --->   "%mul35_19 = fmul i32 %bottom_buf_4_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3176 'fmul' 'mul35_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3177 [4/4] (2.32ns)   --->   "%mul39_19 = fmul i32 %div, i32 %power_buf_4_load_1" [3dHLS.cpp:47]   --->   Operation 3177 'fmul' 'mul39_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3178 [7/7] (2.34ns)   --->   "%add16_20 = fadd i32 %mul12_20, i32 %mul15_20" [3dHLS.cpp:47]   --->   Operation 3178 'fadd' 'add16_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3179 [3/4] (2.32ns)   --->   "%mul19_20 = fmul i32 %center_buf_5_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3179 'fmul' 'mul19_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3180 [2/4] (2.32ns)   --->   "%mul35_20 = fmul i32 %bottom_buf_5_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3180 'fmul' 'mul35_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3181 [4/4] (2.32ns)   --->   "%mul39_20 = fmul i32 %div, i32 %power_buf_5_load_1" [3dHLS.cpp:47]   --->   Operation 3181 'fmul' 'mul39_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3182 [7/7] (2.34ns)   --->   "%add16_21 = fadd i32 %mul12_21, i32 %mul15_21" [3dHLS.cpp:47]   --->   Operation 3182 'fadd' 'add16_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3183 [3/4] (2.32ns)   --->   "%mul19_21 = fmul i32 %center_buf_6_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3183 'fmul' 'mul19_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3184 [3/4] (2.32ns)   --->   "%mul35_21 = fmul i32 %bottom_buf_6_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3184 'fmul' 'mul35_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3185 [4/4] (2.32ns)   --->   "%mul39_21 = fmul i32 %div, i32 %power_buf_6_load_1" [3dHLS.cpp:47]   --->   Operation 3185 'fmul' 'mul39_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3186 [7/7] (2.34ns)   --->   "%add16_22 = fadd i32 %mul12_22, i32 %mul15_22" [3dHLS.cpp:47]   --->   Operation 3186 'fadd' 'add16_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3187 [3/4] (2.32ns)   --->   "%mul19_22 = fmul i32 %center_buf_7_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3187 'fmul' 'mul19_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3188 [3/4] (2.32ns)   --->   "%mul35_22 = fmul i32 %bottom_buf_7_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3188 'fmul' 'mul35_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3189 [4/4] (2.32ns)   --->   "%mul39_22 = fmul i32 %div, i32 %power_buf_7_load_1" [3dHLS.cpp:47]   --->   Operation 3189 'fmul' 'mul39_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3190 [7/7] (2.34ns)   --->   "%add16_23 = fadd i32 %mul12_23, i32 %mul15_23" [3dHLS.cpp:47]   --->   Operation 3190 'fadd' 'add16_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3191 [3/4] (2.32ns)   --->   "%mul19_23 = fmul i32 %center_buf_8_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3191 'fmul' 'mul19_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3192 [3/4] (2.32ns)   --->   "%mul35_23 = fmul i32 %bottom_buf_8_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3192 'fmul' 'mul35_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3193 [4/4] (2.32ns)   --->   "%mul39_23 = fmul i32 %div, i32 %power_buf_8_load_1" [3dHLS.cpp:47]   --->   Operation 3193 'fmul' 'mul39_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3194 [7/7] (2.34ns)   --->   "%add16_24 = fadd i32 %mul12_24, i32 %mul15_24" [3dHLS.cpp:47]   --->   Operation 3194 'fadd' 'add16_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3195 [3/4] (2.32ns)   --->   "%mul19_24 = fmul i32 %center_buf_9_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3195 'fmul' 'mul19_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3196 [3/4] (2.32ns)   --->   "%mul35_24 = fmul i32 %bottom_buf_9_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3196 'fmul' 'mul35_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3197 [4/4] (2.32ns)   --->   "%mul39_24 = fmul i32 %div, i32 %power_buf_9_load_1" [3dHLS.cpp:47]   --->   Operation 3197 'fmul' 'mul39_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3198 [7/7] (2.34ns)   --->   "%add16_25 = fadd i32 %mul12_25, i32 %mul15_25" [3dHLS.cpp:47]   --->   Operation 3198 'fadd' 'add16_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3199 [3/4] (2.32ns)   --->   "%mul19_25 = fmul i32 %center_buf_10_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3199 'fmul' 'mul19_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3200 [3/4] (2.32ns)   --->   "%mul35_25 = fmul i32 %bottom_buf_10_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3200 'fmul' 'mul35_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3201 [4/4] (2.32ns)   --->   "%mul39_25 = fmul i32 %div, i32 %power_buf_10_load_1" [3dHLS.cpp:47]   --->   Operation 3201 'fmul' 'mul39_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3202 [7/7] (2.34ns)   --->   "%add16_26 = fadd i32 %mul12_26, i32 %mul15_26" [3dHLS.cpp:47]   --->   Operation 3202 'fadd' 'add16_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3203 [3/4] (2.32ns)   --->   "%mul19_26 = fmul i32 %center_buf_11_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3203 'fmul' 'mul19_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3204 [3/4] (2.32ns)   --->   "%mul35_26 = fmul i32 %bottom_buf_11_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3204 'fmul' 'mul35_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3205 [4/4] (2.32ns)   --->   "%mul39_26 = fmul i32 %div, i32 %power_buf_11_load_1" [3dHLS.cpp:47]   --->   Operation 3205 'fmul' 'mul39_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3206 [7/7] (2.34ns)   --->   "%add16_27 = fadd i32 %mul12_27, i32 %mul15_27" [3dHLS.cpp:47]   --->   Operation 3206 'fadd' 'add16_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3207 [3/4] (2.32ns)   --->   "%mul19_27 = fmul i32 %center_buf_12_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3207 'fmul' 'mul19_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3208 [3/4] (2.32ns)   --->   "%mul35_27 = fmul i32 %bottom_buf_12_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3208 'fmul' 'mul35_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3209 [4/4] (2.32ns)   --->   "%mul39_27 = fmul i32 %div, i32 %power_buf_12_load_1" [3dHLS.cpp:47]   --->   Operation 3209 'fmul' 'mul39_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3210 [7/7] (2.34ns)   --->   "%add16_28 = fadd i32 %mul12_28, i32 %mul15_28" [3dHLS.cpp:47]   --->   Operation 3210 'fadd' 'add16_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3211 [3/4] (2.32ns)   --->   "%mul19_28 = fmul i32 %center_buf_13_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3211 'fmul' 'mul19_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3212 [3/4] (2.32ns)   --->   "%mul35_28 = fmul i32 %bottom_buf_13_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3212 'fmul' 'mul35_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3213 [4/4] (2.32ns)   --->   "%mul39_28 = fmul i32 %div, i32 %power_buf_13_load_1" [3dHLS.cpp:47]   --->   Operation 3213 'fmul' 'mul39_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3214 [7/7] (2.34ns)   --->   "%add16_29 = fadd i32 %mul12_29, i32 %mul15_29" [3dHLS.cpp:47]   --->   Operation 3214 'fadd' 'add16_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3215 [3/4] (2.32ns)   --->   "%mul19_29 = fmul i32 %center_buf_14_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3215 'fmul' 'mul19_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3216 [3/4] (2.32ns)   --->   "%mul35_29 = fmul i32 %bottom_buf_14_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3216 'fmul' 'mul35_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3217 [4/4] (2.32ns)   --->   "%mul39_29 = fmul i32 %div, i32 %power_buf_14_load_1" [3dHLS.cpp:47]   --->   Operation 3217 'fmul' 'mul39_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3218 [7/7] (2.34ns)   --->   "%add16_30 = fadd i32 %mul12_30, i32 %mul15_30" [3dHLS.cpp:47]   --->   Operation 3218 'fadd' 'add16_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3219 [3/4] (2.32ns)   --->   "%mul19_30 = fmul i32 %center_buf_15_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3219 'fmul' 'mul19_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3220 [1/4] (2.32ns)   --->   "%mul23_30 = fmul i32 %center_buf_0_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3220 'fmul' 'mul23_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3221 [3/4] (2.32ns)   --->   "%mul35_30 = fmul i32 %bottom_buf_15_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3221 'fmul' 'mul35_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3222 [4/4] (2.32ns)   --->   "%mul39_30 = fmul i32 %div, i32 %power_buf_15_load_1" [3dHLS.cpp:47]   --->   Operation 3222 'fmul' 'mul39_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3223 [1/4] (2.32ns)   --->   "%mul12_31 = fmul i32 %center_buf_0_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3223 'fmul' 'mul12_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3224 [1/4] (2.32ns)   --->   "%mul15_31 = fmul i32 %center_buf_0_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3224 'fmul' 'mul15_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3225 [4/4] (2.32ns)   --->   "%mul19_31 = fmul i32 %center_buf_0_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3225 'fmul' 'mul19_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3226 [1/4] (2.32ns)   --->   "%mul23_31 = fmul i32 %center_buf_1_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3226 'fmul' 'mul23_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3227 [3/4] (2.32ns)   --->   "%mul35_31 = fmul i32 %bottom_buf_0_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3227 'fmul' 'mul35_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3228 [4/4] (2.32ns)   --->   "%mul39_31 = fmul i32 %div, i32 %power_buf_0_load_2" [3dHLS.cpp:47]   --->   Operation 3228 'fmul' 'mul39_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3229 [1/4] (2.32ns)   --->   "%mul12_32 = fmul i32 %center_buf_1_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3229 'fmul' 'mul12_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3230 [1/4] (2.32ns)   --->   "%mul15_32 = fmul i32 %center_buf_1_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3230 'fmul' 'mul15_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3231 [4/4] (2.32ns)   --->   "%mul19_32 = fmul i32 %center_buf_1_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3231 'fmul' 'mul19_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3232 [1/4] (2.32ns)   --->   "%mul23_32 = fmul i32 %center_buf_2_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3232 'fmul' 'mul23_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3233 [1/4] (2.32ns)   --->   "%mul27_31 = fmul i32 %center_buf_0_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3233 'fmul' 'mul27_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3234 [3/4] (2.32ns)   --->   "%mul35_32 = fmul i32 %bottom_buf_1_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3234 'fmul' 'mul35_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3235 [4/4] (2.32ns)   --->   "%mul39_32 = fmul i32 %div, i32 %power_buf_1_load_2" [3dHLS.cpp:47]   --->   Operation 3235 'fmul' 'mul39_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3236 [1/4] (2.32ns)   --->   "%mul12_33 = fmul i32 %center_buf_2_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3236 'fmul' 'mul12_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3237 [1/4] (2.32ns)   --->   "%mul15_33 = fmul i32 %center_buf_2_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3237 'fmul' 'mul15_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3238 [4/4] (2.32ns)   --->   "%mul19_33 = fmul i32 %center_buf_2_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3238 'fmul' 'mul19_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3239 [1/4] (2.32ns)   --->   "%mul23_33 = fmul i32 %center_buf_3_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3239 'fmul' 'mul23_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3240 [1/4] (2.32ns)   --->   "%mul27_32 = fmul i32 %center_buf_1_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3240 'fmul' 'mul27_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3241 [3/4] (2.32ns)   --->   "%mul35_33 = fmul i32 %bottom_buf_2_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3241 'fmul' 'mul35_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3242 [4/4] (2.32ns)   --->   "%mul39_33 = fmul i32 %div, i32 %power_buf_2_load_2" [3dHLS.cpp:47]   --->   Operation 3242 'fmul' 'mul39_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3243 [1/4] (2.32ns)   --->   "%mul12_34 = fmul i32 %center_buf_3_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3243 'fmul' 'mul12_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3244 [1/4] (2.32ns)   --->   "%mul15_34 = fmul i32 %center_buf_3_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3244 'fmul' 'mul15_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3245 [4/4] (2.32ns)   --->   "%mul19_34 = fmul i32 %center_buf_3_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3245 'fmul' 'mul19_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3246 [1/4] (2.32ns)   --->   "%mul23_34 = fmul i32 %center_buf_4_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3246 'fmul' 'mul23_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3247 [1/4] (2.32ns)   --->   "%mul27_33 = fmul i32 %center_buf_2_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3247 'fmul' 'mul27_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3248 [3/4] (2.32ns)   --->   "%mul35_34 = fmul i32 %bottom_buf_3_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3248 'fmul' 'mul35_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3249 [4/4] (2.32ns)   --->   "%mul39_34 = fmul i32 %div, i32 %power_buf_3_load_2" [3dHLS.cpp:47]   --->   Operation 3249 'fmul' 'mul39_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3250 [1/4] (2.32ns)   --->   "%mul12_35 = fmul i32 %center_buf_4_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3250 'fmul' 'mul12_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3251 [1/4] (2.32ns)   --->   "%mul15_35 = fmul i32 %center_buf_4_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3251 'fmul' 'mul15_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3252 [4/4] (2.32ns)   --->   "%mul19_35 = fmul i32 %center_buf_4_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3252 'fmul' 'mul19_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3253 [1/4] (2.32ns)   --->   "%mul23_35 = fmul i32 %center_buf_5_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3253 'fmul' 'mul23_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3254 [1/4] (2.32ns)   --->   "%mul27_34 = fmul i32 %center_buf_3_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3254 'fmul' 'mul27_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3255 [3/4] (2.32ns)   --->   "%mul35_35 = fmul i32 %bottom_buf_4_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3255 'fmul' 'mul35_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3256 [4/4] (2.32ns)   --->   "%mul39_35 = fmul i32 %div, i32 %power_buf_4_load_2" [3dHLS.cpp:47]   --->   Operation 3256 'fmul' 'mul39_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3257 [1/4] (2.32ns)   --->   "%mul12_36 = fmul i32 %center_buf_5_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3257 'fmul' 'mul12_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3258 [1/4] (2.32ns)   --->   "%mul15_36 = fmul i32 %center_buf_5_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3258 'fmul' 'mul15_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3259 [4/4] (2.32ns)   --->   "%mul19_36 = fmul i32 %center_buf_5_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3259 'fmul' 'mul19_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3260 [1/4] (2.32ns)   --->   "%mul23_36 = fmul i32 %center_buf_6_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3260 'fmul' 'mul23_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3261 [1/4] (2.32ns)   --->   "%mul27_35 = fmul i32 %center_buf_4_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3261 'fmul' 'mul27_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3262 [3/4] (2.32ns)   --->   "%mul35_36 = fmul i32 %bottom_buf_5_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3262 'fmul' 'mul35_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3263 [4/4] (2.32ns)   --->   "%mul39_36 = fmul i32 %div, i32 %power_buf_5_load_2" [3dHLS.cpp:47]   --->   Operation 3263 'fmul' 'mul39_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3264 [1/4] (2.32ns)   --->   "%mul12_37 = fmul i32 %center_buf_6_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3264 'fmul' 'mul12_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3265 [1/4] (2.32ns)   --->   "%mul15_37 = fmul i32 %center_buf_6_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3265 'fmul' 'mul15_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3266 [4/4] (2.32ns)   --->   "%mul19_37 = fmul i32 %center_buf_6_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3266 'fmul' 'mul19_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3267 [1/4] (2.32ns)   --->   "%mul23_37 = fmul i32 %center_buf_7_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3267 'fmul' 'mul23_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3268 [1/4] (2.32ns)   --->   "%mul27_36 = fmul i32 %center_buf_5_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3268 'fmul' 'mul27_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3269 [3/4] (2.32ns)   --->   "%mul35_37 = fmul i32 %bottom_buf_6_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3269 'fmul' 'mul35_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3270 [4/4] (2.32ns)   --->   "%mul39_37 = fmul i32 %div, i32 %power_buf_6_load_2" [3dHLS.cpp:47]   --->   Operation 3270 'fmul' 'mul39_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3271 [1/4] (2.32ns)   --->   "%mul12_38 = fmul i32 %center_buf_7_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3271 'fmul' 'mul12_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3272 [1/4] (2.32ns)   --->   "%mul15_38 = fmul i32 %center_buf_7_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3272 'fmul' 'mul15_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3273 [4/4] (2.32ns)   --->   "%mul19_38 = fmul i32 %center_buf_7_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3273 'fmul' 'mul19_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3274 [1/4] (2.32ns)   --->   "%mul23_38 = fmul i32 %center_buf_8_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3274 'fmul' 'mul23_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3275 [1/4] (2.32ns)   --->   "%mul27_37 = fmul i32 %center_buf_6_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3275 'fmul' 'mul27_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3276 [3/4] (2.32ns)   --->   "%mul35_38 = fmul i32 %bottom_buf_7_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3276 'fmul' 'mul35_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3277 [4/4] (2.32ns)   --->   "%mul39_38 = fmul i32 %div, i32 %power_buf_7_load_2" [3dHLS.cpp:47]   --->   Operation 3277 'fmul' 'mul39_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3278 [1/4] (2.32ns)   --->   "%mul12_39 = fmul i32 %center_buf_8_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3278 'fmul' 'mul12_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3279 [1/4] (2.32ns)   --->   "%mul15_39 = fmul i32 %center_buf_8_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3279 'fmul' 'mul15_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3280 [4/4] (2.32ns)   --->   "%mul19_39 = fmul i32 %center_buf_8_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3280 'fmul' 'mul19_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3281 [1/4] (2.32ns)   --->   "%mul23_39 = fmul i32 %center_buf_9_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3281 'fmul' 'mul23_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3282 [1/4] (2.32ns)   --->   "%mul27_38 = fmul i32 %center_buf_7_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3282 'fmul' 'mul27_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3283 [3/4] (2.32ns)   --->   "%mul35_39 = fmul i32 %bottom_buf_8_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3283 'fmul' 'mul35_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3284 [4/4] (2.32ns)   --->   "%mul39_39 = fmul i32 %div, i32 %power_buf_8_load_2" [3dHLS.cpp:47]   --->   Operation 3284 'fmul' 'mul39_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3285 [1/4] (2.32ns)   --->   "%mul12_40 = fmul i32 %center_buf_9_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3285 'fmul' 'mul12_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3286 [1/4] (2.32ns)   --->   "%mul15_40 = fmul i32 %center_buf_9_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3286 'fmul' 'mul15_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3287 [4/4] (2.32ns)   --->   "%mul19_40 = fmul i32 %center_buf_9_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3287 'fmul' 'mul19_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3288 [1/4] (2.32ns)   --->   "%mul23_40 = fmul i32 %center_buf_10_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3288 'fmul' 'mul23_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3289 [1/4] (2.32ns)   --->   "%mul27_39 = fmul i32 %center_buf_8_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3289 'fmul' 'mul27_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3290 [3/4] (2.32ns)   --->   "%mul35_40 = fmul i32 %bottom_buf_9_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3290 'fmul' 'mul35_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3291 [4/4] (2.32ns)   --->   "%mul39_40 = fmul i32 %div, i32 %power_buf_9_load_2" [3dHLS.cpp:47]   --->   Operation 3291 'fmul' 'mul39_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3292 [1/4] (2.32ns)   --->   "%mul12_41 = fmul i32 %center_buf_10_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3292 'fmul' 'mul12_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3293 [1/4] (2.32ns)   --->   "%mul15_41 = fmul i32 %center_buf_10_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3293 'fmul' 'mul15_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3294 [4/4] (2.32ns)   --->   "%mul19_41 = fmul i32 %center_buf_10_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3294 'fmul' 'mul19_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3295 [1/4] (2.32ns)   --->   "%mul23_41 = fmul i32 %center_buf_11_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3295 'fmul' 'mul23_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3296 [1/4] (2.32ns)   --->   "%mul27_40 = fmul i32 %center_buf_9_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3296 'fmul' 'mul27_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3297 [3/4] (2.32ns)   --->   "%mul35_41 = fmul i32 %bottom_buf_10_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3297 'fmul' 'mul35_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3298 [4/4] (2.32ns)   --->   "%mul39_41 = fmul i32 %div, i32 %power_buf_10_load_2" [3dHLS.cpp:47]   --->   Operation 3298 'fmul' 'mul39_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3299 [1/4] (2.32ns)   --->   "%mul12_42 = fmul i32 %center_buf_11_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3299 'fmul' 'mul12_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3300 [1/4] (2.32ns)   --->   "%mul15_42 = fmul i32 %center_buf_11_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3300 'fmul' 'mul15_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3301 [4/4] (2.32ns)   --->   "%mul19_42 = fmul i32 %center_buf_11_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3301 'fmul' 'mul19_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3302 [1/4] (2.32ns)   --->   "%mul23_42 = fmul i32 %center_buf_12_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3302 'fmul' 'mul23_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3303 [1/4] (2.32ns)   --->   "%mul27_41 = fmul i32 %center_buf_10_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3303 'fmul' 'mul27_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3304 [1/4] (2.32ns)   --->   "%mul31_42 = fmul i32 %top_buf_11_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3304 'fmul' 'mul31_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3305 [3/4] (2.32ns)   --->   "%mul35_42 = fmul i32 %bottom_buf_11_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3305 'fmul' 'mul35_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3306 [4/4] (2.32ns)   --->   "%mul39_42 = fmul i32 %div, i32 %power_buf_11_load_2" [3dHLS.cpp:47]   --->   Operation 3306 'fmul' 'mul39_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3307 [1/4] (2.32ns)   --->   "%mul12_43 = fmul i32 %center_buf_12_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3307 'fmul' 'mul12_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3308 [1/4] (2.32ns)   --->   "%mul15_43 = fmul i32 %center_buf_12_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3308 'fmul' 'mul15_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3309 [4/4] (2.32ns)   --->   "%mul19_43 = fmul i32 %center_buf_12_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3309 'fmul' 'mul19_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3310 [1/4] (2.32ns)   --->   "%mul23_43 = fmul i32 %center_buf_13_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3310 'fmul' 'mul23_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3311 [1/4] (2.32ns)   --->   "%mul27_42 = fmul i32 %center_buf_11_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3311 'fmul' 'mul27_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3312 [1/4] (2.32ns)   --->   "%mul31_43 = fmul i32 %top_buf_12_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3312 'fmul' 'mul31_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3313 [3/4] (2.32ns)   --->   "%mul35_43 = fmul i32 %bottom_buf_12_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3313 'fmul' 'mul35_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3314 [4/4] (2.32ns)   --->   "%mul39_43 = fmul i32 %div, i32 %power_buf_12_load_2" [3dHLS.cpp:47]   --->   Operation 3314 'fmul' 'mul39_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3315 [1/4] (2.32ns)   --->   "%mul12_44 = fmul i32 %center_buf_13_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3315 'fmul' 'mul12_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3316 [1/4] (2.32ns)   --->   "%mul15_44 = fmul i32 %center_buf_13_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3316 'fmul' 'mul15_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3317 [4/4] (2.32ns)   --->   "%mul19_44 = fmul i32 %center_buf_13_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3317 'fmul' 'mul19_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3318 [1/4] (2.32ns)   --->   "%mul23_44 = fmul i32 %center_buf_14_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3318 'fmul' 'mul23_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3319 [1/4] (2.32ns)   --->   "%mul27_43 = fmul i32 %center_buf_12_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3319 'fmul' 'mul27_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3320 [1/4] (2.32ns)   --->   "%mul31_44 = fmul i32 %top_buf_13_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3320 'fmul' 'mul31_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3321 [3/4] (2.32ns)   --->   "%mul35_44 = fmul i32 %bottom_buf_13_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3321 'fmul' 'mul35_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3322 [4/4] (2.32ns)   --->   "%mul39_44 = fmul i32 %div, i32 %power_buf_13_load_2" [3dHLS.cpp:47]   --->   Operation 3322 'fmul' 'mul39_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3323 [1/4] (2.32ns)   --->   "%mul12_45 = fmul i32 %center_buf_14_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3323 'fmul' 'mul12_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3324 [1/4] (2.32ns)   --->   "%mul15_45 = fmul i32 %center_buf_14_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3324 'fmul' 'mul15_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3325 [4/4] (2.32ns)   --->   "%mul19_45 = fmul i32 %center_buf_14_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3325 'fmul' 'mul19_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3326 [1/4] (2.32ns)   --->   "%mul23_45 = fmul i32 %center_buf_15_load_2, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3326 'fmul' 'mul23_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3327 [1/4] (2.32ns)   --->   "%mul27_44 = fmul i32 %center_buf_13_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3327 'fmul' 'mul27_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3328 [1/4] (2.32ns)   --->   "%mul31_45 = fmul i32 %top_buf_14_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3328 'fmul' 'mul31_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3329 [3/4] (2.32ns)   --->   "%mul35_45 = fmul i32 %bottom_buf_14_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3329 'fmul' 'mul35_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3330 [4/4] (2.32ns)   --->   "%mul39_45 = fmul i32 %div, i32 %power_buf_14_load_2" [3dHLS.cpp:47]   --->   Operation 3330 'fmul' 'mul39_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3331 [1/4] (2.32ns)   --->   "%mul12_46 = fmul i32 %center_buf_15_load_2, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3331 'fmul' 'mul12_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3332 [1/4] (2.32ns)   --->   "%mul15_46 = fmul i32 %center_buf_15_load_8, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3332 'fmul' 'mul15_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3333 [4/4] (2.32ns)   --->   "%mul19_46 = fmul i32 %center_buf_15_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3333 'fmul' 'mul19_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3334 [2/4] (2.32ns)   --->   "%mul23_46 = fmul i32 %center_buf_0_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3334 'fmul' 'mul23_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3335 [1/4] (2.32ns)   --->   "%mul27_45 = fmul i32 %center_buf_14_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3335 'fmul' 'mul27_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3336 [1/4] (2.32ns)   --->   "%mul31_46 = fmul i32 %top_buf_15_load_2, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3336 'fmul' 'mul31_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3337 [3/4] (2.32ns)   --->   "%mul35_46 = fmul i32 %bottom_buf_15_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3337 'fmul' 'mul35_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3338 [4/4] (2.32ns)   --->   "%mul39_46 = fmul i32 %div, i32 %power_buf_15_load_2" [3dHLS.cpp:47]   --->   Operation 3338 'fmul' 'mul39_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3339 [2/4] (2.32ns)   --->   "%mul12_47 = fmul i32 %center_buf_0_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3339 'fmul' 'mul12_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3340 [2/4] (2.32ns)   --->   "%mul15_47 = fmul i32 %center_buf_0_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3340 'fmul' 'mul15_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3341 [4/4] (2.32ns)   --->   "%mul19_47 = fmul i32 %center_buf_0_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3341 'fmul' 'mul19_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3342 [2/4] (2.32ns)   --->   "%mul23_47 = fmul i32 %center_buf_1_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3342 'fmul' 'mul23_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3343 [1/4] (2.32ns)   --->   "%mul27_46 = fmul i32 %center_buf_15_load_2, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3343 'fmul' 'mul27_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3344 [1/4] (2.32ns)   --->   "%mul31_47 = fmul i32 %top_buf_0_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3344 'fmul' 'mul31_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3345 [3/4] (2.32ns)   --->   "%mul35_47 = fmul i32 %bottom_buf_0_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3345 'fmul' 'mul35_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3346 [4/4] (2.32ns)   --->   "%mul39_47 = fmul i32 %div, i32 %power_buf_0_load_3" [3dHLS.cpp:47]   --->   Operation 3346 'fmul' 'mul39_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3347 [2/4] (2.32ns)   --->   "%mul12_48 = fmul i32 %center_buf_1_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3347 'fmul' 'mul12_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3348 [2/4] (2.32ns)   --->   "%mul15_48 = fmul i32 %center_buf_1_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3348 'fmul' 'mul15_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3349 [4/4] (2.32ns)   --->   "%mul19_48 = fmul i32 %center_buf_1_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3349 'fmul' 'mul19_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3350 [2/4] (2.32ns)   --->   "%mul23_48 = fmul i32 %center_buf_2_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3350 'fmul' 'mul23_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3351 [2/4] (2.32ns)   --->   "%mul27_47 = fmul i32 %center_buf_0_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3351 'fmul' 'mul27_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3352 [1/4] (2.32ns)   --->   "%mul31_48 = fmul i32 %top_buf_1_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3352 'fmul' 'mul31_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3353 [3/4] (2.32ns)   --->   "%mul35_48 = fmul i32 %bottom_buf_1_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3353 'fmul' 'mul35_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3354 [4/4] (2.32ns)   --->   "%mul39_48 = fmul i32 %div, i32 %power_buf_1_load_3" [3dHLS.cpp:47]   --->   Operation 3354 'fmul' 'mul39_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3355 [2/4] (2.32ns)   --->   "%mul12_49 = fmul i32 %center_buf_2_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3355 'fmul' 'mul12_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3356 [2/4] (2.32ns)   --->   "%mul15_49 = fmul i32 %center_buf_2_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3356 'fmul' 'mul15_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3357 [4/4] (2.32ns)   --->   "%mul19_49 = fmul i32 %center_buf_2_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3357 'fmul' 'mul19_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3358 [2/4] (2.32ns)   --->   "%mul23_49 = fmul i32 %center_buf_3_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3358 'fmul' 'mul23_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3359 [2/4] (2.32ns)   --->   "%mul27_48 = fmul i32 %center_buf_1_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3359 'fmul' 'mul27_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3360 [1/4] (2.32ns)   --->   "%mul31_49 = fmul i32 %top_buf_2_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3360 'fmul' 'mul31_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3361 [3/4] (2.32ns)   --->   "%mul35_49 = fmul i32 %bottom_buf_2_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3361 'fmul' 'mul35_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3362 [4/4] (2.32ns)   --->   "%mul39_49 = fmul i32 %div, i32 %power_buf_2_load_3" [3dHLS.cpp:47]   --->   Operation 3362 'fmul' 'mul39_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3363 [2/4] (2.32ns)   --->   "%mul12_50 = fmul i32 %center_buf_3_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3363 'fmul' 'mul12_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3364 [2/4] (2.32ns)   --->   "%mul15_50 = fmul i32 %center_buf_3_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3364 'fmul' 'mul15_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3365 [4/4] (2.32ns)   --->   "%mul19_50 = fmul i32 %center_buf_3_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3365 'fmul' 'mul19_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3366 [2/4] (2.32ns)   --->   "%mul23_50 = fmul i32 %center_buf_4_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3366 'fmul' 'mul23_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3367 [2/4] (2.32ns)   --->   "%mul27_49 = fmul i32 %center_buf_2_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3367 'fmul' 'mul27_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3368 [1/4] (2.32ns)   --->   "%mul31_50 = fmul i32 %top_buf_3_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3368 'fmul' 'mul31_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3369 [3/4] (2.32ns)   --->   "%mul35_50 = fmul i32 %bottom_buf_3_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3369 'fmul' 'mul35_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3370 [4/4] (2.32ns)   --->   "%mul39_50 = fmul i32 %div, i32 %power_buf_3_load_3" [3dHLS.cpp:47]   --->   Operation 3370 'fmul' 'mul39_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3371 [2/4] (2.32ns)   --->   "%mul12_51 = fmul i32 %center_buf_4_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3371 'fmul' 'mul12_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3372 [2/4] (2.32ns)   --->   "%mul15_51 = fmul i32 %center_buf_4_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3372 'fmul' 'mul15_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3373 [4/4] (2.32ns)   --->   "%mul19_51 = fmul i32 %center_buf_4_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3373 'fmul' 'mul19_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3374 [2/4] (2.32ns)   --->   "%mul23_51 = fmul i32 %center_buf_5_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3374 'fmul' 'mul23_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3375 [2/4] (2.32ns)   --->   "%mul27_50 = fmul i32 %center_buf_3_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3375 'fmul' 'mul27_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3376 [1/4] (2.32ns)   --->   "%mul31_51 = fmul i32 %top_buf_4_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3376 'fmul' 'mul31_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3377 [3/4] (2.32ns)   --->   "%mul35_51 = fmul i32 %bottom_buf_4_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3377 'fmul' 'mul35_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3378 [4/4] (2.32ns)   --->   "%mul39_51 = fmul i32 %div, i32 %power_buf_4_load_3" [3dHLS.cpp:47]   --->   Operation 3378 'fmul' 'mul39_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3379 [2/4] (2.32ns)   --->   "%mul12_52 = fmul i32 %center_buf_5_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3379 'fmul' 'mul12_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3380 [2/4] (2.32ns)   --->   "%mul15_52 = fmul i32 %center_buf_5_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3380 'fmul' 'mul15_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3381 [4/4] (2.32ns)   --->   "%mul19_52 = fmul i32 %center_buf_5_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3381 'fmul' 'mul19_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3382 [2/4] (2.32ns)   --->   "%mul23_52 = fmul i32 %center_buf_6_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3382 'fmul' 'mul23_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3383 [2/4] (2.32ns)   --->   "%mul27_51 = fmul i32 %center_buf_4_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3383 'fmul' 'mul27_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3384 [1/4] (2.32ns)   --->   "%mul31_52 = fmul i32 %top_buf_5_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3384 'fmul' 'mul31_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3385 [3/4] (2.32ns)   --->   "%mul35_52 = fmul i32 %bottom_buf_5_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3385 'fmul' 'mul35_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3386 [4/4] (2.32ns)   --->   "%mul39_52 = fmul i32 %div, i32 %power_buf_5_load_3" [3dHLS.cpp:47]   --->   Operation 3386 'fmul' 'mul39_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3387 [2/4] (2.32ns)   --->   "%mul12_53 = fmul i32 %center_buf_6_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3387 'fmul' 'mul12_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3388 [2/4] (2.32ns)   --->   "%mul15_53 = fmul i32 %center_buf_6_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3388 'fmul' 'mul15_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3389 [4/4] (2.32ns)   --->   "%mul19_53 = fmul i32 %center_buf_6_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3389 'fmul' 'mul19_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3390 [2/4] (2.32ns)   --->   "%mul23_53 = fmul i32 %center_buf_7_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3390 'fmul' 'mul23_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3391 [2/4] (2.32ns)   --->   "%mul27_52 = fmul i32 %center_buf_5_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3391 'fmul' 'mul27_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3392 [1/4] (2.32ns)   --->   "%mul31_53 = fmul i32 %top_buf_6_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3392 'fmul' 'mul31_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3393 [3/4] (2.32ns)   --->   "%mul35_53 = fmul i32 %bottom_buf_6_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3393 'fmul' 'mul35_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3394 [4/4] (2.32ns)   --->   "%mul39_53 = fmul i32 %div, i32 %power_buf_6_load_3" [3dHLS.cpp:47]   --->   Operation 3394 'fmul' 'mul39_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3395 [2/4] (2.32ns)   --->   "%mul12_54 = fmul i32 %center_buf_7_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3395 'fmul' 'mul12_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3396 [2/4] (2.32ns)   --->   "%mul15_54 = fmul i32 %center_buf_7_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3396 'fmul' 'mul15_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3397 [4/4] (2.32ns)   --->   "%mul19_54 = fmul i32 %center_buf_7_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3397 'fmul' 'mul19_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3398 [2/4] (2.32ns)   --->   "%mul23_54 = fmul i32 %center_buf_8_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3398 'fmul' 'mul23_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3399 [2/4] (2.32ns)   --->   "%mul27_53 = fmul i32 %center_buf_6_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3399 'fmul' 'mul27_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3400 [1/4] (2.32ns)   --->   "%mul31_54 = fmul i32 %top_buf_7_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3400 'fmul' 'mul31_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3401 [3/4] (2.32ns)   --->   "%mul35_54 = fmul i32 %bottom_buf_7_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3401 'fmul' 'mul35_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3402 [4/4] (2.32ns)   --->   "%mul39_54 = fmul i32 %div, i32 %power_buf_7_load_3" [3dHLS.cpp:47]   --->   Operation 3402 'fmul' 'mul39_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3403 [2/4] (2.32ns)   --->   "%mul12_55 = fmul i32 %center_buf_8_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3403 'fmul' 'mul12_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3404 [2/4] (2.32ns)   --->   "%mul15_55 = fmul i32 %center_buf_8_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3404 'fmul' 'mul15_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3405 [4/4] (2.32ns)   --->   "%mul19_55 = fmul i32 %center_buf_8_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3405 'fmul' 'mul19_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3406 [2/4] (2.32ns)   --->   "%mul23_55 = fmul i32 %center_buf_9_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3406 'fmul' 'mul23_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3407 [2/4] (2.32ns)   --->   "%mul27_54 = fmul i32 %center_buf_7_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3407 'fmul' 'mul27_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3408 [1/4] (2.32ns)   --->   "%mul31_55 = fmul i32 %top_buf_8_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3408 'fmul' 'mul31_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3409 [3/4] (2.32ns)   --->   "%mul35_55 = fmul i32 %bottom_buf_8_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3409 'fmul' 'mul35_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3410 [4/4] (2.32ns)   --->   "%mul39_55 = fmul i32 %div, i32 %power_buf_8_load_3" [3dHLS.cpp:47]   --->   Operation 3410 'fmul' 'mul39_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3411 [2/4] (2.32ns)   --->   "%mul12_56 = fmul i32 %center_buf_9_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3411 'fmul' 'mul12_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3412 [2/4] (2.32ns)   --->   "%mul15_56 = fmul i32 %center_buf_9_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3412 'fmul' 'mul15_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3413 [4/4] (2.32ns)   --->   "%mul19_56 = fmul i32 %center_buf_9_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3413 'fmul' 'mul19_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3414 [2/4] (2.32ns)   --->   "%mul23_56 = fmul i32 %center_buf_10_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3414 'fmul' 'mul23_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3415 [2/4] (2.32ns)   --->   "%mul27_55 = fmul i32 %center_buf_8_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3415 'fmul' 'mul27_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3416 [1/4] (2.32ns)   --->   "%mul31_56 = fmul i32 %top_buf_9_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3416 'fmul' 'mul31_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3417 [3/4] (2.32ns)   --->   "%mul35_56 = fmul i32 %bottom_buf_9_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3417 'fmul' 'mul35_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3418 [4/4] (2.32ns)   --->   "%mul39_56 = fmul i32 %div, i32 %power_buf_9_load_3" [3dHLS.cpp:47]   --->   Operation 3418 'fmul' 'mul39_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3419 [2/4] (2.32ns)   --->   "%mul12_57 = fmul i32 %center_buf_10_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3419 'fmul' 'mul12_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3420 [2/4] (2.32ns)   --->   "%mul15_57 = fmul i32 %center_buf_10_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3420 'fmul' 'mul15_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3421 [4/4] (2.32ns)   --->   "%mul19_57 = fmul i32 %center_buf_10_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3421 'fmul' 'mul19_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3422 [2/4] (2.32ns)   --->   "%mul23_57 = fmul i32 %center_buf_11_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3422 'fmul' 'mul23_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3423 [2/4] (2.32ns)   --->   "%mul27_56 = fmul i32 %center_buf_9_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3423 'fmul' 'mul27_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3424 [1/4] (2.32ns)   --->   "%mul31_57 = fmul i32 %top_buf_10_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3424 'fmul' 'mul31_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3425 [3/4] (2.32ns)   --->   "%mul35_57 = fmul i32 %bottom_buf_10_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3425 'fmul' 'mul35_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3426 [4/4] (2.32ns)   --->   "%mul39_57 = fmul i32 %div, i32 %power_buf_10_load_3" [3dHLS.cpp:47]   --->   Operation 3426 'fmul' 'mul39_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3427 [2/4] (2.32ns)   --->   "%mul12_58 = fmul i32 %center_buf_11_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3427 'fmul' 'mul12_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3428 [2/4] (2.32ns)   --->   "%mul15_58 = fmul i32 %center_buf_11_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3428 'fmul' 'mul15_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3429 [4/4] (2.32ns)   --->   "%mul19_58 = fmul i32 %center_buf_11_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3429 'fmul' 'mul19_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3430 [2/4] (2.32ns)   --->   "%mul23_58 = fmul i32 %center_buf_12_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3430 'fmul' 'mul23_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3431 [2/4] (2.32ns)   --->   "%mul27_57 = fmul i32 %center_buf_10_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3431 'fmul' 'mul27_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3432 [1/4] (2.32ns)   --->   "%mul31_58 = fmul i32 %top_buf_11_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3432 'fmul' 'mul31_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3433 [3/4] (2.32ns)   --->   "%mul35_58 = fmul i32 %bottom_buf_11_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3433 'fmul' 'mul35_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3434 [4/4] (2.32ns)   --->   "%mul39_58 = fmul i32 %div, i32 %power_buf_11_load_3" [3dHLS.cpp:47]   --->   Operation 3434 'fmul' 'mul39_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3435 [2/4] (2.32ns)   --->   "%mul12_59 = fmul i32 %center_buf_12_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3435 'fmul' 'mul12_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3436 [2/4] (2.32ns)   --->   "%mul15_59 = fmul i32 %center_buf_12_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3436 'fmul' 'mul15_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3437 [4/4] (2.32ns)   --->   "%mul19_59 = fmul i32 %center_buf_12_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3437 'fmul' 'mul19_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3438 [2/4] (2.32ns)   --->   "%mul23_59 = fmul i32 %center_buf_13_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3438 'fmul' 'mul23_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3439 [2/4] (2.32ns)   --->   "%mul27_58 = fmul i32 %center_buf_11_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3439 'fmul' 'mul27_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3440 [1/4] (2.32ns)   --->   "%mul31_59 = fmul i32 %top_buf_12_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3440 'fmul' 'mul31_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3441 [3/4] (2.32ns)   --->   "%mul35_59 = fmul i32 %bottom_buf_12_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3441 'fmul' 'mul35_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3442 [4/4] (2.32ns)   --->   "%mul39_59 = fmul i32 %div, i32 %power_buf_12_load_3" [3dHLS.cpp:47]   --->   Operation 3442 'fmul' 'mul39_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3443 [2/4] (2.32ns)   --->   "%mul12_60 = fmul i32 %center_buf_13_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3443 'fmul' 'mul12_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3444 [2/4] (2.32ns)   --->   "%mul15_60 = fmul i32 %center_buf_13_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3444 'fmul' 'mul15_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3445 [4/4] (2.32ns)   --->   "%mul19_60 = fmul i32 %center_buf_13_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3445 'fmul' 'mul19_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3446 [2/4] (2.32ns)   --->   "%mul23_60 = fmul i32 %center_buf_14_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3446 'fmul' 'mul23_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3447 [2/4] (2.32ns)   --->   "%mul27_59 = fmul i32 %center_buf_12_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3447 'fmul' 'mul27_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3448 [1/4] (2.32ns)   --->   "%mul31_60 = fmul i32 %top_buf_13_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3448 'fmul' 'mul31_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3449 [3/4] (2.32ns)   --->   "%mul35_60 = fmul i32 %bottom_buf_13_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3449 'fmul' 'mul35_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3450 [4/4] (2.32ns)   --->   "%mul39_60 = fmul i32 %div, i32 %power_buf_13_load_3" [3dHLS.cpp:47]   --->   Operation 3450 'fmul' 'mul39_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3451 [2/4] (2.32ns)   --->   "%mul12_61 = fmul i32 %center_buf_14_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3451 'fmul' 'mul12_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3452 [2/4] (2.32ns)   --->   "%mul15_61 = fmul i32 %center_buf_14_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3452 'fmul' 'mul15_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3453 [4/4] (2.32ns)   --->   "%mul19_61 = fmul i32 %center_buf_14_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3453 'fmul' 'mul19_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3454 [2/4] (2.32ns)   --->   "%mul23_61 = fmul i32 %center_buf_15_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3454 'fmul' 'mul23_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3455 [2/4] (2.32ns)   --->   "%mul27_60 = fmul i32 %center_buf_13_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3455 'fmul' 'mul27_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3456 [1/4] (2.32ns)   --->   "%mul31_61 = fmul i32 %top_buf_14_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3456 'fmul' 'mul31_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3457 [3/4] (2.32ns)   --->   "%mul35_61 = fmul i32 %bottom_buf_14_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3457 'fmul' 'mul35_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3458 [4/4] (2.32ns)   --->   "%mul39_61 = fmul i32 %div, i32 %power_buf_14_load_3" [3dHLS.cpp:47]   --->   Operation 3458 'fmul' 'mul39_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3459 [2/4] (2.32ns)   --->   "%mul12_62 = fmul i32 %center_buf_15_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3459 'fmul' 'mul12_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3460 [2/4] (2.32ns)   --->   "%mul15_62 = fmul i32 %center_buf_15_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3460 'fmul' 'mul15_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3461 [4/4] (2.32ns)   --->   "%mul19_62 = fmul i32 %center_buf_15_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3461 'fmul' 'mul19_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3462 [2/4] (2.32ns)   --->   "%mul27_61 = fmul i32 %center_buf_14_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3462 'fmul' 'mul27_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3463 [1/4] (2.32ns)   --->   "%mul31_62 = fmul i32 %top_buf_15_load_3, i32 %ct_read" [3dHLS.cpp:47]   --->   Operation 3463 'fmul' 'mul31_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3464 [3/4] (2.32ns)   --->   "%mul35_62 = fmul i32 %bottom_buf_15_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3464 'fmul' 'mul35_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3465 [4/4] (2.32ns)   --->   "%mul39_62 = fmul i32 %div, i32 %power_buf_15_load_3" [3dHLS.cpp:47]   --->   Operation 3465 'fmul' 'mul39_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 3466 [5/7] (2.34ns)   --->   "%add = fadd i32 %mul, i32 %mul2" [3dHLS.cpp:47]   --->   Operation 3466 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3467 [2/4] (2.32ns)   --->   "%mul3 = fmul i32 %center_buf_0_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3467 'fmul' 'mul3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3468 [1/4] (2.32ns)   --->   "%mul7 = fmul i32 %bottom_buf_0_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3468 'fmul' 'mul7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3469 [2/4] (2.32ns)   --->   "%mul8 = fmul i32 %div, i32 %power_buf_0_load" [3dHLS.cpp:47]   --->   Operation 3469 'fmul' 'mul8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3470 [5/7] (2.34ns)   --->   "%add16_1 = fadd i32 %mul12_1, i32 %mul15_1" [3dHLS.cpp:47]   --->   Operation 3470 'fadd' 'add16_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3471 [2/4] (2.32ns)   --->   "%mul19_1 = fmul i32 %center_buf_1_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3471 'fmul' 'mul19_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3472 [1/4] (2.32ns)   --->   "%mul35_1 = fmul i32 %bottom_buf_1_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3472 'fmul' 'mul35_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3473 [2/4] (2.32ns)   --->   "%mul39_1 = fmul i32 %div, i32 %power_buf_1_load" [3dHLS.cpp:47]   --->   Operation 3473 'fmul' 'mul39_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3474 [5/7] (2.34ns)   --->   "%add16_2 = fadd i32 %mul12_2, i32 %mul15_2" [3dHLS.cpp:47]   --->   Operation 3474 'fadd' 'add16_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3475 [2/4] (2.32ns)   --->   "%mul19_2 = fmul i32 %center_buf_2_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3475 'fmul' 'mul19_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3476 [1/4] (2.32ns)   --->   "%mul35_2 = fmul i32 %bottom_buf_2_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3476 'fmul' 'mul35_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3477 [2/4] (2.32ns)   --->   "%mul39_2 = fmul i32 %div, i32 %power_buf_2_load" [3dHLS.cpp:47]   --->   Operation 3477 'fmul' 'mul39_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3478 [5/7] (2.34ns)   --->   "%add16_3 = fadd i32 %mul12_3, i32 %mul15_3" [3dHLS.cpp:47]   --->   Operation 3478 'fadd' 'add16_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3479 [2/4] (2.32ns)   --->   "%mul19_3 = fmul i32 %center_buf_3_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3479 'fmul' 'mul19_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3480 [1/4] (2.32ns)   --->   "%mul35_3 = fmul i32 %bottom_buf_3_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3480 'fmul' 'mul35_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3481 [2/4] (2.32ns)   --->   "%mul39_3 = fmul i32 %div, i32 %power_buf_3_load" [3dHLS.cpp:47]   --->   Operation 3481 'fmul' 'mul39_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3482 [5/7] (2.34ns)   --->   "%add16_4 = fadd i32 %mul12_4, i32 %mul15_4" [3dHLS.cpp:47]   --->   Operation 3482 'fadd' 'add16_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3483 [2/4] (2.32ns)   --->   "%mul19_4 = fmul i32 %center_buf_4_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3483 'fmul' 'mul19_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3484 [1/4] (2.32ns)   --->   "%mul35_4 = fmul i32 %bottom_buf_4_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3484 'fmul' 'mul35_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3485 [2/4] (2.32ns)   --->   "%mul39_4 = fmul i32 %div, i32 %power_buf_4_load" [3dHLS.cpp:47]   --->   Operation 3485 'fmul' 'mul39_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3486 [5/7] (2.34ns)   --->   "%add16_5 = fadd i32 %mul12_5, i32 %mul15_5" [3dHLS.cpp:47]   --->   Operation 3486 'fadd' 'add16_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3487 [2/4] (2.32ns)   --->   "%mul19_5 = fmul i32 %center_buf_5_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3487 'fmul' 'mul19_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3488 [1/4] (2.32ns)   --->   "%mul35_5 = fmul i32 %bottom_buf_5_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3488 'fmul' 'mul35_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3489 [2/4] (2.32ns)   --->   "%mul39_5 = fmul i32 %div, i32 %power_buf_5_load" [3dHLS.cpp:47]   --->   Operation 3489 'fmul' 'mul39_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3490 [5/7] (2.34ns)   --->   "%add16_6 = fadd i32 %mul12_6, i32 %mul15_6" [3dHLS.cpp:47]   --->   Operation 3490 'fadd' 'add16_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3491 [2/4] (2.32ns)   --->   "%mul19_6 = fmul i32 %center_buf_6_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3491 'fmul' 'mul19_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3492 [1/4] (2.32ns)   --->   "%mul35_6 = fmul i32 %bottom_buf_6_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3492 'fmul' 'mul35_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3493 [2/4] (2.32ns)   --->   "%mul39_6 = fmul i32 %div, i32 %power_buf_6_load" [3dHLS.cpp:47]   --->   Operation 3493 'fmul' 'mul39_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3494 [5/7] (2.34ns)   --->   "%add16_7 = fadd i32 %mul12_7, i32 %mul15_7" [3dHLS.cpp:47]   --->   Operation 3494 'fadd' 'add16_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3495 [2/4] (2.32ns)   --->   "%mul19_7 = fmul i32 %center_buf_7_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3495 'fmul' 'mul19_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3496 [1/4] (2.32ns)   --->   "%mul35_7 = fmul i32 %bottom_buf_7_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3496 'fmul' 'mul35_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3497 [2/4] (2.32ns)   --->   "%mul39_7 = fmul i32 %div, i32 %power_buf_7_load" [3dHLS.cpp:47]   --->   Operation 3497 'fmul' 'mul39_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3498 [5/7] (2.34ns)   --->   "%add16_8 = fadd i32 %mul12_8, i32 %mul15_8" [3dHLS.cpp:47]   --->   Operation 3498 'fadd' 'add16_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3499 [2/4] (2.32ns)   --->   "%mul19_8 = fmul i32 %center_buf_8_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3499 'fmul' 'mul19_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3500 [1/4] (2.32ns)   --->   "%mul35_8 = fmul i32 %bottom_buf_8_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3500 'fmul' 'mul35_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3501 [2/4] (2.32ns)   --->   "%mul39_8 = fmul i32 %div, i32 %power_buf_8_load" [3dHLS.cpp:47]   --->   Operation 3501 'fmul' 'mul39_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3502 [5/7] (2.34ns)   --->   "%add16_9 = fadd i32 %mul12_9, i32 %mul15_9" [3dHLS.cpp:47]   --->   Operation 3502 'fadd' 'add16_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3503 [2/4] (2.32ns)   --->   "%mul19_9 = fmul i32 %center_buf_9_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3503 'fmul' 'mul19_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3504 [1/4] (2.32ns)   --->   "%mul35_9 = fmul i32 %bottom_buf_9_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3504 'fmul' 'mul35_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3505 [2/4] (2.32ns)   --->   "%mul39_9 = fmul i32 %div, i32 %power_buf_9_load" [3dHLS.cpp:47]   --->   Operation 3505 'fmul' 'mul39_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3506 [5/7] (2.34ns)   --->   "%add16_s = fadd i32 %mul12_s, i32 %mul15_s" [3dHLS.cpp:47]   --->   Operation 3506 'fadd' 'add16_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3507 [2/4] (2.32ns)   --->   "%mul19_s = fmul i32 %center_buf_10_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3507 'fmul' 'mul19_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3508 [1/4] (2.32ns)   --->   "%mul35_s = fmul i32 %bottom_buf_10_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3508 'fmul' 'mul35_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3509 [2/4] (2.32ns)   --->   "%mul39_s = fmul i32 %div, i32 %power_buf_10_load" [3dHLS.cpp:47]   --->   Operation 3509 'fmul' 'mul39_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3510 [5/7] (2.34ns)   --->   "%add16_10 = fadd i32 %mul12_10, i32 %mul15_10" [3dHLS.cpp:47]   --->   Operation 3510 'fadd' 'add16_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3511 [2/4] (2.32ns)   --->   "%mul19_10 = fmul i32 %center_buf_11_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3511 'fmul' 'mul19_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3512 [1/4] (2.32ns)   --->   "%mul35_10 = fmul i32 %bottom_buf_11_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3512 'fmul' 'mul35_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3513 [3/4] (2.32ns)   --->   "%mul39_10 = fmul i32 %div, i32 %power_buf_11_load" [3dHLS.cpp:47]   --->   Operation 3513 'fmul' 'mul39_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3514 [5/7] (2.34ns)   --->   "%add16_11 = fadd i32 %mul12_11, i32 %mul15_11" [3dHLS.cpp:47]   --->   Operation 3514 'fadd' 'add16_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3515 [2/4] (2.32ns)   --->   "%mul19_11 = fmul i32 %center_buf_12_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3515 'fmul' 'mul19_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3516 [1/4] (2.32ns)   --->   "%mul35_11 = fmul i32 %bottom_buf_12_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3516 'fmul' 'mul35_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3517 [3/4] (2.32ns)   --->   "%mul39_11 = fmul i32 %div, i32 %power_buf_12_load" [3dHLS.cpp:47]   --->   Operation 3517 'fmul' 'mul39_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3518 [5/7] (2.34ns)   --->   "%add16_12 = fadd i32 %mul12_12, i32 %mul15_12" [3dHLS.cpp:47]   --->   Operation 3518 'fadd' 'add16_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3519 [2/4] (2.32ns)   --->   "%mul19_12 = fmul i32 %center_buf_13_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3519 'fmul' 'mul19_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3520 [1/4] (2.32ns)   --->   "%mul35_12 = fmul i32 %bottom_buf_13_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3520 'fmul' 'mul35_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3521 [3/4] (2.32ns)   --->   "%mul39_12 = fmul i32 %div, i32 %power_buf_13_load" [3dHLS.cpp:47]   --->   Operation 3521 'fmul' 'mul39_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3522 [5/7] (2.34ns)   --->   "%add16_13 = fadd i32 %mul12_13, i32 %mul15_13" [3dHLS.cpp:47]   --->   Operation 3522 'fadd' 'add16_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3523 [2/4] (2.32ns)   --->   "%mul19_13 = fmul i32 %center_buf_14_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3523 'fmul' 'mul19_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3524 [1/4] (2.32ns)   --->   "%mul35_13 = fmul i32 %bottom_buf_14_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3524 'fmul' 'mul35_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3525 [3/4] (2.32ns)   --->   "%mul39_13 = fmul i32 %div, i32 %power_buf_14_load" [3dHLS.cpp:47]   --->   Operation 3525 'fmul' 'mul39_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3526 [5/7] (2.34ns)   --->   "%add16_14 = fadd i32 %mul12_14, i32 %mul15_14" [3dHLS.cpp:47]   --->   Operation 3526 'fadd' 'add16_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3527 [2/4] (2.32ns)   --->   "%mul19_14 = fmul i32 %center_buf_15_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3527 'fmul' 'mul19_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3528 [1/4] (2.32ns)   --->   "%mul35_14 = fmul i32 %bottom_buf_15_load, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3528 'fmul' 'mul35_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3529 [3/4] (2.32ns)   --->   "%mul39_14 = fmul i32 %div, i32 %power_buf_15_load" [3dHLS.cpp:47]   --->   Operation 3529 'fmul' 'mul39_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3530 [6/7] (2.34ns)   --->   "%add16_15 = fadd i32 %mul12_15, i32 %mul15_15" [3dHLS.cpp:47]   --->   Operation 3530 'fadd' 'add16_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3531 [2/4] (2.32ns)   --->   "%mul19_15 = fmul i32 %center_buf_0_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3531 'fmul' 'mul19_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3532 [1/4] (2.32ns)   --->   "%mul35_15 = fmul i32 %bottom_buf_0_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3532 'fmul' 'mul35_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3533 [3/4] (2.32ns)   --->   "%mul39_15 = fmul i32 %div, i32 %power_buf_0_load_1" [3dHLS.cpp:47]   --->   Operation 3533 'fmul' 'mul39_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3534 [6/7] (2.34ns)   --->   "%add16_16 = fadd i32 %mul12_16, i32 %mul15_16" [3dHLS.cpp:47]   --->   Operation 3534 'fadd' 'add16_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3535 [2/4] (2.32ns)   --->   "%mul19_16 = fmul i32 %center_buf_1_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3535 'fmul' 'mul19_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3536 [1/4] (2.32ns)   --->   "%mul35_16 = fmul i32 %bottom_buf_1_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3536 'fmul' 'mul35_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3537 [3/4] (2.32ns)   --->   "%mul39_16 = fmul i32 %div, i32 %power_buf_1_load_1" [3dHLS.cpp:47]   --->   Operation 3537 'fmul' 'mul39_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3538 [6/7] (2.34ns)   --->   "%add16_17 = fadd i32 %mul12_17, i32 %mul15_17" [3dHLS.cpp:47]   --->   Operation 3538 'fadd' 'add16_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3539 [2/4] (2.32ns)   --->   "%mul19_17 = fmul i32 %center_buf_2_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3539 'fmul' 'mul19_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3540 [1/4] (2.32ns)   --->   "%mul35_17 = fmul i32 %bottom_buf_2_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3540 'fmul' 'mul35_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3541 [3/4] (2.32ns)   --->   "%mul39_17 = fmul i32 %div, i32 %power_buf_2_load_1" [3dHLS.cpp:47]   --->   Operation 3541 'fmul' 'mul39_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3542 [6/7] (2.34ns)   --->   "%add16_18 = fadd i32 %mul12_18, i32 %mul15_18" [3dHLS.cpp:47]   --->   Operation 3542 'fadd' 'add16_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3543 [2/4] (2.32ns)   --->   "%mul19_18 = fmul i32 %center_buf_3_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3543 'fmul' 'mul19_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3544 [1/4] (2.32ns)   --->   "%mul35_18 = fmul i32 %bottom_buf_3_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3544 'fmul' 'mul35_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3545 [3/4] (2.32ns)   --->   "%mul39_18 = fmul i32 %div, i32 %power_buf_3_load_1" [3dHLS.cpp:47]   --->   Operation 3545 'fmul' 'mul39_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3546 [6/7] (2.34ns)   --->   "%add16_19 = fadd i32 %mul12_19, i32 %mul15_19" [3dHLS.cpp:47]   --->   Operation 3546 'fadd' 'add16_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3547 [2/4] (2.32ns)   --->   "%mul19_19 = fmul i32 %center_buf_4_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3547 'fmul' 'mul19_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3548 [1/4] (2.32ns)   --->   "%mul35_19 = fmul i32 %bottom_buf_4_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3548 'fmul' 'mul35_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3549 [3/4] (2.32ns)   --->   "%mul39_19 = fmul i32 %div, i32 %power_buf_4_load_1" [3dHLS.cpp:47]   --->   Operation 3549 'fmul' 'mul39_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3550 [6/7] (2.34ns)   --->   "%add16_20 = fadd i32 %mul12_20, i32 %mul15_20" [3dHLS.cpp:47]   --->   Operation 3550 'fadd' 'add16_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3551 [2/4] (2.32ns)   --->   "%mul19_20 = fmul i32 %center_buf_5_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3551 'fmul' 'mul19_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3552 [1/4] (2.32ns)   --->   "%mul35_20 = fmul i32 %bottom_buf_5_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3552 'fmul' 'mul35_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3553 [3/4] (2.32ns)   --->   "%mul39_20 = fmul i32 %div, i32 %power_buf_5_load_1" [3dHLS.cpp:47]   --->   Operation 3553 'fmul' 'mul39_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3554 [6/7] (2.34ns)   --->   "%add16_21 = fadd i32 %mul12_21, i32 %mul15_21" [3dHLS.cpp:47]   --->   Operation 3554 'fadd' 'add16_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3555 [2/4] (2.32ns)   --->   "%mul19_21 = fmul i32 %center_buf_6_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3555 'fmul' 'mul19_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3556 [2/4] (2.32ns)   --->   "%mul35_21 = fmul i32 %bottom_buf_6_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3556 'fmul' 'mul35_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3557 [3/4] (2.32ns)   --->   "%mul39_21 = fmul i32 %div, i32 %power_buf_6_load_1" [3dHLS.cpp:47]   --->   Operation 3557 'fmul' 'mul39_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3558 [6/7] (2.34ns)   --->   "%add16_22 = fadd i32 %mul12_22, i32 %mul15_22" [3dHLS.cpp:47]   --->   Operation 3558 'fadd' 'add16_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3559 [2/4] (2.32ns)   --->   "%mul19_22 = fmul i32 %center_buf_7_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3559 'fmul' 'mul19_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3560 [2/4] (2.32ns)   --->   "%mul35_22 = fmul i32 %bottom_buf_7_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3560 'fmul' 'mul35_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3561 [3/4] (2.32ns)   --->   "%mul39_22 = fmul i32 %div, i32 %power_buf_7_load_1" [3dHLS.cpp:47]   --->   Operation 3561 'fmul' 'mul39_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3562 [6/7] (2.34ns)   --->   "%add16_23 = fadd i32 %mul12_23, i32 %mul15_23" [3dHLS.cpp:47]   --->   Operation 3562 'fadd' 'add16_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3563 [2/4] (2.32ns)   --->   "%mul19_23 = fmul i32 %center_buf_8_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3563 'fmul' 'mul19_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3564 [2/4] (2.32ns)   --->   "%mul35_23 = fmul i32 %bottom_buf_8_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3564 'fmul' 'mul35_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3565 [3/4] (2.32ns)   --->   "%mul39_23 = fmul i32 %div, i32 %power_buf_8_load_1" [3dHLS.cpp:47]   --->   Operation 3565 'fmul' 'mul39_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3566 [6/7] (2.34ns)   --->   "%add16_24 = fadd i32 %mul12_24, i32 %mul15_24" [3dHLS.cpp:47]   --->   Operation 3566 'fadd' 'add16_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3567 [2/4] (2.32ns)   --->   "%mul19_24 = fmul i32 %center_buf_9_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3567 'fmul' 'mul19_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3568 [2/4] (2.32ns)   --->   "%mul35_24 = fmul i32 %bottom_buf_9_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3568 'fmul' 'mul35_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3569 [3/4] (2.32ns)   --->   "%mul39_24 = fmul i32 %div, i32 %power_buf_9_load_1" [3dHLS.cpp:47]   --->   Operation 3569 'fmul' 'mul39_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3570 [6/7] (2.34ns)   --->   "%add16_25 = fadd i32 %mul12_25, i32 %mul15_25" [3dHLS.cpp:47]   --->   Operation 3570 'fadd' 'add16_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3571 [2/4] (2.32ns)   --->   "%mul19_25 = fmul i32 %center_buf_10_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3571 'fmul' 'mul19_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3572 [2/4] (2.32ns)   --->   "%mul35_25 = fmul i32 %bottom_buf_10_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3572 'fmul' 'mul35_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3573 [3/4] (2.32ns)   --->   "%mul39_25 = fmul i32 %div, i32 %power_buf_10_load_1" [3dHLS.cpp:47]   --->   Operation 3573 'fmul' 'mul39_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3574 [6/7] (2.34ns)   --->   "%add16_26 = fadd i32 %mul12_26, i32 %mul15_26" [3dHLS.cpp:47]   --->   Operation 3574 'fadd' 'add16_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3575 [2/4] (2.32ns)   --->   "%mul19_26 = fmul i32 %center_buf_11_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3575 'fmul' 'mul19_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3576 [2/4] (2.32ns)   --->   "%mul35_26 = fmul i32 %bottom_buf_11_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3576 'fmul' 'mul35_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3577 [3/4] (2.32ns)   --->   "%mul39_26 = fmul i32 %div, i32 %power_buf_11_load_1" [3dHLS.cpp:47]   --->   Operation 3577 'fmul' 'mul39_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3578 [6/7] (2.34ns)   --->   "%add16_27 = fadd i32 %mul12_27, i32 %mul15_27" [3dHLS.cpp:47]   --->   Operation 3578 'fadd' 'add16_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3579 [2/4] (2.32ns)   --->   "%mul19_27 = fmul i32 %center_buf_12_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3579 'fmul' 'mul19_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3580 [2/4] (2.32ns)   --->   "%mul35_27 = fmul i32 %bottom_buf_12_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3580 'fmul' 'mul35_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3581 [3/4] (2.32ns)   --->   "%mul39_27 = fmul i32 %div, i32 %power_buf_12_load_1" [3dHLS.cpp:47]   --->   Operation 3581 'fmul' 'mul39_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3582 [6/7] (2.34ns)   --->   "%add16_28 = fadd i32 %mul12_28, i32 %mul15_28" [3dHLS.cpp:47]   --->   Operation 3582 'fadd' 'add16_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3583 [2/4] (2.32ns)   --->   "%mul19_28 = fmul i32 %center_buf_13_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3583 'fmul' 'mul19_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3584 [2/4] (2.32ns)   --->   "%mul35_28 = fmul i32 %bottom_buf_13_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3584 'fmul' 'mul35_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3585 [3/4] (2.32ns)   --->   "%mul39_28 = fmul i32 %div, i32 %power_buf_13_load_1" [3dHLS.cpp:47]   --->   Operation 3585 'fmul' 'mul39_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3586 [6/7] (2.34ns)   --->   "%add16_29 = fadd i32 %mul12_29, i32 %mul15_29" [3dHLS.cpp:47]   --->   Operation 3586 'fadd' 'add16_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3587 [2/4] (2.32ns)   --->   "%mul19_29 = fmul i32 %center_buf_14_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3587 'fmul' 'mul19_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3588 [2/4] (2.32ns)   --->   "%mul35_29 = fmul i32 %bottom_buf_14_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3588 'fmul' 'mul35_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3589 [3/4] (2.32ns)   --->   "%mul39_29 = fmul i32 %div, i32 %power_buf_14_load_1" [3dHLS.cpp:47]   --->   Operation 3589 'fmul' 'mul39_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3590 [6/7] (2.34ns)   --->   "%add16_30 = fadd i32 %mul12_30, i32 %mul15_30" [3dHLS.cpp:47]   --->   Operation 3590 'fadd' 'add16_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3591 [2/4] (2.32ns)   --->   "%mul19_30 = fmul i32 %center_buf_15_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3591 'fmul' 'mul19_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3592 [2/4] (2.32ns)   --->   "%mul35_30 = fmul i32 %bottom_buf_15_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3592 'fmul' 'mul35_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3593 [3/4] (2.32ns)   --->   "%mul39_30 = fmul i32 %div, i32 %power_buf_15_load_1" [3dHLS.cpp:47]   --->   Operation 3593 'fmul' 'mul39_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3594 [7/7] (2.34ns)   --->   "%add16_31 = fadd i32 %mul12_31, i32 %mul15_31" [3dHLS.cpp:47]   --->   Operation 3594 'fadd' 'add16_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3595 [3/4] (2.32ns)   --->   "%mul19_31 = fmul i32 %center_buf_0_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3595 'fmul' 'mul19_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3596 [2/4] (2.32ns)   --->   "%mul35_31 = fmul i32 %bottom_buf_0_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3596 'fmul' 'mul35_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3597 [3/4] (2.32ns)   --->   "%mul39_31 = fmul i32 %div, i32 %power_buf_0_load_2" [3dHLS.cpp:47]   --->   Operation 3597 'fmul' 'mul39_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3598 [7/7] (2.34ns)   --->   "%add16_32 = fadd i32 %mul12_32, i32 %mul15_32" [3dHLS.cpp:47]   --->   Operation 3598 'fadd' 'add16_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3599 [3/4] (2.32ns)   --->   "%mul19_32 = fmul i32 %center_buf_1_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3599 'fmul' 'mul19_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3600 [2/4] (2.32ns)   --->   "%mul35_32 = fmul i32 %bottom_buf_1_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3600 'fmul' 'mul35_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3601 [3/4] (2.32ns)   --->   "%mul39_32 = fmul i32 %div, i32 %power_buf_1_load_2" [3dHLS.cpp:47]   --->   Operation 3601 'fmul' 'mul39_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3602 [7/7] (2.34ns)   --->   "%add16_33 = fadd i32 %mul12_33, i32 %mul15_33" [3dHLS.cpp:47]   --->   Operation 3602 'fadd' 'add16_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3603 [3/4] (2.32ns)   --->   "%mul19_33 = fmul i32 %center_buf_2_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3603 'fmul' 'mul19_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3604 [2/4] (2.32ns)   --->   "%mul35_33 = fmul i32 %bottom_buf_2_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3604 'fmul' 'mul35_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3605 [3/4] (2.32ns)   --->   "%mul39_33 = fmul i32 %div, i32 %power_buf_2_load_2" [3dHLS.cpp:47]   --->   Operation 3605 'fmul' 'mul39_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3606 [7/7] (2.34ns)   --->   "%add16_34 = fadd i32 %mul12_34, i32 %mul15_34" [3dHLS.cpp:47]   --->   Operation 3606 'fadd' 'add16_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3607 [3/4] (2.32ns)   --->   "%mul19_34 = fmul i32 %center_buf_3_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3607 'fmul' 'mul19_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3608 [2/4] (2.32ns)   --->   "%mul35_34 = fmul i32 %bottom_buf_3_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3608 'fmul' 'mul35_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3609 [3/4] (2.32ns)   --->   "%mul39_34 = fmul i32 %div, i32 %power_buf_3_load_2" [3dHLS.cpp:47]   --->   Operation 3609 'fmul' 'mul39_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3610 [7/7] (2.34ns)   --->   "%add16_35 = fadd i32 %mul12_35, i32 %mul15_35" [3dHLS.cpp:47]   --->   Operation 3610 'fadd' 'add16_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3611 [3/4] (2.32ns)   --->   "%mul19_35 = fmul i32 %center_buf_4_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3611 'fmul' 'mul19_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3612 [2/4] (2.32ns)   --->   "%mul35_35 = fmul i32 %bottom_buf_4_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3612 'fmul' 'mul35_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3613 [3/4] (2.32ns)   --->   "%mul39_35 = fmul i32 %div, i32 %power_buf_4_load_2" [3dHLS.cpp:47]   --->   Operation 3613 'fmul' 'mul39_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3614 [7/7] (2.34ns)   --->   "%add16_36 = fadd i32 %mul12_36, i32 %mul15_36" [3dHLS.cpp:47]   --->   Operation 3614 'fadd' 'add16_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3615 [3/4] (2.32ns)   --->   "%mul19_36 = fmul i32 %center_buf_5_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3615 'fmul' 'mul19_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3616 [2/4] (2.32ns)   --->   "%mul35_36 = fmul i32 %bottom_buf_5_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3616 'fmul' 'mul35_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3617 [3/4] (2.32ns)   --->   "%mul39_36 = fmul i32 %div, i32 %power_buf_5_load_2" [3dHLS.cpp:47]   --->   Operation 3617 'fmul' 'mul39_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3618 [7/7] (2.34ns)   --->   "%add16_37 = fadd i32 %mul12_37, i32 %mul15_37" [3dHLS.cpp:47]   --->   Operation 3618 'fadd' 'add16_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3619 [3/4] (2.32ns)   --->   "%mul19_37 = fmul i32 %center_buf_6_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3619 'fmul' 'mul19_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3620 [2/4] (2.32ns)   --->   "%mul35_37 = fmul i32 %bottom_buf_6_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3620 'fmul' 'mul35_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3621 [3/4] (2.32ns)   --->   "%mul39_37 = fmul i32 %div, i32 %power_buf_6_load_2" [3dHLS.cpp:47]   --->   Operation 3621 'fmul' 'mul39_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3622 [7/7] (2.34ns)   --->   "%add16_38 = fadd i32 %mul12_38, i32 %mul15_38" [3dHLS.cpp:47]   --->   Operation 3622 'fadd' 'add16_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3623 [3/4] (2.32ns)   --->   "%mul19_38 = fmul i32 %center_buf_7_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3623 'fmul' 'mul19_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3624 [2/4] (2.32ns)   --->   "%mul35_38 = fmul i32 %bottom_buf_7_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3624 'fmul' 'mul35_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3625 [3/4] (2.32ns)   --->   "%mul39_38 = fmul i32 %div, i32 %power_buf_7_load_2" [3dHLS.cpp:47]   --->   Operation 3625 'fmul' 'mul39_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3626 [7/7] (2.34ns)   --->   "%add16_39 = fadd i32 %mul12_39, i32 %mul15_39" [3dHLS.cpp:47]   --->   Operation 3626 'fadd' 'add16_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3627 [3/4] (2.32ns)   --->   "%mul19_39 = fmul i32 %center_buf_8_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3627 'fmul' 'mul19_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3628 [2/4] (2.32ns)   --->   "%mul35_39 = fmul i32 %bottom_buf_8_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3628 'fmul' 'mul35_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3629 [3/4] (2.32ns)   --->   "%mul39_39 = fmul i32 %div, i32 %power_buf_8_load_2" [3dHLS.cpp:47]   --->   Operation 3629 'fmul' 'mul39_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3630 [7/7] (2.34ns)   --->   "%add16_40 = fadd i32 %mul12_40, i32 %mul15_40" [3dHLS.cpp:47]   --->   Operation 3630 'fadd' 'add16_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3631 [3/4] (2.32ns)   --->   "%mul19_40 = fmul i32 %center_buf_9_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3631 'fmul' 'mul19_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3632 [2/4] (2.32ns)   --->   "%mul35_40 = fmul i32 %bottom_buf_9_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3632 'fmul' 'mul35_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3633 [3/4] (2.32ns)   --->   "%mul39_40 = fmul i32 %div, i32 %power_buf_9_load_2" [3dHLS.cpp:47]   --->   Operation 3633 'fmul' 'mul39_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3634 [7/7] (2.34ns)   --->   "%add16_41 = fadd i32 %mul12_41, i32 %mul15_41" [3dHLS.cpp:47]   --->   Operation 3634 'fadd' 'add16_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3635 [3/4] (2.32ns)   --->   "%mul19_41 = fmul i32 %center_buf_10_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3635 'fmul' 'mul19_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3636 [2/4] (2.32ns)   --->   "%mul35_41 = fmul i32 %bottom_buf_10_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3636 'fmul' 'mul35_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3637 [3/4] (2.32ns)   --->   "%mul39_41 = fmul i32 %div, i32 %power_buf_10_load_2" [3dHLS.cpp:47]   --->   Operation 3637 'fmul' 'mul39_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3638 [7/7] (2.34ns)   --->   "%add16_42 = fadd i32 %mul12_42, i32 %mul15_42" [3dHLS.cpp:47]   --->   Operation 3638 'fadd' 'add16_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3639 [3/4] (2.32ns)   --->   "%mul19_42 = fmul i32 %center_buf_11_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3639 'fmul' 'mul19_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3640 [2/4] (2.32ns)   --->   "%mul35_42 = fmul i32 %bottom_buf_11_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3640 'fmul' 'mul35_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3641 [3/4] (2.32ns)   --->   "%mul39_42 = fmul i32 %div, i32 %power_buf_11_load_2" [3dHLS.cpp:47]   --->   Operation 3641 'fmul' 'mul39_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3642 [7/7] (2.34ns)   --->   "%add16_43 = fadd i32 %mul12_43, i32 %mul15_43" [3dHLS.cpp:47]   --->   Operation 3642 'fadd' 'add16_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3643 [3/4] (2.32ns)   --->   "%mul19_43 = fmul i32 %center_buf_12_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3643 'fmul' 'mul19_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3644 [2/4] (2.32ns)   --->   "%mul35_43 = fmul i32 %bottom_buf_12_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3644 'fmul' 'mul35_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3645 [3/4] (2.32ns)   --->   "%mul39_43 = fmul i32 %div, i32 %power_buf_12_load_2" [3dHLS.cpp:47]   --->   Operation 3645 'fmul' 'mul39_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3646 [7/7] (2.34ns)   --->   "%add16_44 = fadd i32 %mul12_44, i32 %mul15_44" [3dHLS.cpp:47]   --->   Operation 3646 'fadd' 'add16_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3647 [3/4] (2.32ns)   --->   "%mul19_44 = fmul i32 %center_buf_13_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3647 'fmul' 'mul19_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3648 [2/4] (2.32ns)   --->   "%mul35_44 = fmul i32 %bottom_buf_13_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3648 'fmul' 'mul35_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3649 [3/4] (2.32ns)   --->   "%mul39_44 = fmul i32 %div, i32 %power_buf_13_load_2" [3dHLS.cpp:47]   --->   Operation 3649 'fmul' 'mul39_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3650 [7/7] (2.34ns)   --->   "%add16_45 = fadd i32 %mul12_45, i32 %mul15_45" [3dHLS.cpp:47]   --->   Operation 3650 'fadd' 'add16_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3651 [3/4] (2.32ns)   --->   "%mul19_45 = fmul i32 %center_buf_14_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3651 'fmul' 'mul19_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3652 [2/4] (2.32ns)   --->   "%mul35_45 = fmul i32 %bottom_buf_14_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3652 'fmul' 'mul35_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3653 [3/4] (2.32ns)   --->   "%mul39_45 = fmul i32 %div, i32 %power_buf_14_load_2" [3dHLS.cpp:47]   --->   Operation 3653 'fmul' 'mul39_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3654 [7/7] (2.34ns)   --->   "%add16_46 = fadd i32 %mul12_46, i32 %mul15_46" [3dHLS.cpp:47]   --->   Operation 3654 'fadd' 'add16_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3655 [3/4] (2.32ns)   --->   "%mul19_46 = fmul i32 %center_buf_15_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3655 'fmul' 'mul19_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3656 [1/4] (2.32ns)   --->   "%mul23_46 = fmul i32 %center_buf_0_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3656 'fmul' 'mul23_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3657 [2/4] (2.32ns)   --->   "%mul35_46 = fmul i32 %bottom_buf_15_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3657 'fmul' 'mul35_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3658 [3/4] (2.32ns)   --->   "%mul39_46 = fmul i32 %div, i32 %power_buf_15_load_2" [3dHLS.cpp:47]   --->   Operation 3658 'fmul' 'mul39_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3659 [1/4] (2.32ns)   --->   "%mul12_47 = fmul i32 %center_buf_0_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3659 'fmul' 'mul12_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3660 [1/4] (2.32ns)   --->   "%mul15_47 = fmul i32 %center_buf_0_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3660 'fmul' 'mul15_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3661 [3/4] (2.32ns)   --->   "%mul19_47 = fmul i32 %center_buf_0_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3661 'fmul' 'mul19_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3662 [1/4] (2.32ns)   --->   "%mul23_47 = fmul i32 %center_buf_1_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3662 'fmul' 'mul23_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3663 [2/4] (2.32ns)   --->   "%mul35_47 = fmul i32 %bottom_buf_0_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3663 'fmul' 'mul35_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3664 [3/4] (2.32ns)   --->   "%mul39_47 = fmul i32 %div, i32 %power_buf_0_load_3" [3dHLS.cpp:47]   --->   Operation 3664 'fmul' 'mul39_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3665 [1/4] (2.32ns)   --->   "%mul12_48 = fmul i32 %center_buf_1_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3665 'fmul' 'mul12_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3666 [1/4] (2.32ns)   --->   "%mul15_48 = fmul i32 %center_buf_1_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3666 'fmul' 'mul15_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3667 [3/4] (2.32ns)   --->   "%mul19_48 = fmul i32 %center_buf_1_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3667 'fmul' 'mul19_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3668 [1/4] (2.32ns)   --->   "%mul23_48 = fmul i32 %center_buf_2_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3668 'fmul' 'mul23_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3669 [1/4] (2.32ns)   --->   "%mul27_47 = fmul i32 %center_buf_0_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3669 'fmul' 'mul27_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3670 [2/4] (2.32ns)   --->   "%mul35_48 = fmul i32 %bottom_buf_1_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3670 'fmul' 'mul35_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3671 [3/4] (2.32ns)   --->   "%mul39_48 = fmul i32 %div, i32 %power_buf_1_load_3" [3dHLS.cpp:47]   --->   Operation 3671 'fmul' 'mul39_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3672 [1/4] (2.32ns)   --->   "%mul12_49 = fmul i32 %center_buf_2_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3672 'fmul' 'mul12_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3673 [1/4] (2.32ns)   --->   "%mul15_49 = fmul i32 %center_buf_2_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3673 'fmul' 'mul15_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3674 [3/4] (2.32ns)   --->   "%mul19_49 = fmul i32 %center_buf_2_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3674 'fmul' 'mul19_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3675 [1/4] (2.32ns)   --->   "%mul23_49 = fmul i32 %center_buf_3_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3675 'fmul' 'mul23_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3676 [1/4] (2.32ns)   --->   "%mul27_48 = fmul i32 %center_buf_1_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3676 'fmul' 'mul27_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3677 [2/4] (2.32ns)   --->   "%mul35_49 = fmul i32 %bottom_buf_2_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3677 'fmul' 'mul35_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3678 [3/4] (2.32ns)   --->   "%mul39_49 = fmul i32 %div, i32 %power_buf_2_load_3" [3dHLS.cpp:47]   --->   Operation 3678 'fmul' 'mul39_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3679 [1/4] (2.32ns)   --->   "%mul12_50 = fmul i32 %center_buf_3_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3679 'fmul' 'mul12_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3680 [1/4] (2.32ns)   --->   "%mul15_50 = fmul i32 %center_buf_3_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3680 'fmul' 'mul15_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3681 [3/4] (2.32ns)   --->   "%mul19_50 = fmul i32 %center_buf_3_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3681 'fmul' 'mul19_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3682 [1/4] (2.32ns)   --->   "%mul23_50 = fmul i32 %center_buf_4_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3682 'fmul' 'mul23_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3683 [1/4] (2.32ns)   --->   "%mul27_49 = fmul i32 %center_buf_2_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3683 'fmul' 'mul27_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3684 [2/4] (2.32ns)   --->   "%mul35_50 = fmul i32 %bottom_buf_3_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3684 'fmul' 'mul35_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3685 [3/4] (2.32ns)   --->   "%mul39_50 = fmul i32 %div, i32 %power_buf_3_load_3" [3dHLS.cpp:47]   --->   Operation 3685 'fmul' 'mul39_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3686 [1/4] (2.32ns)   --->   "%mul12_51 = fmul i32 %center_buf_4_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3686 'fmul' 'mul12_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3687 [1/4] (2.32ns)   --->   "%mul15_51 = fmul i32 %center_buf_4_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3687 'fmul' 'mul15_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3688 [3/4] (2.32ns)   --->   "%mul19_51 = fmul i32 %center_buf_4_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3688 'fmul' 'mul19_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3689 [1/4] (2.32ns)   --->   "%mul23_51 = fmul i32 %center_buf_5_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3689 'fmul' 'mul23_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3690 [1/4] (2.32ns)   --->   "%mul27_50 = fmul i32 %center_buf_3_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3690 'fmul' 'mul27_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3691 [2/4] (2.32ns)   --->   "%mul35_51 = fmul i32 %bottom_buf_4_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3691 'fmul' 'mul35_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3692 [3/4] (2.32ns)   --->   "%mul39_51 = fmul i32 %div, i32 %power_buf_4_load_3" [3dHLS.cpp:47]   --->   Operation 3692 'fmul' 'mul39_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3693 [1/4] (2.32ns)   --->   "%mul12_52 = fmul i32 %center_buf_5_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3693 'fmul' 'mul12_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3694 [1/4] (2.32ns)   --->   "%mul15_52 = fmul i32 %center_buf_5_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3694 'fmul' 'mul15_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3695 [3/4] (2.32ns)   --->   "%mul19_52 = fmul i32 %center_buf_5_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3695 'fmul' 'mul19_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3696 [1/4] (2.32ns)   --->   "%mul23_52 = fmul i32 %center_buf_6_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3696 'fmul' 'mul23_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3697 [1/4] (2.32ns)   --->   "%mul27_51 = fmul i32 %center_buf_4_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3697 'fmul' 'mul27_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3698 [2/4] (2.32ns)   --->   "%mul35_52 = fmul i32 %bottom_buf_5_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3698 'fmul' 'mul35_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3699 [3/4] (2.32ns)   --->   "%mul39_52 = fmul i32 %div, i32 %power_buf_5_load_3" [3dHLS.cpp:47]   --->   Operation 3699 'fmul' 'mul39_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3700 [1/4] (2.32ns)   --->   "%mul12_53 = fmul i32 %center_buf_6_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3700 'fmul' 'mul12_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3701 [1/4] (2.32ns)   --->   "%mul15_53 = fmul i32 %center_buf_6_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3701 'fmul' 'mul15_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3702 [3/4] (2.32ns)   --->   "%mul19_53 = fmul i32 %center_buf_6_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3702 'fmul' 'mul19_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3703 [1/4] (2.32ns)   --->   "%mul23_53 = fmul i32 %center_buf_7_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3703 'fmul' 'mul23_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3704 [1/4] (2.32ns)   --->   "%mul27_52 = fmul i32 %center_buf_5_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3704 'fmul' 'mul27_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3705 [2/4] (2.32ns)   --->   "%mul35_53 = fmul i32 %bottom_buf_6_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3705 'fmul' 'mul35_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3706 [3/4] (2.32ns)   --->   "%mul39_53 = fmul i32 %div, i32 %power_buf_6_load_3" [3dHLS.cpp:47]   --->   Operation 3706 'fmul' 'mul39_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3707 [1/4] (2.32ns)   --->   "%mul12_54 = fmul i32 %center_buf_7_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3707 'fmul' 'mul12_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3708 [1/4] (2.32ns)   --->   "%mul15_54 = fmul i32 %center_buf_7_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3708 'fmul' 'mul15_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3709 [3/4] (2.32ns)   --->   "%mul19_54 = fmul i32 %center_buf_7_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3709 'fmul' 'mul19_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3710 [1/4] (2.32ns)   --->   "%mul23_54 = fmul i32 %center_buf_8_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3710 'fmul' 'mul23_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3711 [1/4] (2.32ns)   --->   "%mul27_53 = fmul i32 %center_buf_6_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3711 'fmul' 'mul27_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3712 [2/4] (2.32ns)   --->   "%mul35_54 = fmul i32 %bottom_buf_7_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3712 'fmul' 'mul35_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3713 [3/4] (2.32ns)   --->   "%mul39_54 = fmul i32 %div, i32 %power_buf_7_load_3" [3dHLS.cpp:47]   --->   Operation 3713 'fmul' 'mul39_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3714 [1/4] (2.32ns)   --->   "%mul12_55 = fmul i32 %center_buf_8_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3714 'fmul' 'mul12_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3715 [1/4] (2.32ns)   --->   "%mul15_55 = fmul i32 %center_buf_8_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3715 'fmul' 'mul15_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3716 [3/4] (2.32ns)   --->   "%mul19_55 = fmul i32 %center_buf_8_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3716 'fmul' 'mul19_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3717 [1/4] (2.32ns)   --->   "%mul23_55 = fmul i32 %center_buf_9_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3717 'fmul' 'mul23_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3718 [1/4] (2.32ns)   --->   "%mul27_54 = fmul i32 %center_buf_7_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3718 'fmul' 'mul27_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3719 [2/4] (2.32ns)   --->   "%mul35_55 = fmul i32 %bottom_buf_8_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3719 'fmul' 'mul35_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3720 [3/4] (2.32ns)   --->   "%mul39_55 = fmul i32 %div, i32 %power_buf_8_load_3" [3dHLS.cpp:47]   --->   Operation 3720 'fmul' 'mul39_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3721 [1/4] (2.32ns)   --->   "%mul12_56 = fmul i32 %center_buf_9_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3721 'fmul' 'mul12_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3722 [1/4] (2.32ns)   --->   "%mul15_56 = fmul i32 %center_buf_9_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3722 'fmul' 'mul15_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3723 [3/4] (2.32ns)   --->   "%mul19_56 = fmul i32 %center_buf_9_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3723 'fmul' 'mul19_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3724 [1/4] (2.32ns)   --->   "%mul23_56 = fmul i32 %center_buf_10_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3724 'fmul' 'mul23_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3725 [1/4] (2.32ns)   --->   "%mul27_55 = fmul i32 %center_buf_8_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3725 'fmul' 'mul27_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3726 [2/4] (2.32ns)   --->   "%mul35_56 = fmul i32 %bottom_buf_9_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3726 'fmul' 'mul35_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3727 [3/4] (2.32ns)   --->   "%mul39_56 = fmul i32 %div, i32 %power_buf_9_load_3" [3dHLS.cpp:47]   --->   Operation 3727 'fmul' 'mul39_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3728 [1/4] (2.32ns)   --->   "%mul12_57 = fmul i32 %center_buf_10_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3728 'fmul' 'mul12_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3729 [1/4] (2.32ns)   --->   "%mul15_57 = fmul i32 %center_buf_10_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3729 'fmul' 'mul15_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3730 [3/4] (2.32ns)   --->   "%mul19_57 = fmul i32 %center_buf_10_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3730 'fmul' 'mul19_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3731 [1/4] (2.32ns)   --->   "%mul23_57 = fmul i32 %center_buf_11_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3731 'fmul' 'mul23_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3732 [1/4] (2.32ns)   --->   "%mul27_56 = fmul i32 %center_buf_9_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3732 'fmul' 'mul27_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3733 [2/4] (2.32ns)   --->   "%mul35_57 = fmul i32 %bottom_buf_10_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3733 'fmul' 'mul35_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3734 [3/4] (2.32ns)   --->   "%mul39_57 = fmul i32 %div, i32 %power_buf_10_load_3" [3dHLS.cpp:47]   --->   Operation 3734 'fmul' 'mul39_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3735 [1/4] (2.32ns)   --->   "%mul12_58 = fmul i32 %center_buf_11_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3735 'fmul' 'mul12_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3736 [1/4] (2.32ns)   --->   "%mul15_58 = fmul i32 %center_buf_11_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3736 'fmul' 'mul15_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3737 [3/4] (2.32ns)   --->   "%mul19_58 = fmul i32 %center_buf_11_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3737 'fmul' 'mul19_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3738 [1/4] (2.32ns)   --->   "%mul23_58 = fmul i32 %center_buf_12_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3738 'fmul' 'mul23_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3739 [1/4] (2.32ns)   --->   "%mul27_57 = fmul i32 %center_buf_10_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3739 'fmul' 'mul27_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3740 [2/4] (2.32ns)   --->   "%mul35_58 = fmul i32 %bottom_buf_11_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3740 'fmul' 'mul35_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3741 [3/4] (2.32ns)   --->   "%mul39_58 = fmul i32 %div, i32 %power_buf_11_load_3" [3dHLS.cpp:47]   --->   Operation 3741 'fmul' 'mul39_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3742 [1/4] (2.32ns)   --->   "%mul12_59 = fmul i32 %center_buf_12_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3742 'fmul' 'mul12_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3743 [1/4] (2.32ns)   --->   "%mul15_59 = fmul i32 %center_buf_12_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3743 'fmul' 'mul15_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3744 [3/4] (2.32ns)   --->   "%mul19_59 = fmul i32 %center_buf_12_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3744 'fmul' 'mul19_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3745 [1/4] (2.32ns)   --->   "%mul23_59 = fmul i32 %center_buf_13_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3745 'fmul' 'mul23_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3746 [1/4] (2.32ns)   --->   "%mul27_58 = fmul i32 %center_buf_11_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3746 'fmul' 'mul27_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3747 [2/4] (2.32ns)   --->   "%mul35_59 = fmul i32 %bottom_buf_12_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3747 'fmul' 'mul35_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3748 [3/4] (2.32ns)   --->   "%mul39_59 = fmul i32 %div, i32 %power_buf_12_load_3" [3dHLS.cpp:47]   --->   Operation 3748 'fmul' 'mul39_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3749 [1/4] (2.32ns)   --->   "%mul12_60 = fmul i32 %center_buf_13_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3749 'fmul' 'mul12_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3750 [1/4] (2.32ns)   --->   "%mul15_60 = fmul i32 %center_buf_13_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3750 'fmul' 'mul15_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3751 [3/4] (2.32ns)   --->   "%mul19_60 = fmul i32 %center_buf_13_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3751 'fmul' 'mul19_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3752 [1/4] (2.32ns)   --->   "%mul23_60 = fmul i32 %center_buf_14_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3752 'fmul' 'mul23_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3753 [1/4] (2.32ns)   --->   "%mul27_59 = fmul i32 %center_buf_12_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3753 'fmul' 'mul27_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3754 [2/4] (2.32ns)   --->   "%mul35_60 = fmul i32 %bottom_buf_13_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3754 'fmul' 'mul35_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3755 [3/4] (2.32ns)   --->   "%mul39_60 = fmul i32 %div, i32 %power_buf_13_load_3" [3dHLS.cpp:47]   --->   Operation 3755 'fmul' 'mul39_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3756 [1/4] (2.32ns)   --->   "%mul12_61 = fmul i32 %center_buf_14_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3756 'fmul' 'mul12_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3757 [1/4] (2.32ns)   --->   "%mul15_61 = fmul i32 %center_buf_14_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3757 'fmul' 'mul15_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3758 [3/4] (2.32ns)   --->   "%mul19_61 = fmul i32 %center_buf_14_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3758 'fmul' 'mul19_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3759 [1/4] (2.32ns)   --->   "%mul23_61 = fmul i32 %center_buf_15_load_3, i32 %ce_read" [3dHLS.cpp:47]   --->   Operation 3759 'fmul' 'mul23_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3760 [1/4] (2.32ns)   --->   "%mul27_60 = fmul i32 %center_buf_13_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3760 'fmul' 'mul27_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3761 [2/4] (2.32ns)   --->   "%mul35_61 = fmul i32 %bottom_buf_14_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3761 'fmul' 'mul35_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3762 [3/4] (2.32ns)   --->   "%mul39_61 = fmul i32 %div, i32 %power_buf_14_load_3" [3dHLS.cpp:47]   --->   Operation 3762 'fmul' 'mul39_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3763 [1/4] (2.32ns)   --->   "%mul12_62 = fmul i32 %center_buf_15_load_3, i32 %cc_read" [3dHLS.cpp:47]   --->   Operation 3763 'fmul' 'mul12_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3764 [1/4] (2.32ns)   --->   "%mul15_62 = fmul i32 %center_buf_15_load_10, i32 %cn_read" [3dHLS.cpp:47]   --->   Operation 3764 'fmul' 'mul15_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3765 [3/4] (2.32ns)   --->   "%mul19_62 = fmul i32 %center_buf_15_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3765 'fmul' 'mul19_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3766 [1/4] (2.32ns)   --->   "%mul27_61 = fmul i32 %center_buf_14_load_3, i32 %cw_read" [3dHLS.cpp:47]   --->   Operation 3766 'fmul' 'mul27_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3767 [2/4] (2.32ns)   --->   "%mul35_62 = fmul i32 %bottom_buf_15_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3767 'fmul' 'mul35_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3768 [3/4] (2.32ns)   --->   "%mul39_62 = fmul i32 %div, i32 %power_buf_15_load_3" [3dHLS.cpp:47]   --->   Operation 3768 'fmul' 'mul39_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 3769 [4/7] (2.34ns)   --->   "%add = fadd i32 %mul, i32 %mul2" [3dHLS.cpp:47]   --->   Operation 3769 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3770 [1/4] (2.32ns)   --->   "%mul3 = fmul i32 %center_buf_0_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3770 'fmul' 'mul3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3771 [1/4] (2.32ns)   --->   "%mul8 = fmul i32 %div, i32 %power_buf_0_load" [3dHLS.cpp:47]   --->   Operation 3771 'fmul' 'mul8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3772 [4/7] (2.34ns)   --->   "%add16_1 = fadd i32 %mul12_1, i32 %mul15_1" [3dHLS.cpp:47]   --->   Operation 3772 'fadd' 'add16_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3773 [1/4] (2.32ns)   --->   "%mul19_1 = fmul i32 %center_buf_1_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3773 'fmul' 'mul19_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3774 [1/4] (2.32ns)   --->   "%mul39_1 = fmul i32 %div, i32 %power_buf_1_load" [3dHLS.cpp:47]   --->   Operation 3774 'fmul' 'mul39_1' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3775 [4/7] (2.34ns)   --->   "%add16_2 = fadd i32 %mul12_2, i32 %mul15_2" [3dHLS.cpp:47]   --->   Operation 3775 'fadd' 'add16_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3776 [1/4] (2.32ns)   --->   "%mul19_2 = fmul i32 %center_buf_2_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3776 'fmul' 'mul19_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3777 [1/4] (2.32ns)   --->   "%mul39_2 = fmul i32 %div, i32 %power_buf_2_load" [3dHLS.cpp:47]   --->   Operation 3777 'fmul' 'mul39_2' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3778 [4/7] (2.34ns)   --->   "%add16_3 = fadd i32 %mul12_3, i32 %mul15_3" [3dHLS.cpp:47]   --->   Operation 3778 'fadd' 'add16_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3779 [1/4] (2.32ns)   --->   "%mul19_3 = fmul i32 %center_buf_3_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3779 'fmul' 'mul19_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3780 [1/4] (2.32ns)   --->   "%mul39_3 = fmul i32 %div, i32 %power_buf_3_load" [3dHLS.cpp:47]   --->   Operation 3780 'fmul' 'mul39_3' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3781 [4/7] (2.34ns)   --->   "%add16_4 = fadd i32 %mul12_4, i32 %mul15_4" [3dHLS.cpp:47]   --->   Operation 3781 'fadd' 'add16_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3782 [1/4] (2.32ns)   --->   "%mul19_4 = fmul i32 %center_buf_4_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3782 'fmul' 'mul19_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3783 [1/4] (2.32ns)   --->   "%mul39_4 = fmul i32 %div, i32 %power_buf_4_load" [3dHLS.cpp:47]   --->   Operation 3783 'fmul' 'mul39_4' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3784 [4/7] (2.34ns)   --->   "%add16_5 = fadd i32 %mul12_5, i32 %mul15_5" [3dHLS.cpp:47]   --->   Operation 3784 'fadd' 'add16_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3785 [1/4] (2.32ns)   --->   "%mul19_5 = fmul i32 %center_buf_5_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3785 'fmul' 'mul19_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3786 [1/4] (2.32ns)   --->   "%mul39_5 = fmul i32 %div, i32 %power_buf_5_load" [3dHLS.cpp:47]   --->   Operation 3786 'fmul' 'mul39_5' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3787 [4/7] (2.34ns)   --->   "%add16_6 = fadd i32 %mul12_6, i32 %mul15_6" [3dHLS.cpp:47]   --->   Operation 3787 'fadd' 'add16_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3788 [1/4] (2.32ns)   --->   "%mul19_6 = fmul i32 %center_buf_6_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3788 'fmul' 'mul19_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3789 [1/4] (2.32ns)   --->   "%mul39_6 = fmul i32 %div, i32 %power_buf_6_load" [3dHLS.cpp:47]   --->   Operation 3789 'fmul' 'mul39_6' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3790 [4/7] (2.34ns)   --->   "%add16_7 = fadd i32 %mul12_7, i32 %mul15_7" [3dHLS.cpp:47]   --->   Operation 3790 'fadd' 'add16_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3791 [1/4] (2.32ns)   --->   "%mul19_7 = fmul i32 %center_buf_7_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3791 'fmul' 'mul19_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3792 [1/4] (2.32ns)   --->   "%mul39_7 = fmul i32 %div, i32 %power_buf_7_load" [3dHLS.cpp:47]   --->   Operation 3792 'fmul' 'mul39_7' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3793 [4/7] (2.34ns)   --->   "%add16_8 = fadd i32 %mul12_8, i32 %mul15_8" [3dHLS.cpp:47]   --->   Operation 3793 'fadd' 'add16_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3794 [1/4] (2.32ns)   --->   "%mul19_8 = fmul i32 %center_buf_8_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3794 'fmul' 'mul19_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3795 [1/4] (2.32ns)   --->   "%mul39_8 = fmul i32 %div, i32 %power_buf_8_load" [3dHLS.cpp:47]   --->   Operation 3795 'fmul' 'mul39_8' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3796 [4/7] (2.34ns)   --->   "%add16_9 = fadd i32 %mul12_9, i32 %mul15_9" [3dHLS.cpp:47]   --->   Operation 3796 'fadd' 'add16_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3797 [1/4] (2.32ns)   --->   "%mul19_9 = fmul i32 %center_buf_9_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3797 'fmul' 'mul19_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3798 [1/4] (2.32ns)   --->   "%mul39_9 = fmul i32 %div, i32 %power_buf_9_load" [3dHLS.cpp:47]   --->   Operation 3798 'fmul' 'mul39_9' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3799 [4/7] (2.34ns)   --->   "%add16_s = fadd i32 %mul12_s, i32 %mul15_s" [3dHLS.cpp:47]   --->   Operation 3799 'fadd' 'add16_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3800 [1/4] (2.32ns)   --->   "%mul19_s = fmul i32 %center_buf_10_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3800 'fmul' 'mul19_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3801 [1/4] (2.32ns)   --->   "%mul39_s = fmul i32 %div, i32 %power_buf_10_load" [3dHLS.cpp:47]   --->   Operation 3801 'fmul' 'mul39_s' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3802 [4/7] (2.34ns)   --->   "%add16_10 = fadd i32 %mul12_10, i32 %mul15_10" [3dHLS.cpp:47]   --->   Operation 3802 'fadd' 'add16_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3803 [1/4] (2.32ns)   --->   "%mul19_10 = fmul i32 %center_buf_11_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3803 'fmul' 'mul19_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3804 [2/4] (2.32ns)   --->   "%mul39_10 = fmul i32 %div, i32 %power_buf_11_load" [3dHLS.cpp:47]   --->   Operation 3804 'fmul' 'mul39_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3805 [4/7] (2.34ns)   --->   "%add16_11 = fadd i32 %mul12_11, i32 %mul15_11" [3dHLS.cpp:47]   --->   Operation 3805 'fadd' 'add16_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3806 [1/4] (2.32ns)   --->   "%mul19_11 = fmul i32 %center_buf_12_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3806 'fmul' 'mul19_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3807 [2/4] (2.32ns)   --->   "%mul39_11 = fmul i32 %div, i32 %power_buf_12_load" [3dHLS.cpp:47]   --->   Operation 3807 'fmul' 'mul39_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3808 [4/7] (2.34ns)   --->   "%add16_12 = fadd i32 %mul12_12, i32 %mul15_12" [3dHLS.cpp:47]   --->   Operation 3808 'fadd' 'add16_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3809 [1/4] (2.32ns)   --->   "%mul19_12 = fmul i32 %center_buf_13_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3809 'fmul' 'mul19_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3810 [2/4] (2.32ns)   --->   "%mul39_12 = fmul i32 %div, i32 %power_buf_13_load" [3dHLS.cpp:47]   --->   Operation 3810 'fmul' 'mul39_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3811 [4/7] (2.34ns)   --->   "%add16_13 = fadd i32 %mul12_13, i32 %mul15_13" [3dHLS.cpp:47]   --->   Operation 3811 'fadd' 'add16_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3812 [1/4] (2.32ns)   --->   "%mul19_13 = fmul i32 %center_buf_14_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3812 'fmul' 'mul19_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3813 [2/4] (2.32ns)   --->   "%mul39_13 = fmul i32 %div, i32 %power_buf_14_load" [3dHLS.cpp:47]   --->   Operation 3813 'fmul' 'mul39_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3814 [4/7] (2.34ns)   --->   "%add16_14 = fadd i32 %mul12_14, i32 %mul15_14" [3dHLS.cpp:47]   --->   Operation 3814 'fadd' 'add16_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3815 [1/4] (2.32ns)   --->   "%mul19_14 = fmul i32 %center_buf_15_load_5, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3815 'fmul' 'mul19_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3816 [2/4] (2.32ns)   --->   "%mul39_14 = fmul i32 %div, i32 %power_buf_15_load" [3dHLS.cpp:47]   --->   Operation 3816 'fmul' 'mul39_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3817 [5/7] (2.34ns)   --->   "%add16_15 = fadd i32 %mul12_15, i32 %mul15_15" [3dHLS.cpp:47]   --->   Operation 3817 'fadd' 'add16_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3818 [1/4] (2.32ns)   --->   "%mul19_15 = fmul i32 %center_buf_0_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3818 'fmul' 'mul19_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3819 [2/4] (2.32ns)   --->   "%mul39_15 = fmul i32 %div, i32 %power_buf_0_load_1" [3dHLS.cpp:47]   --->   Operation 3819 'fmul' 'mul39_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3820 [5/7] (2.34ns)   --->   "%add16_16 = fadd i32 %mul12_16, i32 %mul15_16" [3dHLS.cpp:47]   --->   Operation 3820 'fadd' 'add16_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3821 [1/4] (2.32ns)   --->   "%mul19_16 = fmul i32 %center_buf_1_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3821 'fmul' 'mul19_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3822 [2/4] (2.32ns)   --->   "%mul39_16 = fmul i32 %div, i32 %power_buf_1_load_1" [3dHLS.cpp:47]   --->   Operation 3822 'fmul' 'mul39_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3823 [5/7] (2.34ns)   --->   "%add16_17 = fadd i32 %mul12_17, i32 %mul15_17" [3dHLS.cpp:47]   --->   Operation 3823 'fadd' 'add16_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3824 [1/4] (2.32ns)   --->   "%mul19_17 = fmul i32 %center_buf_2_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3824 'fmul' 'mul19_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3825 [2/4] (2.32ns)   --->   "%mul39_17 = fmul i32 %div, i32 %power_buf_2_load_1" [3dHLS.cpp:47]   --->   Operation 3825 'fmul' 'mul39_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3826 [5/7] (2.34ns)   --->   "%add16_18 = fadd i32 %mul12_18, i32 %mul15_18" [3dHLS.cpp:47]   --->   Operation 3826 'fadd' 'add16_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3827 [1/4] (2.32ns)   --->   "%mul19_18 = fmul i32 %center_buf_3_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3827 'fmul' 'mul19_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3828 [2/4] (2.32ns)   --->   "%mul39_18 = fmul i32 %div, i32 %power_buf_3_load_1" [3dHLS.cpp:47]   --->   Operation 3828 'fmul' 'mul39_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3829 [5/7] (2.34ns)   --->   "%add16_19 = fadd i32 %mul12_19, i32 %mul15_19" [3dHLS.cpp:47]   --->   Operation 3829 'fadd' 'add16_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3830 [1/4] (2.32ns)   --->   "%mul19_19 = fmul i32 %center_buf_4_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3830 'fmul' 'mul19_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3831 [2/4] (2.32ns)   --->   "%mul39_19 = fmul i32 %div, i32 %power_buf_4_load_1" [3dHLS.cpp:47]   --->   Operation 3831 'fmul' 'mul39_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3832 [5/7] (2.34ns)   --->   "%add16_20 = fadd i32 %mul12_20, i32 %mul15_20" [3dHLS.cpp:47]   --->   Operation 3832 'fadd' 'add16_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3833 [1/4] (2.32ns)   --->   "%mul19_20 = fmul i32 %center_buf_5_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3833 'fmul' 'mul19_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3834 [2/4] (2.32ns)   --->   "%mul39_20 = fmul i32 %div, i32 %power_buf_5_load_1" [3dHLS.cpp:47]   --->   Operation 3834 'fmul' 'mul39_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3835 [5/7] (2.34ns)   --->   "%add16_21 = fadd i32 %mul12_21, i32 %mul15_21" [3dHLS.cpp:47]   --->   Operation 3835 'fadd' 'add16_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3836 [1/4] (2.32ns)   --->   "%mul19_21 = fmul i32 %center_buf_6_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3836 'fmul' 'mul19_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3837 [1/4] (2.32ns)   --->   "%mul35_21 = fmul i32 %bottom_buf_6_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3837 'fmul' 'mul35_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3838 [2/4] (2.32ns)   --->   "%mul39_21 = fmul i32 %div, i32 %power_buf_6_load_1" [3dHLS.cpp:47]   --->   Operation 3838 'fmul' 'mul39_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3839 [5/7] (2.34ns)   --->   "%add16_22 = fadd i32 %mul12_22, i32 %mul15_22" [3dHLS.cpp:47]   --->   Operation 3839 'fadd' 'add16_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3840 [1/4] (2.32ns)   --->   "%mul19_22 = fmul i32 %center_buf_7_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3840 'fmul' 'mul19_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3841 [1/4] (2.32ns)   --->   "%mul35_22 = fmul i32 %bottom_buf_7_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3841 'fmul' 'mul35_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3842 [2/4] (2.32ns)   --->   "%mul39_22 = fmul i32 %div, i32 %power_buf_7_load_1" [3dHLS.cpp:47]   --->   Operation 3842 'fmul' 'mul39_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3843 [5/7] (2.34ns)   --->   "%add16_23 = fadd i32 %mul12_23, i32 %mul15_23" [3dHLS.cpp:47]   --->   Operation 3843 'fadd' 'add16_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3844 [1/4] (2.32ns)   --->   "%mul19_23 = fmul i32 %center_buf_8_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3844 'fmul' 'mul19_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3845 [1/4] (2.32ns)   --->   "%mul35_23 = fmul i32 %bottom_buf_8_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3845 'fmul' 'mul35_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3846 [2/4] (2.32ns)   --->   "%mul39_23 = fmul i32 %div, i32 %power_buf_8_load_1" [3dHLS.cpp:47]   --->   Operation 3846 'fmul' 'mul39_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3847 [5/7] (2.34ns)   --->   "%add16_24 = fadd i32 %mul12_24, i32 %mul15_24" [3dHLS.cpp:47]   --->   Operation 3847 'fadd' 'add16_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3848 [1/4] (2.32ns)   --->   "%mul19_24 = fmul i32 %center_buf_9_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3848 'fmul' 'mul19_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3849 [1/4] (2.32ns)   --->   "%mul35_24 = fmul i32 %bottom_buf_9_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3849 'fmul' 'mul35_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3850 [2/4] (2.32ns)   --->   "%mul39_24 = fmul i32 %div, i32 %power_buf_9_load_1" [3dHLS.cpp:47]   --->   Operation 3850 'fmul' 'mul39_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3851 [5/7] (2.34ns)   --->   "%add16_25 = fadd i32 %mul12_25, i32 %mul15_25" [3dHLS.cpp:47]   --->   Operation 3851 'fadd' 'add16_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3852 [1/4] (2.32ns)   --->   "%mul19_25 = fmul i32 %center_buf_10_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3852 'fmul' 'mul19_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3853 [1/4] (2.32ns)   --->   "%mul35_25 = fmul i32 %bottom_buf_10_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3853 'fmul' 'mul35_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3854 [2/4] (2.32ns)   --->   "%mul39_25 = fmul i32 %div, i32 %power_buf_10_load_1" [3dHLS.cpp:47]   --->   Operation 3854 'fmul' 'mul39_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3855 [5/7] (2.34ns)   --->   "%add16_26 = fadd i32 %mul12_26, i32 %mul15_26" [3dHLS.cpp:47]   --->   Operation 3855 'fadd' 'add16_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3856 [1/4] (2.32ns)   --->   "%mul19_26 = fmul i32 %center_buf_11_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3856 'fmul' 'mul19_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3857 [1/4] (2.32ns)   --->   "%mul35_26 = fmul i32 %bottom_buf_11_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3857 'fmul' 'mul35_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3858 [2/4] (2.32ns)   --->   "%mul39_26 = fmul i32 %div, i32 %power_buf_11_load_1" [3dHLS.cpp:47]   --->   Operation 3858 'fmul' 'mul39_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3859 [5/7] (2.34ns)   --->   "%add16_27 = fadd i32 %mul12_27, i32 %mul15_27" [3dHLS.cpp:47]   --->   Operation 3859 'fadd' 'add16_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3860 [1/4] (2.32ns)   --->   "%mul19_27 = fmul i32 %center_buf_12_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3860 'fmul' 'mul19_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3861 [1/4] (2.32ns)   --->   "%mul35_27 = fmul i32 %bottom_buf_12_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3861 'fmul' 'mul35_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3862 [2/4] (2.32ns)   --->   "%mul39_27 = fmul i32 %div, i32 %power_buf_12_load_1" [3dHLS.cpp:47]   --->   Operation 3862 'fmul' 'mul39_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3863 [5/7] (2.34ns)   --->   "%add16_28 = fadd i32 %mul12_28, i32 %mul15_28" [3dHLS.cpp:47]   --->   Operation 3863 'fadd' 'add16_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3864 [1/4] (2.32ns)   --->   "%mul19_28 = fmul i32 %center_buf_13_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3864 'fmul' 'mul19_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3865 [1/4] (2.32ns)   --->   "%mul35_28 = fmul i32 %bottom_buf_13_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3865 'fmul' 'mul35_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3866 [2/4] (2.32ns)   --->   "%mul39_28 = fmul i32 %div, i32 %power_buf_13_load_1" [3dHLS.cpp:47]   --->   Operation 3866 'fmul' 'mul39_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3867 [5/7] (2.34ns)   --->   "%add16_29 = fadd i32 %mul12_29, i32 %mul15_29" [3dHLS.cpp:47]   --->   Operation 3867 'fadd' 'add16_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3868 [1/4] (2.32ns)   --->   "%mul19_29 = fmul i32 %center_buf_14_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3868 'fmul' 'mul19_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3869 [1/4] (2.32ns)   --->   "%mul35_29 = fmul i32 %bottom_buf_14_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3869 'fmul' 'mul35_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3870 [2/4] (2.32ns)   --->   "%mul39_29 = fmul i32 %div, i32 %power_buf_14_load_1" [3dHLS.cpp:47]   --->   Operation 3870 'fmul' 'mul39_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3871 [5/7] (2.34ns)   --->   "%add16_30 = fadd i32 %mul12_30, i32 %mul15_30" [3dHLS.cpp:47]   --->   Operation 3871 'fadd' 'add16_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3872 [1/4] (2.32ns)   --->   "%mul19_30 = fmul i32 %center_buf_15_load_7, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3872 'fmul' 'mul19_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3873 [1/4] (2.32ns)   --->   "%mul35_30 = fmul i32 %bottom_buf_15_load_1, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3873 'fmul' 'mul35_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3874 [2/4] (2.32ns)   --->   "%mul39_30 = fmul i32 %div, i32 %power_buf_15_load_1" [3dHLS.cpp:47]   --->   Operation 3874 'fmul' 'mul39_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3875 [6/7] (2.34ns)   --->   "%add16_31 = fadd i32 %mul12_31, i32 %mul15_31" [3dHLS.cpp:47]   --->   Operation 3875 'fadd' 'add16_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3876 [2/4] (2.32ns)   --->   "%mul19_31 = fmul i32 %center_buf_0_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3876 'fmul' 'mul19_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3877 [1/4] (2.32ns)   --->   "%mul35_31 = fmul i32 %bottom_buf_0_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3877 'fmul' 'mul35_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3878 [2/4] (2.32ns)   --->   "%mul39_31 = fmul i32 %div, i32 %power_buf_0_load_2" [3dHLS.cpp:47]   --->   Operation 3878 'fmul' 'mul39_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3879 [6/7] (2.34ns)   --->   "%add16_32 = fadd i32 %mul12_32, i32 %mul15_32" [3dHLS.cpp:47]   --->   Operation 3879 'fadd' 'add16_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3880 [2/4] (2.32ns)   --->   "%mul19_32 = fmul i32 %center_buf_1_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3880 'fmul' 'mul19_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3881 [1/4] (2.32ns)   --->   "%mul35_32 = fmul i32 %bottom_buf_1_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3881 'fmul' 'mul35_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3882 [2/4] (2.32ns)   --->   "%mul39_32 = fmul i32 %div, i32 %power_buf_1_load_2" [3dHLS.cpp:47]   --->   Operation 3882 'fmul' 'mul39_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3883 [6/7] (2.34ns)   --->   "%add16_33 = fadd i32 %mul12_33, i32 %mul15_33" [3dHLS.cpp:47]   --->   Operation 3883 'fadd' 'add16_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3884 [2/4] (2.32ns)   --->   "%mul19_33 = fmul i32 %center_buf_2_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3884 'fmul' 'mul19_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3885 [1/4] (2.32ns)   --->   "%mul35_33 = fmul i32 %bottom_buf_2_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3885 'fmul' 'mul35_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3886 [2/4] (2.32ns)   --->   "%mul39_33 = fmul i32 %div, i32 %power_buf_2_load_2" [3dHLS.cpp:47]   --->   Operation 3886 'fmul' 'mul39_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3887 [6/7] (2.34ns)   --->   "%add16_34 = fadd i32 %mul12_34, i32 %mul15_34" [3dHLS.cpp:47]   --->   Operation 3887 'fadd' 'add16_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3888 [2/4] (2.32ns)   --->   "%mul19_34 = fmul i32 %center_buf_3_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3888 'fmul' 'mul19_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3889 [1/4] (2.32ns)   --->   "%mul35_34 = fmul i32 %bottom_buf_3_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3889 'fmul' 'mul35_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3890 [2/4] (2.32ns)   --->   "%mul39_34 = fmul i32 %div, i32 %power_buf_3_load_2" [3dHLS.cpp:47]   --->   Operation 3890 'fmul' 'mul39_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3891 [6/7] (2.34ns)   --->   "%add16_35 = fadd i32 %mul12_35, i32 %mul15_35" [3dHLS.cpp:47]   --->   Operation 3891 'fadd' 'add16_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3892 [2/4] (2.32ns)   --->   "%mul19_35 = fmul i32 %center_buf_4_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3892 'fmul' 'mul19_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3893 [1/4] (2.32ns)   --->   "%mul35_35 = fmul i32 %bottom_buf_4_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3893 'fmul' 'mul35_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3894 [2/4] (2.32ns)   --->   "%mul39_35 = fmul i32 %div, i32 %power_buf_4_load_2" [3dHLS.cpp:47]   --->   Operation 3894 'fmul' 'mul39_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3895 [6/7] (2.34ns)   --->   "%add16_36 = fadd i32 %mul12_36, i32 %mul15_36" [3dHLS.cpp:47]   --->   Operation 3895 'fadd' 'add16_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3896 [2/4] (2.32ns)   --->   "%mul19_36 = fmul i32 %center_buf_5_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3896 'fmul' 'mul19_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3897 [1/4] (2.32ns)   --->   "%mul35_36 = fmul i32 %bottom_buf_5_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3897 'fmul' 'mul35_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3898 [2/4] (2.32ns)   --->   "%mul39_36 = fmul i32 %div, i32 %power_buf_5_load_2" [3dHLS.cpp:47]   --->   Operation 3898 'fmul' 'mul39_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3899 [6/7] (2.34ns)   --->   "%add16_37 = fadd i32 %mul12_37, i32 %mul15_37" [3dHLS.cpp:47]   --->   Operation 3899 'fadd' 'add16_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3900 [2/4] (2.32ns)   --->   "%mul19_37 = fmul i32 %center_buf_6_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3900 'fmul' 'mul19_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3901 [1/4] (2.32ns)   --->   "%mul35_37 = fmul i32 %bottom_buf_6_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3901 'fmul' 'mul35_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3902 [2/4] (2.32ns)   --->   "%mul39_37 = fmul i32 %div, i32 %power_buf_6_load_2" [3dHLS.cpp:47]   --->   Operation 3902 'fmul' 'mul39_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3903 [6/7] (2.34ns)   --->   "%add16_38 = fadd i32 %mul12_38, i32 %mul15_38" [3dHLS.cpp:47]   --->   Operation 3903 'fadd' 'add16_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3904 [2/4] (2.32ns)   --->   "%mul19_38 = fmul i32 %center_buf_7_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3904 'fmul' 'mul19_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3905 [1/4] (2.32ns)   --->   "%mul35_38 = fmul i32 %bottom_buf_7_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3905 'fmul' 'mul35_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3906 [2/4] (2.32ns)   --->   "%mul39_38 = fmul i32 %div, i32 %power_buf_7_load_2" [3dHLS.cpp:47]   --->   Operation 3906 'fmul' 'mul39_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3907 [6/7] (2.34ns)   --->   "%add16_39 = fadd i32 %mul12_39, i32 %mul15_39" [3dHLS.cpp:47]   --->   Operation 3907 'fadd' 'add16_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3908 [2/4] (2.32ns)   --->   "%mul19_39 = fmul i32 %center_buf_8_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3908 'fmul' 'mul19_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3909 [1/4] (2.32ns)   --->   "%mul35_39 = fmul i32 %bottom_buf_8_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3909 'fmul' 'mul35_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3910 [2/4] (2.32ns)   --->   "%mul39_39 = fmul i32 %div, i32 %power_buf_8_load_2" [3dHLS.cpp:47]   --->   Operation 3910 'fmul' 'mul39_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3911 [6/7] (2.34ns)   --->   "%add16_40 = fadd i32 %mul12_40, i32 %mul15_40" [3dHLS.cpp:47]   --->   Operation 3911 'fadd' 'add16_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3912 [2/4] (2.32ns)   --->   "%mul19_40 = fmul i32 %center_buf_9_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3912 'fmul' 'mul19_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3913 [1/4] (2.32ns)   --->   "%mul35_40 = fmul i32 %bottom_buf_9_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3913 'fmul' 'mul35_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3914 [2/4] (2.32ns)   --->   "%mul39_40 = fmul i32 %div, i32 %power_buf_9_load_2" [3dHLS.cpp:47]   --->   Operation 3914 'fmul' 'mul39_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3915 [6/7] (2.34ns)   --->   "%add16_41 = fadd i32 %mul12_41, i32 %mul15_41" [3dHLS.cpp:47]   --->   Operation 3915 'fadd' 'add16_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3916 [2/4] (2.32ns)   --->   "%mul19_41 = fmul i32 %center_buf_10_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3916 'fmul' 'mul19_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3917 [1/4] (2.32ns)   --->   "%mul35_41 = fmul i32 %bottom_buf_10_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3917 'fmul' 'mul35_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3918 [2/4] (2.32ns)   --->   "%mul39_41 = fmul i32 %div, i32 %power_buf_10_load_2" [3dHLS.cpp:47]   --->   Operation 3918 'fmul' 'mul39_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3919 [6/7] (2.34ns)   --->   "%add16_42 = fadd i32 %mul12_42, i32 %mul15_42" [3dHLS.cpp:47]   --->   Operation 3919 'fadd' 'add16_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3920 [2/4] (2.32ns)   --->   "%mul19_42 = fmul i32 %center_buf_11_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3920 'fmul' 'mul19_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3921 [1/4] (2.32ns)   --->   "%mul35_42 = fmul i32 %bottom_buf_11_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3921 'fmul' 'mul35_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3922 [2/4] (2.32ns)   --->   "%mul39_42 = fmul i32 %div, i32 %power_buf_11_load_2" [3dHLS.cpp:47]   --->   Operation 3922 'fmul' 'mul39_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3923 [6/7] (2.34ns)   --->   "%add16_43 = fadd i32 %mul12_43, i32 %mul15_43" [3dHLS.cpp:47]   --->   Operation 3923 'fadd' 'add16_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3924 [2/4] (2.32ns)   --->   "%mul19_43 = fmul i32 %center_buf_12_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3924 'fmul' 'mul19_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3925 [1/4] (2.32ns)   --->   "%mul35_43 = fmul i32 %bottom_buf_12_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3925 'fmul' 'mul35_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3926 [2/4] (2.32ns)   --->   "%mul39_43 = fmul i32 %div, i32 %power_buf_12_load_2" [3dHLS.cpp:47]   --->   Operation 3926 'fmul' 'mul39_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3927 [6/7] (2.34ns)   --->   "%add16_44 = fadd i32 %mul12_44, i32 %mul15_44" [3dHLS.cpp:47]   --->   Operation 3927 'fadd' 'add16_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3928 [2/4] (2.32ns)   --->   "%mul19_44 = fmul i32 %center_buf_13_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3928 'fmul' 'mul19_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3929 [1/4] (2.32ns)   --->   "%mul35_44 = fmul i32 %bottom_buf_13_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3929 'fmul' 'mul35_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3930 [2/4] (2.32ns)   --->   "%mul39_44 = fmul i32 %div, i32 %power_buf_13_load_2" [3dHLS.cpp:47]   --->   Operation 3930 'fmul' 'mul39_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3931 [6/7] (2.34ns)   --->   "%add16_45 = fadd i32 %mul12_45, i32 %mul15_45" [3dHLS.cpp:47]   --->   Operation 3931 'fadd' 'add16_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3932 [2/4] (2.32ns)   --->   "%mul19_45 = fmul i32 %center_buf_14_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3932 'fmul' 'mul19_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3933 [1/4] (2.32ns)   --->   "%mul35_45 = fmul i32 %bottom_buf_14_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3933 'fmul' 'mul35_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3934 [2/4] (2.32ns)   --->   "%mul39_45 = fmul i32 %div, i32 %power_buf_14_load_2" [3dHLS.cpp:47]   --->   Operation 3934 'fmul' 'mul39_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3935 [6/7] (2.34ns)   --->   "%add16_46 = fadd i32 %mul12_46, i32 %mul15_46" [3dHLS.cpp:47]   --->   Operation 3935 'fadd' 'add16_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3936 [2/4] (2.32ns)   --->   "%mul19_46 = fmul i32 %center_buf_15_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3936 'fmul' 'mul19_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3937 [1/4] (2.32ns)   --->   "%mul35_46 = fmul i32 %bottom_buf_15_load_2, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3937 'fmul' 'mul35_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3938 [2/4] (2.32ns)   --->   "%mul39_46 = fmul i32 %div, i32 %power_buf_15_load_2" [3dHLS.cpp:47]   --->   Operation 3938 'fmul' 'mul39_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3939 [7/7] (2.34ns)   --->   "%add16_47 = fadd i32 %mul12_47, i32 %mul15_47" [3dHLS.cpp:47]   --->   Operation 3939 'fadd' 'add16_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3940 [2/4] (2.32ns)   --->   "%mul19_47 = fmul i32 %center_buf_0_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3940 'fmul' 'mul19_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3941 [1/4] (2.32ns)   --->   "%mul35_47 = fmul i32 %bottom_buf_0_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3941 'fmul' 'mul35_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3942 [2/4] (2.32ns)   --->   "%mul39_47 = fmul i32 %div, i32 %power_buf_0_load_3" [3dHLS.cpp:47]   --->   Operation 3942 'fmul' 'mul39_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3943 [7/7] (2.34ns)   --->   "%add16_48 = fadd i32 %mul12_48, i32 %mul15_48" [3dHLS.cpp:47]   --->   Operation 3943 'fadd' 'add16_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3944 [2/4] (2.32ns)   --->   "%mul19_48 = fmul i32 %center_buf_1_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3944 'fmul' 'mul19_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3945 [1/4] (2.32ns)   --->   "%mul35_48 = fmul i32 %bottom_buf_1_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3945 'fmul' 'mul35_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3946 [2/4] (2.32ns)   --->   "%mul39_48 = fmul i32 %div, i32 %power_buf_1_load_3" [3dHLS.cpp:47]   --->   Operation 3946 'fmul' 'mul39_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3947 [7/7] (2.34ns)   --->   "%add16_49 = fadd i32 %mul12_49, i32 %mul15_49" [3dHLS.cpp:47]   --->   Operation 3947 'fadd' 'add16_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3948 [2/4] (2.32ns)   --->   "%mul19_49 = fmul i32 %center_buf_2_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3948 'fmul' 'mul19_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3949 [1/4] (2.32ns)   --->   "%mul35_49 = fmul i32 %bottom_buf_2_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3949 'fmul' 'mul35_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3950 [2/4] (2.32ns)   --->   "%mul39_49 = fmul i32 %div, i32 %power_buf_2_load_3" [3dHLS.cpp:47]   --->   Operation 3950 'fmul' 'mul39_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3951 [7/7] (2.34ns)   --->   "%add16_50 = fadd i32 %mul12_50, i32 %mul15_50" [3dHLS.cpp:47]   --->   Operation 3951 'fadd' 'add16_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3952 [2/4] (2.32ns)   --->   "%mul19_50 = fmul i32 %center_buf_3_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3952 'fmul' 'mul19_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3953 [1/4] (2.32ns)   --->   "%mul35_50 = fmul i32 %bottom_buf_3_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3953 'fmul' 'mul35_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3954 [2/4] (2.32ns)   --->   "%mul39_50 = fmul i32 %div, i32 %power_buf_3_load_3" [3dHLS.cpp:47]   --->   Operation 3954 'fmul' 'mul39_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3955 [7/7] (2.34ns)   --->   "%add16_51 = fadd i32 %mul12_51, i32 %mul15_51" [3dHLS.cpp:47]   --->   Operation 3955 'fadd' 'add16_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3956 [2/4] (2.32ns)   --->   "%mul19_51 = fmul i32 %center_buf_4_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3956 'fmul' 'mul19_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3957 [1/4] (2.32ns)   --->   "%mul35_51 = fmul i32 %bottom_buf_4_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3957 'fmul' 'mul35_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3958 [2/4] (2.32ns)   --->   "%mul39_51 = fmul i32 %div, i32 %power_buf_4_load_3" [3dHLS.cpp:47]   --->   Operation 3958 'fmul' 'mul39_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3959 [7/7] (2.34ns)   --->   "%add16_52 = fadd i32 %mul12_52, i32 %mul15_52" [3dHLS.cpp:47]   --->   Operation 3959 'fadd' 'add16_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3960 [2/4] (2.32ns)   --->   "%mul19_52 = fmul i32 %center_buf_5_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3960 'fmul' 'mul19_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3961 [1/4] (2.32ns)   --->   "%mul35_52 = fmul i32 %bottom_buf_5_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3961 'fmul' 'mul35_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3962 [2/4] (2.32ns)   --->   "%mul39_52 = fmul i32 %div, i32 %power_buf_5_load_3" [3dHLS.cpp:47]   --->   Operation 3962 'fmul' 'mul39_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3963 [7/7] (2.34ns)   --->   "%add16_53 = fadd i32 %mul12_53, i32 %mul15_53" [3dHLS.cpp:47]   --->   Operation 3963 'fadd' 'add16_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3964 [2/4] (2.32ns)   --->   "%mul19_53 = fmul i32 %center_buf_6_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3964 'fmul' 'mul19_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3965 [1/4] (2.32ns)   --->   "%mul35_53 = fmul i32 %bottom_buf_6_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3965 'fmul' 'mul35_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3966 [2/4] (2.32ns)   --->   "%mul39_53 = fmul i32 %div, i32 %power_buf_6_load_3" [3dHLS.cpp:47]   --->   Operation 3966 'fmul' 'mul39_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3967 [7/7] (2.34ns)   --->   "%add16_54 = fadd i32 %mul12_54, i32 %mul15_54" [3dHLS.cpp:47]   --->   Operation 3967 'fadd' 'add16_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3968 [2/4] (2.32ns)   --->   "%mul19_54 = fmul i32 %center_buf_7_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3968 'fmul' 'mul19_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3969 [1/4] (2.32ns)   --->   "%mul35_54 = fmul i32 %bottom_buf_7_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3969 'fmul' 'mul35_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3970 [2/4] (2.32ns)   --->   "%mul39_54 = fmul i32 %div, i32 %power_buf_7_load_3" [3dHLS.cpp:47]   --->   Operation 3970 'fmul' 'mul39_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3971 [7/7] (2.34ns)   --->   "%add16_55 = fadd i32 %mul12_55, i32 %mul15_55" [3dHLS.cpp:47]   --->   Operation 3971 'fadd' 'add16_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3972 [2/4] (2.32ns)   --->   "%mul19_55 = fmul i32 %center_buf_8_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3972 'fmul' 'mul19_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3973 [1/4] (2.32ns)   --->   "%mul35_55 = fmul i32 %bottom_buf_8_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3973 'fmul' 'mul35_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3974 [2/4] (2.32ns)   --->   "%mul39_55 = fmul i32 %div, i32 %power_buf_8_load_3" [3dHLS.cpp:47]   --->   Operation 3974 'fmul' 'mul39_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3975 [7/7] (2.34ns)   --->   "%add16_56 = fadd i32 %mul12_56, i32 %mul15_56" [3dHLS.cpp:47]   --->   Operation 3975 'fadd' 'add16_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3976 [2/4] (2.32ns)   --->   "%mul19_56 = fmul i32 %center_buf_9_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3976 'fmul' 'mul19_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3977 [1/4] (2.32ns)   --->   "%mul35_56 = fmul i32 %bottom_buf_9_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3977 'fmul' 'mul35_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3978 [2/4] (2.32ns)   --->   "%mul39_56 = fmul i32 %div, i32 %power_buf_9_load_3" [3dHLS.cpp:47]   --->   Operation 3978 'fmul' 'mul39_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3979 [7/7] (2.34ns)   --->   "%add16_57 = fadd i32 %mul12_57, i32 %mul15_57" [3dHLS.cpp:47]   --->   Operation 3979 'fadd' 'add16_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3980 [2/4] (2.32ns)   --->   "%mul19_57 = fmul i32 %center_buf_10_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3980 'fmul' 'mul19_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3981 [1/4] (2.32ns)   --->   "%mul35_57 = fmul i32 %bottom_buf_10_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3981 'fmul' 'mul35_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3982 [2/4] (2.32ns)   --->   "%mul39_57 = fmul i32 %div, i32 %power_buf_10_load_3" [3dHLS.cpp:47]   --->   Operation 3982 'fmul' 'mul39_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3983 [7/7] (2.34ns)   --->   "%add16_58 = fadd i32 %mul12_58, i32 %mul15_58" [3dHLS.cpp:47]   --->   Operation 3983 'fadd' 'add16_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3984 [2/4] (2.32ns)   --->   "%mul19_58 = fmul i32 %center_buf_11_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3984 'fmul' 'mul19_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3985 [1/4] (2.32ns)   --->   "%mul35_58 = fmul i32 %bottom_buf_11_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3985 'fmul' 'mul35_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3986 [2/4] (2.32ns)   --->   "%mul39_58 = fmul i32 %div, i32 %power_buf_11_load_3" [3dHLS.cpp:47]   --->   Operation 3986 'fmul' 'mul39_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3987 [7/7] (2.34ns)   --->   "%add16_59 = fadd i32 %mul12_59, i32 %mul15_59" [3dHLS.cpp:47]   --->   Operation 3987 'fadd' 'add16_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3988 [2/4] (2.32ns)   --->   "%mul19_59 = fmul i32 %center_buf_12_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3988 'fmul' 'mul19_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3989 [1/4] (2.32ns)   --->   "%mul35_59 = fmul i32 %bottom_buf_12_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3989 'fmul' 'mul35_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3990 [2/4] (2.32ns)   --->   "%mul39_59 = fmul i32 %div, i32 %power_buf_12_load_3" [3dHLS.cpp:47]   --->   Operation 3990 'fmul' 'mul39_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3991 [7/7] (2.34ns)   --->   "%add16_60 = fadd i32 %mul12_60, i32 %mul15_60" [3dHLS.cpp:47]   --->   Operation 3991 'fadd' 'add16_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3992 [2/4] (2.32ns)   --->   "%mul19_60 = fmul i32 %center_buf_13_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3992 'fmul' 'mul19_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3993 [1/4] (2.32ns)   --->   "%mul35_60 = fmul i32 %bottom_buf_13_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3993 'fmul' 'mul35_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3994 [2/4] (2.32ns)   --->   "%mul39_60 = fmul i32 %div, i32 %power_buf_13_load_3" [3dHLS.cpp:47]   --->   Operation 3994 'fmul' 'mul39_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3995 [7/7] (2.34ns)   --->   "%add16_61 = fadd i32 %mul12_61, i32 %mul15_61" [3dHLS.cpp:47]   --->   Operation 3995 'fadd' 'add16_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3996 [2/4] (2.32ns)   --->   "%mul19_61 = fmul i32 %center_buf_14_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 3996 'fmul' 'mul19_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3997 [1/4] (2.32ns)   --->   "%mul35_61 = fmul i32 %bottom_buf_14_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 3997 'fmul' 'mul35_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3998 [2/4] (2.32ns)   --->   "%mul39_61 = fmul i32 %div, i32 %power_buf_14_load_3" [3dHLS.cpp:47]   --->   Operation 3998 'fmul' 'mul39_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3999 [7/7] (2.34ns)   --->   "%add16_62 = fadd i32 %mul12_62, i32 %mul15_62" [3dHLS.cpp:47]   --->   Operation 3999 'fadd' 'add16_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4000 [2/4] (2.32ns)   --->   "%mul19_62 = fmul i32 %center_buf_15_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4000 'fmul' 'mul19_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4001 [1/4] (2.32ns)   --->   "%mul35_62 = fmul i32 %bottom_buf_15_load_3, i32 %cb_read" [3dHLS.cpp:47]   --->   Operation 4001 'fmul' 'mul35_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4002 [2/4] (2.32ns)   --->   "%mul39_62 = fmul i32 %div, i32 %power_buf_15_load_3" [3dHLS.cpp:47]   --->   Operation 4002 'fmul' 'mul39_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 4003 [3/7] (2.34ns)   --->   "%add = fadd i32 %mul, i32 %mul2" [3dHLS.cpp:47]   --->   Operation 4003 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4004 [3/7] (2.34ns)   --->   "%add16_1 = fadd i32 %mul12_1, i32 %mul15_1" [3dHLS.cpp:47]   --->   Operation 4004 'fadd' 'add16_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4005 [3/7] (2.34ns)   --->   "%add16_2 = fadd i32 %mul12_2, i32 %mul15_2" [3dHLS.cpp:47]   --->   Operation 4005 'fadd' 'add16_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4006 [3/7] (2.34ns)   --->   "%add16_3 = fadd i32 %mul12_3, i32 %mul15_3" [3dHLS.cpp:47]   --->   Operation 4006 'fadd' 'add16_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4007 [3/7] (2.34ns)   --->   "%add16_4 = fadd i32 %mul12_4, i32 %mul15_4" [3dHLS.cpp:47]   --->   Operation 4007 'fadd' 'add16_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4008 [3/7] (2.34ns)   --->   "%add16_5 = fadd i32 %mul12_5, i32 %mul15_5" [3dHLS.cpp:47]   --->   Operation 4008 'fadd' 'add16_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4009 [3/7] (2.34ns)   --->   "%add16_6 = fadd i32 %mul12_6, i32 %mul15_6" [3dHLS.cpp:47]   --->   Operation 4009 'fadd' 'add16_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4010 [3/7] (2.34ns)   --->   "%add16_7 = fadd i32 %mul12_7, i32 %mul15_7" [3dHLS.cpp:47]   --->   Operation 4010 'fadd' 'add16_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4011 [3/7] (2.34ns)   --->   "%add16_8 = fadd i32 %mul12_8, i32 %mul15_8" [3dHLS.cpp:47]   --->   Operation 4011 'fadd' 'add16_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4012 [3/7] (2.34ns)   --->   "%add16_9 = fadd i32 %mul12_9, i32 %mul15_9" [3dHLS.cpp:47]   --->   Operation 4012 'fadd' 'add16_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4013 [3/7] (2.34ns)   --->   "%add16_s = fadd i32 %mul12_s, i32 %mul15_s" [3dHLS.cpp:47]   --->   Operation 4013 'fadd' 'add16_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4014 [3/7] (2.34ns)   --->   "%add16_10 = fadd i32 %mul12_10, i32 %mul15_10" [3dHLS.cpp:47]   --->   Operation 4014 'fadd' 'add16_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4015 [1/4] (2.32ns)   --->   "%mul39_10 = fmul i32 %div, i32 %power_buf_11_load" [3dHLS.cpp:47]   --->   Operation 4015 'fmul' 'mul39_10' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4016 [3/7] (2.34ns)   --->   "%add16_11 = fadd i32 %mul12_11, i32 %mul15_11" [3dHLS.cpp:47]   --->   Operation 4016 'fadd' 'add16_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4017 [1/4] (2.32ns)   --->   "%mul39_11 = fmul i32 %div, i32 %power_buf_12_load" [3dHLS.cpp:47]   --->   Operation 4017 'fmul' 'mul39_11' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4018 [3/7] (2.34ns)   --->   "%add16_12 = fadd i32 %mul12_12, i32 %mul15_12" [3dHLS.cpp:47]   --->   Operation 4018 'fadd' 'add16_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4019 [1/4] (2.32ns)   --->   "%mul39_12 = fmul i32 %div, i32 %power_buf_13_load" [3dHLS.cpp:47]   --->   Operation 4019 'fmul' 'mul39_12' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4020 [3/7] (2.34ns)   --->   "%add16_13 = fadd i32 %mul12_13, i32 %mul15_13" [3dHLS.cpp:47]   --->   Operation 4020 'fadd' 'add16_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4021 [1/4] (2.32ns)   --->   "%mul39_13 = fmul i32 %div, i32 %power_buf_14_load" [3dHLS.cpp:47]   --->   Operation 4021 'fmul' 'mul39_13' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4022 [3/7] (2.34ns)   --->   "%add16_14 = fadd i32 %mul12_14, i32 %mul15_14" [3dHLS.cpp:47]   --->   Operation 4022 'fadd' 'add16_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4023 [1/4] (2.32ns)   --->   "%mul39_14 = fmul i32 %div, i32 %power_buf_15_load" [3dHLS.cpp:47]   --->   Operation 4023 'fmul' 'mul39_14' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4024 [4/7] (2.34ns)   --->   "%add16_15 = fadd i32 %mul12_15, i32 %mul15_15" [3dHLS.cpp:47]   --->   Operation 4024 'fadd' 'add16_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4025 [1/4] (2.32ns)   --->   "%mul39_15 = fmul i32 %div, i32 %power_buf_0_load_1" [3dHLS.cpp:47]   --->   Operation 4025 'fmul' 'mul39_15' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4026 [4/7] (2.34ns)   --->   "%add16_16 = fadd i32 %mul12_16, i32 %mul15_16" [3dHLS.cpp:47]   --->   Operation 4026 'fadd' 'add16_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4027 [1/4] (2.32ns)   --->   "%mul39_16 = fmul i32 %div, i32 %power_buf_1_load_1" [3dHLS.cpp:47]   --->   Operation 4027 'fmul' 'mul39_16' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4028 [4/7] (2.34ns)   --->   "%add16_17 = fadd i32 %mul12_17, i32 %mul15_17" [3dHLS.cpp:47]   --->   Operation 4028 'fadd' 'add16_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4029 [1/4] (2.32ns)   --->   "%mul39_17 = fmul i32 %div, i32 %power_buf_2_load_1" [3dHLS.cpp:47]   --->   Operation 4029 'fmul' 'mul39_17' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4030 [4/7] (2.34ns)   --->   "%add16_18 = fadd i32 %mul12_18, i32 %mul15_18" [3dHLS.cpp:47]   --->   Operation 4030 'fadd' 'add16_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4031 [1/4] (2.32ns)   --->   "%mul39_18 = fmul i32 %div, i32 %power_buf_3_load_1" [3dHLS.cpp:47]   --->   Operation 4031 'fmul' 'mul39_18' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4032 [4/7] (2.34ns)   --->   "%add16_19 = fadd i32 %mul12_19, i32 %mul15_19" [3dHLS.cpp:47]   --->   Operation 4032 'fadd' 'add16_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4033 [1/4] (2.32ns)   --->   "%mul39_19 = fmul i32 %div, i32 %power_buf_4_load_1" [3dHLS.cpp:47]   --->   Operation 4033 'fmul' 'mul39_19' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4034 [4/7] (2.34ns)   --->   "%add16_20 = fadd i32 %mul12_20, i32 %mul15_20" [3dHLS.cpp:47]   --->   Operation 4034 'fadd' 'add16_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4035 [1/4] (2.32ns)   --->   "%mul39_20 = fmul i32 %div, i32 %power_buf_5_load_1" [3dHLS.cpp:47]   --->   Operation 4035 'fmul' 'mul39_20' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4036 [4/7] (2.34ns)   --->   "%add16_21 = fadd i32 %mul12_21, i32 %mul15_21" [3dHLS.cpp:47]   --->   Operation 4036 'fadd' 'add16_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4037 [1/4] (2.32ns)   --->   "%mul39_21 = fmul i32 %div, i32 %power_buf_6_load_1" [3dHLS.cpp:47]   --->   Operation 4037 'fmul' 'mul39_21' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4038 [4/7] (2.34ns)   --->   "%add16_22 = fadd i32 %mul12_22, i32 %mul15_22" [3dHLS.cpp:47]   --->   Operation 4038 'fadd' 'add16_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4039 [1/4] (2.32ns)   --->   "%mul39_22 = fmul i32 %div, i32 %power_buf_7_load_1" [3dHLS.cpp:47]   --->   Operation 4039 'fmul' 'mul39_22' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4040 [4/7] (2.34ns)   --->   "%add16_23 = fadd i32 %mul12_23, i32 %mul15_23" [3dHLS.cpp:47]   --->   Operation 4040 'fadd' 'add16_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4041 [1/4] (2.32ns)   --->   "%mul39_23 = fmul i32 %div, i32 %power_buf_8_load_1" [3dHLS.cpp:47]   --->   Operation 4041 'fmul' 'mul39_23' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4042 [4/7] (2.34ns)   --->   "%add16_24 = fadd i32 %mul12_24, i32 %mul15_24" [3dHLS.cpp:47]   --->   Operation 4042 'fadd' 'add16_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4043 [1/4] (2.32ns)   --->   "%mul39_24 = fmul i32 %div, i32 %power_buf_9_load_1" [3dHLS.cpp:47]   --->   Operation 4043 'fmul' 'mul39_24' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4044 [4/7] (2.34ns)   --->   "%add16_25 = fadd i32 %mul12_25, i32 %mul15_25" [3dHLS.cpp:47]   --->   Operation 4044 'fadd' 'add16_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4045 [1/4] (2.32ns)   --->   "%mul39_25 = fmul i32 %div, i32 %power_buf_10_load_1" [3dHLS.cpp:47]   --->   Operation 4045 'fmul' 'mul39_25' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4046 [4/7] (2.34ns)   --->   "%add16_26 = fadd i32 %mul12_26, i32 %mul15_26" [3dHLS.cpp:47]   --->   Operation 4046 'fadd' 'add16_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4047 [1/4] (2.32ns)   --->   "%mul39_26 = fmul i32 %div, i32 %power_buf_11_load_1" [3dHLS.cpp:47]   --->   Operation 4047 'fmul' 'mul39_26' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4048 [4/7] (2.34ns)   --->   "%add16_27 = fadd i32 %mul12_27, i32 %mul15_27" [3dHLS.cpp:47]   --->   Operation 4048 'fadd' 'add16_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4049 [1/4] (2.32ns)   --->   "%mul39_27 = fmul i32 %div, i32 %power_buf_12_load_1" [3dHLS.cpp:47]   --->   Operation 4049 'fmul' 'mul39_27' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4050 [4/7] (2.34ns)   --->   "%add16_28 = fadd i32 %mul12_28, i32 %mul15_28" [3dHLS.cpp:47]   --->   Operation 4050 'fadd' 'add16_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4051 [1/4] (2.32ns)   --->   "%mul39_28 = fmul i32 %div, i32 %power_buf_13_load_1" [3dHLS.cpp:47]   --->   Operation 4051 'fmul' 'mul39_28' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4052 [4/7] (2.34ns)   --->   "%add16_29 = fadd i32 %mul12_29, i32 %mul15_29" [3dHLS.cpp:47]   --->   Operation 4052 'fadd' 'add16_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4053 [1/4] (2.32ns)   --->   "%mul39_29 = fmul i32 %div, i32 %power_buf_14_load_1" [3dHLS.cpp:47]   --->   Operation 4053 'fmul' 'mul39_29' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4054 [4/7] (2.34ns)   --->   "%add16_30 = fadd i32 %mul12_30, i32 %mul15_30" [3dHLS.cpp:47]   --->   Operation 4054 'fadd' 'add16_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4055 [1/4] (2.32ns)   --->   "%mul39_30 = fmul i32 %div, i32 %power_buf_15_load_1" [3dHLS.cpp:47]   --->   Operation 4055 'fmul' 'mul39_30' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4056 [5/7] (2.34ns)   --->   "%add16_31 = fadd i32 %mul12_31, i32 %mul15_31" [3dHLS.cpp:47]   --->   Operation 4056 'fadd' 'add16_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4057 [1/4] (2.32ns)   --->   "%mul19_31 = fmul i32 %center_buf_0_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4057 'fmul' 'mul19_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4058 [1/4] (2.32ns)   --->   "%mul39_31 = fmul i32 %div, i32 %power_buf_0_load_2" [3dHLS.cpp:47]   --->   Operation 4058 'fmul' 'mul39_31' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4059 [5/7] (2.34ns)   --->   "%add16_32 = fadd i32 %mul12_32, i32 %mul15_32" [3dHLS.cpp:47]   --->   Operation 4059 'fadd' 'add16_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4060 [1/4] (2.32ns)   --->   "%mul19_32 = fmul i32 %center_buf_1_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4060 'fmul' 'mul19_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4061 [1/4] (2.32ns)   --->   "%mul39_32 = fmul i32 %div, i32 %power_buf_1_load_2" [3dHLS.cpp:47]   --->   Operation 4061 'fmul' 'mul39_32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4062 [5/7] (2.34ns)   --->   "%add16_33 = fadd i32 %mul12_33, i32 %mul15_33" [3dHLS.cpp:47]   --->   Operation 4062 'fadd' 'add16_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4063 [1/4] (2.32ns)   --->   "%mul19_33 = fmul i32 %center_buf_2_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4063 'fmul' 'mul19_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4064 [1/4] (2.32ns)   --->   "%mul39_33 = fmul i32 %div, i32 %power_buf_2_load_2" [3dHLS.cpp:47]   --->   Operation 4064 'fmul' 'mul39_33' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4065 [5/7] (2.34ns)   --->   "%add16_34 = fadd i32 %mul12_34, i32 %mul15_34" [3dHLS.cpp:47]   --->   Operation 4065 'fadd' 'add16_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4066 [1/4] (2.32ns)   --->   "%mul19_34 = fmul i32 %center_buf_3_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4066 'fmul' 'mul19_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4067 [1/4] (2.32ns)   --->   "%mul39_34 = fmul i32 %div, i32 %power_buf_3_load_2" [3dHLS.cpp:47]   --->   Operation 4067 'fmul' 'mul39_34' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4068 [5/7] (2.34ns)   --->   "%add16_35 = fadd i32 %mul12_35, i32 %mul15_35" [3dHLS.cpp:47]   --->   Operation 4068 'fadd' 'add16_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4069 [1/4] (2.32ns)   --->   "%mul19_35 = fmul i32 %center_buf_4_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4069 'fmul' 'mul19_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4070 [1/4] (2.32ns)   --->   "%mul39_35 = fmul i32 %div, i32 %power_buf_4_load_2" [3dHLS.cpp:47]   --->   Operation 4070 'fmul' 'mul39_35' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4071 [5/7] (2.34ns)   --->   "%add16_36 = fadd i32 %mul12_36, i32 %mul15_36" [3dHLS.cpp:47]   --->   Operation 4071 'fadd' 'add16_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4072 [1/4] (2.32ns)   --->   "%mul19_36 = fmul i32 %center_buf_5_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4072 'fmul' 'mul19_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4073 [1/4] (2.32ns)   --->   "%mul39_36 = fmul i32 %div, i32 %power_buf_5_load_2" [3dHLS.cpp:47]   --->   Operation 4073 'fmul' 'mul39_36' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4074 [5/7] (2.34ns)   --->   "%add16_37 = fadd i32 %mul12_37, i32 %mul15_37" [3dHLS.cpp:47]   --->   Operation 4074 'fadd' 'add16_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4075 [1/4] (2.32ns)   --->   "%mul19_37 = fmul i32 %center_buf_6_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4075 'fmul' 'mul19_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4076 [1/4] (2.32ns)   --->   "%mul39_37 = fmul i32 %div, i32 %power_buf_6_load_2" [3dHLS.cpp:47]   --->   Operation 4076 'fmul' 'mul39_37' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4077 [5/7] (2.34ns)   --->   "%add16_38 = fadd i32 %mul12_38, i32 %mul15_38" [3dHLS.cpp:47]   --->   Operation 4077 'fadd' 'add16_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4078 [1/4] (2.32ns)   --->   "%mul19_38 = fmul i32 %center_buf_7_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4078 'fmul' 'mul19_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4079 [1/4] (2.32ns)   --->   "%mul39_38 = fmul i32 %div, i32 %power_buf_7_load_2" [3dHLS.cpp:47]   --->   Operation 4079 'fmul' 'mul39_38' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4080 [5/7] (2.34ns)   --->   "%add16_39 = fadd i32 %mul12_39, i32 %mul15_39" [3dHLS.cpp:47]   --->   Operation 4080 'fadd' 'add16_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4081 [1/4] (2.32ns)   --->   "%mul19_39 = fmul i32 %center_buf_8_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4081 'fmul' 'mul19_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4082 [1/4] (2.32ns)   --->   "%mul39_39 = fmul i32 %div, i32 %power_buf_8_load_2" [3dHLS.cpp:47]   --->   Operation 4082 'fmul' 'mul39_39' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4083 [5/7] (2.34ns)   --->   "%add16_40 = fadd i32 %mul12_40, i32 %mul15_40" [3dHLS.cpp:47]   --->   Operation 4083 'fadd' 'add16_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4084 [1/4] (2.32ns)   --->   "%mul19_40 = fmul i32 %center_buf_9_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4084 'fmul' 'mul19_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4085 [1/4] (2.32ns)   --->   "%mul39_40 = fmul i32 %div, i32 %power_buf_9_load_2" [3dHLS.cpp:47]   --->   Operation 4085 'fmul' 'mul39_40' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4086 [5/7] (2.34ns)   --->   "%add16_41 = fadd i32 %mul12_41, i32 %mul15_41" [3dHLS.cpp:47]   --->   Operation 4086 'fadd' 'add16_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4087 [1/4] (2.32ns)   --->   "%mul19_41 = fmul i32 %center_buf_10_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4087 'fmul' 'mul19_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4088 [1/4] (2.32ns)   --->   "%mul39_41 = fmul i32 %div, i32 %power_buf_10_load_2" [3dHLS.cpp:47]   --->   Operation 4088 'fmul' 'mul39_41' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4089 [5/7] (2.34ns)   --->   "%add16_42 = fadd i32 %mul12_42, i32 %mul15_42" [3dHLS.cpp:47]   --->   Operation 4089 'fadd' 'add16_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4090 [1/4] (2.32ns)   --->   "%mul19_42 = fmul i32 %center_buf_11_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4090 'fmul' 'mul19_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4091 [1/4] (2.32ns)   --->   "%mul39_42 = fmul i32 %div, i32 %power_buf_11_load_2" [3dHLS.cpp:47]   --->   Operation 4091 'fmul' 'mul39_42' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4092 [5/7] (2.34ns)   --->   "%add16_43 = fadd i32 %mul12_43, i32 %mul15_43" [3dHLS.cpp:47]   --->   Operation 4092 'fadd' 'add16_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4093 [1/4] (2.32ns)   --->   "%mul19_43 = fmul i32 %center_buf_12_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4093 'fmul' 'mul19_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4094 [1/4] (2.32ns)   --->   "%mul39_43 = fmul i32 %div, i32 %power_buf_12_load_2" [3dHLS.cpp:47]   --->   Operation 4094 'fmul' 'mul39_43' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4095 [5/7] (2.34ns)   --->   "%add16_44 = fadd i32 %mul12_44, i32 %mul15_44" [3dHLS.cpp:47]   --->   Operation 4095 'fadd' 'add16_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4096 [1/4] (2.32ns)   --->   "%mul19_44 = fmul i32 %center_buf_13_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4096 'fmul' 'mul19_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4097 [1/4] (2.32ns)   --->   "%mul39_44 = fmul i32 %div, i32 %power_buf_13_load_2" [3dHLS.cpp:47]   --->   Operation 4097 'fmul' 'mul39_44' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4098 [5/7] (2.34ns)   --->   "%add16_45 = fadd i32 %mul12_45, i32 %mul15_45" [3dHLS.cpp:47]   --->   Operation 4098 'fadd' 'add16_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4099 [1/4] (2.32ns)   --->   "%mul19_45 = fmul i32 %center_buf_14_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4099 'fmul' 'mul19_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4100 [1/4] (2.32ns)   --->   "%mul39_45 = fmul i32 %div, i32 %power_buf_14_load_2" [3dHLS.cpp:47]   --->   Operation 4100 'fmul' 'mul39_45' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4101 [5/7] (2.34ns)   --->   "%add16_46 = fadd i32 %mul12_46, i32 %mul15_46" [3dHLS.cpp:47]   --->   Operation 4101 'fadd' 'add16_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4102 [1/4] (2.32ns)   --->   "%mul19_46 = fmul i32 %center_buf_15_load_9, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4102 'fmul' 'mul19_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4103 [1/4] (2.32ns)   --->   "%mul39_46 = fmul i32 %div, i32 %power_buf_15_load_2" [3dHLS.cpp:47]   --->   Operation 4103 'fmul' 'mul39_46' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4104 [6/7] (2.34ns)   --->   "%add16_47 = fadd i32 %mul12_47, i32 %mul15_47" [3dHLS.cpp:47]   --->   Operation 4104 'fadd' 'add16_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4105 [1/4] (2.32ns)   --->   "%mul19_47 = fmul i32 %center_buf_0_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4105 'fmul' 'mul19_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4106 [1/4] (2.32ns)   --->   "%mul39_47 = fmul i32 %div, i32 %power_buf_0_load_3" [3dHLS.cpp:47]   --->   Operation 4106 'fmul' 'mul39_47' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4107 [6/7] (2.34ns)   --->   "%add16_48 = fadd i32 %mul12_48, i32 %mul15_48" [3dHLS.cpp:47]   --->   Operation 4107 'fadd' 'add16_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4108 [1/4] (2.32ns)   --->   "%mul19_48 = fmul i32 %center_buf_1_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4108 'fmul' 'mul19_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4109 [1/4] (2.32ns)   --->   "%mul39_48 = fmul i32 %div, i32 %power_buf_1_load_3" [3dHLS.cpp:47]   --->   Operation 4109 'fmul' 'mul39_48' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4110 [6/7] (2.34ns)   --->   "%add16_49 = fadd i32 %mul12_49, i32 %mul15_49" [3dHLS.cpp:47]   --->   Operation 4110 'fadd' 'add16_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4111 [1/4] (2.32ns)   --->   "%mul19_49 = fmul i32 %center_buf_2_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4111 'fmul' 'mul19_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4112 [1/4] (2.32ns)   --->   "%mul39_49 = fmul i32 %div, i32 %power_buf_2_load_3" [3dHLS.cpp:47]   --->   Operation 4112 'fmul' 'mul39_49' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4113 [6/7] (2.34ns)   --->   "%add16_50 = fadd i32 %mul12_50, i32 %mul15_50" [3dHLS.cpp:47]   --->   Operation 4113 'fadd' 'add16_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4114 [1/4] (2.32ns)   --->   "%mul19_50 = fmul i32 %center_buf_3_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4114 'fmul' 'mul19_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4115 [1/4] (2.32ns)   --->   "%mul39_50 = fmul i32 %div, i32 %power_buf_3_load_3" [3dHLS.cpp:47]   --->   Operation 4115 'fmul' 'mul39_50' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4116 [6/7] (2.34ns)   --->   "%add16_51 = fadd i32 %mul12_51, i32 %mul15_51" [3dHLS.cpp:47]   --->   Operation 4116 'fadd' 'add16_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4117 [1/4] (2.32ns)   --->   "%mul19_51 = fmul i32 %center_buf_4_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4117 'fmul' 'mul19_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4118 [1/4] (2.32ns)   --->   "%mul39_51 = fmul i32 %div, i32 %power_buf_4_load_3" [3dHLS.cpp:47]   --->   Operation 4118 'fmul' 'mul39_51' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4119 [6/7] (2.34ns)   --->   "%add16_52 = fadd i32 %mul12_52, i32 %mul15_52" [3dHLS.cpp:47]   --->   Operation 4119 'fadd' 'add16_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4120 [1/4] (2.32ns)   --->   "%mul19_52 = fmul i32 %center_buf_5_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4120 'fmul' 'mul19_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4121 [1/4] (2.32ns)   --->   "%mul39_52 = fmul i32 %div, i32 %power_buf_5_load_3" [3dHLS.cpp:47]   --->   Operation 4121 'fmul' 'mul39_52' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4122 [6/7] (2.34ns)   --->   "%add16_53 = fadd i32 %mul12_53, i32 %mul15_53" [3dHLS.cpp:47]   --->   Operation 4122 'fadd' 'add16_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4123 [1/4] (2.32ns)   --->   "%mul19_53 = fmul i32 %center_buf_6_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4123 'fmul' 'mul19_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4124 [1/4] (2.32ns)   --->   "%mul39_53 = fmul i32 %div, i32 %power_buf_6_load_3" [3dHLS.cpp:47]   --->   Operation 4124 'fmul' 'mul39_53' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4125 [6/7] (2.34ns)   --->   "%add16_54 = fadd i32 %mul12_54, i32 %mul15_54" [3dHLS.cpp:47]   --->   Operation 4125 'fadd' 'add16_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4126 [1/4] (2.32ns)   --->   "%mul19_54 = fmul i32 %center_buf_7_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4126 'fmul' 'mul19_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4127 [1/4] (2.32ns)   --->   "%mul39_54 = fmul i32 %div, i32 %power_buf_7_load_3" [3dHLS.cpp:47]   --->   Operation 4127 'fmul' 'mul39_54' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4128 [6/7] (2.34ns)   --->   "%add16_55 = fadd i32 %mul12_55, i32 %mul15_55" [3dHLS.cpp:47]   --->   Operation 4128 'fadd' 'add16_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4129 [1/4] (2.32ns)   --->   "%mul19_55 = fmul i32 %center_buf_8_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4129 'fmul' 'mul19_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4130 [1/4] (2.32ns)   --->   "%mul39_55 = fmul i32 %div, i32 %power_buf_8_load_3" [3dHLS.cpp:47]   --->   Operation 4130 'fmul' 'mul39_55' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4131 [6/7] (2.34ns)   --->   "%add16_56 = fadd i32 %mul12_56, i32 %mul15_56" [3dHLS.cpp:47]   --->   Operation 4131 'fadd' 'add16_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4132 [1/4] (2.32ns)   --->   "%mul19_56 = fmul i32 %center_buf_9_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4132 'fmul' 'mul19_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4133 [1/4] (2.32ns)   --->   "%mul39_56 = fmul i32 %div, i32 %power_buf_9_load_3" [3dHLS.cpp:47]   --->   Operation 4133 'fmul' 'mul39_56' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4134 [6/7] (2.34ns)   --->   "%add16_57 = fadd i32 %mul12_57, i32 %mul15_57" [3dHLS.cpp:47]   --->   Operation 4134 'fadd' 'add16_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4135 [1/4] (2.32ns)   --->   "%mul19_57 = fmul i32 %center_buf_10_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4135 'fmul' 'mul19_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4136 [1/4] (2.32ns)   --->   "%mul39_57 = fmul i32 %div, i32 %power_buf_10_load_3" [3dHLS.cpp:47]   --->   Operation 4136 'fmul' 'mul39_57' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4137 [6/7] (2.34ns)   --->   "%add16_58 = fadd i32 %mul12_58, i32 %mul15_58" [3dHLS.cpp:47]   --->   Operation 4137 'fadd' 'add16_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4138 [1/4] (2.32ns)   --->   "%mul19_58 = fmul i32 %center_buf_11_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4138 'fmul' 'mul19_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4139 [1/4] (2.32ns)   --->   "%mul39_58 = fmul i32 %div, i32 %power_buf_11_load_3" [3dHLS.cpp:47]   --->   Operation 4139 'fmul' 'mul39_58' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4140 [6/7] (2.34ns)   --->   "%add16_59 = fadd i32 %mul12_59, i32 %mul15_59" [3dHLS.cpp:47]   --->   Operation 4140 'fadd' 'add16_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4141 [1/4] (2.32ns)   --->   "%mul19_59 = fmul i32 %center_buf_12_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4141 'fmul' 'mul19_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4142 [1/4] (2.32ns)   --->   "%mul39_59 = fmul i32 %div, i32 %power_buf_12_load_3" [3dHLS.cpp:47]   --->   Operation 4142 'fmul' 'mul39_59' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4143 [6/7] (2.34ns)   --->   "%add16_60 = fadd i32 %mul12_60, i32 %mul15_60" [3dHLS.cpp:47]   --->   Operation 4143 'fadd' 'add16_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4144 [1/4] (2.32ns)   --->   "%mul19_60 = fmul i32 %center_buf_13_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4144 'fmul' 'mul19_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4145 [1/4] (2.32ns)   --->   "%mul39_60 = fmul i32 %div, i32 %power_buf_13_load_3" [3dHLS.cpp:47]   --->   Operation 4145 'fmul' 'mul39_60' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4146 [6/7] (2.34ns)   --->   "%add16_61 = fadd i32 %mul12_61, i32 %mul15_61" [3dHLS.cpp:47]   --->   Operation 4146 'fadd' 'add16_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4147 [1/4] (2.32ns)   --->   "%mul19_61 = fmul i32 %center_buf_14_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4147 'fmul' 'mul19_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4148 [1/4] (2.32ns)   --->   "%mul39_61 = fmul i32 %div, i32 %power_buf_14_load_3" [3dHLS.cpp:47]   --->   Operation 4148 'fmul' 'mul39_61' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4149 [6/7] (2.34ns)   --->   "%add16_62 = fadd i32 %mul12_62, i32 %mul15_62" [3dHLS.cpp:47]   --->   Operation 4149 'fadd' 'add16_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4150 [1/4] (2.32ns)   --->   "%mul19_62 = fmul i32 %center_buf_15_load_11, i32 %cs_read" [3dHLS.cpp:47]   --->   Operation 4150 'fmul' 'mul19_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4151 [1/4] (2.32ns)   --->   "%mul39_62 = fmul i32 %div, i32 %power_buf_15_load_3" [3dHLS.cpp:47]   --->   Operation 4151 'fmul' 'mul39_62' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 4152 [2/7] (2.34ns)   --->   "%add = fadd i32 %mul, i32 %mul2" [3dHLS.cpp:47]   --->   Operation 4152 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4153 [2/7] (2.34ns)   --->   "%add16_1 = fadd i32 %mul12_1, i32 %mul15_1" [3dHLS.cpp:47]   --->   Operation 4153 'fadd' 'add16_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4154 [2/7] (2.34ns)   --->   "%add16_2 = fadd i32 %mul12_2, i32 %mul15_2" [3dHLS.cpp:47]   --->   Operation 4154 'fadd' 'add16_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4155 [2/7] (2.34ns)   --->   "%add16_3 = fadd i32 %mul12_3, i32 %mul15_3" [3dHLS.cpp:47]   --->   Operation 4155 'fadd' 'add16_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4156 [2/7] (2.34ns)   --->   "%add16_4 = fadd i32 %mul12_4, i32 %mul15_4" [3dHLS.cpp:47]   --->   Operation 4156 'fadd' 'add16_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4157 [2/7] (2.34ns)   --->   "%add16_5 = fadd i32 %mul12_5, i32 %mul15_5" [3dHLS.cpp:47]   --->   Operation 4157 'fadd' 'add16_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4158 [2/7] (2.34ns)   --->   "%add16_6 = fadd i32 %mul12_6, i32 %mul15_6" [3dHLS.cpp:47]   --->   Operation 4158 'fadd' 'add16_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4159 [2/7] (2.34ns)   --->   "%add16_7 = fadd i32 %mul12_7, i32 %mul15_7" [3dHLS.cpp:47]   --->   Operation 4159 'fadd' 'add16_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4160 [2/7] (2.34ns)   --->   "%add16_8 = fadd i32 %mul12_8, i32 %mul15_8" [3dHLS.cpp:47]   --->   Operation 4160 'fadd' 'add16_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4161 [2/7] (2.34ns)   --->   "%add16_9 = fadd i32 %mul12_9, i32 %mul15_9" [3dHLS.cpp:47]   --->   Operation 4161 'fadd' 'add16_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4162 [2/7] (2.34ns)   --->   "%add16_s = fadd i32 %mul12_s, i32 %mul15_s" [3dHLS.cpp:47]   --->   Operation 4162 'fadd' 'add16_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4163 [2/7] (2.34ns)   --->   "%add16_10 = fadd i32 %mul12_10, i32 %mul15_10" [3dHLS.cpp:47]   --->   Operation 4163 'fadd' 'add16_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4164 [2/7] (2.34ns)   --->   "%add16_11 = fadd i32 %mul12_11, i32 %mul15_11" [3dHLS.cpp:47]   --->   Operation 4164 'fadd' 'add16_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4165 [2/7] (2.34ns)   --->   "%add16_12 = fadd i32 %mul12_12, i32 %mul15_12" [3dHLS.cpp:47]   --->   Operation 4165 'fadd' 'add16_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4166 [2/7] (2.34ns)   --->   "%add16_13 = fadd i32 %mul12_13, i32 %mul15_13" [3dHLS.cpp:47]   --->   Operation 4166 'fadd' 'add16_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4167 [2/7] (2.34ns)   --->   "%add16_14 = fadd i32 %mul12_14, i32 %mul15_14" [3dHLS.cpp:47]   --->   Operation 4167 'fadd' 'add16_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4168 [3/7] (2.34ns)   --->   "%add16_15 = fadd i32 %mul12_15, i32 %mul15_15" [3dHLS.cpp:47]   --->   Operation 4168 'fadd' 'add16_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4169 [3/7] (2.34ns)   --->   "%add16_16 = fadd i32 %mul12_16, i32 %mul15_16" [3dHLS.cpp:47]   --->   Operation 4169 'fadd' 'add16_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4170 [3/7] (2.34ns)   --->   "%add16_17 = fadd i32 %mul12_17, i32 %mul15_17" [3dHLS.cpp:47]   --->   Operation 4170 'fadd' 'add16_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4171 [3/7] (2.34ns)   --->   "%add16_18 = fadd i32 %mul12_18, i32 %mul15_18" [3dHLS.cpp:47]   --->   Operation 4171 'fadd' 'add16_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4172 [3/7] (2.34ns)   --->   "%add16_19 = fadd i32 %mul12_19, i32 %mul15_19" [3dHLS.cpp:47]   --->   Operation 4172 'fadd' 'add16_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4173 [3/7] (2.34ns)   --->   "%add16_20 = fadd i32 %mul12_20, i32 %mul15_20" [3dHLS.cpp:47]   --->   Operation 4173 'fadd' 'add16_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4174 [3/7] (2.34ns)   --->   "%add16_21 = fadd i32 %mul12_21, i32 %mul15_21" [3dHLS.cpp:47]   --->   Operation 4174 'fadd' 'add16_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4175 [3/7] (2.34ns)   --->   "%add16_22 = fadd i32 %mul12_22, i32 %mul15_22" [3dHLS.cpp:47]   --->   Operation 4175 'fadd' 'add16_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4176 [3/7] (2.34ns)   --->   "%add16_23 = fadd i32 %mul12_23, i32 %mul15_23" [3dHLS.cpp:47]   --->   Operation 4176 'fadd' 'add16_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4177 [3/7] (2.34ns)   --->   "%add16_24 = fadd i32 %mul12_24, i32 %mul15_24" [3dHLS.cpp:47]   --->   Operation 4177 'fadd' 'add16_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4178 [3/7] (2.34ns)   --->   "%add16_25 = fadd i32 %mul12_25, i32 %mul15_25" [3dHLS.cpp:47]   --->   Operation 4178 'fadd' 'add16_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4179 [3/7] (2.34ns)   --->   "%add16_26 = fadd i32 %mul12_26, i32 %mul15_26" [3dHLS.cpp:47]   --->   Operation 4179 'fadd' 'add16_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4180 [3/7] (2.34ns)   --->   "%add16_27 = fadd i32 %mul12_27, i32 %mul15_27" [3dHLS.cpp:47]   --->   Operation 4180 'fadd' 'add16_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4181 [3/7] (2.34ns)   --->   "%add16_28 = fadd i32 %mul12_28, i32 %mul15_28" [3dHLS.cpp:47]   --->   Operation 4181 'fadd' 'add16_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4182 [3/7] (2.34ns)   --->   "%add16_29 = fadd i32 %mul12_29, i32 %mul15_29" [3dHLS.cpp:47]   --->   Operation 4182 'fadd' 'add16_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4183 [3/7] (2.34ns)   --->   "%add16_30 = fadd i32 %mul12_30, i32 %mul15_30" [3dHLS.cpp:47]   --->   Operation 4183 'fadd' 'add16_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4184 [4/7] (2.34ns)   --->   "%add16_31 = fadd i32 %mul12_31, i32 %mul15_31" [3dHLS.cpp:47]   --->   Operation 4184 'fadd' 'add16_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4185 [4/7] (2.34ns)   --->   "%add16_32 = fadd i32 %mul12_32, i32 %mul15_32" [3dHLS.cpp:47]   --->   Operation 4185 'fadd' 'add16_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4186 [4/7] (2.34ns)   --->   "%add16_33 = fadd i32 %mul12_33, i32 %mul15_33" [3dHLS.cpp:47]   --->   Operation 4186 'fadd' 'add16_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4187 [4/7] (2.34ns)   --->   "%add16_34 = fadd i32 %mul12_34, i32 %mul15_34" [3dHLS.cpp:47]   --->   Operation 4187 'fadd' 'add16_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4188 [4/7] (2.34ns)   --->   "%add16_35 = fadd i32 %mul12_35, i32 %mul15_35" [3dHLS.cpp:47]   --->   Operation 4188 'fadd' 'add16_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4189 [4/7] (2.34ns)   --->   "%add16_36 = fadd i32 %mul12_36, i32 %mul15_36" [3dHLS.cpp:47]   --->   Operation 4189 'fadd' 'add16_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4190 [4/7] (2.34ns)   --->   "%add16_37 = fadd i32 %mul12_37, i32 %mul15_37" [3dHLS.cpp:47]   --->   Operation 4190 'fadd' 'add16_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4191 [4/7] (2.34ns)   --->   "%add16_38 = fadd i32 %mul12_38, i32 %mul15_38" [3dHLS.cpp:47]   --->   Operation 4191 'fadd' 'add16_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4192 [4/7] (2.34ns)   --->   "%add16_39 = fadd i32 %mul12_39, i32 %mul15_39" [3dHLS.cpp:47]   --->   Operation 4192 'fadd' 'add16_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4193 [4/7] (2.34ns)   --->   "%add16_40 = fadd i32 %mul12_40, i32 %mul15_40" [3dHLS.cpp:47]   --->   Operation 4193 'fadd' 'add16_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4194 [4/7] (2.34ns)   --->   "%add16_41 = fadd i32 %mul12_41, i32 %mul15_41" [3dHLS.cpp:47]   --->   Operation 4194 'fadd' 'add16_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4195 [4/7] (2.34ns)   --->   "%add16_42 = fadd i32 %mul12_42, i32 %mul15_42" [3dHLS.cpp:47]   --->   Operation 4195 'fadd' 'add16_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4196 [4/7] (2.34ns)   --->   "%add16_43 = fadd i32 %mul12_43, i32 %mul15_43" [3dHLS.cpp:47]   --->   Operation 4196 'fadd' 'add16_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4197 [4/7] (2.34ns)   --->   "%add16_44 = fadd i32 %mul12_44, i32 %mul15_44" [3dHLS.cpp:47]   --->   Operation 4197 'fadd' 'add16_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4198 [4/7] (2.34ns)   --->   "%add16_45 = fadd i32 %mul12_45, i32 %mul15_45" [3dHLS.cpp:47]   --->   Operation 4198 'fadd' 'add16_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4199 [4/7] (2.34ns)   --->   "%add16_46 = fadd i32 %mul12_46, i32 %mul15_46" [3dHLS.cpp:47]   --->   Operation 4199 'fadd' 'add16_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4200 [5/7] (2.34ns)   --->   "%add16_47 = fadd i32 %mul12_47, i32 %mul15_47" [3dHLS.cpp:47]   --->   Operation 4200 'fadd' 'add16_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4201 [5/7] (2.34ns)   --->   "%add16_48 = fadd i32 %mul12_48, i32 %mul15_48" [3dHLS.cpp:47]   --->   Operation 4201 'fadd' 'add16_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4202 [5/7] (2.34ns)   --->   "%add16_49 = fadd i32 %mul12_49, i32 %mul15_49" [3dHLS.cpp:47]   --->   Operation 4202 'fadd' 'add16_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4203 [5/7] (2.34ns)   --->   "%add16_50 = fadd i32 %mul12_50, i32 %mul15_50" [3dHLS.cpp:47]   --->   Operation 4203 'fadd' 'add16_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4204 [5/7] (2.34ns)   --->   "%add16_51 = fadd i32 %mul12_51, i32 %mul15_51" [3dHLS.cpp:47]   --->   Operation 4204 'fadd' 'add16_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4205 [5/7] (2.34ns)   --->   "%add16_52 = fadd i32 %mul12_52, i32 %mul15_52" [3dHLS.cpp:47]   --->   Operation 4205 'fadd' 'add16_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4206 [5/7] (2.34ns)   --->   "%add16_53 = fadd i32 %mul12_53, i32 %mul15_53" [3dHLS.cpp:47]   --->   Operation 4206 'fadd' 'add16_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4207 [5/7] (2.34ns)   --->   "%add16_54 = fadd i32 %mul12_54, i32 %mul15_54" [3dHLS.cpp:47]   --->   Operation 4207 'fadd' 'add16_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4208 [5/7] (2.34ns)   --->   "%add16_55 = fadd i32 %mul12_55, i32 %mul15_55" [3dHLS.cpp:47]   --->   Operation 4208 'fadd' 'add16_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4209 [5/7] (2.34ns)   --->   "%add16_56 = fadd i32 %mul12_56, i32 %mul15_56" [3dHLS.cpp:47]   --->   Operation 4209 'fadd' 'add16_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4210 [5/7] (2.34ns)   --->   "%add16_57 = fadd i32 %mul12_57, i32 %mul15_57" [3dHLS.cpp:47]   --->   Operation 4210 'fadd' 'add16_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4211 [5/7] (2.34ns)   --->   "%add16_58 = fadd i32 %mul12_58, i32 %mul15_58" [3dHLS.cpp:47]   --->   Operation 4211 'fadd' 'add16_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4212 [5/7] (2.34ns)   --->   "%add16_59 = fadd i32 %mul12_59, i32 %mul15_59" [3dHLS.cpp:47]   --->   Operation 4212 'fadd' 'add16_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4213 [5/7] (2.34ns)   --->   "%add16_60 = fadd i32 %mul12_60, i32 %mul15_60" [3dHLS.cpp:47]   --->   Operation 4213 'fadd' 'add16_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4214 [5/7] (2.34ns)   --->   "%add16_61 = fadd i32 %mul12_61, i32 %mul15_61" [3dHLS.cpp:47]   --->   Operation 4214 'fadd' 'add16_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4215 [5/7] (2.34ns)   --->   "%add16_62 = fadd i32 %mul12_62, i32 %mul15_62" [3dHLS.cpp:47]   --->   Operation 4215 'fadd' 'add16_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 4216 [1/7] (2.34ns)   --->   "%add = fadd i32 %mul, i32 %mul2" [3dHLS.cpp:47]   --->   Operation 4216 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4217 [1/7] (2.34ns)   --->   "%add16_1 = fadd i32 %mul12_1, i32 %mul15_1" [3dHLS.cpp:47]   --->   Operation 4217 'fadd' 'add16_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4218 [1/7] (2.34ns)   --->   "%add16_2 = fadd i32 %mul12_2, i32 %mul15_2" [3dHLS.cpp:47]   --->   Operation 4218 'fadd' 'add16_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4219 [1/7] (2.34ns)   --->   "%add16_3 = fadd i32 %mul12_3, i32 %mul15_3" [3dHLS.cpp:47]   --->   Operation 4219 'fadd' 'add16_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4220 [1/7] (2.34ns)   --->   "%add16_4 = fadd i32 %mul12_4, i32 %mul15_4" [3dHLS.cpp:47]   --->   Operation 4220 'fadd' 'add16_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4221 [1/7] (2.34ns)   --->   "%add16_5 = fadd i32 %mul12_5, i32 %mul15_5" [3dHLS.cpp:47]   --->   Operation 4221 'fadd' 'add16_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4222 [1/7] (2.34ns)   --->   "%add16_6 = fadd i32 %mul12_6, i32 %mul15_6" [3dHLS.cpp:47]   --->   Operation 4222 'fadd' 'add16_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4223 [1/7] (2.34ns)   --->   "%add16_7 = fadd i32 %mul12_7, i32 %mul15_7" [3dHLS.cpp:47]   --->   Operation 4223 'fadd' 'add16_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4224 [1/7] (2.34ns)   --->   "%add16_8 = fadd i32 %mul12_8, i32 %mul15_8" [3dHLS.cpp:47]   --->   Operation 4224 'fadd' 'add16_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4225 [1/7] (2.34ns)   --->   "%add16_9 = fadd i32 %mul12_9, i32 %mul15_9" [3dHLS.cpp:47]   --->   Operation 4225 'fadd' 'add16_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4226 [1/7] (2.34ns)   --->   "%add16_s = fadd i32 %mul12_s, i32 %mul15_s" [3dHLS.cpp:47]   --->   Operation 4226 'fadd' 'add16_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4227 [1/7] (2.34ns)   --->   "%add16_10 = fadd i32 %mul12_10, i32 %mul15_10" [3dHLS.cpp:47]   --->   Operation 4227 'fadd' 'add16_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4228 [1/7] (2.34ns)   --->   "%add16_11 = fadd i32 %mul12_11, i32 %mul15_11" [3dHLS.cpp:47]   --->   Operation 4228 'fadd' 'add16_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4229 [1/7] (2.34ns)   --->   "%add16_12 = fadd i32 %mul12_12, i32 %mul15_12" [3dHLS.cpp:47]   --->   Operation 4229 'fadd' 'add16_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4230 [1/7] (2.34ns)   --->   "%add16_13 = fadd i32 %mul12_13, i32 %mul15_13" [3dHLS.cpp:47]   --->   Operation 4230 'fadd' 'add16_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4231 [1/7] (2.34ns)   --->   "%add16_14 = fadd i32 %mul12_14, i32 %mul15_14" [3dHLS.cpp:47]   --->   Operation 4231 'fadd' 'add16_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4232 [2/7] (2.34ns)   --->   "%add16_15 = fadd i32 %mul12_15, i32 %mul15_15" [3dHLS.cpp:47]   --->   Operation 4232 'fadd' 'add16_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4233 [2/7] (2.34ns)   --->   "%add16_16 = fadd i32 %mul12_16, i32 %mul15_16" [3dHLS.cpp:47]   --->   Operation 4233 'fadd' 'add16_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4234 [2/7] (2.34ns)   --->   "%add16_17 = fadd i32 %mul12_17, i32 %mul15_17" [3dHLS.cpp:47]   --->   Operation 4234 'fadd' 'add16_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4235 [2/7] (2.34ns)   --->   "%add16_18 = fadd i32 %mul12_18, i32 %mul15_18" [3dHLS.cpp:47]   --->   Operation 4235 'fadd' 'add16_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4236 [2/7] (2.34ns)   --->   "%add16_19 = fadd i32 %mul12_19, i32 %mul15_19" [3dHLS.cpp:47]   --->   Operation 4236 'fadd' 'add16_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4237 [2/7] (2.34ns)   --->   "%add16_20 = fadd i32 %mul12_20, i32 %mul15_20" [3dHLS.cpp:47]   --->   Operation 4237 'fadd' 'add16_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4238 [2/7] (2.34ns)   --->   "%add16_21 = fadd i32 %mul12_21, i32 %mul15_21" [3dHLS.cpp:47]   --->   Operation 4238 'fadd' 'add16_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4239 [2/7] (2.34ns)   --->   "%add16_22 = fadd i32 %mul12_22, i32 %mul15_22" [3dHLS.cpp:47]   --->   Operation 4239 'fadd' 'add16_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4240 [2/7] (2.34ns)   --->   "%add16_23 = fadd i32 %mul12_23, i32 %mul15_23" [3dHLS.cpp:47]   --->   Operation 4240 'fadd' 'add16_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4241 [2/7] (2.34ns)   --->   "%add16_24 = fadd i32 %mul12_24, i32 %mul15_24" [3dHLS.cpp:47]   --->   Operation 4241 'fadd' 'add16_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4242 [2/7] (2.34ns)   --->   "%add16_25 = fadd i32 %mul12_25, i32 %mul15_25" [3dHLS.cpp:47]   --->   Operation 4242 'fadd' 'add16_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4243 [2/7] (2.34ns)   --->   "%add16_26 = fadd i32 %mul12_26, i32 %mul15_26" [3dHLS.cpp:47]   --->   Operation 4243 'fadd' 'add16_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4244 [2/7] (2.34ns)   --->   "%add16_27 = fadd i32 %mul12_27, i32 %mul15_27" [3dHLS.cpp:47]   --->   Operation 4244 'fadd' 'add16_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4245 [2/7] (2.34ns)   --->   "%add16_28 = fadd i32 %mul12_28, i32 %mul15_28" [3dHLS.cpp:47]   --->   Operation 4245 'fadd' 'add16_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4246 [2/7] (2.34ns)   --->   "%add16_29 = fadd i32 %mul12_29, i32 %mul15_29" [3dHLS.cpp:47]   --->   Operation 4246 'fadd' 'add16_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4247 [2/7] (2.34ns)   --->   "%add16_30 = fadd i32 %mul12_30, i32 %mul15_30" [3dHLS.cpp:47]   --->   Operation 4247 'fadd' 'add16_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4248 [3/7] (2.34ns)   --->   "%add16_31 = fadd i32 %mul12_31, i32 %mul15_31" [3dHLS.cpp:47]   --->   Operation 4248 'fadd' 'add16_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4249 [3/7] (2.34ns)   --->   "%add16_32 = fadd i32 %mul12_32, i32 %mul15_32" [3dHLS.cpp:47]   --->   Operation 4249 'fadd' 'add16_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4250 [3/7] (2.34ns)   --->   "%add16_33 = fadd i32 %mul12_33, i32 %mul15_33" [3dHLS.cpp:47]   --->   Operation 4250 'fadd' 'add16_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4251 [3/7] (2.34ns)   --->   "%add16_34 = fadd i32 %mul12_34, i32 %mul15_34" [3dHLS.cpp:47]   --->   Operation 4251 'fadd' 'add16_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4252 [3/7] (2.34ns)   --->   "%add16_35 = fadd i32 %mul12_35, i32 %mul15_35" [3dHLS.cpp:47]   --->   Operation 4252 'fadd' 'add16_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4253 [3/7] (2.34ns)   --->   "%add16_36 = fadd i32 %mul12_36, i32 %mul15_36" [3dHLS.cpp:47]   --->   Operation 4253 'fadd' 'add16_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4254 [3/7] (2.34ns)   --->   "%add16_37 = fadd i32 %mul12_37, i32 %mul15_37" [3dHLS.cpp:47]   --->   Operation 4254 'fadd' 'add16_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4255 [3/7] (2.34ns)   --->   "%add16_38 = fadd i32 %mul12_38, i32 %mul15_38" [3dHLS.cpp:47]   --->   Operation 4255 'fadd' 'add16_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4256 [3/7] (2.34ns)   --->   "%add16_39 = fadd i32 %mul12_39, i32 %mul15_39" [3dHLS.cpp:47]   --->   Operation 4256 'fadd' 'add16_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4257 [3/7] (2.34ns)   --->   "%add16_40 = fadd i32 %mul12_40, i32 %mul15_40" [3dHLS.cpp:47]   --->   Operation 4257 'fadd' 'add16_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4258 [3/7] (2.34ns)   --->   "%add16_41 = fadd i32 %mul12_41, i32 %mul15_41" [3dHLS.cpp:47]   --->   Operation 4258 'fadd' 'add16_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4259 [3/7] (2.34ns)   --->   "%add16_42 = fadd i32 %mul12_42, i32 %mul15_42" [3dHLS.cpp:47]   --->   Operation 4259 'fadd' 'add16_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4260 [3/7] (2.34ns)   --->   "%add16_43 = fadd i32 %mul12_43, i32 %mul15_43" [3dHLS.cpp:47]   --->   Operation 4260 'fadd' 'add16_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4261 [3/7] (2.34ns)   --->   "%add16_44 = fadd i32 %mul12_44, i32 %mul15_44" [3dHLS.cpp:47]   --->   Operation 4261 'fadd' 'add16_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4262 [3/7] (2.34ns)   --->   "%add16_45 = fadd i32 %mul12_45, i32 %mul15_45" [3dHLS.cpp:47]   --->   Operation 4262 'fadd' 'add16_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4263 [3/7] (2.34ns)   --->   "%add16_46 = fadd i32 %mul12_46, i32 %mul15_46" [3dHLS.cpp:47]   --->   Operation 4263 'fadd' 'add16_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4264 [4/7] (2.34ns)   --->   "%add16_47 = fadd i32 %mul12_47, i32 %mul15_47" [3dHLS.cpp:47]   --->   Operation 4264 'fadd' 'add16_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4265 [4/7] (2.34ns)   --->   "%add16_48 = fadd i32 %mul12_48, i32 %mul15_48" [3dHLS.cpp:47]   --->   Operation 4265 'fadd' 'add16_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4266 [4/7] (2.34ns)   --->   "%add16_49 = fadd i32 %mul12_49, i32 %mul15_49" [3dHLS.cpp:47]   --->   Operation 4266 'fadd' 'add16_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4267 [4/7] (2.34ns)   --->   "%add16_50 = fadd i32 %mul12_50, i32 %mul15_50" [3dHLS.cpp:47]   --->   Operation 4267 'fadd' 'add16_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4268 [4/7] (2.34ns)   --->   "%add16_51 = fadd i32 %mul12_51, i32 %mul15_51" [3dHLS.cpp:47]   --->   Operation 4268 'fadd' 'add16_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4269 [4/7] (2.34ns)   --->   "%add16_52 = fadd i32 %mul12_52, i32 %mul15_52" [3dHLS.cpp:47]   --->   Operation 4269 'fadd' 'add16_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4270 [4/7] (2.34ns)   --->   "%add16_53 = fadd i32 %mul12_53, i32 %mul15_53" [3dHLS.cpp:47]   --->   Operation 4270 'fadd' 'add16_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4271 [4/7] (2.34ns)   --->   "%add16_54 = fadd i32 %mul12_54, i32 %mul15_54" [3dHLS.cpp:47]   --->   Operation 4271 'fadd' 'add16_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4272 [4/7] (2.34ns)   --->   "%add16_55 = fadd i32 %mul12_55, i32 %mul15_55" [3dHLS.cpp:47]   --->   Operation 4272 'fadd' 'add16_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4273 [4/7] (2.34ns)   --->   "%add16_56 = fadd i32 %mul12_56, i32 %mul15_56" [3dHLS.cpp:47]   --->   Operation 4273 'fadd' 'add16_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4274 [4/7] (2.34ns)   --->   "%add16_57 = fadd i32 %mul12_57, i32 %mul15_57" [3dHLS.cpp:47]   --->   Operation 4274 'fadd' 'add16_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4275 [4/7] (2.34ns)   --->   "%add16_58 = fadd i32 %mul12_58, i32 %mul15_58" [3dHLS.cpp:47]   --->   Operation 4275 'fadd' 'add16_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4276 [4/7] (2.34ns)   --->   "%add16_59 = fadd i32 %mul12_59, i32 %mul15_59" [3dHLS.cpp:47]   --->   Operation 4276 'fadd' 'add16_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4277 [4/7] (2.34ns)   --->   "%add16_60 = fadd i32 %mul12_60, i32 %mul15_60" [3dHLS.cpp:47]   --->   Operation 4277 'fadd' 'add16_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4278 [4/7] (2.34ns)   --->   "%add16_61 = fadd i32 %mul12_61, i32 %mul15_61" [3dHLS.cpp:47]   --->   Operation 4278 'fadd' 'add16_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4279 [4/7] (2.34ns)   --->   "%add16_62 = fadd i32 %mul12_62, i32 %mul15_62" [3dHLS.cpp:47]   --->   Operation 4279 'fadd' 'add16_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 4280 [7/7] (2.34ns)   --->   "%add2 = fadd i32 %add, i32 %mul3" [3dHLS.cpp:47]   --->   Operation 4280 'fadd' 'add2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4281 [7/7] (2.34ns)   --->   "%add20_1 = fadd i32 %add16_1, i32 %mul19_1" [3dHLS.cpp:47]   --->   Operation 4281 'fadd' 'add20_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4282 [7/7] (2.34ns)   --->   "%add20_2 = fadd i32 %add16_2, i32 %mul19_2" [3dHLS.cpp:47]   --->   Operation 4282 'fadd' 'add20_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4283 [7/7] (2.34ns)   --->   "%add20_3 = fadd i32 %add16_3, i32 %mul19_3" [3dHLS.cpp:47]   --->   Operation 4283 'fadd' 'add20_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4284 [7/7] (2.34ns)   --->   "%add20_4 = fadd i32 %add16_4, i32 %mul19_4" [3dHLS.cpp:47]   --->   Operation 4284 'fadd' 'add20_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4285 [7/7] (2.34ns)   --->   "%add20_5 = fadd i32 %add16_5, i32 %mul19_5" [3dHLS.cpp:47]   --->   Operation 4285 'fadd' 'add20_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4286 [7/7] (2.34ns)   --->   "%add20_6 = fadd i32 %add16_6, i32 %mul19_6" [3dHLS.cpp:47]   --->   Operation 4286 'fadd' 'add20_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4287 [7/7] (2.34ns)   --->   "%add20_7 = fadd i32 %add16_7, i32 %mul19_7" [3dHLS.cpp:47]   --->   Operation 4287 'fadd' 'add20_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4288 [7/7] (2.34ns)   --->   "%add20_8 = fadd i32 %add16_8, i32 %mul19_8" [3dHLS.cpp:47]   --->   Operation 4288 'fadd' 'add20_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4289 [7/7] (2.34ns)   --->   "%add20_9 = fadd i32 %add16_9, i32 %mul19_9" [3dHLS.cpp:47]   --->   Operation 4289 'fadd' 'add20_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4290 [7/7] (2.34ns)   --->   "%add20_s = fadd i32 %add16_s, i32 %mul19_s" [3dHLS.cpp:47]   --->   Operation 4290 'fadd' 'add20_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4291 [7/7] (2.34ns)   --->   "%add20_10 = fadd i32 %add16_10, i32 %mul19_10" [3dHLS.cpp:47]   --->   Operation 4291 'fadd' 'add20_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4292 [7/7] (2.34ns)   --->   "%add20_11 = fadd i32 %add16_11, i32 %mul19_11" [3dHLS.cpp:47]   --->   Operation 4292 'fadd' 'add20_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4293 [7/7] (2.34ns)   --->   "%add20_12 = fadd i32 %add16_12, i32 %mul19_12" [3dHLS.cpp:47]   --->   Operation 4293 'fadd' 'add20_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4294 [7/7] (2.34ns)   --->   "%add20_13 = fadd i32 %add16_13, i32 %mul19_13" [3dHLS.cpp:47]   --->   Operation 4294 'fadd' 'add20_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4295 [7/7] (2.34ns)   --->   "%add20_14 = fadd i32 %add16_14, i32 %mul19_14" [3dHLS.cpp:47]   --->   Operation 4295 'fadd' 'add20_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4296 [1/7] (2.34ns)   --->   "%add16_15 = fadd i32 %mul12_15, i32 %mul15_15" [3dHLS.cpp:47]   --->   Operation 4296 'fadd' 'add16_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4297 [1/7] (2.34ns)   --->   "%add16_16 = fadd i32 %mul12_16, i32 %mul15_16" [3dHLS.cpp:47]   --->   Operation 4297 'fadd' 'add16_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4298 [1/7] (2.34ns)   --->   "%add16_17 = fadd i32 %mul12_17, i32 %mul15_17" [3dHLS.cpp:47]   --->   Operation 4298 'fadd' 'add16_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4299 [1/7] (2.34ns)   --->   "%add16_18 = fadd i32 %mul12_18, i32 %mul15_18" [3dHLS.cpp:47]   --->   Operation 4299 'fadd' 'add16_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4300 [1/7] (2.34ns)   --->   "%add16_19 = fadd i32 %mul12_19, i32 %mul15_19" [3dHLS.cpp:47]   --->   Operation 4300 'fadd' 'add16_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4301 [1/7] (2.34ns)   --->   "%add16_20 = fadd i32 %mul12_20, i32 %mul15_20" [3dHLS.cpp:47]   --->   Operation 4301 'fadd' 'add16_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4302 [1/7] (2.34ns)   --->   "%add16_21 = fadd i32 %mul12_21, i32 %mul15_21" [3dHLS.cpp:47]   --->   Operation 4302 'fadd' 'add16_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4303 [1/7] (2.34ns)   --->   "%add16_22 = fadd i32 %mul12_22, i32 %mul15_22" [3dHLS.cpp:47]   --->   Operation 4303 'fadd' 'add16_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4304 [1/7] (2.34ns)   --->   "%add16_23 = fadd i32 %mul12_23, i32 %mul15_23" [3dHLS.cpp:47]   --->   Operation 4304 'fadd' 'add16_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4305 [1/7] (2.34ns)   --->   "%add16_24 = fadd i32 %mul12_24, i32 %mul15_24" [3dHLS.cpp:47]   --->   Operation 4305 'fadd' 'add16_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4306 [1/7] (2.34ns)   --->   "%add16_25 = fadd i32 %mul12_25, i32 %mul15_25" [3dHLS.cpp:47]   --->   Operation 4306 'fadd' 'add16_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4307 [1/7] (2.34ns)   --->   "%add16_26 = fadd i32 %mul12_26, i32 %mul15_26" [3dHLS.cpp:47]   --->   Operation 4307 'fadd' 'add16_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4308 [1/7] (2.34ns)   --->   "%add16_27 = fadd i32 %mul12_27, i32 %mul15_27" [3dHLS.cpp:47]   --->   Operation 4308 'fadd' 'add16_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4309 [1/7] (2.34ns)   --->   "%add16_28 = fadd i32 %mul12_28, i32 %mul15_28" [3dHLS.cpp:47]   --->   Operation 4309 'fadd' 'add16_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4310 [1/7] (2.34ns)   --->   "%add16_29 = fadd i32 %mul12_29, i32 %mul15_29" [3dHLS.cpp:47]   --->   Operation 4310 'fadd' 'add16_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4311 [1/7] (2.34ns)   --->   "%add16_30 = fadd i32 %mul12_30, i32 %mul15_30" [3dHLS.cpp:47]   --->   Operation 4311 'fadd' 'add16_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4312 [2/7] (2.34ns)   --->   "%add16_31 = fadd i32 %mul12_31, i32 %mul15_31" [3dHLS.cpp:47]   --->   Operation 4312 'fadd' 'add16_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4313 [2/7] (2.34ns)   --->   "%add16_32 = fadd i32 %mul12_32, i32 %mul15_32" [3dHLS.cpp:47]   --->   Operation 4313 'fadd' 'add16_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4314 [2/7] (2.34ns)   --->   "%add16_33 = fadd i32 %mul12_33, i32 %mul15_33" [3dHLS.cpp:47]   --->   Operation 4314 'fadd' 'add16_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4315 [2/7] (2.34ns)   --->   "%add16_34 = fadd i32 %mul12_34, i32 %mul15_34" [3dHLS.cpp:47]   --->   Operation 4315 'fadd' 'add16_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4316 [2/7] (2.34ns)   --->   "%add16_35 = fadd i32 %mul12_35, i32 %mul15_35" [3dHLS.cpp:47]   --->   Operation 4316 'fadd' 'add16_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4317 [2/7] (2.34ns)   --->   "%add16_36 = fadd i32 %mul12_36, i32 %mul15_36" [3dHLS.cpp:47]   --->   Operation 4317 'fadd' 'add16_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4318 [2/7] (2.34ns)   --->   "%add16_37 = fadd i32 %mul12_37, i32 %mul15_37" [3dHLS.cpp:47]   --->   Operation 4318 'fadd' 'add16_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4319 [2/7] (2.34ns)   --->   "%add16_38 = fadd i32 %mul12_38, i32 %mul15_38" [3dHLS.cpp:47]   --->   Operation 4319 'fadd' 'add16_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4320 [2/7] (2.34ns)   --->   "%add16_39 = fadd i32 %mul12_39, i32 %mul15_39" [3dHLS.cpp:47]   --->   Operation 4320 'fadd' 'add16_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4321 [2/7] (2.34ns)   --->   "%add16_40 = fadd i32 %mul12_40, i32 %mul15_40" [3dHLS.cpp:47]   --->   Operation 4321 'fadd' 'add16_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4322 [2/7] (2.34ns)   --->   "%add16_41 = fadd i32 %mul12_41, i32 %mul15_41" [3dHLS.cpp:47]   --->   Operation 4322 'fadd' 'add16_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4323 [2/7] (2.34ns)   --->   "%add16_42 = fadd i32 %mul12_42, i32 %mul15_42" [3dHLS.cpp:47]   --->   Operation 4323 'fadd' 'add16_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4324 [2/7] (2.34ns)   --->   "%add16_43 = fadd i32 %mul12_43, i32 %mul15_43" [3dHLS.cpp:47]   --->   Operation 4324 'fadd' 'add16_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4325 [2/7] (2.34ns)   --->   "%add16_44 = fadd i32 %mul12_44, i32 %mul15_44" [3dHLS.cpp:47]   --->   Operation 4325 'fadd' 'add16_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4326 [2/7] (2.34ns)   --->   "%add16_45 = fadd i32 %mul12_45, i32 %mul15_45" [3dHLS.cpp:47]   --->   Operation 4326 'fadd' 'add16_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4327 [2/7] (2.34ns)   --->   "%add16_46 = fadd i32 %mul12_46, i32 %mul15_46" [3dHLS.cpp:47]   --->   Operation 4327 'fadd' 'add16_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4328 [3/7] (2.34ns)   --->   "%add16_47 = fadd i32 %mul12_47, i32 %mul15_47" [3dHLS.cpp:47]   --->   Operation 4328 'fadd' 'add16_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4329 [3/7] (2.34ns)   --->   "%add16_48 = fadd i32 %mul12_48, i32 %mul15_48" [3dHLS.cpp:47]   --->   Operation 4329 'fadd' 'add16_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4330 [3/7] (2.34ns)   --->   "%add16_49 = fadd i32 %mul12_49, i32 %mul15_49" [3dHLS.cpp:47]   --->   Operation 4330 'fadd' 'add16_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4331 [3/7] (2.34ns)   --->   "%add16_50 = fadd i32 %mul12_50, i32 %mul15_50" [3dHLS.cpp:47]   --->   Operation 4331 'fadd' 'add16_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4332 [3/7] (2.34ns)   --->   "%add16_51 = fadd i32 %mul12_51, i32 %mul15_51" [3dHLS.cpp:47]   --->   Operation 4332 'fadd' 'add16_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4333 [3/7] (2.34ns)   --->   "%add16_52 = fadd i32 %mul12_52, i32 %mul15_52" [3dHLS.cpp:47]   --->   Operation 4333 'fadd' 'add16_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4334 [3/7] (2.34ns)   --->   "%add16_53 = fadd i32 %mul12_53, i32 %mul15_53" [3dHLS.cpp:47]   --->   Operation 4334 'fadd' 'add16_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4335 [3/7] (2.34ns)   --->   "%add16_54 = fadd i32 %mul12_54, i32 %mul15_54" [3dHLS.cpp:47]   --->   Operation 4335 'fadd' 'add16_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4336 [3/7] (2.34ns)   --->   "%add16_55 = fadd i32 %mul12_55, i32 %mul15_55" [3dHLS.cpp:47]   --->   Operation 4336 'fadd' 'add16_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4337 [3/7] (2.34ns)   --->   "%add16_56 = fadd i32 %mul12_56, i32 %mul15_56" [3dHLS.cpp:47]   --->   Operation 4337 'fadd' 'add16_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4338 [3/7] (2.34ns)   --->   "%add16_57 = fadd i32 %mul12_57, i32 %mul15_57" [3dHLS.cpp:47]   --->   Operation 4338 'fadd' 'add16_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4339 [3/7] (2.34ns)   --->   "%add16_58 = fadd i32 %mul12_58, i32 %mul15_58" [3dHLS.cpp:47]   --->   Operation 4339 'fadd' 'add16_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4340 [3/7] (2.34ns)   --->   "%add16_59 = fadd i32 %mul12_59, i32 %mul15_59" [3dHLS.cpp:47]   --->   Operation 4340 'fadd' 'add16_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4341 [3/7] (2.34ns)   --->   "%add16_60 = fadd i32 %mul12_60, i32 %mul15_60" [3dHLS.cpp:47]   --->   Operation 4341 'fadd' 'add16_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4342 [3/7] (2.34ns)   --->   "%add16_61 = fadd i32 %mul12_61, i32 %mul15_61" [3dHLS.cpp:47]   --->   Operation 4342 'fadd' 'add16_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4343 [3/7] (2.34ns)   --->   "%add16_62 = fadd i32 %mul12_62, i32 %mul15_62" [3dHLS.cpp:47]   --->   Operation 4343 'fadd' 'add16_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 4344 [6/7] (2.34ns)   --->   "%add2 = fadd i32 %add, i32 %mul3" [3dHLS.cpp:47]   --->   Operation 4344 'fadd' 'add2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4345 [6/7] (2.34ns)   --->   "%add20_1 = fadd i32 %add16_1, i32 %mul19_1" [3dHLS.cpp:47]   --->   Operation 4345 'fadd' 'add20_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4346 [6/7] (2.34ns)   --->   "%add20_2 = fadd i32 %add16_2, i32 %mul19_2" [3dHLS.cpp:47]   --->   Operation 4346 'fadd' 'add20_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4347 [6/7] (2.34ns)   --->   "%add20_3 = fadd i32 %add16_3, i32 %mul19_3" [3dHLS.cpp:47]   --->   Operation 4347 'fadd' 'add20_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4348 [6/7] (2.34ns)   --->   "%add20_4 = fadd i32 %add16_4, i32 %mul19_4" [3dHLS.cpp:47]   --->   Operation 4348 'fadd' 'add20_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4349 [6/7] (2.34ns)   --->   "%add20_5 = fadd i32 %add16_5, i32 %mul19_5" [3dHLS.cpp:47]   --->   Operation 4349 'fadd' 'add20_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4350 [6/7] (2.34ns)   --->   "%add20_6 = fadd i32 %add16_6, i32 %mul19_6" [3dHLS.cpp:47]   --->   Operation 4350 'fadd' 'add20_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4351 [6/7] (2.34ns)   --->   "%add20_7 = fadd i32 %add16_7, i32 %mul19_7" [3dHLS.cpp:47]   --->   Operation 4351 'fadd' 'add20_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4352 [6/7] (2.34ns)   --->   "%add20_8 = fadd i32 %add16_8, i32 %mul19_8" [3dHLS.cpp:47]   --->   Operation 4352 'fadd' 'add20_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4353 [6/7] (2.34ns)   --->   "%add20_9 = fadd i32 %add16_9, i32 %mul19_9" [3dHLS.cpp:47]   --->   Operation 4353 'fadd' 'add20_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4354 [6/7] (2.34ns)   --->   "%add20_s = fadd i32 %add16_s, i32 %mul19_s" [3dHLS.cpp:47]   --->   Operation 4354 'fadd' 'add20_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4355 [6/7] (2.34ns)   --->   "%add20_10 = fadd i32 %add16_10, i32 %mul19_10" [3dHLS.cpp:47]   --->   Operation 4355 'fadd' 'add20_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4356 [6/7] (2.34ns)   --->   "%add20_11 = fadd i32 %add16_11, i32 %mul19_11" [3dHLS.cpp:47]   --->   Operation 4356 'fadd' 'add20_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4357 [6/7] (2.34ns)   --->   "%add20_12 = fadd i32 %add16_12, i32 %mul19_12" [3dHLS.cpp:47]   --->   Operation 4357 'fadd' 'add20_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4358 [6/7] (2.34ns)   --->   "%add20_13 = fadd i32 %add16_13, i32 %mul19_13" [3dHLS.cpp:47]   --->   Operation 4358 'fadd' 'add20_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4359 [6/7] (2.34ns)   --->   "%add20_14 = fadd i32 %add16_14, i32 %mul19_14" [3dHLS.cpp:47]   --->   Operation 4359 'fadd' 'add20_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4360 [7/7] (2.34ns)   --->   "%add20_15 = fadd i32 %add16_15, i32 %mul19_15" [3dHLS.cpp:47]   --->   Operation 4360 'fadd' 'add20_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4361 [7/7] (2.34ns)   --->   "%add20_16 = fadd i32 %add16_16, i32 %mul19_16" [3dHLS.cpp:47]   --->   Operation 4361 'fadd' 'add20_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4362 [7/7] (2.34ns)   --->   "%add20_17 = fadd i32 %add16_17, i32 %mul19_17" [3dHLS.cpp:47]   --->   Operation 4362 'fadd' 'add20_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4363 [7/7] (2.34ns)   --->   "%add20_18 = fadd i32 %add16_18, i32 %mul19_18" [3dHLS.cpp:47]   --->   Operation 4363 'fadd' 'add20_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4364 [7/7] (2.34ns)   --->   "%add20_19 = fadd i32 %add16_19, i32 %mul19_19" [3dHLS.cpp:47]   --->   Operation 4364 'fadd' 'add20_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4365 [7/7] (2.34ns)   --->   "%add20_20 = fadd i32 %add16_20, i32 %mul19_20" [3dHLS.cpp:47]   --->   Operation 4365 'fadd' 'add20_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4366 [7/7] (2.34ns)   --->   "%add20_21 = fadd i32 %add16_21, i32 %mul19_21" [3dHLS.cpp:47]   --->   Operation 4366 'fadd' 'add20_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4367 [7/7] (2.34ns)   --->   "%add20_22 = fadd i32 %add16_22, i32 %mul19_22" [3dHLS.cpp:47]   --->   Operation 4367 'fadd' 'add20_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4368 [7/7] (2.34ns)   --->   "%add20_23 = fadd i32 %add16_23, i32 %mul19_23" [3dHLS.cpp:47]   --->   Operation 4368 'fadd' 'add20_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4369 [7/7] (2.34ns)   --->   "%add20_24 = fadd i32 %add16_24, i32 %mul19_24" [3dHLS.cpp:47]   --->   Operation 4369 'fadd' 'add20_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4370 [7/7] (2.34ns)   --->   "%add20_25 = fadd i32 %add16_25, i32 %mul19_25" [3dHLS.cpp:47]   --->   Operation 4370 'fadd' 'add20_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4371 [7/7] (2.34ns)   --->   "%add20_26 = fadd i32 %add16_26, i32 %mul19_26" [3dHLS.cpp:47]   --->   Operation 4371 'fadd' 'add20_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4372 [7/7] (2.34ns)   --->   "%add20_27 = fadd i32 %add16_27, i32 %mul19_27" [3dHLS.cpp:47]   --->   Operation 4372 'fadd' 'add20_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4373 [7/7] (2.34ns)   --->   "%add20_28 = fadd i32 %add16_28, i32 %mul19_28" [3dHLS.cpp:47]   --->   Operation 4373 'fadd' 'add20_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4374 [7/7] (2.34ns)   --->   "%add20_29 = fadd i32 %add16_29, i32 %mul19_29" [3dHLS.cpp:47]   --->   Operation 4374 'fadd' 'add20_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4375 [7/7] (2.34ns)   --->   "%add20_30 = fadd i32 %add16_30, i32 %mul19_30" [3dHLS.cpp:47]   --->   Operation 4375 'fadd' 'add20_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4376 [1/7] (2.34ns)   --->   "%add16_31 = fadd i32 %mul12_31, i32 %mul15_31" [3dHLS.cpp:47]   --->   Operation 4376 'fadd' 'add16_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4377 [1/7] (2.34ns)   --->   "%add16_32 = fadd i32 %mul12_32, i32 %mul15_32" [3dHLS.cpp:47]   --->   Operation 4377 'fadd' 'add16_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4378 [1/7] (2.34ns)   --->   "%add16_33 = fadd i32 %mul12_33, i32 %mul15_33" [3dHLS.cpp:47]   --->   Operation 4378 'fadd' 'add16_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4379 [1/7] (2.34ns)   --->   "%add16_34 = fadd i32 %mul12_34, i32 %mul15_34" [3dHLS.cpp:47]   --->   Operation 4379 'fadd' 'add16_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4380 [1/7] (2.34ns)   --->   "%add16_35 = fadd i32 %mul12_35, i32 %mul15_35" [3dHLS.cpp:47]   --->   Operation 4380 'fadd' 'add16_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4381 [1/7] (2.34ns)   --->   "%add16_36 = fadd i32 %mul12_36, i32 %mul15_36" [3dHLS.cpp:47]   --->   Operation 4381 'fadd' 'add16_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4382 [1/7] (2.34ns)   --->   "%add16_37 = fadd i32 %mul12_37, i32 %mul15_37" [3dHLS.cpp:47]   --->   Operation 4382 'fadd' 'add16_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4383 [1/7] (2.34ns)   --->   "%add16_38 = fadd i32 %mul12_38, i32 %mul15_38" [3dHLS.cpp:47]   --->   Operation 4383 'fadd' 'add16_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4384 [1/7] (2.34ns)   --->   "%add16_39 = fadd i32 %mul12_39, i32 %mul15_39" [3dHLS.cpp:47]   --->   Operation 4384 'fadd' 'add16_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4385 [1/7] (2.34ns)   --->   "%add16_40 = fadd i32 %mul12_40, i32 %mul15_40" [3dHLS.cpp:47]   --->   Operation 4385 'fadd' 'add16_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4386 [1/7] (2.34ns)   --->   "%add16_41 = fadd i32 %mul12_41, i32 %mul15_41" [3dHLS.cpp:47]   --->   Operation 4386 'fadd' 'add16_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4387 [1/7] (2.34ns)   --->   "%add16_42 = fadd i32 %mul12_42, i32 %mul15_42" [3dHLS.cpp:47]   --->   Operation 4387 'fadd' 'add16_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4388 [1/7] (2.34ns)   --->   "%add16_43 = fadd i32 %mul12_43, i32 %mul15_43" [3dHLS.cpp:47]   --->   Operation 4388 'fadd' 'add16_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4389 [1/7] (2.34ns)   --->   "%add16_44 = fadd i32 %mul12_44, i32 %mul15_44" [3dHLS.cpp:47]   --->   Operation 4389 'fadd' 'add16_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4390 [1/7] (2.34ns)   --->   "%add16_45 = fadd i32 %mul12_45, i32 %mul15_45" [3dHLS.cpp:47]   --->   Operation 4390 'fadd' 'add16_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4391 [1/7] (2.34ns)   --->   "%add16_46 = fadd i32 %mul12_46, i32 %mul15_46" [3dHLS.cpp:47]   --->   Operation 4391 'fadd' 'add16_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4392 [2/7] (2.34ns)   --->   "%add16_47 = fadd i32 %mul12_47, i32 %mul15_47" [3dHLS.cpp:47]   --->   Operation 4392 'fadd' 'add16_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4393 [2/7] (2.34ns)   --->   "%add16_48 = fadd i32 %mul12_48, i32 %mul15_48" [3dHLS.cpp:47]   --->   Operation 4393 'fadd' 'add16_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4394 [2/7] (2.34ns)   --->   "%add16_49 = fadd i32 %mul12_49, i32 %mul15_49" [3dHLS.cpp:47]   --->   Operation 4394 'fadd' 'add16_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4395 [2/7] (2.34ns)   --->   "%add16_50 = fadd i32 %mul12_50, i32 %mul15_50" [3dHLS.cpp:47]   --->   Operation 4395 'fadd' 'add16_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4396 [2/7] (2.34ns)   --->   "%add16_51 = fadd i32 %mul12_51, i32 %mul15_51" [3dHLS.cpp:47]   --->   Operation 4396 'fadd' 'add16_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4397 [2/7] (2.34ns)   --->   "%add16_52 = fadd i32 %mul12_52, i32 %mul15_52" [3dHLS.cpp:47]   --->   Operation 4397 'fadd' 'add16_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4398 [2/7] (2.34ns)   --->   "%add16_53 = fadd i32 %mul12_53, i32 %mul15_53" [3dHLS.cpp:47]   --->   Operation 4398 'fadd' 'add16_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4399 [2/7] (2.34ns)   --->   "%add16_54 = fadd i32 %mul12_54, i32 %mul15_54" [3dHLS.cpp:47]   --->   Operation 4399 'fadd' 'add16_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4400 [2/7] (2.34ns)   --->   "%add16_55 = fadd i32 %mul12_55, i32 %mul15_55" [3dHLS.cpp:47]   --->   Operation 4400 'fadd' 'add16_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4401 [2/7] (2.34ns)   --->   "%add16_56 = fadd i32 %mul12_56, i32 %mul15_56" [3dHLS.cpp:47]   --->   Operation 4401 'fadd' 'add16_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4402 [2/7] (2.34ns)   --->   "%add16_57 = fadd i32 %mul12_57, i32 %mul15_57" [3dHLS.cpp:47]   --->   Operation 4402 'fadd' 'add16_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4403 [2/7] (2.34ns)   --->   "%add16_58 = fadd i32 %mul12_58, i32 %mul15_58" [3dHLS.cpp:47]   --->   Operation 4403 'fadd' 'add16_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4404 [2/7] (2.34ns)   --->   "%add16_59 = fadd i32 %mul12_59, i32 %mul15_59" [3dHLS.cpp:47]   --->   Operation 4404 'fadd' 'add16_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4405 [2/7] (2.34ns)   --->   "%add16_60 = fadd i32 %mul12_60, i32 %mul15_60" [3dHLS.cpp:47]   --->   Operation 4405 'fadd' 'add16_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4406 [2/7] (2.34ns)   --->   "%add16_61 = fadd i32 %mul12_61, i32 %mul15_61" [3dHLS.cpp:47]   --->   Operation 4406 'fadd' 'add16_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4407 [2/7] (2.34ns)   --->   "%add16_62 = fadd i32 %mul12_62, i32 %mul15_62" [3dHLS.cpp:47]   --->   Operation 4407 'fadd' 'add16_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.34>
ST_28 : Operation 4408 [5/7] (2.34ns)   --->   "%add2 = fadd i32 %add, i32 %mul3" [3dHLS.cpp:47]   --->   Operation 4408 'fadd' 'add2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4409 [5/7] (2.34ns)   --->   "%add20_1 = fadd i32 %add16_1, i32 %mul19_1" [3dHLS.cpp:47]   --->   Operation 4409 'fadd' 'add20_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4410 [5/7] (2.34ns)   --->   "%add20_2 = fadd i32 %add16_2, i32 %mul19_2" [3dHLS.cpp:47]   --->   Operation 4410 'fadd' 'add20_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4411 [5/7] (2.34ns)   --->   "%add20_3 = fadd i32 %add16_3, i32 %mul19_3" [3dHLS.cpp:47]   --->   Operation 4411 'fadd' 'add20_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4412 [5/7] (2.34ns)   --->   "%add20_4 = fadd i32 %add16_4, i32 %mul19_4" [3dHLS.cpp:47]   --->   Operation 4412 'fadd' 'add20_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4413 [5/7] (2.34ns)   --->   "%add20_5 = fadd i32 %add16_5, i32 %mul19_5" [3dHLS.cpp:47]   --->   Operation 4413 'fadd' 'add20_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4414 [5/7] (2.34ns)   --->   "%add20_6 = fadd i32 %add16_6, i32 %mul19_6" [3dHLS.cpp:47]   --->   Operation 4414 'fadd' 'add20_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4415 [5/7] (2.34ns)   --->   "%add20_7 = fadd i32 %add16_7, i32 %mul19_7" [3dHLS.cpp:47]   --->   Operation 4415 'fadd' 'add20_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4416 [5/7] (2.34ns)   --->   "%add20_8 = fadd i32 %add16_8, i32 %mul19_8" [3dHLS.cpp:47]   --->   Operation 4416 'fadd' 'add20_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4417 [5/7] (2.34ns)   --->   "%add20_9 = fadd i32 %add16_9, i32 %mul19_9" [3dHLS.cpp:47]   --->   Operation 4417 'fadd' 'add20_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4418 [5/7] (2.34ns)   --->   "%add20_s = fadd i32 %add16_s, i32 %mul19_s" [3dHLS.cpp:47]   --->   Operation 4418 'fadd' 'add20_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4419 [5/7] (2.34ns)   --->   "%add20_10 = fadd i32 %add16_10, i32 %mul19_10" [3dHLS.cpp:47]   --->   Operation 4419 'fadd' 'add20_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4420 [5/7] (2.34ns)   --->   "%add20_11 = fadd i32 %add16_11, i32 %mul19_11" [3dHLS.cpp:47]   --->   Operation 4420 'fadd' 'add20_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4421 [5/7] (2.34ns)   --->   "%add20_12 = fadd i32 %add16_12, i32 %mul19_12" [3dHLS.cpp:47]   --->   Operation 4421 'fadd' 'add20_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4422 [5/7] (2.34ns)   --->   "%add20_13 = fadd i32 %add16_13, i32 %mul19_13" [3dHLS.cpp:47]   --->   Operation 4422 'fadd' 'add20_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4423 [5/7] (2.34ns)   --->   "%add20_14 = fadd i32 %add16_14, i32 %mul19_14" [3dHLS.cpp:47]   --->   Operation 4423 'fadd' 'add20_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4424 [6/7] (2.34ns)   --->   "%add20_15 = fadd i32 %add16_15, i32 %mul19_15" [3dHLS.cpp:47]   --->   Operation 4424 'fadd' 'add20_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4425 [6/7] (2.34ns)   --->   "%add20_16 = fadd i32 %add16_16, i32 %mul19_16" [3dHLS.cpp:47]   --->   Operation 4425 'fadd' 'add20_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4426 [6/7] (2.34ns)   --->   "%add20_17 = fadd i32 %add16_17, i32 %mul19_17" [3dHLS.cpp:47]   --->   Operation 4426 'fadd' 'add20_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4427 [6/7] (2.34ns)   --->   "%add20_18 = fadd i32 %add16_18, i32 %mul19_18" [3dHLS.cpp:47]   --->   Operation 4427 'fadd' 'add20_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4428 [6/7] (2.34ns)   --->   "%add20_19 = fadd i32 %add16_19, i32 %mul19_19" [3dHLS.cpp:47]   --->   Operation 4428 'fadd' 'add20_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4429 [6/7] (2.34ns)   --->   "%add20_20 = fadd i32 %add16_20, i32 %mul19_20" [3dHLS.cpp:47]   --->   Operation 4429 'fadd' 'add20_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4430 [6/7] (2.34ns)   --->   "%add20_21 = fadd i32 %add16_21, i32 %mul19_21" [3dHLS.cpp:47]   --->   Operation 4430 'fadd' 'add20_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4431 [6/7] (2.34ns)   --->   "%add20_22 = fadd i32 %add16_22, i32 %mul19_22" [3dHLS.cpp:47]   --->   Operation 4431 'fadd' 'add20_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4432 [6/7] (2.34ns)   --->   "%add20_23 = fadd i32 %add16_23, i32 %mul19_23" [3dHLS.cpp:47]   --->   Operation 4432 'fadd' 'add20_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4433 [6/7] (2.34ns)   --->   "%add20_24 = fadd i32 %add16_24, i32 %mul19_24" [3dHLS.cpp:47]   --->   Operation 4433 'fadd' 'add20_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4434 [6/7] (2.34ns)   --->   "%add20_25 = fadd i32 %add16_25, i32 %mul19_25" [3dHLS.cpp:47]   --->   Operation 4434 'fadd' 'add20_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4435 [6/7] (2.34ns)   --->   "%add20_26 = fadd i32 %add16_26, i32 %mul19_26" [3dHLS.cpp:47]   --->   Operation 4435 'fadd' 'add20_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4436 [6/7] (2.34ns)   --->   "%add20_27 = fadd i32 %add16_27, i32 %mul19_27" [3dHLS.cpp:47]   --->   Operation 4436 'fadd' 'add20_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4437 [6/7] (2.34ns)   --->   "%add20_28 = fadd i32 %add16_28, i32 %mul19_28" [3dHLS.cpp:47]   --->   Operation 4437 'fadd' 'add20_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4438 [6/7] (2.34ns)   --->   "%add20_29 = fadd i32 %add16_29, i32 %mul19_29" [3dHLS.cpp:47]   --->   Operation 4438 'fadd' 'add20_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4439 [6/7] (2.34ns)   --->   "%add20_30 = fadd i32 %add16_30, i32 %mul19_30" [3dHLS.cpp:47]   --->   Operation 4439 'fadd' 'add20_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4440 [7/7] (2.34ns)   --->   "%add20_31 = fadd i32 %add16_31, i32 %mul19_31" [3dHLS.cpp:47]   --->   Operation 4440 'fadd' 'add20_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4441 [7/7] (2.34ns)   --->   "%add20_32 = fadd i32 %add16_32, i32 %mul19_32" [3dHLS.cpp:47]   --->   Operation 4441 'fadd' 'add20_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4442 [7/7] (2.34ns)   --->   "%add20_33 = fadd i32 %add16_33, i32 %mul19_33" [3dHLS.cpp:47]   --->   Operation 4442 'fadd' 'add20_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4443 [7/7] (2.34ns)   --->   "%add20_34 = fadd i32 %add16_34, i32 %mul19_34" [3dHLS.cpp:47]   --->   Operation 4443 'fadd' 'add20_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4444 [7/7] (2.34ns)   --->   "%add20_35 = fadd i32 %add16_35, i32 %mul19_35" [3dHLS.cpp:47]   --->   Operation 4444 'fadd' 'add20_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4445 [7/7] (2.34ns)   --->   "%add20_36 = fadd i32 %add16_36, i32 %mul19_36" [3dHLS.cpp:47]   --->   Operation 4445 'fadd' 'add20_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4446 [7/7] (2.34ns)   --->   "%add20_37 = fadd i32 %add16_37, i32 %mul19_37" [3dHLS.cpp:47]   --->   Operation 4446 'fadd' 'add20_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4447 [7/7] (2.34ns)   --->   "%add20_38 = fadd i32 %add16_38, i32 %mul19_38" [3dHLS.cpp:47]   --->   Operation 4447 'fadd' 'add20_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4448 [7/7] (2.34ns)   --->   "%add20_39 = fadd i32 %add16_39, i32 %mul19_39" [3dHLS.cpp:47]   --->   Operation 4448 'fadd' 'add20_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4449 [7/7] (2.34ns)   --->   "%add20_40 = fadd i32 %add16_40, i32 %mul19_40" [3dHLS.cpp:47]   --->   Operation 4449 'fadd' 'add20_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4450 [7/7] (2.34ns)   --->   "%add20_41 = fadd i32 %add16_41, i32 %mul19_41" [3dHLS.cpp:47]   --->   Operation 4450 'fadd' 'add20_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4451 [7/7] (2.34ns)   --->   "%add20_42 = fadd i32 %add16_42, i32 %mul19_42" [3dHLS.cpp:47]   --->   Operation 4451 'fadd' 'add20_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4452 [7/7] (2.34ns)   --->   "%add20_43 = fadd i32 %add16_43, i32 %mul19_43" [3dHLS.cpp:47]   --->   Operation 4452 'fadd' 'add20_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4453 [7/7] (2.34ns)   --->   "%add20_44 = fadd i32 %add16_44, i32 %mul19_44" [3dHLS.cpp:47]   --->   Operation 4453 'fadd' 'add20_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4454 [7/7] (2.34ns)   --->   "%add20_45 = fadd i32 %add16_45, i32 %mul19_45" [3dHLS.cpp:47]   --->   Operation 4454 'fadd' 'add20_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4455 [7/7] (2.34ns)   --->   "%add20_46 = fadd i32 %add16_46, i32 %mul19_46" [3dHLS.cpp:47]   --->   Operation 4455 'fadd' 'add20_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4456 [1/7] (2.34ns)   --->   "%add16_47 = fadd i32 %mul12_47, i32 %mul15_47" [3dHLS.cpp:47]   --->   Operation 4456 'fadd' 'add16_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4457 [1/7] (2.34ns)   --->   "%add16_48 = fadd i32 %mul12_48, i32 %mul15_48" [3dHLS.cpp:47]   --->   Operation 4457 'fadd' 'add16_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4458 [1/7] (2.34ns)   --->   "%add16_49 = fadd i32 %mul12_49, i32 %mul15_49" [3dHLS.cpp:47]   --->   Operation 4458 'fadd' 'add16_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4459 [1/7] (2.34ns)   --->   "%add16_50 = fadd i32 %mul12_50, i32 %mul15_50" [3dHLS.cpp:47]   --->   Operation 4459 'fadd' 'add16_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4460 [1/7] (2.34ns)   --->   "%add16_51 = fadd i32 %mul12_51, i32 %mul15_51" [3dHLS.cpp:47]   --->   Operation 4460 'fadd' 'add16_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4461 [1/7] (2.34ns)   --->   "%add16_52 = fadd i32 %mul12_52, i32 %mul15_52" [3dHLS.cpp:47]   --->   Operation 4461 'fadd' 'add16_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4462 [1/7] (2.34ns)   --->   "%add16_53 = fadd i32 %mul12_53, i32 %mul15_53" [3dHLS.cpp:47]   --->   Operation 4462 'fadd' 'add16_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4463 [1/7] (2.34ns)   --->   "%add16_54 = fadd i32 %mul12_54, i32 %mul15_54" [3dHLS.cpp:47]   --->   Operation 4463 'fadd' 'add16_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4464 [1/7] (2.34ns)   --->   "%add16_55 = fadd i32 %mul12_55, i32 %mul15_55" [3dHLS.cpp:47]   --->   Operation 4464 'fadd' 'add16_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4465 [1/7] (2.34ns)   --->   "%add16_56 = fadd i32 %mul12_56, i32 %mul15_56" [3dHLS.cpp:47]   --->   Operation 4465 'fadd' 'add16_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4466 [1/7] (2.34ns)   --->   "%add16_57 = fadd i32 %mul12_57, i32 %mul15_57" [3dHLS.cpp:47]   --->   Operation 4466 'fadd' 'add16_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4467 [1/7] (2.34ns)   --->   "%add16_58 = fadd i32 %mul12_58, i32 %mul15_58" [3dHLS.cpp:47]   --->   Operation 4467 'fadd' 'add16_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4468 [1/7] (2.34ns)   --->   "%add16_59 = fadd i32 %mul12_59, i32 %mul15_59" [3dHLS.cpp:47]   --->   Operation 4468 'fadd' 'add16_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4469 [1/7] (2.34ns)   --->   "%add16_60 = fadd i32 %mul12_60, i32 %mul15_60" [3dHLS.cpp:47]   --->   Operation 4469 'fadd' 'add16_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4470 [1/7] (2.34ns)   --->   "%add16_61 = fadd i32 %mul12_61, i32 %mul15_61" [3dHLS.cpp:47]   --->   Operation 4470 'fadd' 'add16_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4471 [1/7] (2.34ns)   --->   "%add16_62 = fadd i32 %mul12_62, i32 %mul15_62" [3dHLS.cpp:47]   --->   Operation 4471 'fadd' 'add16_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.34>
ST_29 : Operation 4472 [4/7] (2.34ns)   --->   "%add2 = fadd i32 %add, i32 %mul3" [3dHLS.cpp:47]   --->   Operation 4472 'fadd' 'add2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4473 [4/7] (2.34ns)   --->   "%add20_1 = fadd i32 %add16_1, i32 %mul19_1" [3dHLS.cpp:47]   --->   Operation 4473 'fadd' 'add20_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4474 [4/7] (2.34ns)   --->   "%add20_2 = fadd i32 %add16_2, i32 %mul19_2" [3dHLS.cpp:47]   --->   Operation 4474 'fadd' 'add20_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4475 [4/7] (2.34ns)   --->   "%add20_3 = fadd i32 %add16_3, i32 %mul19_3" [3dHLS.cpp:47]   --->   Operation 4475 'fadd' 'add20_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4476 [4/7] (2.34ns)   --->   "%add20_4 = fadd i32 %add16_4, i32 %mul19_4" [3dHLS.cpp:47]   --->   Operation 4476 'fadd' 'add20_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4477 [4/7] (2.34ns)   --->   "%add20_5 = fadd i32 %add16_5, i32 %mul19_5" [3dHLS.cpp:47]   --->   Operation 4477 'fadd' 'add20_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4478 [4/7] (2.34ns)   --->   "%add20_6 = fadd i32 %add16_6, i32 %mul19_6" [3dHLS.cpp:47]   --->   Operation 4478 'fadd' 'add20_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4479 [4/7] (2.34ns)   --->   "%add20_7 = fadd i32 %add16_7, i32 %mul19_7" [3dHLS.cpp:47]   --->   Operation 4479 'fadd' 'add20_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4480 [4/7] (2.34ns)   --->   "%add20_8 = fadd i32 %add16_8, i32 %mul19_8" [3dHLS.cpp:47]   --->   Operation 4480 'fadd' 'add20_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4481 [4/7] (2.34ns)   --->   "%add20_9 = fadd i32 %add16_9, i32 %mul19_9" [3dHLS.cpp:47]   --->   Operation 4481 'fadd' 'add20_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4482 [4/7] (2.34ns)   --->   "%add20_s = fadd i32 %add16_s, i32 %mul19_s" [3dHLS.cpp:47]   --->   Operation 4482 'fadd' 'add20_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4483 [4/7] (2.34ns)   --->   "%add20_10 = fadd i32 %add16_10, i32 %mul19_10" [3dHLS.cpp:47]   --->   Operation 4483 'fadd' 'add20_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4484 [4/7] (2.34ns)   --->   "%add20_11 = fadd i32 %add16_11, i32 %mul19_11" [3dHLS.cpp:47]   --->   Operation 4484 'fadd' 'add20_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4485 [4/7] (2.34ns)   --->   "%add20_12 = fadd i32 %add16_12, i32 %mul19_12" [3dHLS.cpp:47]   --->   Operation 4485 'fadd' 'add20_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4486 [4/7] (2.34ns)   --->   "%add20_13 = fadd i32 %add16_13, i32 %mul19_13" [3dHLS.cpp:47]   --->   Operation 4486 'fadd' 'add20_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4487 [4/7] (2.34ns)   --->   "%add20_14 = fadd i32 %add16_14, i32 %mul19_14" [3dHLS.cpp:47]   --->   Operation 4487 'fadd' 'add20_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4488 [5/7] (2.34ns)   --->   "%add20_15 = fadd i32 %add16_15, i32 %mul19_15" [3dHLS.cpp:47]   --->   Operation 4488 'fadd' 'add20_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4489 [5/7] (2.34ns)   --->   "%add20_16 = fadd i32 %add16_16, i32 %mul19_16" [3dHLS.cpp:47]   --->   Operation 4489 'fadd' 'add20_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4490 [5/7] (2.34ns)   --->   "%add20_17 = fadd i32 %add16_17, i32 %mul19_17" [3dHLS.cpp:47]   --->   Operation 4490 'fadd' 'add20_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4491 [5/7] (2.34ns)   --->   "%add20_18 = fadd i32 %add16_18, i32 %mul19_18" [3dHLS.cpp:47]   --->   Operation 4491 'fadd' 'add20_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4492 [5/7] (2.34ns)   --->   "%add20_19 = fadd i32 %add16_19, i32 %mul19_19" [3dHLS.cpp:47]   --->   Operation 4492 'fadd' 'add20_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4493 [5/7] (2.34ns)   --->   "%add20_20 = fadd i32 %add16_20, i32 %mul19_20" [3dHLS.cpp:47]   --->   Operation 4493 'fadd' 'add20_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4494 [5/7] (2.34ns)   --->   "%add20_21 = fadd i32 %add16_21, i32 %mul19_21" [3dHLS.cpp:47]   --->   Operation 4494 'fadd' 'add20_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4495 [5/7] (2.34ns)   --->   "%add20_22 = fadd i32 %add16_22, i32 %mul19_22" [3dHLS.cpp:47]   --->   Operation 4495 'fadd' 'add20_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4496 [5/7] (2.34ns)   --->   "%add20_23 = fadd i32 %add16_23, i32 %mul19_23" [3dHLS.cpp:47]   --->   Operation 4496 'fadd' 'add20_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4497 [5/7] (2.34ns)   --->   "%add20_24 = fadd i32 %add16_24, i32 %mul19_24" [3dHLS.cpp:47]   --->   Operation 4497 'fadd' 'add20_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4498 [5/7] (2.34ns)   --->   "%add20_25 = fadd i32 %add16_25, i32 %mul19_25" [3dHLS.cpp:47]   --->   Operation 4498 'fadd' 'add20_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4499 [5/7] (2.34ns)   --->   "%add20_26 = fadd i32 %add16_26, i32 %mul19_26" [3dHLS.cpp:47]   --->   Operation 4499 'fadd' 'add20_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4500 [5/7] (2.34ns)   --->   "%add20_27 = fadd i32 %add16_27, i32 %mul19_27" [3dHLS.cpp:47]   --->   Operation 4500 'fadd' 'add20_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4501 [5/7] (2.34ns)   --->   "%add20_28 = fadd i32 %add16_28, i32 %mul19_28" [3dHLS.cpp:47]   --->   Operation 4501 'fadd' 'add20_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4502 [5/7] (2.34ns)   --->   "%add20_29 = fadd i32 %add16_29, i32 %mul19_29" [3dHLS.cpp:47]   --->   Operation 4502 'fadd' 'add20_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4503 [5/7] (2.34ns)   --->   "%add20_30 = fadd i32 %add16_30, i32 %mul19_30" [3dHLS.cpp:47]   --->   Operation 4503 'fadd' 'add20_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4504 [6/7] (2.34ns)   --->   "%add20_31 = fadd i32 %add16_31, i32 %mul19_31" [3dHLS.cpp:47]   --->   Operation 4504 'fadd' 'add20_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4505 [6/7] (2.34ns)   --->   "%add20_32 = fadd i32 %add16_32, i32 %mul19_32" [3dHLS.cpp:47]   --->   Operation 4505 'fadd' 'add20_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4506 [6/7] (2.34ns)   --->   "%add20_33 = fadd i32 %add16_33, i32 %mul19_33" [3dHLS.cpp:47]   --->   Operation 4506 'fadd' 'add20_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4507 [6/7] (2.34ns)   --->   "%add20_34 = fadd i32 %add16_34, i32 %mul19_34" [3dHLS.cpp:47]   --->   Operation 4507 'fadd' 'add20_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4508 [6/7] (2.34ns)   --->   "%add20_35 = fadd i32 %add16_35, i32 %mul19_35" [3dHLS.cpp:47]   --->   Operation 4508 'fadd' 'add20_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4509 [6/7] (2.34ns)   --->   "%add20_36 = fadd i32 %add16_36, i32 %mul19_36" [3dHLS.cpp:47]   --->   Operation 4509 'fadd' 'add20_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4510 [6/7] (2.34ns)   --->   "%add20_37 = fadd i32 %add16_37, i32 %mul19_37" [3dHLS.cpp:47]   --->   Operation 4510 'fadd' 'add20_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4511 [6/7] (2.34ns)   --->   "%add20_38 = fadd i32 %add16_38, i32 %mul19_38" [3dHLS.cpp:47]   --->   Operation 4511 'fadd' 'add20_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4512 [6/7] (2.34ns)   --->   "%add20_39 = fadd i32 %add16_39, i32 %mul19_39" [3dHLS.cpp:47]   --->   Operation 4512 'fadd' 'add20_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4513 [6/7] (2.34ns)   --->   "%add20_40 = fadd i32 %add16_40, i32 %mul19_40" [3dHLS.cpp:47]   --->   Operation 4513 'fadd' 'add20_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4514 [6/7] (2.34ns)   --->   "%add20_41 = fadd i32 %add16_41, i32 %mul19_41" [3dHLS.cpp:47]   --->   Operation 4514 'fadd' 'add20_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4515 [6/7] (2.34ns)   --->   "%add20_42 = fadd i32 %add16_42, i32 %mul19_42" [3dHLS.cpp:47]   --->   Operation 4515 'fadd' 'add20_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4516 [6/7] (2.34ns)   --->   "%add20_43 = fadd i32 %add16_43, i32 %mul19_43" [3dHLS.cpp:47]   --->   Operation 4516 'fadd' 'add20_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4517 [6/7] (2.34ns)   --->   "%add20_44 = fadd i32 %add16_44, i32 %mul19_44" [3dHLS.cpp:47]   --->   Operation 4517 'fadd' 'add20_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4518 [6/7] (2.34ns)   --->   "%add20_45 = fadd i32 %add16_45, i32 %mul19_45" [3dHLS.cpp:47]   --->   Operation 4518 'fadd' 'add20_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4519 [6/7] (2.34ns)   --->   "%add20_46 = fadd i32 %add16_46, i32 %mul19_46" [3dHLS.cpp:47]   --->   Operation 4519 'fadd' 'add20_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4520 [7/7] (2.34ns)   --->   "%add20_47 = fadd i32 %add16_47, i32 %mul19_47" [3dHLS.cpp:47]   --->   Operation 4520 'fadd' 'add20_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4521 [7/7] (2.34ns)   --->   "%add20_48 = fadd i32 %add16_48, i32 %mul19_48" [3dHLS.cpp:47]   --->   Operation 4521 'fadd' 'add20_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4522 [7/7] (2.34ns)   --->   "%add20_49 = fadd i32 %add16_49, i32 %mul19_49" [3dHLS.cpp:47]   --->   Operation 4522 'fadd' 'add20_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4523 [7/7] (2.34ns)   --->   "%add20_50 = fadd i32 %add16_50, i32 %mul19_50" [3dHLS.cpp:47]   --->   Operation 4523 'fadd' 'add20_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4524 [7/7] (2.34ns)   --->   "%add20_51 = fadd i32 %add16_51, i32 %mul19_51" [3dHLS.cpp:47]   --->   Operation 4524 'fadd' 'add20_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4525 [7/7] (2.34ns)   --->   "%add20_52 = fadd i32 %add16_52, i32 %mul19_52" [3dHLS.cpp:47]   --->   Operation 4525 'fadd' 'add20_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4526 [7/7] (2.34ns)   --->   "%add20_53 = fadd i32 %add16_53, i32 %mul19_53" [3dHLS.cpp:47]   --->   Operation 4526 'fadd' 'add20_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4527 [7/7] (2.34ns)   --->   "%add20_54 = fadd i32 %add16_54, i32 %mul19_54" [3dHLS.cpp:47]   --->   Operation 4527 'fadd' 'add20_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4528 [7/7] (2.34ns)   --->   "%add20_55 = fadd i32 %add16_55, i32 %mul19_55" [3dHLS.cpp:47]   --->   Operation 4528 'fadd' 'add20_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4529 [7/7] (2.34ns)   --->   "%add20_56 = fadd i32 %add16_56, i32 %mul19_56" [3dHLS.cpp:47]   --->   Operation 4529 'fadd' 'add20_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4530 [7/7] (2.34ns)   --->   "%add20_57 = fadd i32 %add16_57, i32 %mul19_57" [3dHLS.cpp:47]   --->   Operation 4530 'fadd' 'add20_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4531 [7/7] (2.34ns)   --->   "%add20_58 = fadd i32 %add16_58, i32 %mul19_58" [3dHLS.cpp:47]   --->   Operation 4531 'fadd' 'add20_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4532 [7/7] (2.34ns)   --->   "%add20_59 = fadd i32 %add16_59, i32 %mul19_59" [3dHLS.cpp:47]   --->   Operation 4532 'fadd' 'add20_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4533 [7/7] (2.34ns)   --->   "%add20_60 = fadd i32 %add16_60, i32 %mul19_60" [3dHLS.cpp:47]   --->   Operation 4533 'fadd' 'add20_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4534 [7/7] (2.34ns)   --->   "%add20_61 = fadd i32 %add16_61, i32 %mul19_61" [3dHLS.cpp:47]   --->   Operation 4534 'fadd' 'add20_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4535 [7/7] (2.34ns)   --->   "%add20_62 = fadd i32 %add16_62, i32 %mul19_62" [3dHLS.cpp:47]   --->   Operation 4535 'fadd' 'add20_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.34>
ST_30 : Operation 4536 [3/7] (2.34ns)   --->   "%add2 = fadd i32 %add, i32 %mul3" [3dHLS.cpp:47]   --->   Operation 4536 'fadd' 'add2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4537 [3/7] (2.34ns)   --->   "%add20_1 = fadd i32 %add16_1, i32 %mul19_1" [3dHLS.cpp:47]   --->   Operation 4537 'fadd' 'add20_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4538 [3/7] (2.34ns)   --->   "%add20_2 = fadd i32 %add16_2, i32 %mul19_2" [3dHLS.cpp:47]   --->   Operation 4538 'fadd' 'add20_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4539 [3/7] (2.34ns)   --->   "%add20_3 = fadd i32 %add16_3, i32 %mul19_3" [3dHLS.cpp:47]   --->   Operation 4539 'fadd' 'add20_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4540 [3/7] (2.34ns)   --->   "%add20_4 = fadd i32 %add16_4, i32 %mul19_4" [3dHLS.cpp:47]   --->   Operation 4540 'fadd' 'add20_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4541 [3/7] (2.34ns)   --->   "%add20_5 = fadd i32 %add16_5, i32 %mul19_5" [3dHLS.cpp:47]   --->   Operation 4541 'fadd' 'add20_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4542 [3/7] (2.34ns)   --->   "%add20_6 = fadd i32 %add16_6, i32 %mul19_6" [3dHLS.cpp:47]   --->   Operation 4542 'fadd' 'add20_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4543 [3/7] (2.34ns)   --->   "%add20_7 = fadd i32 %add16_7, i32 %mul19_7" [3dHLS.cpp:47]   --->   Operation 4543 'fadd' 'add20_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4544 [3/7] (2.34ns)   --->   "%add20_8 = fadd i32 %add16_8, i32 %mul19_8" [3dHLS.cpp:47]   --->   Operation 4544 'fadd' 'add20_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4545 [3/7] (2.34ns)   --->   "%add20_9 = fadd i32 %add16_9, i32 %mul19_9" [3dHLS.cpp:47]   --->   Operation 4545 'fadd' 'add20_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4546 [3/7] (2.34ns)   --->   "%add20_s = fadd i32 %add16_s, i32 %mul19_s" [3dHLS.cpp:47]   --->   Operation 4546 'fadd' 'add20_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4547 [3/7] (2.34ns)   --->   "%add20_10 = fadd i32 %add16_10, i32 %mul19_10" [3dHLS.cpp:47]   --->   Operation 4547 'fadd' 'add20_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4548 [3/7] (2.34ns)   --->   "%add20_11 = fadd i32 %add16_11, i32 %mul19_11" [3dHLS.cpp:47]   --->   Operation 4548 'fadd' 'add20_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4549 [3/7] (2.34ns)   --->   "%add20_12 = fadd i32 %add16_12, i32 %mul19_12" [3dHLS.cpp:47]   --->   Operation 4549 'fadd' 'add20_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4550 [3/7] (2.34ns)   --->   "%add20_13 = fadd i32 %add16_13, i32 %mul19_13" [3dHLS.cpp:47]   --->   Operation 4550 'fadd' 'add20_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4551 [3/7] (2.34ns)   --->   "%add20_14 = fadd i32 %add16_14, i32 %mul19_14" [3dHLS.cpp:47]   --->   Operation 4551 'fadd' 'add20_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4552 [4/7] (2.34ns)   --->   "%add20_15 = fadd i32 %add16_15, i32 %mul19_15" [3dHLS.cpp:47]   --->   Operation 4552 'fadd' 'add20_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4553 [4/7] (2.34ns)   --->   "%add20_16 = fadd i32 %add16_16, i32 %mul19_16" [3dHLS.cpp:47]   --->   Operation 4553 'fadd' 'add20_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4554 [4/7] (2.34ns)   --->   "%add20_17 = fadd i32 %add16_17, i32 %mul19_17" [3dHLS.cpp:47]   --->   Operation 4554 'fadd' 'add20_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4555 [4/7] (2.34ns)   --->   "%add20_18 = fadd i32 %add16_18, i32 %mul19_18" [3dHLS.cpp:47]   --->   Operation 4555 'fadd' 'add20_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4556 [4/7] (2.34ns)   --->   "%add20_19 = fadd i32 %add16_19, i32 %mul19_19" [3dHLS.cpp:47]   --->   Operation 4556 'fadd' 'add20_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4557 [4/7] (2.34ns)   --->   "%add20_20 = fadd i32 %add16_20, i32 %mul19_20" [3dHLS.cpp:47]   --->   Operation 4557 'fadd' 'add20_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4558 [4/7] (2.34ns)   --->   "%add20_21 = fadd i32 %add16_21, i32 %mul19_21" [3dHLS.cpp:47]   --->   Operation 4558 'fadd' 'add20_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4559 [4/7] (2.34ns)   --->   "%add20_22 = fadd i32 %add16_22, i32 %mul19_22" [3dHLS.cpp:47]   --->   Operation 4559 'fadd' 'add20_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4560 [4/7] (2.34ns)   --->   "%add20_23 = fadd i32 %add16_23, i32 %mul19_23" [3dHLS.cpp:47]   --->   Operation 4560 'fadd' 'add20_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4561 [4/7] (2.34ns)   --->   "%add20_24 = fadd i32 %add16_24, i32 %mul19_24" [3dHLS.cpp:47]   --->   Operation 4561 'fadd' 'add20_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4562 [4/7] (2.34ns)   --->   "%add20_25 = fadd i32 %add16_25, i32 %mul19_25" [3dHLS.cpp:47]   --->   Operation 4562 'fadd' 'add20_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4563 [4/7] (2.34ns)   --->   "%add20_26 = fadd i32 %add16_26, i32 %mul19_26" [3dHLS.cpp:47]   --->   Operation 4563 'fadd' 'add20_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4564 [4/7] (2.34ns)   --->   "%add20_27 = fadd i32 %add16_27, i32 %mul19_27" [3dHLS.cpp:47]   --->   Operation 4564 'fadd' 'add20_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4565 [4/7] (2.34ns)   --->   "%add20_28 = fadd i32 %add16_28, i32 %mul19_28" [3dHLS.cpp:47]   --->   Operation 4565 'fadd' 'add20_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4566 [4/7] (2.34ns)   --->   "%add20_29 = fadd i32 %add16_29, i32 %mul19_29" [3dHLS.cpp:47]   --->   Operation 4566 'fadd' 'add20_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4567 [4/7] (2.34ns)   --->   "%add20_30 = fadd i32 %add16_30, i32 %mul19_30" [3dHLS.cpp:47]   --->   Operation 4567 'fadd' 'add20_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4568 [5/7] (2.34ns)   --->   "%add20_31 = fadd i32 %add16_31, i32 %mul19_31" [3dHLS.cpp:47]   --->   Operation 4568 'fadd' 'add20_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4569 [5/7] (2.34ns)   --->   "%add20_32 = fadd i32 %add16_32, i32 %mul19_32" [3dHLS.cpp:47]   --->   Operation 4569 'fadd' 'add20_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4570 [5/7] (2.34ns)   --->   "%add20_33 = fadd i32 %add16_33, i32 %mul19_33" [3dHLS.cpp:47]   --->   Operation 4570 'fadd' 'add20_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4571 [5/7] (2.34ns)   --->   "%add20_34 = fadd i32 %add16_34, i32 %mul19_34" [3dHLS.cpp:47]   --->   Operation 4571 'fadd' 'add20_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4572 [5/7] (2.34ns)   --->   "%add20_35 = fadd i32 %add16_35, i32 %mul19_35" [3dHLS.cpp:47]   --->   Operation 4572 'fadd' 'add20_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4573 [5/7] (2.34ns)   --->   "%add20_36 = fadd i32 %add16_36, i32 %mul19_36" [3dHLS.cpp:47]   --->   Operation 4573 'fadd' 'add20_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4574 [5/7] (2.34ns)   --->   "%add20_37 = fadd i32 %add16_37, i32 %mul19_37" [3dHLS.cpp:47]   --->   Operation 4574 'fadd' 'add20_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4575 [5/7] (2.34ns)   --->   "%add20_38 = fadd i32 %add16_38, i32 %mul19_38" [3dHLS.cpp:47]   --->   Operation 4575 'fadd' 'add20_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4576 [5/7] (2.34ns)   --->   "%add20_39 = fadd i32 %add16_39, i32 %mul19_39" [3dHLS.cpp:47]   --->   Operation 4576 'fadd' 'add20_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4577 [5/7] (2.34ns)   --->   "%add20_40 = fadd i32 %add16_40, i32 %mul19_40" [3dHLS.cpp:47]   --->   Operation 4577 'fadd' 'add20_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4578 [5/7] (2.34ns)   --->   "%add20_41 = fadd i32 %add16_41, i32 %mul19_41" [3dHLS.cpp:47]   --->   Operation 4578 'fadd' 'add20_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4579 [5/7] (2.34ns)   --->   "%add20_42 = fadd i32 %add16_42, i32 %mul19_42" [3dHLS.cpp:47]   --->   Operation 4579 'fadd' 'add20_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4580 [5/7] (2.34ns)   --->   "%add20_43 = fadd i32 %add16_43, i32 %mul19_43" [3dHLS.cpp:47]   --->   Operation 4580 'fadd' 'add20_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4581 [5/7] (2.34ns)   --->   "%add20_44 = fadd i32 %add16_44, i32 %mul19_44" [3dHLS.cpp:47]   --->   Operation 4581 'fadd' 'add20_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4582 [5/7] (2.34ns)   --->   "%add20_45 = fadd i32 %add16_45, i32 %mul19_45" [3dHLS.cpp:47]   --->   Operation 4582 'fadd' 'add20_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4583 [5/7] (2.34ns)   --->   "%add20_46 = fadd i32 %add16_46, i32 %mul19_46" [3dHLS.cpp:47]   --->   Operation 4583 'fadd' 'add20_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4584 [6/7] (2.34ns)   --->   "%add20_47 = fadd i32 %add16_47, i32 %mul19_47" [3dHLS.cpp:47]   --->   Operation 4584 'fadd' 'add20_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4585 [6/7] (2.34ns)   --->   "%add20_48 = fadd i32 %add16_48, i32 %mul19_48" [3dHLS.cpp:47]   --->   Operation 4585 'fadd' 'add20_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4586 [6/7] (2.34ns)   --->   "%add20_49 = fadd i32 %add16_49, i32 %mul19_49" [3dHLS.cpp:47]   --->   Operation 4586 'fadd' 'add20_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4587 [6/7] (2.34ns)   --->   "%add20_50 = fadd i32 %add16_50, i32 %mul19_50" [3dHLS.cpp:47]   --->   Operation 4587 'fadd' 'add20_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4588 [6/7] (2.34ns)   --->   "%add20_51 = fadd i32 %add16_51, i32 %mul19_51" [3dHLS.cpp:47]   --->   Operation 4588 'fadd' 'add20_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4589 [6/7] (2.34ns)   --->   "%add20_52 = fadd i32 %add16_52, i32 %mul19_52" [3dHLS.cpp:47]   --->   Operation 4589 'fadd' 'add20_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4590 [6/7] (2.34ns)   --->   "%add20_53 = fadd i32 %add16_53, i32 %mul19_53" [3dHLS.cpp:47]   --->   Operation 4590 'fadd' 'add20_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4591 [6/7] (2.34ns)   --->   "%add20_54 = fadd i32 %add16_54, i32 %mul19_54" [3dHLS.cpp:47]   --->   Operation 4591 'fadd' 'add20_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4592 [6/7] (2.34ns)   --->   "%add20_55 = fadd i32 %add16_55, i32 %mul19_55" [3dHLS.cpp:47]   --->   Operation 4592 'fadd' 'add20_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4593 [6/7] (2.34ns)   --->   "%add20_56 = fadd i32 %add16_56, i32 %mul19_56" [3dHLS.cpp:47]   --->   Operation 4593 'fadd' 'add20_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4594 [6/7] (2.34ns)   --->   "%add20_57 = fadd i32 %add16_57, i32 %mul19_57" [3dHLS.cpp:47]   --->   Operation 4594 'fadd' 'add20_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4595 [6/7] (2.34ns)   --->   "%add20_58 = fadd i32 %add16_58, i32 %mul19_58" [3dHLS.cpp:47]   --->   Operation 4595 'fadd' 'add20_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4596 [6/7] (2.34ns)   --->   "%add20_59 = fadd i32 %add16_59, i32 %mul19_59" [3dHLS.cpp:47]   --->   Operation 4596 'fadd' 'add20_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4597 [6/7] (2.34ns)   --->   "%add20_60 = fadd i32 %add16_60, i32 %mul19_60" [3dHLS.cpp:47]   --->   Operation 4597 'fadd' 'add20_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4598 [6/7] (2.34ns)   --->   "%add20_61 = fadd i32 %add16_61, i32 %mul19_61" [3dHLS.cpp:47]   --->   Operation 4598 'fadd' 'add20_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4599 [6/7] (2.34ns)   --->   "%add20_62 = fadd i32 %add16_62, i32 %mul19_62" [3dHLS.cpp:47]   --->   Operation 4599 'fadd' 'add20_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.34>
ST_31 : Operation 4600 [2/7] (2.34ns)   --->   "%add2 = fadd i32 %add, i32 %mul3" [3dHLS.cpp:47]   --->   Operation 4600 'fadd' 'add2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4601 [2/7] (2.34ns)   --->   "%add20_1 = fadd i32 %add16_1, i32 %mul19_1" [3dHLS.cpp:47]   --->   Operation 4601 'fadd' 'add20_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4602 [2/7] (2.34ns)   --->   "%add20_2 = fadd i32 %add16_2, i32 %mul19_2" [3dHLS.cpp:47]   --->   Operation 4602 'fadd' 'add20_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4603 [2/7] (2.34ns)   --->   "%add20_3 = fadd i32 %add16_3, i32 %mul19_3" [3dHLS.cpp:47]   --->   Operation 4603 'fadd' 'add20_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4604 [2/7] (2.34ns)   --->   "%add20_4 = fadd i32 %add16_4, i32 %mul19_4" [3dHLS.cpp:47]   --->   Operation 4604 'fadd' 'add20_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4605 [2/7] (2.34ns)   --->   "%add20_5 = fadd i32 %add16_5, i32 %mul19_5" [3dHLS.cpp:47]   --->   Operation 4605 'fadd' 'add20_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4606 [2/7] (2.34ns)   --->   "%add20_6 = fadd i32 %add16_6, i32 %mul19_6" [3dHLS.cpp:47]   --->   Operation 4606 'fadd' 'add20_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4607 [2/7] (2.34ns)   --->   "%add20_7 = fadd i32 %add16_7, i32 %mul19_7" [3dHLS.cpp:47]   --->   Operation 4607 'fadd' 'add20_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4608 [2/7] (2.34ns)   --->   "%add20_8 = fadd i32 %add16_8, i32 %mul19_8" [3dHLS.cpp:47]   --->   Operation 4608 'fadd' 'add20_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4609 [2/7] (2.34ns)   --->   "%add20_9 = fadd i32 %add16_9, i32 %mul19_9" [3dHLS.cpp:47]   --->   Operation 4609 'fadd' 'add20_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4610 [2/7] (2.34ns)   --->   "%add20_s = fadd i32 %add16_s, i32 %mul19_s" [3dHLS.cpp:47]   --->   Operation 4610 'fadd' 'add20_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4611 [2/7] (2.34ns)   --->   "%add20_10 = fadd i32 %add16_10, i32 %mul19_10" [3dHLS.cpp:47]   --->   Operation 4611 'fadd' 'add20_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4612 [2/7] (2.34ns)   --->   "%add20_11 = fadd i32 %add16_11, i32 %mul19_11" [3dHLS.cpp:47]   --->   Operation 4612 'fadd' 'add20_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4613 [2/7] (2.34ns)   --->   "%add20_12 = fadd i32 %add16_12, i32 %mul19_12" [3dHLS.cpp:47]   --->   Operation 4613 'fadd' 'add20_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4614 [2/7] (2.34ns)   --->   "%add20_13 = fadd i32 %add16_13, i32 %mul19_13" [3dHLS.cpp:47]   --->   Operation 4614 'fadd' 'add20_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4615 [2/7] (2.34ns)   --->   "%add20_14 = fadd i32 %add16_14, i32 %mul19_14" [3dHLS.cpp:47]   --->   Operation 4615 'fadd' 'add20_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4616 [3/7] (2.34ns)   --->   "%add20_15 = fadd i32 %add16_15, i32 %mul19_15" [3dHLS.cpp:47]   --->   Operation 4616 'fadd' 'add20_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4617 [3/7] (2.34ns)   --->   "%add20_16 = fadd i32 %add16_16, i32 %mul19_16" [3dHLS.cpp:47]   --->   Operation 4617 'fadd' 'add20_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4618 [3/7] (2.34ns)   --->   "%add20_17 = fadd i32 %add16_17, i32 %mul19_17" [3dHLS.cpp:47]   --->   Operation 4618 'fadd' 'add20_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4619 [3/7] (2.34ns)   --->   "%add20_18 = fadd i32 %add16_18, i32 %mul19_18" [3dHLS.cpp:47]   --->   Operation 4619 'fadd' 'add20_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4620 [3/7] (2.34ns)   --->   "%add20_19 = fadd i32 %add16_19, i32 %mul19_19" [3dHLS.cpp:47]   --->   Operation 4620 'fadd' 'add20_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4621 [3/7] (2.34ns)   --->   "%add20_20 = fadd i32 %add16_20, i32 %mul19_20" [3dHLS.cpp:47]   --->   Operation 4621 'fadd' 'add20_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4622 [3/7] (2.34ns)   --->   "%add20_21 = fadd i32 %add16_21, i32 %mul19_21" [3dHLS.cpp:47]   --->   Operation 4622 'fadd' 'add20_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4623 [3/7] (2.34ns)   --->   "%add20_22 = fadd i32 %add16_22, i32 %mul19_22" [3dHLS.cpp:47]   --->   Operation 4623 'fadd' 'add20_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4624 [3/7] (2.34ns)   --->   "%add20_23 = fadd i32 %add16_23, i32 %mul19_23" [3dHLS.cpp:47]   --->   Operation 4624 'fadd' 'add20_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4625 [3/7] (2.34ns)   --->   "%add20_24 = fadd i32 %add16_24, i32 %mul19_24" [3dHLS.cpp:47]   --->   Operation 4625 'fadd' 'add20_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4626 [3/7] (2.34ns)   --->   "%add20_25 = fadd i32 %add16_25, i32 %mul19_25" [3dHLS.cpp:47]   --->   Operation 4626 'fadd' 'add20_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4627 [3/7] (2.34ns)   --->   "%add20_26 = fadd i32 %add16_26, i32 %mul19_26" [3dHLS.cpp:47]   --->   Operation 4627 'fadd' 'add20_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4628 [3/7] (2.34ns)   --->   "%add20_27 = fadd i32 %add16_27, i32 %mul19_27" [3dHLS.cpp:47]   --->   Operation 4628 'fadd' 'add20_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4629 [3/7] (2.34ns)   --->   "%add20_28 = fadd i32 %add16_28, i32 %mul19_28" [3dHLS.cpp:47]   --->   Operation 4629 'fadd' 'add20_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4630 [3/7] (2.34ns)   --->   "%add20_29 = fadd i32 %add16_29, i32 %mul19_29" [3dHLS.cpp:47]   --->   Operation 4630 'fadd' 'add20_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4631 [3/7] (2.34ns)   --->   "%add20_30 = fadd i32 %add16_30, i32 %mul19_30" [3dHLS.cpp:47]   --->   Operation 4631 'fadd' 'add20_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4632 [4/7] (2.34ns)   --->   "%add20_31 = fadd i32 %add16_31, i32 %mul19_31" [3dHLS.cpp:47]   --->   Operation 4632 'fadd' 'add20_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4633 [4/7] (2.34ns)   --->   "%add20_32 = fadd i32 %add16_32, i32 %mul19_32" [3dHLS.cpp:47]   --->   Operation 4633 'fadd' 'add20_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4634 [4/7] (2.34ns)   --->   "%add20_33 = fadd i32 %add16_33, i32 %mul19_33" [3dHLS.cpp:47]   --->   Operation 4634 'fadd' 'add20_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4635 [4/7] (2.34ns)   --->   "%add20_34 = fadd i32 %add16_34, i32 %mul19_34" [3dHLS.cpp:47]   --->   Operation 4635 'fadd' 'add20_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4636 [4/7] (2.34ns)   --->   "%add20_35 = fadd i32 %add16_35, i32 %mul19_35" [3dHLS.cpp:47]   --->   Operation 4636 'fadd' 'add20_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4637 [4/7] (2.34ns)   --->   "%add20_36 = fadd i32 %add16_36, i32 %mul19_36" [3dHLS.cpp:47]   --->   Operation 4637 'fadd' 'add20_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4638 [4/7] (2.34ns)   --->   "%add20_37 = fadd i32 %add16_37, i32 %mul19_37" [3dHLS.cpp:47]   --->   Operation 4638 'fadd' 'add20_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4639 [4/7] (2.34ns)   --->   "%add20_38 = fadd i32 %add16_38, i32 %mul19_38" [3dHLS.cpp:47]   --->   Operation 4639 'fadd' 'add20_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4640 [4/7] (2.34ns)   --->   "%add20_39 = fadd i32 %add16_39, i32 %mul19_39" [3dHLS.cpp:47]   --->   Operation 4640 'fadd' 'add20_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4641 [4/7] (2.34ns)   --->   "%add20_40 = fadd i32 %add16_40, i32 %mul19_40" [3dHLS.cpp:47]   --->   Operation 4641 'fadd' 'add20_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4642 [4/7] (2.34ns)   --->   "%add20_41 = fadd i32 %add16_41, i32 %mul19_41" [3dHLS.cpp:47]   --->   Operation 4642 'fadd' 'add20_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4643 [4/7] (2.34ns)   --->   "%add20_42 = fadd i32 %add16_42, i32 %mul19_42" [3dHLS.cpp:47]   --->   Operation 4643 'fadd' 'add20_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4644 [4/7] (2.34ns)   --->   "%add20_43 = fadd i32 %add16_43, i32 %mul19_43" [3dHLS.cpp:47]   --->   Operation 4644 'fadd' 'add20_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4645 [4/7] (2.34ns)   --->   "%add20_44 = fadd i32 %add16_44, i32 %mul19_44" [3dHLS.cpp:47]   --->   Operation 4645 'fadd' 'add20_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4646 [4/7] (2.34ns)   --->   "%add20_45 = fadd i32 %add16_45, i32 %mul19_45" [3dHLS.cpp:47]   --->   Operation 4646 'fadd' 'add20_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4647 [4/7] (2.34ns)   --->   "%add20_46 = fadd i32 %add16_46, i32 %mul19_46" [3dHLS.cpp:47]   --->   Operation 4647 'fadd' 'add20_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4648 [5/7] (2.34ns)   --->   "%add20_47 = fadd i32 %add16_47, i32 %mul19_47" [3dHLS.cpp:47]   --->   Operation 4648 'fadd' 'add20_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4649 [5/7] (2.34ns)   --->   "%add20_48 = fadd i32 %add16_48, i32 %mul19_48" [3dHLS.cpp:47]   --->   Operation 4649 'fadd' 'add20_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4650 [5/7] (2.34ns)   --->   "%add20_49 = fadd i32 %add16_49, i32 %mul19_49" [3dHLS.cpp:47]   --->   Operation 4650 'fadd' 'add20_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4651 [5/7] (2.34ns)   --->   "%add20_50 = fadd i32 %add16_50, i32 %mul19_50" [3dHLS.cpp:47]   --->   Operation 4651 'fadd' 'add20_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4652 [5/7] (2.34ns)   --->   "%add20_51 = fadd i32 %add16_51, i32 %mul19_51" [3dHLS.cpp:47]   --->   Operation 4652 'fadd' 'add20_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4653 [5/7] (2.34ns)   --->   "%add20_52 = fadd i32 %add16_52, i32 %mul19_52" [3dHLS.cpp:47]   --->   Operation 4653 'fadd' 'add20_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4654 [5/7] (2.34ns)   --->   "%add20_53 = fadd i32 %add16_53, i32 %mul19_53" [3dHLS.cpp:47]   --->   Operation 4654 'fadd' 'add20_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4655 [5/7] (2.34ns)   --->   "%add20_54 = fadd i32 %add16_54, i32 %mul19_54" [3dHLS.cpp:47]   --->   Operation 4655 'fadd' 'add20_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4656 [5/7] (2.34ns)   --->   "%add20_55 = fadd i32 %add16_55, i32 %mul19_55" [3dHLS.cpp:47]   --->   Operation 4656 'fadd' 'add20_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4657 [5/7] (2.34ns)   --->   "%add20_56 = fadd i32 %add16_56, i32 %mul19_56" [3dHLS.cpp:47]   --->   Operation 4657 'fadd' 'add20_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4658 [5/7] (2.34ns)   --->   "%add20_57 = fadd i32 %add16_57, i32 %mul19_57" [3dHLS.cpp:47]   --->   Operation 4658 'fadd' 'add20_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4659 [5/7] (2.34ns)   --->   "%add20_58 = fadd i32 %add16_58, i32 %mul19_58" [3dHLS.cpp:47]   --->   Operation 4659 'fadd' 'add20_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4660 [5/7] (2.34ns)   --->   "%add20_59 = fadd i32 %add16_59, i32 %mul19_59" [3dHLS.cpp:47]   --->   Operation 4660 'fadd' 'add20_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4661 [5/7] (2.34ns)   --->   "%add20_60 = fadd i32 %add16_60, i32 %mul19_60" [3dHLS.cpp:47]   --->   Operation 4661 'fadd' 'add20_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4662 [5/7] (2.34ns)   --->   "%add20_61 = fadd i32 %add16_61, i32 %mul19_61" [3dHLS.cpp:47]   --->   Operation 4662 'fadd' 'add20_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4663 [5/7] (2.34ns)   --->   "%add20_62 = fadd i32 %add16_62, i32 %mul19_62" [3dHLS.cpp:47]   --->   Operation 4663 'fadd' 'add20_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.34>
ST_32 : Operation 4664 [1/7] (2.34ns)   --->   "%add2 = fadd i32 %add, i32 %mul3" [3dHLS.cpp:47]   --->   Operation 4664 'fadd' 'add2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4665 [1/7] (2.34ns)   --->   "%add20_1 = fadd i32 %add16_1, i32 %mul19_1" [3dHLS.cpp:47]   --->   Operation 4665 'fadd' 'add20_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4666 [1/7] (2.34ns)   --->   "%add20_2 = fadd i32 %add16_2, i32 %mul19_2" [3dHLS.cpp:47]   --->   Operation 4666 'fadd' 'add20_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4667 [1/7] (2.34ns)   --->   "%add20_3 = fadd i32 %add16_3, i32 %mul19_3" [3dHLS.cpp:47]   --->   Operation 4667 'fadd' 'add20_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4668 [1/7] (2.34ns)   --->   "%add20_4 = fadd i32 %add16_4, i32 %mul19_4" [3dHLS.cpp:47]   --->   Operation 4668 'fadd' 'add20_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4669 [1/7] (2.34ns)   --->   "%add20_5 = fadd i32 %add16_5, i32 %mul19_5" [3dHLS.cpp:47]   --->   Operation 4669 'fadd' 'add20_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4670 [1/7] (2.34ns)   --->   "%add20_6 = fadd i32 %add16_6, i32 %mul19_6" [3dHLS.cpp:47]   --->   Operation 4670 'fadd' 'add20_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4671 [1/7] (2.34ns)   --->   "%add20_7 = fadd i32 %add16_7, i32 %mul19_7" [3dHLS.cpp:47]   --->   Operation 4671 'fadd' 'add20_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4672 [1/7] (2.34ns)   --->   "%add20_8 = fadd i32 %add16_8, i32 %mul19_8" [3dHLS.cpp:47]   --->   Operation 4672 'fadd' 'add20_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4673 [1/7] (2.34ns)   --->   "%add20_9 = fadd i32 %add16_9, i32 %mul19_9" [3dHLS.cpp:47]   --->   Operation 4673 'fadd' 'add20_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4674 [1/7] (2.34ns)   --->   "%add20_s = fadd i32 %add16_s, i32 %mul19_s" [3dHLS.cpp:47]   --->   Operation 4674 'fadd' 'add20_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4675 [1/7] (2.34ns)   --->   "%add20_10 = fadd i32 %add16_10, i32 %mul19_10" [3dHLS.cpp:47]   --->   Operation 4675 'fadd' 'add20_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4676 [1/7] (2.34ns)   --->   "%add20_11 = fadd i32 %add16_11, i32 %mul19_11" [3dHLS.cpp:47]   --->   Operation 4676 'fadd' 'add20_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4677 [1/7] (2.34ns)   --->   "%add20_12 = fadd i32 %add16_12, i32 %mul19_12" [3dHLS.cpp:47]   --->   Operation 4677 'fadd' 'add20_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4678 [1/7] (2.34ns)   --->   "%add20_13 = fadd i32 %add16_13, i32 %mul19_13" [3dHLS.cpp:47]   --->   Operation 4678 'fadd' 'add20_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4679 [1/7] (2.34ns)   --->   "%add20_14 = fadd i32 %add16_14, i32 %mul19_14" [3dHLS.cpp:47]   --->   Operation 4679 'fadd' 'add20_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4680 [2/7] (2.34ns)   --->   "%add20_15 = fadd i32 %add16_15, i32 %mul19_15" [3dHLS.cpp:47]   --->   Operation 4680 'fadd' 'add20_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4681 [2/7] (2.34ns)   --->   "%add20_16 = fadd i32 %add16_16, i32 %mul19_16" [3dHLS.cpp:47]   --->   Operation 4681 'fadd' 'add20_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4682 [2/7] (2.34ns)   --->   "%add20_17 = fadd i32 %add16_17, i32 %mul19_17" [3dHLS.cpp:47]   --->   Operation 4682 'fadd' 'add20_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4683 [2/7] (2.34ns)   --->   "%add20_18 = fadd i32 %add16_18, i32 %mul19_18" [3dHLS.cpp:47]   --->   Operation 4683 'fadd' 'add20_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4684 [2/7] (2.34ns)   --->   "%add20_19 = fadd i32 %add16_19, i32 %mul19_19" [3dHLS.cpp:47]   --->   Operation 4684 'fadd' 'add20_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4685 [2/7] (2.34ns)   --->   "%add20_20 = fadd i32 %add16_20, i32 %mul19_20" [3dHLS.cpp:47]   --->   Operation 4685 'fadd' 'add20_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4686 [2/7] (2.34ns)   --->   "%add20_21 = fadd i32 %add16_21, i32 %mul19_21" [3dHLS.cpp:47]   --->   Operation 4686 'fadd' 'add20_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4687 [2/7] (2.34ns)   --->   "%add20_22 = fadd i32 %add16_22, i32 %mul19_22" [3dHLS.cpp:47]   --->   Operation 4687 'fadd' 'add20_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4688 [2/7] (2.34ns)   --->   "%add20_23 = fadd i32 %add16_23, i32 %mul19_23" [3dHLS.cpp:47]   --->   Operation 4688 'fadd' 'add20_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4689 [2/7] (2.34ns)   --->   "%add20_24 = fadd i32 %add16_24, i32 %mul19_24" [3dHLS.cpp:47]   --->   Operation 4689 'fadd' 'add20_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4690 [2/7] (2.34ns)   --->   "%add20_25 = fadd i32 %add16_25, i32 %mul19_25" [3dHLS.cpp:47]   --->   Operation 4690 'fadd' 'add20_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4691 [2/7] (2.34ns)   --->   "%add20_26 = fadd i32 %add16_26, i32 %mul19_26" [3dHLS.cpp:47]   --->   Operation 4691 'fadd' 'add20_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4692 [2/7] (2.34ns)   --->   "%add20_27 = fadd i32 %add16_27, i32 %mul19_27" [3dHLS.cpp:47]   --->   Operation 4692 'fadd' 'add20_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4693 [2/7] (2.34ns)   --->   "%add20_28 = fadd i32 %add16_28, i32 %mul19_28" [3dHLS.cpp:47]   --->   Operation 4693 'fadd' 'add20_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4694 [2/7] (2.34ns)   --->   "%add20_29 = fadd i32 %add16_29, i32 %mul19_29" [3dHLS.cpp:47]   --->   Operation 4694 'fadd' 'add20_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4695 [2/7] (2.34ns)   --->   "%add20_30 = fadd i32 %add16_30, i32 %mul19_30" [3dHLS.cpp:47]   --->   Operation 4695 'fadd' 'add20_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4696 [3/7] (2.34ns)   --->   "%add20_31 = fadd i32 %add16_31, i32 %mul19_31" [3dHLS.cpp:47]   --->   Operation 4696 'fadd' 'add20_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4697 [3/7] (2.34ns)   --->   "%add20_32 = fadd i32 %add16_32, i32 %mul19_32" [3dHLS.cpp:47]   --->   Operation 4697 'fadd' 'add20_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4698 [3/7] (2.34ns)   --->   "%add20_33 = fadd i32 %add16_33, i32 %mul19_33" [3dHLS.cpp:47]   --->   Operation 4698 'fadd' 'add20_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4699 [3/7] (2.34ns)   --->   "%add20_34 = fadd i32 %add16_34, i32 %mul19_34" [3dHLS.cpp:47]   --->   Operation 4699 'fadd' 'add20_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4700 [3/7] (2.34ns)   --->   "%add20_35 = fadd i32 %add16_35, i32 %mul19_35" [3dHLS.cpp:47]   --->   Operation 4700 'fadd' 'add20_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4701 [3/7] (2.34ns)   --->   "%add20_36 = fadd i32 %add16_36, i32 %mul19_36" [3dHLS.cpp:47]   --->   Operation 4701 'fadd' 'add20_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4702 [3/7] (2.34ns)   --->   "%add20_37 = fadd i32 %add16_37, i32 %mul19_37" [3dHLS.cpp:47]   --->   Operation 4702 'fadd' 'add20_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4703 [3/7] (2.34ns)   --->   "%add20_38 = fadd i32 %add16_38, i32 %mul19_38" [3dHLS.cpp:47]   --->   Operation 4703 'fadd' 'add20_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4704 [3/7] (2.34ns)   --->   "%add20_39 = fadd i32 %add16_39, i32 %mul19_39" [3dHLS.cpp:47]   --->   Operation 4704 'fadd' 'add20_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4705 [3/7] (2.34ns)   --->   "%add20_40 = fadd i32 %add16_40, i32 %mul19_40" [3dHLS.cpp:47]   --->   Operation 4705 'fadd' 'add20_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4706 [3/7] (2.34ns)   --->   "%add20_41 = fadd i32 %add16_41, i32 %mul19_41" [3dHLS.cpp:47]   --->   Operation 4706 'fadd' 'add20_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4707 [3/7] (2.34ns)   --->   "%add20_42 = fadd i32 %add16_42, i32 %mul19_42" [3dHLS.cpp:47]   --->   Operation 4707 'fadd' 'add20_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4708 [3/7] (2.34ns)   --->   "%add20_43 = fadd i32 %add16_43, i32 %mul19_43" [3dHLS.cpp:47]   --->   Operation 4708 'fadd' 'add20_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4709 [3/7] (2.34ns)   --->   "%add20_44 = fadd i32 %add16_44, i32 %mul19_44" [3dHLS.cpp:47]   --->   Operation 4709 'fadd' 'add20_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4710 [3/7] (2.34ns)   --->   "%add20_45 = fadd i32 %add16_45, i32 %mul19_45" [3dHLS.cpp:47]   --->   Operation 4710 'fadd' 'add20_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4711 [3/7] (2.34ns)   --->   "%add20_46 = fadd i32 %add16_46, i32 %mul19_46" [3dHLS.cpp:47]   --->   Operation 4711 'fadd' 'add20_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4712 [4/7] (2.34ns)   --->   "%add20_47 = fadd i32 %add16_47, i32 %mul19_47" [3dHLS.cpp:47]   --->   Operation 4712 'fadd' 'add20_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4713 [4/7] (2.34ns)   --->   "%add20_48 = fadd i32 %add16_48, i32 %mul19_48" [3dHLS.cpp:47]   --->   Operation 4713 'fadd' 'add20_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4714 [4/7] (2.34ns)   --->   "%add20_49 = fadd i32 %add16_49, i32 %mul19_49" [3dHLS.cpp:47]   --->   Operation 4714 'fadd' 'add20_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4715 [4/7] (2.34ns)   --->   "%add20_50 = fadd i32 %add16_50, i32 %mul19_50" [3dHLS.cpp:47]   --->   Operation 4715 'fadd' 'add20_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4716 [4/7] (2.34ns)   --->   "%add20_51 = fadd i32 %add16_51, i32 %mul19_51" [3dHLS.cpp:47]   --->   Operation 4716 'fadd' 'add20_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4717 [4/7] (2.34ns)   --->   "%add20_52 = fadd i32 %add16_52, i32 %mul19_52" [3dHLS.cpp:47]   --->   Operation 4717 'fadd' 'add20_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4718 [4/7] (2.34ns)   --->   "%add20_53 = fadd i32 %add16_53, i32 %mul19_53" [3dHLS.cpp:47]   --->   Operation 4718 'fadd' 'add20_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4719 [4/7] (2.34ns)   --->   "%add20_54 = fadd i32 %add16_54, i32 %mul19_54" [3dHLS.cpp:47]   --->   Operation 4719 'fadd' 'add20_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4720 [4/7] (2.34ns)   --->   "%add20_55 = fadd i32 %add16_55, i32 %mul19_55" [3dHLS.cpp:47]   --->   Operation 4720 'fadd' 'add20_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4721 [4/7] (2.34ns)   --->   "%add20_56 = fadd i32 %add16_56, i32 %mul19_56" [3dHLS.cpp:47]   --->   Operation 4721 'fadd' 'add20_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4722 [4/7] (2.34ns)   --->   "%add20_57 = fadd i32 %add16_57, i32 %mul19_57" [3dHLS.cpp:47]   --->   Operation 4722 'fadd' 'add20_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4723 [4/7] (2.34ns)   --->   "%add20_58 = fadd i32 %add16_58, i32 %mul19_58" [3dHLS.cpp:47]   --->   Operation 4723 'fadd' 'add20_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4724 [4/7] (2.34ns)   --->   "%add20_59 = fadd i32 %add16_59, i32 %mul19_59" [3dHLS.cpp:47]   --->   Operation 4724 'fadd' 'add20_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4725 [4/7] (2.34ns)   --->   "%add20_60 = fadd i32 %add16_60, i32 %mul19_60" [3dHLS.cpp:47]   --->   Operation 4725 'fadd' 'add20_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4726 [4/7] (2.34ns)   --->   "%add20_61 = fadd i32 %add16_61, i32 %mul19_61" [3dHLS.cpp:47]   --->   Operation 4726 'fadd' 'add20_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4727 [4/7] (2.34ns)   --->   "%add20_62 = fadd i32 %add16_62, i32 %mul19_62" [3dHLS.cpp:47]   --->   Operation 4727 'fadd' 'add20_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.34>
ST_33 : Operation 4728 [7/7] (2.34ns)   --->   "%add3 = fadd i32 %add2, i32 %mul4" [3dHLS.cpp:47]   --->   Operation 4728 'fadd' 'add3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4729 [7/7] (2.34ns)   --->   "%add24_1 = fadd i32 %add20_1, i32 %mul23_1" [3dHLS.cpp:47]   --->   Operation 4729 'fadd' 'add24_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4730 [7/7] (2.34ns)   --->   "%add24_2 = fadd i32 %add20_2, i32 %mul23_2" [3dHLS.cpp:47]   --->   Operation 4730 'fadd' 'add24_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4731 [7/7] (2.34ns)   --->   "%add24_3 = fadd i32 %add20_3, i32 %mul23_3" [3dHLS.cpp:47]   --->   Operation 4731 'fadd' 'add24_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4732 [7/7] (2.34ns)   --->   "%add24_4 = fadd i32 %add20_4, i32 %mul23_4" [3dHLS.cpp:47]   --->   Operation 4732 'fadd' 'add24_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4733 [7/7] (2.34ns)   --->   "%add24_5 = fadd i32 %add20_5, i32 %mul23_5" [3dHLS.cpp:47]   --->   Operation 4733 'fadd' 'add24_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4734 [7/7] (2.34ns)   --->   "%add24_6 = fadd i32 %add20_6, i32 %mul23_6" [3dHLS.cpp:47]   --->   Operation 4734 'fadd' 'add24_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4735 [7/7] (2.34ns)   --->   "%add24_7 = fadd i32 %add20_7, i32 %mul23_7" [3dHLS.cpp:47]   --->   Operation 4735 'fadd' 'add24_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4736 [7/7] (2.34ns)   --->   "%add24_8 = fadd i32 %add20_8, i32 %mul23_8" [3dHLS.cpp:47]   --->   Operation 4736 'fadd' 'add24_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4737 [7/7] (2.34ns)   --->   "%add24_9 = fadd i32 %add20_9, i32 %mul23_9" [3dHLS.cpp:47]   --->   Operation 4737 'fadd' 'add24_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4738 [7/7] (2.34ns)   --->   "%add24_s = fadd i32 %add20_s, i32 %mul23_s" [3dHLS.cpp:47]   --->   Operation 4738 'fadd' 'add24_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4739 [7/7] (2.34ns)   --->   "%add24_10 = fadd i32 %add20_10, i32 %mul23_10" [3dHLS.cpp:47]   --->   Operation 4739 'fadd' 'add24_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4740 [7/7] (2.34ns)   --->   "%add24_11 = fadd i32 %add20_11, i32 %mul23_11" [3dHLS.cpp:47]   --->   Operation 4740 'fadd' 'add24_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4741 [7/7] (2.34ns)   --->   "%add24_12 = fadd i32 %add20_12, i32 %mul23_12" [3dHLS.cpp:47]   --->   Operation 4741 'fadd' 'add24_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4742 [7/7] (2.34ns)   --->   "%add24_13 = fadd i32 %add20_13, i32 %mul23_13" [3dHLS.cpp:47]   --->   Operation 4742 'fadd' 'add24_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4743 [7/7] (2.34ns)   --->   "%add24_14 = fadd i32 %add20_14, i32 %mul23_14" [3dHLS.cpp:47]   --->   Operation 4743 'fadd' 'add24_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4744 [1/7] (2.34ns)   --->   "%add20_15 = fadd i32 %add16_15, i32 %mul19_15" [3dHLS.cpp:47]   --->   Operation 4744 'fadd' 'add20_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4745 [1/7] (2.34ns)   --->   "%add20_16 = fadd i32 %add16_16, i32 %mul19_16" [3dHLS.cpp:47]   --->   Operation 4745 'fadd' 'add20_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4746 [1/7] (2.34ns)   --->   "%add20_17 = fadd i32 %add16_17, i32 %mul19_17" [3dHLS.cpp:47]   --->   Operation 4746 'fadd' 'add20_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4747 [1/7] (2.34ns)   --->   "%add20_18 = fadd i32 %add16_18, i32 %mul19_18" [3dHLS.cpp:47]   --->   Operation 4747 'fadd' 'add20_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4748 [1/7] (2.34ns)   --->   "%add20_19 = fadd i32 %add16_19, i32 %mul19_19" [3dHLS.cpp:47]   --->   Operation 4748 'fadd' 'add20_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4749 [1/7] (2.34ns)   --->   "%add20_20 = fadd i32 %add16_20, i32 %mul19_20" [3dHLS.cpp:47]   --->   Operation 4749 'fadd' 'add20_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4750 [1/7] (2.34ns)   --->   "%add20_21 = fadd i32 %add16_21, i32 %mul19_21" [3dHLS.cpp:47]   --->   Operation 4750 'fadd' 'add20_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4751 [1/7] (2.34ns)   --->   "%add20_22 = fadd i32 %add16_22, i32 %mul19_22" [3dHLS.cpp:47]   --->   Operation 4751 'fadd' 'add20_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4752 [1/7] (2.34ns)   --->   "%add20_23 = fadd i32 %add16_23, i32 %mul19_23" [3dHLS.cpp:47]   --->   Operation 4752 'fadd' 'add20_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4753 [1/7] (2.34ns)   --->   "%add20_24 = fadd i32 %add16_24, i32 %mul19_24" [3dHLS.cpp:47]   --->   Operation 4753 'fadd' 'add20_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4754 [1/7] (2.34ns)   --->   "%add20_25 = fadd i32 %add16_25, i32 %mul19_25" [3dHLS.cpp:47]   --->   Operation 4754 'fadd' 'add20_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4755 [1/7] (2.34ns)   --->   "%add20_26 = fadd i32 %add16_26, i32 %mul19_26" [3dHLS.cpp:47]   --->   Operation 4755 'fadd' 'add20_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4756 [1/7] (2.34ns)   --->   "%add20_27 = fadd i32 %add16_27, i32 %mul19_27" [3dHLS.cpp:47]   --->   Operation 4756 'fadd' 'add20_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4757 [1/7] (2.34ns)   --->   "%add20_28 = fadd i32 %add16_28, i32 %mul19_28" [3dHLS.cpp:47]   --->   Operation 4757 'fadd' 'add20_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4758 [1/7] (2.34ns)   --->   "%add20_29 = fadd i32 %add16_29, i32 %mul19_29" [3dHLS.cpp:47]   --->   Operation 4758 'fadd' 'add20_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4759 [1/7] (2.34ns)   --->   "%add20_30 = fadd i32 %add16_30, i32 %mul19_30" [3dHLS.cpp:47]   --->   Operation 4759 'fadd' 'add20_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4760 [2/7] (2.34ns)   --->   "%add20_31 = fadd i32 %add16_31, i32 %mul19_31" [3dHLS.cpp:47]   --->   Operation 4760 'fadd' 'add20_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4761 [2/7] (2.34ns)   --->   "%add20_32 = fadd i32 %add16_32, i32 %mul19_32" [3dHLS.cpp:47]   --->   Operation 4761 'fadd' 'add20_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4762 [2/7] (2.34ns)   --->   "%add20_33 = fadd i32 %add16_33, i32 %mul19_33" [3dHLS.cpp:47]   --->   Operation 4762 'fadd' 'add20_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4763 [2/7] (2.34ns)   --->   "%add20_34 = fadd i32 %add16_34, i32 %mul19_34" [3dHLS.cpp:47]   --->   Operation 4763 'fadd' 'add20_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4764 [2/7] (2.34ns)   --->   "%add20_35 = fadd i32 %add16_35, i32 %mul19_35" [3dHLS.cpp:47]   --->   Operation 4764 'fadd' 'add20_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4765 [2/7] (2.34ns)   --->   "%add20_36 = fadd i32 %add16_36, i32 %mul19_36" [3dHLS.cpp:47]   --->   Operation 4765 'fadd' 'add20_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4766 [2/7] (2.34ns)   --->   "%add20_37 = fadd i32 %add16_37, i32 %mul19_37" [3dHLS.cpp:47]   --->   Operation 4766 'fadd' 'add20_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4767 [2/7] (2.34ns)   --->   "%add20_38 = fadd i32 %add16_38, i32 %mul19_38" [3dHLS.cpp:47]   --->   Operation 4767 'fadd' 'add20_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4768 [2/7] (2.34ns)   --->   "%add20_39 = fadd i32 %add16_39, i32 %mul19_39" [3dHLS.cpp:47]   --->   Operation 4768 'fadd' 'add20_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4769 [2/7] (2.34ns)   --->   "%add20_40 = fadd i32 %add16_40, i32 %mul19_40" [3dHLS.cpp:47]   --->   Operation 4769 'fadd' 'add20_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4770 [2/7] (2.34ns)   --->   "%add20_41 = fadd i32 %add16_41, i32 %mul19_41" [3dHLS.cpp:47]   --->   Operation 4770 'fadd' 'add20_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4771 [2/7] (2.34ns)   --->   "%add20_42 = fadd i32 %add16_42, i32 %mul19_42" [3dHLS.cpp:47]   --->   Operation 4771 'fadd' 'add20_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4772 [2/7] (2.34ns)   --->   "%add20_43 = fadd i32 %add16_43, i32 %mul19_43" [3dHLS.cpp:47]   --->   Operation 4772 'fadd' 'add20_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4773 [2/7] (2.34ns)   --->   "%add20_44 = fadd i32 %add16_44, i32 %mul19_44" [3dHLS.cpp:47]   --->   Operation 4773 'fadd' 'add20_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4774 [2/7] (2.34ns)   --->   "%add20_45 = fadd i32 %add16_45, i32 %mul19_45" [3dHLS.cpp:47]   --->   Operation 4774 'fadd' 'add20_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4775 [2/7] (2.34ns)   --->   "%add20_46 = fadd i32 %add16_46, i32 %mul19_46" [3dHLS.cpp:47]   --->   Operation 4775 'fadd' 'add20_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4776 [3/7] (2.34ns)   --->   "%add20_47 = fadd i32 %add16_47, i32 %mul19_47" [3dHLS.cpp:47]   --->   Operation 4776 'fadd' 'add20_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4777 [3/7] (2.34ns)   --->   "%add20_48 = fadd i32 %add16_48, i32 %mul19_48" [3dHLS.cpp:47]   --->   Operation 4777 'fadd' 'add20_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4778 [3/7] (2.34ns)   --->   "%add20_49 = fadd i32 %add16_49, i32 %mul19_49" [3dHLS.cpp:47]   --->   Operation 4778 'fadd' 'add20_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4779 [3/7] (2.34ns)   --->   "%add20_50 = fadd i32 %add16_50, i32 %mul19_50" [3dHLS.cpp:47]   --->   Operation 4779 'fadd' 'add20_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4780 [3/7] (2.34ns)   --->   "%add20_51 = fadd i32 %add16_51, i32 %mul19_51" [3dHLS.cpp:47]   --->   Operation 4780 'fadd' 'add20_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4781 [3/7] (2.34ns)   --->   "%add20_52 = fadd i32 %add16_52, i32 %mul19_52" [3dHLS.cpp:47]   --->   Operation 4781 'fadd' 'add20_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4782 [3/7] (2.34ns)   --->   "%add20_53 = fadd i32 %add16_53, i32 %mul19_53" [3dHLS.cpp:47]   --->   Operation 4782 'fadd' 'add20_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4783 [3/7] (2.34ns)   --->   "%add20_54 = fadd i32 %add16_54, i32 %mul19_54" [3dHLS.cpp:47]   --->   Operation 4783 'fadd' 'add20_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4784 [3/7] (2.34ns)   --->   "%add20_55 = fadd i32 %add16_55, i32 %mul19_55" [3dHLS.cpp:47]   --->   Operation 4784 'fadd' 'add20_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4785 [3/7] (2.34ns)   --->   "%add20_56 = fadd i32 %add16_56, i32 %mul19_56" [3dHLS.cpp:47]   --->   Operation 4785 'fadd' 'add20_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4786 [3/7] (2.34ns)   --->   "%add20_57 = fadd i32 %add16_57, i32 %mul19_57" [3dHLS.cpp:47]   --->   Operation 4786 'fadd' 'add20_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4787 [3/7] (2.34ns)   --->   "%add20_58 = fadd i32 %add16_58, i32 %mul19_58" [3dHLS.cpp:47]   --->   Operation 4787 'fadd' 'add20_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4788 [3/7] (2.34ns)   --->   "%add20_59 = fadd i32 %add16_59, i32 %mul19_59" [3dHLS.cpp:47]   --->   Operation 4788 'fadd' 'add20_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4789 [3/7] (2.34ns)   --->   "%add20_60 = fadd i32 %add16_60, i32 %mul19_60" [3dHLS.cpp:47]   --->   Operation 4789 'fadd' 'add20_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4790 [3/7] (2.34ns)   --->   "%add20_61 = fadd i32 %add16_61, i32 %mul19_61" [3dHLS.cpp:47]   --->   Operation 4790 'fadd' 'add20_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4791 [3/7] (2.34ns)   --->   "%add20_62 = fadd i32 %add16_62, i32 %mul19_62" [3dHLS.cpp:47]   --->   Operation 4791 'fadd' 'add20_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.34>
ST_34 : Operation 4792 [6/7] (2.34ns)   --->   "%add3 = fadd i32 %add2, i32 %mul4" [3dHLS.cpp:47]   --->   Operation 4792 'fadd' 'add3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4793 [6/7] (2.34ns)   --->   "%add24_1 = fadd i32 %add20_1, i32 %mul23_1" [3dHLS.cpp:47]   --->   Operation 4793 'fadd' 'add24_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4794 [6/7] (2.34ns)   --->   "%add24_2 = fadd i32 %add20_2, i32 %mul23_2" [3dHLS.cpp:47]   --->   Operation 4794 'fadd' 'add24_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4795 [6/7] (2.34ns)   --->   "%add24_3 = fadd i32 %add20_3, i32 %mul23_3" [3dHLS.cpp:47]   --->   Operation 4795 'fadd' 'add24_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4796 [6/7] (2.34ns)   --->   "%add24_4 = fadd i32 %add20_4, i32 %mul23_4" [3dHLS.cpp:47]   --->   Operation 4796 'fadd' 'add24_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4797 [6/7] (2.34ns)   --->   "%add24_5 = fadd i32 %add20_5, i32 %mul23_5" [3dHLS.cpp:47]   --->   Operation 4797 'fadd' 'add24_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4798 [6/7] (2.34ns)   --->   "%add24_6 = fadd i32 %add20_6, i32 %mul23_6" [3dHLS.cpp:47]   --->   Operation 4798 'fadd' 'add24_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4799 [6/7] (2.34ns)   --->   "%add24_7 = fadd i32 %add20_7, i32 %mul23_7" [3dHLS.cpp:47]   --->   Operation 4799 'fadd' 'add24_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4800 [6/7] (2.34ns)   --->   "%add24_8 = fadd i32 %add20_8, i32 %mul23_8" [3dHLS.cpp:47]   --->   Operation 4800 'fadd' 'add24_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4801 [6/7] (2.34ns)   --->   "%add24_9 = fadd i32 %add20_9, i32 %mul23_9" [3dHLS.cpp:47]   --->   Operation 4801 'fadd' 'add24_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4802 [6/7] (2.34ns)   --->   "%add24_s = fadd i32 %add20_s, i32 %mul23_s" [3dHLS.cpp:47]   --->   Operation 4802 'fadd' 'add24_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4803 [6/7] (2.34ns)   --->   "%add24_10 = fadd i32 %add20_10, i32 %mul23_10" [3dHLS.cpp:47]   --->   Operation 4803 'fadd' 'add24_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4804 [6/7] (2.34ns)   --->   "%add24_11 = fadd i32 %add20_11, i32 %mul23_11" [3dHLS.cpp:47]   --->   Operation 4804 'fadd' 'add24_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4805 [6/7] (2.34ns)   --->   "%add24_12 = fadd i32 %add20_12, i32 %mul23_12" [3dHLS.cpp:47]   --->   Operation 4805 'fadd' 'add24_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4806 [6/7] (2.34ns)   --->   "%add24_13 = fadd i32 %add20_13, i32 %mul23_13" [3dHLS.cpp:47]   --->   Operation 4806 'fadd' 'add24_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4807 [6/7] (2.34ns)   --->   "%add24_14 = fadd i32 %add20_14, i32 %mul23_14" [3dHLS.cpp:47]   --->   Operation 4807 'fadd' 'add24_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4808 [7/7] (2.34ns)   --->   "%add24_15 = fadd i32 %add20_15, i32 %mul23_15" [3dHLS.cpp:47]   --->   Operation 4808 'fadd' 'add24_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4809 [7/7] (2.34ns)   --->   "%add24_16 = fadd i32 %add20_16, i32 %mul23_16" [3dHLS.cpp:47]   --->   Operation 4809 'fadd' 'add24_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4810 [7/7] (2.34ns)   --->   "%add24_17 = fadd i32 %add20_17, i32 %mul23_17" [3dHLS.cpp:47]   --->   Operation 4810 'fadd' 'add24_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4811 [7/7] (2.34ns)   --->   "%add24_18 = fadd i32 %add20_18, i32 %mul23_18" [3dHLS.cpp:47]   --->   Operation 4811 'fadd' 'add24_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4812 [7/7] (2.34ns)   --->   "%add24_19 = fadd i32 %add20_19, i32 %mul23_19" [3dHLS.cpp:47]   --->   Operation 4812 'fadd' 'add24_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4813 [7/7] (2.34ns)   --->   "%add24_20 = fadd i32 %add20_20, i32 %mul23_20" [3dHLS.cpp:47]   --->   Operation 4813 'fadd' 'add24_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4814 [7/7] (2.34ns)   --->   "%add24_21 = fadd i32 %add20_21, i32 %mul23_21" [3dHLS.cpp:47]   --->   Operation 4814 'fadd' 'add24_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4815 [7/7] (2.34ns)   --->   "%add24_22 = fadd i32 %add20_22, i32 %mul23_22" [3dHLS.cpp:47]   --->   Operation 4815 'fadd' 'add24_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4816 [7/7] (2.34ns)   --->   "%add24_23 = fadd i32 %add20_23, i32 %mul23_23" [3dHLS.cpp:47]   --->   Operation 4816 'fadd' 'add24_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4817 [7/7] (2.34ns)   --->   "%add24_24 = fadd i32 %add20_24, i32 %mul23_24" [3dHLS.cpp:47]   --->   Operation 4817 'fadd' 'add24_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4818 [7/7] (2.34ns)   --->   "%add24_25 = fadd i32 %add20_25, i32 %mul23_25" [3dHLS.cpp:47]   --->   Operation 4818 'fadd' 'add24_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4819 [7/7] (2.34ns)   --->   "%add24_26 = fadd i32 %add20_26, i32 %mul23_26" [3dHLS.cpp:47]   --->   Operation 4819 'fadd' 'add24_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4820 [7/7] (2.34ns)   --->   "%add24_27 = fadd i32 %add20_27, i32 %mul23_27" [3dHLS.cpp:47]   --->   Operation 4820 'fadd' 'add24_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4821 [7/7] (2.34ns)   --->   "%add24_28 = fadd i32 %add20_28, i32 %mul23_28" [3dHLS.cpp:47]   --->   Operation 4821 'fadd' 'add24_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4822 [7/7] (2.34ns)   --->   "%add24_29 = fadd i32 %add20_29, i32 %mul23_29" [3dHLS.cpp:47]   --->   Operation 4822 'fadd' 'add24_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4823 [7/7] (2.34ns)   --->   "%add24_30 = fadd i32 %add20_30, i32 %mul23_30" [3dHLS.cpp:47]   --->   Operation 4823 'fadd' 'add24_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4824 [1/7] (2.34ns)   --->   "%add20_31 = fadd i32 %add16_31, i32 %mul19_31" [3dHLS.cpp:47]   --->   Operation 4824 'fadd' 'add20_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4825 [1/7] (2.34ns)   --->   "%add20_32 = fadd i32 %add16_32, i32 %mul19_32" [3dHLS.cpp:47]   --->   Operation 4825 'fadd' 'add20_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4826 [1/7] (2.34ns)   --->   "%add20_33 = fadd i32 %add16_33, i32 %mul19_33" [3dHLS.cpp:47]   --->   Operation 4826 'fadd' 'add20_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4827 [1/7] (2.34ns)   --->   "%add20_34 = fadd i32 %add16_34, i32 %mul19_34" [3dHLS.cpp:47]   --->   Operation 4827 'fadd' 'add20_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4828 [1/7] (2.34ns)   --->   "%add20_35 = fadd i32 %add16_35, i32 %mul19_35" [3dHLS.cpp:47]   --->   Operation 4828 'fadd' 'add20_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4829 [1/7] (2.34ns)   --->   "%add20_36 = fadd i32 %add16_36, i32 %mul19_36" [3dHLS.cpp:47]   --->   Operation 4829 'fadd' 'add20_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4830 [1/7] (2.34ns)   --->   "%add20_37 = fadd i32 %add16_37, i32 %mul19_37" [3dHLS.cpp:47]   --->   Operation 4830 'fadd' 'add20_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4831 [1/7] (2.34ns)   --->   "%add20_38 = fadd i32 %add16_38, i32 %mul19_38" [3dHLS.cpp:47]   --->   Operation 4831 'fadd' 'add20_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4832 [1/7] (2.34ns)   --->   "%add20_39 = fadd i32 %add16_39, i32 %mul19_39" [3dHLS.cpp:47]   --->   Operation 4832 'fadd' 'add20_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4833 [1/7] (2.34ns)   --->   "%add20_40 = fadd i32 %add16_40, i32 %mul19_40" [3dHLS.cpp:47]   --->   Operation 4833 'fadd' 'add20_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4834 [1/7] (2.34ns)   --->   "%add20_41 = fadd i32 %add16_41, i32 %mul19_41" [3dHLS.cpp:47]   --->   Operation 4834 'fadd' 'add20_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4835 [1/7] (2.34ns)   --->   "%add20_42 = fadd i32 %add16_42, i32 %mul19_42" [3dHLS.cpp:47]   --->   Operation 4835 'fadd' 'add20_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4836 [1/7] (2.34ns)   --->   "%add20_43 = fadd i32 %add16_43, i32 %mul19_43" [3dHLS.cpp:47]   --->   Operation 4836 'fadd' 'add20_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4837 [1/7] (2.34ns)   --->   "%add20_44 = fadd i32 %add16_44, i32 %mul19_44" [3dHLS.cpp:47]   --->   Operation 4837 'fadd' 'add20_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4838 [1/7] (2.34ns)   --->   "%add20_45 = fadd i32 %add16_45, i32 %mul19_45" [3dHLS.cpp:47]   --->   Operation 4838 'fadd' 'add20_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4839 [1/7] (2.34ns)   --->   "%add20_46 = fadd i32 %add16_46, i32 %mul19_46" [3dHLS.cpp:47]   --->   Operation 4839 'fadd' 'add20_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4840 [2/7] (2.34ns)   --->   "%add20_47 = fadd i32 %add16_47, i32 %mul19_47" [3dHLS.cpp:47]   --->   Operation 4840 'fadd' 'add20_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4841 [2/7] (2.34ns)   --->   "%add20_48 = fadd i32 %add16_48, i32 %mul19_48" [3dHLS.cpp:47]   --->   Operation 4841 'fadd' 'add20_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4842 [2/7] (2.34ns)   --->   "%add20_49 = fadd i32 %add16_49, i32 %mul19_49" [3dHLS.cpp:47]   --->   Operation 4842 'fadd' 'add20_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4843 [2/7] (2.34ns)   --->   "%add20_50 = fadd i32 %add16_50, i32 %mul19_50" [3dHLS.cpp:47]   --->   Operation 4843 'fadd' 'add20_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4844 [2/7] (2.34ns)   --->   "%add20_51 = fadd i32 %add16_51, i32 %mul19_51" [3dHLS.cpp:47]   --->   Operation 4844 'fadd' 'add20_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4845 [2/7] (2.34ns)   --->   "%add20_52 = fadd i32 %add16_52, i32 %mul19_52" [3dHLS.cpp:47]   --->   Operation 4845 'fadd' 'add20_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4846 [2/7] (2.34ns)   --->   "%add20_53 = fadd i32 %add16_53, i32 %mul19_53" [3dHLS.cpp:47]   --->   Operation 4846 'fadd' 'add20_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4847 [2/7] (2.34ns)   --->   "%add20_54 = fadd i32 %add16_54, i32 %mul19_54" [3dHLS.cpp:47]   --->   Operation 4847 'fadd' 'add20_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4848 [2/7] (2.34ns)   --->   "%add20_55 = fadd i32 %add16_55, i32 %mul19_55" [3dHLS.cpp:47]   --->   Operation 4848 'fadd' 'add20_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4849 [2/7] (2.34ns)   --->   "%add20_56 = fadd i32 %add16_56, i32 %mul19_56" [3dHLS.cpp:47]   --->   Operation 4849 'fadd' 'add20_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4850 [2/7] (2.34ns)   --->   "%add20_57 = fadd i32 %add16_57, i32 %mul19_57" [3dHLS.cpp:47]   --->   Operation 4850 'fadd' 'add20_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4851 [2/7] (2.34ns)   --->   "%add20_58 = fadd i32 %add16_58, i32 %mul19_58" [3dHLS.cpp:47]   --->   Operation 4851 'fadd' 'add20_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4852 [2/7] (2.34ns)   --->   "%add20_59 = fadd i32 %add16_59, i32 %mul19_59" [3dHLS.cpp:47]   --->   Operation 4852 'fadd' 'add20_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4853 [2/7] (2.34ns)   --->   "%add20_60 = fadd i32 %add16_60, i32 %mul19_60" [3dHLS.cpp:47]   --->   Operation 4853 'fadd' 'add20_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4854 [2/7] (2.34ns)   --->   "%add20_61 = fadd i32 %add16_61, i32 %mul19_61" [3dHLS.cpp:47]   --->   Operation 4854 'fadd' 'add20_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4855 [2/7] (2.34ns)   --->   "%add20_62 = fadd i32 %add16_62, i32 %mul19_62" [3dHLS.cpp:47]   --->   Operation 4855 'fadd' 'add20_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.34>
ST_35 : Operation 4856 [5/7] (2.34ns)   --->   "%add3 = fadd i32 %add2, i32 %mul4" [3dHLS.cpp:47]   --->   Operation 4856 'fadd' 'add3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4857 [5/7] (2.34ns)   --->   "%add24_1 = fadd i32 %add20_1, i32 %mul23_1" [3dHLS.cpp:47]   --->   Operation 4857 'fadd' 'add24_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4858 [5/7] (2.34ns)   --->   "%add24_2 = fadd i32 %add20_2, i32 %mul23_2" [3dHLS.cpp:47]   --->   Operation 4858 'fadd' 'add24_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4859 [5/7] (2.34ns)   --->   "%add24_3 = fadd i32 %add20_3, i32 %mul23_3" [3dHLS.cpp:47]   --->   Operation 4859 'fadd' 'add24_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4860 [5/7] (2.34ns)   --->   "%add24_4 = fadd i32 %add20_4, i32 %mul23_4" [3dHLS.cpp:47]   --->   Operation 4860 'fadd' 'add24_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4861 [5/7] (2.34ns)   --->   "%add24_5 = fadd i32 %add20_5, i32 %mul23_5" [3dHLS.cpp:47]   --->   Operation 4861 'fadd' 'add24_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4862 [5/7] (2.34ns)   --->   "%add24_6 = fadd i32 %add20_6, i32 %mul23_6" [3dHLS.cpp:47]   --->   Operation 4862 'fadd' 'add24_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4863 [5/7] (2.34ns)   --->   "%add24_7 = fadd i32 %add20_7, i32 %mul23_7" [3dHLS.cpp:47]   --->   Operation 4863 'fadd' 'add24_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4864 [5/7] (2.34ns)   --->   "%add24_8 = fadd i32 %add20_8, i32 %mul23_8" [3dHLS.cpp:47]   --->   Operation 4864 'fadd' 'add24_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4865 [5/7] (2.34ns)   --->   "%add24_9 = fadd i32 %add20_9, i32 %mul23_9" [3dHLS.cpp:47]   --->   Operation 4865 'fadd' 'add24_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4866 [5/7] (2.34ns)   --->   "%add24_s = fadd i32 %add20_s, i32 %mul23_s" [3dHLS.cpp:47]   --->   Operation 4866 'fadd' 'add24_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4867 [5/7] (2.34ns)   --->   "%add24_10 = fadd i32 %add20_10, i32 %mul23_10" [3dHLS.cpp:47]   --->   Operation 4867 'fadd' 'add24_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4868 [5/7] (2.34ns)   --->   "%add24_11 = fadd i32 %add20_11, i32 %mul23_11" [3dHLS.cpp:47]   --->   Operation 4868 'fadd' 'add24_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4869 [5/7] (2.34ns)   --->   "%add24_12 = fadd i32 %add20_12, i32 %mul23_12" [3dHLS.cpp:47]   --->   Operation 4869 'fadd' 'add24_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4870 [5/7] (2.34ns)   --->   "%add24_13 = fadd i32 %add20_13, i32 %mul23_13" [3dHLS.cpp:47]   --->   Operation 4870 'fadd' 'add24_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4871 [5/7] (2.34ns)   --->   "%add24_14 = fadd i32 %add20_14, i32 %mul23_14" [3dHLS.cpp:47]   --->   Operation 4871 'fadd' 'add24_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4872 [6/7] (2.34ns)   --->   "%add24_15 = fadd i32 %add20_15, i32 %mul23_15" [3dHLS.cpp:47]   --->   Operation 4872 'fadd' 'add24_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4873 [6/7] (2.34ns)   --->   "%add24_16 = fadd i32 %add20_16, i32 %mul23_16" [3dHLS.cpp:47]   --->   Operation 4873 'fadd' 'add24_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4874 [6/7] (2.34ns)   --->   "%add24_17 = fadd i32 %add20_17, i32 %mul23_17" [3dHLS.cpp:47]   --->   Operation 4874 'fadd' 'add24_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4875 [6/7] (2.34ns)   --->   "%add24_18 = fadd i32 %add20_18, i32 %mul23_18" [3dHLS.cpp:47]   --->   Operation 4875 'fadd' 'add24_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4876 [6/7] (2.34ns)   --->   "%add24_19 = fadd i32 %add20_19, i32 %mul23_19" [3dHLS.cpp:47]   --->   Operation 4876 'fadd' 'add24_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4877 [6/7] (2.34ns)   --->   "%add24_20 = fadd i32 %add20_20, i32 %mul23_20" [3dHLS.cpp:47]   --->   Operation 4877 'fadd' 'add24_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4878 [6/7] (2.34ns)   --->   "%add24_21 = fadd i32 %add20_21, i32 %mul23_21" [3dHLS.cpp:47]   --->   Operation 4878 'fadd' 'add24_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4879 [6/7] (2.34ns)   --->   "%add24_22 = fadd i32 %add20_22, i32 %mul23_22" [3dHLS.cpp:47]   --->   Operation 4879 'fadd' 'add24_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4880 [6/7] (2.34ns)   --->   "%add24_23 = fadd i32 %add20_23, i32 %mul23_23" [3dHLS.cpp:47]   --->   Operation 4880 'fadd' 'add24_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4881 [6/7] (2.34ns)   --->   "%add24_24 = fadd i32 %add20_24, i32 %mul23_24" [3dHLS.cpp:47]   --->   Operation 4881 'fadd' 'add24_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4882 [6/7] (2.34ns)   --->   "%add24_25 = fadd i32 %add20_25, i32 %mul23_25" [3dHLS.cpp:47]   --->   Operation 4882 'fadd' 'add24_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4883 [6/7] (2.34ns)   --->   "%add24_26 = fadd i32 %add20_26, i32 %mul23_26" [3dHLS.cpp:47]   --->   Operation 4883 'fadd' 'add24_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4884 [6/7] (2.34ns)   --->   "%add24_27 = fadd i32 %add20_27, i32 %mul23_27" [3dHLS.cpp:47]   --->   Operation 4884 'fadd' 'add24_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4885 [6/7] (2.34ns)   --->   "%add24_28 = fadd i32 %add20_28, i32 %mul23_28" [3dHLS.cpp:47]   --->   Operation 4885 'fadd' 'add24_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4886 [6/7] (2.34ns)   --->   "%add24_29 = fadd i32 %add20_29, i32 %mul23_29" [3dHLS.cpp:47]   --->   Operation 4886 'fadd' 'add24_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4887 [6/7] (2.34ns)   --->   "%add24_30 = fadd i32 %add20_30, i32 %mul23_30" [3dHLS.cpp:47]   --->   Operation 4887 'fadd' 'add24_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4888 [7/7] (2.34ns)   --->   "%add24_31 = fadd i32 %add20_31, i32 %mul23_31" [3dHLS.cpp:47]   --->   Operation 4888 'fadd' 'add24_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4889 [7/7] (2.34ns)   --->   "%add24_32 = fadd i32 %add20_32, i32 %mul23_32" [3dHLS.cpp:47]   --->   Operation 4889 'fadd' 'add24_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4890 [7/7] (2.34ns)   --->   "%add24_33 = fadd i32 %add20_33, i32 %mul23_33" [3dHLS.cpp:47]   --->   Operation 4890 'fadd' 'add24_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4891 [7/7] (2.34ns)   --->   "%add24_34 = fadd i32 %add20_34, i32 %mul23_34" [3dHLS.cpp:47]   --->   Operation 4891 'fadd' 'add24_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4892 [7/7] (2.34ns)   --->   "%add24_35 = fadd i32 %add20_35, i32 %mul23_35" [3dHLS.cpp:47]   --->   Operation 4892 'fadd' 'add24_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4893 [7/7] (2.34ns)   --->   "%add24_36 = fadd i32 %add20_36, i32 %mul23_36" [3dHLS.cpp:47]   --->   Operation 4893 'fadd' 'add24_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4894 [7/7] (2.34ns)   --->   "%add24_37 = fadd i32 %add20_37, i32 %mul23_37" [3dHLS.cpp:47]   --->   Operation 4894 'fadd' 'add24_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4895 [7/7] (2.34ns)   --->   "%add24_38 = fadd i32 %add20_38, i32 %mul23_38" [3dHLS.cpp:47]   --->   Operation 4895 'fadd' 'add24_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4896 [7/7] (2.34ns)   --->   "%add24_39 = fadd i32 %add20_39, i32 %mul23_39" [3dHLS.cpp:47]   --->   Operation 4896 'fadd' 'add24_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4897 [7/7] (2.34ns)   --->   "%add24_40 = fadd i32 %add20_40, i32 %mul23_40" [3dHLS.cpp:47]   --->   Operation 4897 'fadd' 'add24_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4898 [7/7] (2.34ns)   --->   "%add24_41 = fadd i32 %add20_41, i32 %mul23_41" [3dHLS.cpp:47]   --->   Operation 4898 'fadd' 'add24_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4899 [7/7] (2.34ns)   --->   "%add24_42 = fadd i32 %add20_42, i32 %mul23_42" [3dHLS.cpp:47]   --->   Operation 4899 'fadd' 'add24_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4900 [7/7] (2.34ns)   --->   "%add24_43 = fadd i32 %add20_43, i32 %mul23_43" [3dHLS.cpp:47]   --->   Operation 4900 'fadd' 'add24_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4901 [7/7] (2.34ns)   --->   "%add24_44 = fadd i32 %add20_44, i32 %mul23_44" [3dHLS.cpp:47]   --->   Operation 4901 'fadd' 'add24_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4902 [7/7] (2.34ns)   --->   "%add24_45 = fadd i32 %add20_45, i32 %mul23_45" [3dHLS.cpp:47]   --->   Operation 4902 'fadd' 'add24_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4903 [7/7] (2.34ns)   --->   "%add24_46 = fadd i32 %add20_46, i32 %mul23_46" [3dHLS.cpp:47]   --->   Operation 4903 'fadd' 'add24_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4904 [1/7] (2.34ns)   --->   "%add20_47 = fadd i32 %add16_47, i32 %mul19_47" [3dHLS.cpp:47]   --->   Operation 4904 'fadd' 'add20_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4905 [1/7] (2.34ns)   --->   "%add20_48 = fadd i32 %add16_48, i32 %mul19_48" [3dHLS.cpp:47]   --->   Operation 4905 'fadd' 'add20_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4906 [1/7] (2.34ns)   --->   "%add20_49 = fadd i32 %add16_49, i32 %mul19_49" [3dHLS.cpp:47]   --->   Operation 4906 'fadd' 'add20_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4907 [1/7] (2.34ns)   --->   "%add20_50 = fadd i32 %add16_50, i32 %mul19_50" [3dHLS.cpp:47]   --->   Operation 4907 'fadd' 'add20_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4908 [1/7] (2.34ns)   --->   "%add20_51 = fadd i32 %add16_51, i32 %mul19_51" [3dHLS.cpp:47]   --->   Operation 4908 'fadd' 'add20_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4909 [1/7] (2.34ns)   --->   "%add20_52 = fadd i32 %add16_52, i32 %mul19_52" [3dHLS.cpp:47]   --->   Operation 4909 'fadd' 'add20_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4910 [1/7] (2.34ns)   --->   "%add20_53 = fadd i32 %add16_53, i32 %mul19_53" [3dHLS.cpp:47]   --->   Operation 4910 'fadd' 'add20_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4911 [1/7] (2.34ns)   --->   "%add20_54 = fadd i32 %add16_54, i32 %mul19_54" [3dHLS.cpp:47]   --->   Operation 4911 'fadd' 'add20_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4912 [1/7] (2.34ns)   --->   "%add20_55 = fadd i32 %add16_55, i32 %mul19_55" [3dHLS.cpp:47]   --->   Operation 4912 'fadd' 'add20_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4913 [1/7] (2.34ns)   --->   "%add20_56 = fadd i32 %add16_56, i32 %mul19_56" [3dHLS.cpp:47]   --->   Operation 4913 'fadd' 'add20_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4914 [1/7] (2.34ns)   --->   "%add20_57 = fadd i32 %add16_57, i32 %mul19_57" [3dHLS.cpp:47]   --->   Operation 4914 'fadd' 'add20_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4915 [1/7] (2.34ns)   --->   "%add20_58 = fadd i32 %add16_58, i32 %mul19_58" [3dHLS.cpp:47]   --->   Operation 4915 'fadd' 'add20_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4916 [1/7] (2.34ns)   --->   "%add20_59 = fadd i32 %add16_59, i32 %mul19_59" [3dHLS.cpp:47]   --->   Operation 4916 'fadd' 'add20_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4917 [1/7] (2.34ns)   --->   "%add20_60 = fadd i32 %add16_60, i32 %mul19_60" [3dHLS.cpp:47]   --->   Operation 4917 'fadd' 'add20_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4918 [1/7] (2.34ns)   --->   "%add20_61 = fadd i32 %add16_61, i32 %mul19_61" [3dHLS.cpp:47]   --->   Operation 4918 'fadd' 'add20_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4919 [1/7] (2.34ns)   --->   "%add20_62 = fadd i32 %add16_62, i32 %mul19_62" [3dHLS.cpp:47]   --->   Operation 4919 'fadd' 'add20_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.34>
ST_36 : Operation 4920 [4/7] (2.34ns)   --->   "%add3 = fadd i32 %add2, i32 %mul4" [3dHLS.cpp:47]   --->   Operation 4920 'fadd' 'add3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4921 [4/7] (2.34ns)   --->   "%add24_1 = fadd i32 %add20_1, i32 %mul23_1" [3dHLS.cpp:47]   --->   Operation 4921 'fadd' 'add24_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4922 [4/7] (2.34ns)   --->   "%add24_2 = fadd i32 %add20_2, i32 %mul23_2" [3dHLS.cpp:47]   --->   Operation 4922 'fadd' 'add24_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4923 [4/7] (2.34ns)   --->   "%add24_3 = fadd i32 %add20_3, i32 %mul23_3" [3dHLS.cpp:47]   --->   Operation 4923 'fadd' 'add24_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4924 [4/7] (2.34ns)   --->   "%add24_4 = fadd i32 %add20_4, i32 %mul23_4" [3dHLS.cpp:47]   --->   Operation 4924 'fadd' 'add24_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4925 [4/7] (2.34ns)   --->   "%add24_5 = fadd i32 %add20_5, i32 %mul23_5" [3dHLS.cpp:47]   --->   Operation 4925 'fadd' 'add24_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4926 [4/7] (2.34ns)   --->   "%add24_6 = fadd i32 %add20_6, i32 %mul23_6" [3dHLS.cpp:47]   --->   Operation 4926 'fadd' 'add24_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4927 [4/7] (2.34ns)   --->   "%add24_7 = fadd i32 %add20_7, i32 %mul23_7" [3dHLS.cpp:47]   --->   Operation 4927 'fadd' 'add24_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4928 [4/7] (2.34ns)   --->   "%add24_8 = fadd i32 %add20_8, i32 %mul23_8" [3dHLS.cpp:47]   --->   Operation 4928 'fadd' 'add24_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4929 [4/7] (2.34ns)   --->   "%add24_9 = fadd i32 %add20_9, i32 %mul23_9" [3dHLS.cpp:47]   --->   Operation 4929 'fadd' 'add24_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4930 [4/7] (2.34ns)   --->   "%add24_s = fadd i32 %add20_s, i32 %mul23_s" [3dHLS.cpp:47]   --->   Operation 4930 'fadd' 'add24_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4931 [4/7] (2.34ns)   --->   "%add24_10 = fadd i32 %add20_10, i32 %mul23_10" [3dHLS.cpp:47]   --->   Operation 4931 'fadd' 'add24_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4932 [4/7] (2.34ns)   --->   "%add24_11 = fadd i32 %add20_11, i32 %mul23_11" [3dHLS.cpp:47]   --->   Operation 4932 'fadd' 'add24_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4933 [4/7] (2.34ns)   --->   "%add24_12 = fadd i32 %add20_12, i32 %mul23_12" [3dHLS.cpp:47]   --->   Operation 4933 'fadd' 'add24_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4934 [4/7] (2.34ns)   --->   "%add24_13 = fadd i32 %add20_13, i32 %mul23_13" [3dHLS.cpp:47]   --->   Operation 4934 'fadd' 'add24_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4935 [4/7] (2.34ns)   --->   "%add24_14 = fadd i32 %add20_14, i32 %mul23_14" [3dHLS.cpp:47]   --->   Operation 4935 'fadd' 'add24_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4936 [5/7] (2.34ns)   --->   "%add24_15 = fadd i32 %add20_15, i32 %mul23_15" [3dHLS.cpp:47]   --->   Operation 4936 'fadd' 'add24_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4937 [5/7] (2.34ns)   --->   "%add24_16 = fadd i32 %add20_16, i32 %mul23_16" [3dHLS.cpp:47]   --->   Operation 4937 'fadd' 'add24_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4938 [5/7] (2.34ns)   --->   "%add24_17 = fadd i32 %add20_17, i32 %mul23_17" [3dHLS.cpp:47]   --->   Operation 4938 'fadd' 'add24_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4939 [5/7] (2.34ns)   --->   "%add24_18 = fadd i32 %add20_18, i32 %mul23_18" [3dHLS.cpp:47]   --->   Operation 4939 'fadd' 'add24_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4940 [5/7] (2.34ns)   --->   "%add24_19 = fadd i32 %add20_19, i32 %mul23_19" [3dHLS.cpp:47]   --->   Operation 4940 'fadd' 'add24_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4941 [5/7] (2.34ns)   --->   "%add24_20 = fadd i32 %add20_20, i32 %mul23_20" [3dHLS.cpp:47]   --->   Operation 4941 'fadd' 'add24_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4942 [5/7] (2.34ns)   --->   "%add24_21 = fadd i32 %add20_21, i32 %mul23_21" [3dHLS.cpp:47]   --->   Operation 4942 'fadd' 'add24_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4943 [5/7] (2.34ns)   --->   "%add24_22 = fadd i32 %add20_22, i32 %mul23_22" [3dHLS.cpp:47]   --->   Operation 4943 'fadd' 'add24_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4944 [5/7] (2.34ns)   --->   "%add24_23 = fadd i32 %add20_23, i32 %mul23_23" [3dHLS.cpp:47]   --->   Operation 4944 'fadd' 'add24_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4945 [5/7] (2.34ns)   --->   "%add24_24 = fadd i32 %add20_24, i32 %mul23_24" [3dHLS.cpp:47]   --->   Operation 4945 'fadd' 'add24_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4946 [5/7] (2.34ns)   --->   "%add24_25 = fadd i32 %add20_25, i32 %mul23_25" [3dHLS.cpp:47]   --->   Operation 4946 'fadd' 'add24_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4947 [5/7] (2.34ns)   --->   "%add24_26 = fadd i32 %add20_26, i32 %mul23_26" [3dHLS.cpp:47]   --->   Operation 4947 'fadd' 'add24_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4948 [5/7] (2.34ns)   --->   "%add24_27 = fadd i32 %add20_27, i32 %mul23_27" [3dHLS.cpp:47]   --->   Operation 4948 'fadd' 'add24_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4949 [5/7] (2.34ns)   --->   "%add24_28 = fadd i32 %add20_28, i32 %mul23_28" [3dHLS.cpp:47]   --->   Operation 4949 'fadd' 'add24_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4950 [5/7] (2.34ns)   --->   "%add24_29 = fadd i32 %add20_29, i32 %mul23_29" [3dHLS.cpp:47]   --->   Operation 4950 'fadd' 'add24_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4951 [5/7] (2.34ns)   --->   "%add24_30 = fadd i32 %add20_30, i32 %mul23_30" [3dHLS.cpp:47]   --->   Operation 4951 'fadd' 'add24_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4952 [6/7] (2.34ns)   --->   "%add24_31 = fadd i32 %add20_31, i32 %mul23_31" [3dHLS.cpp:47]   --->   Operation 4952 'fadd' 'add24_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4953 [6/7] (2.34ns)   --->   "%add24_32 = fadd i32 %add20_32, i32 %mul23_32" [3dHLS.cpp:47]   --->   Operation 4953 'fadd' 'add24_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4954 [6/7] (2.34ns)   --->   "%add24_33 = fadd i32 %add20_33, i32 %mul23_33" [3dHLS.cpp:47]   --->   Operation 4954 'fadd' 'add24_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4955 [6/7] (2.34ns)   --->   "%add24_34 = fadd i32 %add20_34, i32 %mul23_34" [3dHLS.cpp:47]   --->   Operation 4955 'fadd' 'add24_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4956 [6/7] (2.34ns)   --->   "%add24_35 = fadd i32 %add20_35, i32 %mul23_35" [3dHLS.cpp:47]   --->   Operation 4956 'fadd' 'add24_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4957 [6/7] (2.34ns)   --->   "%add24_36 = fadd i32 %add20_36, i32 %mul23_36" [3dHLS.cpp:47]   --->   Operation 4957 'fadd' 'add24_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4958 [6/7] (2.34ns)   --->   "%add24_37 = fadd i32 %add20_37, i32 %mul23_37" [3dHLS.cpp:47]   --->   Operation 4958 'fadd' 'add24_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4959 [6/7] (2.34ns)   --->   "%add24_38 = fadd i32 %add20_38, i32 %mul23_38" [3dHLS.cpp:47]   --->   Operation 4959 'fadd' 'add24_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4960 [6/7] (2.34ns)   --->   "%add24_39 = fadd i32 %add20_39, i32 %mul23_39" [3dHLS.cpp:47]   --->   Operation 4960 'fadd' 'add24_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4961 [6/7] (2.34ns)   --->   "%add24_40 = fadd i32 %add20_40, i32 %mul23_40" [3dHLS.cpp:47]   --->   Operation 4961 'fadd' 'add24_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4962 [6/7] (2.34ns)   --->   "%add24_41 = fadd i32 %add20_41, i32 %mul23_41" [3dHLS.cpp:47]   --->   Operation 4962 'fadd' 'add24_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4963 [6/7] (2.34ns)   --->   "%add24_42 = fadd i32 %add20_42, i32 %mul23_42" [3dHLS.cpp:47]   --->   Operation 4963 'fadd' 'add24_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4964 [6/7] (2.34ns)   --->   "%add24_43 = fadd i32 %add20_43, i32 %mul23_43" [3dHLS.cpp:47]   --->   Operation 4964 'fadd' 'add24_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4965 [6/7] (2.34ns)   --->   "%add24_44 = fadd i32 %add20_44, i32 %mul23_44" [3dHLS.cpp:47]   --->   Operation 4965 'fadd' 'add24_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4966 [6/7] (2.34ns)   --->   "%add24_45 = fadd i32 %add20_45, i32 %mul23_45" [3dHLS.cpp:47]   --->   Operation 4966 'fadd' 'add24_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4967 [6/7] (2.34ns)   --->   "%add24_46 = fadd i32 %add20_46, i32 %mul23_46" [3dHLS.cpp:47]   --->   Operation 4967 'fadd' 'add24_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4968 [7/7] (2.34ns)   --->   "%add24_47 = fadd i32 %add20_47, i32 %mul23_47" [3dHLS.cpp:47]   --->   Operation 4968 'fadd' 'add24_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4969 [7/7] (2.34ns)   --->   "%add24_48 = fadd i32 %add20_48, i32 %mul23_48" [3dHLS.cpp:47]   --->   Operation 4969 'fadd' 'add24_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4970 [7/7] (2.34ns)   --->   "%add24_49 = fadd i32 %add20_49, i32 %mul23_49" [3dHLS.cpp:47]   --->   Operation 4970 'fadd' 'add24_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4971 [7/7] (2.34ns)   --->   "%add24_50 = fadd i32 %add20_50, i32 %mul23_50" [3dHLS.cpp:47]   --->   Operation 4971 'fadd' 'add24_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4972 [7/7] (2.34ns)   --->   "%add24_51 = fadd i32 %add20_51, i32 %mul23_51" [3dHLS.cpp:47]   --->   Operation 4972 'fadd' 'add24_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4973 [7/7] (2.34ns)   --->   "%add24_52 = fadd i32 %add20_52, i32 %mul23_52" [3dHLS.cpp:47]   --->   Operation 4973 'fadd' 'add24_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4974 [7/7] (2.34ns)   --->   "%add24_53 = fadd i32 %add20_53, i32 %mul23_53" [3dHLS.cpp:47]   --->   Operation 4974 'fadd' 'add24_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4975 [7/7] (2.34ns)   --->   "%add24_54 = fadd i32 %add20_54, i32 %mul23_54" [3dHLS.cpp:47]   --->   Operation 4975 'fadd' 'add24_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4976 [7/7] (2.34ns)   --->   "%add24_55 = fadd i32 %add20_55, i32 %mul23_55" [3dHLS.cpp:47]   --->   Operation 4976 'fadd' 'add24_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4977 [7/7] (2.34ns)   --->   "%add24_56 = fadd i32 %add20_56, i32 %mul23_56" [3dHLS.cpp:47]   --->   Operation 4977 'fadd' 'add24_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4978 [7/7] (2.34ns)   --->   "%add24_57 = fadd i32 %add20_57, i32 %mul23_57" [3dHLS.cpp:47]   --->   Operation 4978 'fadd' 'add24_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4979 [7/7] (2.34ns)   --->   "%add24_58 = fadd i32 %add20_58, i32 %mul23_58" [3dHLS.cpp:47]   --->   Operation 4979 'fadd' 'add24_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4980 [7/7] (2.34ns)   --->   "%add24_59 = fadd i32 %add20_59, i32 %mul23_59" [3dHLS.cpp:47]   --->   Operation 4980 'fadd' 'add24_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4981 [7/7] (2.34ns)   --->   "%add24_60 = fadd i32 %add20_60, i32 %mul23_60" [3dHLS.cpp:47]   --->   Operation 4981 'fadd' 'add24_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4982 [7/7] (2.34ns)   --->   "%add24_61 = fadd i32 %add20_61, i32 %mul23_61" [3dHLS.cpp:47]   --->   Operation 4982 'fadd' 'add24_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4983 [7/7] (2.34ns)   --->   "%add24_62 = fadd i32 %add20_62, i32 %mul23_61" [3dHLS.cpp:47]   --->   Operation 4983 'fadd' 'add24_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.34>
ST_37 : Operation 4984 [3/7] (2.34ns)   --->   "%add3 = fadd i32 %add2, i32 %mul4" [3dHLS.cpp:47]   --->   Operation 4984 'fadd' 'add3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4985 [3/7] (2.34ns)   --->   "%add24_1 = fadd i32 %add20_1, i32 %mul23_1" [3dHLS.cpp:47]   --->   Operation 4985 'fadd' 'add24_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4986 [3/7] (2.34ns)   --->   "%add24_2 = fadd i32 %add20_2, i32 %mul23_2" [3dHLS.cpp:47]   --->   Operation 4986 'fadd' 'add24_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4987 [3/7] (2.34ns)   --->   "%add24_3 = fadd i32 %add20_3, i32 %mul23_3" [3dHLS.cpp:47]   --->   Operation 4987 'fadd' 'add24_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4988 [3/7] (2.34ns)   --->   "%add24_4 = fadd i32 %add20_4, i32 %mul23_4" [3dHLS.cpp:47]   --->   Operation 4988 'fadd' 'add24_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4989 [3/7] (2.34ns)   --->   "%add24_5 = fadd i32 %add20_5, i32 %mul23_5" [3dHLS.cpp:47]   --->   Operation 4989 'fadd' 'add24_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4990 [3/7] (2.34ns)   --->   "%add24_6 = fadd i32 %add20_6, i32 %mul23_6" [3dHLS.cpp:47]   --->   Operation 4990 'fadd' 'add24_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4991 [3/7] (2.34ns)   --->   "%add24_7 = fadd i32 %add20_7, i32 %mul23_7" [3dHLS.cpp:47]   --->   Operation 4991 'fadd' 'add24_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4992 [3/7] (2.34ns)   --->   "%add24_8 = fadd i32 %add20_8, i32 %mul23_8" [3dHLS.cpp:47]   --->   Operation 4992 'fadd' 'add24_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4993 [3/7] (2.34ns)   --->   "%add24_9 = fadd i32 %add20_9, i32 %mul23_9" [3dHLS.cpp:47]   --->   Operation 4993 'fadd' 'add24_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4994 [3/7] (2.34ns)   --->   "%add24_s = fadd i32 %add20_s, i32 %mul23_s" [3dHLS.cpp:47]   --->   Operation 4994 'fadd' 'add24_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4995 [3/7] (2.34ns)   --->   "%add24_10 = fadd i32 %add20_10, i32 %mul23_10" [3dHLS.cpp:47]   --->   Operation 4995 'fadd' 'add24_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4996 [3/7] (2.34ns)   --->   "%add24_11 = fadd i32 %add20_11, i32 %mul23_11" [3dHLS.cpp:47]   --->   Operation 4996 'fadd' 'add24_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4997 [3/7] (2.34ns)   --->   "%add24_12 = fadd i32 %add20_12, i32 %mul23_12" [3dHLS.cpp:47]   --->   Operation 4997 'fadd' 'add24_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4998 [3/7] (2.34ns)   --->   "%add24_13 = fadd i32 %add20_13, i32 %mul23_13" [3dHLS.cpp:47]   --->   Operation 4998 'fadd' 'add24_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4999 [3/7] (2.34ns)   --->   "%add24_14 = fadd i32 %add20_14, i32 %mul23_14" [3dHLS.cpp:47]   --->   Operation 4999 'fadd' 'add24_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5000 [4/7] (2.34ns)   --->   "%add24_15 = fadd i32 %add20_15, i32 %mul23_15" [3dHLS.cpp:47]   --->   Operation 5000 'fadd' 'add24_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5001 [4/7] (2.34ns)   --->   "%add24_16 = fadd i32 %add20_16, i32 %mul23_16" [3dHLS.cpp:47]   --->   Operation 5001 'fadd' 'add24_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5002 [4/7] (2.34ns)   --->   "%add24_17 = fadd i32 %add20_17, i32 %mul23_17" [3dHLS.cpp:47]   --->   Operation 5002 'fadd' 'add24_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5003 [4/7] (2.34ns)   --->   "%add24_18 = fadd i32 %add20_18, i32 %mul23_18" [3dHLS.cpp:47]   --->   Operation 5003 'fadd' 'add24_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5004 [4/7] (2.34ns)   --->   "%add24_19 = fadd i32 %add20_19, i32 %mul23_19" [3dHLS.cpp:47]   --->   Operation 5004 'fadd' 'add24_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5005 [4/7] (2.34ns)   --->   "%add24_20 = fadd i32 %add20_20, i32 %mul23_20" [3dHLS.cpp:47]   --->   Operation 5005 'fadd' 'add24_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5006 [4/7] (2.34ns)   --->   "%add24_21 = fadd i32 %add20_21, i32 %mul23_21" [3dHLS.cpp:47]   --->   Operation 5006 'fadd' 'add24_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5007 [4/7] (2.34ns)   --->   "%add24_22 = fadd i32 %add20_22, i32 %mul23_22" [3dHLS.cpp:47]   --->   Operation 5007 'fadd' 'add24_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5008 [4/7] (2.34ns)   --->   "%add24_23 = fadd i32 %add20_23, i32 %mul23_23" [3dHLS.cpp:47]   --->   Operation 5008 'fadd' 'add24_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5009 [4/7] (2.34ns)   --->   "%add24_24 = fadd i32 %add20_24, i32 %mul23_24" [3dHLS.cpp:47]   --->   Operation 5009 'fadd' 'add24_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5010 [4/7] (2.34ns)   --->   "%add24_25 = fadd i32 %add20_25, i32 %mul23_25" [3dHLS.cpp:47]   --->   Operation 5010 'fadd' 'add24_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5011 [4/7] (2.34ns)   --->   "%add24_26 = fadd i32 %add20_26, i32 %mul23_26" [3dHLS.cpp:47]   --->   Operation 5011 'fadd' 'add24_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5012 [4/7] (2.34ns)   --->   "%add24_27 = fadd i32 %add20_27, i32 %mul23_27" [3dHLS.cpp:47]   --->   Operation 5012 'fadd' 'add24_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5013 [4/7] (2.34ns)   --->   "%add24_28 = fadd i32 %add20_28, i32 %mul23_28" [3dHLS.cpp:47]   --->   Operation 5013 'fadd' 'add24_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5014 [4/7] (2.34ns)   --->   "%add24_29 = fadd i32 %add20_29, i32 %mul23_29" [3dHLS.cpp:47]   --->   Operation 5014 'fadd' 'add24_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5015 [4/7] (2.34ns)   --->   "%add24_30 = fadd i32 %add20_30, i32 %mul23_30" [3dHLS.cpp:47]   --->   Operation 5015 'fadd' 'add24_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5016 [5/7] (2.34ns)   --->   "%add24_31 = fadd i32 %add20_31, i32 %mul23_31" [3dHLS.cpp:47]   --->   Operation 5016 'fadd' 'add24_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5017 [5/7] (2.34ns)   --->   "%add24_32 = fadd i32 %add20_32, i32 %mul23_32" [3dHLS.cpp:47]   --->   Operation 5017 'fadd' 'add24_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5018 [5/7] (2.34ns)   --->   "%add24_33 = fadd i32 %add20_33, i32 %mul23_33" [3dHLS.cpp:47]   --->   Operation 5018 'fadd' 'add24_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5019 [5/7] (2.34ns)   --->   "%add24_34 = fadd i32 %add20_34, i32 %mul23_34" [3dHLS.cpp:47]   --->   Operation 5019 'fadd' 'add24_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5020 [5/7] (2.34ns)   --->   "%add24_35 = fadd i32 %add20_35, i32 %mul23_35" [3dHLS.cpp:47]   --->   Operation 5020 'fadd' 'add24_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5021 [5/7] (2.34ns)   --->   "%add24_36 = fadd i32 %add20_36, i32 %mul23_36" [3dHLS.cpp:47]   --->   Operation 5021 'fadd' 'add24_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5022 [5/7] (2.34ns)   --->   "%add24_37 = fadd i32 %add20_37, i32 %mul23_37" [3dHLS.cpp:47]   --->   Operation 5022 'fadd' 'add24_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5023 [5/7] (2.34ns)   --->   "%add24_38 = fadd i32 %add20_38, i32 %mul23_38" [3dHLS.cpp:47]   --->   Operation 5023 'fadd' 'add24_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5024 [5/7] (2.34ns)   --->   "%add24_39 = fadd i32 %add20_39, i32 %mul23_39" [3dHLS.cpp:47]   --->   Operation 5024 'fadd' 'add24_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5025 [5/7] (2.34ns)   --->   "%add24_40 = fadd i32 %add20_40, i32 %mul23_40" [3dHLS.cpp:47]   --->   Operation 5025 'fadd' 'add24_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5026 [5/7] (2.34ns)   --->   "%add24_41 = fadd i32 %add20_41, i32 %mul23_41" [3dHLS.cpp:47]   --->   Operation 5026 'fadd' 'add24_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5027 [5/7] (2.34ns)   --->   "%add24_42 = fadd i32 %add20_42, i32 %mul23_42" [3dHLS.cpp:47]   --->   Operation 5027 'fadd' 'add24_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5028 [5/7] (2.34ns)   --->   "%add24_43 = fadd i32 %add20_43, i32 %mul23_43" [3dHLS.cpp:47]   --->   Operation 5028 'fadd' 'add24_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5029 [5/7] (2.34ns)   --->   "%add24_44 = fadd i32 %add20_44, i32 %mul23_44" [3dHLS.cpp:47]   --->   Operation 5029 'fadd' 'add24_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5030 [5/7] (2.34ns)   --->   "%add24_45 = fadd i32 %add20_45, i32 %mul23_45" [3dHLS.cpp:47]   --->   Operation 5030 'fadd' 'add24_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5031 [5/7] (2.34ns)   --->   "%add24_46 = fadd i32 %add20_46, i32 %mul23_46" [3dHLS.cpp:47]   --->   Operation 5031 'fadd' 'add24_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5032 [6/7] (2.34ns)   --->   "%add24_47 = fadd i32 %add20_47, i32 %mul23_47" [3dHLS.cpp:47]   --->   Operation 5032 'fadd' 'add24_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5033 [6/7] (2.34ns)   --->   "%add24_48 = fadd i32 %add20_48, i32 %mul23_48" [3dHLS.cpp:47]   --->   Operation 5033 'fadd' 'add24_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5034 [6/7] (2.34ns)   --->   "%add24_49 = fadd i32 %add20_49, i32 %mul23_49" [3dHLS.cpp:47]   --->   Operation 5034 'fadd' 'add24_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5035 [6/7] (2.34ns)   --->   "%add24_50 = fadd i32 %add20_50, i32 %mul23_50" [3dHLS.cpp:47]   --->   Operation 5035 'fadd' 'add24_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5036 [6/7] (2.34ns)   --->   "%add24_51 = fadd i32 %add20_51, i32 %mul23_51" [3dHLS.cpp:47]   --->   Operation 5036 'fadd' 'add24_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5037 [6/7] (2.34ns)   --->   "%add24_52 = fadd i32 %add20_52, i32 %mul23_52" [3dHLS.cpp:47]   --->   Operation 5037 'fadd' 'add24_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5038 [6/7] (2.34ns)   --->   "%add24_53 = fadd i32 %add20_53, i32 %mul23_53" [3dHLS.cpp:47]   --->   Operation 5038 'fadd' 'add24_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5039 [6/7] (2.34ns)   --->   "%add24_54 = fadd i32 %add20_54, i32 %mul23_54" [3dHLS.cpp:47]   --->   Operation 5039 'fadd' 'add24_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5040 [6/7] (2.34ns)   --->   "%add24_55 = fadd i32 %add20_55, i32 %mul23_55" [3dHLS.cpp:47]   --->   Operation 5040 'fadd' 'add24_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5041 [6/7] (2.34ns)   --->   "%add24_56 = fadd i32 %add20_56, i32 %mul23_56" [3dHLS.cpp:47]   --->   Operation 5041 'fadd' 'add24_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5042 [6/7] (2.34ns)   --->   "%add24_57 = fadd i32 %add20_57, i32 %mul23_57" [3dHLS.cpp:47]   --->   Operation 5042 'fadd' 'add24_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5043 [6/7] (2.34ns)   --->   "%add24_58 = fadd i32 %add20_58, i32 %mul23_58" [3dHLS.cpp:47]   --->   Operation 5043 'fadd' 'add24_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5044 [6/7] (2.34ns)   --->   "%add24_59 = fadd i32 %add20_59, i32 %mul23_59" [3dHLS.cpp:47]   --->   Operation 5044 'fadd' 'add24_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5045 [6/7] (2.34ns)   --->   "%add24_60 = fadd i32 %add20_60, i32 %mul23_60" [3dHLS.cpp:47]   --->   Operation 5045 'fadd' 'add24_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5046 [6/7] (2.34ns)   --->   "%add24_61 = fadd i32 %add20_61, i32 %mul23_61" [3dHLS.cpp:47]   --->   Operation 5046 'fadd' 'add24_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 5047 [6/7] (2.34ns)   --->   "%add24_62 = fadd i32 %add20_62, i32 %mul23_61" [3dHLS.cpp:47]   --->   Operation 5047 'fadd' 'add24_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.34>
ST_38 : Operation 5048 [2/7] (2.34ns)   --->   "%add3 = fadd i32 %add2, i32 %mul4" [3dHLS.cpp:47]   --->   Operation 5048 'fadd' 'add3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5049 [2/7] (2.34ns)   --->   "%add24_1 = fadd i32 %add20_1, i32 %mul23_1" [3dHLS.cpp:47]   --->   Operation 5049 'fadd' 'add24_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5050 [2/7] (2.34ns)   --->   "%add24_2 = fadd i32 %add20_2, i32 %mul23_2" [3dHLS.cpp:47]   --->   Operation 5050 'fadd' 'add24_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5051 [2/7] (2.34ns)   --->   "%add24_3 = fadd i32 %add20_3, i32 %mul23_3" [3dHLS.cpp:47]   --->   Operation 5051 'fadd' 'add24_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5052 [2/7] (2.34ns)   --->   "%add24_4 = fadd i32 %add20_4, i32 %mul23_4" [3dHLS.cpp:47]   --->   Operation 5052 'fadd' 'add24_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5053 [2/7] (2.34ns)   --->   "%add24_5 = fadd i32 %add20_5, i32 %mul23_5" [3dHLS.cpp:47]   --->   Operation 5053 'fadd' 'add24_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5054 [2/7] (2.34ns)   --->   "%add24_6 = fadd i32 %add20_6, i32 %mul23_6" [3dHLS.cpp:47]   --->   Operation 5054 'fadd' 'add24_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5055 [2/7] (2.34ns)   --->   "%add24_7 = fadd i32 %add20_7, i32 %mul23_7" [3dHLS.cpp:47]   --->   Operation 5055 'fadd' 'add24_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5056 [2/7] (2.34ns)   --->   "%add24_8 = fadd i32 %add20_8, i32 %mul23_8" [3dHLS.cpp:47]   --->   Operation 5056 'fadd' 'add24_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5057 [2/7] (2.34ns)   --->   "%add24_9 = fadd i32 %add20_9, i32 %mul23_9" [3dHLS.cpp:47]   --->   Operation 5057 'fadd' 'add24_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5058 [2/7] (2.34ns)   --->   "%add24_s = fadd i32 %add20_s, i32 %mul23_s" [3dHLS.cpp:47]   --->   Operation 5058 'fadd' 'add24_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5059 [2/7] (2.34ns)   --->   "%add24_10 = fadd i32 %add20_10, i32 %mul23_10" [3dHLS.cpp:47]   --->   Operation 5059 'fadd' 'add24_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5060 [2/7] (2.34ns)   --->   "%add24_11 = fadd i32 %add20_11, i32 %mul23_11" [3dHLS.cpp:47]   --->   Operation 5060 'fadd' 'add24_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5061 [2/7] (2.34ns)   --->   "%add24_12 = fadd i32 %add20_12, i32 %mul23_12" [3dHLS.cpp:47]   --->   Operation 5061 'fadd' 'add24_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5062 [2/7] (2.34ns)   --->   "%add24_13 = fadd i32 %add20_13, i32 %mul23_13" [3dHLS.cpp:47]   --->   Operation 5062 'fadd' 'add24_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5063 [2/7] (2.34ns)   --->   "%add24_14 = fadd i32 %add20_14, i32 %mul23_14" [3dHLS.cpp:47]   --->   Operation 5063 'fadd' 'add24_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5064 [3/7] (2.34ns)   --->   "%add24_15 = fadd i32 %add20_15, i32 %mul23_15" [3dHLS.cpp:47]   --->   Operation 5064 'fadd' 'add24_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5065 [3/7] (2.34ns)   --->   "%add24_16 = fadd i32 %add20_16, i32 %mul23_16" [3dHLS.cpp:47]   --->   Operation 5065 'fadd' 'add24_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5066 [3/7] (2.34ns)   --->   "%add24_17 = fadd i32 %add20_17, i32 %mul23_17" [3dHLS.cpp:47]   --->   Operation 5066 'fadd' 'add24_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5067 [3/7] (2.34ns)   --->   "%add24_18 = fadd i32 %add20_18, i32 %mul23_18" [3dHLS.cpp:47]   --->   Operation 5067 'fadd' 'add24_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5068 [3/7] (2.34ns)   --->   "%add24_19 = fadd i32 %add20_19, i32 %mul23_19" [3dHLS.cpp:47]   --->   Operation 5068 'fadd' 'add24_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5069 [3/7] (2.34ns)   --->   "%add24_20 = fadd i32 %add20_20, i32 %mul23_20" [3dHLS.cpp:47]   --->   Operation 5069 'fadd' 'add24_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5070 [3/7] (2.34ns)   --->   "%add24_21 = fadd i32 %add20_21, i32 %mul23_21" [3dHLS.cpp:47]   --->   Operation 5070 'fadd' 'add24_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5071 [3/7] (2.34ns)   --->   "%add24_22 = fadd i32 %add20_22, i32 %mul23_22" [3dHLS.cpp:47]   --->   Operation 5071 'fadd' 'add24_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5072 [3/7] (2.34ns)   --->   "%add24_23 = fadd i32 %add20_23, i32 %mul23_23" [3dHLS.cpp:47]   --->   Operation 5072 'fadd' 'add24_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5073 [3/7] (2.34ns)   --->   "%add24_24 = fadd i32 %add20_24, i32 %mul23_24" [3dHLS.cpp:47]   --->   Operation 5073 'fadd' 'add24_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5074 [3/7] (2.34ns)   --->   "%add24_25 = fadd i32 %add20_25, i32 %mul23_25" [3dHLS.cpp:47]   --->   Operation 5074 'fadd' 'add24_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5075 [3/7] (2.34ns)   --->   "%add24_26 = fadd i32 %add20_26, i32 %mul23_26" [3dHLS.cpp:47]   --->   Operation 5075 'fadd' 'add24_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5076 [3/7] (2.34ns)   --->   "%add24_27 = fadd i32 %add20_27, i32 %mul23_27" [3dHLS.cpp:47]   --->   Operation 5076 'fadd' 'add24_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5077 [3/7] (2.34ns)   --->   "%add24_28 = fadd i32 %add20_28, i32 %mul23_28" [3dHLS.cpp:47]   --->   Operation 5077 'fadd' 'add24_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5078 [3/7] (2.34ns)   --->   "%add24_29 = fadd i32 %add20_29, i32 %mul23_29" [3dHLS.cpp:47]   --->   Operation 5078 'fadd' 'add24_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5079 [3/7] (2.34ns)   --->   "%add24_30 = fadd i32 %add20_30, i32 %mul23_30" [3dHLS.cpp:47]   --->   Operation 5079 'fadd' 'add24_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5080 [4/7] (2.34ns)   --->   "%add24_31 = fadd i32 %add20_31, i32 %mul23_31" [3dHLS.cpp:47]   --->   Operation 5080 'fadd' 'add24_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5081 [4/7] (2.34ns)   --->   "%add24_32 = fadd i32 %add20_32, i32 %mul23_32" [3dHLS.cpp:47]   --->   Operation 5081 'fadd' 'add24_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5082 [4/7] (2.34ns)   --->   "%add24_33 = fadd i32 %add20_33, i32 %mul23_33" [3dHLS.cpp:47]   --->   Operation 5082 'fadd' 'add24_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5083 [4/7] (2.34ns)   --->   "%add24_34 = fadd i32 %add20_34, i32 %mul23_34" [3dHLS.cpp:47]   --->   Operation 5083 'fadd' 'add24_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5084 [4/7] (2.34ns)   --->   "%add24_35 = fadd i32 %add20_35, i32 %mul23_35" [3dHLS.cpp:47]   --->   Operation 5084 'fadd' 'add24_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5085 [4/7] (2.34ns)   --->   "%add24_36 = fadd i32 %add20_36, i32 %mul23_36" [3dHLS.cpp:47]   --->   Operation 5085 'fadd' 'add24_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5086 [4/7] (2.34ns)   --->   "%add24_37 = fadd i32 %add20_37, i32 %mul23_37" [3dHLS.cpp:47]   --->   Operation 5086 'fadd' 'add24_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5087 [4/7] (2.34ns)   --->   "%add24_38 = fadd i32 %add20_38, i32 %mul23_38" [3dHLS.cpp:47]   --->   Operation 5087 'fadd' 'add24_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5088 [4/7] (2.34ns)   --->   "%add24_39 = fadd i32 %add20_39, i32 %mul23_39" [3dHLS.cpp:47]   --->   Operation 5088 'fadd' 'add24_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5089 [4/7] (2.34ns)   --->   "%add24_40 = fadd i32 %add20_40, i32 %mul23_40" [3dHLS.cpp:47]   --->   Operation 5089 'fadd' 'add24_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5090 [4/7] (2.34ns)   --->   "%add24_41 = fadd i32 %add20_41, i32 %mul23_41" [3dHLS.cpp:47]   --->   Operation 5090 'fadd' 'add24_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5091 [4/7] (2.34ns)   --->   "%add24_42 = fadd i32 %add20_42, i32 %mul23_42" [3dHLS.cpp:47]   --->   Operation 5091 'fadd' 'add24_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5092 [4/7] (2.34ns)   --->   "%add24_43 = fadd i32 %add20_43, i32 %mul23_43" [3dHLS.cpp:47]   --->   Operation 5092 'fadd' 'add24_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5093 [4/7] (2.34ns)   --->   "%add24_44 = fadd i32 %add20_44, i32 %mul23_44" [3dHLS.cpp:47]   --->   Operation 5093 'fadd' 'add24_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5094 [4/7] (2.34ns)   --->   "%add24_45 = fadd i32 %add20_45, i32 %mul23_45" [3dHLS.cpp:47]   --->   Operation 5094 'fadd' 'add24_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5095 [4/7] (2.34ns)   --->   "%add24_46 = fadd i32 %add20_46, i32 %mul23_46" [3dHLS.cpp:47]   --->   Operation 5095 'fadd' 'add24_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5096 [5/7] (2.34ns)   --->   "%add24_47 = fadd i32 %add20_47, i32 %mul23_47" [3dHLS.cpp:47]   --->   Operation 5096 'fadd' 'add24_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5097 [5/7] (2.34ns)   --->   "%add24_48 = fadd i32 %add20_48, i32 %mul23_48" [3dHLS.cpp:47]   --->   Operation 5097 'fadd' 'add24_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5098 [5/7] (2.34ns)   --->   "%add24_49 = fadd i32 %add20_49, i32 %mul23_49" [3dHLS.cpp:47]   --->   Operation 5098 'fadd' 'add24_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5099 [5/7] (2.34ns)   --->   "%add24_50 = fadd i32 %add20_50, i32 %mul23_50" [3dHLS.cpp:47]   --->   Operation 5099 'fadd' 'add24_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5100 [5/7] (2.34ns)   --->   "%add24_51 = fadd i32 %add20_51, i32 %mul23_51" [3dHLS.cpp:47]   --->   Operation 5100 'fadd' 'add24_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5101 [5/7] (2.34ns)   --->   "%add24_52 = fadd i32 %add20_52, i32 %mul23_52" [3dHLS.cpp:47]   --->   Operation 5101 'fadd' 'add24_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5102 [5/7] (2.34ns)   --->   "%add24_53 = fadd i32 %add20_53, i32 %mul23_53" [3dHLS.cpp:47]   --->   Operation 5102 'fadd' 'add24_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5103 [5/7] (2.34ns)   --->   "%add24_54 = fadd i32 %add20_54, i32 %mul23_54" [3dHLS.cpp:47]   --->   Operation 5103 'fadd' 'add24_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5104 [5/7] (2.34ns)   --->   "%add24_55 = fadd i32 %add20_55, i32 %mul23_55" [3dHLS.cpp:47]   --->   Operation 5104 'fadd' 'add24_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5105 [5/7] (2.34ns)   --->   "%add24_56 = fadd i32 %add20_56, i32 %mul23_56" [3dHLS.cpp:47]   --->   Operation 5105 'fadd' 'add24_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5106 [5/7] (2.34ns)   --->   "%add24_57 = fadd i32 %add20_57, i32 %mul23_57" [3dHLS.cpp:47]   --->   Operation 5106 'fadd' 'add24_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5107 [5/7] (2.34ns)   --->   "%add24_58 = fadd i32 %add20_58, i32 %mul23_58" [3dHLS.cpp:47]   --->   Operation 5107 'fadd' 'add24_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5108 [5/7] (2.34ns)   --->   "%add24_59 = fadd i32 %add20_59, i32 %mul23_59" [3dHLS.cpp:47]   --->   Operation 5108 'fadd' 'add24_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5109 [5/7] (2.34ns)   --->   "%add24_60 = fadd i32 %add20_60, i32 %mul23_60" [3dHLS.cpp:47]   --->   Operation 5109 'fadd' 'add24_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5110 [5/7] (2.34ns)   --->   "%add24_61 = fadd i32 %add20_61, i32 %mul23_61" [3dHLS.cpp:47]   --->   Operation 5110 'fadd' 'add24_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 5111 [5/7] (2.34ns)   --->   "%add24_62 = fadd i32 %add20_62, i32 %mul23_61" [3dHLS.cpp:47]   --->   Operation 5111 'fadd' 'add24_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.34>
ST_39 : Operation 5112 [1/7] (2.34ns)   --->   "%add3 = fadd i32 %add2, i32 %mul4" [3dHLS.cpp:47]   --->   Operation 5112 'fadd' 'add3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5113 [1/7] (2.34ns)   --->   "%add24_1 = fadd i32 %add20_1, i32 %mul23_1" [3dHLS.cpp:47]   --->   Operation 5113 'fadd' 'add24_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5114 [1/7] (2.34ns)   --->   "%add24_2 = fadd i32 %add20_2, i32 %mul23_2" [3dHLS.cpp:47]   --->   Operation 5114 'fadd' 'add24_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5115 [1/7] (2.34ns)   --->   "%add24_3 = fadd i32 %add20_3, i32 %mul23_3" [3dHLS.cpp:47]   --->   Operation 5115 'fadd' 'add24_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5116 [1/7] (2.34ns)   --->   "%add24_4 = fadd i32 %add20_4, i32 %mul23_4" [3dHLS.cpp:47]   --->   Operation 5116 'fadd' 'add24_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5117 [1/7] (2.34ns)   --->   "%add24_5 = fadd i32 %add20_5, i32 %mul23_5" [3dHLS.cpp:47]   --->   Operation 5117 'fadd' 'add24_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5118 [1/7] (2.34ns)   --->   "%add24_6 = fadd i32 %add20_6, i32 %mul23_6" [3dHLS.cpp:47]   --->   Operation 5118 'fadd' 'add24_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5119 [1/7] (2.34ns)   --->   "%add24_7 = fadd i32 %add20_7, i32 %mul23_7" [3dHLS.cpp:47]   --->   Operation 5119 'fadd' 'add24_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5120 [1/7] (2.34ns)   --->   "%add24_8 = fadd i32 %add20_8, i32 %mul23_8" [3dHLS.cpp:47]   --->   Operation 5120 'fadd' 'add24_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5121 [1/7] (2.34ns)   --->   "%add24_9 = fadd i32 %add20_9, i32 %mul23_9" [3dHLS.cpp:47]   --->   Operation 5121 'fadd' 'add24_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5122 [1/7] (2.34ns)   --->   "%add24_s = fadd i32 %add20_s, i32 %mul23_s" [3dHLS.cpp:47]   --->   Operation 5122 'fadd' 'add24_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5123 [1/7] (2.34ns)   --->   "%add24_10 = fadd i32 %add20_10, i32 %mul23_10" [3dHLS.cpp:47]   --->   Operation 5123 'fadd' 'add24_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5124 [1/7] (2.34ns)   --->   "%add24_11 = fadd i32 %add20_11, i32 %mul23_11" [3dHLS.cpp:47]   --->   Operation 5124 'fadd' 'add24_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5125 [1/7] (2.34ns)   --->   "%add24_12 = fadd i32 %add20_12, i32 %mul23_12" [3dHLS.cpp:47]   --->   Operation 5125 'fadd' 'add24_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5126 [1/7] (2.34ns)   --->   "%add24_13 = fadd i32 %add20_13, i32 %mul23_13" [3dHLS.cpp:47]   --->   Operation 5126 'fadd' 'add24_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5127 [1/7] (2.34ns)   --->   "%add24_14 = fadd i32 %add20_14, i32 %mul23_14" [3dHLS.cpp:47]   --->   Operation 5127 'fadd' 'add24_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5128 [2/7] (2.34ns)   --->   "%add24_15 = fadd i32 %add20_15, i32 %mul23_15" [3dHLS.cpp:47]   --->   Operation 5128 'fadd' 'add24_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5129 [2/7] (2.34ns)   --->   "%add24_16 = fadd i32 %add20_16, i32 %mul23_16" [3dHLS.cpp:47]   --->   Operation 5129 'fadd' 'add24_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5130 [2/7] (2.34ns)   --->   "%add24_17 = fadd i32 %add20_17, i32 %mul23_17" [3dHLS.cpp:47]   --->   Operation 5130 'fadd' 'add24_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5131 [2/7] (2.34ns)   --->   "%add24_18 = fadd i32 %add20_18, i32 %mul23_18" [3dHLS.cpp:47]   --->   Operation 5131 'fadd' 'add24_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5132 [2/7] (2.34ns)   --->   "%add24_19 = fadd i32 %add20_19, i32 %mul23_19" [3dHLS.cpp:47]   --->   Operation 5132 'fadd' 'add24_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5133 [2/7] (2.34ns)   --->   "%add24_20 = fadd i32 %add20_20, i32 %mul23_20" [3dHLS.cpp:47]   --->   Operation 5133 'fadd' 'add24_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5134 [2/7] (2.34ns)   --->   "%add24_21 = fadd i32 %add20_21, i32 %mul23_21" [3dHLS.cpp:47]   --->   Operation 5134 'fadd' 'add24_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5135 [2/7] (2.34ns)   --->   "%add24_22 = fadd i32 %add20_22, i32 %mul23_22" [3dHLS.cpp:47]   --->   Operation 5135 'fadd' 'add24_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5136 [2/7] (2.34ns)   --->   "%add24_23 = fadd i32 %add20_23, i32 %mul23_23" [3dHLS.cpp:47]   --->   Operation 5136 'fadd' 'add24_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5137 [2/7] (2.34ns)   --->   "%add24_24 = fadd i32 %add20_24, i32 %mul23_24" [3dHLS.cpp:47]   --->   Operation 5137 'fadd' 'add24_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5138 [2/7] (2.34ns)   --->   "%add24_25 = fadd i32 %add20_25, i32 %mul23_25" [3dHLS.cpp:47]   --->   Operation 5138 'fadd' 'add24_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5139 [2/7] (2.34ns)   --->   "%add24_26 = fadd i32 %add20_26, i32 %mul23_26" [3dHLS.cpp:47]   --->   Operation 5139 'fadd' 'add24_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5140 [2/7] (2.34ns)   --->   "%add24_27 = fadd i32 %add20_27, i32 %mul23_27" [3dHLS.cpp:47]   --->   Operation 5140 'fadd' 'add24_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5141 [2/7] (2.34ns)   --->   "%add24_28 = fadd i32 %add20_28, i32 %mul23_28" [3dHLS.cpp:47]   --->   Operation 5141 'fadd' 'add24_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5142 [2/7] (2.34ns)   --->   "%add24_29 = fadd i32 %add20_29, i32 %mul23_29" [3dHLS.cpp:47]   --->   Operation 5142 'fadd' 'add24_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5143 [2/7] (2.34ns)   --->   "%add24_30 = fadd i32 %add20_30, i32 %mul23_30" [3dHLS.cpp:47]   --->   Operation 5143 'fadd' 'add24_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5144 [3/7] (2.34ns)   --->   "%add24_31 = fadd i32 %add20_31, i32 %mul23_31" [3dHLS.cpp:47]   --->   Operation 5144 'fadd' 'add24_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5145 [3/7] (2.34ns)   --->   "%add24_32 = fadd i32 %add20_32, i32 %mul23_32" [3dHLS.cpp:47]   --->   Operation 5145 'fadd' 'add24_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5146 [3/7] (2.34ns)   --->   "%add24_33 = fadd i32 %add20_33, i32 %mul23_33" [3dHLS.cpp:47]   --->   Operation 5146 'fadd' 'add24_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5147 [3/7] (2.34ns)   --->   "%add24_34 = fadd i32 %add20_34, i32 %mul23_34" [3dHLS.cpp:47]   --->   Operation 5147 'fadd' 'add24_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5148 [3/7] (2.34ns)   --->   "%add24_35 = fadd i32 %add20_35, i32 %mul23_35" [3dHLS.cpp:47]   --->   Operation 5148 'fadd' 'add24_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5149 [3/7] (2.34ns)   --->   "%add24_36 = fadd i32 %add20_36, i32 %mul23_36" [3dHLS.cpp:47]   --->   Operation 5149 'fadd' 'add24_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5150 [3/7] (2.34ns)   --->   "%add24_37 = fadd i32 %add20_37, i32 %mul23_37" [3dHLS.cpp:47]   --->   Operation 5150 'fadd' 'add24_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5151 [3/7] (2.34ns)   --->   "%add24_38 = fadd i32 %add20_38, i32 %mul23_38" [3dHLS.cpp:47]   --->   Operation 5151 'fadd' 'add24_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5152 [3/7] (2.34ns)   --->   "%add24_39 = fadd i32 %add20_39, i32 %mul23_39" [3dHLS.cpp:47]   --->   Operation 5152 'fadd' 'add24_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5153 [3/7] (2.34ns)   --->   "%add24_40 = fadd i32 %add20_40, i32 %mul23_40" [3dHLS.cpp:47]   --->   Operation 5153 'fadd' 'add24_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5154 [3/7] (2.34ns)   --->   "%add24_41 = fadd i32 %add20_41, i32 %mul23_41" [3dHLS.cpp:47]   --->   Operation 5154 'fadd' 'add24_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5155 [3/7] (2.34ns)   --->   "%add24_42 = fadd i32 %add20_42, i32 %mul23_42" [3dHLS.cpp:47]   --->   Operation 5155 'fadd' 'add24_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5156 [3/7] (2.34ns)   --->   "%add24_43 = fadd i32 %add20_43, i32 %mul23_43" [3dHLS.cpp:47]   --->   Operation 5156 'fadd' 'add24_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5157 [3/7] (2.34ns)   --->   "%add24_44 = fadd i32 %add20_44, i32 %mul23_44" [3dHLS.cpp:47]   --->   Operation 5157 'fadd' 'add24_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5158 [3/7] (2.34ns)   --->   "%add24_45 = fadd i32 %add20_45, i32 %mul23_45" [3dHLS.cpp:47]   --->   Operation 5158 'fadd' 'add24_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5159 [3/7] (2.34ns)   --->   "%add24_46 = fadd i32 %add20_46, i32 %mul23_46" [3dHLS.cpp:47]   --->   Operation 5159 'fadd' 'add24_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5160 [4/7] (2.34ns)   --->   "%add24_47 = fadd i32 %add20_47, i32 %mul23_47" [3dHLS.cpp:47]   --->   Operation 5160 'fadd' 'add24_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5161 [4/7] (2.34ns)   --->   "%add24_48 = fadd i32 %add20_48, i32 %mul23_48" [3dHLS.cpp:47]   --->   Operation 5161 'fadd' 'add24_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5162 [4/7] (2.34ns)   --->   "%add24_49 = fadd i32 %add20_49, i32 %mul23_49" [3dHLS.cpp:47]   --->   Operation 5162 'fadd' 'add24_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5163 [4/7] (2.34ns)   --->   "%add24_50 = fadd i32 %add20_50, i32 %mul23_50" [3dHLS.cpp:47]   --->   Operation 5163 'fadd' 'add24_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5164 [4/7] (2.34ns)   --->   "%add24_51 = fadd i32 %add20_51, i32 %mul23_51" [3dHLS.cpp:47]   --->   Operation 5164 'fadd' 'add24_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5165 [4/7] (2.34ns)   --->   "%add24_52 = fadd i32 %add20_52, i32 %mul23_52" [3dHLS.cpp:47]   --->   Operation 5165 'fadd' 'add24_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5166 [4/7] (2.34ns)   --->   "%add24_53 = fadd i32 %add20_53, i32 %mul23_53" [3dHLS.cpp:47]   --->   Operation 5166 'fadd' 'add24_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5167 [4/7] (2.34ns)   --->   "%add24_54 = fadd i32 %add20_54, i32 %mul23_54" [3dHLS.cpp:47]   --->   Operation 5167 'fadd' 'add24_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5168 [4/7] (2.34ns)   --->   "%add24_55 = fadd i32 %add20_55, i32 %mul23_55" [3dHLS.cpp:47]   --->   Operation 5168 'fadd' 'add24_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5169 [4/7] (2.34ns)   --->   "%add24_56 = fadd i32 %add20_56, i32 %mul23_56" [3dHLS.cpp:47]   --->   Operation 5169 'fadd' 'add24_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5170 [4/7] (2.34ns)   --->   "%add24_57 = fadd i32 %add20_57, i32 %mul23_57" [3dHLS.cpp:47]   --->   Operation 5170 'fadd' 'add24_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5171 [4/7] (2.34ns)   --->   "%add24_58 = fadd i32 %add20_58, i32 %mul23_58" [3dHLS.cpp:47]   --->   Operation 5171 'fadd' 'add24_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5172 [4/7] (2.34ns)   --->   "%add24_59 = fadd i32 %add20_59, i32 %mul23_59" [3dHLS.cpp:47]   --->   Operation 5172 'fadd' 'add24_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5173 [4/7] (2.34ns)   --->   "%add24_60 = fadd i32 %add20_60, i32 %mul23_60" [3dHLS.cpp:47]   --->   Operation 5173 'fadd' 'add24_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5174 [4/7] (2.34ns)   --->   "%add24_61 = fadd i32 %add20_61, i32 %mul23_61" [3dHLS.cpp:47]   --->   Operation 5174 'fadd' 'add24_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 5175 [4/7] (2.34ns)   --->   "%add24_62 = fadd i32 %add20_62, i32 %mul23_61" [3dHLS.cpp:47]   --->   Operation 5175 'fadd' 'add24_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.34>
ST_40 : Operation 5176 [7/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul5" [3dHLS.cpp:47]   --->   Operation 5176 'fadd' 'add4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5177 [7/7] (2.34ns)   --->   "%add28_1 = fadd i32 %add24_1, i32 %mul5" [3dHLS.cpp:47]   --->   Operation 5177 'fadd' 'add28_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5178 [7/7] (2.34ns)   --->   "%add28_2 = fadd i32 %add24_2, i32 %mul27_2" [3dHLS.cpp:47]   --->   Operation 5178 'fadd' 'add28_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5179 [7/7] (2.34ns)   --->   "%add28_3 = fadd i32 %add24_3, i32 %mul27_3" [3dHLS.cpp:47]   --->   Operation 5179 'fadd' 'add28_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5180 [7/7] (2.34ns)   --->   "%add28_4 = fadd i32 %add24_4, i32 %mul27_4" [3dHLS.cpp:47]   --->   Operation 5180 'fadd' 'add28_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5181 [7/7] (2.34ns)   --->   "%add28_5 = fadd i32 %add24_5, i32 %mul27_5" [3dHLS.cpp:47]   --->   Operation 5181 'fadd' 'add28_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5182 [7/7] (2.34ns)   --->   "%add28_6 = fadd i32 %add24_6, i32 %mul27_6" [3dHLS.cpp:47]   --->   Operation 5182 'fadd' 'add28_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5183 [7/7] (2.34ns)   --->   "%add28_7 = fadd i32 %add24_7, i32 %mul27_7" [3dHLS.cpp:47]   --->   Operation 5183 'fadd' 'add28_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5184 [7/7] (2.34ns)   --->   "%add28_8 = fadd i32 %add24_8, i32 %mul27_8" [3dHLS.cpp:47]   --->   Operation 5184 'fadd' 'add28_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5185 [7/7] (2.34ns)   --->   "%add28_9 = fadd i32 %add24_9, i32 %mul27_9" [3dHLS.cpp:47]   --->   Operation 5185 'fadd' 'add28_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5186 [7/7] (2.34ns)   --->   "%add28_s = fadd i32 %add24_s, i32 %mul27_s" [3dHLS.cpp:47]   --->   Operation 5186 'fadd' 'add28_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5187 [7/7] (2.34ns)   --->   "%add28_10 = fadd i32 %add24_10, i32 %mul27_1" [3dHLS.cpp:47]   --->   Operation 5187 'fadd' 'add28_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5188 [7/7] (2.34ns)   --->   "%add28_11 = fadd i32 %add24_11, i32 %mul27_10" [3dHLS.cpp:47]   --->   Operation 5188 'fadd' 'add28_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5189 [7/7] (2.34ns)   --->   "%add28_12 = fadd i32 %add24_12, i32 %mul27_11" [3dHLS.cpp:47]   --->   Operation 5189 'fadd' 'add28_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5190 [7/7] (2.34ns)   --->   "%add28_13 = fadd i32 %add24_13, i32 %mul27_12" [3dHLS.cpp:47]   --->   Operation 5190 'fadd' 'add28_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5191 [7/7] (2.34ns)   --->   "%add28_14 = fadd i32 %add24_14, i32 %mul27_13" [3dHLS.cpp:47]   --->   Operation 5191 'fadd' 'add28_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5192 [1/7] (2.34ns)   --->   "%add24_15 = fadd i32 %add20_15, i32 %mul23_15" [3dHLS.cpp:47]   --->   Operation 5192 'fadd' 'add24_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5193 [1/7] (2.34ns)   --->   "%add24_16 = fadd i32 %add20_16, i32 %mul23_16" [3dHLS.cpp:47]   --->   Operation 5193 'fadd' 'add24_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5194 [1/7] (2.34ns)   --->   "%add24_17 = fadd i32 %add20_17, i32 %mul23_17" [3dHLS.cpp:47]   --->   Operation 5194 'fadd' 'add24_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5195 [1/7] (2.34ns)   --->   "%add24_18 = fadd i32 %add20_18, i32 %mul23_18" [3dHLS.cpp:47]   --->   Operation 5195 'fadd' 'add24_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5196 [1/7] (2.34ns)   --->   "%add24_19 = fadd i32 %add20_19, i32 %mul23_19" [3dHLS.cpp:47]   --->   Operation 5196 'fadd' 'add24_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5197 [1/7] (2.34ns)   --->   "%add24_20 = fadd i32 %add20_20, i32 %mul23_20" [3dHLS.cpp:47]   --->   Operation 5197 'fadd' 'add24_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5198 [1/7] (2.34ns)   --->   "%add24_21 = fadd i32 %add20_21, i32 %mul23_21" [3dHLS.cpp:47]   --->   Operation 5198 'fadd' 'add24_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5199 [1/7] (2.34ns)   --->   "%add24_22 = fadd i32 %add20_22, i32 %mul23_22" [3dHLS.cpp:47]   --->   Operation 5199 'fadd' 'add24_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5200 [1/7] (2.34ns)   --->   "%add24_23 = fadd i32 %add20_23, i32 %mul23_23" [3dHLS.cpp:47]   --->   Operation 5200 'fadd' 'add24_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5201 [1/7] (2.34ns)   --->   "%add24_24 = fadd i32 %add20_24, i32 %mul23_24" [3dHLS.cpp:47]   --->   Operation 5201 'fadd' 'add24_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5202 [1/7] (2.34ns)   --->   "%add24_25 = fadd i32 %add20_25, i32 %mul23_25" [3dHLS.cpp:47]   --->   Operation 5202 'fadd' 'add24_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5203 [1/7] (2.34ns)   --->   "%add24_26 = fadd i32 %add20_26, i32 %mul23_26" [3dHLS.cpp:47]   --->   Operation 5203 'fadd' 'add24_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5204 [1/7] (2.34ns)   --->   "%add24_27 = fadd i32 %add20_27, i32 %mul23_27" [3dHLS.cpp:47]   --->   Operation 5204 'fadd' 'add24_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5205 [1/7] (2.34ns)   --->   "%add24_28 = fadd i32 %add20_28, i32 %mul23_28" [3dHLS.cpp:47]   --->   Operation 5205 'fadd' 'add24_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5206 [1/7] (2.34ns)   --->   "%add24_29 = fadd i32 %add20_29, i32 %mul23_29" [3dHLS.cpp:47]   --->   Operation 5206 'fadd' 'add24_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5207 [1/7] (2.34ns)   --->   "%add24_30 = fadd i32 %add20_30, i32 %mul23_30" [3dHLS.cpp:47]   --->   Operation 5207 'fadd' 'add24_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5208 [2/7] (2.34ns)   --->   "%add24_31 = fadd i32 %add20_31, i32 %mul23_31" [3dHLS.cpp:47]   --->   Operation 5208 'fadd' 'add24_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5209 [2/7] (2.34ns)   --->   "%add24_32 = fadd i32 %add20_32, i32 %mul23_32" [3dHLS.cpp:47]   --->   Operation 5209 'fadd' 'add24_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5210 [2/7] (2.34ns)   --->   "%add24_33 = fadd i32 %add20_33, i32 %mul23_33" [3dHLS.cpp:47]   --->   Operation 5210 'fadd' 'add24_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5211 [2/7] (2.34ns)   --->   "%add24_34 = fadd i32 %add20_34, i32 %mul23_34" [3dHLS.cpp:47]   --->   Operation 5211 'fadd' 'add24_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5212 [2/7] (2.34ns)   --->   "%add24_35 = fadd i32 %add20_35, i32 %mul23_35" [3dHLS.cpp:47]   --->   Operation 5212 'fadd' 'add24_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5213 [2/7] (2.34ns)   --->   "%add24_36 = fadd i32 %add20_36, i32 %mul23_36" [3dHLS.cpp:47]   --->   Operation 5213 'fadd' 'add24_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5214 [2/7] (2.34ns)   --->   "%add24_37 = fadd i32 %add20_37, i32 %mul23_37" [3dHLS.cpp:47]   --->   Operation 5214 'fadd' 'add24_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5215 [2/7] (2.34ns)   --->   "%add24_38 = fadd i32 %add20_38, i32 %mul23_38" [3dHLS.cpp:47]   --->   Operation 5215 'fadd' 'add24_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5216 [2/7] (2.34ns)   --->   "%add24_39 = fadd i32 %add20_39, i32 %mul23_39" [3dHLS.cpp:47]   --->   Operation 5216 'fadd' 'add24_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5217 [2/7] (2.34ns)   --->   "%add24_40 = fadd i32 %add20_40, i32 %mul23_40" [3dHLS.cpp:47]   --->   Operation 5217 'fadd' 'add24_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5218 [2/7] (2.34ns)   --->   "%add24_41 = fadd i32 %add20_41, i32 %mul23_41" [3dHLS.cpp:47]   --->   Operation 5218 'fadd' 'add24_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5219 [2/7] (2.34ns)   --->   "%add24_42 = fadd i32 %add20_42, i32 %mul23_42" [3dHLS.cpp:47]   --->   Operation 5219 'fadd' 'add24_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5220 [2/7] (2.34ns)   --->   "%add24_43 = fadd i32 %add20_43, i32 %mul23_43" [3dHLS.cpp:47]   --->   Operation 5220 'fadd' 'add24_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5221 [2/7] (2.34ns)   --->   "%add24_44 = fadd i32 %add20_44, i32 %mul23_44" [3dHLS.cpp:47]   --->   Operation 5221 'fadd' 'add24_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5222 [2/7] (2.34ns)   --->   "%add24_45 = fadd i32 %add20_45, i32 %mul23_45" [3dHLS.cpp:47]   --->   Operation 5222 'fadd' 'add24_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5223 [2/7] (2.34ns)   --->   "%add24_46 = fadd i32 %add20_46, i32 %mul23_46" [3dHLS.cpp:47]   --->   Operation 5223 'fadd' 'add24_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5224 [3/7] (2.34ns)   --->   "%add24_47 = fadd i32 %add20_47, i32 %mul23_47" [3dHLS.cpp:47]   --->   Operation 5224 'fadd' 'add24_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5225 [3/7] (2.34ns)   --->   "%add24_48 = fadd i32 %add20_48, i32 %mul23_48" [3dHLS.cpp:47]   --->   Operation 5225 'fadd' 'add24_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5226 [3/7] (2.34ns)   --->   "%add24_49 = fadd i32 %add20_49, i32 %mul23_49" [3dHLS.cpp:47]   --->   Operation 5226 'fadd' 'add24_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5227 [3/7] (2.34ns)   --->   "%add24_50 = fadd i32 %add20_50, i32 %mul23_50" [3dHLS.cpp:47]   --->   Operation 5227 'fadd' 'add24_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5228 [3/7] (2.34ns)   --->   "%add24_51 = fadd i32 %add20_51, i32 %mul23_51" [3dHLS.cpp:47]   --->   Operation 5228 'fadd' 'add24_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5229 [3/7] (2.34ns)   --->   "%add24_52 = fadd i32 %add20_52, i32 %mul23_52" [3dHLS.cpp:47]   --->   Operation 5229 'fadd' 'add24_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5230 [3/7] (2.34ns)   --->   "%add24_53 = fadd i32 %add20_53, i32 %mul23_53" [3dHLS.cpp:47]   --->   Operation 5230 'fadd' 'add24_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5231 [3/7] (2.34ns)   --->   "%add24_54 = fadd i32 %add20_54, i32 %mul23_54" [3dHLS.cpp:47]   --->   Operation 5231 'fadd' 'add24_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5232 [3/7] (2.34ns)   --->   "%add24_55 = fadd i32 %add20_55, i32 %mul23_55" [3dHLS.cpp:47]   --->   Operation 5232 'fadd' 'add24_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5233 [3/7] (2.34ns)   --->   "%add24_56 = fadd i32 %add20_56, i32 %mul23_56" [3dHLS.cpp:47]   --->   Operation 5233 'fadd' 'add24_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5234 [3/7] (2.34ns)   --->   "%add24_57 = fadd i32 %add20_57, i32 %mul23_57" [3dHLS.cpp:47]   --->   Operation 5234 'fadd' 'add24_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5235 [3/7] (2.34ns)   --->   "%add24_58 = fadd i32 %add20_58, i32 %mul23_58" [3dHLS.cpp:47]   --->   Operation 5235 'fadd' 'add24_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5236 [3/7] (2.34ns)   --->   "%add24_59 = fadd i32 %add20_59, i32 %mul23_59" [3dHLS.cpp:47]   --->   Operation 5236 'fadd' 'add24_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5237 [3/7] (2.34ns)   --->   "%add24_60 = fadd i32 %add20_60, i32 %mul23_60" [3dHLS.cpp:47]   --->   Operation 5237 'fadd' 'add24_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5238 [3/7] (2.34ns)   --->   "%add24_61 = fadd i32 %add20_61, i32 %mul23_61" [3dHLS.cpp:47]   --->   Operation 5238 'fadd' 'add24_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5239 [3/7] (2.34ns)   --->   "%add24_62 = fadd i32 %add20_62, i32 %mul23_61" [3dHLS.cpp:47]   --->   Operation 5239 'fadd' 'add24_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.34>
ST_41 : Operation 5240 [6/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul5" [3dHLS.cpp:47]   --->   Operation 5240 'fadd' 'add4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5241 [6/7] (2.34ns)   --->   "%add28_1 = fadd i32 %add24_1, i32 %mul5" [3dHLS.cpp:47]   --->   Operation 5241 'fadd' 'add28_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5242 [6/7] (2.34ns)   --->   "%add28_2 = fadd i32 %add24_2, i32 %mul27_2" [3dHLS.cpp:47]   --->   Operation 5242 'fadd' 'add28_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5243 [6/7] (2.34ns)   --->   "%add28_3 = fadd i32 %add24_3, i32 %mul27_3" [3dHLS.cpp:47]   --->   Operation 5243 'fadd' 'add28_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5244 [6/7] (2.34ns)   --->   "%add28_4 = fadd i32 %add24_4, i32 %mul27_4" [3dHLS.cpp:47]   --->   Operation 5244 'fadd' 'add28_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5245 [6/7] (2.34ns)   --->   "%add28_5 = fadd i32 %add24_5, i32 %mul27_5" [3dHLS.cpp:47]   --->   Operation 5245 'fadd' 'add28_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5246 [6/7] (2.34ns)   --->   "%add28_6 = fadd i32 %add24_6, i32 %mul27_6" [3dHLS.cpp:47]   --->   Operation 5246 'fadd' 'add28_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5247 [6/7] (2.34ns)   --->   "%add28_7 = fadd i32 %add24_7, i32 %mul27_7" [3dHLS.cpp:47]   --->   Operation 5247 'fadd' 'add28_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5248 [6/7] (2.34ns)   --->   "%add28_8 = fadd i32 %add24_8, i32 %mul27_8" [3dHLS.cpp:47]   --->   Operation 5248 'fadd' 'add28_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5249 [6/7] (2.34ns)   --->   "%add28_9 = fadd i32 %add24_9, i32 %mul27_9" [3dHLS.cpp:47]   --->   Operation 5249 'fadd' 'add28_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5250 [6/7] (2.34ns)   --->   "%add28_s = fadd i32 %add24_s, i32 %mul27_s" [3dHLS.cpp:47]   --->   Operation 5250 'fadd' 'add28_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5251 [6/7] (2.34ns)   --->   "%add28_10 = fadd i32 %add24_10, i32 %mul27_1" [3dHLS.cpp:47]   --->   Operation 5251 'fadd' 'add28_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5252 [6/7] (2.34ns)   --->   "%add28_11 = fadd i32 %add24_11, i32 %mul27_10" [3dHLS.cpp:47]   --->   Operation 5252 'fadd' 'add28_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5253 [6/7] (2.34ns)   --->   "%add28_12 = fadd i32 %add24_12, i32 %mul27_11" [3dHLS.cpp:47]   --->   Operation 5253 'fadd' 'add28_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5254 [6/7] (2.34ns)   --->   "%add28_13 = fadd i32 %add24_13, i32 %mul27_12" [3dHLS.cpp:47]   --->   Operation 5254 'fadd' 'add28_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5255 [6/7] (2.34ns)   --->   "%add28_14 = fadd i32 %add24_14, i32 %mul27_13" [3dHLS.cpp:47]   --->   Operation 5255 'fadd' 'add28_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5256 [7/7] (2.34ns)   --->   "%add28_15 = fadd i32 %add24_15, i32 %mul27_14" [3dHLS.cpp:47]   --->   Operation 5256 'fadd' 'add28_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5257 [7/7] (2.34ns)   --->   "%add28_16 = fadd i32 %add24_16, i32 %mul27_15" [3dHLS.cpp:47]   --->   Operation 5257 'fadd' 'add28_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5258 [7/7] (2.34ns)   --->   "%add28_17 = fadd i32 %add24_17, i32 %mul27_16" [3dHLS.cpp:47]   --->   Operation 5258 'fadd' 'add28_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5259 [7/7] (2.34ns)   --->   "%add28_18 = fadd i32 %add24_18, i32 %mul27_17" [3dHLS.cpp:47]   --->   Operation 5259 'fadd' 'add28_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5260 [7/7] (2.34ns)   --->   "%add28_19 = fadd i32 %add24_19, i32 %mul27_18" [3dHLS.cpp:47]   --->   Operation 5260 'fadd' 'add28_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5261 [7/7] (2.34ns)   --->   "%add28_20 = fadd i32 %add24_20, i32 %mul27_19" [3dHLS.cpp:47]   --->   Operation 5261 'fadd' 'add28_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5262 [7/7] (2.34ns)   --->   "%add28_21 = fadd i32 %add24_21, i32 %mul27_20" [3dHLS.cpp:47]   --->   Operation 5262 'fadd' 'add28_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5263 [7/7] (2.34ns)   --->   "%add28_22 = fadd i32 %add24_22, i32 %mul27_21" [3dHLS.cpp:47]   --->   Operation 5263 'fadd' 'add28_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5264 [7/7] (2.34ns)   --->   "%add28_23 = fadd i32 %add24_23, i32 %mul27_22" [3dHLS.cpp:47]   --->   Operation 5264 'fadd' 'add28_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5265 [7/7] (2.34ns)   --->   "%add28_24 = fadd i32 %add24_24, i32 %mul27_23" [3dHLS.cpp:47]   --->   Operation 5265 'fadd' 'add28_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5266 [7/7] (2.34ns)   --->   "%add28_25 = fadd i32 %add24_25, i32 %mul27_24" [3dHLS.cpp:47]   --->   Operation 5266 'fadd' 'add28_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5267 [7/7] (2.34ns)   --->   "%add28_26 = fadd i32 %add24_26, i32 %mul27_25" [3dHLS.cpp:47]   --->   Operation 5267 'fadd' 'add28_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5268 [7/7] (2.34ns)   --->   "%add28_27 = fadd i32 %add24_27, i32 %mul27_26" [3dHLS.cpp:47]   --->   Operation 5268 'fadd' 'add28_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5269 [7/7] (2.34ns)   --->   "%add28_28 = fadd i32 %add24_28, i32 %mul27_27" [3dHLS.cpp:47]   --->   Operation 5269 'fadd' 'add28_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5270 [7/7] (2.34ns)   --->   "%add28_29 = fadd i32 %add24_29, i32 %mul27_28" [3dHLS.cpp:47]   --->   Operation 5270 'fadd' 'add28_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5271 [7/7] (2.34ns)   --->   "%add28_30 = fadd i32 %add24_30, i32 %mul27_29" [3dHLS.cpp:47]   --->   Operation 5271 'fadd' 'add28_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5272 [1/7] (2.34ns)   --->   "%add24_31 = fadd i32 %add20_31, i32 %mul23_31" [3dHLS.cpp:47]   --->   Operation 5272 'fadd' 'add24_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5273 [1/7] (2.34ns)   --->   "%add24_32 = fadd i32 %add20_32, i32 %mul23_32" [3dHLS.cpp:47]   --->   Operation 5273 'fadd' 'add24_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5274 [1/7] (2.34ns)   --->   "%add24_33 = fadd i32 %add20_33, i32 %mul23_33" [3dHLS.cpp:47]   --->   Operation 5274 'fadd' 'add24_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5275 [1/7] (2.34ns)   --->   "%add24_34 = fadd i32 %add20_34, i32 %mul23_34" [3dHLS.cpp:47]   --->   Operation 5275 'fadd' 'add24_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5276 [1/7] (2.34ns)   --->   "%add24_35 = fadd i32 %add20_35, i32 %mul23_35" [3dHLS.cpp:47]   --->   Operation 5276 'fadd' 'add24_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5277 [1/7] (2.34ns)   --->   "%add24_36 = fadd i32 %add20_36, i32 %mul23_36" [3dHLS.cpp:47]   --->   Operation 5277 'fadd' 'add24_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5278 [1/7] (2.34ns)   --->   "%add24_37 = fadd i32 %add20_37, i32 %mul23_37" [3dHLS.cpp:47]   --->   Operation 5278 'fadd' 'add24_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5279 [1/7] (2.34ns)   --->   "%add24_38 = fadd i32 %add20_38, i32 %mul23_38" [3dHLS.cpp:47]   --->   Operation 5279 'fadd' 'add24_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5280 [1/7] (2.34ns)   --->   "%add24_39 = fadd i32 %add20_39, i32 %mul23_39" [3dHLS.cpp:47]   --->   Operation 5280 'fadd' 'add24_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5281 [1/7] (2.34ns)   --->   "%add24_40 = fadd i32 %add20_40, i32 %mul23_40" [3dHLS.cpp:47]   --->   Operation 5281 'fadd' 'add24_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5282 [1/7] (2.34ns)   --->   "%add24_41 = fadd i32 %add20_41, i32 %mul23_41" [3dHLS.cpp:47]   --->   Operation 5282 'fadd' 'add24_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5283 [1/7] (2.34ns)   --->   "%add24_42 = fadd i32 %add20_42, i32 %mul23_42" [3dHLS.cpp:47]   --->   Operation 5283 'fadd' 'add24_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5284 [1/7] (2.34ns)   --->   "%add24_43 = fadd i32 %add20_43, i32 %mul23_43" [3dHLS.cpp:47]   --->   Operation 5284 'fadd' 'add24_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5285 [1/7] (2.34ns)   --->   "%add24_44 = fadd i32 %add20_44, i32 %mul23_44" [3dHLS.cpp:47]   --->   Operation 5285 'fadd' 'add24_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5286 [1/7] (2.34ns)   --->   "%add24_45 = fadd i32 %add20_45, i32 %mul23_45" [3dHLS.cpp:47]   --->   Operation 5286 'fadd' 'add24_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5287 [1/7] (2.34ns)   --->   "%add24_46 = fadd i32 %add20_46, i32 %mul23_46" [3dHLS.cpp:47]   --->   Operation 5287 'fadd' 'add24_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5288 [2/7] (2.34ns)   --->   "%add24_47 = fadd i32 %add20_47, i32 %mul23_47" [3dHLS.cpp:47]   --->   Operation 5288 'fadd' 'add24_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5289 [2/7] (2.34ns)   --->   "%add24_48 = fadd i32 %add20_48, i32 %mul23_48" [3dHLS.cpp:47]   --->   Operation 5289 'fadd' 'add24_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5290 [2/7] (2.34ns)   --->   "%add24_49 = fadd i32 %add20_49, i32 %mul23_49" [3dHLS.cpp:47]   --->   Operation 5290 'fadd' 'add24_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5291 [2/7] (2.34ns)   --->   "%add24_50 = fadd i32 %add20_50, i32 %mul23_50" [3dHLS.cpp:47]   --->   Operation 5291 'fadd' 'add24_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5292 [2/7] (2.34ns)   --->   "%add24_51 = fadd i32 %add20_51, i32 %mul23_51" [3dHLS.cpp:47]   --->   Operation 5292 'fadd' 'add24_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5293 [2/7] (2.34ns)   --->   "%add24_52 = fadd i32 %add20_52, i32 %mul23_52" [3dHLS.cpp:47]   --->   Operation 5293 'fadd' 'add24_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5294 [2/7] (2.34ns)   --->   "%add24_53 = fadd i32 %add20_53, i32 %mul23_53" [3dHLS.cpp:47]   --->   Operation 5294 'fadd' 'add24_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5295 [2/7] (2.34ns)   --->   "%add24_54 = fadd i32 %add20_54, i32 %mul23_54" [3dHLS.cpp:47]   --->   Operation 5295 'fadd' 'add24_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5296 [2/7] (2.34ns)   --->   "%add24_55 = fadd i32 %add20_55, i32 %mul23_55" [3dHLS.cpp:47]   --->   Operation 5296 'fadd' 'add24_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5297 [2/7] (2.34ns)   --->   "%add24_56 = fadd i32 %add20_56, i32 %mul23_56" [3dHLS.cpp:47]   --->   Operation 5297 'fadd' 'add24_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5298 [2/7] (2.34ns)   --->   "%add24_57 = fadd i32 %add20_57, i32 %mul23_57" [3dHLS.cpp:47]   --->   Operation 5298 'fadd' 'add24_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5299 [2/7] (2.34ns)   --->   "%add24_58 = fadd i32 %add20_58, i32 %mul23_58" [3dHLS.cpp:47]   --->   Operation 5299 'fadd' 'add24_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5300 [2/7] (2.34ns)   --->   "%add24_59 = fadd i32 %add20_59, i32 %mul23_59" [3dHLS.cpp:47]   --->   Operation 5300 'fadd' 'add24_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5301 [2/7] (2.34ns)   --->   "%add24_60 = fadd i32 %add20_60, i32 %mul23_60" [3dHLS.cpp:47]   --->   Operation 5301 'fadd' 'add24_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5302 [2/7] (2.34ns)   --->   "%add24_61 = fadd i32 %add20_61, i32 %mul23_61" [3dHLS.cpp:47]   --->   Operation 5302 'fadd' 'add24_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5303 [2/7] (2.34ns)   --->   "%add24_62 = fadd i32 %add20_62, i32 %mul23_61" [3dHLS.cpp:47]   --->   Operation 5303 'fadd' 'add24_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.34>
ST_42 : Operation 5304 [5/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul5" [3dHLS.cpp:47]   --->   Operation 5304 'fadd' 'add4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5305 [5/7] (2.34ns)   --->   "%add28_1 = fadd i32 %add24_1, i32 %mul5" [3dHLS.cpp:47]   --->   Operation 5305 'fadd' 'add28_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5306 [5/7] (2.34ns)   --->   "%add28_2 = fadd i32 %add24_2, i32 %mul27_2" [3dHLS.cpp:47]   --->   Operation 5306 'fadd' 'add28_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5307 [5/7] (2.34ns)   --->   "%add28_3 = fadd i32 %add24_3, i32 %mul27_3" [3dHLS.cpp:47]   --->   Operation 5307 'fadd' 'add28_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5308 [5/7] (2.34ns)   --->   "%add28_4 = fadd i32 %add24_4, i32 %mul27_4" [3dHLS.cpp:47]   --->   Operation 5308 'fadd' 'add28_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5309 [5/7] (2.34ns)   --->   "%add28_5 = fadd i32 %add24_5, i32 %mul27_5" [3dHLS.cpp:47]   --->   Operation 5309 'fadd' 'add28_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5310 [5/7] (2.34ns)   --->   "%add28_6 = fadd i32 %add24_6, i32 %mul27_6" [3dHLS.cpp:47]   --->   Operation 5310 'fadd' 'add28_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5311 [5/7] (2.34ns)   --->   "%add28_7 = fadd i32 %add24_7, i32 %mul27_7" [3dHLS.cpp:47]   --->   Operation 5311 'fadd' 'add28_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5312 [5/7] (2.34ns)   --->   "%add28_8 = fadd i32 %add24_8, i32 %mul27_8" [3dHLS.cpp:47]   --->   Operation 5312 'fadd' 'add28_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5313 [5/7] (2.34ns)   --->   "%add28_9 = fadd i32 %add24_9, i32 %mul27_9" [3dHLS.cpp:47]   --->   Operation 5313 'fadd' 'add28_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5314 [5/7] (2.34ns)   --->   "%add28_s = fadd i32 %add24_s, i32 %mul27_s" [3dHLS.cpp:47]   --->   Operation 5314 'fadd' 'add28_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5315 [5/7] (2.34ns)   --->   "%add28_10 = fadd i32 %add24_10, i32 %mul27_1" [3dHLS.cpp:47]   --->   Operation 5315 'fadd' 'add28_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5316 [5/7] (2.34ns)   --->   "%add28_11 = fadd i32 %add24_11, i32 %mul27_10" [3dHLS.cpp:47]   --->   Operation 5316 'fadd' 'add28_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5317 [5/7] (2.34ns)   --->   "%add28_12 = fadd i32 %add24_12, i32 %mul27_11" [3dHLS.cpp:47]   --->   Operation 5317 'fadd' 'add28_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5318 [5/7] (2.34ns)   --->   "%add28_13 = fadd i32 %add24_13, i32 %mul27_12" [3dHLS.cpp:47]   --->   Operation 5318 'fadd' 'add28_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5319 [5/7] (2.34ns)   --->   "%add28_14 = fadd i32 %add24_14, i32 %mul27_13" [3dHLS.cpp:47]   --->   Operation 5319 'fadd' 'add28_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5320 [6/7] (2.34ns)   --->   "%add28_15 = fadd i32 %add24_15, i32 %mul27_14" [3dHLS.cpp:47]   --->   Operation 5320 'fadd' 'add28_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5321 [6/7] (2.34ns)   --->   "%add28_16 = fadd i32 %add24_16, i32 %mul27_15" [3dHLS.cpp:47]   --->   Operation 5321 'fadd' 'add28_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5322 [6/7] (2.34ns)   --->   "%add28_17 = fadd i32 %add24_17, i32 %mul27_16" [3dHLS.cpp:47]   --->   Operation 5322 'fadd' 'add28_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5323 [6/7] (2.34ns)   --->   "%add28_18 = fadd i32 %add24_18, i32 %mul27_17" [3dHLS.cpp:47]   --->   Operation 5323 'fadd' 'add28_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5324 [6/7] (2.34ns)   --->   "%add28_19 = fadd i32 %add24_19, i32 %mul27_18" [3dHLS.cpp:47]   --->   Operation 5324 'fadd' 'add28_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5325 [6/7] (2.34ns)   --->   "%add28_20 = fadd i32 %add24_20, i32 %mul27_19" [3dHLS.cpp:47]   --->   Operation 5325 'fadd' 'add28_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5326 [6/7] (2.34ns)   --->   "%add28_21 = fadd i32 %add24_21, i32 %mul27_20" [3dHLS.cpp:47]   --->   Operation 5326 'fadd' 'add28_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5327 [6/7] (2.34ns)   --->   "%add28_22 = fadd i32 %add24_22, i32 %mul27_21" [3dHLS.cpp:47]   --->   Operation 5327 'fadd' 'add28_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5328 [6/7] (2.34ns)   --->   "%add28_23 = fadd i32 %add24_23, i32 %mul27_22" [3dHLS.cpp:47]   --->   Operation 5328 'fadd' 'add28_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5329 [6/7] (2.34ns)   --->   "%add28_24 = fadd i32 %add24_24, i32 %mul27_23" [3dHLS.cpp:47]   --->   Operation 5329 'fadd' 'add28_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5330 [6/7] (2.34ns)   --->   "%add28_25 = fadd i32 %add24_25, i32 %mul27_24" [3dHLS.cpp:47]   --->   Operation 5330 'fadd' 'add28_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5331 [6/7] (2.34ns)   --->   "%add28_26 = fadd i32 %add24_26, i32 %mul27_25" [3dHLS.cpp:47]   --->   Operation 5331 'fadd' 'add28_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5332 [6/7] (2.34ns)   --->   "%add28_27 = fadd i32 %add24_27, i32 %mul27_26" [3dHLS.cpp:47]   --->   Operation 5332 'fadd' 'add28_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5333 [6/7] (2.34ns)   --->   "%add28_28 = fadd i32 %add24_28, i32 %mul27_27" [3dHLS.cpp:47]   --->   Operation 5333 'fadd' 'add28_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5334 [6/7] (2.34ns)   --->   "%add28_29 = fadd i32 %add24_29, i32 %mul27_28" [3dHLS.cpp:47]   --->   Operation 5334 'fadd' 'add28_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5335 [6/7] (2.34ns)   --->   "%add28_30 = fadd i32 %add24_30, i32 %mul27_29" [3dHLS.cpp:47]   --->   Operation 5335 'fadd' 'add28_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5336 [7/7] (2.34ns)   --->   "%add28_31 = fadd i32 %add24_31, i32 %mul27_30" [3dHLS.cpp:47]   --->   Operation 5336 'fadd' 'add28_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5337 [7/7] (2.34ns)   --->   "%add28_32 = fadd i32 %add24_32, i32 %mul27_31" [3dHLS.cpp:47]   --->   Operation 5337 'fadd' 'add28_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5338 [7/7] (2.34ns)   --->   "%add28_33 = fadd i32 %add24_33, i32 %mul27_32" [3dHLS.cpp:47]   --->   Operation 5338 'fadd' 'add28_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5339 [7/7] (2.34ns)   --->   "%add28_34 = fadd i32 %add24_34, i32 %mul27_33" [3dHLS.cpp:47]   --->   Operation 5339 'fadd' 'add28_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5340 [7/7] (2.34ns)   --->   "%add28_35 = fadd i32 %add24_35, i32 %mul27_34" [3dHLS.cpp:47]   --->   Operation 5340 'fadd' 'add28_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5341 [7/7] (2.34ns)   --->   "%add28_36 = fadd i32 %add24_36, i32 %mul27_35" [3dHLS.cpp:47]   --->   Operation 5341 'fadd' 'add28_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5342 [7/7] (2.34ns)   --->   "%add28_37 = fadd i32 %add24_37, i32 %mul27_36" [3dHLS.cpp:47]   --->   Operation 5342 'fadd' 'add28_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5343 [7/7] (2.34ns)   --->   "%add28_38 = fadd i32 %add24_38, i32 %mul27_37" [3dHLS.cpp:47]   --->   Operation 5343 'fadd' 'add28_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5344 [7/7] (2.34ns)   --->   "%add28_39 = fadd i32 %add24_39, i32 %mul27_38" [3dHLS.cpp:47]   --->   Operation 5344 'fadd' 'add28_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5345 [7/7] (2.34ns)   --->   "%add28_40 = fadd i32 %add24_40, i32 %mul27_39" [3dHLS.cpp:47]   --->   Operation 5345 'fadd' 'add28_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5346 [7/7] (2.34ns)   --->   "%add28_41 = fadd i32 %add24_41, i32 %mul27_40" [3dHLS.cpp:47]   --->   Operation 5346 'fadd' 'add28_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5347 [7/7] (2.34ns)   --->   "%add28_42 = fadd i32 %add24_42, i32 %mul27_41" [3dHLS.cpp:47]   --->   Operation 5347 'fadd' 'add28_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5348 [7/7] (2.34ns)   --->   "%add28_43 = fadd i32 %add24_43, i32 %mul27_42" [3dHLS.cpp:47]   --->   Operation 5348 'fadd' 'add28_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5349 [7/7] (2.34ns)   --->   "%add28_44 = fadd i32 %add24_44, i32 %mul27_43" [3dHLS.cpp:47]   --->   Operation 5349 'fadd' 'add28_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5350 [7/7] (2.34ns)   --->   "%add28_45 = fadd i32 %add24_45, i32 %mul27_44" [3dHLS.cpp:47]   --->   Operation 5350 'fadd' 'add28_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5351 [7/7] (2.34ns)   --->   "%add28_46 = fadd i32 %add24_46, i32 %mul27_45" [3dHLS.cpp:47]   --->   Operation 5351 'fadd' 'add28_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5352 [1/7] (2.34ns)   --->   "%add24_47 = fadd i32 %add20_47, i32 %mul23_47" [3dHLS.cpp:47]   --->   Operation 5352 'fadd' 'add24_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5353 [1/7] (2.34ns)   --->   "%add24_48 = fadd i32 %add20_48, i32 %mul23_48" [3dHLS.cpp:47]   --->   Operation 5353 'fadd' 'add24_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5354 [1/7] (2.34ns)   --->   "%add24_49 = fadd i32 %add20_49, i32 %mul23_49" [3dHLS.cpp:47]   --->   Operation 5354 'fadd' 'add24_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5355 [1/7] (2.34ns)   --->   "%add24_50 = fadd i32 %add20_50, i32 %mul23_50" [3dHLS.cpp:47]   --->   Operation 5355 'fadd' 'add24_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5356 [1/7] (2.34ns)   --->   "%add24_51 = fadd i32 %add20_51, i32 %mul23_51" [3dHLS.cpp:47]   --->   Operation 5356 'fadd' 'add24_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5357 [1/7] (2.34ns)   --->   "%add24_52 = fadd i32 %add20_52, i32 %mul23_52" [3dHLS.cpp:47]   --->   Operation 5357 'fadd' 'add24_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5358 [1/7] (2.34ns)   --->   "%add24_53 = fadd i32 %add20_53, i32 %mul23_53" [3dHLS.cpp:47]   --->   Operation 5358 'fadd' 'add24_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5359 [1/7] (2.34ns)   --->   "%add24_54 = fadd i32 %add20_54, i32 %mul23_54" [3dHLS.cpp:47]   --->   Operation 5359 'fadd' 'add24_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5360 [1/7] (2.34ns)   --->   "%add24_55 = fadd i32 %add20_55, i32 %mul23_55" [3dHLS.cpp:47]   --->   Operation 5360 'fadd' 'add24_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5361 [1/7] (2.34ns)   --->   "%add24_56 = fadd i32 %add20_56, i32 %mul23_56" [3dHLS.cpp:47]   --->   Operation 5361 'fadd' 'add24_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5362 [1/7] (2.34ns)   --->   "%add24_57 = fadd i32 %add20_57, i32 %mul23_57" [3dHLS.cpp:47]   --->   Operation 5362 'fadd' 'add24_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5363 [1/7] (2.34ns)   --->   "%add24_58 = fadd i32 %add20_58, i32 %mul23_58" [3dHLS.cpp:47]   --->   Operation 5363 'fadd' 'add24_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5364 [1/7] (2.34ns)   --->   "%add24_59 = fadd i32 %add20_59, i32 %mul23_59" [3dHLS.cpp:47]   --->   Operation 5364 'fadd' 'add24_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5365 [1/7] (2.34ns)   --->   "%add24_60 = fadd i32 %add20_60, i32 %mul23_60" [3dHLS.cpp:47]   --->   Operation 5365 'fadd' 'add24_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5366 [1/7] (2.34ns)   --->   "%add24_61 = fadd i32 %add20_61, i32 %mul23_61" [3dHLS.cpp:47]   --->   Operation 5366 'fadd' 'add24_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 5367 [1/7] (2.34ns)   --->   "%add24_62 = fadd i32 %add20_62, i32 %mul23_61" [3dHLS.cpp:47]   --->   Operation 5367 'fadd' 'add24_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.34>
ST_43 : Operation 5368 [4/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul5" [3dHLS.cpp:47]   --->   Operation 5368 'fadd' 'add4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5369 [4/7] (2.34ns)   --->   "%add28_1 = fadd i32 %add24_1, i32 %mul5" [3dHLS.cpp:47]   --->   Operation 5369 'fadd' 'add28_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5370 [4/7] (2.34ns)   --->   "%add28_2 = fadd i32 %add24_2, i32 %mul27_2" [3dHLS.cpp:47]   --->   Operation 5370 'fadd' 'add28_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5371 [4/7] (2.34ns)   --->   "%add28_3 = fadd i32 %add24_3, i32 %mul27_3" [3dHLS.cpp:47]   --->   Operation 5371 'fadd' 'add28_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5372 [4/7] (2.34ns)   --->   "%add28_4 = fadd i32 %add24_4, i32 %mul27_4" [3dHLS.cpp:47]   --->   Operation 5372 'fadd' 'add28_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5373 [4/7] (2.34ns)   --->   "%add28_5 = fadd i32 %add24_5, i32 %mul27_5" [3dHLS.cpp:47]   --->   Operation 5373 'fadd' 'add28_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5374 [4/7] (2.34ns)   --->   "%add28_6 = fadd i32 %add24_6, i32 %mul27_6" [3dHLS.cpp:47]   --->   Operation 5374 'fadd' 'add28_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5375 [4/7] (2.34ns)   --->   "%add28_7 = fadd i32 %add24_7, i32 %mul27_7" [3dHLS.cpp:47]   --->   Operation 5375 'fadd' 'add28_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5376 [4/7] (2.34ns)   --->   "%add28_8 = fadd i32 %add24_8, i32 %mul27_8" [3dHLS.cpp:47]   --->   Operation 5376 'fadd' 'add28_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5377 [4/7] (2.34ns)   --->   "%add28_9 = fadd i32 %add24_9, i32 %mul27_9" [3dHLS.cpp:47]   --->   Operation 5377 'fadd' 'add28_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5378 [4/7] (2.34ns)   --->   "%add28_s = fadd i32 %add24_s, i32 %mul27_s" [3dHLS.cpp:47]   --->   Operation 5378 'fadd' 'add28_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5379 [4/7] (2.34ns)   --->   "%add28_10 = fadd i32 %add24_10, i32 %mul27_1" [3dHLS.cpp:47]   --->   Operation 5379 'fadd' 'add28_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5380 [4/7] (2.34ns)   --->   "%add28_11 = fadd i32 %add24_11, i32 %mul27_10" [3dHLS.cpp:47]   --->   Operation 5380 'fadd' 'add28_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5381 [4/7] (2.34ns)   --->   "%add28_12 = fadd i32 %add24_12, i32 %mul27_11" [3dHLS.cpp:47]   --->   Operation 5381 'fadd' 'add28_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5382 [4/7] (2.34ns)   --->   "%add28_13 = fadd i32 %add24_13, i32 %mul27_12" [3dHLS.cpp:47]   --->   Operation 5382 'fadd' 'add28_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5383 [4/7] (2.34ns)   --->   "%add28_14 = fadd i32 %add24_14, i32 %mul27_13" [3dHLS.cpp:47]   --->   Operation 5383 'fadd' 'add28_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5384 [5/7] (2.34ns)   --->   "%add28_15 = fadd i32 %add24_15, i32 %mul27_14" [3dHLS.cpp:47]   --->   Operation 5384 'fadd' 'add28_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5385 [5/7] (2.34ns)   --->   "%add28_16 = fadd i32 %add24_16, i32 %mul27_15" [3dHLS.cpp:47]   --->   Operation 5385 'fadd' 'add28_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5386 [5/7] (2.34ns)   --->   "%add28_17 = fadd i32 %add24_17, i32 %mul27_16" [3dHLS.cpp:47]   --->   Operation 5386 'fadd' 'add28_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5387 [5/7] (2.34ns)   --->   "%add28_18 = fadd i32 %add24_18, i32 %mul27_17" [3dHLS.cpp:47]   --->   Operation 5387 'fadd' 'add28_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5388 [5/7] (2.34ns)   --->   "%add28_19 = fadd i32 %add24_19, i32 %mul27_18" [3dHLS.cpp:47]   --->   Operation 5388 'fadd' 'add28_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5389 [5/7] (2.34ns)   --->   "%add28_20 = fadd i32 %add24_20, i32 %mul27_19" [3dHLS.cpp:47]   --->   Operation 5389 'fadd' 'add28_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5390 [5/7] (2.34ns)   --->   "%add28_21 = fadd i32 %add24_21, i32 %mul27_20" [3dHLS.cpp:47]   --->   Operation 5390 'fadd' 'add28_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5391 [5/7] (2.34ns)   --->   "%add28_22 = fadd i32 %add24_22, i32 %mul27_21" [3dHLS.cpp:47]   --->   Operation 5391 'fadd' 'add28_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5392 [5/7] (2.34ns)   --->   "%add28_23 = fadd i32 %add24_23, i32 %mul27_22" [3dHLS.cpp:47]   --->   Operation 5392 'fadd' 'add28_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5393 [5/7] (2.34ns)   --->   "%add28_24 = fadd i32 %add24_24, i32 %mul27_23" [3dHLS.cpp:47]   --->   Operation 5393 'fadd' 'add28_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5394 [5/7] (2.34ns)   --->   "%add28_25 = fadd i32 %add24_25, i32 %mul27_24" [3dHLS.cpp:47]   --->   Operation 5394 'fadd' 'add28_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5395 [5/7] (2.34ns)   --->   "%add28_26 = fadd i32 %add24_26, i32 %mul27_25" [3dHLS.cpp:47]   --->   Operation 5395 'fadd' 'add28_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5396 [5/7] (2.34ns)   --->   "%add28_27 = fadd i32 %add24_27, i32 %mul27_26" [3dHLS.cpp:47]   --->   Operation 5396 'fadd' 'add28_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5397 [5/7] (2.34ns)   --->   "%add28_28 = fadd i32 %add24_28, i32 %mul27_27" [3dHLS.cpp:47]   --->   Operation 5397 'fadd' 'add28_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5398 [5/7] (2.34ns)   --->   "%add28_29 = fadd i32 %add24_29, i32 %mul27_28" [3dHLS.cpp:47]   --->   Operation 5398 'fadd' 'add28_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5399 [5/7] (2.34ns)   --->   "%add28_30 = fadd i32 %add24_30, i32 %mul27_29" [3dHLS.cpp:47]   --->   Operation 5399 'fadd' 'add28_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5400 [6/7] (2.34ns)   --->   "%add28_31 = fadd i32 %add24_31, i32 %mul27_30" [3dHLS.cpp:47]   --->   Operation 5400 'fadd' 'add28_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5401 [6/7] (2.34ns)   --->   "%add28_32 = fadd i32 %add24_32, i32 %mul27_31" [3dHLS.cpp:47]   --->   Operation 5401 'fadd' 'add28_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5402 [6/7] (2.34ns)   --->   "%add28_33 = fadd i32 %add24_33, i32 %mul27_32" [3dHLS.cpp:47]   --->   Operation 5402 'fadd' 'add28_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5403 [6/7] (2.34ns)   --->   "%add28_34 = fadd i32 %add24_34, i32 %mul27_33" [3dHLS.cpp:47]   --->   Operation 5403 'fadd' 'add28_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5404 [6/7] (2.34ns)   --->   "%add28_35 = fadd i32 %add24_35, i32 %mul27_34" [3dHLS.cpp:47]   --->   Operation 5404 'fadd' 'add28_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5405 [6/7] (2.34ns)   --->   "%add28_36 = fadd i32 %add24_36, i32 %mul27_35" [3dHLS.cpp:47]   --->   Operation 5405 'fadd' 'add28_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5406 [6/7] (2.34ns)   --->   "%add28_37 = fadd i32 %add24_37, i32 %mul27_36" [3dHLS.cpp:47]   --->   Operation 5406 'fadd' 'add28_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5407 [6/7] (2.34ns)   --->   "%add28_38 = fadd i32 %add24_38, i32 %mul27_37" [3dHLS.cpp:47]   --->   Operation 5407 'fadd' 'add28_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5408 [6/7] (2.34ns)   --->   "%add28_39 = fadd i32 %add24_39, i32 %mul27_38" [3dHLS.cpp:47]   --->   Operation 5408 'fadd' 'add28_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5409 [6/7] (2.34ns)   --->   "%add28_40 = fadd i32 %add24_40, i32 %mul27_39" [3dHLS.cpp:47]   --->   Operation 5409 'fadd' 'add28_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5410 [6/7] (2.34ns)   --->   "%add28_41 = fadd i32 %add24_41, i32 %mul27_40" [3dHLS.cpp:47]   --->   Operation 5410 'fadd' 'add28_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5411 [6/7] (2.34ns)   --->   "%add28_42 = fadd i32 %add24_42, i32 %mul27_41" [3dHLS.cpp:47]   --->   Operation 5411 'fadd' 'add28_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5412 [6/7] (2.34ns)   --->   "%add28_43 = fadd i32 %add24_43, i32 %mul27_42" [3dHLS.cpp:47]   --->   Operation 5412 'fadd' 'add28_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5413 [6/7] (2.34ns)   --->   "%add28_44 = fadd i32 %add24_44, i32 %mul27_43" [3dHLS.cpp:47]   --->   Operation 5413 'fadd' 'add28_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5414 [6/7] (2.34ns)   --->   "%add28_45 = fadd i32 %add24_45, i32 %mul27_44" [3dHLS.cpp:47]   --->   Operation 5414 'fadd' 'add28_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5415 [6/7] (2.34ns)   --->   "%add28_46 = fadd i32 %add24_46, i32 %mul27_45" [3dHLS.cpp:47]   --->   Operation 5415 'fadd' 'add28_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5416 [7/7] (2.34ns)   --->   "%add28_47 = fadd i32 %add24_47, i32 %mul27_46" [3dHLS.cpp:47]   --->   Operation 5416 'fadd' 'add28_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5417 [7/7] (2.34ns)   --->   "%add28_48 = fadd i32 %add24_48, i32 %mul27_47" [3dHLS.cpp:47]   --->   Operation 5417 'fadd' 'add28_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5418 [7/7] (2.34ns)   --->   "%add28_49 = fadd i32 %add24_49, i32 %mul27_48" [3dHLS.cpp:47]   --->   Operation 5418 'fadd' 'add28_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5419 [7/7] (2.34ns)   --->   "%add28_50 = fadd i32 %add24_50, i32 %mul27_49" [3dHLS.cpp:47]   --->   Operation 5419 'fadd' 'add28_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5420 [7/7] (2.34ns)   --->   "%add28_51 = fadd i32 %add24_51, i32 %mul27_50" [3dHLS.cpp:47]   --->   Operation 5420 'fadd' 'add28_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5421 [7/7] (2.34ns)   --->   "%add28_52 = fadd i32 %add24_52, i32 %mul27_51" [3dHLS.cpp:47]   --->   Operation 5421 'fadd' 'add28_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5422 [7/7] (2.34ns)   --->   "%add28_53 = fadd i32 %add24_53, i32 %mul27_52" [3dHLS.cpp:47]   --->   Operation 5422 'fadd' 'add28_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5423 [7/7] (2.34ns)   --->   "%add28_54 = fadd i32 %add24_54, i32 %mul27_53" [3dHLS.cpp:47]   --->   Operation 5423 'fadd' 'add28_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5424 [7/7] (2.34ns)   --->   "%add28_55 = fadd i32 %add24_55, i32 %mul27_54" [3dHLS.cpp:47]   --->   Operation 5424 'fadd' 'add28_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5425 [7/7] (2.34ns)   --->   "%add28_56 = fadd i32 %add24_56, i32 %mul27_55" [3dHLS.cpp:47]   --->   Operation 5425 'fadd' 'add28_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5426 [7/7] (2.34ns)   --->   "%add28_57 = fadd i32 %add24_57, i32 %mul27_56" [3dHLS.cpp:47]   --->   Operation 5426 'fadd' 'add28_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5427 [7/7] (2.34ns)   --->   "%add28_58 = fadd i32 %add24_58, i32 %mul27_57" [3dHLS.cpp:47]   --->   Operation 5427 'fadd' 'add28_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5428 [7/7] (2.34ns)   --->   "%add28_59 = fadd i32 %add24_59, i32 %mul27_58" [3dHLS.cpp:47]   --->   Operation 5428 'fadd' 'add28_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5429 [7/7] (2.34ns)   --->   "%add28_60 = fadd i32 %add24_60, i32 %mul27_59" [3dHLS.cpp:47]   --->   Operation 5429 'fadd' 'add28_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5430 [7/7] (2.34ns)   --->   "%add28_61 = fadd i32 %add24_61, i32 %mul27_60" [3dHLS.cpp:47]   --->   Operation 5430 'fadd' 'add28_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 5431 [7/7] (2.34ns)   --->   "%add28_62 = fadd i32 %add24_62, i32 %mul27_61" [3dHLS.cpp:47]   --->   Operation 5431 'fadd' 'add28_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.34>
ST_44 : Operation 5432 [3/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul5" [3dHLS.cpp:47]   --->   Operation 5432 'fadd' 'add4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5433 [3/7] (2.34ns)   --->   "%add28_1 = fadd i32 %add24_1, i32 %mul5" [3dHLS.cpp:47]   --->   Operation 5433 'fadd' 'add28_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5434 [3/7] (2.34ns)   --->   "%add28_2 = fadd i32 %add24_2, i32 %mul27_2" [3dHLS.cpp:47]   --->   Operation 5434 'fadd' 'add28_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5435 [3/7] (2.34ns)   --->   "%add28_3 = fadd i32 %add24_3, i32 %mul27_3" [3dHLS.cpp:47]   --->   Operation 5435 'fadd' 'add28_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5436 [3/7] (2.34ns)   --->   "%add28_4 = fadd i32 %add24_4, i32 %mul27_4" [3dHLS.cpp:47]   --->   Operation 5436 'fadd' 'add28_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5437 [3/7] (2.34ns)   --->   "%add28_5 = fadd i32 %add24_5, i32 %mul27_5" [3dHLS.cpp:47]   --->   Operation 5437 'fadd' 'add28_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5438 [3/7] (2.34ns)   --->   "%add28_6 = fadd i32 %add24_6, i32 %mul27_6" [3dHLS.cpp:47]   --->   Operation 5438 'fadd' 'add28_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5439 [3/7] (2.34ns)   --->   "%add28_7 = fadd i32 %add24_7, i32 %mul27_7" [3dHLS.cpp:47]   --->   Operation 5439 'fadd' 'add28_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5440 [3/7] (2.34ns)   --->   "%add28_8 = fadd i32 %add24_8, i32 %mul27_8" [3dHLS.cpp:47]   --->   Operation 5440 'fadd' 'add28_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5441 [3/7] (2.34ns)   --->   "%add28_9 = fadd i32 %add24_9, i32 %mul27_9" [3dHLS.cpp:47]   --->   Operation 5441 'fadd' 'add28_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5442 [3/7] (2.34ns)   --->   "%add28_s = fadd i32 %add24_s, i32 %mul27_s" [3dHLS.cpp:47]   --->   Operation 5442 'fadd' 'add28_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5443 [3/7] (2.34ns)   --->   "%add28_10 = fadd i32 %add24_10, i32 %mul27_1" [3dHLS.cpp:47]   --->   Operation 5443 'fadd' 'add28_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5444 [3/7] (2.34ns)   --->   "%add28_11 = fadd i32 %add24_11, i32 %mul27_10" [3dHLS.cpp:47]   --->   Operation 5444 'fadd' 'add28_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5445 [3/7] (2.34ns)   --->   "%add28_12 = fadd i32 %add24_12, i32 %mul27_11" [3dHLS.cpp:47]   --->   Operation 5445 'fadd' 'add28_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5446 [3/7] (2.34ns)   --->   "%add28_13 = fadd i32 %add24_13, i32 %mul27_12" [3dHLS.cpp:47]   --->   Operation 5446 'fadd' 'add28_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5447 [3/7] (2.34ns)   --->   "%add28_14 = fadd i32 %add24_14, i32 %mul27_13" [3dHLS.cpp:47]   --->   Operation 5447 'fadd' 'add28_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5448 [4/7] (2.34ns)   --->   "%add28_15 = fadd i32 %add24_15, i32 %mul27_14" [3dHLS.cpp:47]   --->   Operation 5448 'fadd' 'add28_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5449 [4/7] (2.34ns)   --->   "%add28_16 = fadd i32 %add24_16, i32 %mul27_15" [3dHLS.cpp:47]   --->   Operation 5449 'fadd' 'add28_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5450 [4/7] (2.34ns)   --->   "%add28_17 = fadd i32 %add24_17, i32 %mul27_16" [3dHLS.cpp:47]   --->   Operation 5450 'fadd' 'add28_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5451 [4/7] (2.34ns)   --->   "%add28_18 = fadd i32 %add24_18, i32 %mul27_17" [3dHLS.cpp:47]   --->   Operation 5451 'fadd' 'add28_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5452 [4/7] (2.34ns)   --->   "%add28_19 = fadd i32 %add24_19, i32 %mul27_18" [3dHLS.cpp:47]   --->   Operation 5452 'fadd' 'add28_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5453 [4/7] (2.34ns)   --->   "%add28_20 = fadd i32 %add24_20, i32 %mul27_19" [3dHLS.cpp:47]   --->   Operation 5453 'fadd' 'add28_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5454 [4/7] (2.34ns)   --->   "%add28_21 = fadd i32 %add24_21, i32 %mul27_20" [3dHLS.cpp:47]   --->   Operation 5454 'fadd' 'add28_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5455 [4/7] (2.34ns)   --->   "%add28_22 = fadd i32 %add24_22, i32 %mul27_21" [3dHLS.cpp:47]   --->   Operation 5455 'fadd' 'add28_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5456 [4/7] (2.34ns)   --->   "%add28_23 = fadd i32 %add24_23, i32 %mul27_22" [3dHLS.cpp:47]   --->   Operation 5456 'fadd' 'add28_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5457 [4/7] (2.34ns)   --->   "%add28_24 = fadd i32 %add24_24, i32 %mul27_23" [3dHLS.cpp:47]   --->   Operation 5457 'fadd' 'add28_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5458 [4/7] (2.34ns)   --->   "%add28_25 = fadd i32 %add24_25, i32 %mul27_24" [3dHLS.cpp:47]   --->   Operation 5458 'fadd' 'add28_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5459 [4/7] (2.34ns)   --->   "%add28_26 = fadd i32 %add24_26, i32 %mul27_25" [3dHLS.cpp:47]   --->   Operation 5459 'fadd' 'add28_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5460 [4/7] (2.34ns)   --->   "%add28_27 = fadd i32 %add24_27, i32 %mul27_26" [3dHLS.cpp:47]   --->   Operation 5460 'fadd' 'add28_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5461 [4/7] (2.34ns)   --->   "%add28_28 = fadd i32 %add24_28, i32 %mul27_27" [3dHLS.cpp:47]   --->   Operation 5461 'fadd' 'add28_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5462 [4/7] (2.34ns)   --->   "%add28_29 = fadd i32 %add24_29, i32 %mul27_28" [3dHLS.cpp:47]   --->   Operation 5462 'fadd' 'add28_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5463 [4/7] (2.34ns)   --->   "%add28_30 = fadd i32 %add24_30, i32 %mul27_29" [3dHLS.cpp:47]   --->   Operation 5463 'fadd' 'add28_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5464 [5/7] (2.34ns)   --->   "%add28_31 = fadd i32 %add24_31, i32 %mul27_30" [3dHLS.cpp:47]   --->   Operation 5464 'fadd' 'add28_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5465 [5/7] (2.34ns)   --->   "%add28_32 = fadd i32 %add24_32, i32 %mul27_31" [3dHLS.cpp:47]   --->   Operation 5465 'fadd' 'add28_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5466 [5/7] (2.34ns)   --->   "%add28_33 = fadd i32 %add24_33, i32 %mul27_32" [3dHLS.cpp:47]   --->   Operation 5466 'fadd' 'add28_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5467 [5/7] (2.34ns)   --->   "%add28_34 = fadd i32 %add24_34, i32 %mul27_33" [3dHLS.cpp:47]   --->   Operation 5467 'fadd' 'add28_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5468 [5/7] (2.34ns)   --->   "%add28_35 = fadd i32 %add24_35, i32 %mul27_34" [3dHLS.cpp:47]   --->   Operation 5468 'fadd' 'add28_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5469 [5/7] (2.34ns)   --->   "%add28_36 = fadd i32 %add24_36, i32 %mul27_35" [3dHLS.cpp:47]   --->   Operation 5469 'fadd' 'add28_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5470 [5/7] (2.34ns)   --->   "%add28_37 = fadd i32 %add24_37, i32 %mul27_36" [3dHLS.cpp:47]   --->   Operation 5470 'fadd' 'add28_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5471 [5/7] (2.34ns)   --->   "%add28_38 = fadd i32 %add24_38, i32 %mul27_37" [3dHLS.cpp:47]   --->   Operation 5471 'fadd' 'add28_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5472 [5/7] (2.34ns)   --->   "%add28_39 = fadd i32 %add24_39, i32 %mul27_38" [3dHLS.cpp:47]   --->   Operation 5472 'fadd' 'add28_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5473 [5/7] (2.34ns)   --->   "%add28_40 = fadd i32 %add24_40, i32 %mul27_39" [3dHLS.cpp:47]   --->   Operation 5473 'fadd' 'add28_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5474 [5/7] (2.34ns)   --->   "%add28_41 = fadd i32 %add24_41, i32 %mul27_40" [3dHLS.cpp:47]   --->   Operation 5474 'fadd' 'add28_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5475 [5/7] (2.34ns)   --->   "%add28_42 = fadd i32 %add24_42, i32 %mul27_41" [3dHLS.cpp:47]   --->   Operation 5475 'fadd' 'add28_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5476 [5/7] (2.34ns)   --->   "%add28_43 = fadd i32 %add24_43, i32 %mul27_42" [3dHLS.cpp:47]   --->   Operation 5476 'fadd' 'add28_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5477 [5/7] (2.34ns)   --->   "%add28_44 = fadd i32 %add24_44, i32 %mul27_43" [3dHLS.cpp:47]   --->   Operation 5477 'fadd' 'add28_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5478 [5/7] (2.34ns)   --->   "%add28_45 = fadd i32 %add24_45, i32 %mul27_44" [3dHLS.cpp:47]   --->   Operation 5478 'fadd' 'add28_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5479 [5/7] (2.34ns)   --->   "%add28_46 = fadd i32 %add24_46, i32 %mul27_45" [3dHLS.cpp:47]   --->   Operation 5479 'fadd' 'add28_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5480 [6/7] (2.34ns)   --->   "%add28_47 = fadd i32 %add24_47, i32 %mul27_46" [3dHLS.cpp:47]   --->   Operation 5480 'fadd' 'add28_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5481 [6/7] (2.34ns)   --->   "%add28_48 = fadd i32 %add24_48, i32 %mul27_47" [3dHLS.cpp:47]   --->   Operation 5481 'fadd' 'add28_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5482 [6/7] (2.34ns)   --->   "%add28_49 = fadd i32 %add24_49, i32 %mul27_48" [3dHLS.cpp:47]   --->   Operation 5482 'fadd' 'add28_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5483 [6/7] (2.34ns)   --->   "%add28_50 = fadd i32 %add24_50, i32 %mul27_49" [3dHLS.cpp:47]   --->   Operation 5483 'fadd' 'add28_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5484 [6/7] (2.34ns)   --->   "%add28_51 = fadd i32 %add24_51, i32 %mul27_50" [3dHLS.cpp:47]   --->   Operation 5484 'fadd' 'add28_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5485 [6/7] (2.34ns)   --->   "%add28_52 = fadd i32 %add24_52, i32 %mul27_51" [3dHLS.cpp:47]   --->   Operation 5485 'fadd' 'add28_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5486 [6/7] (2.34ns)   --->   "%add28_53 = fadd i32 %add24_53, i32 %mul27_52" [3dHLS.cpp:47]   --->   Operation 5486 'fadd' 'add28_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5487 [6/7] (2.34ns)   --->   "%add28_54 = fadd i32 %add24_54, i32 %mul27_53" [3dHLS.cpp:47]   --->   Operation 5487 'fadd' 'add28_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5488 [6/7] (2.34ns)   --->   "%add28_55 = fadd i32 %add24_55, i32 %mul27_54" [3dHLS.cpp:47]   --->   Operation 5488 'fadd' 'add28_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5489 [6/7] (2.34ns)   --->   "%add28_56 = fadd i32 %add24_56, i32 %mul27_55" [3dHLS.cpp:47]   --->   Operation 5489 'fadd' 'add28_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5490 [6/7] (2.34ns)   --->   "%add28_57 = fadd i32 %add24_57, i32 %mul27_56" [3dHLS.cpp:47]   --->   Operation 5490 'fadd' 'add28_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5491 [6/7] (2.34ns)   --->   "%add28_58 = fadd i32 %add24_58, i32 %mul27_57" [3dHLS.cpp:47]   --->   Operation 5491 'fadd' 'add28_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5492 [6/7] (2.34ns)   --->   "%add28_59 = fadd i32 %add24_59, i32 %mul27_58" [3dHLS.cpp:47]   --->   Operation 5492 'fadd' 'add28_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5493 [6/7] (2.34ns)   --->   "%add28_60 = fadd i32 %add24_60, i32 %mul27_59" [3dHLS.cpp:47]   --->   Operation 5493 'fadd' 'add28_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5494 [6/7] (2.34ns)   --->   "%add28_61 = fadd i32 %add24_61, i32 %mul27_60" [3dHLS.cpp:47]   --->   Operation 5494 'fadd' 'add28_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 5495 [6/7] (2.34ns)   --->   "%add28_62 = fadd i32 %add24_62, i32 %mul27_61" [3dHLS.cpp:47]   --->   Operation 5495 'fadd' 'add28_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.34>
ST_45 : Operation 5496 [2/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul5" [3dHLS.cpp:47]   --->   Operation 5496 'fadd' 'add4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5497 [2/7] (2.34ns)   --->   "%add28_1 = fadd i32 %add24_1, i32 %mul5" [3dHLS.cpp:47]   --->   Operation 5497 'fadd' 'add28_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5498 [2/7] (2.34ns)   --->   "%add28_2 = fadd i32 %add24_2, i32 %mul27_2" [3dHLS.cpp:47]   --->   Operation 5498 'fadd' 'add28_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5499 [2/7] (2.34ns)   --->   "%add28_3 = fadd i32 %add24_3, i32 %mul27_3" [3dHLS.cpp:47]   --->   Operation 5499 'fadd' 'add28_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5500 [2/7] (2.34ns)   --->   "%add28_4 = fadd i32 %add24_4, i32 %mul27_4" [3dHLS.cpp:47]   --->   Operation 5500 'fadd' 'add28_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5501 [2/7] (2.34ns)   --->   "%add28_5 = fadd i32 %add24_5, i32 %mul27_5" [3dHLS.cpp:47]   --->   Operation 5501 'fadd' 'add28_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5502 [2/7] (2.34ns)   --->   "%add28_6 = fadd i32 %add24_6, i32 %mul27_6" [3dHLS.cpp:47]   --->   Operation 5502 'fadd' 'add28_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5503 [2/7] (2.34ns)   --->   "%add28_7 = fadd i32 %add24_7, i32 %mul27_7" [3dHLS.cpp:47]   --->   Operation 5503 'fadd' 'add28_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5504 [2/7] (2.34ns)   --->   "%add28_8 = fadd i32 %add24_8, i32 %mul27_8" [3dHLS.cpp:47]   --->   Operation 5504 'fadd' 'add28_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5505 [2/7] (2.34ns)   --->   "%add28_9 = fadd i32 %add24_9, i32 %mul27_9" [3dHLS.cpp:47]   --->   Operation 5505 'fadd' 'add28_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5506 [2/7] (2.34ns)   --->   "%add28_s = fadd i32 %add24_s, i32 %mul27_s" [3dHLS.cpp:47]   --->   Operation 5506 'fadd' 'add28_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5507 [2/7] (2.34ns)   --->   "%add28_10 = fadd i32 %add24_10, i32 %mul27_1" [3dHLS.cpp:47]   --->   Operation 5507 'fadd' 'add28_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5508 [2/7] (2.34ns)   --->   "%add28_11 = fadd i32 %add24_11, i32 %mul27_10" [3dHLS.cpp:47]   --->   Operation 5508 'fadd' 'add28_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5509 [2/7] (2.34ns)   --->   "%add28_12 = fadd i32 %add24_12, i32 %mul27_11" [3dHLS.cpp:47]   --->   Operation 5509 'fadd' 'add28_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5510 [2/7] (2.34ns)   --->   "%add28_13 = fadd i32 %add24_13, i32 %mul27_12" [3dHLS.cpp:47]   --->   Operation 5510 'fadd' 'add28_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5511 [2/7] (2.34ns)   --->   "%add28_14 = fadd i32 %add24_14, i32 %mul27_13" [3dHLS.cpp:47]   --->   Operation 5511 'fadd' 'add28_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5512 [3/7] (2.34ns)   --->   "%add28_15 = fadd i32 %add24_15, i32 %mul27_14" [3dHLS.cpp:47]   --->   Operation 5512 'fadd' 'add28_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5513 [3/7] (2.34ns)   --->   "%add28_16 = fadd i32 %add24_16, i32 %mul27_15" [3dHLS.cpp:47]   --->   Operation 5513 'fadd' 'add28_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5514 [3/7] (2.34ns)   --->   "%add28_17 = fadd i32 %add24_17, i32 %mul27_16" [3dHLS.cpp:47]   --->   Operation 5514 'fadd' 'add28_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5515 [3/7] (2.34ns)   --->   "%add28_18 = fadd i32 %add24_18, i32 %mul27_17" [3dHLS.cpp:47]   --->   Operation 5515 'fadd' 'add28_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5516 [3/7] (2.34ns)   --->   "%add28_19 = fadd i32 %add24_19, i32 %mul27_18" [3dHLS.cpp:47]   --->   Operation 5516 'fadd' 'add28_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5517 [3/7] (2.34ns)   --->   "%add28_20 = fadd i32 %add24_20, i32 %mul27_19" [3dHLS.cpp:47]   --->   Operation 5517 'fadd' 'add28_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5518 [3/7] (2.34ns)   --->   "%add28_21 = fadd i32 %add24_21, i32 %mul27_20" [3dHLS.cpp:47]   --->   Operation 5518 'fadd' 'add28_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5519 [3/7] (2.34ns)   --->   "%add28_22 = fadd i32 %add24_22, i32 %mul27_21" [3dHLS.cpp:47]   --->   Operation 5519 'fadd' 'add28_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5520 [3/7] (2.34ns)   --->   "%add28_23 = fadd i32 %add24_23, i32 %mul27_22" [3dHLS.cpp:47]   --->   Operation 5520 'fadd' 'add28_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5521 [3/7] (2.34ns)   --->   "%add28_24 = fadd i32 %add24_24, i32 %mul27_23" [3dHLS.cpp:47]   --->   Operation 5521 'fadd' 'add28_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5522 [3/7] (2.34ns)   --->   "%add28_25 = fadd i32 %add24_25, i32 %mul27_24" [3dHLS.cpp:47]   --->   Operation 5522 'fadd' 'add28_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5523 [3/7] (2.34ns)   --->   "%add28_26 = fadd i32 %add24_26, i32 %mul27_25" [3dHLS.cpp:47]   --->   Operation 5523 'fadd' 'add28_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5524 [3/7] (2.34ns)   --->   "%add28_27 = fadd i32 %add24_27, i32 %mul27_26" [3dHLS.cpp:47]   --->   Operation 5524 'fadd' 'add28_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5525 [3/7] (2.34ns)   --->   "%add28_28 = fadd i32 %add24_28, i32 %mul27_27" [3dHLS.cpp:47]   --->   Operation 5525 'fadd' 'add28_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5526 [3/7] (2.34ns)   --->   "%add28_29 = fadd i32 %add24_29, i32 %mul27_28" [3dHLS.cpp:47]   --->   Operation 5526 'fadd' 'add28_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5527 [3/7] (2.34ns)   --->   "%add28_30 = fadd i32 %add24_30, i32 %mul27_29" [3dHLS.cpp:47]   --->   Operation 5527 'fadd' 'add28_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5528 [4/7] (2.34ns)   --->   "%add28_31 = fadd i32 %add24_31, i32 %mul27_30" [3dHLS.cpp:47]   --->   Operation 5528 'fadd' 'add28_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5529 [4/7] (2.34ns)   --->   "%add28_32 = fadd i32 %add24_32, i32 %mul27_31" [3dHLS.cpp:47]   --->   Operation 5529 'fadd' 'add28_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5530 [4/7] (2.34ns)   --->   "%add28_33 = fadd i32 %add24_33, i32 %mul27_32" [3dHLS.cpp:47]   --->   Operation 5530 'fadd' 'add28_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5531 [4/7] (2.34ns)   --->   "%add28_34 = fadd i32 %add24_34, i32 %mul27_33" [3dHLS.cpp:47]   --->   Operation 5531 'fadd' 'add28_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5532 [4/7] (2.34ns)   --->   "%add28_35 = fadd i32 %add24_35, i32 %mul27_34" [3dHLS.cpp:47]   --->   Operation 5532 'fadd' 'add28_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5533 [4/7] (2.34ns)   --->   "%add28_36 = fadd i32 %add24_36, i32 %mul27_35" [3dHLS.cpp:47]   --->   Operation 5533 'fadd' 'add28_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5534 [4/7] (2.34ns)   --->   "%add28_37 = fadd i32 %add24_37, i32 %mul27_36" [3dHLS.cpp:47]   --->   Operation 5534 'fadd' 'add28_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5535 [4/7] (2.34ns)   --->   "%add28_38 = fadd i32 %add24_38, i32 %mul27_37" [3dHLS.cpp:47]   --->   Operation 5535 'fadd' 'add28_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5536 [4/7] (2.34ns)   --->   "%add28_39 = fadd i32 %add24_39, i32 %mul27_38" [3dHLS.cpp:47]   --->   Operation 5536 'fadd' 'add28_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5537 [4/7] (2.34ns)   --->   "%add28_40 = fadd i32 %add24_40, i32 %mul27_39" [3dHLS.cpp:47]   --->   Operation 5537 'fadd' 'add28_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5538 [4/7] (2.34ns)   --->   "%add28_41 = fadd i32 %add24_41, i32 %mul27_40" [3dHLS.cpp:47]   --->   Operation 5538 'fadd' 'add28_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5539 [4/7] (2.34ns)   --->   "%add28_42 = fadd i32 %add24_42, i32 %mul27_41" [3dHLS.cpp:47]   --->   Operation 5539 'fadd' 'add28_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5540 [4/7] (2.34ns)   --->   "%add28_43 = fadd i32 %add24_43, i32 %mul27_42" [3dHLS.cpp:47]   --->   Operation 5540 'fadd' 'add28_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5541 [4/7] (2.34ns)   --->   "%add28_44 = fadd i32 %add24_44, i32 %mul27_43" [3dHLS.cpp:47]   --->   Operation 5541 'fadd' 'add28_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5542 [4/7] (2.34ns)   --->   "%add28_45 = fadd i32 %add24_45, i32 %mul27_44" [3dHLS.cpp:47]   --->   Operation 5542 'fadd' 'add28_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5543 [4/7] (2.34ns)   --->   "%add28_46 = fadd i32 %add24_46, i32 %mul27_45" [3dHLS.cpp:47]   --->   Operation 5543 'fadd' 'add28_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5544 [5/7] (2.34ns)   --->   "%add28_47 = fadd i32 %add24_47, i32 %mul27_46" [3dHLS.cpp:47]   --->   Operation 5544 'fadd' 'add28_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5545 [5/7] (2.34ns)   --->   "%add28_48 = fadd i32 %add24_48, i32 %mul27_47" [3dHLS.cpp:47]   --->   Operation 5545 'fadd' 'add28_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5546 [5/7] (2.34ns)   --->   "%add28_49 = fadd i32 %add24_49, i32 %mul27_48" [3dHLS.cpp:47]   --->   Operation 5546 'fadd' 'add28_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5547 [5/7] (2.34ns)   --->   "%add28_50 = fadd i32 %add24_50, i32 %mul27_49" [3dHLS.cpp:47]   --->   Operation 5547 'fadd' 'add28_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5548 [5/7] (2.34ns)   --->   "%add28_51 = fadd i32 %add24_51, i32 %mul27_50" [3dHLS.cpp:47]   --->   Operation 5548 'fadd' 'add28_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5549 [5/7] (2.34ns)   --->   "%add28_52 = fadd i32 %add24_52, i32 %mul27_51" [3dHLS.cpp:47]   --->   Operation 5549 'fadd' 'add28_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5550 [5/7] (2.34ns)   --->   "%add28_53 = fadd i32 %add24_53, i32 %mul27_52" [3dHLS.cpp:47]   --->   Operation 5550 'fadd' 'add28_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5551 [5/7] (2.34ns)   --->   "%add28_54 = fadd i32 %add24_54, i32 %mul27_53" [3dHLS.cpp:47]   --->   Operation 5551 'fadd' 'add28_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5552 [5/7] (2.34ns)   --->   "%add28_55 = fadd i32 %add24_55, i32 %mul27_54" [3dHLS.cpp:47]   --->   Operation 5552 'fadd' 'add28_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5553 [5/7] (2.34ns)   --->   "%add28_56 = fadd i32 %add24_56, i32 %mul27_55" [3dHLS.cpp:47]   --->   Operation 5553 'fadd' 'add28_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5554 [5/7] (2.34ns)   --->   "%add28_57 = fadd i32 %add24_57, i32 %mul27_56" [3dHLS.cpp:47]   --->   Operation 5554 'fadd' 'add28_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5555 [5/7] (2.34ns)   --->   "%add28_58 = fadd i32 %add24_58, i32 %mul27_57" [3dHLS.cpp:47]   --->   Operation 5555 'fadd' 'add28_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5556 [5/7] (2.34ns)   --->   "%add28_59 = fadd i32 %add24_59, i32 %mul27_58" [3dHLS.cpp:47]   --->   Operation 5556 'fadd' 'add28_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5557 [5/7] (2.34ns)   --->   "%add28_60 = fadd i32 %add24_60, i32 %mul27_59" [3dHLS.cpp:47]   --->   Operation 5557 'fadd' 'add28_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5558 [5/7] (2.34ns)   --->   "%add28_61 = fadd i32 %add24_61, i32 %mul27_60" [3dHLS.cpp:47]   --->   Operation 5558 'fadd' 'add28_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5559 [5/7] (2.34ns)   --->   "%add28_62 = fadd i32 %add24_62, i32 %mul27_61" [3dHLS.cpp:47]   --->   Operation 5559 'fadd' 'add28_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.34>
ST_46 : Operation 5560 [1/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul5" [3dHLS.cpp:47]   --->   Operation 5560 'fadd' 'add4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5561 [1/7] (2.34ns)   --->   "%add28_1 = fadd i32 %add24_1, i32 %mul5" [3dHLS.cpp:47]   --->   Operation 5561 'fadd' 'add28_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5562 [1/7] (2.34ns)   --->   "%add28_2 = fadd i32 %add24_2, i32 %mul27_2" [3dHLS.cpp:47]   --->   Operation 5562 'fadd' 'add28_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5563 [1/7] (2.34ns)   --->   "%add28_3 = fadd i32 %add24_3, i32 %mul27_3" [3dHLS.cpp:47]   --->   Operation 5563 'fadd' 'add28_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5564 [1/7] (2.34ns)   --->   "%add28_4 = fadd i32 %add24_4, i32 %mul27_4" [3dHLS.cpp:47]   --->   Operation 5564 'fadd' 'add28_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5565 [1/7] (2.34ns)   --->   "%add28_5 = fadd i32 %add24_5, i32 %mul27_5" [3dHLS.cpp:47]   --->   Operation 5565 'fadd' 'add28_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5566 [1/7] (2.34ns)   --->   "%add28_6 = fadd i32 %add24_6, i32 %mul27_6" [3dHLS.cpp:47]   --->   Operation 5566 'fadd' 'add28_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5567 [1/7] (2.34ns)   --->   "%add28_7 = fadd i32 %add24_7, i32 %mul27_7" [3dHLS.cpp:47]   --->   Operation 5567 'fadd' 'add28_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5568 [1/7] (2.34ns)   --->   "%add28_8 = fadd i32 %add24_8, i32 %mul27_8" [3dHLS.cpp:47]   --->   Operation 5568 'fadd' 'add28_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5569 [1/7] (2.34ns)   --->   "%add28_9 = fadd i32 %add24_9, i32 %mul27_9" [3dHLS.cpp:47]   --->   Operation 5569 'fadd' 'add28_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5570 [1/7] (2.34ns)   --->   "%add28_s = fadd i32 %add24_s, i32 %mul27_s" [3dHLS.cpp:47]   --->   Operation 5570 'fadd' 'add28_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5571 [1/7] (2.34ns)   --->   "%add28_10 = fadd i32 %add24_10, i32 %mul27_1" [3dHLS.cpp:47]   --->   Operation 5571 'fadd' 'add28_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5572 [1/7] (2.34ns)   --->   "%add28_11 = fadd i32 %add24_11, i32 %mul27_10" [3dHLS.cpp:47]   --->   Operation 5572 'fadd' 'add28_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5573 [1/7] (2.34ns)   --->   "%add28_12 = fadd i32 %add24_12, i32 %mul27_11" [3dHLS.cpp:47]   --->   Operation 5573 'fadd' 'add28_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5574 [1/7] (2.34ns)   --->   "%add28_13 = fadd i32 %add24_13, i32 %mul27_12" [3dHLS.cpp:47]   --->   Operation 5574 'fadd' 'add28_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5575 [1/7] (2.34ns)   --->   "%add28_14 = fadd i32 %add24_14, i32 %mul27_13" [3dHLS.cpp:47]   --->   Operation 5575 'fadd' 'add28_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5576 [2/7] (2.34ns)   --->   "%add28_15 = fadd i32 %add24_15, i32 %mul27_14" [3dHLS.cpp:47]   --->   Operation 5576 'fadd' 'add28_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5577 [2/7] (2.34ns)   --->   "%add28_16 = fadd i32 %add24_16, i32 %mul27_15" [3dHLS.cpp:47]   --->   Operation 5577 'fadd' 'add28_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5578 [2/7] (2.34ns)   --->   "%add28_17 = fadd i32 %add24_17, i32 %mul27_16" [3dHLS.cpp:47]   --->   Operation 5578 'fadd' 'add28_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5579 [2/7] (2.34ns)   --->   "%add28_18 = fadd i32 %add24_18, i32 %mul27_17" [3dHLS.cpp:47]   --->   Operation 5579 'fadd' 'add28_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5580 [2/7] (2.34ns)   --->   "%add28_19 = fadd i32 %add24_19, i32 %mul27_18" [3dHLS.cpp:47]   --->   Operation 5580 'fadd' 'add28_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5581 [2/7] (2.34ns)   --->   "%add28_20 = fadd i32 %add24_20, i32 %mul27_19" [3dHLS.cpp:47]   --->   Operation 5581 'fadd' 'add28_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5582 [2/7] (2.34ns)   --->   "%add28_21 = fadd i32 %add24_21, i32 %mul27_20" [3dHLS.cpp:47]   --->   Operation 5582 'fadd' 'add28_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5583 [2/7] (2.34ns)   --->   "%add28_22 = fadd i32 %add24_22, i32 %mul27_21" [3dHLS.cpp:47]   --->   Operation 5583 'fadd' 'add28_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5584 [2/7] (2.34ns)   --->   "%add28_23 = fadd i32 %add24_23, i32 %mul27_22" [3dHLS.cpp:47]   --->   Operation 5584 'fadd' 'add28_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5585 [2/7] (2.34ns)   --->   "%add28_24 = fadd i32 %add24_24, i32 %mul27_23" [3dHLS.cpp:47]   --->   Operation 5585 'fadd' 'add28_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5586 [2/7] (2.34ns)   --->   "%add28_25 = fadd i32 %add24_25, i32 %mul27_24" [3dHLS.cpp:47]   --->   Operation 5586 'fadd' 'add28_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5587 [2/7] (2.34ns)   --->   "%add28_26 = fadd i32 %add24_26, i32 %mul27_25" [3dHLS.cpp:47]   --->   Operation 5587 'fadd' 'add28_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5588 [2/7] (2.34ns)   --->   "%add28_27 = fadd i32 %add24_27, i32 %mul27_26" [3dHLS.cpp:47]   --->   Operation 5588 'fadd' 'add28_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5589 [2/7] (2.34ns)   --->   "%add28_28 = fadd i32 %add24_28, i32 %mul27_27" [3dHLS.cpp:47]   --->   Operation 5589 'fadd' 'add28_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5590 [2/7] (2.34ns)   --->   "%add28_29 = fadd i32 %add24_29, i32 %mul27_28" [3dHLS.cpp:47]   --->   Operation 5590 'fadd' 'add28_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5591 [2/7] (2.34ns)   --->   "%add28_30 = fadd i32 %add24_30, i32 %mul27_29" [3dHLS.cpp:47]   --->   Operation 5591 'fadd' 'add28_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5592 [3/7] (2.34ns)   --->   "%add28_31 = fadd i32 %add24_31, i32 %mul27_30" [3dHLS.cpp:47]   --->   Operation 5592 'fadd' 'add28_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5593 [3/7] (2.34ns)   --->   "%add28_32 = fadd i32 %add24_32, i32 %mul27_31" [3dHLS.cpp:47]   --->   Operation 5593 'fadd' 'add28_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5594 [3/7] (2.34ns)   --->   "%add28_33 = fadd i32 %add24_33, i32 %mul27_32" [3dHLS.cpp:47]   --->   Operation 5594 'fadd' 'add28_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5595 [3/7] (2.34ns)   --->   "%add28_34 = fadd i32 %add24_34, i32 %mul27_33" [3dHLS.cpp:47]   --->   Operation 5595 'fadd' 'add28_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5596 [3/7] (2.34ns)   --->   "%add28_35 = fadd i32 %add24_35, i32 %mul27_34" [3dHLS.cpp:47]   --->   Operation 5596 'fadd' 'add28_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5597 [3/7] (2.34ns)   --->   "%add28_36 = fadd i32 %add24_36, i32 %mul27_35" [3dHLS.cpp:47]   --->   Operation 5597 'fadd' 'add28_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5598 [3/7] (2.34ns)   --->   "%add28_37 = fadd i32 %add24_37, i32 %mul27_36" [3dHLS.cpp:47]   --->   Operation 5598 'fadd' 'add28_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5599 [3/7] (2.34ns)   --->   "%add28_38 = fadd i32 %add24_38, i32 %mul27_37" [3dHLS.cpp:47]   --->   Operation 5599 'fadd' 'add28_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5600 [3/7] (2.34ns)   --->   "%add28_39 = fadd i32 %add24_39, i32 %mul27_38" [3dHLS.cpp:47]   --->   Operation 5600 'fadd' 'add28_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5601 [3/7] (2.34ns)   --->   "%add28_40 = fadd i32 %add24_40, i32 %mul27_39" [3dHLS.cpp:47]   --->   Operation 5601 'fadd' 'add28_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5602 [3/7] (2.34ns)   --->   "%add28_41 = fadd i32 %add24_41, i32 %mul27_40" [3dHLS.cpp:47]   --->   Operation 5602 'fadd' 'add28_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5603 [3/7] (2.34ns)   --->   "%add28_42 = fadd i32 %add24_42, i32 %mul27_41" [3dHLS.cpp:47]   --->   Operation 5603 'fadd' 'add28_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5604 [3/7] (2.34ns)   --->   "%add28_43 = fadd i32 %add24_43, i32 %mul27_42" [3dHLS.cpp:47]   --->   Operation 5604 'fadd' 'add28_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5605 [3/7] (2.34ns)   --->   "%add28_44 = fadd i32 %add24_44, i32 %mul27_43" [3dHLS.cpp:47]   --->   Operation 5605 'fadd' 'add28_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5606 [3/7] (2.34ns)   --->   "%add28_45 = fadd i32 %add24_45, i32 %mul27_44" [3dHLS.cpp:47]   --->   Operation 5606 'fadd' 'add28_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5607 [3/7] (2.34ns)   --->   "%add28_46 = fadd i32 %add24_46, i32 %mul27_45" [3dHLS.cpp:47]   --->   Operation 5607 'fadd' 'add28_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5608 [4/7] (2.34ns)   --->   "%add28_47 = fadd i32 %add24_47, i32 %mul27_46" [3dHLS.cpp:47]   --->   Operation 5608 'fadd' 'add28_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5609 [4/7] (2.34ns)   --->   "%add28_48 = fadd i32 %add24_48, i32 %mul27_47" [3dHLS.cpp:47]   --->   Operation 5609 'fadd' 'add28_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5610 [4/7] (2.34ns)   --->   "%add28_49 = fadd i32 %add24_49, i32 %mul27_48" [3dHLS.cpp:47]   --->   Operation 5610 'fadd' 'add28_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5611 [4/7] (2.34ns)   --->   "%add28_50 = fadd i32 %add24_50, i32 %mul27_49" [3dHLS.cpp:47]   --->   Operation 5611 'fadd' 'add28_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5612 [4/7] (2.34ns)   --->   "%add28_51 = fadd i32 %add24_51, i32 %mul27_50" [3dHLS.cpp:47]   --->   Operation 5612 'fadd' 'add28_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5613 [4/7] (2.34ns)   --->   "%add28_52 = fadd i32 %add24_52, i32 %mul27_51" [3dHLS.cpp:47]   --->   Operation 5613 'fadd' 'add28_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5614 [4/7] (2.34ns)   --->   "%add28_53 = fadd i32 %add24_53, i32 %mul27_52" [3dHLS.cpp:47]   --->   Operation 5614 'fadd' 'add28_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5615 [4/7] (2.34ns)   --->   "%add28_54 = fadd i32 %add24_54, i32 %mul27_53" [3dHLS.cpp:47]   --->   Operation 5615 'fadd' 'add28_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5616 [4/7] (2.34ns)   --->   "%add28_55 = fadd i32 %add24_55, i32 %mul27_54" [3dHLS.cpp:47]   --->   Operation 5616 'fadd' 'add28_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5617 [4/7] (2.34ns)   --->   "%add28_56 = fadd i32 %add24_56, i32 %mul27_55" [3dHLS.cpp:47]   --->   Operation 5617 'fadd' 'add28_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5618 [4/7] (2.34ns)   --->   "%add28_57 = fadd i32 %add24_57, i32 %mul27_56" [3dHLS.cpp:47]   --->   Operation 5618 'fadd' 'add28_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5619 [4/7] (2.34ns)   --->   "%add28_58 = fadd i32 %add24_58, i32 %mul27_57" [3dHLS.cpp:47]   --->   Operation 5619 'fadd' 'add28_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5620 [4/7] (2.34ns)   --->   "%add28_59 = fadd i32 %add24_59, i32 %mul27_58" [3dHLS.cpp:47]   --->   Operation 5620 'fadd' 'add28_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5621 [4/7] (2.34ns)   --->   "%add28_60 = fadd i32 %add24_60, i32 %mul27_59" [3dHLS.cpp:47]   --->   Operation 5621 'fadd' 'add28_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5622 [4/7] (2.34ns)   --->   "%add28_61 = fadd i32 %add24_61, i32 %mul27_60" [3dHLS.cpp:47]   --->   Operation 5622 'fadd' 'add28_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 5623 [4/7] (2.34ns)   --->   "%add28_62 = fadd i32 %add24_62, i32 %mul27_61" [3dHLS.cpp:47]   --->   Operation 5623 'fadd' 'add28_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.34>
ST_47 : Operation 5624 [7/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul6" [3dHLS.cpp:47]   --->   Operation 5624 'fadd' 'add5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5625 [7/7] (2.34ns)   --->   "%add32_1 = fadd i32 %add28_1, i32 %mul31_1" [3dHLS.cpp:47]   --->   Operation 5625 'fadd' 'add32_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5626 [7/7] (2.34ns)   --->   "%add32_2 = fadd i32 %add28_2, i32 %mul31_2" [3dHLS.cpp:47]   --->   Operation 5626 'fadd' 'add32_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5627 [7/7] (2.34ns)   --->   "%add32_3 = fadd i32 %add28_3, i32 %mul31_3" [3dHLS.cpp:47]   --->   Operation 5627 'fadd' 'add32_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5628 [7/7] (2.34ns)   --->   "%add32_4 = fadd i32 %add28_4, i32 %mul31_4" [3dHLS.cpp:47]   --->   Operation 5628 'fadd' 'add32_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5629 [7/7] (2.34ns)   --->   "%add32_5 = fadd i32 %add28_5, i32 %mul31_5" [3dHLS.cpp:47]   --->   Operation 5629 'fadd' 'add32_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5630 [7/7] (2.34ns)   --->   "%add32_6 = fadd i32 %add28_6, i32 %mul31_6" [3dHLS.cpp:47]   --->   Operation 5630 'fadd' 'add32_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5631 [7/7] (2.34ns)   --->   "%add32_7 = fadd i32 %add28_7, i32 %mul31_7" [3dHLS.cpp:47]   --->   Operation 5631 'fadd' 'add32_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5632 [7/7] (2.34ns)   --->   "%add32_8 = fadd i32 %add28_8, i32 %mul31_8" [3dHLS.cpp:47]   --->   Operation 5632 'fadd' 'add32_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5633 [7/7] (2.34ns)   --->   "%add32_9 = fadd i32 %add28_9, i32 %mul31_9" [3dHLS.cpp:47]   --->   Operation 5633 'fadd' 'add32_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5634 [7/7] (2.34ns)   --->   "%add32_s = fadd i32 %add28_s, i32 %mul31_s" [3dHLS.cpp:47]   --->   Operation 5634 'fadd' 'add32_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5635 [7/7] (2.34ns)   --->   "%add32_10 = fadd i32 %add28_10, i32 %mul31_10" [3dHLS.cpp:47]   --->   Operation 5635 'fadd' 'add32_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5636 [7/7] (2.34ns)   --->   "%add32_11 = fadd i32 %add28_11, i32 %mul31_11" [3dHLS.cpp:47]   --->   Operation 5636 'fadd' 'add32_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5637 [7/7] (2.34ns)   --->   "%add32_12 = fadd i32 %add28_12, i32 %mul31_12" [3dHLS.cpp:47]   --->   Operation 5637 'fadd' 'add32_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5638 [7/7] (2.34ns)   --->   "%add32_13 = fadd i32 %add28_13, i32 %mul31_13" [3dHLS.cpp:47]   --->   Operation 5638 'fadd' 'add32_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5639 [7/7] (2.34ns)   --->   "%add32_14 = fadd i32 %add28_14, i32 %mul31_14" [3dHLS.cpp:47]   --->   Operation 5639 'fadd' 'add32_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5640 [1/7] (2.34ns)   --->   "%add28_15 = fadd i32 %add24_15, i32 %mul27_14" [3dHLS.cpp:47]   --->   Operation 5640 'fadd' 'add28_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5641 [1/7] (2.34ns)   --->   "%add28_16 = fadd i32 %add24_16, i32 %mul27_15" [3dHLS.cpp:47]   --->   Operation 5641 'fadd' 'add28_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5642 [1/7] (2.34ns)   --->   "%add28_17 = fadd i32 %add24_17, i32 %mul27_16" [3dHLS.cpp:47]   --->   Operation 5642 'fadd' 'add28_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5643 [1/7] (2.34ns)   --->   "%add28_18 = fadd i32 %add24_18, i32 %mul27_17" [3dHLS.cpp:47]   --->   Operation 5643 'fadd' 'add28_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5644 [1/7] (2.34ns)   --->   "%add28_19 = fadd i32 %add24_19, i32 %mul27_18" [3dHLS.cpp:47]   --->   Operation 5644 'fadd' 'add28_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5645 [1/7] (2.34ns)   --->   "%add28_20 = fadd i32 %add24_20, i32 %mul27_19" [3dHLS.cpp:47]   --->   Operation 5645 'fadd' 'add28_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5646 [1/7] (2.34ns)   --->   "%add28_21 = fadd i32 %add24_21, i32 %mul27_20" [3dHLS.cpp:47]   --->   Operation 5646 'fadd' 'add28_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5647 [1/7] (2.34ns)   --->   "%add28_22 = fadd i32 %add24_22, i32 %mul27_21" [3dHLS.cpp:47]   --->   Operation 5647 'fadd' 'add28_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5648 [1/7] (2.34ns)   --->   "%add28_23 = fadd i32 %add24_23, i32 %mul27_22" [3dHLS.cpp:47]   --->   Operation 5648 'fadd' 'add28_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5649 [1/7] (2.34ns)   --->   "%add28_24 = fadd i32 %add24_24, i32 %mul27_23" [3dHLS.cpp:47]   --->   Operation 5649 'fadd' 'add28_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5650 [1/7] (2.34ns)   --->   "%add28_25 = fadd i32 %add24_25, i32 %mul27_24" [3dHLS.cpp:47]   --->   Operation 5650 'fadd' 'add28_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5651 [1/7] (2.34ns)   --->   "%add28_26 = fadd i32 %add24_26, i32 %mul27_25" [3dHLS.cpp:47]   --->   Operation 5651 'fadd' 'add28_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5652 [1/7] (2.34ns)   --->   "%add28_27 = fadd i32 %add24_27, i32 %mul27_26" [3dHLS.cpp:47]   --->   Operation 5652 'fadd' 'add28_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5653 [1/7] (2.34ns)   --->   "%add28_28 = fadd i32 %add24_28, i32 %mul27_27" [3dHLS.cpp:47]   --->   Operation 5653 'fadd' 'add28_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5654 [1/7] (2.34ns)   --->   "%add28_29 = fadd i32 %add24_29, i32 %mul27_28" [3dHLS.cpp:47]   --->   Operation 5654 'fadd' 'add28_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5655 [1/7] (2.34ns)   --->   "%add28_30 = fadd i32 %add24_30, i32 %mul27_29" [3dHLS.cpp:47]   --->   Operation 5655 'fadd' 'add28_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5656 [2/7] (2.34ns)   --->   "%add28_31 = fadd i32 %add24_31, i32 %mul27_30" [3dHLS.cpp:47]   --->   Operation 5656 'fadd' 'add28_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5657 [2/7] (2.34ns)   --->   "%add28_32 = fadd i32 %add24_32, i32 %mul27_31" [3dHLS.cpp:47]   --->   Operation 5657 'fadd' 'add28_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5658 [2/7] (2.34ns)   --->   "%add28_33 = fadd i32 %add24_33, i32 %mul27_32" [3dHLS.cpp:47]   --->   Operation 5658 'fadd' 'add28_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5659 [2/7] (2.34ns)   --->   "%add28_34 = fadd i32 %add24_34, i32 %mul27_33" [3dHLS.cpp:47]   --->   Operation 5659 'fadd' 'add28_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5660 [2/7] (2.34ns)   --->   "%add28_35 = fadd i32 %add24_35, i32 %mul27_34" [3dHLS.cpp:47]   --->   Operation 5660 'fadd' 'add28_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5661 [2/7] (2.34ns)   --->   "%add28_36 = fadd i32 %add24_36, i32 %mul27_35" [3dHLS.cpp:47]   --->   Operation 5661 'fadd' 'add28_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5662 [2/7] (2.34ns)   --->   "%add28_37 = fadd i32 %add24_37, i32 %mul27_36" [3dHLS.cpp:47]   --->   Operation 5662 'fadd' 'add28_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5663 [2/7] (2.34ns)   --->   "%add28_38 = fadd i32 %add24_38, i32 %mul27_37" [3dHLS.cpp:47]   --->   Operation 5663 'fadd' 'add28_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5664 [2/7] (2.34ns)   --->   "%add28_39 = fadd i32 %add24_39, i32 %mul27_38" [3dHLS.cpp:47]   --->   Operation 5664 'fadd' 'add28_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5665 [2/7] (2.34ns)   --->   "%add28_40 = fadd i32 %add24_40, i32 %mul27_39" [3dHLS.cpp:47]   --->   Operation 5665 'fadd' 'add28_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5666 [2/7] (2.34ns)   --->   "%add28_41 = fadd i32 %add24_41, i32 %mul27_40" [3dHLS.cpp:47]   --->   Operation 5666 'fadd' 'add28_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5667 [2/7] (2.34ns)   --->   "%add28_42 = fadd i32 %add24_42, i32 %mul27_41" [3dHLS.cpp:47]   --->   Operation 5667 'fadd' 'add28_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5668 [2/7] (2.34ns)   --->   "%add28_43 = fadd i32 %add24_43, i32 %mul27_42" [3dHLS.cpp:47]   --->   Operation 5668 'fadd' 'add28_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5669 [2/7] (2.34ns)   --->   "%add28_44 = fadd i32 %add24_44, i32 %mul27_43" [3dHLS.cpp:47]   --->   Operation 5669 'fadd' 'add28_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5670 [2/7] (2.34ns)   --->   "%add28_45 = fadd i32 %add24_45, i32 %mul27_44" [3dHLS.cpp:47]   --->   Operation 5670 'fadd' 'add28_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5671 [2/7] (2.34ns)   --->   "%add28_46 = fadd i32 %add24_46, i32 %mul27_45" [3dHLS.cpp:47]   --->   Operation 5671 'fadd' 'add28_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5672 [3/7] (2.34ns)   --->   "%add28_47 = fadd i32 %add24_47, i32 %mul27_46" [3dHLS.cpp:47]   --->   Operation 5672 'fadd' 'add28_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5673 [3/7] (2.34ns)   --->   "%add28_48 = fadd i32 %add24_48, i32 %mul27_47" [3dHLS.cpp:47]   --->   Operation 5673 'fadd' 'add28_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5674 [3/7] (2.34ns)   --->   "%add28_49 = fadd i32 %add24_49, i32 %mul27_48" [3dHLS.cpp:47]   --->   Operation 5674 'fadd' 'add28_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5675 [3/7] (2.34ns)   --->   "%add28_50 = fadd i32 %add24_50, i32 %mul27_49" [3dHLS.cpp:47]   --->   Operation 5675 'fadd' 'add28_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5676 [3/7] (2.34ns)   --->   "%add28_51 = fadd i32 %add24_51, i32 %mul27_50" [3dHLS.cpp:47]   --->   Operation 5676 'fadd' 'add28_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5677 [3/7] (2.34ns)   --->   "%add28_52 = fadd i32 %add24_52, i32 %mul27_51" [3dHLS.cpp:47]   --->   Operation 5677 'fadd' 'add28_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5678 [3/7] (2.34ns)   --->   "%add28_53 = fadd i32 %add24_53, i32 %mul27_52" [3dHLS.cpp:47]   --->   Operation 5678 'fadd' 'add28_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5679 [3/7] (2.34ns)   --->   "%add28_54 = fadd i32 %add24_54, i32 %mul27_53" [3dHLS.cpp:47]   --->   Operation 5679 'fadd' 'add28_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5680 [3/7] (2.34ns)   --->   "%add28_55 = fadd i32 %add24_55, i32 %mul27_54" [3dHLS.cpp:47]   --->   Operation 5680 'fadd' 'add28_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5681 [3/7] (2.34ns)   --->   "%add28_56 = fadd i32 %add24_56, i32 %mul27_55" [3dHLS.cpp:47]   --->   Operation 5681 'fadd' 'add28_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5682 [3/7] (2.34ns)   --->   "%add28_57 = fadd i32 %add24_57, i32 %mul27_56" [3dHLS.cpp:47]   --->   Operation 5682 'fadd' 'add28_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5683 [3/7] (2.34ns)   --->   "%add28_58 = fadd i32 %add24_58, i32 %mul27_57" [3dHLS.cpp:47]   --->   Operation 5683 'fadd' 'add28_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5684 [3/7] (2.34ns)   --->   "%add28_59 = fadd i32 %add24_59, i32 %mul27_58" [3dHLS.cpp:47]   --->   Operation 5684 'fadd' 'add28_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5685 [3/7] (2.34ns)   --->   "%add28_60 = fadd i32 %add24_60, i32 %mul27_59" [3dHLS.cpp:47]   --->   Operation 5685 'fadd' 'add28_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5686 [3/7] (2.34ns)   --->   "%add28_61 = fadd i32 %add24_61, i32 %mul27_60" [3dHLS.cpp:47]   --->   Operation 5686 'fadd' 'add28_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5687 [3/7] (2.34ns)   --->   "%add28_62 = fadd i32 %add24_62, i32 %mul27_61" [3dHLS.cpp:47]   --->   Operation 5687 'fadd' 'add28_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.34>
ST_48 : Operation 5688 [6/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul6" [3dHLS.cpp:47]   --->   Operation 5688 'fadd' 'add5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5689 [6/7] (2.34ns)   --->   "%add32_1 = fadd i32 %add28_1, i32 %mul31_1" [3dHLS.cpp:47]   --->   Operation 5689 'fadd' 'add32_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5690 [6/7] (2.34ns)   --->   "%add32_2 = fadd i32 %add28_2, i32 %mul31_2" [3dHLS.cpp:47]   --->   Operation 5690 'fadd' 'add32_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5691 [6/7] (2.34ns)   --->   "%add32_3 = fadd i32 %add28_3, i32 %mul31_3" [3dHLS.cpp:47]   --->   Operation 5691 'fadd' 'add32_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5692 [6/7] (2.34ns)   --->   "%add32_4 = fadd i32 %add28_4, i32 %mul31_4" [3dHLS.cpp:47]   --->   Operation 5692 'fadd' 'add32_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5693 [6/7] (2.34ns)   --->   "%add32_5 = fadd i32 %add28_5, i32 %mul31_5" [3dHLS.cpp:47]   --->   Operation 5693 'fadd' 'add32_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5694 [6/7] (2.34ns)   --->   "%add32_6 = fadd i32 %add28_6, i32 %mul31_6" [3dHLS.cpp:47]   --->   Operation 5694 'fadd' 'add32_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5695 [6/7] (2.34ns)   --->   "%add32_7 = fadd i32 %add28_7, i32 %mul31_7" [3dHLS.cpp:47]   --->   Operation 5695 'fadd' 'add32_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5696 [6/7] (2.34ns)   --->   "%add32_8 = fadd i32 %add28_8, i32 %mul31_8" [3dHLS.cpp:47]   --->   Operation 5696 'fadd' 'add32_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5697 [6/7] (2.34ns)   --->   "%add32_9 = fadd i32 %add28_9, i32 %mul31_9" [3dHLS.cpp:47]   --->   Operation 5697 'fadd' 'add32_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5698 [6/7] (2.34ns)   --->   "%add32_s = fadd i32 %add28_s, i32 %mul31_s" [3dHLS.cpp:47]   --->   Operation 5698 'fadd' 'add32_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5699 [6/7] (2.34ns)   --->   "%add32_10 = fadd i32 %add28_10, i32 %mul31_10" [3dHLS.cpp:47]   --->   Operation 5699 'fadd' 'add32_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5700 [6/7] (2.34ns)   --->   "%add32_11 = fadd i32 %add28_11, i32 %mul31_11" [3dHLS.cpp:47]   --->   Operation 5700 'fadd' 'add32_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5701 [6/7] (2.34ns)   --->   "%add32_12 = fadd i32 %add28_12, i32 %mul31_12" [3dHLS.cpp:47]   --->   Operation 5701 'fadd' 'add32_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5702 [6/7] (2.34ns)   --->   "%add32_13 = fadd i32 %add28_13, i32 %mul31_13" [3dHLS.cpp:47]   --->   Operation 5702 'fadd' 'add32_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5703 [6/7] (2.34ns)   --->   "%add32_14 = fadd i32 %add28_14, i32 %mul31_14" [3dHLS.cpp:47]   --->   Operation 5703 'fadd' 'add32_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5704 [7/7] (2.34ns)   --->   "%add32_15 = fadd i32 %add28_15, i32 %mul31_15" [3dHLS.cpp:47]   --->   Operation 5704 'fadd' 'add32_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5705 [7/7] (2.34ns)   --->   "%add32_16 = fadd i32 %add28_16, i32 %mul31_16" [3dHLS.cpp:47]   --->   Operation 5705 'fadd' 'add32_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5706 [7/7] (2.34ns)   --->   "%add32_17 = fadd i32 %add28_17, i32 %mul31_17" [3dHLS.cpp:47]   --->   Operation 5706 'fadd' 'add32_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5707 [7/7] (2.34ns)   --->   "%add32_18 = fadd i32 %add28_18, i32 %mul31_18" [3dHLS.cpp:47]   --->   Operation 5707 'fadd' 'add32_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5708 [7/7] (2.34ns)   --->   "%add32_19 = fadd i32 %add28_19, i32 %mul31_19" [3dHLS.cpp:47]   --->   Operation 5708 'fadd' 'add32_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5709 [7/7] (2.34ns)   --->   "%add32_20 = fadd i32 %add28_20, i32 %mul31_20" [3dHLS.cpp:47]   --->   Operation 5709 'fadd' 'add32_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5710 [7/7] (2.34ns)   --->   "%add32_21 = fadd i32 %add28_21, i32 %mul31_21" [3dHLS.cpp:47]   --->   Operation 5710 'fadd' 'add32_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5711 [7/7] (2.34ns)   --->   "%add32_22 = fadd i32 %add28_22, i32 %mul31_22" [3dHLS.cpp:47]   --->   Operation 5711 'fadd' 'add32_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5712 [7/7] (2.34ns)   --->   "%add32_23 = fadd i32 %add28_23, i32 %mul31_23" [3dHLS.cpp:47]   --->   Operation 5712 'fadd' 'add32_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5713 [7/7] (2.34ns)   --->   "%add32_24 = fadd i32 %add28_24, i32 %mul31_24" [3dHLS.cpp:47]   --->   Operation 5713 'fadd' 'add32_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5714 [7/7] (2.34ns)   --->   "%add32_25 = fadd i32 %add28_25, i32 %mul31_25" [3dHLS.cpp:47]   --->   Operation 5714 'fadd' 'add32_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5715 [7/7] (2.34ns)   --->   "%add32_26 = fadd i32 %add28_26, i32 %mul31_26" [3dHLS.cpp:47]   --->   Operation 5715 'fadd' 'add32_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5716 [7/7] (2.34ns)   --->   "%add32_27 = fadd i32 %add28_27, i32 %mul31_27" [3dHLS.cpp:47]   --->   Operation 5716 'fadd' 'add32_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5717 [7/7] (2.34ns)   --->   "%add32_28 = fadd i32 %add28_28, i32 %mul31_28" [3dHLS.cpp:47]   --->   Operation 5717 'fadd' 'add32_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5718 [7/7] (2.34ns)   --->   "%add32_29 = fadd i32 %add28_29, i32 %mul31_29" [3dHLS.cpp:47]   --->   Operation 5718 'fadd' 'add32_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5719 [7/7] (2.34ns)   --->   "%add32_30 = fadd i32 %add28_30, i32 %mul31_30" [3dHLS.cpp:47]   --->   Operation 5719 'fadd' 'add32_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5720 [1/7] (2.34ns)   --->   "%add28_31 = fadd i32 %add24_31, i32 %mul27_30" [3dHLS.cpp:47]   --->   Operation 5720 'fadd' 'add28_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5721 [1/7] (2.34ns)   --->   "%add28_32 = fadd i32 %add24_32, i32 %mul27_31" [3dHLS.cpp:47]   --->   Operation 5721 'fadd' 'add28_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5722 [1/7] (2.34ns)   --->   "%add28_33 = fadd i32 %add24_33, i32 %mul27_32" [3dHLS.cpp:47]   --->   Operation 5722 'fadd' 'add28_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5723 [1/7] (2.34ns)   --->   "%add28_34 = fadd i32 %add24_34, i32 %mul27_33" [3dHLS.cpp:47]   --->   Operation 5723 'fadd' 'add28_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5724 [1/7] (2.34ns)   --->   "%add28_35 = fadd i32 %add24_35, i32 %mul27_34" [3dHLS.cpp:47]   --->   Operation 5724 'fadd' 'add28_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5725 [1/7] (2.34ns)   --->   "%add28_36 = fadd i32 %add24_36, i32 %mul27_35" [3dHLS.cpp:47]   --->   Operation 5725 'fadd' 'add28_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5726 [1/7] (2.34ns)   --->   "%add28_37 = fadd i32 %add24_37, i32 %mul27_36" [3dHLS.cpp:47]   --->   Operation 5726 'fadd' 'add28_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5727 [1/7] (2.34ns)   --->   "%add28_38 = fadd i32 %add24_38, i32 %mul27_37" [3dHLS.cpp:47]   --->   Operation 5727 'fadd' 'add28_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5728 [1/7] (2.34ns)   --->   "%add28_39 = fadd i32 %add24_39, i32 %mul27_38" [3dHLS.cpp:47]   --->   Operation 5728 'fadd' 'add28_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5729 [1/7] (2.34ns)   --->   "%add28_40 = fadd i32 %add24_40, i32 %mul27_39" [3dHLS.cpp:47]   --->   Operation 5729 'fadd' 'add28_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5730 [1/7] (2.34ns)   --->   "%add28_41 = fadd i32 %add24_41, i32 %mul27_40" [3dHLS.cpp:47]   --->   Operation 5730 'fadd' 'add28_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5731 [1/7] (2.34ns)   --->   "%add28_42 = fadd i32 %add24_42, i32 %mul27_41" [3dHLS.cpp:47]   --->   Operation 5731 'fadd' 'add28_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5732 [1/7] (2.34ns)   --->   "%add28_43 = fadd i32 %add24_43, i32 %mul27_42" [3dHLS.cpp:47]   --->   Operation 5732 'fadd' 'add28_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5733 [1/7] (2.34ns)   --->   "%add28_44 = fadd i32 %add24_44, i32 %mul27_43" [3dHLS.cpp:47]   --->   Operation 5733 'fadd' 'add28_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5734 [1/7] (2.34ns)   --->   "%add28_45 = fadd i32 %add24_45, i32 %mul27_44" [3dHLS.cpp:47]   --->   Operation 5734 'fadd' 'add28_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5735 [1/7] (2.34ns)   --->   "%add28_46 = fadd i32 %add24_46, i32 %mul27_45" [3dHLS.cpp:47]   --->   Operation 5735 'fadd' 'add28_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5736 [2/7] (2.34ns)   --->   "%add28_47 = fadd i32 %add24_47, i32 %mul27_46" [3dHLS.cpp:47]   --->   Operation 5736 'fadd' 'add28_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5737 [2/7] (2.34ns)   --->   "%add28_48 = fadd i32 %add24_48, i32 %mul27_47" [3dHLS.cpp:47]   --->   Operation 5737 'fadd' 'add28_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5738 [2/7] (2.34ns)   --->   "%add28_49 = fadd i32 %add24_49, i32 %mul27_48" [3dHLS.cpp:47]   --->   Operation 5738 'fadd' 'add28_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5739 [2/7] (2.34ns)   --->   "%add28_50 = fadd i32 %add24_50, i32 %mul27_49" [3dHLS.cpp:47]   --->   Operation 5739 'fadd' 'add28_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5740 [2/7] (2.34ns)   --->   "%add28_51 = fadd i32 %add24_51, i32 %mul27_50" [3dHLS.cpp:47]   --->   Operation 5740 'fadd' 'add28_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5741 [2/7] (2.34ns)   --->   "%add28_52 = fadd i32 %add24_52, i32 %mul27_51" [3dHLS.cpp:47]   --->   Operation 5741 'fadd' 'add28_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5742 [2/7] (2.34ns)   --->   "%add28_53 = fadd i32 %add24_53, i32 %mul27_52" [3dHLS.cpp:47]   --->   Operation 5742 'fadd' 'add28_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5743 [2/7] (2.34ns)   --->   "%add28_54 = fadd i32 %add24_54, i32 %mul27_53" [3dHLS.cpp:47]   --->   Operation 5743 'fadd' 'add28_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5744 [2/7] (2.34ns)   --->   "%add28_55 = fadd i32 %add24_55, i32 %mul27_54" [3dHLS.cpp:47]   --->   Operation 5744 'fadd' 'add28_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5745 [2/7] (2.34ns)   --->   "%add28_56 = fadd i32 %add24_56, i32 %mul27_55" [3dHLS.cpp:47]   --->   Operation 5745 'fadd' 'add28_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5746 [2/7] (2.34ns)   --->   "%add28_57 = fadd i32 %add24_57, i32 %mul27_56" [3dHLS.cpp:47]   --->   Operation 5746 'fadd' 'add28_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5747 [2/7] (2.34ns)   --->   "%add28_58 = fadd i32 %add24_58, i32 %mul27_57" [3dHLS.cpp:47]   --->   Operation 5747 'fadd' 'add28_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5748 [2/7] (2.34ns)   --->   "%add28_59 = fadd i32 %add24_59, i32 %mul27_58" [3dHLS.cpp:47]   --->   Operation 5748 'fadd' 'add28_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5749 [2/7] (2.34ns)   --->   "%add28_60 = fadd i32 %add24_60, i32 %mul27_59" [3dHLS.cpp:47]   --->   Operation 5749 'fadd' 'add28_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5750 [2/7] (2.34ns)   --->   "%add28_61 = fadd i32 %add24_61, i32 %mul27_60" [3dHLS.cpp:47]   --->   Operation 5750 'fadd' 'add28_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5751 [2/7] (2.34ns)   --->   "%add28_62 = fadd i32 %add24_62, i32 %mul27_61" [3dHLS.cpp:47]   --->   Operation 5751 'fadd' 'add28_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.34>
ST_49 : Operation 5752 [5/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul6" [3dHLS.cpp:47]   --->   Operation 5752 'fadd' 'add5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5753 [5/7] (2.34ns)   --->   "%add32_1 = fadd i32 %add28_1, i32 %mul31_1" [3dHLS.cpp:47]   --->   Operation 5753 'fadd' 'add32_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5754 [5/7] (2.34ns)   --->   "%add32_2 = fadd i32 %add28_2, i32 %mul31_2" [3dHLS.cpp:47]   --->   Operation 5754 'fadd' 'add32_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5755 [5/7] (2.34ns)   --->   "%add32_3 = fadd i32 %add28_3, i32 %mul31_3" [3dHLS.cpp:47]   --->   Operation 5755 'fadd' 'add32_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5756 [5/7] (2.34ns)   --->   "%add32_4 = fadd i32 %add28_4, i32 %mul31_4" [3dHLS.cpp:47]   --->   Operation 5756 'fadd' 'add32_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5757 [5/7] (2.34ns)   --->   "%add32_5 = fadd i32 %add28_5, i32 %mul31_5" [3dHLS.cpp:47]   --->   Operation 5757 'fadd' 'add32_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5758 [5/7] (2.34ns)   --->   "%add32_6 = fadd i32 %add28_6, i32 %mul31_6" [3dHLS.cpp:47]   --->   Operation 5758 'fadd' 'add32_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5759 [5/7] (2.34ns)   --->   "%add32_7 = fadd i32 %add28_7, i32 %mul31_7" [3dHLS.cpp:47]   --->   Operation 5759 'fadd' 'add32_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5760 [5/7] (2.34ns)   --->   "%add32_8 = fadd i32 %add28_8, i32 %mul31_8" [3dHLS.cpp:47]   --->   Operation 5760 'fadd' 'add32_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5761 [5/7] (2.34ns)   --->   "%add32_9 = fadd i32 %add28_9, i32 %mul31_9" [3dHLS.cpp:47]   --->   Operation 5761 'fadd' 'add32_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5762 [5/7] (2.34ns)   --->   "%add32_s = fadd i32 %add28_s, i32 %mul31_s" [3dHLS.cpp:47]   --->   Operation 5762 'fadd' 'add32_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5763 [5/7] (2.34ns)   --->   "%add32_10 = fadd i32 %add28_10, i32 %mul31_10" [3dHLS.cpp:47]   --->   Operation 5763 'fadd' 'add32_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5764 [5/7] (2.34ns)   --->   "%add32_11 = fadd i32 %add28_11, i32 %mul31_11" [3dHLS.cpp:47]   --->   Operation 5764 'fadd' 'add32_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5765 [5/7] (2.34ns)   --->   "%add32_12 = fadd i32 %add28_12, i32 %mul31_12" [3dHLS.cpp:47]   --->   Operation 5765 'fadd' 'add32_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5766 [5/7] (2.34ns)   --->   "%add32_13 = fadd i32 %add28_13, i32 %mul31_13" [3dHLS.cpp:47]   --->   Operation 5766 'fadd' 'add32_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5767 [5/7] (2.34ns)   --->   "%add32_14 = fadd i32 %add28_14, i32 %mul31_14" [3dHLS.cpp:47]   --->   Operation 5767 'fadd' 'add32_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5768 [6/7] (2.34ns)   --->   "%add32_15 = fadd i32 %add28_15, i32 %mul31_15" [3dHLS.cpp:47]   --->   Operation 5768 'fadd' 'add32_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5769 [6/7] (2.34ns)   --->   "%add32_16 = fadd i32 %add28_16, i32 %mul31_16" [3dHLS.cpp:47]   --->   Operation 5769 'fadd' 'add32_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5770 [6/7] (2.34ns)   --->   "%add32_17 = fadd i32 %add28_17, i32 %mul31_17" [3dHLS.cpp:47]   --->   Operation 5770 'fadd' 'add32_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5771 [6/7] (2.34ns)   --->   "%add32_18 = fadd i32 %add28_18, i32 %mul31_18" [3dHLS.cpp:47]   --->   Operation 5771 'fadd' 'add32_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5772 [6/7] (2.34ns)   --->   "%add32_19 = fadd i32 %add28_19, i32 %mul31_19" [3dHLS.cpp:47]   --->   Operation 5772 'fadd' 'add32_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5773 [6/7] (2.34ns)   --->   "%add32_20 = fadd i32 %add28_20, i32 %mul31_20" [3dHLS.cpp:47]   --->   Operation 5773 'fadd' 'add32_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5774 [6/7] (2.34ns)   --->   "%add32_21 = fadd i32 %add28_21, i32 %mul31_21" [3dHLS.cpp:47]   --->   Operation 5774 'fadd' 'add32_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5775 [6/7] (2.34ns)   --->   "%add32_22 = fadd i32 %add28_22, i32 %mul31_22" [3dHLS.cpp:47]   --->   Operation 5775 'fadd' 'add32_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5776 [6/7] (2.34ns)   --->   "%add32_23 = fadd i32 %add28_23, i32 %mul31_23" [3dHLS.cpp:47]   --->   Operation 5776 'fadd' 'add32_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5777 [6/7] (2.34ns)   --->   "%add32_24 = fadd i32 %add28_24, i32 %mul31_24" [3dHLS.cpp:47]   --->   Operation 5777 'fadd' 'add32_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5778 [6/7] (2.34ns)   --->   "%add32_25 = fadd i32 %add28_25, i32 %mul31_25" [3dHLS.cpp:47]   --->   Operation 5778 'fadd' 'add32_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5779 [6/7] (2.34ns)   --->   "%add32_26 = fadd i32 %add28_26, i32 %mul31_26" [3dHLS.cpp:47]   --->   Operation 5779 'fadd' 'add32_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5780 [6/7] (2.34ns)   --->   "%add32_27 = fadd i32 %add28_27, i32 %mul31_27" [3dHLS.cpp:47]   --->   Operation 5780 'fadd' 'add32_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5781 [6/7] (2.34ns)   --->   "%add32_28 = fadd i32 %add28_28, i32 %mul31_28" [3dHLS.cpp:47]   --->   Operation 5781 'fadd' 'add32_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5782 [6/7] (2.34ns)   --->   "%add32_29 = fadd i32 %add28_29, i32 %mul31_29" [3dHLS.cpp:47]   --->   Operation 5782 'fadd' 'add32_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5783 [6/7] (2.34ns)   --->   "%add32_30 = fadd i32 %add28_30, i32 %mul31_30" [3dHLS.cpp:47]   --->   Operation 5783 'fadd' 'add32_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5784 [7/7] (2.34ns)   --->   "%add32_31 = fadd i32 %add28_31, i32 %mul31_31" [3dHLS.cpp:47]   --->   Operation 5784 'fadd' 'add32_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5785 [7/7] (2.34ns)   --->   "%add32_32 = fadd i32 %add28_32, i32 %mul31_32" [3dHLS.cpp:47]   --->   Operation 5785 'fadd' 'add32_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5786 [7/7] (2.34ns)   --->   "%add32_33 = fadd i32 %add28_33, i32 %mul31_33" [3dHLS.cpp:47]   --->   Operation 5786 'fadd' 'add32_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5787 [7/7] (2.34ns)   --->   "%add32_34 = fadd i32 %add28_34, i32 %mul31_34" [3dHLS.cpp:47]   --->   Operation 5787 'fadd' 'add32_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5788 [7/7] (2.34ns)   --->   "%add32_35 = fadd i32 %add28_35, i32 %mul31_35" [3dHLS.cpp:47]   --->   Operation 5788 'fadd' 'add32_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5789 [7/7] (2.34ns)   --->   "%add32_36 = fadd i32 %add28_36, i32 %mul31_36" [3dHLS.cpp:47]   --->   Operation 5789 'fadd' 'add32_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5790 [7/7] (2.34ns)   --->   "%add32_37 = fadd i32 %add28_37, i32 %mul31_37" [3dHLS.cpp:47]   --->   Operation 5790 'fadd' 'add32_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5791 [7/7] (2.34ns)   --->   "%add32_38 = fadd i32 %add28_38, i32 %mul31_38" [3dHLS.cpp:47]   --->   Operation 5791 'fadd' 'add32_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5792 [7/7] (2.34ns)   --->   "%add32_39 = fadd i32 %add28_39, i32 %mul31_39" [3dHLS.cpp:47]   --->   Operation 5792 'fadd' 'add32_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5793 [7/7] (2.34ns)   --->   "%add32_40 = fadd i32 %add28_40, i32 %mul31_40" [3dHLS.cpp:47]   --->   Operation 5793 'fadd' 'add32_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5794 [7/7] (2.34ns)   --->   "%add32_41 = fadd i32 %add28_41, i32 %mul31_41" [3dHLS.cpp:47]   --->   Operation 5794 'fadd' 'add32_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5795 [7/7] (2.34ns)   --->   "%add32_42 = fadd i32 %add28_42, i32 %mul31_42" [3dHLS.cpp:47]   --->   Operation 5795 'fadd' 'add32_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5796 [7/7] (2.34ns)   --->   "%add32_43 = fadd i32 %add28_43, i32 %mul31_43" [3dHLS.cpp:47]   --->   Operation 5796 'fadd' 'add32_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5797 [7/7] (2.34ns)   --->   "%add32_44 = fadd i32 %add28_44, i32 %mul31_44" [3dHLS.cpp:47]   --->   Operation 5797 'fadd' 'add32_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5798 [7/7] (2.34ns)   --->   "%add32_45 = fadd i32 %add28_45, i32 %mul31_45" [3dHLS.cpp:47]   --->   Operation 5798 'fadd' 'add32_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5799 [7/7] (2.34ns)   --->   "%add32_46 = fadd i32 %add28_46, i32 %mul31_46" [3dHLS.cpp:47]   --->   Operation 5799 'fadd' 'add32_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5800 [1/7] (2.34ns)   --->   "%add28_47 = fadd i32 %add24_47, i32 %mul27_46" [3dHLS.cpp:47]   --->   Operation 5800 'fadd' 'add28_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5801 [1/7] (2.34ns)   --->   "%add28_48 = fadd i32 %add24_48, i32 %mul27_47" [3dHLS.cpp:47]   --->   Operation 5801 'fadd' 'add28_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5802 [1/7] (2.34ns)   --->   "%add28_49 = fadd i32 %add24_49, i32 %mul27_48" [3dHLS.cpp:47]   --->   Operation 5802 'fadd' 'add28_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5803 [1/7] (2.34ns)   --->   "%add28_50 = fadd i32 %add24_50, i32 %mul27_49" [3dHLS.cpp:47]   --->   Operation 5803 'fadd' 'add28_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5804 [1/7] (2.34ns)   --->   "%add28_51 = fadd i32 %add24_51, i32 %mul27_50" [3dHLS.cpp:47]   --->   Operation 5804 'fadd' 'add28_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5805 [1/7] (2.34ns)   --->   "%add28_52 = fadd i32 %add24_52, i32 %mul27_51" [3dHLS.cpp:47]   --->   Operation 5805 'fadd' 'add28_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5806 [1/7] (2.34ns)   --->   "%add28_53 = fadd i32 %add24_53, i32 %mul27_52" [3dHLS.cpp:47]   --->   Operation 5806 'fadd' 'add28_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5807 [1/7] (2.34ns)   --->   "%add28_54 = fadd i32 %add24_54, i32 %mul27_53" [3dHLS.cpp:47]   --->   Operation 5807 'fadd' 'add28_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5808 [1/7] (2.34ns)   --->   "%add28_55 = fadd i32 %add24_55, i32 %mul27_54" [3dHLS.cpp:47]   --->   Operation 5808 'fadd' 'add28_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5809 [1/7] (2.34ns)   --->   "%add28_56 = fadd i32 %add24_56, i32 %mul27_55" [3dHLS.cpp:47]   --->   Operation 5809 'fadd' 'add28_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5810 [1/7] (2.34ns)   --->   "%add28_57 = fadd i32 %add24_57, i32 %mul27_56" [3dHLS.cpp:47]   --->   Operation 5810 'fadd' 'add28_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5811 [1/7] (2.34ns)   --->   "%add28_58 = fadd i32 %add24_58, i32 %mul27_57" [3dHLS.cpp:47]   --->   Operation 5811 'fadd' 'add28_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5812 [1/7] (2.34ns)   --->   "%add28_59 = fadd i32 %add24_59, i32 %mul27_58" [3dHLS.cpp:47]   --->   Operation 5812 'fadd' 'add28_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5813 [1/7] (2.34ns)   --->   "%add28_60 = fadd i32 %add24_60, i32 %mul27_59" [3dHLS.cpp:47]   --->   Operation 5813 'fadd' 'add28_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5814 [1/7] (2.34ns)   --->   "%add28_61 = fadd i32 %add24_61, i32 %mul27_60" [3dHLS.cpp:47]   --->   Operation 5814 'fadd' 'add28_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5815 [1/7] (2.34ns)   --->   "%add28_62 = fadd i32 %add24_62, i32 %mul27_61" [3dHLS.cpp:47]   --->   Operation 5815 'fadd' 'add28_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.34>
ST_50 : Operation 5816 [4/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul6" [3dHLS.cpp:47]   --->   Operation 5816 'fadd' 'add5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5817 [4/7] (2.34ns)   --->   "%add32_1 = fadd i32 %add28_1, i32 %mul31_1" [3dHLS.cpp:47]   --->   Operation 5817 'fadd' 'add32_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5818 [4/7] (2.34ns)   --->   "%add32_2 = fadd i32 %add28_2, i32 %mul31_2" [3dHLS.cpp:47]   --->   Operation 5818 'fadd' 'add32_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5819 [4/7] (2.34ns)   --->   "%add32_3 = fadd i32 %add28_3, i32 %mul31_3" [3dHLS.cpp:47]   --->   Operation 5819 'fadd' 'add32_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5820 [4/7] (2.34ns)   --->   "%add32_4 = fadd i32 %add28_4, i32 %mul31_4" [3dHLS.cpp:47]   --->   Operation 5820 'fadd' 'add32_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5821 [4/7] (2.34ns)   --->   "%add32_5 = fadd i32 %add28_5, i32 %mul31_5" [3dHLS.cpp:47]   --->   Operation 5821 'fadd' 'add32_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5822 [4/7] (2.34ns)   --->   "%add32_6 = fadd i32 %add28_6, i32 %mul31_6" [3dHLS.cpp:47]   --->   Operation 5822 'fadd' 'add32_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5823 [4/7] (2.34ns)   --->   "%add32_7 = fadd i32 %add28_7, i32 %mul31_7" [3dHLS.cpp:47]   --->   Operation 5823 'fadd' 'add32_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5824 [4/7] (2.34ns)   --->   "%add32_8 = fadd i32 %add28_8, i32 %mul31_8" [3dHLS.cpp:47]   --->   Operation 5824 'fadd' 'add32_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5825 [4/7] (2.34ns)   --->   "%add32_9 = fadd i32 %add28_9, i32 %mul31_9" [3dHLS.cpp:47]   --->   Operation 5825 'fadd' 'add32_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5826 [4/7] (2.34ns)   --->   "%add32_s = fadd i32 %add28_s, i32 %mul31_s" [3dHLS.cpp:47]   --->   Operation 5826 'fadd' 'add32_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5827 [4/7] (2.34ns)   --->   "%add32_10 = fadd i32 %add28_10, i32 %mul31_10" [3dHLS.cpp:47]   --->   Operation 5827 'fadd' 'add32_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5828 [4/7] (2.34ns)   --->   "%add32_11 = fadd i32 %add28_11, i32 %mul31_11" [3dHLS.cpp:47]   --->   Operation 5828 'fadd' 'add32_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5829 [4/7] (2.34ns)   --->   "%add32_12 = fadd i32 %add28_12, i32 %mul31_12" [3dHLS.cpp:47]   --->   Operation 5829 'fadd' 'add32_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5830 [4/7] (2.34ns)   --->   "%add32_13 = fadd i32 %add28_13, i32 %mul31_13" [3dHLS.cpp:47]   --->   Operation 5830 'fadd' 'add32_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5831 [4/7] (2.34ns)   --->   "%add32_14 = fadd i32 %add28_14, i32 %mul31_14" [3dHLS.cpp:47]   --->   Operation 5831 'fadd' 'add32_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5832 [5/7] (2.34ns)   --->   "%add32_15 = fadd i32 %add28_15, i32 %mul31_15" [3dHLS.cpp:47]   --->   Operation 5832 'fadd' 'add32_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5833 [5/7] (2.34ns)   --->   "%add32_16 = fadd i32 %add28_16, i32 %mul31_16" [3dHLS.cpp:47]   --->   Operation 5833 'fadd' 'add32_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5834 [5/7] (2.34ns)   --->   "%add32_17 = fadd i32 %add28_17, i32 %mul31_17" [3dHLS.cpp:47]   --->   Operation 5834 'fadd' 'add32_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5835 [5/7] (2.34ns)   --->   "%add32_18 = fadd i32 %add28_18, i32 %mul31_18" [3dHLS.cpp:47]   --->   Operation 5835 'fadd' 'add32_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5836 [5/7] (2.34ns)   --->   "%add32_19 = fadd i32 %add28_19, i32 %mul31_19" [3dHLS.cpp:47]   --->   Operation 5836 'fadd' 'add32_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5837 [5/7] (2.34ns)   --->   "%add32_20 = fadd i32 %add28_20, i32 %mul31_20" [3dHLS.cpp:47]   --->   Operation 5837 'fadd' 'add32_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5838 [5/7] (2.34ns)   --->   "%add32_21 = fadd i32 %add28_21, i32 %mul31_21" [3dHLS.cpp:47]   --->   Operation 5838 'fadd' 'add32_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5839 [5/7] (2.34ns)   --->   "%add32_22 = fadd i32 %add28_22, i32 %mul31_22" [3dHLS.cpp:47]   --->   Operation 5839 'fadd' 'add32_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5840 [5/7] (2.34ns)   --->   "%add32_23 = fadd i32 %add28_23, i32 %mul31_23" [3dHLS.cpp:47]   --->   Operation 5840 'fadd' 'add32_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5841 [5/7] (2.34ns)   --->   "%add32_24 = fadd i32 %add28_24, i32 %mul31_24" [3dHLS.cpp:47]   --->   Operation 5841 'fadd' 'add32_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5842 [5/7] (2.34ns)   --->   "%add32_25 = fadd i32 %add28_25, i32 %mul31_25" [3dHLS.cpp:47]   --->   Operation 5842 'fadd' 'add32_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5843 [5/7] (2.34ns)   --->   "%add32_26 = fadd i32 %add28_26, i32 %mul31_26" [3dHLS.cpp:47]   --->   Operation 5843 'fadd' 'add32_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5844 [5/7] (2.34ns)   --->   "%add32_27 = fadd i32 %add28_27, i32 %mul31_27" [3dHLS.cpp:47]   --->   Operation 5844 'fadd' 'add32_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5845 [5/7] (2.34ns)   --->   "%add32_28 = fadd i32 %add28_28, i32 %mul31_28" [3dHLS.cpp:47]   --->   Operation 5845 'fadd' 'add32_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5846 [5/7] (2.34ns)   --->   "%add32_29 = fadd i32 %add28_29, i32 %mul31_29" [3dHLS.cpp:47]   --->   Operation 5846 'fadd' 'add32_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5847 [5/7] (2.34ns)   --->   "%add32_30 = fadd i32 %add28_30, i32 %mul31_30" [3dHLS.cpp:47]   --->   Operation 5847 'fadd' 'add32_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5848 [6/7] (2.34ns)   --->   "%add32_31 = fadd i32 %add28_31, i32 %mul31_31" [3dHLS.cpp:47]   --->   Operation 5848 'fadd' 'add32_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5849 [6/7] (2.34ns)   --->   "%add32_32 = fadd i32 %add28_32, i32 %mul31_32" [3dHLS.cpp:47]   --->   Operation 5849 'fadd' 'add32_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5850 [6/7] (2.34ns)   --->   "%add32_33 = fadd i32 %add28_33, i32 %mul31_33" [3dHLS.cpp:47]   --->   Operation 5850 'fadd' 'add32_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5851 [6/7] (2.34ns)   --->   "%add32_34 = fadd i32 %add28_34, i32 %mul31_34" [3dHLS.cpp:47]   --->   Operation 5851 'fadd' 'add32_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5852 [6/7] (2.34ns)   --->   "%add32_35 = fadd i32 %add28_35, i32 %mul31_35" [3dHLS.cpp:47]   --->   Operation 5852 'fadd' 'add32_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5853 [6/7] (2.34ns)   --->   "%add32_36 = fadd i32 %add28_36, i32 %mul31_36" [3dHLS.cpp:47]   --->   Operation 5853 'fadd' 'add32_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5854 [6/7] (2.34ns)   --->   "%add32_37 = fadd i32 %add28_37, i32 %mul31_37" [3dHLS.cpp:47]   --->   Operation 5854 'fadd' 'add32_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5855 [6/7] (2.34ns)   --->   "%add32_38 = fadd i32 %add28_38, i32 %mul31_38" [3dHLS.cpp:47]   --->   Operation 5855 'fadd' 'add32_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5856 [6/7] (2.34ns)   --->   "%add32_39 = fadd i32 %add28_39, i32 %mul31_39" [3dHLS.cpp:47]   --->   Operation 5856 'fadd' 'add32_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5857 [6/7] (2.34ns)   --->   "%add32_40 = fadd i32 %add28_40, i32 %mul31_40" [3dHLS.cpp:47]   --->   Operation 5857 'fadd' 'add32_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5858 [6/7] (2.34ns)   --->   "%add32_41 = fadd i32 %add28_41, i32 %mul31_41" [3dHLS.cpp:47]   --->   Operation 5858 'fadd' 'add32_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5859 [6/7] (2.34ns)   --->   "%add32_42 = fadd i32 %add28_42, i32 %mul31_42" [3dHLS.cpp:47]   --->   Operation 5859 'fadd' 'add32_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5860 [6/7] (2.34ns)   --->   "%add32_43 = fadd i32 %add28_43, i32 %mul31_43" [3dHLS.cpp:47]   --->   Operation 5860 'fadd' 'add32_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5861 [6/7] (2.34ns)   --->   "%add32_44 = fadd i32 %add28_44, i32 %mul31_44" [3dHLS.cpp:47]   --->   Operation 5861 'fadd' 'add32_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5862 [6/7] (2.34ns)   --->   "%add32_45 = fadd i32 %add28_45, i32 %mul31_45" [3dHLS.cpp:47]   --->   Operation 5862 'fadd' 'add32_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5863 [6/7] (2.34ns)   --->   "%add32_46 = fadd i32 %add28_46, i32 %mul31_46" [3dHLS.cpp:47]   --->   Operation 5863 'fadd' 'add32_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5864 [7/7] (2.34ns)   --->   "%add32_47 = fadd i32 %add28_47, i32 %mul31_47" [3dHLS.cpp:47]   --->   Operation 5864 'fadd' 'add32_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5865 [7/7] (2.34ns)   --->   "%add32_48 = fadd i32 %add28_48, i32 %mul31_48" [3dHLS.cpp:47]   --->   Operation 5865 'fadd' 'add32_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5866 [7/7] (2.34ns)   --->   "%add32_49 = fadd i32 %add28_49, i32 %mul31_49" [3dHLS.cpp:47]   --->   Operation 5866 'fadd' 'add32_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5867 [7/7] (2.34ns)   --->   "%add32_50 = fadd i32 %add28_50, i32 %mul31_50" [3dHLS.cpp:47]   --->   Operation 5867 'fadd' 'add32_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5868 [7/7] (2.34ns)   --->   "%add32_51 = fadd i32 %add28_51, i32 %mul31_51" [3dHLS.cpp:47]   --->   Operation 5868 'fadd' 'add32_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5869 [7/7] (2.34ns)   --->   "%add32_52 = fadd i32 %add28_52, i32 %mul31_52" [3dHLS.cpp:47]   --->   Operation 5869 'fadd' 'add32_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5870 [7/7] (2.34ns)   --->   "%add32_53 = fadd i32 %add28_53, i32 %mul31_53" [3dHLS.cpp:47]   --->   Operation 5870 'fadd' 'add32_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5871 [7/7] (2.34ns)   --->   "%add32_54 = fadd i32 %add28_54, i32 %mul31_54" [3dHLS.cpp:47]   --->   Operation 5871 'fadd' 'add32_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5872 [7/7] (2.34ns)   --->   "%add32_55 = fadd i32 %add28_55, i32 %mul31_55" [3dHLS.cpp:47]   --->   Operation 5872 'fadd' 'add32_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5873 [7/7] (2.34ns)   --->   "%add32_56 = fadd i32 %add28_56, i32 %mul31_56" [3dHLS.cpp:47]   --->   Operation 5873 'fadd' 'add32_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5874 [7/7] (2.34ns)   --->   "%add32_57 = fadd i32 %add28_57, i32 %mul31_57" [3dHLS.cpp:47]   --->   Operation 5874 'fadd' 'add32_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5875 [7/7] (2.34ns)   --->   "%add32_58 = fadd i32 %add28_58, i32 %mul31_58" [3dHLS.cpp:47]   --->   Operation 5875 'fadd' 'add32_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5876 [7/7] (2.34ns)   --->   "%add32_59 = fadd i32 %add28_59, i32 %mul31_59" [3dHLS.cpp:47]   --->   Operation 5876 'fadd' 'add32_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5877 [7/7] (2.34ns)   --->   "%add32_60 = fadd i32 %add28_60, i32 %mul31_60" [3dHLS.cpp:47]   --->   Operation 5877 'fadd' 'add32_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5878 [7/7] (2.34ns)   --->   "%add32_61 = fadd i32 %add28_61, i32 %mul31_61" [3dHLS.cpp:47]   --->   Operation 5878 'fadd' 'add32_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5879 [7/7] (2.34ns)   --->   "%add32_62 = fadd i32 %add28_62, i32 %mul31_62" [3dHLS.cpp:47]   --->   Operation 5879 'fadd' 'add32_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.34>
ST_51 : Operation 5880 [3/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul6" [3dHLS.cpp:47]   --->   Operation 5880 'fadd' 'add5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5881 [3/7] (2.34ns)   --->   "%add32_1 = fadd i32 %add28_1, i32 %mul31_1" [3dHLS.cpp:47]   --->   Operation 5881 'fadd' 'add32_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5882 [3/7] (2.34ns)   --->   "%add32_2 = fadd i32 %add28_2, i32 %mul31_2" [3dHLS.cpp:47]   --->   Operation 5882 'fadd' 'add32_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5883 [3/7] (2.34ns)   --->   "%add32_3 = fadd i32 %add28_3, i32 %mul31_3" [3dHLS.cpp:47]   --->   Operation 5883 'fadd' 'add32_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5884 [3/7] (2.34ns)   --->   "%add32_4 = fadd i32 %add28_4, i32 %mul31_4" [3dHLS.cpp:47]   --->   Operation 5884 'fadd' 'add32_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5885 [3/7] (2.34ns)   --->   "%add32_5 = fadd i32 %add28_5, i32 %mul31_5" [3dHLS.cpp:47]   --->   Operation 5885 'fadd' 'add32_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5886 [3/7] (2.34ns)   --->   "%add32_6 = fadd i32 %add28_6, i32 %mul31_6" [3dHLS.cpp:47]   --->   Operation 5886 'fadd' 'add32_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5887 [3/7] (2.34ns)   --->   "%add32_7 = fadd i32 %add28_7, i32 %mul31_7" [3dHLS.cpp:47]   --->   Operation 5887 'fadd' 'add32_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5888 [3/7] (2.34ns)   --->   "%add32_8 = fadd i32 %add28_8, i32 %mul31_8" [3dHLS.cpp:47]   --->   Operation 5888 'fadd' 'add32_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5889 [3/7] (2.34ns)   --->   "%add32_9 = fadd i32 %add28_9, i32 %mul31_9" [3dHLS.cpp:47]   --->   Operation 5889 'fadd' 'add32_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5890 [3/7] (2.34ns)   --->   "%add32_s = fadd i32 %add28_s, i32 %mul31_s" [3dHLS.cpp:47]   --->   Operation 5890 'fadd' 'add32_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5891 [3/7] (2.34ns)   --->   "%add32_10 = fadd i32 %add28_10, i32 %mul31_10" [3dHLS.cpp:47]   --->   Operation 5891 'fadd' 'add32_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5892 [3/7] (2.34ns)   --->   "%add32_11 = fadd i32 %add28_11, i32 %mul31_11" [3dHLS.cpp:47]   --->   Operation 5892 'fadd' 'add32_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5893 [3/7] (2.34ns)   --->   "%add32_12 = fadd i32 %add28_12, i32 %mul31_12" [3dHLS.cpp:47]   --->   Operation 5893 'fadd' 'add32_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5894 [3/7] (2.34ns)   --->   "%add32_13 = fadd i32 %add28_13, i32 %mul31_13" [3dHLS.cpp:47]   --->   Operation 5894 'fadd' 'add32_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5895 [3/7] (2.34ns)   --->   "%add32_14 = fadd i32 %add28_14, i32 %mul31_14" [3dHLS.cpp:47]   --->   Operation 5895 'fadd' 'add32_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5896 [4/7] (2.34ns)   --->   "%add32_15 = fadd i32 %add28_15, i32 %mul31_15" [3dHLS.cpp:47]   --->   Operation 5896 'fadd' 'add32_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5897 [4/7] (2.34ns)   --->   "%add32_16 = fadd i32 %add28_16, i32 %mul31_16" [3dHLS.cpp:47]   --->   Operation 5897 'fadd' 'add32_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5898 [4/7] (2.34ns)   --->   "%add32_17 = fadd i32 %add28_17, i32 %mul31_17" [3dHLS.cpp:47]   --->   Operation 5898 'fadd' 'add32_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5899 [4/7] (2.34ns)   --->   "%add32_18 = fadd i32 %add28_18, i32 %mul31_18" [3dHLS.cpp:47]   --->   Operation 5899 'fadd' 'add32_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5900 [4/7] (2.34ns)   --->   "%add32_19 = fadd i32 %add28_19, i32 %mul31_19" [3dHLS.cpp:47]   --->   Operation 5900 'fadd' 'add32_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5901 [4/7] (2.34ns)   --->   "%add32_20 = fadd i32 %add28_20, i32 %mul31_20" [3dHLS.cpp:47]   --->   Operation 5901 'fadd' 'add32_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5902 [4/7] (2.34ns)   --->   "%add32_21 = fadd i32 %add28_21, i32 %mul31_21" [3dHLS.cpp:47]   --->   Operation 5902 'fadd' 'add32_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5903 [4/7] (2.34ns)   --->   "%add32_22 = fadd i32 %add28_22, i32 %mul31_22" [3dHLS.cpp:47]   --->   Operation 5903 'fadd' 'add32_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5904 [4/7] (2.34ns)   --->   "%add32_23 = fadd i32 %add28_23, i32 %mul31_23" [3dHLS.cpp:47]   --->   Operation 5904 'fadd' 'add32_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5905 [4/7] (2.34ns)   --->   "%add32_24 = fadd i32 %add28_24, i32 %mul31_24" [3dHLS.cpp:47]   --->   Operation 5905 'fadd' 'add32_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5906 [4/7] (2.34ns)   --->   "%add32_25 = fadd i32 %add28_25, i32 %mul31_25" [3dHLS.cpp:47]   --->   Operation 5906 'fadd' 'add32_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5907 [4/7] (2.34ns)   --->   "%add32_26 = fadd i32 %add28_26, i32 %mul31_26" [3dHLS.cpp:47]   --->   Operation 5907 'fadd' 'add32_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5908 [4/7] (2.34ns)   --->   "%add32_27 = fadd i32 %add28_27, i32 %mul31_27" [3dHLS.cpp:47]   --->   Operation 5908 'fadd' 'add32_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5909 [4/7] (2.34ns)   --->   "%add32_28 = fadd i32 %add28_28, i32 %mul31_28" [3dHLS.cpp:47]   --->   Operation 5909 'fadd' 'add32_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5910 [4/7] (2.34ns)   --->   "%add32_29 = fadd i32 %add28_29, i32 %mul31_29" [3dHLS.cpp:47]   --->   Operation 5910 'fadd' 'add32_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5911 [4/7] (2.34ns)   --->   "%add32_30 = fadd i32 %add28_30, i32 %mul31_30" [3dHLS.cpp:47]   --->   Operation 5911 'fadd' 'add32_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5912 [5/7] (2.34ns)   --->   "%add32_31 = fadd i32 %add28_31, i32 %mul31_31" [3dHLS.cpp:47]   --->   Operation 5912 'fadd' 'add32_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5913 [5/7] (2.34ns)   --->   "%add32_32 = fadd i32 %add28_32, i32 %mul31_32" [3dHLS.cpp:47]   --->   Operation 5913 'fadd' 'add32_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5914 [5/7] (2.34ns)   --->   "%add32_33 = fadd i32 %add28_33, i32 %mul31_33" [3dHLS.cpp:47]   --->   Operation 5914 'fadd' 'add32_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5915 [5/7] (2.34ns)   --->   "%add32_34 = fadd i32 %add28_34, i32 %mul31_34" [3dHLS.cpp:47]   --->   Operation 5915 'fadd' 'add32_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5916 [5/7] (2.34ns)   --->   "%add32_35 = fadd i32 %add28_35, i32 %mul31_35" [3dHLS.cpp:47]   --->   Operation 5916 'fadd' 'add32_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5917 [5/7] (2.34ns)   --->   "%add32_36 = fadd i32 %add28_36, i32 %mul31_36" [3dHLS.cpp:47]   --->   Operation 5917 'fadd' 'add32_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5918 [5/7] (2.34ns)   --->   "%add32_37 = fadd i32 %add28_37, i32 %mul31_37" [3dHLS.cpp:47]   --->   Operation 5918 'fadd' 'add32_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5919 [5/7] (2.34ns)   --->   "%add32_38 = fadd i32 %add28_38, i32 %mul31_38" [3dHLS.cpp:47]   --->   Operation 5919 'fadd' 'add32_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5920 [5/7] (2.34ns)   --->   "%add32_39 = fadd i32 %add28_39, i32 %mul31_39" [3dHLS.cpp:47]   --->   Operation 5920 'fadd' 'add32_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5921 [5/7] (2.34ns)   --->   "%add32_40 = fadd i32 %add28_40, i32 %mul31_40" [3dHLS.cpp:47]   --->   Operation 5921 'fadd' 'add32_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5922 [5/7] (2.34ns)   --->   "%add32_41 = fadd i32 %add28_41, i32 %mul31_41" [3dHLS.cpp:47]   --->   Operation 5922 'fadd' 'add32_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5923 [5/7] (2.34ns)   --->   "%add32_42 = fadd i32 %add28_42, i32 %mul31_42" [3dHLS.cpp:47]   --->   Operation 5923 'fadd' 'add32_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5924 [5/7] (2.34ns)   --->   "%add32_43 = fadd i32 %add28_43, i32 %mul31_43" [3dHLS.cpp:47]   --->   Operation 5924 'fadd' 'add32_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5925 [5/7] (2.34ns)   --->   "%add32_44 = fadd i32 %add28_44, i32 %mul31_44" [3dHLS.cpp:47]   --->   Operation 5925 'fadd' 'add32_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5926 [5/7] (2.34ns)   --->   "%add32_45 = fadd i32 %add28_45, i32 %mul31_45" [3dHLS.cpp:47]   --->   Operation 5926 'fadd' 'add32_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5927 [5/7] (2.34ns)   --->   "%add32_46 = fadd i32 %add28_46, i32 %mul31_46" [3dHLS.cpp:47]   --->   Operation 5927 'fadd' 'add32_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5928 [6/7] (2.34ns)   --->   "%add32_47 = fadd i32 %add28_47, i32 %mul31_47" [3dHLS.cpp:47]   --->   Operation 5928 'fadd' 'add32_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5929 [6/7] (2.34ns)   --->   "%add32_48 = fadd i32 %add28_48, i32 %mul31_48" [3dHLS.cpp:47]   --->   Operation 5929 'fadd' 'add32_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5930 [6/7] (2.34ns)   --->   "%add32_49 = fadd i32 %add28_49, i32 %mul31_49" [3dHLS.cpp:47]   --->   Operation 5930 'fadd' 'add32_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5931 [6/7] (2.34ns)   --->   "%add32_50 = fadd i32 %add28_50, i32 %mul31_50" [3dHLS.cpp:47]   --->   Operation 5931 'fadd' 'add32_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5932 [6/7] (2.34ns)   --->   "%add32_51 = fadd i32 %add28_51, i32 %mul31_51" [3dHLS.cpp:47]   --->   Operation 5932 'fadd' 'add32_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5933 [6/7] (2.34ns)   --->   "%add32_52 = fadd i32 %add28_52, i32 %mul31_52" [3dHLS.cpp:47]   --->   Operation 5933 'fadd' 'add32_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5934 [6/7] (2.34ns)   --->   "%add32_53 = fadd i32 %add28_53, i32 %mul31_53" [3dHLS.cpp:47]   --->   Operation 5934 'fadd' 'add32_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5935 [6/7] (2.34ns)   --->   "%add32_54 = fadd i32 %add28_54, i32 %mul31_54" [3dHLS.cpp:47]   --->   Operation 5935 'fadd' 'add32_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5936 [6/7] (2.34ns)   --->   "%add32_55 = fadd i32 %add28_55, i32 %mul31_55" [3dHLS.cpp:47]   --->   Operation 5936 'fadd' 'add32_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5937 [6/7] (2.34ns)   --->   "%add32_56 = fadd i32 %add28_56, i32 %mul31_56" [3dHLS.cpp:47]   --->   Operation 5937 'fadd' 'add32_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5938 [6/7] (2.34ns)   --->   "%add32_57 = fadd i32 %add28_57, i32 %mul31_57" [3dHLS.cpp:47]   --->   Operation 5938 'fadd' 'add32_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5939 [6/7] (2.34ns)   --->   "%add32_58 = fadd i32 %add28_58, i32 %mul31_58" [3dHLS.cpp:47]   --->   Operation 5939 'fadd' 'add32_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5940 [6/7] (2.34ns)   --->   "%add32_59 = fadd i32 %add28_59, i32 %mul31_59" [3dHLS.cpp:47]   --->   Operation 5940 'fadd' 'add32_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5941 [6/7] (2.34ns)   --->   "%add32_60 = fadd i32 %add28_60, i32 %mul31_60" [3dHLS.cpp:47]   --->   Operation 5941 'fadd' 'add32_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5942 [6/7] (2.34ns)   --->   "%add32_61 = fadd i32 %add28_61, i32 %mul31_61" [3dHLS.cpp:47]   --->   Operation 5942 'fadd' 'add32_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5943 [6/7] (2.34ns)   --->   "%add32_62 = fadd i32 %add28_62, i32 %mul31_62" [3dHLS.cpp:47]   --->   Operation 5943 'fadd' 'add32_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.34>
ST_52 : Operation 5944 [2/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul6" [3dHLS.cpp:47]   --->   Operation 5944 'fadd' 'add5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5945 [2/7] (2.34ns)   --->   "%add32_1 = fadd i32 %add28_1, i32 %mul31_1" [3dHLS.cpp:47]   --->   Operation 5945 'fadd' 'add32_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5946 [2/7] (2.34ns)   --->   "%add32_2 = fadd i32 %add28_2, i32 %mul31_2" [3dHLS.cpp:47]   --->   Operation 5946 'fadd' 'add32_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5947 [2/7] (2.34ns)   --->   "%add32_3 = fadd i32 %add28_3, i32 %mul31_3" [3dHLS.cpp:47]   --->   Operation 5947 'fadd' 'add32_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5948 [2/7] (2.34ns)   --->   "%add32_4 = fadd i32 %add28_4, i32 %mul31_4" [3dHLS.cpp:47]   --->   Operation 5948 'fadd' 'add32_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5949 [2/7] (2.34ns)   --->   "%add32_5 = fadd i32 %add28_5, i32 %mul31_5" [3dHLS.cpp:47]   --->   Operation 5949 'fadd' 'add32_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5950 [2/7] (2.34ns)   --->   "%add32_6 = fadd i32 %add28_6, i32 %mul31_6" [3dHLS.cpp:47]   --->   Operation 5950 'fadd' 'add32_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5951 [2/7] (2.34ns)   --->   "%add32_7 = fadd i32 %add28_7, i32 %mul31_7" [3dHLS.cpp:47]   --->   Operation 5951 'fadd' 'add32_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5952 [2/7] (2.34ns)   --->   "%add32_8 = fadd i32 %add28_8, i32 %mul31_8" [3dHLS.cpp:47]   --->   Operation 5952 'fadd' 'add32_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5953 [2/7] (2.34ns)   --->   "%add32_9 = fadd i32 %add28_9, i32 %mul31_9" [3dHLS.cpp:47]   --->   Operation 5953 'fadd' 'add32_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5954 [2/7] (2.34ns)   --->   "%add32_s = fadd i32 %add28_s, i32 %mul31_s" [3dHLS.cpp:47]   --->   Operation 5954 'fadd' 'add32_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5955 [2/7] (2.34ns)   --->   "%add32_10 = fadd i32 %add28_10, i32 %mul31_10" [3dHLS.cpp:47]   --->   Operation 5955 'fadd' 'add32_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5956 [2/7] (2.34ns)   --->   "%add32_11 = fadd i32 %add28_11, i32 %mul31_11" [3dHLS.cpp:47]   --->   Operation 5956 'fadd' 'add32_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5957 [2/7] (2.34ns)   --->   "%add32_12 = fadd i32 %add28_12, i32 %mul31_12" [3dHLS.cpp:47]   --->   Operation 5957 'fadd' 'add32_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5958 [2/7] (2.34ns)   --->   "%add32_13 = fadd i32 %add28_13, i32 %mul31_13" [3dHLS.cpp:47]   --->   Operation 5958 'fadd' 'add32_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5959 [2/7] (2.34ns)   --->   "%add32_14 = fadd i32 %add28_14, i32 %mul31_14" [3dHLS.cpp:47]   --->   Operation 5959 'fadd' 'add32_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5960 [3/7] (2.34ns)   --->   "%add32_15 = fadd i32 %add28_15, i32 %mul31_15" [3dHLS.cpp:47]   --->   Operation 5960 'fadd' 'add32_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5961 [3/7] (2.34ns)   --->   "%add32_16 = fadd i32 %add28_16, i32 %mul31_16" [3dHLS.cpp:47]   --->   Operation 5961 'fadd' 'add32_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5962 [3/7] (2.34ns)   --->   "%add32_17 = fadd i32 %add28_17, i32 %mul31_17" [3dHLS.cpp:47]   --->   Operation 5962 'fadd' 'add32_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5963 [3/7] (2.34ns)   --->   "%add32_18 = fadd i32 %add28_18, i32 %mul31_18" [3dHLS.cpp:47]   --->   Operation 5963 'fadd' 'add32_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5964 [3/7] (2.34ns)   --->   "%add32_19 = fadd i32 %add28_19, i32 %mul31_19" [3dHLS.cpp:47]   --->   Operation 5964 'fadd' 'add32_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5965 [3/7] (2.34ns)   --->   "%add32_20 = fadd i32 %add28_20, i32 %mul31_20" [3dHLS.cpp:47]   --->   Operation 5965 'fadd' 'add32_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5966 [3/7] (2.34ns)   --->   "%add32_21 = fadd i32 %add28_21, i32 %mul31_21" [3dHLS.cpp:47]   --->   Operation 5966 'fadd' 'add32_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5967 [3/7] (2.34ns)   --->   "%add32_22 = fadd i32 %add28_22, i32 %mul31_22" [3dHLS.cpp:47]   --->   Operation 5967 'fadd' 'add32_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5968 [3/7] (2.34ns)   --->   "%add32_23 = fadd i32 %add28_23, i32 %mul31_23" [3dHLS.cpp:47]   --->   Operation 5968 'fadd' 'add32_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5969 [3/7] (2.34ns)   --->   "%add32_24 = fadd i32 %add28_24, i32 %mul31_24" [3dHLS.cpp:47]   --->   Operation 5969 'fadd' 'add32_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5970 [3/7] (2.34ns)   --->   "%add32_25 = fadd i32 %add28_25, i32 %mul31_25" [3dHLS.cpp:47]   --->   Operation 5970 'fadd' 'add32_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5971 [3/7] (2.34ns)   --->   "%add32_26 = fadd i32 %add28_26, i32 %mul31_26" [3dHLS.cpp:47]   --->   Operation 5971 'fadd' 'add32_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5972 [3/7] (2.34ns)   --->   "%add32_27 = fadd i32 %add28_27, i32 %mul31_27" [3dHLS.cpp:47]   --->   Operation 5972 'fadd' 'add32_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5973 [3/7] (2.34ns)   --->   "%add32_28 = fadd i32 %add28_28, i32 %mul31_28" [3dHLS.cpp:47]   --->   Operation 5973 'fadd' 'add32_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5974 [3/7] (2.34ns)   --->   "%add32_29 = fadd i32 %add28_29, i32 %mul31_29" [3dHLS.cpp:47]   --->   Operation 5974 'fadd' 'add32_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5975 [3/7] (2.34ns)   --->   "%add32_30 = fadd i32 %add28_30, i32 %mul31_30" [3dHLS.cpp:47]   --->   Operation 5975 'fadd' 'add32_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5976 [4/7] (2.34ns)   --->   "%add32_31 = fadd i32 %add28_31, i32 %mul31_31" [3dHLS.cpp:47]   --->   Operation 5976 'fadd' 'add32_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5977 [4/7] (2.34ns)   --->   "%add32_32 = fadd i32 %add28_32, i32 %mul31_32" [3dHLS.cpp:47]   --->   Operation 5977 'fadd' 'add32_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5978 [4/7] (2.34ns)   --->   "%add32_33 = fadd i32 %add28_33, i32 %mul31_33" [3dHLS.cpp:47]   --->   Operation 5978 'fadd' 'add32_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5979 [4/7] (2.34ns)   --->   "%add32_34 = fadd i32 %add28_34, i32 %mul31_34" [3dHLS.cpp:47]   --->   Operation 5979 'fadd' 'add32_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5980 [4/7] (2.34ns)   --->   "%add32_35 = fadd i32 %add28_35, i32 %mul31_35" [3dHLS.cpp:47]   --->   Operation 5980 'fadd' 'add32_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5981 [4/7] (2.34ns)   --->   "%add32_36 = fadd i32 %add28_36, i32 %mul31_36" [3dHLS.cpp:47]   --->   Operation 5981 'fadd' 'add32_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5982 [4/7] (2.34ns)   --->   "%add32_37 = fadd i32 %add28_37, i32 %mul31_37" [3dHLS.cpp:47]   --->   Operation 5982 'fadd' 'add32_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5983 [4/7] (2.34ns)   --->   "%add32_38 = fadd i32 %add28_38, i32 %mul31_38" [3dHLS.cpp:47]   --->   Operation 5983 'fadd' 'add32_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5984 [4/7] (2.34ns)   --->   "%add32_39 = fadd i32 %add28_39, i32 %mul31_39" [3dHLS.cpp:47]   --->   Operation 5984 'fadd' 'add32_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5985 [4/7] (2.34ns)   --->   "%add32_40 = fadd i32 %add28_40, i32 %mul31_40" [3dHLS.cpp:47]   --->   Operation 5985 'fadd' 'add32_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5986 [4/7] (2.34ns)   --->   "%add32_41 = fadd i32 %add28_41, i32 %mul31_41" [3dHLS.cpp:47]   --->   Operation 5986 'fadd' 'add32_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5987 [4/7] (2.34ns)   --->   "%add32_42 = fadd i32 %add28_42, i32 %mul31_42" [3dHLS.cpp:47]   --->   Operation 5987 'fadd' 'add32_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5988 [4/7] (2.34ns)   --->   "%add32_43 = fadd i32 %add28_43, i32 %mul31_43" [3dHLS.cpp:47]   --->   Operation 5988 'fadd' 'add32_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5989 [4/7] (2.34ns)   --->   "%add32_44 = fadd i32 %add28_44, i32 %mul31_44" [3dHLS.cpp:47]   --->   Operation 5989 'fadd' 'add32_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5990 [4/7] (2.34ns)   --->   "%add32_45 = fadd i32 %add28_45, i32 %mul31_45" [3dHLS.cpp:47]   --->   Operation 5990 'fadd' 'add32_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5991 [4/7] (2.34ns)   --->   "%add32_46 = fadd i32 %add28_46, i32 %mul31_46" [3dHLS.cpp:47]   --->   Operation 5991 'fadd' 'add32_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5992 [5/7] (2.34ns)   --->   "%add32_47 = fadd i32 %add28_47, i32 %mul31_47" [3dHLS.cpp:47]   --->   Operation 5992 'fadd' 'add32_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5993 [5/7] (2.34ns)   --->   "%add32_48 = fadd i32 %add28_48, i32 %mul31_48" [3dHLS.cpp:47]   --->   Operation 5993 'fadd' 'add32_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5994 [5/7] (2.34ns)   --->   "%add32_49 = fadd i32 %add28_49, i32 %mul31_49" [3dHLS.cpp:47]   --->   Operation 5994 'fadd' 'add32_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5995 [5/7] (2.34ns)   --->   "%add32_50 = fadd i32 %add28_50, i32 %mul31_50" [3dHLS.cpp:47]   --->   Operation 5995 'fadd' 'add32_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5996 [5/7] (2.34ns)   --->   "%add32_51 = fadd i32 %add28_51, i32 %mul31_51" [3dHLS.cpp:47]   --->   Operation 5996 'fadd' 'add32_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5997 [5/7] (2.34ns)   --->   "%add32_52 = fadd i32 %add28_52, i32 %mul31_52" [3dHLS.cpp:47]   --->   Operation 5997 'fadd' 'add32_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5998 [5/7] (2.34ns)   --->   "%add32_53 = fadd i32 %add28_53, i32 %mul31_53" [3dHLS.cpp:47]   --->   Operation 5998 'fadd' 'add32_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5999 [5/7] (2.34ns)   --->   "%add32_54 = fadd i32 %add28_54, i32 %mul31_54" [3dHLS.cpp:47]   --->   Operation 5999 'fadd' 'add32_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6000 [5/7] (2.34ns)   --->   "%add32_55 = fadd i32 %add28_55, i32 %mul31_55" [3dHLS.cpp:47]   --->   Operation 6000 'fadd' 'add32_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6001 [5/7] (2.34ns)   --->   "%add32_56 = fadd i32 %add28_56, i32 %mul31_56" [3dHLS.cpp:47]   --->   Operation 6001 'fadd' 'add32_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6002 [5/7] (2.34ns)   --->   "%add32_57 = fadd i32 %add28_57, i32 %mul31_57" [3dHLS.cpp:47]   --->   Operation 6002 'fadd' 'add32_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6003 [5/7] (2.34ns)   --->   "%add32_58 = fadd i32 %add28_58, i32 %mul31_58" [3dHLS.cpp:47]   --->   Operation 6003 'fadd' 'add32_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6004 [5/7] (2.34ns)   --->   "%add32_59 = fadd i32 %add28_59, i32 %mul31_59" [3dHLS.cpp:47]   --->   Operation 6004 'fadd' 'add32_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6005 [5/7] (2.34ns)   --->   "%add32_60 = fadd i32 %add28_60, i32 %mul31_60" [3dHLS.cpp:47]   --->   Operation 6005 'fadd' 'add32_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6006 [5/7] (2.34ns)   --->   "%add32_61 = fadd i32 %add28_61, i32 %mul31_61" [3dHLS.cpp:47]   --->   Operation 6006 'fadd' 'add32_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6007 [5/7] (2.34ns)   --->   "%add32_62 = fadd i32 %add28_62, i32 %mul31_62" [3dHLS.cpp:47]   --->   Operation 6007 'fadd' 'add32_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.34>
ST_53 : Operation 6008 [1/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul6" [3dHLS.cpp:47]   --->   Operation 6008 'fadd' 'add5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6009 [1/7] (2.34ns)   --->   "%add32_1 = fadd i32 %add28_1, i32 %mul31_1" [3dHLS.cpp:47]   --->   Operation 6009 'fadd' 'add32_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6010 [1/7] (2.34ns)   --->   "%add32_2 = fadd i32 %add28_2, i32 %mul31_2" [3dHLS.cpp:47]   --->   Operation 6010 'fadd' 'add32_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6011 [1/7] (2.34ns)   --->   "%add32_3 = fadd i32 %add28_3, i32 %mul31_3" [3dHLS.cpp:47]   --->   Operation 6011 'fadd' 'add32_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6012 [1/7] (2.34ns)   --->   "%add32_4 = fadd i32 %add28_4, i32 %mul31_4" [3dHLS.cpp:47]   --->   Operation 6012 'fadd' 'add32_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6013 [1/7] (2.34ns)   --->   "%add32_5 = fadd i32 %add28_5, i32 %mul31_5" [3dHLS.cpp:47]   --->   Operation 6013 'fadd' 'add32_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6014 [1/7] (2.34ns)   --->   "%add32_6 = fadd i32 %add28_6, i32 %mul31_6" [3dHLS.cpp:47]   --->   Operation 6014 'fadd' 'add32_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6015 [1/7] (2.34ns)   --->   "%add32_7 = fadd i32 %add28_7, i32 %mul31_7" [3dHLS.cpp:47]   --->   Operation 6015 'fadd' 'add32_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6016 [1/7] (2.34ns)   --->   "%add32_8 = fadd i32 %add28_8, i32 %mul31_8" [3dHLS.cpp:47]   --->   Operation 6016 'fadd' 'add32_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6017 [1/7] (2.34ns)   --->   "%add32_9 = fadd i32 %add28_9, i32 %mul31_9" [3dHLS.cpp:47]   --->   Operation 6017 'fadd' 'add32_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6018 [1/7] (2.34ns)   --->   "%add32_s = fadd i32 %add28_s, i32 %mul31_s" [3dHLS.cpp:47]   --->   Operation 6018 'fadd' 'add32_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6019 [1/7] (2.34ns)   --->   "%add32_10 = fadd i32 %add28_10, i32 %mul31_10" [3dHLS.cpp:47]   --->   Operation 6019 'fadd' 'add32_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6020 [1/7] (2.34ns)   --->   "%add32_11 = fadd i32 %add28_11, i32 %mul31_11" [3dHLS.cpp:47]   --->   Operation 6020 'fadd' 'add32_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6021 [1/7] (2.34ns)   --->   "%add32_12 = fadd i32 %add28_12, i32 %mul31_12" [3dHLS.cpp:47]   --->   Operation 6021 'fadd' 'add32_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6022 [1/7] (2.34ns)   --->   "%add32_13 = fadd i32 %add28_13, i32 %mul31_13" [3dHLS.cpp:47]   --->   Operation 6022 'fadd' 'add32_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6023 [1/7] (2.34ns)   --->   "%add32_14 = fadd i32 %add28_14, i32 %mul31_14" [3dHLS.cpp:47]   --->   Operation 6023 'fadd' 'add32_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6024 [2/7] (2.34ns)   --->   "%add32_15 = fadd i32 %add28_15, i32 %mul31_15" [3dHLS.cpp:47]   --->   Operation 6024 'fadd' 'add32_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6025 [2/7] (2.34ns)   --->   "%add32_16 = fadd i32 %add28_16, i32 %mul31_16" [3dHLS.cpp:47]   --->   Operation 6025 'fadd' 'add32_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6026 [2/7] (2.34ns)   --->   "%add32_17 = fadd i32 %add28_17, i32 %mul31_17" [3dHLS.cpp:47]   --->   Operation 6026 'fadd' 'add32_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6027 [2/7] (2.34ns)   --->   "%add32_18 = fadd i32 %add28_18, i32 %mul31_18" [3dHLS.cpp:47]   --->   Operation 6027 'fadd' 'add32_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6028 [2/7] (2.34ns)   --->   "%add32_19 = fadd i32 %add28_19, i32 %mul31_19" [3dHLS.cpp:47]   --->   Operation 6028 'fadd' 'add32_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6029 [2/7] (2.34ns)   --->   "%add32_20 = fadd i32 %add28_20, i32 %mul31_20" [3dHLS.cpp:47]   --->   Operation 6029 'fadd' 'add32_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6030 [2/7] (2.34ns)   --->   "%add32_21 = fadd i32 %add28_21, i32 %mul31_21" [3dHLS.cpp:47]   --->   Operation 6030 'fadd' 'add32_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6031 [2/7] (2.34ns)   --->   "%add32_22 = fadd i32 %add28_22, i32 %mul31_22" [3dHLS.cpp:47]   --->   Operation 6031 'fadd' 'add32_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6032 [2/7] (2.34ns)   --->   "%add32_23 = fadd i32 %add28_23, i32 %mul31_23" [3dHLS.cpp:47]   --->   Operation 6032 'fadd' 'add32_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6033 [2/7] (2.34ns)   --->   "%add32_24 = fadd i32 %add28_24, i32 %mul31_24" [3dHLS.cpp:47]   --->   Operation 6033 'fadd' 'add32_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6034 [2/7] (2.34ns)   --->   "%add32_25 = fadd i32 %add28_25, i32 %mul31_25" [3dHLS.cpp:47]   --->   Operation 6034 'fadd' 'add32_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6035 [2/7] (2.34ns)   --->   "%add32_26 = fadd i32 %add28_26, i32 %mul31_26" [3dHLS.cpp:47]   --->   Operation 6035 'fadd' 'add32_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6036 [2/7] (2.34ns)   --->   "%add32_27 = fadd i32 %add28_27, i32 %mul31_27" [3dHLS.cpp:47]   --->   Operation 6036 'fadd' 'add32_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6037 [2/7] (2.34ns)   --->   "%add32_28 = fadd i32 %add28_28, i32 %mul31_28" [3dHLS.cpp:47]   --->   Operation 6037 'fadd' 'add32_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6038 [2/7] (2.34ns)   --->   "%add32_29 = fadd i32 %add28_29, i32 %mul31_29" [3dHLS.cpp:47]   --->   Operation 6038 'fadd' 'add32_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6039 [2/7] (2.34ns)   --->   "%add32_30 = fadd i32 %add28_30, i32 %mul31_30" [3dHLS.cpp:47]   --->   Operation 6039 'fadd' 'add32_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6040 [3/7] (2.34ns)   --->   "%add32_31 = fadd i32 %add28_31, i32 %mul31_31" [3dHLS.cpp:47]   --->   Operation 6040 'fadd' 'add32_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6041 [3/7] (2.34ns)   --->   "%add32_32 = fadd i32 %add28_32, i32 %mul31_32" [3dHLS.cpp:47]   --->   Operation 6041 'fadd' 'add32_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6042 [3/7] (2.34ns)   --->   "%add32_33 = fadd i32 %add28_33, i32 %mul31_33" [3dHLS.cpp:47]   --->   Operation 6042 'fadd' 'add32_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6043 [3/7] (2.34ns)   --->   "%add32_34 = fadd i32 %add28_34, i32 %mul31_34" [3dHLS.cpp:47]   --->   Operation 6043 'fadd' 'add32_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6044 [3/7] (2.34ns)   --->   "%add32_35 = fadd i32 %add28_35, i32 %mul31_35" [3dHLS.cpp:47]   --->   Operation 6044 'fadd' 'add32_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6045 [3/7] (2.34ns)   --->   "%add32_36 = fadd i32 %add28_36, i32 %mul31_36" [3dHLS.cpp:47]   --->   Operation 6045 'fadd' 'add32_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6046 [3/7] (2.34ns)   --->   "%add32_37 = fadd i32 %add28_37, i32 %mul31_37" [3dHLS.cpp:47]   --->   Operation 6046 'fadd' 'add32_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6047 [3/7] (2.34ns)   --->   "%add32_38 = fadd i32 %add28_38, i32 %mul31_38" [3dHLS.cpp:47]   --->   Operation 6047 'fadd' 'add32_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6048 [3/7] (2.34ns)   --->   "%add32_39 = fadd i32 %add28_39, i32 %mul31_39" [3dHLS.cpp:47]   --->   Operation 6048 'fadd' 'add32_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6049 [3/7] (2.34ns)   --->   "%add32_40 = fadd i32 %add28_40, i32 %mul31_40" [3dHLS.cpp:47]   --->   Operation 6049 'fadd' 'add32_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6050 [3/7] (2.34ns)   --->   "%add32_41 = fadd i32 %add28_41, i32 %mul31_41" [3dHLS.cpp:47]   --->   Operation 6050 'fadd' 'add32_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6051 [3/7] (2.34ns)   --->   "%add32_42 = fadd i32 %add28_42, i32 %mul31_42" [3dHLS.cpp:47]   --->   Operation 6051 'fadd' 'add32_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6052 [3/7] (2.34ns)   --->   "%add32_43 = fadd i32 %add28_43, i32 %mul31_43" [3dHLS.cpp:47]   --->   Operation 6052 'fadd' 'add32_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6053 [3/7] (2.34ns)   --->   "%add32_44 = fadd i32 %add28_44, i32 %mul31_44" [3dHLS.cpp:47]   --->   Operation 6053 'fadd' 'add32_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6054 [3/7] (2.34ns)   --->   "%add32_45 = fadd i32 %add28_45, i32 %mul31_45" [3dHLS.cpp:47]   --->   Operation 6054 'fadd' 'add32_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6055 [3/7] (2.34ns)   --->   "%add32_46 = fadd i32 %add28_46, i32 %mul31_46" [3dHLS.cpp:47]   --->   Operation 6055 'fadd' 'add32_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6056 [4/7] (2.34ns)   --->   "%add32_47 = fadd i32 %add28_47, i32 %mul31_47" [3dHLS.cpp:47]   --->   Operation 6056 'fadd' 'add32_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6057 [4/7] (2.34ns)   --->   "%add32_48 = fadd i32 %add28_48, i32 %mul31_48" [3dHLS.cpp:47]   --->   Operation 6057 'fadd' 'add32_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6058 [4/7] (2.34ns)   --->   "%add32_49 = fadd i32 %add28_49, i32 %mul31_49" [3dHLS.cpp:47]   --->   Operation 6058 'fadd' 'add32_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6059 [4/7] (2.34ns)   --->   "%add32_50 = fadd i32 %add28_50, i32 %mul31_50" [3dHLS.cpp:47]   --->   Operation 6059 'fadd' 'add32_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6060 [4/7] (2.34ns)   --->   "%add32_51 = fadd i32 %add28_51, i32 %mul31_51" [3dHLS.cpp:47]   --->   Operation 6060 'fadd' 'add32_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6061 [4/7] (2.34ns)   --->   "%add32_52 = fadd i32 %add28_52, i32 %mul31_52" [3dHLS.cpp:47]   --->   Operation 6061 'fadd' 'add32_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6062 [4/7] (2.34ns)   --->   "%add32_53 = fadd i32 %add28_53, i32 %mul31_53" [3dHLS.cpp:47]   --->   Operation 6062 'fadd' 'add32_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6063 [4/7] (2.34ns)   --->   "%add32_54 = fadd i32 %add28_54, i32 %mul31_54" [3dHLS.cpp:47]   --->   Operation 6063 'fadd' 'add32_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6064 [4/7] (2.34ns)   --->   "%add32_55 = fadd i32 %add28_55, i32 %mul31_55" [3dHLS.cpp:47]   --->   Operation 6064 'fadd' 'add32_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6065 [4/7] (2.34ns)   --->   "%add32_56 = fadd i32 %add28_56, i32 %mul31_56" [3dHLS.cpp:47]   --->   Operation 6065 'fadd' 'add32_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6066 [4/7] (2.34ns)   --->   "%add32_57 = fadd i32 %add28_57, i32 %mul31_57" [3dHLS.cpp:47]   --->   Operation 6066 'fadd' 'add32_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6067 [4/7] (2.34ns)   --->   "%add32_58 = fadd i32 %add28_58, i32 %mul31_58" [3dHLS.cpp:47]   --->   Operation 6067 'fadd' 'add32_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6068 [4/7] (2.34ns)   --->   "%add32_59 = fadd i32 %add28_59, i32 %mul31_59" [3dHLS.cpp:47]   --->   Operation 6068 'fadd' 'add32_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6069 [4/7] (2.34ns)   --->   "%add32_60 = fadd i32 %add28_60, i32 %mul31_60" [3dHLS.cpp:47]   --->   Operation 6069 'fadd' 'add32_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6070 [4/7] (2.34ns)   --->   "%add32_61 = fadd i32 %add28_61, i32 %mul31_61" [3dHLS.cpp:47]   --->   Operation 6070 'fadd' 'add32_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6071 [4/7] (2.34ns)   --->   "%add32_62 = fadd i32 %add28_62, i32 %mul31_62" [3dHLS.cpp:47]   --->   Operation 6071 'fadd' 'add32_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.34>
ST_54 : Operation 6072 [7/7] (2.34ns)   --->   "%add6 = fadd i32 %add5, i32 %mul7" [3dHLS.cpp:47]   --->   Operation 6072 'fadd' 'add6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6073 [7/7] (2.34ns)   --->   "%add36_1 = fadd i32 %add32_1, i32 %mul35_1" [3dHLS.cpp:47]   --->   Operation 6073 'fadd' 'add36_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6074 [7/7] (2.34ns)   --->   "%add36_2 = fadd i32 %add32_2, i32 %mul35_2" [3dHLS.cpp:47]   --->   Operation 6074 'fadd' 'add36_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6075 [7/7] (2.34ns)   --->   "%add36_3 = fadd i32 %add32_3, i32 %mul35_3" [3dHLS.cpp:47]   --->   Operation 6075 'fadd' 'add36_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6076 [7/7] (2.34ns)   --->   "%add36_4 = fadd i32 %add32_4, i32 %mul35_4" [3dHLS.cpp:47]   --->   Operation 6076 'fadd' 'add36_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6077 [7/7] (2.34ns)   --->   "%add36_5 = fadd i32 %add32_5, i32 %mul35_5" [3dHLS.cpp:47]   --->   Operation 6077 'fadd' 'add36_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6078 [7/7] (2.34ns)   --->   "%add36_6 = fadd i32 %add32_6, i32 %mul35_6" [3dHLS.cpp:47]   --->   Operation 6078 'fadd' 'add36_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6079 [7/7] (2.34ns)   --->   "%add36_7 = fadd i32 %add32_7, i32 %mul35_7" [3dHLS.cpp:47]   --->   Operation 6079 'fadd' 'add36_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6080 [7/7] (2.34ns)   --->   "%add36_8 = fadd i32 %add32_8, i32 %mul35_8" [3dHLS.cpp:47]   --->   Operation 6080 'fadd' 'add36_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6081 [7/7] (2.34ns)   --->   "%add36_9 = fadd i32 %add32_9, i32 %mul35_9" [3dHLS.cpp:47]   --->   Operation 6081 'fadd' 'add36_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6082 [7/7] (2.34ns)   --->   "%add36_s = fadd i32 %add32_s, i32 %mul35_s" [3dHLS.cpp:47]   --->   Operation 6082 'fadd' 'add36_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6083 [7/7] (2.34ns)   --->   "%add36_10 = fadd i32 %add32_10, i32 %mul35_10" [3dHLS.cpp:47]   --->   Operation 6083 'fadd' 'add36_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6084 [7/7] (2.34ns)   --->   "%add36_11 = fadd i32 %add32_11, i32 %mul35_11" [3dHLS.cpp:47]   --->   Operation 6084 'fadd' 'add36_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6085 [7/7] (2.34ns)   --->   "%add36_12 = fadd i32 %add32_12, i32 %mul35_12" [3dHLS.cpp:47]   --->   Operation 6085 'fadd' 'add36_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6086 [7/7] (2.34ns)   --->   "%add36_13 = fadd i32 %add32_13, i32 %mul35_13" [3dHLS.cpp:47]   --->   Operation 6086 'fadd' 'add36_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6087 [7/7] (2.34ns)   --->   "%add36_14 = fadd i32 %add32_14, i32 %mul35_14" [3dHLS.cpp:47]   --->   Operation 6087 'fadd' 'add36_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6088 [1/7] (2.34ns)   --->   "%add32_15 = fadd i32 %add28_15, i32 %mul31_15" [3dHLS.cpp:47]   --->   Operation 6088 'fadd' 'add32_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6089 [1/7] (2.34ns)   --->   "%add32_16 = fadd i32 %add28_16, i32 %mul31_16" [3dHLS.cpp:47]   --->   Operation 6089 'fadd' 'add32_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6090 [1/7] (2.34ns)   --->   "%add32_17 = fadd i32 %add28_17, i32 %mul31_17" [3dHLS.cpp:47]   --->   Operation 6090 'fadd' 'add32_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6091 [1/7] (2.34ns)   --->   "%add32_18 = fadd i32 %add28_18, i32 %mul31_18" [3dHLS.cpp:47]   --->   Operation 6091 'fadd' 'add32_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6092 [1/7] (2.34ns)   --->   "%add32_19 = fadd i32 %add28_19, i32 %mul31_19" [3dHLS.cpp:47]   --->   Operation 6092 'fadd' 'add32_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6093 [1/7] (2.34ns)   --->   "%add32_20 = fadd i32 %add28_20, i32 %mul31_20" [3dHLS.cpp:47]   --->   Operation 6093 'fadd' 'add32_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6094 [1/7] (2.34ns)   --->   "%add32_21 = fadd i32 %add28_21, i32 %mul31_21" [3dHLS.cpp:47]   --->   Operation 6094 'fadd' 'add32_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6095 [1/7] (2.34ns)   --->   "%add32_22 = fadd i32 %add28_22, i32 %mul31_22" [3dHLS.cpp:47]   --->   Operation 6095 'fadd' 'add32_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6096 [1/7] (2.34ns)   --->   "%add32_23 = fadd i32 %add28_23, i32 %mul31_23" [3dHLS.cpp:47]   --->   Operation 6096 'fadd' 'add32_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6097 [1/7] (2.34ns)   --->   "%add32_24 = fadd i32 %add28_24, i32 %mul31_24" [3dHLS.cpp:47]   --->   Operation 6097 'fadd' 'add32_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6098 [1/7] (2.34ns)   --->   "%add32_25 = fadd i32 %add28_25, i32 %mul31_25" [3dHLS.cpp:47]   --->   Operation 6098 'fadd' 'add32_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6099 [1/7] (2.34ns)   --->   "%add32_26 = fadd i32 %add28_26, i32 %mul31_26" [3dHLS.cpp:47]   --->   Operation 6099 'fadd' 'add32_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6100 [1/7] (2.34ns)   --->   "%add32_27 = fadd i32 %add28_27, i32 %mul31_27" [3dHLS.cpp:47]   --->   Operation 6100 'fadd' 'add32_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6101 [1/7] (2.34ns)   --->   "%add32_28 = fadd i32 %add28_28, i32 %mul31_28" [3dHLS.cpp:47]   --->   Operation 6101 'fadd' 'add32_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6102 [1/7] (2.34ns)   --->   "%add32_29 = fadd i32 %add28_29, i32 %mul31_29" [3dHLS.cpp:47]   --->   Operation 6102 'fadd' 'add32_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6103 [1/7] (2.34ns)   --->   "%add32_30 = fadd i32 %add28_30, i32 %mul31_30" [3dHLS.cpp:47]   --->   Operation 6103 'fadd' 'add32_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6104 [2/7] (2.34ns)   --->   "%add32_31 = fadd i32 %add28_31, i32 %mul31_31" [3dHLS.cpp:47]   --->   Operation 6104 'fadd' 'add32_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6105 [2/7] (2.34ns)   --->   "%add32_32 = fadd i32 %add28_32, i32 %mul31_32" [3dHLS.cpp:47]   --->   Operation 6105 'fadd' 'add32_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6106 [2/7] (2.34ns)   --->   "%add32_33 = fadd i32 %add28_33, i32 %mul31_33" [3dHLS.cpp:47]   --->   Operation 6106 'fadd' 'add32_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6107 [2/7] (2.34ns)   --->   "%add32_34 = fadd i32 %add28_34, i32 %mul31_34" [3dHLS.cpp:47]   --->   Operation 6107 'fadd' 'add32_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6108 [2/7] (2.34ns)   --->   "%add32_35 = fadd i32 %add28_35, i32 %mul31_35" [3dHLS.cpp:47]   --->   Operation 6108 'fadd' 'add32_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6109 [2/7] (2.34ns)   --->   "%add32_36 = fadd i32 %add28_36, i32 %mul31_36" [3dHLS.cpp:47]   --->   Operation 6109 'fadd' 'add32_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6110 [2/7] (2.34ns)   --->   "%add32_37 = fadd i32 %add28_37, i32 %mul31_37" [3dHLS.cpp:47]   --->   Operation 6110 'fadd' 'add32_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6111 [2/7] (2.34ns)   --->   "%add32_38 = fadd i32 %add28_38, i32 %mul31_38" [3dHLS.cpp:47]   --->   Operation 6111 'fadd' 'add32_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6112 [2/7] (2.34ns)   --->   "%add32_39 = fadd i32 %add28_39, i32 %mul31_39" [3dHLS.cpp:47]   --->   Operation 6112 'fadd' 'add32_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6113 [2/7] (2.34ns)   --->   "%add32_40 = fadd i32 %add28_40, i32 %mul31_40" [3dHLS.cpp:47]   --->   Operation 6113 'fadd' 'add32_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6114 [2/7] (2.34ns)   --->   "%add32_41 = fadd i32 %add28_41, i32 %mul31_41" [3dHLS.cpp:47]   --->   Operation 6114 'fadd' 'add32_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6115 [2/7] (2.34ns)   --->   "%add32_42 = fadd i32 %add28_42, i32 %mul31_42" [3dHLS.cpp:47]   --->   Operation 6115 'fadd' 'add32_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6116 [2/7] (2.34ns)   --->   "%add32_43 = fadd i32 %add28_43, i32 %mul31_43" [3dHLS.cpp:47]   --->   Operation 6116 'fadd' 'add32_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6117 [2/7] (2.34ns)   --->   "%add32_44 = fadd i32 %add28_44, i32 %mul31_44" [3dHLS.cpp:47]   --->   Operation 6117 'fadd' 'add32_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6118 [2/7] (2.34ns)   --->   "%add32_45 = fadd i32 %add28_45, i32 %mul31_45" [3dHLS.cpp:47]   --->   Operation 6118 'fadd' 'add32_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6119 [2/7] (2.34ns)   --->   "%add32_46 = fadd i32 %add28_46, i32 %mul31_46" [3dHLS.cpp:47]   --->   Operation 6119 'fadd' 'add32_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6120 [3/7] (2.34ns)   --->   "%add32_47 = fadd i32 %add28_47, i32 %mul31_47" [3dHLS.cpp:47]   --->   Operation 6120 'fadd' 'add32_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6121 [3/7] (2.34ns)   --->   "%add32_48 = fadd i32 %add28_48, i32 %mul31_48" [3dHLS.cpp:47]   --->   Operation 6121 'fadd' 'add32_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6122 [3/7] (2.34ns)   --->   "%add32_49 = fadd i32 %add28_49, i32 %mul31_49" [3dHLS.cpp:47]   --->   Operation 6122 'fadd' 'add32_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6123 [3/7] (2.34ns)   --->   "%add32_50 = fadd i32 %add28_50, i32 %mul31_50" [3dHLS.cpp:47]   --->   Operation 6123 'fadd' 'add32_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6124 [3/7] (2.34ns)   --->   "%add32_51 = fadd i32 %add28_51, i32 %mul31_51" [3dHLS.cpp:47]   --->   Operation 6124 'fadd' 'add32_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6125 [3/7] (2.34ns)   --->   "%add32_52 = fadd i32 %add28_52, i32 %mul31_52" [3dHLS.cpp:47]   --->   Operation 6125 'fadd' 'add32_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6126 [3/7] (2.34ns)   --->   "%add32_53 = fadd i32 %add28_53, i32 %mul31_53" [3dHLS.cpp:47]   --->   Operation 6126 'fadd' 'add32_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6127 [3/7] (2.34ns)   --->   "%add32_54 = fadd i32 %add28_54, i32 %mul31_54" [3dHLS.cpp:47]   --->   Operation 6127 'fadd' 'add32_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6128 [3/7] (2.34ns)   --->   "%add32_55 = fadd i32 %add28_55, i32 %mul31_55" [3dHLS.cpp:47]   --->   Operation 6128 'fadd' 'add32_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6129 [3/7] (2.34ns)   --->   "%add32_56 = fadd i32 %add28_56, i32 %mul31_56" [3dHLS.cpp:47]   --->   Operation 6129 'fadd' 'add32_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6130 [3/7] (2.34ns)   --->   "%add32_57 = fadd i32 %add28_57, i32 %mul31_57" [3dHLS.cpp:47]   --->   Operation 6130 'fadd' 'add32_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6131 [3/7] (2.34ns)   --->   "%add32_58 = fadd i32 %add28_58, i32 %mul31_58" [3dHLS.cpp:47]   --->   Operation 6131 'fadd' 'add32_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6132 [3/7] (2.34ns)   --->   "%add32_59 = fadd i32 %add28_59, i32 %mul31_59" [3dHLS.cpp:47]   --->   Operation 6132 'fadd' 'add32_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6133 [3/7] (2.34ns)   --->   "%add32_60 = fadd i32 %add28_60, i32 %mul31_60" [3dHLS.cpp:47]   --->   Operation 6133 'fadd' 'add32_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6134 [3/7] (2.34ns)   --->   "%add32_61 = fadd i32 %add28_61, i32 %mul31_61" [3dHLS.cpp:47]   --->   Operation 6134 'fadd' 'add32_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6135 [3/7] (2.34ns)   --->   "%add32_62 = fadd i32 %add28_62, i32 %mul31_62" [3dHLS.cpp:47]   --->   Operation 6135 'fadd' 'add32_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.34>
ST_55 : Operation 6136 [6/7] (2.34ns)   --->   "%add6 = fadd i32 %add5, i32 %mul7" [3dHLS.cpp:47]   --->   Operation 6136 'fadd' 'add6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6137 [6/7] (2.34ns)   --->   "%add36_1 = fadd i32 %add32_1, i32 %mul35_1" [3dHLS.cpp:47]   --->   Operation 6137 'fadd' 'add36_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6138 [6/7] (2.34ns)   --->   "%add36_2 = fadd i32 %add32_2, i32 %mul35_2" [3dHLS.cpp:47]   --->   Operation 6138 'fadd' 'add36_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6139 [6/7] (2.34ns)   --->   "%add36_3 = fadd i32 %add32_3, i32 %mul35_3" [3dHLS.cpp:47]   --->   Operation 6139 'fadd' 'add36_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6140 [6/7] (2.34ns)   --->   "%add36_4 = fadd i32 %add32_4, i32 %mul35_4" [3dHLS.cpp:47]   --->   Operation 6140 'fadd' 'add36_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6141 [6/7] (2.34ns)   --->   "%add36_5 = fadd i32 %add32_5, i32 %mul35_5" [3dHLS.cpp:47]   --->   Operation 6141 'fadd' 'add36_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6142 [6/7] (2.34ns)   --->   "%add36_6 = fadd i32 %add32_6, i32 %mul35_6" [3dHLS.cpp:47]   --->   Operation 6142 'fadd' 'add36_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6143 [6/7] (2.34ns)   --->   "%add36_7 = fadd i32 %add32_7, i32 %mul35_7" [3dHLS.cpp:47]   --->   Operation 6143 'fadd' 'add36_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6144 [6/7] (2.34ns)   --->   "%add36_8 = fadd i32 %add32_8, i32 %mul35_8" [3dHLS.cpp:47]   --->   Operation 6144 'fadd' 'add36_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6145 [6/7] (2.34ns)   --->   "%add36_9 = fadd i32 %add32_9, i32 %mul35_9" [3dHLS.cpp:47]   --->   Operation 6145 'fadd' 'add36_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6146 [6/7] (2.34ns)   --->   "%add36_s = fadd i32 %add32_s, i32 %mul35_s" [3dHLS.cpp:47]   --->   Operation 6146 'fadd' 'add36_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6147 [6/7] (2.34ns)   --->   "%add36_10 = fadd i32 %add32_10, i32 %mul35_10" [3dHLS.cpp:47]   --->   Operation 6147 'fadd' 'add36_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6148 [6/7] (2.34ns)   --->   "%add36_11 = fadd i32 %add32_11, i32 %mul35_11" [3dHLS.cpp:47]   --->   Operation 6148 'fadd' 'add36_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6149 [6/7] (2.34ns)   --->   "%add36_12 = fadd i32 %add32_12, i32 %mul35_12" [3dHLS.cpp:47]   --->   Operation 6149 'fadd' 'add36_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6150 [6/7] (2.34ns)   --->   "%add36_13 = fadd i32 %add32_13, i32 %mul35_13" [3dHLS.cpp:47]   --->   Operation 6150 'fadd' 'add36_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6151 [6/7] (2.34ns)   --->   "%add36_14 = fadd i32 %add32_14, i32 %mul35_14" [3dHLS.cpp:47]   --->   Operation 6151 'fadd' 'add36_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6152 [7/7] (2.34ns)   --->   "%add36_15 = fadd i32 %add32_15, i32 %mul35_15" [3dHLS.cpp:47]   --->   Operation 6152 'fadd' 'add36_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6153 [7/7] (2.34ns)   --->   "%add36_16 = fadd i32 %add32_16, i32 %mul35_16" [3dHLS.cpp:47]   --->   Operation 6153 'fadd' 'add36_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6154 [7/7] (2.34ns)   --->   "%add36_17 = fadd i32 %add32_17, i32 %mul35_17" [3dHLS.cpp:47]   --->   Operation 6154 'fadd' 'add36_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6155 [7/7] (2.34ns)   --->   "%add36_18 = fadd i32 %add32_18, i32 %mul35_18" [3dHLS.cpp:47]   --->   Operation 6155 'fadd' 'add36_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6156 [7/7] (2.34ns)   --->   "%add36_19 = fadd i32 %add32_19, i32 %mul35_19" [3dHLS.cpp:47]   --->   Operation 6156 'fadd' 'add36_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6157 [7/7] (2.34ns)   --->   "%add36_20 = fadd i32 %add32_20, i32 %mul35_20" [3dHLS.cpp:47]   --->   Operation 6157 'fadd' 'add36_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6158 [7/7] (2.34ns)   --->   "%add36_21 = fadd i32 %add32_21, i32 %mul35_21" [3dHLS.cpp:47]   --->   Operation 6158 'fadd' 'add36_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6159 [7/7] (2.34ns)   --->   "%add36_22 = fadd i32 %add32_22, i32 %mul35_22" [3dHLS.cpp:47]   --->   Operation 6159 'fadd' 'add36_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6160 [7/7] (2.34ns)   --->   "%add36_23 = fadd i32 %add32_23, i32 %mul35_23" [3dHLS.cpp:47]   --->   Operation 6160 'fadd' 'add36_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6161 [7/7] (2.34ns)   --->   "%add36_24 = fadd i32 %add32_24, i32 %mul35_24" [3dHLS.cpp:47]   --->   Operation 6161 'fadd' 'add36_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6162 [7/7] (2.34ns)   --->   "%add36_25 = fadd i32 %add32_25, i32 %mul35_25" [3dHLS.cpp:47]   --->   Operation 6162 'fadd' 'add36_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6163 [7/7] (2.34ns)   --->   "%add36_26 = fadd i32 %add32_26, i32 %mul35_26" [3dHLS.cpp:47]   --->   Operation 6163 'fadd' 'add36_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6164 [7/7] (2.34ns)   --->   "%add36_27 = fadd i32 %add32_27, i32 %mul35_27" [3dHLS.cpp:47]   --->   Operation 6164 'fadd' 'add36_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6165 [7/7] (2.34ns)   --->   "%add36_28 = fadd i32 %add32_28, i32 %mul35_28" [3dHLS.cpp:47]   --->   Operation 6165 'fadd' 'add36_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6166 [7/7] (2.34ns)   --->   "%add36_29 = fadd i32 %add32_29, i32 %mul35_29" [3dHLS.cpp:47]   --->   Operation 6166 'fadd' 'add36_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6167 [7/7] (2.34ns)   --->   "%add36_30 = fadd i32 %add32_30, i32 %mul35_30" [3dHLS.cpp:47]   --->   Operation 6167 'fadd' 'add36_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6168 [1/7] (2.34ns)   --->   "%add32_31 = fadd i32 %add28_31, i32 %mul31_31" [3dHLS.cpp:47]   --->   Operation 6168 'fadd' 'add32_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6169 [1/7] (2.34ns)   --->   "%add32_32 = fadd i32 %add28_32, i32 %mul31_32" [3dHLS.cpp:47]   --->   Operation 6169 'fadd' 'add32_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6170 [1/7] (2.34ns)   --->   "%add32_33 = fadd i32 %add28_33, i32 %mul31_33" [3dHLS.cpp:47]   --->   Operation 6170 'fadd' 'add32_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6171 [1/7] (2.34ns)   --->   "%add32_34 = fadd i32 %add28_34, i32 %mul31_34" [3dHLS.cpp:47]   --->   Operation 6171 'fadd' 'add32_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6172 [1/7] (2.34ns)   --->   "%add32_35 = fadd i32 %add28_35, i32 %mul31_35" [3dHLS.cpp:47]   --->   Operation 6172 'fadd' 'add32_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6173 [1/7] (2.34ns)   --->   "%add32_36 = fadd i32 %add28_36, i32 %mul31_36" [3dHLS.cpp:47]   --->   Operation 6173 'fadd' 'add32_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6174 [1/7] (2.34ns)   --->   "%add32_37 = fadd i32 %add28_37, i32 %mul31_37" [3dHLS.cpp:47]   --->   Operation 6174 'fadd' 'add32_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6175 [1/7] (2.34ns)   --->   "%add32_38 = fadd i32 %add28_38, i32 %mul31_38" [3dHLS.cpp:47]   --->   Operation 6175 'fadd' 'add32_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6176 [1/7] (2.34ns)   --->   "%add32_39 = fadd i32 %add28_39, i32 %mul31_39" [3dHLS.cpp:47]   --->   Operation 6176 'fadd' 'add32_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6177 [1/7] (2.34ns)   --->   "%add32_40 = fadd i32 %add28_40, i32 %mul31_40" [3dHLS.cpp:47]   --->   Operation 6177 'fadd' 'add32_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6178 [1/7] (2.34ns)   --->   "%add32_41 = fadd i32 %add28_41, i32 %mul31_41" [3dHLS.cpp:47]   --->   Operation 6178 'fadd' 'add32_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6179 [1/7] (2.34ns)   --->   "%add32_42 = fadd i32 %add28_42, i32 %mul31_42" [3dHLS.cpp:47]   --->   Operation 6179 'fadd' 'add32_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6180 [1/7] (2.34ns)   --->   "%add32_43 = fadd i32 %add28_43, i32 %mul31_43" [3dHLS.cpp:47]   --->   Operation 6180 'fadd' 'add32_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6181 [1/7] (2.34ns)   --->   "%add32_44 = fadd i32 %add28_44, i32 %mul31_44" [3dHLS.cpp:47]   --->   Operation 6181 'fadd' 'add32_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6182 [1/7] (2.34ns)   --->   "%add32_45 = fadd i32 %add28_45, i32 %mul31_45" [3dHLS.cpp:47]   --->   Operation 6182 'fadd' 'add32_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6183 [1/7] (2.34ns)   --->   "%add32_46 = fadd i32 %add28_46, i32 %mul31_46" [3dHLS.cpp:47]   --->   Operation 6183 'fadd' 'add32_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6184 [2/7] (2.34ns)   --->   "%add32_47 = fadd i32 %add28_47, i32 %mul31_47" [3dHLS.cpp:47]   --->   Operation 6184 'fadd' 'add32_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6185 [2/7] (2.34ns)   --->   "%add32_48 = fadd i32 %add28_48, i32 %mul31_48" [3dHLS.cpp:47]   --->   Operation 6185 'fadd' 'add32_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6186 [2/7] (2.34ns)   --->   "%add32_49 = fadd i32 %add28_49, i32 %mul31_49" [3dHLS.cpp:47]   --->   Operation 6186 'fadd' 'add32_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6187 [2/7] (2.34ns)   --->   "%add32_50 = fadd i32 %add28_50, i32 %mul31_50" [3dHLS.cpp:47]   --->   Operation 6187 'fadd' 'add32_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6188 [2/7] (2.34ns)   --->   "%add32_51 = fadd i32 %add28_51, i32 %mul31_51" [3dHLS.cpp:47]   --->   Operation 6188 'fadd' 'add32_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6189 [2/7] (2.34ns)   --->   "%add32_52 = fadd i32 %add28_52, i32 %mul31_52" [3dHLS.cpp:47]   --->   Operation 6189 'fadd' 'add32_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6190 [2/7] (2.34ns)   --->   "%add32_53 = fadd i32 %add28_53, i32 %mul31_53" [3dHLS.cpp:47]   --->   Operation 6190 'fadd' 'add32_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6191 [2/7] (2.34ns)   --->   "%add32_54 = fadd i32 %add28_54, i32 %mul31_54" [3dHLS.cpp:47]   --->   Operation 6191 'fadd' 'add32_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6192 [2/7] (2.34ns)   --->   "%add32_55 = fadd i32 %add28_55, i32 %mul31_55" [3dHLS.cpp:47]   --->   Operation 6192 'fadd' 'add32_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6193 [2/7] (2.34ns)   --->   "%add32_56 = fadd i32 %add28_56, i32 %mul31_56" [3dHLS.cpp:47]   --->   Operation 6193 'fadd' 'add32_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6194 [2/7] (2.34ns)   --->   "%add32_57 = fadd i32 %add28_57, i32 %mul31_57" [3dHLS.cpp:47]   --->   Operation 6194 'fadd' 'add32_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6195 [2/7] (2.34ns)   --->   "%add32_58 = fadd i32 %add28_58, i32 %mul31_58" [3dHLS.cpp:47]   --->   Operation 6195 'fadd' 'add32_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6196 [2/7] (2.34ns)   --->   "%add32_59 = fadd i32 %add28_59, i32 %mul31_59" [3dHLS.cpp:47]   --->   Operation 6196 'fadd' 'add32_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6197 [2/7] (2.34ns)   --->   "%add32_60 = fadd i32 %add28_60, i32 %mul31_60" [3dHLS.cpp:47]   --->   Operation 6197 'fadd' 'add32_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6198 [2/7] (2.34ns)   --->   "%add32_61 = fadd i32 %add28_61, i32 %mul31_61" [3dHLS.cpp:47]   --->   Operation 6198 'fadd' 'add32_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6199 [2/7] (2.34ns)   --->   "%add32_62 = fadd i32 %add28_62, i32 %mul31_62" [3dHLS.cpp:47]   --->   Operation 6199 'fadd' 'add32_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.34>
ST_56 : Operation 6200 [5/7] (2.34ns)   --->   "%add6 = fadd i32 %add5, i32 %mul7" [3dHLS.cpp:47]   --->   Operation 6200 'fadd' 'add6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6201 [5/7] (2.34ns)   --->   "%add36_1 = fadd i32 %add32_1, i32 %mul35_1" [3dHLS.cpp:47]   --->   Operation 6201 'fadd' 'add36_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6202 [5/7] (2.34ns)   --->   "%add36_2 = fadd i32 %add32_2, i32 %mul35_2" [3dHLS.cpp:47]   --->   Operation 6202 'fadd' 'add36_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6203 [5/7] (2.34ns)   --->   "%add36_3 = fadd i32 %add32_3, i32 %mul35_3" [3dHLS.cpp:47]   --->   Operation 6203 'fadd' 'add36_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6204 [5/7] (2.34ns)   --->   "%add36_4 = fadd i32 %add32_4, i32 %mul35_4" [3dHLS.cpp:47]   --->   Operation 6204 'fadd' 'add36_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6205 [5/7] (2.34ns)   --->   "%add36_5 = fadd i32 %add32_5, i32 %mul35_5" [3dHLS.cpp:47]   --->   Operation 6205 'fadd' 'add36_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6206 [5/7] (2.34ns)   --->   "%add36_6 = fadd i32 %add32_6, i32 %mul35_6" [3dHLS.cpp:47]   --->   Operation 6206 'fadd' 'add36_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6207 [5/7] (2.34ns)   --->   "%add36_7 = fadd i32 %add32_7, i32 %mul35_7" [3dHLS.cpp:47]   --->   Operation 6207 'fadd' 'add36_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6208 [5/7] (2.34ns)   --->   "%add36_8 = fadd i32 %add32_8, i32 %mul35_8" [3dHLS.cpp:47]   --->   Operation 6208 'fadd' 'add36_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6209 [5/7] (2.34ns)   --->   "%add36_9 = fadd i32 %add32_9, i32 %mul35_9" [3dHLS.cpp:47]   --->   Operation 6209 'fadd' 'add36_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6210 [5/7] (2.34ns)   --->   "%add36_s = fadd i32 %add32_s, i32 %mul35_s" [3dHLS.cpp:47]   --->   Operation 6210 'fadd' 'add36_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6211 [5/7] (2.34ns)   --->   "%add36_10 = fadd i32 %add32_10, i32 %mul35_10" [3dHLS.cpp:47]   --->   Operation 6211 'fadd' 'add36_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6212 [5/7] (2.34ns)   --->   "%add36_11 = fadd i32 %add32_11, i32 %mul35_11" [3dHLS.cpp:47]   --->   Operation 6212 'fadd' 'add36_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6213 [5/7] (2.34ns)   --->   "%add36_12 = fadd i32 %add32_12, i32 %mul35_12" [3dHLS.cpp:47]   --->   Operation 6213 'fadd' 'add36_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6214 [5/7] (2.34ns)   --->   "%add36_13 = fadd i32 %add32_13, i32 %mul35_13" [3dHLS.cpp:47]   --->   Operation 6214 'fadd' 'add36_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6215 [5/7] (2.34ns)   --->   "%add36_14 = fadd i32 %add32_14, i32 %mul35_14" [3dHLS.cpp:47]   --->   Operation 6215 'fadd' 'add36_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6216 [6/7] (2.34ns)   --->   "%add36_15 = fadd i32 %add32_15, i32 %mul35_15" [3dHLS.cpp:47]   --->   Operation 6216 'fadd' 'add36_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6217 [6/7] (2.34ns)   --->   "%add36_16 = fadd i32 %add32_16, i32 %mul35_16" [3dHLS.cpp:47]   --->   Operation 6217 'fadd' 'add36_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6218 [6/7] (2.34ns)   --->   "%add36_17 = fadd i32 %add32_17, i32 %mul35_17" [3dHLS.cpp:47]   --->   Operation 6218 'fadd' 'add36_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6219 [6/7] (2.34ns)   --->   "%add36_18 = fadd i32 %add32_18, i32 %mul35_18" [3dHLS.cpp:47]   --->   Operation 6219 'fadd' 'add36_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6220 [6/7] (2.34ns)   --->   "%add36_19 = fadd i32 %add32_19, i32 %mul35_19" [3dHLS.cpp:47]   --->   Operation 6220 'fadd' 'add36_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6221 [6/7] (2.34ns)   --->   "%add36_20 = fadd i32 %add32_20, i32 %mul35_20" [3dHLS.cpp:47]   --->   Operation 6221 'fadd' 'add36_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6222 [6/7] (2.34ns)   --->   "%add36_21 = fadd i32 %add32_21, i32 %mul35_21" [3dHLS.cpp:47]   --->   Operation 6222 'fadd' 'add36_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6223 [6/7] (2.34ns)   --->   "%add36_22 = fadd i32 %add32_22, i32 %mul35_22" [3dHLS.cpp:47]   --->   Operation 6223 'fadd' 'add36_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6224 [6/7] (2.34ns)   --->   "%add36_23 = fadd i32 %add32_23, i32 %mul35_23" [3dHLS.cpp:47]   --->   Operation 6224 'fadd' 'add36_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6225 [6/7] (2.34ns)   --->   "%add36_24 = fadd i32 %add32_24, i32 %mul35_24" [3dHLS.cpp:47]   --->   Operation 6225 'fadd' 'add36_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6226 [6/7] (2.34ns)   --->   "%add36_25 = fadd i32 %add32_25, i32 %mul35_25" [3dHLS.cpp:47]   --->   Operation 6226 'fadd' 'add36_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6227 [6/7] (2.34ns)   --->   "%add36_26 = fadd i32 %add32_26, i32 %mul35_26" [3dHLS.cpp:47]   --->   Operation 6227 'fadd' 'add36_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6228 [6/7] (2.34ns)   --->   "%add36_27 = fadd i32 %add32_27, i32 %mul35_27" [3dHLS.cpp:47]   --->   Operation 6228 'fadd' 'add36_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6229 [6/7] (2.34ns)   --->   "%add36_28 = fadd i32 %add32_28, i32 %mul35_28" [3dHLS.cpp:47]   --->   Operation 6229 'fadd' 'add36_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6230 [6/7] (2.34ns)   --->   "%add36_29 = fadd i32 %add32_29, i32 %mul35_29" [3dHLS.cpp:47]   --->   Operation 6230 'fadd' 'add36_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6231 [6/7] (2.34ns)   --->   "%add36_30 = fadd i32 %add32_30, i32 %mul35_30" [3dHLS.cpp:47]   --->   Operation 6231 'fadd' 'add36_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6232 [7/7] (2.34ns)   --->   "%add36_31 = fadd i32 %add32_31, i32 %mul35_31" [3dHLS.cpp:47]   --->   Operation 6232 'fadd' 'add36_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6233 [7/7] (2.34ns)   --->   "%add36_32 = fadd i32 %add32_32, i32 %mul35_32" [3dHLS.cpp:47]   --->   Operation 6233 'fadd' 'add36_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6234 [7/7] (2.34ns)   --->   "%add36_33 = fadd i32 %add32_33, i32 %mul35_33" [3dHLS.cpp:47]   --->   Operation 6234 'fadd' 'add36_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6235 [7/7] (2.34ns)   --->   "%add36_34 = fadd i32 %add32_34, i32 %mul35_34" [3dHLS.cpp:47]   --->   Operation 6235 'fadd' 'add36_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6236 [7/7] (2.34ns)   --->   "%add36_35 = fadd i32 %add32_35, i32 %mul35_35" [3dHLS.cpp:47]   --->   Operation 6236 'fadd' 'add36_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6237 [7/7] (2.34ns)   --->   "%add36_36 = fadd i32 %add32_36, i32 %mul35_36" [3dHLS.cpp:47]   --->   Operation 6237 'fadd' 'add36_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6238 [7/7] (2.34ns)   --->   "%add36_37 = fadd i32 %add32_37, i32 %mul35_37" [3dHLS.cpp:47]   --->   Operation 6238 'fadd' 'add36_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6239 [7/7] (2.34ns)   --->   "%add36_38 = fadd i32 %add32_38, i32 %mul35_38" [3dHLS.cpp:47]   --->   Operation 6239 'fadd' 'add36_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6240 [7/7] (2.34ns)   --->   "%add36_39 = fadd i32 %add32_39, i32 %mul35_39" [3dHLS.cpp:47]   --->   Operation 6240 'fadd' 'add36_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6241 [7/7] (2.34ns)   --->   "%add36_40 = fadd i32 %add32_40, i32 %mul35_40" [3dHLS.cpp:47]   --->   Operation 6241 'fadd' 'add36_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6242 [7/7] (2.34ns)   --->   "%add36_41 = fadd i32 %add32_41, i32 %mul35_41" [3dHLS.cpp:47]   --->   Operation 6242 'fadd' 'add36_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6243 [7/7] (2.34ns)   --->   "%add36_42 = fadd i32 %add32_42, i32 %mul35_42" [3dHLS.cpp:47]   --->   Operation 6243 'fadd' 'add36_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6244 [7/7] (2.34ns)   --->   "%add36_43 = fadd i32 %add32_43, i32 %mul35_43" [3dHLS.cpp:47]   --->   Operation 6244 'fadd' 'add36_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6245 [7/7] (2.34ns)   --->   "%add36_44 = fadd i32 %add32_44, i32 %mul35_44" [3dHLS.cpp:47]   --->   Operation 6245 'fadd' 'add36_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6246 [7/7] (2.34ns)   --->   "%add36_45 = fadd i32 %add32_45, i32 %mul35_45" [3dHLS.cpp:47]   --->   Operation 6246 'fadd' 'add36_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6247 [7/7] (2.34ns)   --->   "%add36_46 = fadd i32 %add32_46, i32 %mul35_46" [3dHLS.cpp:47]   --->   Operation 6247 'fadd' 'add36_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6248 [1/7] (2.34ns)   --->   "%add32_47 = fadd i32 %add28_47, i32 %mul31_47" [3dHLS.cpp:47]   --->   Operation 6248 'fadd' 'add32_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6249 [1/7] (2.34ns)   --->   "%add32_48 = fadd i32 %add28_48, i32 %mul31_48" [3dHLS.cpp:47]   --->   Operation 6249 'fadd' 'add32_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6250 [1/7] (2.34ns)   --->   "%add32_49 = fadd i32 %add28_49, i32 %mul31_49" [3dHLS.cpp:47]   --->   Operation 6250 'fadd' 'add32_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6251 [1/7] (2.34ns)   --->   "%add32_50 = fadd i32 %add28_50, i32 %mul31_50" [3dHLS.cpp:47]   --->   Operation 6251 'fadd' 'add32_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6252 [1/7] (2.34ns)   --->   "%add32_51 = fadd i32 %add28_51, i32 %mul31_51" [3dHLS.cpp:47]   --->   Operation 6252 'fadd' 'add32_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6253 [1/7] (2.34ns)   --->   "%add32_52 = fadd i32 %add28_52, i32 %mul31_52" [3dHLS.cpp:47]   --->   Operation 6253 'fadd' 'add32_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6254 [1/7] (2.34ns)   --->   "%add32_53 = fadd i32 %add28_53, i32 %mul31_53" [3dHLS.cpp:47]   --->   Operation 6254 'fadd' 'add32_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6255 [1/7] (2.34ns)   --->   "%add32_54 = fadd i32 %add28_54, i32 %mul31_54" [3dHLS.cpp:47]   --->   Operation 6255 'fadd' 'add32_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6256 [1/7] (2.34ns)   --->   "%add32_55 = fadd i32 %add28_55, i32 %mul31_55" [3dHLS.cpp:47]   --->   Operation 6256 'fadd' 'add32_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6257 [1/7] (2.34ns)   --->   "%add32_56 = fadd i32 %add28_56, i32 %mul31_56" [3dHLS.cpp:47]   --->   Operation 6257 'fadd' 'add32_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6258 [1/7] (2.34ns)   --->   "%add32_57 = fadd i32 %add28_57, i32 %mul31_57" [3dHLS.cpp:47]   --->   Operation 6258 'fadd' 'add32_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6259 [1/7] (2.34ns)   --->   "%add32_58 = fadd i32 %add28_58, i32 %mul31_58" [3dHLS.cpp:47]   --->   Operation 6259 'fadd' 'add32_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6260 [1/7] (2.34ns)   --->   "%add32_59 = fadd i32 %add28_59, i32 %mul31_59" [3dHLS.cpp:47]   --->   Operation 6260 'fadd' 'add32_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6261 [1/7] (2.34ns)   --->   "%add32_60 = fadd i32 %add28_60, i32 %mul31_60" [3dHLS.cpp:47]   --->   Operation 6261 'fadd' 'add32_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6262 [1/7] (2.34ns)   --->   "%add32_61 = fadd i32 %add28_61, i32 %mul31_61" [3dHLS.cpp:47]   --->   Operation 6262 'fadd' 'add32_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6263 [1/7] (2.34ns)   --->   "%add32_62 = fadd i32 %add28_62, i32 %mul31_62" [3dHLS.cpp:47]   --->   Operation 6263 'fadd' 'add32_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.34>
ST_57 : Operation 6264 [4/7] (2.34ns)   --->   "%add6 = fadd i32 %add5, i32 %mul7" [3dHLS.cpp:47]   --->   Operation 6264 'fadd' 'add6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6265 [4/7] (2.34ns)   --->   "%add36_1 = fadd i32 %add32_1, i32 %mul35_1" [3dHLS.cpp:47]   --->   Operation 6265 'fadd' 'add36_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6266 [4/7] (2.34ns)   --->   "%add36_2 = fadd i32 %add32_2, i32 %mul35_2" [3dHLS.cpp:47]   --->   Operation 6266 'fadd' 'add36_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6267 [4/7] (2.34ns)   --->   "%add36_3 = fadd i32 %add32_3, i32 %mul35_3" [3dHLS.cpp:47]   --->   Operation 6267 'fadd' 'add36_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6268 [4/7] (2.34ns)   --->   "%add36_4 = fadd i32 %add32_4, i32 %mul35_4" [3dHLS.cpp:47]   --->   Operation 6268 'fadd' 'add36_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6269 [4/7] (2.34ns)   --->   "%add36_5 = fadd i32 %add32_5, i32 %mul35_5" [3dHLS.cpp:47]   --->   Operation 6269 'fadd' 'add36_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6270 [4/7] (2.34ns)   --->   "%add36_6 = fadd i32 %add32_6, i32 %mul35_6" [3dHLS.cpp:47]   --->   Operation 6270 'fadd' 'add36_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6271 [4/7] (2.34ns)   --->   "%add36_7 = fadd i32 %add32_7, i32 %mul35_7" [3dHLS.cpp:47]   --->   Operation 6271 'fadd' 'add36_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6272 [4/7] (2.34ns)   --->   "%add36_8 = fadd i32 %add32_8, i32 %mul35_8" [3dHLS.cpp:47]   --->   Operation 6272 'fadd' 'add36_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6273 [4/7] (2.34ns)   --->   "%add36_9 = fadd i32 %add32_9, i32 %mul35_9" [3dHLS.cpp:47]   --->   Operation 6273 'fadd' 'add36_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6274 [4/7] (2.34ns)   --->   "%add36_s = fadd i32 %add32_s, i32 %mul35_s" [3dHLS.cpp:47]   --->   Operation 6274 'fadd' 'add36_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6275 [4/7] (2.34ns)   --->   "%add36_10 = fadd i32 %add32_10, i32 %mul35_10" [3dHLS.cpp:47]   --->   Operation 6275 'fadd' 'add36_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6276 [4/7] (2.34ns)   --->   "%add36_11 = fadd i32 %add32_11, i32 %mul35_11" [3dHLS.cpp:47]   --->   Operation 6276 'fadd' 'add36_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6277 [4/7] (2.34ns)   --->   "%add36_12 = fadd i32 %add32_12, i32 %mul35_12" [3dHLS.cpp:47]   --->   Operation 6277 'fadd' 'add36_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6278 [4/7] (2.34ns)   --->   "%add36_13 = fadd i32 %add32_13, i32 %mul35_13" [3dHLS.cpp:47]   --->   Operation 6278 'fadd' 'add36_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6279 [4/7] (2.34ns)   --->   "%add36_14 = fadd i32 %add32_14, i32 %mul35_14" [3dHLS.cpp:47]   --->   Operation 6279 'fadd' 'add36_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6280 [5/7] (2.34ns)   --->   "%add36_15 = fadd i32 %add32_15, i32 %mul35_15" [3dHLS.cpp:47]   --->   Operation 6280 'fadd' 'add36_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6281 [5/7] (2.34ns)   --->   "%add36_16 = fadd i32 %add32_16, i32 %mul35_16" [3dHLS.cpp:47]   --->   Operation 6281 'fadd' 'add36_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6282 [5/7] (2.34ns)   --->   "%add36_17 = fadd i32 %add32_17, i32 %mul35_17" [3dHLS.cpp:47]   --->   Operation 6282 'fadd' 'add36_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6283 [5/7] (2.34ns)   --->   "%add36_18 = fadd i32 %add32_18, i32 %mul35_18" [3dHLS.cpp:47]   --->   Operation 6283 'fadd' 'add36_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6284 [5/7] (2.34ns)   --->   "%add36_19 = fadd i32 %add32_19, i32 %mul35_19" [3dHLS.cpp:47]   --->   Operation 6284 'fadd' 'add36_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6285 [5/7] (2.34ns)   --->   "%add36_20 = fadd i32 %add32_20, i32 %mul35_20" [3dHLS.cpp:47]   --->   Operation 6285 'fadd' 'add36_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6286 [5/7] (2.34ns)   --->   "%add36_21 = fadd i32 %add32_21, i32 %mul35_21" [3dHLS.cpp:47]   --->   Operation 6286 'fadd' 'add36_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6287 [5/7] (2.34ns)   --->   "%add36_22 = fadd i32 %add32_22, i32 %mul35_22" [3dHLS.cpp:47]   --->   Operation 6287 'fadd' 'add36_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6288 [5/7] (2.34ns)   --->   "%add36_23 = fadd i32 %add32_23, i32 %mul35_23" [3dHLS.cpp:47]   --->   Operation 6288 'fadd' 'add36_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6289 [5/7] (2.34ns)   --->   "%add36_24 = fadd i32 %add32_24, i32 %mul35_24" [3dHLS.cpp:47]   --->   Operation 6289 'fadd' 'add36_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6290 [5/7] (2.34ns)   --->   "%add36_25 = fadd i32 %add32_25, i32 %mul35_25" [3dHLS.cpp:47]   --->   Operation 6290 'fadd' 'add36_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6291 [5/7] (2.34ns)   --->   "%add36_26 = fadd i32 %add32_26, i32 %mul35_26" [3dHLS.cpp:47]   --->   Operation 6291 'fadd' 'add36_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6292 [5/7] (2.34ns)   --->   "%add36_27 = fadd i32 %add32_27, i32 %mul35_27" [3dHLS.cpp:47]   --->   Operation 6292 'fadd' 'add36_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6293 [5/7] (2.34ns)   --->   "%add36_28 = fadd i32 %add32_28, i32 %mul35_28" [3dHLS.cpp:47]   --->   Operation 6293 'fadd' 'add36_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6294 [5/7] (2.34ns)   --->   "%add36_29 = fadd i32 %add32_29, i32 %mul35_29" [3dHLS.cpp:47]   --->   Operation 6294 'fadd' 'add36_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6295 [5/7] (2.34ns)   --->   "%add36_30 = fadd i32 %add32_30, i32 %mul35_30" [3dHLS.cpp:47]   --->   Operation 6295 'fadd' 'add36_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6296 [6/7] (2.34ns)   --->   "%add36_31 = fadd i32 %add32_31, i32 %mul35_31" [3dHLS.cpp:47]   --->   Operation 6296 'fadd' 'add36_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6297 [6/7] (2.34ns)   --->   "%add36_32 = fadd i32 %add32_32, i32 %mul35_32" [3dHLS.cpp:47]   --->   Operation 6297 'fadd' 'add36_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6298 [6/7] (2.34ns)   --->   "%add36_33 = fadd i32 %add32_33, i32 %mul35_33" [3dHLS.cpp:47]   --->   Operation 6298 'fadd' 'add36_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6299 [6/7] (2.34ns)   --->   "%add36_34 = fadd i32 %add32_34, i32 %mul35_34" [3dHLS.cpp:47]   --->   Operation 6299 'fadd' 'add36_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6300 [6/7] (2.34ns)   --->   "%add36_35 = fadd i32 %add32_35, i32 %mul35_35" [3dHLS.cpp:47]   --->   Operation 6300 'fadd' 'add36_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6301 [6/7] (2.34ns)   --->   "%add36_36 = fadd i32 %add32_36, i32 %mul35_36" [3dHLS.cpp:47]   --->   Operation 6301 'fadd' 'add36_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6302 [6/7] (2.34ns)   --->   "%add36_37 = fadd i32 %add32_37, i32 %mul35_37" [3dHLS.cpp:47]   --->   Operation 6302 'fadd' 'add36_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6303 [6/7] (2.34ns)   --->   "%add36_38 = fadd i32 %add32_38, i32 %mul35_38" [3dHLS.cpp:47]   --->   Operation 6303 'fadd' 'add36_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6304 [6/7] (2.34ns)   --->   "%add36_39 = fadd i32 %add32_39, i32 %mul35_39" [3dHLS.cpp:47]   --->   Operation 6304 'fadd' 'add36_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6305 [6/7] (2.34ns)   --->   "%add36_40 = fadd i32 %add32_40, i32 %mul35_40" [3dHLS.cpp:47]   --->   Operation 6305 'fadd' 'add36_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6306 [6/7] (2.34ns)   --->   "%add36_41 = fadd i32 %add32_41, i32 %mul35_41" [3dHLS.cpp:47]   --->   Operation 6306 'fadd' 'add36_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6307 [6/7] (2.34ns)   --->   "%add36_42 = fadd i32 %add32_42, i32 %mul35_42" [3dHLS.cpp:47]   --->   Operation 6307 'fadd' 'add36_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6308 [6/7] (2.34ns)   --->   "%add36_43 = fadd i32 %add32_43, i32 %mul35_43" [3dHLS.cpp:47]   --->   Operation 6308 'fadd' 'add36_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6309 [6/7] (2.34ns)   --->   "%add36_44 = fadd i32 %add32_44, i32 %mul35_44" [3dHLS.cpp:47]   --->   Operation 6309 'fadd' 'add36_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6310 [6/7] (2.34ns)   --->   "%add36_45 = fadd i32 %add32_45, i32 %mul35_45" [3dHLS.cpp:47]   --->   Operation 6310 'fadd' 'add36_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6311 [6/7] (2.34ns)   --->   "%add36_46 = fadd i32 %add32_46, i32 %mul35_46" [3dHLS.cpp:47]   --->   Operation 6311 'fadd' 'add36_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6312 [7/7] (2.34ns)   --->   "%add36_47 = fadd i32 %add32_47, i32 %mul35_47" [3dHLS.cpp:47]   --->   Operation 6312 'fadd' 'add36_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6313 [7/7] (2.34ns)   --->   "%add36_48 = fadd i32 %add32_48, i32 %mul35_48" [3dHLS.cpp:47]   --->   Operation 6313 'fadd' 'add36_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6314 [7/7] (2.34ns)   --->   "%add36_49 = fadd i32 %add32_49, i32 %mul35_49" [3dHLS.cpp:47]   --->   Operation 6314 'fadd' 'add36_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6315 [7/7] (2.34ns)   --->   "%add36_50 = fadd i32 %add32_50, i32 %mul35_50" [3dHLS.cpp:47]   --->   Operation 6315 'fadd' 'add36_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6316 [7/7] (2.34ns)   --->   "%add36_51 = fadd i32 %add32_51, i32 %mul35_51" [3dHLS.cpp:47]   --->   Operation 6316 'fadd' 'add36_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6317 [7/7] (2.34ns)   --->   "%add36_52 = fadd i32 %add32_52, i32 %mul35_52" [3dHLS.cpp:47]   --->   Operation 6317 'fadd' 'add36_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6318 [7/7] (2.34ns)   --->   "%add36_53 = fadd i32 %add32_53, i32 %mul35_53" [3dHLS.cpp:47]   --->   Operation 6318 'fadd' 'add36_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6319 [7/7] (2.34ns)   --->   "%add36_54 = fadd i32 %add32_54, i32 %mul35_54" [3dHLS.cpp:47]   --->   Operation 6319 'fadd' 'add36_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6320 [7/7] (2.34ns)   --->   "%add36_55 = fadd i32 %add32_55, i32 %mul35_55" [3dHLS.cpp:47]   --->   Operation 6320 'fadd' 'add36_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6321 [7/7] (2.34ns)   --->   "%add36_56 = fadd i32 %add32_56, i32 %mul35_56" [3dHLS.cpp:47]   --->   Operation 6321 'fadd' 'add36_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6322 [7/7] (2.34ns)   --->   "%add36_57 = fadd i32 %add32_57, i32 %mul35_57" [3dHLS.cpp:47]   --->   Operation 6322 'fadd' 'add36_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6323 [7/7] (2.34ns)   --->   "%add36_58 = fadd i32 %add32_58, i32 %mul35_58" [3dHLS.cpp:47]   --->   Operation 6323 'fadd' 'add36_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6324 [7/7] (2.34ns)   --->   "%add36_59 = fadd i32 %add32_59, i32 %mul35_59" [3dHLS.cpp:47]   --->   Operation 6324 'fadd' 'add36_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6325 [7/7] (2.34ns)   --->   "%add36_60 = fadd i32 %add32_60, i32 %mul35_60" [3dHLS.cpp:47]   --->   Operation 6325 'fadd' 'add36_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6326 [7/7] (2.34ns)   --->   "%add36_61 = fadd i32 %add32_61, i32 %mul35_61" [3dHLS.cpp:47]   --->   Operation 6326 'fadd' 'add36_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6327 [7/7] (2.34ns)   --->   "%add36_62 = fadd i32 %add32_62, i32 %mul35_62" [3dHLS.cpp:47]   --->   Operation 6327 'fadd' 'add36_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.34>
ST_58 : Operation 6328 [3/7] (2.34ns)   --->   "%add6 = fadd i32 %add5, i32 %mul7" [3dHLS.cpp:47]   --->   Operation 6328 'fadd' 'add6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6329 [3/7] (2.34ns)   --->   "%add36_1 = fadd i32 %add32_1, i32 %mul35_1" [3dHLS.cpp:47]   --->   Operation 6329 'fadd' 'add36_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6330 [3/7] (2.34ns)   --->   "%add36_2 = fadd i32 %add32_2, i32 %mul35_2" [3dHLS.cpp:47]   --->   Operation 6330 'fadd' 'add36_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6331 [3/7] (2.34ns)   --->   "%add36_3 = fadd i32 %add32_3, i32 %mul35_3" [3dHLS.cpp:47]   --->   Operation 6331 'fadd' 'add36_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6332 [3/7] (2.34ns)   --->   "%add36_4 = fadd i32 %add32_4, i32 %mul35_4" [3dHLS.cpp:47]   --->   Operation 6332 'fadd' 'add36_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6333 [3/7] (2.34ns)   --->   "%add36_5 = fadd i32 %add32_5, i32 %mul35_5" [3dHLS.cpp:47]   --->   Operation 6333 'fadd' 'add36_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6334 [3/7] (2.34ns)   --->   "%add36_6 = fadd i32 %add32_6, i32 %mul35_6" [3dHLS.cpp:47]   --->   Operation 6334 'fadd' 'add36_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6335 [3/7] (2.34ns)   --->   "%add36_7 = fadd i32 %add32_7, i32 %mul35_7" [3dHLS.cpp:47]   --->   Operation 6335 'fadd' 'add36_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6336 [3/7] (2.34ns)   --->   "%add36_8 = fadd i32 %add32_8, i32 %mul35_8" [3dHLS.cpp:47]   --->   Operation 6336 'fadd' 'add36_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6337 [3/7] (2.34ns)   --->   "%add36_9 = fadd i32 %add32_9, i32 %mul35_9" [3dHLS.cpp:47]   --->   Operation 6337 'fadd' 'add36_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6338 [3/7] (2.34ns)   --->   "%add36_s = fadd i32 %add32_s, i32 %mul35_s" [3dHLS.cpp:47]   --->   Operation 6338 'fadd' 'add36_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6339 [3/7] (2.34ns)   --->   "%add36_10 = fadd i32 %add32_10, i32 %mul35_10" [3dHLS.cpp:47]   --->   Operation 6339 'fadd' 'add36_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6340 [3/7] (2.34ns)   --->   "%add36_11 = fadd i32 %add32_11, i32 %mul35_11" [3dHLS.cpp:47]   --->   Operation 6340 'fadd' 'add36_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6341 [3/7] (2.34ns)   --->   "%add36_12 = fadd i32 %add32_12, i32 %mul35_12" [3dHLS.cpp:47]   --->   Operation 6341 'fadd' 'add36_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6342 [3/7] (2.34ns)   --->   "%add36_13 = fadd i32 %add32_13, i32 %mul35_13" [3dHLS.cpp:47]   --->   Operation 6342 'fadd' 'add36_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6343 [3/7] (2.34ns)   --->   "%add36_14 = fadd i32 %add32_14, i32 %mul35_14" [3dHLS.cpp:47]   --->   Operation 6343 'fadd' 'add36_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6344 [4/7] (2.34ns)   --->   "%add36_15 = fadd i32 %add32_15, i32 %mul35_15" [3dHLS.cpp:47]   --->   Operation 6344 'fadd' 'add36_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6345 [4/7] (2.34ns)   --->   "%add36_16 = fadd i32 %add32_16, i32 %mul35_16" [3dHLS.cpp:47]   --->   Operation 6345 'fadd' 'add36_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6346 [4/7] (2.34ns)   --->   "%add36_17 = fadd i32 %add32_17, i32 %mul35_17" [3dHLS.cpp:47]   --->   Operation 6346 'fadd' 'add36_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6347 [4/7] (2.34ns)   --->   "%add36_18 = fadd i32 %add32_18, i32 %mul35_18" [3dHLS.cpp:47]   --->   Operation 6347 'fadd' 'add36_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6348 [4/7] (2.34ns)   --->   "%add36_19 = fadd i32 %add32_19, i32 %mul35_19" [3dHLS.cpp:47]   --->   Operation 6348 'fadd' 'add36_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6349 [4/7] (2.34ns)   --->   "%add36_20 = fadd i32 %add32_20, i32 %mul35_20" [3dHLS.cpp:47]   --->   Operation 6349 'fadd' 'add36_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6350 [4/7] (2.34ns)   --->   "%add36_21 = fadd i32 %add32_21, i32 %mul35_21" [3dHLS.cpp:47]   --->   Operation 6350 'fadd' 'add36_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6351 [4/7] (2.34ns)   --->   "%add36_22 = fadd i32 %add32_22, i32 %mul35_22" [3dHLS.cpp:47]   --->   Operation 6351 'fadd' 'add36_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6352 [4/7] (2.34ns)   --->   "%add36_23 = fadd i32 %add32_23, i32 %mul35_23" [3dHLS.cpp:47]   --->   Operation 6352 'fadd' 'add36_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6353 [4/7] (2.34ns)   --->   "%add36_24 = fadd i32 %add32_24, i32 %mul35_24" [3dHLS.cpp:47]   --->   Operation 6353 'fadd' 'add36_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6354 [4/7] (2.34ns)   --->   "%add36_25 = fadd i32 %add32_25, i32 %mul35_25" [3dHLS.cpp:47]   --->   Operation 6354 'fadd' 'add36_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6355 [4/7] (2.34ns)   --->   "%add36_26 = fadd i32 %add32_26, i32 %mul35_26" [3dHLS.cpp:47]   --->   Operation 6355 'fadd' 'add36_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6356 [4/7] (2.34ns)   --->   "%add36_27 = fadd i32 %add32_27, i32 %mul35_27" [3dHLS.cpp:47]   --->   Operation 6356 'fadd' 'add36_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6357 [4/7] (2.34ns)   --->   "%add36_28 = fadd i32 %add32_28, i32 %mul35_28" [3dHLS.cpp:47]   --->   Operation 6357 'fadd' 'add36_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6358 [4/7] (2.34ns)   --->   "%add36_29 = fadd i32 %add32_29, i32 %mul35_29" [3dHLS.cpp:47]   --->   Operation 6358 'fadd' 'add36_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6359 [4/7] (2.34ns)   --->   "%add36_30 = fadd i32 %add32_30, i32 %mul35_30" [3dHLS.cpp:47]   --->   Operation 6359 'fadd' 'add36_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6360 [5/7] (2.34ns)   --->   "%add36_31 = fadd i32 %add32_31, i32 %mul35_31" [3dHLS.cpp:47]   --->   Operation 6360 'fadd' 'add36_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6361 [5/7] (2.34ns)   --->   "%add36_32 = fadd i32 %add32_32, i32 %mul35_32" [3dHLS.cpp:47]   --->   Operation 6361 'fadd' 'add36_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6362 [5/7] (2.34ns)   --->   "%add36_33 = fadd i32 %add32_33, i32 %mul35_33" [3dHLS.cpp:47]   --->   Operation 6362 'fadd' 'add36_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6363 [5/7] (2.34ns)   --->   "%add36_34 = fadd i32 %add32_34, i32 %mul35_34" [3dHLS.cpp:47]   --->   Operation 6363 'fadd' 'add36_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6364 [5/7] (2.34ns)   --->   "%add36_35 = fadd i32 %add32_35, i32 %mul35_35" [3dHLS.cpp:47]   --->   Operation 6364 'fadd' 'add36_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6365 [5/7] (2.34ns)   --->   "%add36_36 = fadd i32 %add32_36, i32 %mul35_36" [3dHLS.cpp:47]   --->   Operation 6365 'fadd' 'add36_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6366 [5/7] (2.34ns)   --->   "%add36_37 = fadd i32 %add32_37, i32 %mul35_37" [3dHLS.cpp:47]   --->   Operation 6366 'fadd' 'add36_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6367 [5/7] (2.34ns)   --->   "%add36_38 = fadd i32 %add32_38, i32 %mul35_38" [3dHLS.cpp:47]   --->   Operation 6367 'fadd' 'add36_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6368 [5/7] (2.34ns)   --->   "%add36_39 = fadd i32 %add32_39, i32 %mul35_39" [3dHLS.cpp:47]   --->   Operation 6368 'fadd' 'add36_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6369 [5/7] (2.34ns)   --->   "%add36_40 = fadd i32 %add32_40, i32 %mul35_40" [3dHLS.cpp:47]   --->   Operation 6369 'fadd' 'add36_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6370 [5/7] (2.34ns)   --->   "%add36_41 = fadd i32 %add32_41, i32 %mul35_41" [3dHLS.cpp:47]   --->   Operation 6370 'fadd' 'add36_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6371 [5/7] (2.34ns)   --->   "%add36_42 = fadd i32 %add32_42, i32 %mul35_42" [3dHLS.cpp:47]   --->   Operation 6371 'fadd' 'add36_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6372 [5/7] (2.34ns)   --->   "%add36_43 = fadd i32 %add32_43, i32 %mul35_43" [3dHLS.cpp:47]   --->   Operation 6372 'fadd' 'add36_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6373 [5/7] (2.34ns)   --->   "%add36_44 = fadd i32 %add32_44, i32 %mul35_44" [3dHLS.cpp:47]   --->   Operation 6373 'fadd' 'add36_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6374 [5/7] (2.34ns)   --->   "%add36_45 = fadd i32 %add32_45, i32 %mul35_45" [3dHLS.cpp:47]   --->   Operation 6374 'fadd' 'add36_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6375 [5/7] (2.34ns)   --->   "%add36_46 = fadd i32 %add32_46, i32 %mul35_46" [3dHLS.cpp:47]   --->   Operation 6375 'fadd' 'add36_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6376 [6/7] (2.34ns)   --->   "%add36_47 = fadd i32 %add32_47, i32 %mul35_47" [3dHLS.cpp:47]   --->   Operation 6376 'fadd' 'add36_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6377 [6/7] (2.34ns)   --->   "%add36_48 = fadd i32 %add32_48, i32 %mul35_48" [3dHLS.cpp:47]   --->   Operation 6377 'fadd' 'add36_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6378 [6/7] (2.34ns)   --->   "%add36_49 = fadd i32 %add32_49, i32 %mul35_49" [3dHLS.cpp:47]   --->   Operation 6378 'fadd' 'add36_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6379 [6/7] (2.34ns)   --->   "%add36_50 = fadd i32 %add32_50, i32 %mul35_50" [3dHLS.cpp:47]   --->   Operation 6379 'fadd' 'add36_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6380 [6/7] (2.34ns)   --->   "%add36_51 = fadd i32 %add32_51, i32 %mul35_51" [3dHLS.cpp:47]   --->   Operation 6380 'fadd' 'add36_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6381 [6/7] (2.34ns)   --->   "%add36_52 = fadd i32 %add32_52, i32 %mul35_52" [3dHLS.cpp:47]   --->   Operation 6381 'fadd' 'add36_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6382 [6/7] (2.34ns)   --->   "%add36_53 = fadd i32 %add32_53, i32 %mul35_53" [3dHLS.cpp:47]   --->   Operation 6382 'fadd' 'add36_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6383 [6/7] (2.34ns)   --->   "%add36_54 = fadd i32 %add32_54, i32 %mul35_54" [3dHLS.cpp:47]   --->   Operation 6383 'fadd' 'add36_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6384 [6/7] (2.34ns)   --->   "%add36_55 = fadd i32 %add32_55, i32 %mul35_55" [3dHLS.cpp:47]   --->   Operation 6384 'fadd' 'add36_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6385 [6/7] (2.34ns)   --->   "%add36_56 = fadd i32 %add32_56, i32 %mul35_56" [3dHLS.cpp:47]   --->   Operation 6385 'fadd' 'add36_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6386 [6/7] (2.34ns)   --->   "%add36_57 = fadd i32 %add32_57, i32 %mul35_57" [3dHLS.cpp:47]   --->   Operation 6386 'fadd' 'add36_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6387 [6/7] (2.34ns)   --->   "%add36_58 = fadd i32 %add32_58, i32 %mul35_58" [3dHLS.cpp:47]   --->   Operation 6387 'fadd' 'add36_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6388 [6/7] (2.34ns)   --->   "%add36_59 = fadd i32 %add32_59, i32 %mul35_59" [3dHLS.cpp:47]   --->   Operation 6388 'fadd' 'add36_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6389 [6/7] (2.34ns)   --->   "%add36_60 = fadd i32 %add32_60, i32 %mul35_60" [3dHLS.cpp:47]   --->   Operation 6389 'fadd' 'add36_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6390 [6/7] (2.34ns)   --->   "%add36_61 = fadd i32 %add32_61, i32 %mul35_61" [3dHLS.cpp:47]   --->   Operation 6390 'fadd' 'add36_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6391 [6/7] (2.34ns)   --->   "%add36_62 = fadd i32 %add32_62, i32 %mul35_62" [3dHLS.cpp:47]   --->   Operation 6391 'fadd' 'add36_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.34>
ST_59 : Operation 6392 [2/7] (2.34ns)   --->   "%add6 = fadd i32 %add5, i32 %mul7" [3dHLS.cpp:47]   --->   Operation 6392 'fadd' 'add6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6393 [2/7] (2.34ns)   --->   "%add36_1 = fadd i32 %add32_1, i32 %mul35_1" [3dHLS.cpp:47]   --->   Operation 6393 'fadd' 'add36_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6394 [2/7] (2.34ns)   --->   "%add36_2 = fadd i32 %add32_2, i32 %mul35_2" [3dHLS.cpp:47]   --->   Operation 6394 'fadd' 'add36_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6395 [2/7] (2.34ns)   --->   "%add36_3 = fadd i32 %add32_3, i32 %mul35_3" [3dHLS.cpp:47]   --->   Operation 6395 'fadd' 'add36_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6396 [2/7] (2.34ns)   --->   "%add36_4 = fadd i32 %add32_4, i32 %mul35_4" [3dHLS.cpp:47]   --->   Operation 6396 'fadd' 'add36_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6397 [2/7] (2.34ns)   --->   "%add36_5 = fadd i32 %add32_5, i32 %mul35_5" [3dHLS.cpp:47]   --->   Operation 6397 'fadd' 'add36_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6398 [2/7] (2.34ns)   --->   "%add36_6 = fadd i32 %add32_6, i32 %mul35_6" [3dHLS.cpp:47]   --->   Operation 6398 'fadd' 'add36_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6399 [2/7] (2.34ns)   --->   "%add36_7 = fadd i32 %add32_7, i32 %mul35_7" [3dHLS.cpp:47]   --->   Operation 6399 'fadd' 'add36_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6400 [2/7] (2.34ns)   --->   "%add36_8 = fadd i32 %add32_8, i32 %mul35_8" [3dHLS.cpp:47]   --->   Operation 6400 'fadd' 'add36_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6401 [2/7] (2.34ns)   --->   "%add36_9 = fadd i32 %add32_9, i32 %mul35_9" [3dHLS.cpp:47]   --->   Operation 6401 'fadd' 'add36_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6402 [2/7] (2.34ns)   --->   "%add36_s = fadd i32 %add32_s, i32 %mul35_s" [3dHLS.cpp:47]   --->   Operation 6402 'fadd' 'add36_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6403 [2/7] (2.34ns)   --->   "%add36_10 = fadd i32 %add32_10, i32 %mul35_10" [3dHLS.cpp:47]   --->   Operation 6403 'fadd' 'add36_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6404 [2/7] (2.34ns)   --->   "%add36_11 = fadd i32 %add32_11, i32 %mul35_11" [3dHLS.cpp:47]   --->   Operation 6404 'fadd' 'add36_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6405 [2/7] (2.34ns)   --->   "%add36_12 = fadd i32 %add32_12, i32 %mul35_12" [3dHLS.cpp:47]   --->   Operation 6405 'fadd' 'add36_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6406 [2/7] (2.34ns)   --->   "%add36_13 = fadd i32 %add32_13, i32 %mul35_13" [3dHLS.cpp:47]   --->   Operation 6406 'fadd' 'add36_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6407 [2/7] (2.34ns)   --->   "%add36_14 = fadd i32 %add32_14, i32 %mul35_14" [3dHLS.cpp:47]   --->   Operation 6407 'fadd' 'add36_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6408 [3/7] (2.34ns)   --->   "%add36_15 = fadd i32 %add32_15, i32 %mul35_15" [3dHLS.cpp:47]   --->   Operation 6408 'fadd' 'add36_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6409 [3/7] (2.34ns)   --->   "%add36_16 = fadd i32 %add32_16, i32 %mul35_16" [3dHLS.cpp:47]   --->   Operation 6409 'fadd' 'add36_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6410 [3/7] (2.34ns)   --->   "%add36_17 = fadd i32 %add32_17, i32 %mul35_17" [3dHLS.cpp:47]   --->   Operation 6410 'fadd' 'add36_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6411 [3/7] (2.34ns)   --->   "%add36_18 = fadd i32 %add32_18, i32 %mul35_18" [3dHLS.cpp:47]   --->   Operation 6411 'fadd' 'add36_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6412 [3/7] (2.34ns)   --->   "%add36_19 = fadd i32 %add32_19, i32 %mul35_19" [3dHLS.cpp:47]   --->   Operation 6412 'fadd' 'add36_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6413 [3/7] (2.34ns)   --->   "%add36_20 = fadd i32 %add32_20, i32 %mul35_20" [3dHLS.cpp:47]   --->   Operation 6413 'fadd' 'add36_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6414 [3/7] (2.34ns)   --->   "%add36_21 = fadd i32 %add32_21, i32 %mul35_21" [3dHLS.cpp:47]   --->   Operation 6414 'fadd' 'add36_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6415 [3/7] (2.34ns)   --->   "%add36_22 = fadd i32 %add32_22, i32 %mul35_22" [3dHLS.cpp:47]   --->   Operation 6415 'fadd' 'add36_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6416 [3/7] (2.34ns)   --->   "%add36_23 = fadd i32 %add32_23, i32 %mul35_23" [3dHLS.cpp:47]   --->   Operation 6416 'fadd' 'add36_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6417 [3/7] (2.34ns)   --->   "%add36_24 = fadd i32 %add32_24, i32 %mul35_24" [3dHLS.cpp:47]   --->   Operation 6417 'fadd' 'add36_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6418 [3/7] (2.34ns)   --->   "%add36_25 = fadd i32 %add32_25, i32 %mul35_25" [3dHLS.cpp:47]   --->   Operation 6418 'fadd' 'add36_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6419 [3/7] (2.34ns)   --->   "%add36_26 = fadd i32 %add32_26, i32 %mul35_26" [3dHLS.cpp:47]   --->   Operation 6419 'fadd' 'add36_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6420 [3/7] (2.34ns)   --->   "%add36_27 = fadd i32 %add32_27, i32 %mul35_27" [3dHLS.cpp:47]   --->   Operation 6420 'fadd' 'add36_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6421 [3/7] (2.34ns)   --->   "%add36_28 = fadd i32 %add32_28, i32 %mul35_28" [3dHLS.cpp:47]   --->   Operation 6421 'fadd' 'add36_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6422 [3/7] (2.34ns)   --->   "%add36_29 = fadd i32 %add32_29, i32 %mul35_29" [3dHLS.cpp:47]   --->   Operation 6422 'fadd' 'add36_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6423 [3/7] (2.34ns)   --->   "%add36_30 = fadd i32 %add32_30, i32 %mul35_30" [3dHLS.cpp:47]   --->   Operation 6423 'fadd' 'add36_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6424 [4/7] (2.34ns)   --->   "%add36_31 = fadd i32 %add32_31, i32 %mul35_31" [3dHLS.cpp:47]   --->   Operation 6424 'fadd' 'add36_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6425 [4/7] (2.34ns)   --->   "%add36_32 = fadd i32 %add32_32, i32 %mul35_32" [3dHLS.cpp:47]   --->   Operation 6425 'fadd' 'add36_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6426 [4/7] (2.34ns)   --->   "%add36_33 = fadd i32 %add32_33, i32 %mul35_33" [3dHLS.cpp:47]   --->   Operation 6426 'fadd' 'add36_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6427 [4/7] (2.34ns)   --->   "%add36_34 = fadd i32 %add32_34, i32 %mul35_34" [3dHLS.cpp:47]   --->   Operation 6427 'fadd' 'add36_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6428 [4/7] (2.34ns)   --->   "%add36_35 = fadd i32 %add32_35, i32 %mul35_35" [3dHLS.cpp:47]   --->   Operation 6428 'fadd' 'add36_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6429 [4/7] (2.34ns)   --->   "%add36_36 = fadd i32 %add32_36, i32 %mul35_36" [3dHLS.cpp:47]   --->   Operation 6429 'fadd' 'add36_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6430 [4/7] (2.34ns)   --->   "%add36_37 = fadd i32 %add32_37, i32 %mul35_37" [3dHLS.cpp:47]   --->   Operation 6430 'fadd' 'add36_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6431 [4/7] (2.34ns)   --->   "%add36_38 = fadd i32 %add32_38, i32 %mul35_38" [3dHLS.cpp:47]   --->   Operation 6431 'fadd' 'add36_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6432 [4/7] (2.34ns)   --->   "%add36_39 = fadd i32 %add32_39, i32 %mul35_39" [3dHLS.cpp:47]   --->   Operation 6432 'fadd' 'add36_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6433 [4/7] (2.34ns)   --->   "%add36_40 = fadd i32 %add32_40, i32 %mul35_40" [3dHLS.cpp:47]   --->   Operation 6433 'fadd' 'add36_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6434 [4/7] (2.34ns)   --->   "%add36_41 = fadd i32 %add32_41, i32 %mul35_41" [3dHLS.cpp:47]   --->   Operation 6434 'fadd' 'add36_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6435 [4/7] (2.34ns)   --->   "%add36_42 = fadd i32 %add32_42, i32 %mul35_42" [3dHLS.cpp:47]   --->   Operation 6435 'fadd' 'add36_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6436 [4/7] (2.34ns)   --->   "%add36_43 = fadd i32 %add32_43, i32 %mul35_43" [3dHLS.cpp:47]   --->   Operation 6436 'fadd' 'add36_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6437 [4/7] (2.34ns)   --->   "%add36_44 = fadd i32 %add32_44, i32 %mul35_44" [3dHLS.cpp:47]   --->   Operation 6437 'fadd' 'add36_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6438 [4/7] (2.34ns)   --->   "%add36_45 = fadd i32 %add32_45, i32 %mul35_45" [3dHLS.cpp:47]   --->   Operation 6438 'fadd' 'add36_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6439 [4/7] (2.34ns)   --->   "%add36_46 = fadd i32 %add32_46, i32 %mul35_46" [3dHLS.cpp:47]   --->   Operation 6439 'fadd' 'add36_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6440 [5/7] (2.34ns)   --->   "%add36_47 = fadd i32 %add32_47, i32 %mul35_47" [3dHLS.cpp:47]   --->   Operation 6440 'fadd' 'add36_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6441 [5/7] (2.34ns)   --->   "%add36_48 = fadd i32 %add32_48, i32 %mul35_48" [3dHLS.cpp:47]   --->   Operation 6441 'fadd' 'add36_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6442 [5/7] (2.34ns)   --->   "%add36_49 = fadd i32 %add32_49, i32 %mul35_49" [3dHLS.cpp:47]   --->   Operation 6442 'fadd' 'add36_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6443 [5/7] (2.34ns)   --->   "%add36_50 = fadd i32 %add32_50, i32 %mul35_50" [3dHLS.cpp:47]   --->   Operation 6443 'fadd' 'add36_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6444 [5/7] (2.34ns)   --->   "%add36_51 = fadd i32 %add32_51, i32 %mul35_51" [3dHLS.cpp:47]   --->   Operation 6444 'fadd' 'add36_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6445 [5/7] (2.34ns)   --->   "%add36_52 = fadd i32 %add32_52, i32 %mul35_52" [3dHLS.cpp:47]   --->   Operation 6445 'fadd' 'add36_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6446 [5/7] (2.34ns)   --->   "%add36_53 = fadd i32 %add32_53, i32 %mul35_53" [3dHLS.cpp:47]   --->   Operation 6446 'fadd' 'add36_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6447 [5/7] (2.34ns)   --->   "%add36_54 = fadd i32 %add32_54, i32 %mul35_54" [3dHLS.cpp:47]   --->   Operation 6447 'fadd' 'add36_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6448 [5/7] (2.34ns)   --->   "%add36_55 = fadd i32 %add32_55, i32 %mul35_55" [3dHLS.cpp:47]   --->   Operation 6448 'fadd' 'add36_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6449 [5/7] (2.34ns)   --->   "%add36_56 = fadd i32 %add32_56, i32 %mul35_56" [3dHLS.cpp:47]   --->   Operation 6449 'fadd' 'add36_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6450 [5/7] (2.34ns)   --->   "%add36_57 = fadd i32 %add32_57, i32 %mul35_57" [3dHLS.cpp:47]   --->   Operation 6450 'fadd' 'add36_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6451 [5/7] (2.34ns)   --->   "%add36_58 = fadd i32 %add32_58, i32 %mul35_58" [3dHLS.cpp:47]   --->   Operation 6451 'fadd' 'add36_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6452 [5/7] (2.34ns)   --->   "%add36_59 = fadd i32 %add32_59, i32 %mul35_59" [3dHLS.cpp:47]   --->   Operation 6452 'fadd' 'add36_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6453 [5/7] (2.34ns)   --->   "%add36_60 = fadd i32 %add32_60, i32 %mul35_60" [3dHLS.cpp:47]   --->   Operation 6453 'fadd' 'add36_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6454 [5/7] (2.34ns)   --->   "%add36_61 = fadd i32 %add32_61, i32 %mul35_61" [3dHLS.cpp:47]   --->   Operation 6454 'fadd' 'add36_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6455 [5/7] (2.34ns)   --->   "%add36_62 = fadd i32 %add32_62, i32 %mul35_62" [3dHLS.cpp:47]   --->   Operation 6455 'fadd' 'add36_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.34>
ST_60 : Operation 6456 [1/7] (2.34ns)   --->   "%add6 = fadd i32 %add5, i32 %mul7" [3dHLS.cpp:47]   --->   Operation 6456 'fadd' 'add6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6457 [1/7] (2.34ns)   --->   "%add36_1 = fadd i32 %add32_1, i32 %mul35_1" [3dHLS.cpp:47]   --->   Operation 6457 'fadd' 'add36_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6458 [1/7] (2.34ns)   --->   "%add36_2 = fadd i32 %add32_2, i32 %mul35_2" [3dHLS.cpp:47]   --->   Operation 6458 'fadd' 'add36_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6459 [1/7] (2.34ns)   --->   "%add36_3 = fadd i32 %add32_3, i32 %mul35_3" [3dHLS.cpp:47]   --->   Operation 6459 'fadd' 'add36_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6460 [1/7] (2.34ns)   --->   "%add36_4 = fadd i32 %add32_4, i32 %mul35_4" [3dHLS.cpp:47]   --->   Operation 6460 'fadd' 'add36_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6461 [1/7] (2.34ns)   --->   "%add36_5 = fadd i32 %add32_5, i32 %mul35_5" [3dHLS.cpp:47]   --->   Operation 6461 'fadd' 'add36_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6462 [1/7] (2.34ns)   --->   "%add36_6 = fadd i32 %add32_6, i32 %mul35_6" [3dHLS.cpp:47]   --->   Operation 6462 'fadd' 'add36_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6463 [1/7] (2.34ns)   --->   "%add36_7 = fadd i32 %add32_7, i32 %mul35_7" [3dHLS.cpp:47]   --->   Operation 6463 'fadd' 'add36_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6464 [1/7] (2.34ns)   --->   "%add36_8 = fadd i32 %add32_8, i32 %mul35_8" [3dHLS.cpp:47]   --->   Operation 6464 'fadd' 'add36_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6465 [1/7] (2.34ns)   --->   "%add36_9 = fadd i32 %add32_9, i32 %mul35_9" [3dHLS.cpp:47]   --->   Operation 6465 'fadd' 'add36_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6466 [1/7] (2.34ns)   --->   "%add36_s = fadd i32 %add32_s, i32 %mul35_s" [3dHLS.cpp:47]   --->   Operation 6466 'fadd' 'add36_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6467 [1/7] (2.34ns)   --->   "%add36_10 = fadd i32 %add32_10, i32 %mul35_10" [3dHLS.cpp:47]   --->   Operation 6467 'fadd' 'add36_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6468 [1/7] (2.34ns)   --->   "%add36_11 = fadd i32 %add32_11, i32 %mul35_11" [3dHLS.cpp:47]   --->   Operation 6468 'fadd' 'add36_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6469 [1/7] (2.34ns)   --->   "%add36_12 = fadd i32 %add32_12, i32 %mul35_12" [3dHLS.cpp:47]   --->   Operation 6469 'fadd' 'add36_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6470 [1/7] (2.34ns)   --->   "%add36_13 = fadd i32 %add32_13, i32 %mul35_13" [3dHLS.cpp:47]   --->   Operation 6470 'fadd' 'add36_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6471 [1/7] (2.34ns)   --->   "%add36_14 = fadd i32 %add32_14, i32 %mul35_14" [3dHLS.cpp:47]   --->   Operation 6471 'fadd' 'add36_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6472 [2/7] (2.34ns)   --->   "%add36_15 = fadd i32 %add32_15, i32 %mul35_15" [3dHLS.cpp:47]   --->   Operation 6472 'fadd' 'add36_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6473 [2/7] (2.34ns)   --->   "%add36_16 = fadd i32 %add32_16, i32 %mul35_16" [3dHLS.cpp:47]   --->   Operation 6473 'fadd' 'add36_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6474 [2/7] (2.34ns)   --->   "%add36_17 = fadd i32 %add32_17, i32 %mul35_17" [3dHLS.cpp:47]   --->   Operation 6474 'fadd' 'add36_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6475 [2/7] (2.34ns)   --->   "%add36_18 = fadd i32 %add32_18, i32 %mul35_18" [3dHLS.cpp:47]   --->   Operation 6475 'fadd' 'add36_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6476 [2/7] (2.34ns)   --->   "%add36_19 = fadd i32 %add32_19, i32 %mul35_19" [3dHLS.cpp:47]   --->   Operation 6476 'fadd' 'add36_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6477 [2/7] (2.34ns)   --->   "%add36_20 = fadd i32 %add32_20, i32 %mul35_20" [3dHLS.cpp:47]   --->   Operation 6477 'fadd' 'add36_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6478 [2/7] (2.34ns)   --->   "%add36_21 = fadd i32 %add32_21, i32 %mul35_21" [3dHLS.cpp:47]   --->   Operation 6478 'fadd' 'add36_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6479 [2/7] (2.34ns)   --->   "%add36_22 = fadd i32 %add32_22, i32 %mul35_22" [3dHLS.cpp:47]   --->   Operation 6479 'fadd' 'add36_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6480 [2/7] (2.34ns)   --->   "%add36_23 = fadd i32 %add32_23, i32 %mul35_23" [3dHLS.cpp:47]   --->   Operation 6480 'fadd' 'add36_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6481 [2/7] (2.34ns)   --->   "%add36_24 = fadd i32 %add32_24, i32 %mul35_24" [3dHLS.cpp:47]   --->   Operation 6481 'fadd' 'add36_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6482 [2/7] (2.34ns)   --->   "%add36_25 = fadd i32 %add32_25, i32 %mul35_25" [3dHLS.cpp:47]   --->   Operation 6482 'fadd' 'add36_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6483 [2/7] (2.34ns)   --->   "%add36_26 = fadd i32 %add32_26, i32 %mul35_26" [3dHLS.cpp:47]   --->   Operation 6483 'fadd' 'add36_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6484 [2/7] (2.34ns)   --->   "%add36_27 = fadd i32 %add32_27, i32 %mul35_27" [3dHLS.cpp:47]   --->   Operation 6484 'fadd' 'add36_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6485 [2/7] (2.34ns)   --->   "%add36_28 = fadd i32 %add32_28, i32 %mul35_28" [3dHLS.cpp:47]   --->   Operation 6485 'fadd' 'add36_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6486 [2/7] (2.34ns)   --->   "%add36_29 = fadd i32 %add32_29, i32 %mul35_29" [3dHLS.cpp:47]   --->   Operation 6486 'fadd' 'add36_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6487 [2/7] (2.34ns)   --->   "%add36_30 = fadd i32 %add32_30, i32 %mul35_30" [3dHLS.cpp:47]   --->   Operation 6487 'fadd' 'add36_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6488 [3/7] (2.34ns)   --->   "%add36_31 = fadd i32 %add32_31, i32 %mul35_31" [3dHLS.cpp:47]   --->   Operation 6488 'fadd' 'add36_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6489 [3/7] (2.34ns)   --->   "%add36_32 = fadd i32 %add32_32, i32 %mul35_32" [3dHLS.cpp:47]   --->   Operation 6489 'fadd' 'add36_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6490 [3/7] (2.34ns)   --->   "%add36_33 = fadd i32 %add32_33, i32 %mul35_33" [3dHLS.cpp:47]   --->   Operation 6490 'fadd' 'add36_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6491 [3/7] (2.34ns)   --->   "%add36_34 = fadd i32 %add32_34, i32 %mul35_34" [3dHLS.cpp:47]   --->   Operation 6491 'fadd' 'add36_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6492 [3/7] (2.34ns)   --->   "%add36_35 = fadd i32 %add32_35, i32 %mul35_35" [3dHLS.cpp:47]   --->   Operation 6492 'fadd' 'add36_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6493 [3/7] (2.34ns)   --->   "%add36_36 = fadd i32 %add32_36, i32 %mul35_36" [3dHLS.cpp:47]   --->   Operation 6493 'fadd' 'add36_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6494 [3/7] (2.34ns)   --->   "%add36_37 = fadd i32 %add32_37, i32 %mul35_37" [3dHLS.cpp:47]   --->   Operation 6494 'fadd' 'add36_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6495 [3/7] (2.34ns)   --->   "%add36_38 = fadd i32 %add32_38, i32 %mul35_38" [3dHLS.cpp:47]   --->   Operation 6495 'fadd' 'add36_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6496 [3/7] (2.34ns)   --->   "%add36_39 = fadd i32 %add32_39, i32 %mul35_39" [3dHLS.cpp:47]   --->   Operation 6496 'fadd' 'add36_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6497 [3/7] (2.34ns)   --->   "%add36_40 = fadd i32 %add32_40, i32 %mul35_40" [3dHLS.cpp:47]   --->   Operation 6497 'fadd' 'add36_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6498 [3/7] (2.34ns)   --->   "%add36_41 = fadd i32 %add32_41, i32 %mul35_41" [3dHLS.cpp:47]   --->   Operation 6498 'fadd' 'add36_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6499 [3/7] (2.34ns)   --->   "%add36_42 = fadd i32 %add32_42, i32 %mul35_42" [3dHLS.cpp:47]   --->   Operation 6499 'fadd' 'add36_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6500 [3/7] (2.34ns)   --->   "%add36_43 = fadd i32 %add32_43, i32 %mul35_43" [3dHLS.cpp:47]   --->   Operation 6500 'fadd' 'add36_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6501 [3/7] (2.34ns)   --->   "%add36_44 = fadd i32 %add32_44, i32 %mul35_44" [3dHLS.cpp:47]   --->   Operation 6501 'fadd' 'add36_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6502 [3/7] (2.34ns)   --->   "%add36_45 = fadd i32 %add32_45, i32 %mul35_45" [3dHLS.cpp:47]   --->   Operation 6502 'fadd' 'add36_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6503 [3/7] (2.34ns)   --->   "%add36_46 = fadd i32 %add32_46, i32 %mul35_46" [3dHLS.cpp:47]   --->   Operation 6503 'fadd' 'add36_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6504 [4/7] (2.34ns)   --->   "%add36_47 = fadd i32 %add32_47, i32 %mul35_47" [3dHLS.cpp:47]   --->   Operation 6504 'fadd' 'add36_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6505 [4/7] (2.34ns)   --->   "%add36_48 = fadd i32 %add32_48, i32 %mul35_48" [3dHLS.cpp:47]   --->   Operation 6505 'fadd' 'add36_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6506 [4/7] (2.34ns)   --->   "%add36_49 = fadd i32 %add32_49, i32 %mul35_49" [3dHLS.cpp:47]   --->   Operation 6506 'fadd' 'add36_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6507 [4/7] (2.34ns)   --->   "%add36_50 = fadd i32 %add32_50, i32 %mul35_50" [3dHLS.cpp:47]   --->   Operation 6507 'fadd' 'add36_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6508 [4/7] (2.34ns)   --->   "%add36_51 = fadd i32 %add32_51, i32 %mul35_51" [3dHLS.cpp:47]   --->   Operation 6508 'fadd' 'add36_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6509 [4/7] (2.34ns)   --->   "%add36_52 = fadd i32 %add32_52, i32 %mul35_52" [3dHLS.cpp:47]   --->   Operation 6509 'fadd' 'add36_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6510 [4/7] (2.34ns)   --->   "%add36_53 = fadd i32 %add32_53, i32 %mul35_53" [3dHLS.cpp:47]   --->   Operation 6510 'fadd' 'add36_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6511 [4/7] (2.34ns)   --->   "%add36_54 = fadd i32 %add32_54, i32 %mul35_54" [3dHLS.cpp:47]   --->   Operation 6511 'fadd' 'add36_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6512 [4/7] (2.34ns)   --->   "%add36_55 = fadd i32 %add32_55, i32 %mul35_55" [3dHLS.cpp:47]   --->   Operation 6512 'fadd' 'add36_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6513 [4/7] (2.34ns)   --->   "%add36_56 = fadd i32 %add32_56, i32 %mul35_56" [3dHLS.cpp:47]   --->   Operation 6513 'fadd' 'add36_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6514 [4/7] (2.34ns)   --->   "%add36_57 = fadd i32 %add32_57, i32 %mul35_57" [3dHLS.cpp:47]   --->   Operation 6514 'fadd' 'add36_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6515 [4/7] (2.34ns)   --->   "%add36_58 = fadd i32 %add32_58, i32 %mul35_58" [3dHLS.cpp:47]   --->   Operation 6515 'fadd' 'add36_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6516 [4/7] (2.34ns)   --->   "%add36_59 = fadd i32 %add32_59, i32 %mul35_59" [3dHLS.cpp:47]   --->   Operation 6516 'fadd' 'add36_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6517 [4/7] (2.34ns)   --->   "%add36_60 = fadd i32 %add32_60, i32 %mul35_60" [3dHLS.cpp:47]   --->   Operation 6517 'fadd' 'add36_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6518 [4/7] (2.34ns)   --->   "%add36_61 = fadd i32 %add32_61, i32 %mul35_61" [3dHLS.cpp:47]   --->   Operation 6518 'fadd' 'add36_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 6519 [4/7] (2.34ns)   --->   "%add36_62 = fadd i32 %add32_62, i32 %mul35_62" [3dHLS.cpp:47]   --->   Operation 6519 'fadd' 'add36_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.34>
ST_61 : Operation 6520 [7/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul8" [3dHLS.cpp:47]   --->   Operation 6520 'fadd' 'add7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6521 [7/7] (2.34ns)   --->   "%add40_1 = fadd i32 %add36_1, i32 %mul39_1" [3dHLS.cpp:47]   --->   Operation 6521 'fadd' 'add40_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6522 [7/7] (2.34ns)   --->   "%add40_2 = fadd i32 %add36_2, i32 %mul39_2" [3dHLS.cpp:47]   --->   Operation 6522 'fadd' 'add40_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6523 [7/7] (2.34ns)   --->   "%add40_3 = fadd i32 %add36_3, i32 %mul39_3" [3dHLS.cpp:47]   --->   Operation 6523 'fadd' 'add40_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6524 [7/7] (2.34ns)   --->   "%add40_4 = fadd i32 %add36_4, i32 %mul39_4" [3dHLS.cpp:47]   --->   Operation 6524 'fadd' 'add40_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6525 [7/7] (2.34ns)   --->   "%add40_5 = fadd i32 %add36_5, i32 %mul39_5" [3dHLS.cpp:47]   --->   Operation 6525 'fadd' 'add40_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6526 [7/7] (2.34ns)   --->   "%add40_6 = fadd i32 %add36_6, i32 %mul39_6" [3dHLS.cpp:47]   --->   Operation 6526 'fadd' 'add40_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6527 [7/7] (2.34ns)   --->   "%add40_7 = fadd i32 %add36_7, i32 %mul39_7" [3dHLS.cpp:47]   --->   Operation 6527 'fadd' 'add40_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6528 [7/7] (2.34ns)   --->   "%add40_8 = fadd i32 %add36_8, i32 %mul39_8" [3dHLS.cpp:47]   --->   Operation 6528 'fadd' 'add40_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6529 [7/7] (2.34ns)   --->   "%add40_9 = fadd i32 %add36_9, i32 %mul39_9" [3dHLS.cpp:47]   --->   Operation 6529 'fadd' 'add40_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6530 [7/7] (2.34ns)   --->   "%add40_s = fadd i32 %add36_s, i32 %mul39_s" [3dHLS.cpp:47]   --->   Operation 6530 'fadd' 'add40_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6531 [7/7] (2.34ns)   --->   "%add40_10 = fadd i32 %add36_10, i32 %mul39_10" [3dHLS.cpp:47]   --->   Operation 6531 'fadd' 'add40_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6532 [7/7] (2.34ns)   --->   "%add40_11 = fadd i32 %add36_11, i32 %mul39_11" [3dHLS.cpp:47]   --->   Operation 6532 'fadd' 'add40_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6533 [7/7] (2.34ns)   --->   "%add40_12 = fadd i32 %add36_12, i32 %mul39_12" [3dHLS.cpp:47]   --->   Operation 6533 'fadd' 'add40_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6534 [7/7] (2.34ns)   --->   "%add40_13 = fadd i32 %add36_13, i32 %mul39_13" [3dHLS.cpp:47]   --->   Operation 6534 'fadd' 'add40_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6535 [7/7] (2.34ns)   --->   "%add40_14 = fadd i32 %add36_14, i32 %mul39_14" [3dHLS.cpp:47]   --->   Operation 6535 'fadd' 'add40_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6536 [1/7] (2.34ns)   --->   "%add36_15 = fadd i32 %add32_15, i32 %mul35_15" [3dHLS.cpp:47]   --->   Operation 6536 'fadd' 'add36_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6537 [1/7] (2.34ns)   --->   "%add36_16 = fadd i32 %add32_16, i32 %mul35_16" [3dHLS.cpp:47]   --->   Operation 6537 'fadd' 'add36_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6538 [1/7] (2.34ns)   --->   "%add36_17 = fadd i32 %add32_17, i32 %mul35_17" [3dHLS.cpp:47]   --->   Operation 6538 'fadd' 'add36_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6539 [1/7] (2.34ns)   --->   "%add36_18 = fadd i32 %add32_18, i32 %mul35_18" [3dHLS.cpp:47]   --->   Operation 6539 'fadd' 'add36_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6540 [1/7] (2.34ns)   --->   "%add36_19 = fadd i32 %add32_19, i32 %mul35_19" [3dHLS.cpp:47]   --->   Operation 6540 'fadd' 'add36_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6541 [1/7] (2.34ns)   --->   "%add36_20 = fadd i32 %add32_20, i32 %mul35_20" [3dHLS.cpp:47]   --->   Operation 6541 'fadd' 'add36_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6542 [1/7] (2.34ns)   --->   "%add36_21 = fadd i32 %add32_21, i32 %mul35_21" [3dHLS.cpp:47]   --->   Operation 6542 'fadd' 'add36_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6543 [1/7] (2.34ns)   --->   "%add36_22 = fadd i32 %add32_22, i32 %mul35_22" [3dHLS.cpp:47]   --->   Operation 6543 'fadd' 'add36_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6544 [1/7] (2.34ns)   --->   "%add36_23 = fadd i32 %add32_23, i32 %mul35_23" [3dHLS.cpp:47]   --->   Operation 6544 'fadd' 'add36_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6545 [1/7] (2.34ns)   --->   "%add36_24 = fadd i32 %add32_24, i32 %mul35_24" [3dHLS.cpp:47]   --->   Operation 6545 'fadd' 'add36_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6546 [1/7] (2.34ns)   --->   "%add36_25 = fadd i32 %add32_25, i32 %mul35_25" [3dHLS.cpp:47]   --->   Operation 6546 'fadd' 'add36_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6547 [1/7] (2.34ns)   --->   "%add36_26 = fadd i32 %add32_26, i32 %mul35_26" [3dHLS.cpp:47]   --->   Operation 6547 'fadd' 'add36_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6548 [1/7] (2.34ns)   --->   "%add36_27 = fadd i32 %add32_27, i32 %mul35_27" [3dHLS.cpp:47]   --->   Operation 6548 'fadd' 'add36_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6549 [1/7] (2.34ns)   --->   "%add36_28 = fadd i32 %add32_28, i32 %mul35_28" [3dHLS.cpp:47]   --->   Operation 6549 'fadd' 'add36_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6550 [1/7] (2.34ns)   --->   "%add36_29 = fadd i32 %add32_29, i32 %mul35_29" [3dHLS.cpp:47]   --->   Operation 6550 'fadd' 'add36_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6551 [1/7] (2.34ns)   --->   "%add36_30 = fadd i32 %add32_30, i32 %mul35_30" [3dHLS.cpp:47]   --->   Operation 6551 'fadd' 'add36_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6552 [2/7] (2.34ns)   --->   "%add36_31 = fadd i32 %add32_31, i32 %mul35_31" [3dHLS.cpp:47]   --->   Operation 6552 'fadd' 'add36_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6553 [2/7] (2.34ns)   --->   "%add36_32 = fadd i32 %add32_32, i32 %mul35_32" [3dHLS.cpp:47]   --->   Operation 6553 'fadd' 'add36_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6554 [2/7] (2.34ns)   --->   "%add36_33 = fadd i32 %add32_33, i32 %mul35_33" [3dHLS.cpp:47]   --->   Operation 6554 'fadd' 'add36_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6555 [2/7] (2.34ns)   --->   "%add36_34 = fadd i32 %add32_34, i32 %mul35_34" [3dHLS.cpp:47]   --->   Operation 6555 'fadd' 'add36_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6556 [2/7] (2.34ns)   --->   "%add36_35 = fadd i32 %add32_35, i32 %mul35_35" [3dHLS.cpp:47]   --->   Operation 6556 'fadd' 'add36_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6557 [2/7] (2.34ns)   --->   "%add36_36 = fadd i32 %add32_36, i32 %mul35_36" [3dHLS.cpp:47]   --->   Operation 6557 'fadd' 'add36_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6558 [2/7] (2.34ns)   --->   "%add36_37 = fadd i32 %add32_37, i32 %mul35_37" [3dHLS.cpp:47]   --->   Operation 6558 'fadd' 'add36_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6559 [2/7] (2.34ns)   --->   "%add36_38 = fadd i32 %add32_38, i32 %mul35_38" [3dHLS.cpp:47]   --->   Operation 6559 'fadd' 'add36_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6560 [2/7] (2.34ns)   --->   "%add36_39 = fadd i32 %add32_39, i32 %mul35_39" [3dHLS.cpp:47]   --->   Operation 6560 'fadd' 'add36_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6561 [2/7] (2.34ns)   --->   "%add36_40 = fadd i32 %add32_40, i32 %mul35_40" [3dHLS.cpp:47]   --->   Operation 6561 'fadd' 'add36_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6562 [2/7] (2.34ns)   --->   "%add36_41 = fadd i32 %add32_41, i32 %mul35_41" [3dHLS.cpp:47]   --->   Operation 6562 'fadd' 'add36_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6563 [2/7] (2.34ns)   --->   "%add36_42 = fadd i32 %add32_42, i32 %mul35_42" [3dHLS.cpp:47]   --->   Operation 6563 'fadd' 'add36_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6564 [2/7] (2.34ns)   --->   "%add36_43 = fadd i32 %add32_43, i32 %mul35_43" [3dHLS.cpp:47]   --->   Operation 6564 'fadd' 'add36_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6565 [2/7] (2.34ns)   --->   "%add36_44 = fadd i32 %add32_44, i32 %mul35_44" [3dHLS.cpp:47]   --->   Operation 6565 'fadd' 'add36_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6566 [2/7] (2.34ns)   --->   "%add36_45 = fadd i32 %add32_45, i32 %mul35_45" [3dHLS.cpp:47]   --->   Operation 6566 'fadd' 'add36_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6567 [2/7] (2.34ns)   --->   "%add36_46 = fadd i32 %add32_46, i32 %mul35_46" [3dHLS.cpp:47]   --->   Operation 6567 'fadd' 'add36_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6568 [3/7] (2.34ns)   --->   "%add36_47 = fadd i32 %add32_47, i32 %mul35_47" [3dHLS.cpp:47]   --->   Operation 6568 'fadd' 'add36_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6569 [3/7] (2.34ns)   --->   "%add36_48 = fadd i32 %add32_48, i32 %mul35_48" [3dHLS.cpp:47]   --->   Operation 6569 'fadd' 'add36_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6570 [3/7] (2.34ns)   --->   "%add36_49 = fadd i32 %add32_49, i32 %mul35_49" [3dHLS.cpp:47]   --->   Operation 6570 'fadd' 'add36_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6571 [3/7] (2.34ns)   --->   "%add36_50 = fadd i32 %add32_50, i32 %mul35_50" [3dHLS.cpp:47]   --->   Operation 6571 'fadd' 'add36_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6572 [3/7] (2.34ns)   --->   "%add36_51 = fadd i32 %add32_51, i32 %mul35_51" [3dHLS.cpp:47]   --->   Operation 6572 'fadd' 'add36_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6573 [3/7] (2.34ns)   --->   "%add36_52 = fadd i32 %add32_52, i32 %mul35_52" [3dHLS.cpp:47]   --->   Operation 6573 'fadd' 'add36_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6574 [3/7] (2.34ns)   --->   "%add36_53 = fadd i32 %add32_53, i32 %mul35_53" [3dHLS.cpp:47]   --->   Operation 6574 'fadd' 'add36_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6575 [3/7] (2.34ns)   --->   "%add36_54 = fadd i32 %add32_54, i32 %mul35_54" [3dHLS.cpp:47]   --->   Operation 6575 'fadd' 'add36_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6576 [3/7] (2.34ns)   --->   "%add36_55 = fadd i32 %add32_55, i32 %mul35_55" [3dHLS.cpp:47]   --->   Operation 6576 'fadd' 'add36_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6577 [3/7] (2.34ns)   --->   "%add36_56 = fadd i32 %add32_56, i32 %mul35_56" [3dHLS.cpp:47]   --->   Operation 6577 'fadd' 'add36_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6578 [3/7] (2.34ns)   --->   "%add36_57 = fadd i32 %add32_57, i32 %mul35_57" [3dHLS.cpp:47]   --->   Operation 6578 'fadd' 'add36_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6579 [3/7] (2.34ns)   --->   "%add36_58 = fadd i32 %add32_58, i32 %mul35_58" [3dHLS.cpp:47]   --->   Operation 6579 'fadd' 'add36_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6580 [3/7] (2.34ns)   --->   "%add36_59 = fadd i32 %add32_59, i32 %mul35_59" [3dHLS.cpp:47]   --->   Operation 6580 'fadd' 'add36_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6581 [3/7] (2.34ns)   --->   "%add36_60 = fadd i32 %add32_60, i32 %mul35_60" [3dHLS.cpp:47]   --->   Operation 6581 'fadd' 'add36_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6582 [3/7] (2.34ns)   --->   "%add36_61 = fadd i32 %add32_61, i32 %mul35_61" [3dHLS.cpp:47]   --->   Operation 6582 'fadd' 'add36_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 6583 [3/7] (2.34ns)   --->   "%add36_62 = fadd i32 %add32_62, i32 %mul35_62" [3dHLS.cpp:47]   --->   Operation 6583 'fadd' 'add36_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.34>
ST_62 : Operation 6584 [6/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul8" [3dHLS.cpp:47]   --->   Operation 6584 'fadd' 'add7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6585 [6/7] (2.34ns)   --->   "%add40_1 = fadd i32 %add36_1, i32 %mul39_1" [3dHLS.cpp:47]   --->   Operation 6585 'fadd' 'add40_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6586 [6/7] (2.34ns)   --->   "%add40_2 = fadd i32 %add36_2, i32 %mul39_2" [3dHLS.cpp:47]   --->   Operation 6586 'fadd' 'add40_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6587 [6/7] (2.34ns)   --->   "%add40_3 = fadd i32 %add36_3, i32 %mul39_3" [3dHLS.cpp:47]   --->   Operation 6587 'fadd' 'add40_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6588 [6/7] (2.34ns)   --->   "%add40_4 = fadd i32 %add36_4, i32 %mul39_4" [3dHLS.cpp:47]   --->   Operation 6588 'fadd' 'add40_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6589 [6/7] (2.34ns)   --->   "%add40_5 = fadd i32 %add36_5, i32 %mul39_5" [3dHLS.cpp:47]   --->   Operation 6589 'fadd' 'add40_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6590 [6/7] (2.34ns)   --->   "%add40_6 = fadd i32 %add36_6, i32 %mul39_6" [3dHLS.cpp:47]   --->   Operation 6590 'fadd' 'add40_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6591 [6/7] (2.34ns)   --->   "%add40_7 = fadd i32 %add36_7, i32 %mul39_7" [3dHLS.cpp:47]   --->   Operation 6591 'fadd' 'add40_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6592 [6/7] (2.34ns)   --->   "%add40_8 = fadd i32 %add36_8, i32 %mul39_8" [3dHLS.cpp:47]   --->   Operation 6592 'fadd' 'add40_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6593 [6/7] (2.34ns)   --->   "%add40_9 = fadd i32 %add36_9, i32 %mul39_9" [3dHLS.cpp:47]   --->   Operation 6593 'fadd' 'add40_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6594 [6/7] (2.34ns)   --->   "%add40_s = fadd i32 %add36_s, i32 %mul39_s" [3dHLS.cpp:47]   --->   Operation 6594 'fadd' 'add40_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6595 [6/7] (2.34ns)   --->   "%add40_10 = fadd i32 %add36_10, i32 %mul39_10" [3dHLS.cpp:47]   --->   Operation 6595 'fadd' 'add40_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6596 [6/7] (2.34ns)   --->   "%add40_11 = fadd i32 %add36_11, i32 %mul39_11" [3dHLS.cpp:47]   --->   Operation 6596 'fadd' 'add40_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6597 [6/7] (2.34ns)   --->   "%add40_12 = fadd i32 %add36_12, i32 %mul39_12" [3dHLS.cpp:47]   --->   Operation 6597 'fadd' 'add40_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6598 [6/7] (2.34ns)   --->   "%add40_13 = fadd i32 %add36_13, i32 %mul39_13" [3dHLS.cpp:47]   --->   Operation 6598 'fadd' 'add40_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6599 [6/7] (2.34ns)   --->   "%add40_14 = fadd i32 %add36_14, i32 %mul39_14" [3dHLS.cpp:47]   --->   Operation 6599 'fadd' 'add40_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6600 [7/7] (2.34ns)   --->   "%add40_15 = fadd i32 %add36_15, i32 %mul39_15" [3dHLS.cpp:47]   --->   Operation 6600 'fadd' 'add40_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6601 [7/7] (2.34ns)   --->   "%add40_16 = fadd i32 %add36_16, i32 %mul39_16" [3dHLS.cpp:47]   --->   Operation 6601 'fadd' 'add40_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6602 [7/7] (2.34ns)   --->   "%add40_17 = fadd i32 %add36_17, i32 %mul39_17" [3dHLS.cpp:47]   --->   Operation 6602 'fadd' 'add40_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6603 [7/7] (2.34ns)   --->   "%add40_18 = fadd i32 %add36_18, i32 %mul39_18" [3dHLS.cpp:47]   --->   Operation 6603 'fadd' 'add40_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6604 [7/7] (2.34ns)   --->   "%add40_19 = fadd i32 %add36_19, i32 %mul39_19" [3dHLS.cpp:47]   --->   Operation 6604 'fadd' 'add40_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6605 [7/7] (2.34ns)   --->   "%add40_20 = fadd i32 %add36_20, i32 %mul39_20" [3dHLS.cpp:47]   --->   Operation 6605 'fadd' 'add40_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6606 [7/7] (2.34ns)   --->   "%add40_21 = fadd i32 %add36_21, i32 %mul39_21" [3dHLS.cpp:47]   --->   Operation 6606 'fadd' 'add40_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6607 [7/7] (2.34ns)   --->   "%add40_22 = fadd i32 %add36_22, i32 %mul39_22" [3dHLS.cpp:47]   --->   Operation 6607 'fadd' 'add40_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6608 [7/7] (2.34ns)   --->   "%add40_23 = fadd i32 %add36_23, i32 %mul39_23" [3dHLS.cpp:47]   --->   Operation 6608 'fadd' 'add40_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6609 [7/7] (2.34ns)   --->   "%add40_24 = fadd i32 %add36_24, i32 %mul39_24" [3dHLS.cpp:47]   --->   Operation 6609 'fadd' 'add40_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6610 [7/7] (2.34ns)   --->   "%add40_25 = fadd i32 %add36_25, i32 %mul39_25" [3dHLS.cpp:47]   --->   Operation 6610 'fadd' 'add40_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6611 [7/7] (2.34ns)   --->   "%add40_26 = fadd i32 %add36_26, i32 %mul39_26" [3dHLS.cpp:47]   --->   Operation 6611 'fadd' 'add40_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6612 [7/7] (2.34ns)   --->   "%add40_27 = fadd i32 %add36_27, i32 %mul39_27" [3dHLS.cpp:47]   --->   Operation 6612 'fadd' 'add40_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6613 [7/7] (2.34ns)   --->   "%add40_28 = fadd i32 %add36_28, i32 %mul39_28" [3dHLS.cpp:47]   --->   Operation 6613 'fadd' 'add40_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6614 [7/7] (2.34ns)   --->   "%add40_29 = fadd i32 %add36_29, i32 %mul39_29" [3dHLS.cpp:47]   --->   Operation 6614 'fadd' 'add40_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6615 [7/7] (2.34ns)   --->   "%add40_30 = fadd i32 %add36_30, i32 %mul39_30" [3dHLS.cpp:47]   --->   Operation 6615 'fadd' 'add40_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6616 [1/7] (2.34ns)   --->   "%add36_31 = fadd i32 %add32_31, i32 %mul35_31" [3dHLS.cpp:47]   --->   Operation 6616 'fadd' 'add36_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6617 [1/7] (2.34ns)   --->   "%add36_32 = fadd i32 %add32_32, i32 %mul35_32" [3dHLS.cpp:47]   --->   Operation 6617 'fadd' 'add36_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6618 [1/7] (2.34ns)   --->   "%add36_33 = fadd i32 %add32_33, i32 %mul35_33" [3dHLS.cpp:47]   --->   Operation 6618 'fadd' 'add36_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6619 [1/7] (2.34ns)   --->   "%add36_34 = fadd i32 %add32_34, i32 %mul35_34" [3dHLS.cpp:47]   --->   Operation 6619 'fadd' 'add36_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6620 [1/7] (2.34ns)   --->   "%add36_35 = fadd i32 %add32_35, i32 %mul35_35" [3dHLS.cpp:47]   --->   Operation 6620 'fadd' 'add36_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6621 [1/7] (2.34ns)   --->   "%add36_36 = fadd i32 %add32_36, i32 %mul35_36" [3dHLS.cpp:47]   --->   Operation 6621 'fadd' 'add36_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6622 [1/7] (2.34ns)   --->   "%add36_37 = fadd i32 %add32_37, i32 %mul35_37" [3dHLS.cpp:47]   --->   Operation 6622 'fadd' 'add36_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6623 [1/7] (2.34ns)   --->   "%add36_38 = fadd i32 %add32_38, i32 %mul35_38" [3dHLS.cpp:47]   --->   Operation 6623 'fadd' 'add36_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6624 [1/7] (2.34ns)   --->   "%add36_39 = fadd i32 %add32_39, i32 %mul35_39" [3dHLS.cpp:47]   --->   Operation 6624 'fadd' 'add36_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6625 [1/7] (2.34ns)   --->   "%add36_40 = fadd i32 %add32_40, i32 %mul35_40" [3dHLS.cpp:47]   --->   Operation 6625 'fadd' 'add36_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6626 [1/7] (2.34ns)   --->   "%add36_41 = fadd i32 %add32_41, i32 %mul35_41" [3dHLS.cpp:47]   --->   Operation 6626 'fadd' 'add36_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6627 [1/7] (2.34ns)   --->   "%add36_42 = fadd i32 %add32_42, i32 %mul35_42" [3dHLS.cpp:47]   --->   Operation 6627 'fadd' 'add36_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6628 [1/7] (2.34ns)   --->   "%add36_43 = fadd i32 %add32_43, i32 %mul35_43" [3dHLS.cpp:47]   --->   Operation 6628 'fadd' 'add36_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6629 [1/7] (2.34ns)   --->   "%add36_44 = fadd i32 %add32_44, i32 %mul35_44" [3dHLS.cpp:47]   --->   Operation 6629 'fadd' 'add36_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6630 [1/7] (2.34ns)   --->   "%add36_45 = fadd i32 %add32_45, i32 %mul35_45" [3dHLS.cpp:47]   --->   Operation 6630 'fadd' 'add36_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6631 [1/7] (2.34ns)   --->   "%add36_46 = fadd i32 %add32_46, i32 %mul35_46" [3dHLS.cpp:47]   --->   Operation 6631 'fadd' 'add36_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6632 [2/7] (2.34ns)   --->   "%add36_47 = fadd i32 %add32_47, i32 %mul35_47" [3dHLS.cpp:47]   --->   Operation 6632 'fadd' 'add36_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6633 [2/7] (2.34ns)   --->   "%add36_48 = fadd i32 %add32_48, i32 %mul35_48" [3dHLS.cpp:47]   --->   Operation 6633 'fadd' 'add36_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6634 [2/7] (2.34ns)   --->   "%add36_49 = fadd i32 %add32_49, i32 %mul35_49" [3dHLS.cpp:47]   --->   Operation 6634 'fadd' 'add36_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6635 [2/7] (2.34ns)   --->   "%add36_50 = fadd i32 %add32_50, i32 %mul35_50" [3dHLS.cpp:47]   --->   Operation 6635 'fadd' 'add36_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6636 [2/7] (2.34ns)   --->   "%add36_51 = fadd i32 %add32_51, i32 %mul35_51" [3dHLS.cpp:47]   --->   Operation 6636 'fadd' 'add36_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6637 [2/7] (2.34ns)   --->   "%add36_52 = fadd i32 %add32_52, i32 %mul35_52" [3dHLS.cpp:47]   --->   Operation 6637 'fadd' 'add36_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6638 [2/7] (2.34ns)   --->   "%add36_53 = fadd i32 %add32_53, i32 %mul35_53" [3dHLS.cpp:47]   --->   Operation 6638 'fadd' 'add36_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6639 [2/7] (2.34ns)   --->   "%add36_54 = fadd i32 %add32_54, i32 %mul35_54" [3dHLS.cpp:47]   --->   Operation 6639 'fadd' 'add36_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6640 [2/7] (2.34ns)   --->   "%add36_55 = fadd i32 %add32_55, i32 %mul35_55" [3dHLS.cpp:47]   --->   Operation 6640 'fadd' 'add36_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6641 [2/7] (2.34ns)   --->   "%add36_56 = fadd i32 %add32_56, i32 %mul35_56" [3dHLS.cpp:47]   --->   Operation 6641 'fadd' 'add36_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6642 [2/7] (2.34ns)   --->   "%add36_57 = fadd i32 %add32_57, i32 %mul35_57" [3dHLS.cpp:47]   --->   Operation 6642 'fadd' 'add36_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6643 [2/7] (2.34ns)   --->   "%add36_58 = fadd i32 %add32_58, i32 %mul35_58" [3dHLS.cpp:47]   --->   Operation 6643 'fadd' 'add36_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6644 [2/7] (2.34ns)   --->   "%add36_59 = fadd i32 %add32_59, i32 %mul35_59" [3dHLS.cpp:47]   --->   Operation 6644 'fadd' 'add36_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6645 [2/7] (2.34ns)   --->   "%add36_60 = fadd i32 %add32_60, i32 %mul35_60" [3dHLS.cpp:47]   --->   Operation 6645 'fadd' 'add36_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6646 [2/7] (2.34ns)   --->   "%add36_61 = fadd i32 %add32_61, i32 %mul35_61" [3dHLS.cpp:47]   --->   Operation 6646 'fadd' 'add36_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 6647 [2/7] (2.34ns)   --->   "%add36_62 = fadd i32 %add32_62, i32 %mul35_62" [3dHLS.cpp:47]   --->   Operation 6647 'fadd' 'add36_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.34>
ST_63 : Operation 6648 [5/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul8" [3dHLS.cpp:47]   --->   Operation 6648 'fadd' 'add7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6649 [5/7] (2.34ns)   --->   "%add40_1 = fadd i32 %add36_1, i32 %mul39_1" [3dHLS.cpp:47]   --->   Operation 6649 'fadd' 'add40_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6650 [5/7] (2.34ns)   --->   "%add40_2 = fadd i32 %add36_2, i32 %mul39_2" [3dHLS.cpp:47]   --->   Operation 6650 'fadd' 'add40_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6651 [5/7] (2.34ns)   --->   "%add40_3 = fadd i32 %add36_3, i32 %mul39_3" [3dHLS.cpp:47]   --->   Operation 6651 'fadd' 'add40_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6652 [5/7] (2.34ns)   --->   "%add40_4 = fadd i32 %add36_4, i32 %mul39_4" [3dHLS.cpp:47]   --->   Operation 6652 'fadd' 'add40_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6653 [5/7] (2.34ns)   --->   "%add40_5 = fadd i32 %add36_5, i32 %mul39_5" [3dHLS.cpp:47]   --->   Operation 6653 'fadd' 'add40_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6654 [5/7] (2.34ns)   --->   "%add40_6 = fadd i32 %add36_6, i32 %mul39_6" [3dHLS.cpp:47]   --->   Operation 6654 'fadd' 'add40_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6655 [5/7] (2.34ns)   --->   "%add40_7 = fadd i32 %add36_7, i32 %mul39_7" [3dHLS.cpp:47]   --->   Operation 6655 'fadd' 'add40_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6656 [5/7] (2.34ns)   --->   "%add40_8 = fadd i32 %add36_8, i32 %mul39_8" [3dHLS.cpp:47]   --->   Operation 6656 'fadd' 'add40_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6657 [5/7] (2.34ns)   --->   "%add40_9 = fadd i32 %add36_9, i32 %mul39_9" [3dHLS.cpp:47]   --->   Operation 6657 'fadd' 'add40_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6658 [5/7] (2.34ns)   --->   "%add40_s = fadd i32 %add36_s, i32 %mul39_s" [3dHLS.cpp:47]   --->   Operation 6658 'fadd' 'add40_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6659 [5/7] (2.34ns)   --->   "%add40_10 = fadd i32 %add36_10, i32 %mul39_10" [3dHLS.cpp:47]   --->   Operation 6659 'fadd' 'add40_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6660 [5/7] (2.34ns)   --->   "%add40_11 = fadd i32 %add36_11, i32 %mul39_11" [3dHLS.cpp:47]   --->   Operation 6660 'fadd' 'add40_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6661 [5/7] (2.34ns)   --->   "%add40_12 = fadd i32 %add36_12, i32 %mul39_12" [3dHLS.cpp:47]   --->   Operation 6661 'fadd' 'add40_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6662 [5/7] (2.34ns)   --->   "%add40_13 = fadd i32 %add36_13, i32 %mul39_13" [3dHLS.cpp:47]   --->   Operation 6662 'fadd' 'add40_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6663 [5/7] (2.34ns)   --->   "%add40_14 = fadd i32 %add36_14, i32 %mul39_14" [3dHLS.cpp:47]   --->   Operation 6663 'fadd' 'add40_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6664 [6/7] (2.34ns)   --->   "%add40_15 = fadd i32 %add36_15, i32 %mul39_15" [3dHLS.cpp:47]   --->   Operation 6664 'fadd' 'add40_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6665 [6/7] (2.34ns)   --->   "%add40_16 = fadd i32 %add36_16, i32 %mul39_16" [3dHLS.cpp:47]   --->   Operation 6665 'fadd' 'add40_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6666 [6/7] (2.34ns)   --->   "%add40_17 = fadd i32 %add36_17, i32 %mul39_17" [3dHLS.cpp:47]   --->   Operation 6666 'fadd' 'add40_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6667 [6/7] (2.34ns)   --->   "%add40_18 = fadd i32 %add36_18, i32 %mul39_18" [3dHLS.cpp:47]   --->   Operation 6667 'fadd' 'add40_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6668 [6/7] (2.34ns)   --->   "%add40_19 = fadd i32 %add36_19, i32 %mul39_19" [3dHLS.cpp:47]   --->   Operation 6668 'fadd' 'add40_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6669 [6/7] (2.34ns)   --->   "%add40_20 = fadd i32 %add36_20, i32 %mul39_20" [3dHLS.cpp:47]   --->   Operation 6669 'fadd' 'add40_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6670 [6/7] (2.34ns)   --->   "%add40_21 = fadd i32 %add36_21, i32 %mul39_21" [3dHLS.cpp:47]   --->   Operation 6670 'fadd' 'add40_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6671 [6/7] (2.34ns)   --->   "%add40_22 = fadd i32 %add36_22, i32 %mul39_22" [3dHLS.cpp:47]   --->   Operation 6671 'fadd' 'add40_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6672 [6/7] (2.34ns)   --->   "%add40_23 = fadd i32 %add36_23, i32 %mul39_23" [3dHLS.cpp:47]   --->   Operation 6672 'fadd' 'add40_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6673 [6/7] (2.34ns)   --->   "%add40_24 = fadd i32 %add36_24, i32 %mul39_24" [3dHLS.cpp:47]   --->   Operation 6673 'fadd' 'add40_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6674 [6/7] (2.34ns)   --->   "%add40_25 = fadd i32 %add36_25, i32 %mul39_25" [3dHLS.cpp:47]   --->   Operation 6674 'fadd' 'add40_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6675 [6/7] (2.34ns)   --->   "%add40_26 = fadd i32 %add36_26, i32 %mul39_26" [3dHLS.cpp:47]   --->   Operation 6675 'fadd' 'add40_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6676 [6/7] (2.34ns)   --->   "%add40_27 = fadd i32 %add36_27, i32 %mul39_27" [3dHLS.cpp:47]   --->   Operation 6676 'fadd' 'add40_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6677 [6/7] (2.34ns)   --->   "%add40_28 = fadd i32 %add36_28, i32 %mul39_28" [3dHLS.cpp:47]   --->   Operation 6677 'fadd' 'add40_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6678 [6/7] (2.34ns)   --->   "%add40_29 = fadd i32 %add36_29, i32 %mul39_29" [3dHLS.cpp:47]   --->   Operation 6678 'fadd' 'add40_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6679 [6/7] (2.34ns)   --->   "%add40_30 = fadd i32 %add36_30, i32 %mul39_30" [3dHLS.cpp:47]   --->   Operation 6679 'fadd' 'add40_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6680 [7/7] (2.34ns)   --->   "%add40_31 = fadd i32 %add36_31, i32 %mul39_31" [3dHLS.cpp:47]   --->   Operation 6680 'fadd' 'add40_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6681 [7/7] (2.34ns)   --->   "%add40_32 = fadd i32 %add36_32, i32 %mul39_32" [3dHLS.cpp:47]   --->   Operation 6681 'fadd' 'add40_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6682 [7/7] (2.34ns)   --->   "%add40_33 = fadd i32 %add36_33, i32 %mul39_33" [3dHLS.cpp:47]   --->   Operation 6682 'fadd' 'add40_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6683 [7/7] (2.34ns)   --->   "%add40_34 = fadd i32 %add36_34, i32 %mul39_34" [3dHLS.cpp:47]   --->   Operation 6683 'fadd' 'add40_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6684 [7/7] (2.34ns)   --->   "%add40_35 = fadd i32 %add36_35, i32 %mul39_35" [3dHLS.cpp:47]   --->   Operation 6684 'fadd' 'add40_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6685 [7/7] (2.34ns)   --->   "%add40_36 = fadd i32 %add36_36, i32 %mul39_36" [3dHLS.cpp:47]   --->   Operation 6685 'fadd' 'add40_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6686 [7/7] (2.34ns)   --->   "%add40_37 = fadd i32 %add36_37, i32 %mul39_37" [3dHLS.cpp:47]   --->   Operation 6686 'fadd' 'add40_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6687 [7/7] (2.34ns)   --->   "%add40_38 = fadd i32 %add36_38, i32 %mul39_38" [3dHLS.cpp:47]   --->   Operation 6687 'fadd' 'add40_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6688 [7/7] (2.34ns)   --->   "%add40_39 = fadd i32 %add36_39, i32 %mul39_39" [3dHLS.cpp:47]   --->   Operation 6688 'fadd' 'add40_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6689 [7/7] (2.34ns)   --->   "%add40_40 = fadd i32 %add36_40, i32 %mul39_40" [3dHLS.cpp:47]   --->   Operation 6689 'fadd' 'add40_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6690 [7/7] (2.34ns)   --->   "%add40_41 = fadd i32 %add36_41, i32 %mul39_41" [3dHLS.cpp:47]   --->   Operation 6690 'fadd' 'add40_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6691 [7/7] (2.34ns)   --->   "%add40_42 = fadd i32 %add36_42, i32 %mul39_42" [3dHLS.cpp:47]   --->   Operation 6691 'fadd' 'add40_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6692 [7/7] (2.34ns)   --->   "%add40_43 = fadd i32 %add36_43, i32 %mul39_43" [3dHLS.cpp:47]   --->   Operation 6692 'fadd' 'add40_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6693 [7/7] (2.34ns)   --->   "%add40_44 = fadd i32 %add36_44, i32 %mul39_44" [3dHLS.cpp:47]   --->   Operation 6693 'fadd' 'add40_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6694 [7/7] (2.34ns)   --->   "%add40_45 = fadd i32 %add36_45, i32 %mul39_45" [3dHLS.cpp:47]   --->   Operation 6694 'fadd' 'add40_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6695 [7/7] (2.34ns)   --->   "%add40_46 = fadd i32 %add36_46, i32 %mul39_46" [3dHLS.cpp:47]   --->   Operation 6695 'fadd' 'add40_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6696 [1/7] (2.34ns)   --->   "%add36_47 = fadd i32 %add32_47, i32 %mul35_47" [3dHLS.cpp:47]   --->   Operation 6696 'fadd' 'add36_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6697 [1/7] (2.34ns)   --->   "%add36_48 = fadd i32 %add32_48, i32 %mul35_48" [3dHLS.cpp:47]   --->   Operation 6697 'fadd' 'add36_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6698 [1/7] (2.34ns)   --->   "%add36_49 = fadd i32 %add32_49, i32 %mul35_49" [3dHLS.cpp:47]   --->   Operation 6698 'fadd' 'add36_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6699 [1/7] (2.34ns)   --->   "%add36_50 = fadd i32 %add32_50, i32 %mul35_50" [3dHLS.cpp:47]   --->   Operation 6699 'fadd' 'add36_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6700 [1/7] (2.34ns)   --->   "%add36_51 = fadd i32 %add32_51, i32 %mul35_51" [3dHLS.cpp:47]   --->   Operation 6700 'fadd' 'add36_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6701 [1/7] (2.34ns)   --->   "%add36_52 = fadd i32 %add32_52, i32 %mul35_52" [3dHLS.cpp:47]   --->   Operation 6701 'fadd' 'add36_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6702 [1/7] (2.34ns)   --->   "%add36_53 = fadd i32 %add32_53, i32 %mul35_53" [3dHLS.cpp:47]   --->   Operation 6702 'fadd' 'add36_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6703 [1/7] (2.34ns)   --->   "%add36_54 = fadd i32 %add32_54, i32 %mul35_54" [3dHLS.cpp:47]   --->   Operation 6703 'fadd' 'add36_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6704 [1/7] (2.34ns)   --->   "%add36_55 = fadd i32 %add32_55, i32 %mul35_55" [3dHLS.cpp:47]   --->   Operation 6704 'fadd' 'add36_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6705 [1/7] (2.34ns)   --->   "%add36_56 = fadd i32 %add32_56, i32 %mul35_56" [3dHLS.cpp:47]   --->   Operation 6705 'fadd' 'add36_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6706 [1/7] (2.34ns)   --->   "%add36_57 = fadd i32 %add32_57, i32 %mul35_57" [3dHLS.cpp:47]   --->   Operation 6706 'fadd' 'add36_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6707 [1/7] (2.34ns)   --->   "%add36_58 = fadd i32 %add32_58, i32 %mul35_58" [3dHLS.cpp:47]   --->   Operation 6707 'fadd' 'add36_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6708 [1/7] (2.34ns)   --->   "%add36_59 = fadd i32 %add32_59, i32 %mul35_59" [3dHLS.cpp:47]   --->   Operation 6708 'fadd' 'add36_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6709 [1/7] (2.34ns)   --->   "%add36_60 = fadd i32 %add32_60, i32 %mul35_60" [3dHLS.cpp:47]   --->   Operation 6709 'fadd' 'add36_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6710 [1/7] (2.34ns)   --->   "%add36_61 = fadd i32 %add32_61, i32 %mul35_61" [3dHLS.cpp:47]   --->   Operation 6710 'fadd' 'add36_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 6711 [1/7] (2.34ns)   --->   "%add36_62 = fadd i32 %add32_62, i32 %mul35_62" [3dHLS.cpp:47]   --->   Operation 6711 'fadd' 'add36_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.34>
ST_64 : Operation 6712 [4/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul8" [3dHLS.cpp:47]   --->   Operation 6712 'fadd' 'add7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6713 [4/7] (2.34ns)   --->   "%add40_1 = fadd i32 %add36_1, i32 %mul39_1" [3dHLS.cpp:47]   --->   Operation 6713 'fadd' 'add40_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6714 [4/7] (2.34ns)   --->   "%add40_2 = fadd i32 %add36_2, i32 %mul39_2" [3dHLS.cpp:47]   --->   Operation 6714 'fadd' 'add40_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6715 [4/7] (2.34ns)   --->   "%add40_3 = fadd i32 %add36_3, i32 %mul39_3" [3dHLS.cpp:47]   --->   Operation 6715 'fadd' 'add40_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6716 [4/7] (2.34ns)   --->   "%add40_4 = fadd i32 %add36_4, i32 %mul39_4" [3dHLS.cpp:47]   --->   Operation 6716 'fadd' 'add40_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6717 [4/7] (2.34ns)   --->   "%add40_5 = fadd i32 %add36_5, i32 %mul39_5" [3dHLS.cpp:47]   --->   Operation 6717 'fadd' 'add40_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6718 [4/7] (2.34ns)   --->   "%add40_6 = fadd i32 %add36_6, i32 %mul39_6" [3dHLS.cpp:47]   --->   Operation 6718 'fadd' 'add40_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6719 [4/7] (2.34ns)   --->   "%add40_7 = fadd i32 %add36_7, i32 %mul39_7" [3dHLS.cpp:47]   --->   Operation 6719 'fadd' 'add40_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6720 [4/7] (2.34ns)   --->   "%add40_8 = fadd i32 %add36_8, i32 %mul39_8" [3dHLS.cpp:47]   --->   Operation 6720 'fadd' 'add40_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6721 [4/7] (2.34ns)   --->   "%add40_9 = fadd i32 %add36_9, i32 %mul39_9" [3dHLS.cpp:47]   --->   Operation 6721 'fadd' 'add40_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6722 [4/7] (2.34ns)   --->   "%add40_s = fadd i32 %add36_s, i32 %mul39_s" [3dHLS.cpp:47]   --->   Operation 6722 'fadd' 'add40_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6723 [4/7] (2.34ns)   --->   "%add40_10 = fadd i32 %add36_10, i32 %mul39_10" [3dHLS.cpp:47]   --->   Operation 6723 'fadd' 'add40_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6724 [4/7] (2.34ns)   --->   "%add40_11 = fadd i32 %add36_11, i32 %mul39_11" [3dHLS.cpp:47]   --->   Operation 6724 'fadd' 'add40_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6725 [4/7] (2.34ns)   --->   "%add40_12 = fadd i32 %add36_12, i32 %mul39_12" [3dHLS.cpp:47]   --->   Operation 6725 'fadd' 'add40_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6726 [4/7] (2.34ns)   --->   "%add40_13 = fadd i32 %add36_13, i32 %mul39_13" [3dHLS.cpp:47]   --->   Operation 6726 'fadd' 'add40_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6727 [4/7] (2.34ns)   --->   "%add40_14 = fadd i32 %add36_14, i32 %mul39_14" [3dHLS.cpp:47]   --->   Operation 6727 'fadd' 'add40_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6728 [5/7] (2.34ns)   --->   "%add40_15 = fadd i32 %add36_15, i32 %mul39_15" [3dHLS.cpp:47]   --->   Operation 6728 'fadd' 'add40_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6729 [5/7] (2.34ns)   --->   "%add40_16 = fadd i32 %add36_16, i32 %mul39_16" [3dHLS.cpp:47]   --->   Operation 6729 'fadd' 'add40_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6730 [5/7] (2.34ns)   --->   "%add40_17 = fadd i32 %add36_17, i32 %mul39_17" [3dHLS.cpp:47]   --->   Operation 6730 'fadd' 'add40_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6731 [5/7] (2.34ns)   --->   "%add40_18 = fadd i32 %add36_18, i32 %mul39_18" [3dHLS.cpp:47]   --->   Operation 6731 'fadd' 'add40_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6732 [5/7] (2.34ns)   --->   "%add40_19 = fadd i32 %add36_19, i32 %mul39_19" [3dHLS.cpp:47]   --->   Operation 6732 'fadd' 'add40_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6733 [5/7] (2.34ns)   --->   "%add40_20 = fadd i32 %add36_20, i32 %mul39_20" [3dHLS.cpp:47]   --->   Operation 6733 'fadd' 'add40_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6734 [5/7] (2.34ns)   --->   "%add40_21 = fadd i32 %add36_21, i32 %mul39_21" [3dHLS.cpp:47]   --->   Operation 6734 'fadd' 'add40_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6735 [5/7] (2.34ns)   --->   "%add40_22 = fadd i32 %add36_22, i32 %mul39_22" [3dHLS.cpp:47]   --->   Operation 6735 'fadd' 'add40_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6736 [5/7] (2.34ns)   --->   "%add40_23 = fadd i32 %add36_23, i32 %mul39_23" [3dHLS.cpp:47]   --->   Operation 6736 'fadd' 'add40_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6737 [5/7] (2.34ns)   --->   "%add40_24 = fadd i32 %add36_24, i32 %mul39_24" [3dHLS.cpp:47]   --->   Operation 6737 'fadd' 'add40_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6738 [5/7] (2.34ns)   --->   "%add40_25 = fadd i32 %add36_25, i32 %mul39_25" [3dHLS.cpp:47]   --->   Operation 6738 'fadd' 'add40_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6739 [5/7] (2.34ns)   --->   "%add40_26 = fadd i32 %add36_26, i32 %mul39_26" [3dHLS.cpp:47]   --->   Operation 6739 'fadd' 'add40_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6740 [5/7] (2.34ns)   --->   "%add40_27 = fadd i32 %add36_27, i32 %mul39_27" [3dHLS.cpp:47]   --->   Operation 6740 'fadd' 'add40_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6741 [5/7] (2.34ns)   --->   "%add40_28 = fadd i32 %add36_28, i32 %mul39_28" [3dHLS.cpp:47]   --->   Operation 6741 'fadd' 'add40_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6742 [5/7] (2.34ns)   --->   "%add40_29 = fadd i32 %add36_29, i32 %mul39_29" [3dHLS.cpp:47]   --->   Operation 6742 'fadd' 'add40_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6743 [5/7] (2.34ns)   --->   "%add40_30 = fadd i32 %add36_30, i32 %mul39_30" [3dHLS.cpp:47]   --->   Operation 6743 'fadd' 'add40_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6744 [6/7] (2.34ns)   --->   "%add40_31 = fadd i32 %add36_31, i32 %mul39_31" [3dHLS.cpp:47]   --->   Operation 6744 'fadd' 'add40_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6745 [6/7] (2.34ns)   --->   "%add40_32 = fadd i32 %add36_32, i32 %mul39_32" [3dHLS.cpp:47]   --->   Operation 6745 'fadd' 'add40_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6746 [6/7] (2.34ns)   --->   "%add40_33 = fadd i32 %add36_33, i32 %mul39_33" [3dHLS.cpp:47]   --->   Operation 6746 'fadd' 'add40_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6747 [6/7] (2.34ns)   --->   "%add40_34 = fadd i32 %add36_34, i32 %mul39_34" [3dHLS.cpp:47]   --->   Operation 6747 'fadd' 'add40_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6748 [6/7] (2.34ns)   --->   "%add40_35 = fadd i32 %add36_35, i32 %mul39_35" [3dHLS.cpp:47]   --->   Operation 6748 'fadd' 'add40_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6749 [6/7] (2.34ns)   --->   "%add40_36 = fadd i32 %add36_36, i32 %mul39_36" [3dHLS.cpp:47]   --->   Operation 6749 'fadd' 'add40_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6750 [6/7] (2.34ns)   --->   "%add40_37 = fadd i32 %add36_37, i32 %mul39_37" [3dHLS.cpp:47]   --->   Operation 6750 'fadd' 'add40_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6751 [6/7] (2.34ns)   --->   "%add40_38 = fadd i32 %add36_38, i32 %mul39_38" [3dHLS.cpp:47]   --->   Operation 6751 'fadd' 'add40_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6752 [6/7] (2.34ns)   --->   "%add40_39 = fadd i32 %add36_39, i32 %mul39_39" [3dHLS.cpp:47]   --->   Operation 6752 'fadd' 'add40_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6753 [6/7] (2.34ns)   --->   "%add40_40 = fadd i32 %add36_40, i32 %mul39_40" [3dHLS.cpp:47]   --->   Operation 6753 'fadd' 'add40_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6754 [6/7] (2.34ns)   --->   "%add40_41 = fadd i32 %add36_41, i32 %mul39_41" [3dHLS.cpp:47]   --->   Operation 6754 'fadd' 'add40_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6755 [6/7] (2.34ns)   --->   "%add40_42 = fadd i32 %add36_42, i32 %mul39_42" [3dHLS.cpp:47]   --->   Operation 6755 'fadd' 'add40_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6756 [6/7] (2.34ns)   --->   "%add40_43 = fadd i32 %add36_43, i32 %mul39_43" [3dHLS.cpp:47]   --->   Operation 6756 'fadd' 'add40_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6757 [6/7] (2.34ns)   --->   "%add40_44 = fadd i32 %add36_44, i32 %mul39_44" [3dHLS.cpp:47]   --->   Operation 6757 'fadd' 'add40_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6758 [6/7] (2.34ns)   --->   "%add40_45 = fadd i32 %add36_45, i32 %mul39_45" [3dHLS.cpp:47]   --->   Operation 6758 'fadd' 'add40_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6759 [6/7] (2.34ns)   --->   "%add40_46 = fadd i32 %add36_46, i32 %mul39_46" [3dHLS.cpp:47]   --->   Operation 6759 'fadd' 'add40_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6760 [7/7] (2.34ns)   --->   "%add40_47 = fadd i32 %add36_47, i32 %mul39_47" [3dHLS.cpp:47]   --->   Operation 6760 'fadd' 'add40_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6761 [7/7] (2.34ns)   --->   "%add40_48 = fadd i32 %add36_48, i32 %mul39_48" [3dHLS.cpp:47]   --->   Operation 6761 'fadd' 'add40_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6762 [7/7] (2.34ns)   --->   "%add40_49 = fadd i32 %add36_49, i32 %mul39_49" [3dHLS.cpp:47]   --->   Operation 6762 'fadd' 'add40_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6763 [7/7] (2.34ns)   --->   "%add40_50 = fadd i32 %add36_50, i32 %mul39_50" [3dHLS.cpp:47]   --->   Operation 6763 'fadd' 'add40_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6764 [7/7] (2.34ns)   --->   "%add40_51 = fadd i32 %add36_51, i32 %mul39_51" [3dHLS.cpp:47]   --->   Operation 6764 'fadd' 'add40_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6765 [7/7] (2.34ns)   --->   "%add40_52 = fadd i32 %add36_52, i32 %mul39_52" [3dHLS.cpp:47]   --->   Operation 6765 'fadd' 'add40_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6766 [7/7] (2.34ns)   --->   "%add40_53 = fadd i32 %add36_53, i32 %mul39_53" [3dHLS.cpp:47]   --->   Operation 6766 'fadd' 'add40_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6767 [7/7] (2.34ns)   --->   "%add40_54 = fadd i32 %add36_54, i32 %mul39_54" [3dHLS.cpp:47]   --->   Operation 6767 'fadd' 'add40_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6768 [7/7] (2.34ns)   --->   "%add40_55 = fadd i32 %add36_55, i32 %mul39_55" [3dHLS.cpp:47]   --->   Operation 6768 'fadd' 'add40_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6769 [7/7] (2.34ns)   --->   "%add40_56 = fadd i32 %add36_56, i32 %mul39_56" [3dHLS.cpp:47]   --->   Operation 6769 'fadd' 'add40_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6770 [7/7] (2.34ns)   --->   "%add40_57 = fadd i32 %add36_57, i32 %mul39_57" [3dHLS.cpp:47]   --->   Operation 6770 'fadd' 'add40_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6771 [7/7] (2.34ns)   --->   "%add40_58 = fadd i32 %add36_58, i32 %mul39_58" [3dHLS.cpp:47]   --->   Operation 6771 'fadd' 'add40_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6772 [7/7] (2.34ns)   --->   "%add40_59 = fadd i32 %add36_59, i32 %mul39_59" [3dHLS.cpp:47]   --->   Operation 6772 'fadd' 'add40_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6773 [7/7] (2.34ns)   --->   "%add40_60 = fadd i32 %add36_60, i32 %mul39_60" [3dHLS.cpp:47]   --->   Operation 6773 'fadd' 'add40_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6774 [7/7] (2.34ns)   --->   "%add40_61 = fadd i32 %add36_61, i32 %mul39_61" [3dHLS.cpp:47]   --->   Operation 6774 'fadd' 'add40_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 6775 [7/7] (2.34ns)   --->   "%add40_62 = fadd i32 %add36_62, i32 %mul39_62" [3dHLS.cpp:47]   --->   Operation 6775 'fadd' 'add40_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.34>
ST_65 : Operation 6776 [3/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul8" [3dHLS.cpp:47]   --->   Operation 6776 'fadd' 'add7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6777 [3/7] (2.34ns)   --->   "%add40_1 = fadd i32 %add36_1, i32 %mul39_1" [3dHLS.cpp:47]   --->   Operation 6777 'fadd' 'add40_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6778 [3/7] (2.34ns)   --->   "%add40_2 = fadd i32 %add36_2, i32 %mul39_2" [3dHLS.cpp:47]   --->   Operation 6778 'fadd' 'add40_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6779 [3/7] (2.34ns)   --->   "%add40_3 = fadd i32 %add36_3, i32 %mul39_3" [3dHLS.cpp:47]   --->   Operation 6779 'fadd' 'add40_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6780 [3/7] (2.34ns)   --->   "%add40_4 = fadd i32 %add36_4, i32 %mul39_4" [3dHLS.cpp:47]   --->   Operation 6780 'fadd' 'add40_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6781 [3/7] (2.34ns)   --->   "%add40_5 = fadd i32 %add36_5, i32 %mul39_5" [3dHLS.cpp:47]   --->   Operation 6781 'fadd' 'add40_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6782 [3/7] (2.34ns)   --->   "%add40_6 = fadd i32 %add36_6, i32 %mul39_6" [3dHLS.cpp:47]   --->   Operation 6782 'fadd' 'add40_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6783 [3/7] (2.34ns)   --->   "%add40_7 = fadd i32 %add36_7, i32 %mul39_7" [3dHLS.cpp:47]   --->   Operation 6783 'fadd' 'add40_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6784 [3/7] (2.34ns)   --->   "%add40_8 = fadd i32 %add36_8, i32 %mul39_8" [3dHLS.cpp:47]   --->   Operation 6784 'fadd' 'add40_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6785 [3/7] (2.34ns)   --->   "%add40_9 = fadd i32 %add36_9, i32 %mul39_9" [3dHLS.cpp:47]   --->   Operation 6785 'fadd' 'add40_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6786 [3/7] (2.34ns)   --->   "%add40_s = fadd i32 %add36_s, i32 %mul39_s" [3dHLS.cpp:47]   --->   Operation 6786 'fadd' 'add40_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6787 [3/7] (2.34ns)   --->   "%add40_10 = fadd i32 %add36_10, i32 %mul39_10" [3dHLS.cpp:47]   --->   Operation 6787 'fadd' 'add40_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6788 [3/7] (2.34ns)   --->   "%add40_11 = fadd i32 %add36_11, i32 %mul39_11" [3dHLS.cpp:47]   --->   Operation 6788 'fadd' 'add40_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6789 [3/7] (2.34ns)   --->   "%add40_12 = fadd i32 %add36_12, i32 %mul39_12" [3dHLS.cpp:47]   --->   Operation 6789 'fadd' 'add40_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6790 [3/7] (2.34ns)   --->   "%add40_13 = fadd i32 %add36_13, i32 %mul39_13" [3dHLS.cpp:47]   --->   Operation 6790 'fadd' 'add40_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6791 [3/7] (2.34ns)   --->   "%add40_14 = fadd i32 %add36_14, i32 %mul39_14" [3dHLS.cpp:47]   --->   Operation 6791 'fadd' 'add40_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6792 [4/7] (2.34ns)   --->   "%add40_15 = fadd i32 %add36_15, i32 %mul39_15" [3dHLS.cpp:47]   --->   Operation 6792 'fadd' 'add40_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6793 [4/7] (2.34ns)   --->   "%add40_16 = fadd i32 %add36_16, i32 %mul39_16" [3dHLS.cpp:47]   --->   Operation 6793 'fadd' 'add40_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6794 [4/7] (2.34ns)   --->   "%add40_17 = fadd i32 %add36_17, i32 %mul39_17" [3dHLS.cpp:47]   --->   Operation 6794 'fadd' 'add40_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6795 [4/7] (2.34ns)   --->   "%add40_18 = fadd i32 %add36_18, i32 %mul39_18" [3dHLS.cpp:47]   --->   Operation 6795 'fadd' 'add40_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6796 [4/7] (2.34ns)   --->   "%add40_19 = fadd i32 %add36_19, i32 %mul39_19" [3dHLS.cpp:47]   --->   Operation 6796 'fadd' 'add40_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6797 [4/7] (2.34ns)   --->   "%add40_20 = fadd i32 %add36_20, i32 %mul39_20" [3dHLS.cpp:47]   --->   Operation 6797 'fadd' 'add40_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6798 [4/7] (2.34ns)   --->   "%add40_21 = fadd i32 %add36_21, i32 %mul39_21" [3dHLS.cpp:47]   --->   Operation 6798 'fadd' 'add40_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6799 [4/7] (2.34ns)   --->   "%add40_22 = fadd i32 %add36_22, i32 %mul39_22" [3dHLS.cpp:47]   --->   Operation 6799 'fadd' 'add40_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6800 [4/7] (2.34ns)   --->   "%add40_23 = fadd i32 %add36_23, i32 %mul39_23" [3dHLS.cpp:47]   --->   Operation 6800 'fadd' 'add40_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6801 [4/7] (2.34ns)   --->   "%add40_24 = fadd i32 %add36_24, i32 %mul39_24" [3dHLS.cpp:47]   --->   Operation 6801 'fadd' 'add40_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6802 [4/7] (2.34ns)   --->   "%add40_25 = fadd i32 %add36_25, i32 %mul39_25" [3dHLS.cpp:47]   --->   Operation 6802 'fadd' 'add40_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6803 [4/7] (2.34ns)   --->   "%add40_26 = fadd i32 %add36_26, i32 %mul39_26" [3dHLS.cpp:47]   --->   Operation 6803 'fadd' 'add40_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6804 [4/7] (2.34ns)   --->   "%add40_27 = fadd i32 %add36_27, i32 %mul39_27" [3dHLS.cpp:47]   --->   Operation 6804 'fadd' 'add40_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6805 [4/7] (2.34ns)   --->   "%add40_28 = fadd i32 %add36_28, i32 %mul39_28" [3dHLS.cpp:47]   --->   Operation 6805 'fadd' 'add40_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6806 [4/7] (2.34ns)   --->   "%add40_29 = fadd i32 %add36_29, i32 %mul39_29" [3dHLS.cpp:47]   --->   Operation 6806 'fadd' 'add40_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6807 [4/7] (2.34ns)   --->   "%add40_30 = fadd i32 %add36_30, i32 %mul39_30" [3dHLS.cpp:47]   --->   Operation 6807 'fadd' 'add40_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6808 [5/7] (2.34ns)   --->   "%add40_31 = fadd i32 %add36_31, i32 %mul39_31" [3dHLS.cpp:47]   --->   Operation 6808 'fadd' 'add40_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6809 [5/7] (2.34ns)   --->   "%add40_32 = fadd i32 %add36_32, i32 %mul39_32" [3dHLS.cpp:47]   --->   Operation 6809 'fadd' 'add40_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6810 [5/7] (2.34ns)   --->   "%add40_33 = fadd i32 %add36_33, i32 %mul39_33" [3dHLS.cpp:47]   --->   Operation 6810 'fadd' 'add40_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6811 [5/7] (2.34ns)   --->   "%add40_34 = fadd i32 %add36_34, i32 %mul39_34" [3dHLS.cpp:47]   --->   Operation 6811 'fadd' 'add40_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6812 [5/7] (2.34ns)   --->   "%add40_35 = fadd i32 %add36_35, i32 %mul39_35" [3dHLS.cpp:47]   --->   Operation 6812 'fadd' 'add40_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6813 [5/7] (2.34ns)   --->   "%add40_36 = fadd i32 %add36_36, i32 %mul39_36" [3dHLS.cpp:47]   --->   Operation 6813 'fadd' 'add40_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6814 [5/7] (2.34ns)   --->   "%add40_37 = fadd i32 %add36_37, i32 %mul39_37" [3dHLS.cpp:47]   --->   Operation 6814 'fadd' 'add40_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6815 [5/7] (2.34ns)   --->   "%add40_38 = fadd i32 %add36_38, i32 %mul39_38" [3dHLS.cpp:47]   --->   Operation 6815 'fadd' 'add40_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6816 [5/7] (2.34ns)   --->   "%add40_39 = fadd i32 %add36_39, i32 %mul39_39" [3dHLS.cpp:47]   --->   Operation 6816 'fadd' 'add40_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6817 [5/7] (2.34ns)   --->   "%add40_40 = fadd i32 %add36_40, i32 %mul39_40" [3dHLS.cpp:47]   --->   Operation 6817 'fadd' 'add40_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6818 [5/7] (2.34ns)   --->   "%add40_41 = fadd i32 %add36_41, i32 %mul39_41" [3dHLS.cpp:47]   --->   Operation 6818 'fadd' 'add40_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6819 [5/7] (2.34ns)   --->   "%add40_42 = fadd i32 %add36_42, i32 %mul39_42" [3dHLS.cpp:47]   --->   Operation 6819 'fadd' 'add40_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6820 [5/7] (2.34ns)   --->   "%add40_43 = fadd i32 %add36_43, i32 %mul39_43" [3dHLS.cpp:47]   --->   Operation 6820 'fadd' 'add40_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6821 [5/7] (2.34ns)   --->   "%add40_44 = fadd i32 %add36_44, i32 %mul39_44" [3dHLS.cpp:47]   --->   Operation 6821 'fadd' 'add40_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6822 [5/7] (2.34ns)   --->   "%add40_45 = fadd i32 %add36_45, i32 %mul39_45" [3dHLS.cpp:47]   --->   Operation 6822 'fadd' 'add40_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6823 [5/7] (2.34ns)   --->   "%add40_46 = fadd i32 %add36_46, i32 %mul39_46" [3dHLS.cpp:47]   --->   Operation 6823 'fadd' 'add40_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6824 [6/7] (2.34ns)   --->   "%add40_47 = fadd i32 %add36_47, i32 %mul39_47" [3dHLS.cpp:47]   --->   Operation 6824 'fadd' 'add40_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6825 [6/7] (2.34ns)   --->   "%add40_48 = fadd i32 %add36_48, i32 %mul39_48" [3dHLS.cpp:47]   --->   Operation 6825 'fadd' 'add40_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6826 [6/7] (2.34ns)   --->   "%add40_49 = fadd i32 %add36_49, i32 %mul39_49" [3dHLS.cpp:47]   --->   Operation 6826 'fadd' 'add40_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6827 [6/7] (2.34ns)   --->   "%add40_50 = fadd i32 %add36_50, i32 %mul39_50" [3dHLS.cpp:47]   --->   Operation 6827 'fadd' 'add40_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6828 [6/7] (2.34ns)   --->   "%add40_51 = fadd i32 %add36_51, i32 %mul39_51" [3dHLS.cpp:47]   --->   Operation 6828 'fadd' 'add40_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6829 [6/7] (2.34ns)   --->   "%add40_52 = fadd i32 %add36_52, i32 %mul39_52" [3dHLS.cpp:47]   --->   Operation 6829 'fadd' 'add40_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6830 [6/7] (2.34ns)   --->   "%add40_53 = fadd i32 %add36_53, i32 %mul39_53" [3dHLS.cpp:47]   --->   Operation 6830 'fadd' 'add40_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6831 [6/7] (2.34ns)   --->   "%add40_54 = fadd i32 %add36_54, i32 %mul39_54" [3dHLS.cpp:47]   --->   Operation 6831 'fadd' 'add40_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6832 [6/7] (2.34ns)   --->   "%add40_55 = fadd i32 %add36_55, i32 %mul39_55" [3dHLS.cpp:47]   --->   Operation 6832 'fadd' 'add40_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6833 [6/7] (2.34ns)   --->   "%add40_56 = fadd i32 %add36_56, i32 %mul39_56" [3dHLS.cpp:47]   --->   Operation 6833 'fadd' 'add40_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6834 [6/7] (2.34ns)   --->   "%add40_57 = fadd i32 %add36_57, i32 %mul39_57" [3dHLS.cpp:47]   --->   Operation 6834 'fadd' 'add40_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6835 [6/7] (2.34ns)   --->   "%add40_58 = fadd i32 %add36_58, i32 %mul39_58" [3dHLS.cpp:47]   --->   Operation 6835 'fadd' 'add40_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6836 [6/7] (2.34ns)   --->   "%add40_59 = fadd i32 %add36_59, i32 %mul39_59" [3dHLS.cpp:47]   --->   Operation 6836 'fadd' 'add40_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6837 [6/7] (2.34ns)   --->   "%add40_60 = fadd i32 %add36_60, i32 %mul39_60" [3dHLS.cpp:47]   --->   Operation 6837 'fadd' 'add40_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6838 [6/7] (2.34ns)   --->   "%add40_61 = fadd i32 %add36_61, i32 %mul39_61" [3dHLS.cpp:47]   --->   Operation 6838 'fadd' 'add40_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 6839 [6/7] (2.34ns)   --->   "%add40_62 = fadd i32 %add36_62, i32 %mul39_62" [3dHLS.cpp:47]   --->   Operation 6839 'fadd' 'add40_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.34>
ST_66 : Operation 6840 [2/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul8" [3dHLS.cpp:47]   --->   Operation 6840 'fadd' 'add7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6841 [2/7] (2.34ns)   --->   "%add40_1 = fadd i32 %add36_1, i32 %mul39_1" [3dHLS.cpp:47]   --->   Operation 6841 'fadd' 'add40_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6842 [2/7] (2.34ns)   --->   "%add40_2 = fadd i32 %add36_2, i32 %mul39_2" [3dHLS.cpp:47]   --->   Operation 6842 'fadd' 'add40_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6843 [2/7] (2.34ns)   --->   "%add40_3 = fadd i32 %add36_3, i32 %mul39_3" [3dHLS.cpp:47]   --->   Operation 6843 'fadd' 'add40_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6844 [2/7] (2.34ns)   --->   "%add40_4 = fadd i32 %add36_4, i32 %mul39_4" [3dHLS.cpp:47]   --->   Operation 6844 'fadd' 'add40_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6845 [2/7] (2.34ns)   --->   "%add40_5 = fadd i32 %add36_5, i32 %mul39_5" [3dHLS.cpp:47]   --->   Operation 6845 'fadd' 'add40_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6846 [2/7] (2.34ns)   --->   "%add40_6 = fadd i32 %add36_6, i32 %mul39_6" [3dHLS.cpp:47]   --->   Operation 6846 'fadd' 'add40_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6847 [2/7] (2.34ns)   --->   "%add40_7 = fadd i32 %add36_7, i32 %mul39_7" [3dHLS.cpp:47]   --->   Operation 6847 'fadd' 'add40_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6848 [2/7] (2.34ns)   --->   "%add40_8 = fadd i32 %add36_8, i32 %mul39_8" [3dHLS.cpp:47]   --->   Operation 6848 'fadd' 'add40_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6849 [2/7] (2.34ns)   --->   "%add40_9 = fadd i32 %add36_9, i32 %mul39_9" [3dHLS.cpp:47]   --->   Operation 6849 'fadd' 'add40_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6850 [2/7] (2.34ns)   --->   "%add40_s = fadd i32 %add36_s, i32 %mul39_s" [3dHLS.cpp:47]   --->   Operation 6850 'fadd' 'add40_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6851 [2/7] (2.34ns)   --->   "%add40_10 = fadd i32 %add36_10, i32 %mul39_10" [3dHLS.cpp:47]   --->   Operation 6851 'fadd' 'add40_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6852 [2/7] (2.34ns)   --->   "%add40_11 = fadd i32 %add36_11, i32 %mul39_11" [3dHLS.cpp:47]   --->   Operation 6852 'fadd' 'add40_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6853 [2/7] (2.34ns)   --->   "%add40_12 = fadd i32 %add36_12, i32 %mul39_12" [3dHLS.cpp:47]   --->   Operation 6853 'fadd' 'add40_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6854 [2/7] (2.34ns)   --->   "%add40_13 = fadd i32 %add36_13, i32 %mul39_13" [3dHLS.cpp:47]   --->   Operation 6854 'fadd' 'add40_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6855 [2/7] (2.34ns)   --->   "%add40_14 = fadd i32 %add36_14, i32 %mul39_14" [3dHLS.cpp:47]   --->   Operation 6855 'fadd' 'add40_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6856 [3/7] (2.34ns)   --->   "%add40_15 = fadd i32 %add36_15, i32 %mul39_15" [3dHLS.cpp:47]   --->   Operation 6856 'fadd' 'add40_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6857 [3/7] (2.34ns)   --->   "%add40_16 = fadd i32 %add36_16, i32 %mul39_16" [3dHLS.cpp:47]   --->   Operation 6857 'fadd' 'add40_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6858 [3/7] (2.34ns)   --->   "%add40_17 = fadd i32 %add36_17, i32 %mul39_17" [3dHLS.cpp:47]   --->   Operation 6858 'fadd' 'add40_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6859 [3/7] (2.34ns)   --->   "%add40_18 = fadd i32 %add36_18, i32 %mul39_18" [3dHLS.cpp:47]   --->   Operation 6859 'fadd' 'add40_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6860 [3/7] (2.34ns)   --->   "%add40_19 = fadd i32 %add36_19, i32 %mul39_19" [3dHLS.cpp:47]   --->   Operation 6860 'fadd' 'add40_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6861 [3/7] (2.34ns)   --->   "%add40_20 = fadd i32 %add36_20, i32 %mul39_20" [3dHLS.cpp:47]   --->   Operation 6861 'fadd' 'add40_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6862 [3/7] (2.34ns)   --->   "%add40_21 = fadd i32 %add36_21, i32 %mul39_21" [3dHLS.cpp:47]   --->   Operation 6862 'fadd' 'add40_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6863 [3/7] (2.34ns)   --->   "%add40_22 = fadd i32 %add36_22, i32 %mul39_22" [3dHLS.cpp:47]   --->   Operation 6863 'fadd' 'add40_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6864 [3/7] (2.34ns)   --->   "%add40_23 = fadd i32 %add36_23, i32 %mul39_23" [3dHLS.cpp:47]   --->   Operation 6864 'fadd' 'add40_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6865 [3/7] (2.34ns)   --->   "%add40_24 = fadd i32 %add36_24, i32 %mul39_24" [3dHLS.cpp:47]   --->   Operation 6865 'fadd' 'add40_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6866 [3/7] (2.34ns)   --->   "%add40_25 = fadd i32 %add36_25, i32 %mul39_25" [3dHLS.cpp:47]   --->   Operation 6866 'fadd' 'add40_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6867 [3/7] (2.34ns)   --->   "%add40_26 = fadd i32 %add36_26, i32 %mul39_26" [3dHLS.cpp:47]   --->   Operation 6867 'fadd' 'add40_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6868 [3/7] (2.34ns)   --->   "%add40_27 = fadd i32 %add36_27, i32 %mul39_27" [3dHLS.cpp:47]   --->   Operation 6868 'fadd' 'add40_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6869 [3/7] (2.34ns)   --->   "%add40_28 = fadd i32 %add36_28, i32 %mul39_28" [3dHLS.cpp:47]   --->   Operation 6869 'fadd' 'add40_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6870 [3/7] (2.34ns)   --->   "%add40_29 = fadd i32 %add36_29, i32 %mul39_29" [3dHLS.cpp:47]   --->   Operation 6870 'fadd' 'add40_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6871 [3/7] (2.34ns)   --->   "%add40_30 = fadd i32 %add36_30, i32 %mul39_30" [3dHLS.cpp:47]   --->   Operation 6871 'fadd' 'add40_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6872 [4/7] (2.34ns)   --->   "%add40_31 = fadd i32 %add36_31, i32 %mul39_31" [3dHLS.cpp:47]   --->   Operation 6872 'fadd' 'add40_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6873 [4/7] (2.34ns)   --->   "%add40_32 = fadd i32 %add36_32, i32 %mul39_32" [3dHLS.cpp:47]   --->   Operation 6873 'fadd' 'add40_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6874 [4/7] (2.34ns)   --->   "%add40_33 = fadd i32 %add36_33, i32 %mul39_33" [3dHLS.cpp:47]   --->   Operation 6874 'fadd' 'add40_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6875 [4/7] (2.34ns)   --->   "%add40_34 = fadd i32 %add36_34, i32 %mul39_34" [3dHLS.cpp:47]   --->   Operation 6875 'fadd' 'add40_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6876 [4/7] (2.34ns)   --->   "%add40_35 = fadd i32 %add36_35, i32 %mul39_35" [3dHLS.cpp:47]   --->   Operation 6876 'fadd' 'add40_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6877 [4/7] (2.34ns)   --->   "%add40_36 = fadd i32 %add36_36, i32 %mul39_36" [3dHLS.cpp:47]   --->   Operation 6877 'fadd' 'add40_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6878 [4/7] (2.34ns)   --->   "%add40_37 = fadd i32 %add36_37, i32 %mul39_37" [3dHLS.cpp:47]   --->   Operation 6878 'fadd' 'add40_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6879 [4/7] (2.34ns)   --->   "%add40_38 = fadd i32 %add36_38, i32 %mul39_38" [3dHLS.cpp:47]   --->   Operation 6879 'fadd' 'add40_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6880 [4/7] (2.34ns)   --->   "%add40_39 = fadd i32 %add36_39, i32 %mul39_39" [3dHLS.cpp:47]   --->   Operation 6880 'fadd' 'add40_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6881 [4/7] (2.34ns)   --->   "%add40_40 = fadd i32 %add36_40, i32 %mul39_40" [3dHLS.cpp:47]   --->   Operation 6881 'fadd' 'add40_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6882 [4/7] (2.34ns)   --->   "%add40_41 = fadd i32 %add36_41, i32 %mul39_41" [3dHLS.cpp:47]   --->   Operation 6882 'fadd' 'add40_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6883 [4/7] (2.34ns)   --->   "%add40_42 = fadd i32 %add36_42, i32 %mul39_42" [3dHLS.cpp:47]   --->   Operation 6883 'fadd' 'add40_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6884 [4/7] (2.34ns)   --->   "%add40_43 = fadd i32 %add36_43, i32 %mul39_43" [3dHLS.cpp:47]   --->   Operation 6884 'fadd' 'add40_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6885 [4/7] (2.34ns)   --->   "%add40_44 = fadd i32 %add36_44, i32 %mul39_44" [3dHLS.cpp:47]   --->   Operation 6885 'fadd' 'add40_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6886 [4/7] (2.34ns)   --->   "%add40_45 = fadd i32 %add36_45, i32 %mul39_45" [3dHLS.cpp:47]   --->   Operation 6886 'fadd' 'add40_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6887 [4/7] (2.34ns)   --->   "%add40_46 = fadd i32 %add36_46, i32 %mul39_46" [3dHLS.cpp:47]   --->   Operation 6887 'fadd' 'add40_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6888 [5/7] (2.34ns)   --->   "%add40_47 = fadd i32 %add36_47, i32 %mul39_47" [3dHLS.cpp:47]   --->   Operation 6888 'fadd' 'add40_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6889 [5/7] (2.34ns)   --->   "%add40_48 = fadd i32 %add36_48, i32 %mul39_48" [3dHLS.cpp:47]   --->   Operation 6889 'fadd' 'add40_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6890 [5/7] (2.34ns)   --->   "%add40_49 = fadd i32 %add36_49, i32 %mul39_49" [3dHLS.cpp:47]   --->   Operation 6890 'fadd' 'add40_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6891 [5/7] (2.34ns)   --->   "%add40_50 = fadd i32 %add36_50, i32 %mul39_50" [3dHLS.cpp:47]   --->   Operation 6891 'fadd' 'add40_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6892 [5/7] (2.34ns)   --->   "%add40_51 = fadd i32 %add36_51, i32 %mul39_51" [3dHLS.cpp:47]   --->   Operation 6892 'fadd' 'add40_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6893 [5/7] (2.34ns)   --->   "%add40_52 = fadd i32 %add36_52, i32 %mul39_52" [3dHLS.cpp:47]   --->   Operation 6893 'fadd' 'add40_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6894 [5/7] (2.34ns)   --->   "%add40_53 = fadd i32 %add36_53, i32 %mul39_53" [3dHLS.cpp:47]   --->   Operation 6894 'fadd' 'add40_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6895 [5/7] (2.34ns)   --->   "%add40_54 = fadd i32 %add36_54, i32 %mul39_54" [3dHLS.cpp:47]   --->   Operation 6895 'fadd' 'add40_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6896 [5/7] (2.34ns)   --->   "%add40_55 = fadd i32 %add36_55, i32 %mul39_55" [3dHLS.cpp:47]   --->   Operation 6896 'fadd' 'add40_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6897 [5/7] (2.34ns)   --->   "%add40_56 = fadd i32 %add36_56, i32 %mul39_56" [3dHLS.cpp:47]   --->   Operation 6897 'fadd' 'add40_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6898 [5/7] (2.34ns)   --->   "%add40_57 = fadd i32 %add36_57, i32 %mul39_57" [3dHLS.cpp:47]   --->   Operation 6898 'fadd' 'add40_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6899 [5/7] (2.34ns)   --->   "%add40_58 = fadd i32 %add36_58, i32 %mul39_58" [3dHLS.cpp:47]   --->   Operation 6899 'fadd' 'add40_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6900 [5/7] (2.34ns)   --->   "%add40_59 = fadd i32 %add36_59, i32 %mul39_59" [3dHLS.cpp:47]   --->   Operation 6900 'fadd' 'add40_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6901 [5/7] (2.34ns)   --->   "%add40_60 = fadd i32 %add36_60, i32 %mul39_60" [3dHLS.cpp:47]   --->   Operation 6901 'fadd' 'add40_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6902 [5/7] (2.34ns)   --->   "%add40_61 = fadd i32 %add36_61, i32 %mul39_61" [3dHLS.cpp:47]   --->   Operation 6902 'fadd' 'add40_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 6903 [5/7] (2.34ns)   --->   "%add40_62 = fadd i32 %add36_62, i32 %mul39_62" [3dHLS.cpp:47]   --->   Operation 6903 'fadd' 'add40_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.34>
ST_67 : Operation 6904 [1/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul8" [3dHLS.cpp:47]   --->   Operation 6904 'fadd' 'add7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6905 [1/7] (2.34ns)   --->   "%add40_1 = fadd i32 %add36_1, i32 %mul39_1" [3dHLS.cpp:47]   --->   Operation 6905 'fadd' 'add40_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6906 [1/7] (2.34ns)   --->   "%add40_2 = fadd i32 %add36_2, i32 %mul39_2" [3dHLS.cpp:47]   --->   Operation 6906 'fadd' 'add40_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6907 [1/7] (2.34ns)   --->   "%add40_3 = fadd i32 %add36_3, i32 %mul39_3" [3dHLS.cpp:47]   --->   Operation 6907 'fadd' 'add40_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6908 [1/7] (2.34ns)   --->   "%add40_4 = fadd i32 %add36_4, i32 %mul39_4" [3dHLS.cpp:47]   --->   Operation 6908 'fadd' 'add40_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6909 [1/7] (2.34ns)   --->   "%add40_5 = fadd i32 %add36_5, i32 %mul39_5" [3dHLS.cpp:47]   --->   Operation 6909 'fadd' 'add40_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6910 [1/7] (2.34ns)   --->   "%add40_6 = fadd i32 %add36_6, i32 %mul39_6" [3dHLS.cpp:47]   --->   Operation 6910 'fadd' 'add40_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6911 [1/7] (2.34ns)   --->   "%add40_7 = fadd i32 %add36_7, i32 %mul39_7" [3dHLS.cpp:47]   --->   Operation 6911 'fadd' 'add40_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6912 [1/7] (2.34ns)   --->   "%add40_8 = fadd i32 %add36_8, i32 %mul39_8" [3dHLS.cpp:47]   --->   Operation 6912 'fadd' 'add40_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6913 [1/7] (2.34ns)   --->   "%add40_9 = fadd i32 %add36_9, i32 %mul39_9" [3dHLS.cpp:47]   --->   Operation 6913 'fadd' 'add40_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6914 [1/7] (2.34ns)   --->   "%add40_s = fadd i32 %add36_s, i32 %mul39_s" [3dHLS.cpp:47]   --->   Operation 6914 'fadd' 'add40_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6915 [1/7] (2.34ns)   --->   "%add40_10 = fadd i32 %add36_10, i32 %mul39_10" [3dHLS.cpp:47]   --->   Operation 6915 'fadd' 'add40_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6916 [1/7] (2.34ns)   --->   "%add40_11 = fadd i32 %add36_11, i32 %mul39_11" [3dHLS.cpp:47]   --->   Operation 6916 'fadd' 'add40_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6917 [1/7] (2.34ns)   --->   "%add40_12 = fadd i32 %add36_12, i32 %mul39_12" [3dHLS.cpp:47]   --->   Operation 6917 'fadd' 'add40_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6918 [1/7] (2.34ns)   --->   "%add40_13 = fadd i32 %add36_13, i32 %mul39_13" [3dHLS.cpp:47]   --->   Operation 6918 'fadd' 'add40_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6919 [1/7] (2.34ns)   --->   "%add40_14 = fadd i32 %add36_14, i32 %mul39_14" [3dHLS.cpp:47]   --->   Operation 6919 'fadd' 'add40_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6920 [2/7] (2.34ns)   --->   "%add40_15 = fadd i32 %add36_15, i32 %mul39_15" [3dHLS.cpp:47]   --->   Operation 6920 'fadd' 'add40_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6921 [2/7] (2.34ns)   --->   "%add40_16 = fadd i32 %add36_16, i32 %mul39_16" [3dHLS.cpp:47]   --->   Operation 6921 'fadd' 'add40_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6922 [2/7] (2.34ns)   --->   "%add40_17 = fadd i32 %add36_17, i32 %mul39_17" [3dHLS.cpp:47]   --->   Operation 6922 'fadd' 'add40_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6923 [2/7] (2.34ns)   --->   "%add40_18 = fadd i32 %add36_18, i32 %mul39_18" [3dHLS.cpp:47]   --->   Operation 6923 'fadd' 'add40_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6924 [2/7] (2.34ns)   --->   "%add40_19 = fadd i32 %add36_19, i32 %mul39_19" [3dHLS.cpp:47]   --->   Operation 6924 'fadd' 'add40_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6925 [2/7] (2.34ns)   --->   "%add40_20 = fadd i32 %add36_20, i32 %mul39_20" [3dHLS.cpp:47]   --->   Operation 6925 'fadd' 'add40_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6926 [2/7] (2.34ns)   --->   "%add40_21 = fadd i32 %add36_21, i32 %mul39_21" [3dHLS.cpp:47]   --->   Operation 6926 'fadd' 'add40_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6927 [2/7] (2.34ns)   --->   "%add40_22 = fadd i32 %add36_22, i32 %mul39_22" [3dHLS.cpp:47]   --->   Operation 6927 'fadd' 'add40_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6928 [2/7] (2.34ns)   --->   "%add40_23 = fadd i32 %add36_23, i32 %mul39_23" [3dHLS.cpp:47]   --->   Operation 6928 'fadd' 'add40_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6929 [2/7] (2.34ns)   --->   "%add40_24 = fadd i32 %add36_24, i32 %mul39_24" [3dHLS.cpp:47]   --->   Operation 6929 'fadd' 'add40_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6930 [2/7] (2.34ns)   --->   "%add40_25 = fadd i32 %add36_25, i32 %mul39_25" [3dHLS.cpp:47]   --->   Operation 6930 'fadd' 'add40_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6931 [2/7] (2.34ns)   --->   "%add40_26 = fadd i32 %add36_26, i32 %mul39_26" [3dHLS.cpp:47]   --->   Operation 6931 'fadd' 'add40_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6932 [2/7] (2.34ns)   --->   "%add40_27 = fadd i32 %add36_27, i32 %mul39_27" [3dHLS.cpp:47]   --->   Operation 6932 'fadd' 'add40_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6933 [2/7] (2.34ns)   --->   "%add40_28 = fadd i32 %add36_28, i32 %mul39_28" [3dHLS.cpp:47]   --->   Operation 6933 'fadd' 'add40_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6934 [2/7] (2.34ns)   --->   "%add40_29 = fadd i32 %add36_29, i32 %mul39_29" [3dHLS.cpp:47]   --->   Operation 6934 'fadd' 'add40_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6935 [2/7] (2.34ns)   --->   "%add40_30 = fadd i32 %add36_30, i32 %mul39_30" [3dHLS.cpp:47]   --->   Operation 6935 'fadd' 'add40_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6936 [3/7] (2.34ns)   --->   "%add40_31 = fadd i32 %add36_31, i32 %mul39_31" [3dHLS.cpp:47]   --->   Operation 6936 'fadd' 'add40_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6937 [3/7] (2.34ns)   --->   "%add40_32 = fadd i32 %add36_32, i32 %mul39_32" [3dHLS.cpp:47]   --->   Operation 6937 'fadd' 'add40_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6938 [3/7] (2.34ns)   --->   "%add40_33 = fadd i32 %add36_33, i32 %mul39_33" [3dHLS.cpp:47]   --->   Operation 6938 'fadd' 'add40_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6939 [3/7] (2.34ns)   --->   "%add40_34 = fadd i32 %add36_34, i32 %mul39_34" [3dHLS.cpp:47]   --->   Operation 6939 'fadd' 'add40_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6940 [3/7] (2.34ns)   --->   "%add40_35 = fadd i32 %add36_35, i32 %mul39_35" [3dHLS.cpp:47]   --->   Operation 6940 'fadd' 'add40_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6941 [3/7] (2.34ns)   --->   "%add40_36 = fadd i32 %add36_36, i32 %mul39_36" [3dHLS.cpp:47]   --->   Operation 6941 'fadd' 'add40_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6942 [3/7] (2.34ns)   --->   "%add40_37 = fadd i32 %add36_37, i32 %mul39_37" [3dHLS.cpp:47]   --->   Operation 6942 'fadd' 'add40_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6943 [3/7] (2.34ns)   --->   "%add40_38 = fadd i32 %add36_38, i32 %mul39_38" [3dHLS.cpp:47]   --->   Operation 6943 'fadd' 'add40_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6944 [3/7] (2.34ns)   --->   "%add40_39 = fadd i32 %add36_39, i32 %mul39_39" [3dHLS.cpp:47]   --->   Operation 6944 'fadd' 'add40_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6945 [3/7] (2.34ns)   --->   "%add40_40 = fadd i32 %add36_40, i32 %mul39_40" [3dHLS.cpp:47]   --->   Operation 6945 'fadd' 'add40_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6946 [3/7] (2.34ns)   --->   "%add40_41 = fadd i32 %add36_41, i32 %mul39_41" [3dHLS.cpp:47]   --->   Operation 6946 'fadd' 'add40_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6947 [3/7] (2.34ns)   --->   "%add40_42 = fadd i32 %add36_42, i32 %mul39_42" [3dHLS.cpp:47]   --->   Operation 6947 'fadd' 'add40_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6948 [3/7] (2.34ns)   --->   "%add40_43 = fadd i32 %add36_43, i32 %mul39_43" [3dHLS.cpp:47]   --->   Operation 6948 'fadd' 'add40_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6949 [3/7] (2.34ns)   --->   "%add40_44 = fadd i32 %add36_44, i32 %mul39_44" [3dHLS.cpp:47]   --->   Operation 6949 'fadd' 'add40_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6950 [3/7] (2.34ns)   --->   "%add40_45 = fadd i32 %add36_45, i32 %mul39_45" [3dHLS.cpp:47]   --->   Operation 6950 'fadd' 'add40_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6951 [3/7] (2.34ns)   --->   "%add40_46 = fadd i32 %add36_46, i32 %mul39_46" [3dHLS.cpp:47]   --->   Operation 6951 'fadd' 'add40_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6952 [4/7] (2.34ns)   --->   "%add40_47 = fadd i32 %add36_47, i32 %mul39_47" [3dHLS.cpp:47]   --->   Operation 6952 'fadd' 'add40_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6953 [4/7] (2.34ns)   --->   "%add40_48 = fadd i32 %add36_48, i32 %mul39_48" [3dHLS.cpp:47]   --->   Operation 6953 'fadd' 'add40_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6954 [4/7] (2.34ns)   --->   "%add40_49 = fadd i32 %add36_49, i32 %mul39_49" [3dHLS.cpp:47]   --->   Operation 6954 'fadd' 'add40_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6955 [4/7] (2.34ns)   --->   "%add40_50 = fadd i32 %add36_50, i32 %mul39_50" [3dHLS.cpp:47]   --->   Operation 6955 'fadd' 'add40_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6956 [4/7] (2.34ns)   --->   "%add40_51 = fadd i32 %add36_51, i32 %mul39_51" [3dHLS.cpp:47]   --->   Operation 6956 'fadd' 'add40_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6957 [4/7] (2.34ns)   --->   "%add40_52 = fadd i32 %add36_52, i32 %mul39_52" [3dHLS.cpp:47]   --->   Operation 6957 'fadd' 'add40_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6958 [4/7] (2.34ns)   --->   "%add40_53 = fadd i32 %add36_53, i32 %mul39_53" [3dHLS.cpp:47]   --->   Operation 6958 'fadd' 'add40_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6959 [4/7] (2.34ns)   --->   "%add40_54 = fadd i32 %add36_54, i32 %mul39_54" [3dHLS.cpp:47]   --->   Operation 6959 'fadd' 'add40_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6960 [4/7] (2.34ns)   --->   "%add40_55 = fadd i32 %add36_55, i32 %mul39_55" [3dHLS.cpp:47]   --->   Operation 6960 'fadd' 'add40_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6961 [4/7] (2.34ns)   --->   "%add40_56 = fadd i32 %add36_56, i32 %mul39_56" [3dHLS.cpp:47]   --->   Operation 6961 'fadd' 'add40_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6962 [4/7] (2.34ns)   --->   "%add40_57 = fadd i32 %add36_57, i32 %mul39_57" [3dHLS.cpp:47]   --->   Operation 6962 'fadd' 'add40_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6963 [4/7] (2.34ns)   --->   "%add40_58 = fadd i32 %add36_58, i32 %mul39_58" [3dHLS.cpp:47]   --->   Operation 6963 'fadd' 'add40_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6964 [4/7] (2.34ns)   --->   "%add40_59 = fadd i32 %add36_59, i32 %mul39_59" [3dHLS.cpp:47]   --->   Operation 6964 'fadd' 'add40_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6965 [4/7] (2.34ns)   --->   "%add40_60 = fadd i32 %add36_60, i32 %mul39_60" [3dHLS.cpp:47]   --->   Operation 6965 'fadd' 'add40_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6966 [4/7] (2.34ns)   --->   "%add40_61 = fadd i32 %add36_61, i32 %mul39_61" [3dHLS.cpp:47]   --->   Operation 6966 'fadd' 'add40_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 6967 [4/7] (2.34ns)   --->   "%add40_62 = fadd i32 %add36_62, i32 %mul39_62" [3dHLS.cpp:47]   --->   Operation 6967 'fadd' 'add40_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.34>
ST_68 : Operation 6968 [7/7] (2.34ns)   --->   "%add8 = fadd i32 %add7, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 6968 'fadd' 'add8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6969 [7/7] (2.34ns)   --->   "%add42_1 = fadd i32 %add40_1, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 6969 'fadd' 'add42_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6970 [7/7] (2.34ns)   --->   "%add42_2 = fadd i32 %add40_2, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 6970 'fadd' 'add42_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6971 [7/7] (2.34ns)   --->   "%add42_3 = fadd i32 %add40_3, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 6971 'fadd' 'add42_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6972 [7/7] (2.34ns)   --->   "%add42_4 = fadd i32 %add40_4, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 6972 'fadd' 'add42_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6973 [7/7] (2.34ns)   --->   "%add42_5 = fadd i32 %add40_5, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 6973 'fadd' 'add42_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6974 [1/7] (2.34ns)   --->   "%add40_15 = fadd i32 %add36_15, i32 %mul39_15" [3dHLS.cpp:47]   --->   Operation 6974 'fadd' 'add40_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6975 [1/7] (2.34ns)   --->   "%add40_16 = fadd i32 %add36_16, i32 %mul39_16" [3dHLS.cpp:47]   --->   Operation 6975 'fadd' 'add40_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6976 [1/7] (2.34ns)   --->   "%add40_17 = fadd i32 %add36_17, i32 %mul39_17" [3dHLS.cpp:47]   --->   Operation 6976 'fadd' 'add40_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6977 [1/7] (2.34ns)   --->   "%add40_18 = fadd i32 %add36_18, i32 %mul39_18" [3dHLS.cpp:47]   --->   Operation 6977 'fadd' 'add40_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6978 [1/7] (2.34ns)   --->   "%add40_19 = fadd i32 %add36_19, i32 %mul39_19" [3dHLS.cpp:47]   --->   Operation 6978 'fadd' 'add40_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6979 [1/7] (2.34ns)   --->   "%add40_20 = fadd i32 %add36_20, i32 %mul39_20" [3dHLS.cpp:47]   --->   Operation 6979 'fadd' 'add40_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6980 [1/7] (2.34ns)   --->   "%add40_21 = fadd i32 %add36_21, i32 %mul39_21" [3dHLS.cpp:47]   --->   Operation 6980 'fadd' 'add40_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6981 [1/7] (2.34ns)   --->   "%add40_22 = fadd i32 %add36_22, i32 %mul39_22" [3dHLS.cpp:47]   --->   Operation 6981 'fadd' 'add40_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6982 [1/7] (2.34ns)   --->   "%add40_23 = fadd i32 %add36_23, i32 %mul39_23" [3dHLS.cpp:47]   --->   Operation 6982 'fadd' 'add40_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6983 [1/7] (2.34ns)   --->   "%add40_24 = fadd i32 %add36_24, i32 %mul39_24" [3dHLS.cpp:47]   --->   Operation 6983 'fadd' 'add40_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6984 [1/7] (2.34ns)   --->   "%add40_25 = fadd i32 %add36_25, i32 %mul39_25" [3dHLS.cpp:47]   --->   Operation 6984 'fadd' 'add40_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6985 [1/7] (2.34ns)   --->   "%add40_26 = fadd i32 %add36_26, i32 %mul39_26" [3dHLS.cpp:47]   --->   Operation 6985 'fadd' 'add40_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6986 [1/7] (2.34ns)   --->   "%add40_27 = fadd i32 %add36_27, i32 %mul39_27" [3dHLS.cpp:47]   --->   Operation 6986 'fadd' 'add40_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6987 [1/7] (2.34ns)   --->   "%add40_28 = fadd i32 %add36_28, i32 %mul39_28" [3dHLS.cpp:47]   --->   Operation 6987 'fadd' 'add40_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6988 [1/7] (2.34ns)   --->   "%add40_29 = fadd i32 %add36_29, i32 %mul39_29" [3dHLS.cpp:47]   --->   Operation 6988 'fadd' 'add40_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6989 [1/7] (2.34ns)   --->   "%add40_30 = fadd i32 %add36_30, i32 %mul39_30" [3dHLS.cpp:47]   --->   Operation 6989 'fadd' 'add40_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6990 [2/7] (2.34ns)   --->   "%add40_31 = fadd i32 %add36_31, i32 %mul39_31" [3dHLS.cpp:47]   --->   Operation 6990 'fadd' 'add40_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6991 [2/7] (2.34ns)   --->   "%add40_32 = fadd i32 %add36_32, i32 %mul39_32" [3dHLS.cpp:47]   --->   Operation 6991 'fadd' 'add40_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6992 [2/7] (2.34ns)   --->   "%add40_33 = fadd i32 %add36_33, i32 %mul39_33" [3dHLS.cpp:47]   --->   Operation 6992 'fadd' 'add40_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6993 [2/7] (2.34ns)   --->   "%add40_34 = fadd i32 %add36_34, i32 %mul39_34" [3dHLS.cpp:47]   --->   Operation 6993 'fadd' 'add40_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6994 [2/7] (2.34ns)   --->   "%add40_35 = fadd i32 %add36_35, i32 %mul39_35" [3dHLS.cpp:47]   --->   Operation 6994 'fadd' 'add40_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6995 [2/7] (2.34ns)   --->   "%add40_36 = fadd i32 %add36_36, i32 %mul39_36" [3dHLS.cpp:47]   --->   Operation 6995 'fadd' 'add40_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6996 [2/7] (2.34ns)   --->   "%add40_37 = fadd i32 %add36_37, i32 %mul39_37" [3dHLS.cpp:47]   --->   Operation 6996 'fadd' 'add40_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6997 [2/7] (2.34ns)   --->   "%add40_38 = fadd i32 %add36_38, i32 %mul39_38" [3dHLS.cpp:47]   --->   Operation 6997 'fadd' 'add40_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6998 [2/7] (2.34ns)   --->   "%add40_39 = fadd i32 %add36_39, i32 %mul39_39" [3dHLS.cpp:47]   --->   Operation 6998 'fadd' 'add40_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 6999 [2/7] (2.34ns)   --->   "%add40_40 = fadd i32 %add36_40, i32 %mul39_40" [3dHLS.cpp:47]   --->   Operation 6999 'fadd' 'add40_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7000 [2/7] (2.34ns)   --->   "%add40_41 = fadd i32 %add36_41, i32 %mul39_41" [3dHLS.cpp:47]   --->   Operation 7000 'fadd' 'add40_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7001 [2/7] (2.34ns)   --->   "%add40_42 = fadd i32 %add36_42, i32 %mul39_42" [3dHLS.cpp:47]   --->   Operation 7001 'fadd' 'add40_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7002 [2/7] (2.34ns)   --->   "%add40_43 = fadd i32 %add36_43, i32 %mul39_43" [3dHLS.cpp:47]   --->   Operation 7002 'fadd' 'add40_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7003 [2/7] (2.34ns)   --->   "%add40_44 = fadd i32 %add36_44, i32 %mul39_44" [3dHLS.cpp:47]   --->   Operation 7003 'fadd' 'add40_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7004 [2/7] (2.34ns)   --->   "%add40_45 = fadd i32 %add36_45, i32 %mul39_45" [3dHLS.cpp:47]   --->   Operation 7004 'fadd' 'add40_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7005 [2/7] (2.34ns)   --->   "%add40_46 = fadd i32 %add36_46, i32 %mul39_46" [3dHLS.cpp:47]   --->   Operation 7005 'fadd' 'add40_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7006 [3/7] (2.34ns)   --->   "%add40_47 = fadd i32 %add36_47, i32 %mul39_47" [3dHLS.cpp:47]   --->   Operation 7006 'fadd' 'add40_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7007 [3/7] (2.34ns)   --->   "%add40_48 = fadd i32 %add36_48, i32 %mul39_48" [3dHLS.cpp:47]   --->   Operation 7007 'fadd' 'add40_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7008 [3/7] (2.34ns)   --->   "%add40_49 = fadd i32 %add36_49, i32 %mul39_49" [3dHLS.cpp:47]   --->   Operation 7008 'fadd' 'add40_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7009 [3/7] (2.34ns)   --->   "%add40_50 = fadd i32 %add36_50, i32 %mul39_50" [3dHLS.cpp:47]   --->   Operation 7009 'fadd' 'add40_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7010 [3/7] (2.34ns)   --->   "%add40_51 = fadd i32 %add36_51, i32 %mul39_51" [3dHLS.cpp:47]   --->   Operation 7010 'fadd' 'add40_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7011 [3/7] (2.34ns)   --->   "%add40_52 = fadd i32 %add36_52, i32 %mul39_52" [3dHLS.cpp:47]   --->   Operation 7011 'fadd' 'add40_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7012 [3/7] (2.34ns)   --->   "%add40_53 = fadd i32 %add36_53, i32 %mul39_53" [3dHLS.cpp:47]   --->   Operation 7012 'fadd' 'add40_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7013 [3/7] (2.34ns)   --->   "%add40_54 = fadd i32 %add36_54, i32 %mul39_54" [3dHLS.cpp:47]   --->   Operation 7013 'fadd' 'add40_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7014 [3/7] (2.34ns)   --->   "%add40_55 = fadd i32 %add36_55, i32 %mul39_55" [3dHLS.cpp:47]   --->   Operation 7014 'fadd' 'add40_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7015 [3/7] (2.34ns)   --->   "%add40_56 = fadd i32 %add36_56, i32 %mul39_56" [3dHLS.cpp:47]   --->   Operation 7015 'fadd' 'add40_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7016 [3/7] (2.34ns)   --->   "%add40_57 = fadd i32 %add36_57, i32 %mul39_57" [3dHLS.cpp:47]   --->   Operation 7016 'fadd' 'add40_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7017 [3/7] (2.34ns)   --->   "%add40_58 = fadd i32 %add36_58, i32 %mul39_58" [3dHLS.cpp:47]   --->   Operation 7017 'fadd' 'add40_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7018 [3/7] (2.34ns)   --->   "%add40_59 = fadd i32 %add36_59, i32 %mul39_59" [3dHLS.cpp:47]   --->   Operation 7018 'fadd' 'add40_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7019 [3/7] (2.34ns)   --->   "%add40_60 = fadd i32 %add36_60, i32 %mul39_60" [3dHLS.cpp:47]   --->   Operation 7019 'fadd' 'add40_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7020 [3/7] (2.34ns)   --->   "%add40_61 = fadd i32 %add36_61, i32 %mul39_61" [3dHLS.cpp:47]   --->   Operation 7020 'fadd' 'add40_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7021 [3/7] (2.34ns)   --->   "%add40_62 = fadd i32 %add36_62, i32 %mul39_62" [3dHLS.cpp:47]   --->   Operation 7021 'fadd' 'add40_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.34>
ST_69 : Operation 7022 [6/7] (2.34ns)   --->   "%add8 = fadd i32 %add7, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7022 'fadd' 'add8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7023 [6/7] (2.34ns)   --->   "%add42_1 = fadd i32 %add40_1, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7023 'fadd' 'add42_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7024 [6/7] (2.34ns)   --->   "%add42_2 = fadd i32 %add40_2, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7024 'fadd' 'add42_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7025 [6/7] (2.34ns)   --->   "%add42_3 = fadd i32 %add40_3, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7025 'fadd' 'add42_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7026 [6/7] (2.34ns)   --->   "%add42_4 = fadd i32 %add40_4, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7026 'fadd' 'add42_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7027 [6/7] (2.34ns)   --->   "%add42_5 = fadd i32 %add40_5, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7027 'fadd' 'add42_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7028 [7/7] (2.34ns)   --->   "%add42_6 = fadd i32 %add40_6, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7028 'fadd' 'add42_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7029 [7/7] (2.34ns)   --->   "%add42_7 = fadd i32 %add40_7, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7029 'fadd' 'add42_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7030 [7/7] (2.34ns)   --->   "%add42_8 = fadd i32 %add40_8, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7030 'fadd' 'add42_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7031 [7/7] (2.34ns)   --->   "%add42_9 = fadd i32 %add40_9, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7031 'fadd' 'add42_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7032 [7/7] (2.34ns)   --->   "%add42_s = fadd i32 %add40_s, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7032 'fadd' 'add42_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7033 [7/7] (2.34ns)   --->   "%add42_10 = fadd i32 %add40_10, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7033 'fadd' 'add42_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7034 [1/7] (2.34ns)   --->   "%add40_31 = fadd i32 %add36_31, i32 %mul39_31" [3dHLS.cpp:47]   --->   Operation 7034 'fadd' 'add40_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7035 [1/7] (2.34ns)   --->   "%add40_32 = fadd i32 %add36_32, i32 %mul39_32" [3dHLS.cpp:47]   --->   Operation 7035 'fadd' 'add40_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7036 [1/7] (2.34ns)   --->   "%add40_33 = fadd i32 %add36_33, i32 %mul39_33" [3dHLS.cpp:47]   --->   Operation 7036 'fadd' 'add40_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7037 [1/7] (2.34ns)   --->   "%add40_34 = fadd i32 %add36_34, i32 %mul39_34" [3dHLS.cpp:47]   --->   Operation 7037 'fadd' 'add40_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7038 [1/7] (2.34ns)   --->   "%add40_35 = fadd i32 %add36_35, i32 %mul39_35" [3dHLS.cpp:47]   --->   Operation 7038 'fadd' 'add40_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7039 [1/7] (2.34ns)   --->   "%add40_36 = fadd i32 %add36_36, i32 %mul39_36" [3dHLS.cpp:47]   --->   Operation 7039 'fadd' 'add40_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7040 [1/7] (2.34ns)   --->   "%add40_37 = fadd i32 %add36_37, i32 %mul39_37" [3dHLS.cpp:47]   --->   Operation 7040 'fadd' 'add40_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7041 [1/7] (2.34ns)   --->   "%add40_38 = fadd i32 %add36_38, i32 %mul39_38" [3dHLS.cpp:47]   --->   Operation 7041 'fadd' 'add40_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7042 [1/7] (2.34ns)   --->   "%add40_39 = fadd i32 %add36_39, i32 %mul39_39" [3dHLS.cpp:47]   --->   Operation 7042 'fadd' 'add40_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7043 [1/7] (2.34ns)   --->   "%add40_40 = fadd i32 %add36_40, i32 %mul39_40" [3dHLS.cpp:47]   --->   Operation 7043 'fadd' 'add40_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7044 [1/7] (2.34ns)   --->   "%add40_41 = fadd i32 %add36_41, i32 %mul39_41" [3dHLS.cpp:47]   --->   Operation 7044 'fadd' 'add40_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7045 [1/7] (2.34ns)   --->   "%add40_42 = fadd i32 %add36_42, i32 %mul39_42" [3dHLS.cpp:47]   --->   Operation 7045 'fadd' 'add40_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7046 [1/7] (2.34ns)   --->   "%add40_43 = fadd i32 %add36_43, i32 %mul39_43" [3dHLS.cpp:47]   --->   Operation 7046 'fadd' 'add40_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7047 [1/7] (2.34ns)   --->   "%add40_44 = fadd i32 %add36_44, i32 %mul39_44" [3dHLS.cpp:47]   --->   Operation 7047 'fadd' 'add40_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7048 [1/7] (2.34ns)   --->   "%add40_45 = fadd i32 %add36_45, i32 %mul39_45" [3dHLS.cpp:47]   --->   Operation 7048 'fadd' 'add40_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7049 [1/7] (2.34ns)   --->   "%add40_46 = fadd i32 %add36_46, i32 %mul39_46" [3dHLS.cpp:47]   --->   Operation 7049 'fadd' 'add40_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7050 [2/7] (2.34ns)   --->   "%add40_47 = fadd i32 %add36_47, i32 %mul39_47" [3dHLS.cpp:47]   --->   Operation 7050 'fadd' 'add40_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7051 [2/7] (2.34ns)   --->   "%add40_48 = fadd i32 %add36_48, i32 %mul39_48" [3dHLS.cpp:47]   --->   Operation 7051 'fadd' 'add40_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7052 [2/7] (2.34ns)   --->   "%add40_49 = fadd i32 %add36_49, i32 %mul39_49" [3dHLS.cpp:47]   --->   Operation 7052 'fadd' 'add40_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7053 [2/7] (2.34ns)   --->   "%add40_50 = fadd i32 %add36_50, i32 %mul39_50" [3dHLS.cpp:47]   --->   Operation 7053 'fadd' 'add40_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7054 [2/7] (2.34ns)   --->   "%add40_51 = fadd i32 %add36_51, i32 %mul39_51" [3dHLS.cpp:47]   --->   Operation 7054 'fadd' 'add40_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7055 [2/7] (2.34ns)   --->   "%add40_52 = fadd i32 %add36_52, i32 %mul39_52" [3dHLS.cpp:47]   --->   Operation 7055 'fadd' 'add40_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7056 [2/7] (2.34ns)   --->   "%add40_53 = fadd i32 %add36_53, i32 %mul39_53" [3dHLS.cpp:47]   --->   Operation 7056 'fadd' 'add40_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7057 [2/7] (2.34ns)   --->   "%add40_54 = fadd i32 %add36_54, i32 %mul39_54" [3dHLS.cpp:47]   --->   Operation 7057 'fadd' 'add40_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7058 [2/7] (2.34ns)   --->   "%add40_55 = fadd i32 %add36_55, i32 %mul39_55" [3dHLS.cpp:47]   --->   Operation 7058 'fadd' 'add40_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7059 [2/7] (2.34ns)   --->   "%add40_56 = fadd i32 %add36_56, i32 %mul39_56" [3dHLS.cpp:47]   --->   Operation 7059 'fadd' 'add40_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7060 [2/7] (2.34ns)   --->   "%add40_57 = fadd i32 %add36_57, i32 %mul39_57" [3dHLS.cpp:47]   --->   Operation 7060 'fadd' 'add40_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7061 [2/7] (2.34ns)   --->   "%add40_58 = fadd i32 %add36_58, i32 %mul39_58" [3dHLS.cpp:47]   --->   Operation 7061 'fadd' 'add40_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7062 [2/7] (2.34ns)   --->   "%add40_59 = fadd i32 %add36_59, i32 %mul39_59" [3dHLS.cpp:47]   --->   Operation 7062 'fadd' 'add40_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7063 [2/7] (2.34ns)   --->   "%add40_60 = fadd i32 %add36_60, i32 %mul39_60" [3dHLS.cpp:47]   --->   Operation 7063 'fadd' 'add40_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7064 [2/7] (2.34ns)   --->   "%add40_61 = fadd i32 %add36_61, i32 %mul39_61" [3dHLS.cpp:47]   --->   Operation 7064 'fadd' 'add40_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 7065 [2/7] (2.34ns)   --->   "%add40_62 = fadd i32 %add36_62, i32 %mul39_62" [3dHLS.cpp:47]   --->   Operation 7065 'fadd' 'add40_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.34>
ST_70 : Operation 7066 [5/7] (2.34ns)   --->   "%add8 = fadd i32 %add7, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7066 'fadd' 'add8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7067 [5/7] (2.34ns)   --->   "%add42_1 = fadd i32 %add40_1, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7067 'fadd' 'add42_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7068 [5/7] (2.34ns)   --->   "%add42_2 = fadd i32 %add40_2, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7068 'fadd' 'add42_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7069 [5/7] (2.34ns)   --->   "%add42_3 = fadd i32 %add40_3, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7069 'fadd' 'add42_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7070 [5/7] (2.34ns)   --->   "%add42_4 = fadd i32 %add40_4, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7070 'fadd' 'add42_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7071 [5/7] (2.34ns)   --->   "%add42_5 = fadd i32 %add40_5, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7071 'fadd' 'add42_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7072 [6/7] (2.34ns)   --->   "%add42_6 = fadd i32 %add40_6, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7072 'fadd' 'add42_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7073 [6/7] (2.34ns)   --->   "%add42_7 = fadd i32 %add40_7, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7073 'fadd' 'add42_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7074 [6/7] (2.34ns)   --->   "%add42_8 = fadd i32 %add40_8, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7074 'fadd' 'add42_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7075 [6/7] (2.34ns)   --->   "%add42_9 = fadd i32 %add40_9, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7075 'fadd' 'add42_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7076 [6/7] (2.34ns)   --->   "%add42_s = fadd i32 %add40_s, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7076 'fadd' 'add42_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7077 [6/7] (2.34ns)   --->   "%add42_10 = fadd i32 %add40_10, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7077 'fadd' 'add42_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7078 [7/7] (2.34ns)   --->   "%add42_11 = fadd i32 %add40_11, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7078 'fadd' 'add42_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7079 [7/7] (2.34ns)   --->   "%add42_12 = fadd i32 %add40_12, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7079 'fadd' 'add42_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7080 [7/7] (2.34ns)   --->   "%add42_13 = fadd i32 %add40_13, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7080 'fadd' 'add42_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7081 [7/7] (2.34ns)   --->   "%add42_14 = fadd i32 %add40_14, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7081 'fadd' 'add42_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7082 [7/7] (2.34ns)   --->   "%add42_15 = fadd i32 %add40_15, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7082 'fadd' 'add42_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7083 [7/7] (2.34ns)   --->   "%add42_16 = fadd i32 %add40_16, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7083 'fadd' 'add42_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7084 [1/7] (2.34ns)   --->   "%add40_47 = fadd i32 %add36_47, i32 %mul39_47" [3dHLS.cpp:47]   --->   Operation 7084 'fadd' 'add40_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7085 [1/7] (2.34ns)   --->   "%add40_48 = fadd i32 %add36_48, i32 %mul39_48" [3dHLS.cpp:47]   --->   Operation 7085 'fadd' 'add40_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7086 [1/7] (2.34ns)   --->   "%add40_49 = fadd i32 %add36_49, i32 %mul39_49" [3dHLS.cpp:47]   --->   Operation 7086 'fadd' 'add40_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7087 [1/7] (2.34ns)   --->   "%add40_50 = fadd i32 %add36_50, i32 %mul39_50" [3dHLS.cpp:47]   --->   Operation 7087 'fadd' 'add40_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7088 [1/7] (2.34ns)   --->   "%add40_51 = fadd i32 %add36_51, i32 %mul39_51" [3dHLS.cpp:47]   --->   Operation 7088 'fadd' 'add40_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7089 [1/7] (2.34ns)   --->   "%add40_52 = fadd i32 %add36_52, i32 %mul39_52" [3dHLS.cpp:47]   --->   Operation 7089 'fadd' 'add40_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7090 [1/7] (2.34ns)   --->   "%add40_53 = fadd i32 %add36_53, i32 %mul39_53" [3dHLS.cpp:47]   --->   Operation 7090 'fadd' 'add40_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7091 [1/7] (2.34ns)   --->   "%add40_54 = fadd i32 %add36_54, i32 %mul39_54" [3dHLS.cpp:47]   --->   Operation 7091 'fadd' 'add40_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7092 [1/7] (2.34ns)   --->   "%add40_55 = fadd i32 %add36_55, i32 %mul39_55" [3dHLS.cpp:47]   --->   Operation 7092 'fadd' 'add40_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7093 [1/7] (2.34ns)   --->   "%add40_56 = fadd i32 %add36_56, i32 %mul39_56" [3dHLS.cpp:47]   --->   Operation 7093 'fadd' 'add40_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7094 [1/7] (2.34ns)   --->   "%add40_57 = fadd i32 %add36_57, i32 %mul39_57" [3dHLS.cpp:47]   --->   Operation 7094 'fadd' 'add40_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7095 [1/7] (2.34ns)   --->   "%add40_58 = fadd i32 %add36_58, i32 %mul39_58" [3dHLS.cpp:47]   --->   Operation 7095 'fadd' 'add40_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7096 [1/7] (2.34ns)   --->   "%add40_59 = fadd i32 %add36_59, i32 %mul39_59" [3dHLS.cpp:47]   --->   Operation 7096 'fadd' 'add40_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7097 [1/7] (2.34ns)   --->   "%add40_60 = fadd i32 %add36_60, i32 %mul39_60" [3dHLS.cpp:47]   --->   Operation 7097 'fadd' 'add40_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7098 [1/7] (2.34ns)   --->   "%add40_61 = fadd i32 %add36_61, i32 %mul39_61" [3dHLS.cpp:47]   --->   Operation 7098 'fadd' 'add40_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 7099 [1/7] (2.34ns)   --->   "%add40_62 = fadd i32 %add36_62, i32 %mul39_62" [3dHLS.cpp:47]   --->   Operation 7099 'fadd' 'add40_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.34>
ST_71 : Operation 7100 [4/7] (2.34ns)   --->   "%add8 = fadd i32 %add7, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7100 'fadd' 'add8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7101 [4/7] (2.34ns)   --->   "%add42_1 = fadd i32 %add40_1, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7101 'fadd' 'add42_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7102 [4/7] (2.34ns)   --->   "%add42_2 = fadd i32 %add40_2, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7102 'fadd' 'add42_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7103 [4/7] (2.34ns)   --->   "%add42_3 = fadd i32 %add40_3, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7103 'fadd' 'add42_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7104 [4/7] (2.34ns)   --->   "%add42_4 = fadd i32 %add40_4, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7104 'fadd' 'add42_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7105 [4/7] (2.34ns)   --->   "%add42_5 = fadd i32 %add40_5, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7105 'fadd' 'add42_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7106 [5/7] (2.34ns)   --->   "%add42_6 = fadd i32 %add40_6, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7106 'fadd' 'add42_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7107 [5/7] (2.34ns)   --->   "%add42_7 = fadd i32 %add40_7, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7107 'fadd' 'add42_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7108 [5/7] (2.34ns)   --->   "%add42_8 = fadd i32 %add40_8, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7108 'fadd' 'add42_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7109 [5/7] (2.34ns)   --->   "%add42_9 = fadd i32 %add40_9, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7109 'fadd' 'add42_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7110 [5/7] (2.34ns)   --->   "%add42_s = fadd i32 %add40_s, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7110 'fadd' 'add42_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7111 [5/7] (2.34ns)   --->   "%add42_10 = fadd i32 %add40_10, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7111 'fadd' 'add42_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7112 [6/7] (2.34ns)   --->   "%add42_11 = fadd i32 %add40_11, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7112 'fadd' 'add42_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7113 [6/7] (2.34ns)   --->   "%add42_12 = fadd i32 %add40_12, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7113 'fadd' 'add42_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7114 [6/7] (2.34ns)   --->   "%add42_13 = fadd i32 %add40_13, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7114 'fadd' 'add42_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7115 [6/7] (2.34ns)   --->   "%add42_14 = fadd i32 %add40_14, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7115 'fadd' 'add42_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7116 [6/7] (2.34ns)   --->   "%add42_15 = fadd i32 %add40_15, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7116 'fadd' 'add42_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7117 [6/7] (2.34ns)   --->   "%add42_16 = fadd i32 %add40_16, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7117 'fadd' 'add42_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7118 [7/7] (2.34ns)   --->   "%add42_17 = fadd i32 %add40_17, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7118 'fadd' 'add42_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7119 [7/7] (2.34ns)   --->   "%add42_18 = fadd i32 %add40_18, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7119 'fadd' 'add42_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7120 [7/7] (2.34ns)   --->   "%add42_19 = fadd i32 %add40_19, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7120 'fadd' 'add42_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7121 [7/7] (2.34ns)   --->   "%add42_20 = fadd i32 %add40_20, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7121 'fadd' 'add42_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7122 [7/7] (2.34ns)   --->   "%add42_21 = fadd i32 %add40_21, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7122 'fadd' 'add42_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7123 [7/7] (2.34ns)   --->   "%add42_22 = fadd i32 %add40_22, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7123 'fadd' 'add42_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7124 [7/7] (2.34ns)   --->   "%add42_23 = fadd i32 %add40_23, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7124 'fadd' 'add42_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7125 [7/7] (2.34ns)   --->   "%add42_24 = fadd i32 %add40_24, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7125 'fadd' 'add42_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7126 [7/7] (2.34ns)   --->   "%add42_25 = fadd i32 %add40_25, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7126 'fadd' 'add42_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7127 [7/7] (2.34ns)   --->   "%add42_26 = fadd i32 %add40_26, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7127 'fadd' 'add42_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7128 [7/7] (2.34ns)   --->   "%add42_27 = fadd i32 %add40_27, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7128 'fadd' 'add42_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7129 [7/7] (2.34ns)   --->   "%add42_28 = fadd i32 %add40_28, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7129 'fadd' 'add42_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7130 [7/7] (2.34ns)   --->   "%add42_29 = fadd i32 %add40_29, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7130 'fadd' 'add42_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7131 [7/7] (2.34ns)   --->   "%add42_30 = fadd i32 %add40_30, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7131 'fadd' 'add42_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7132 [7/7] (2.34ns)   --->   "%add42_31 = fadd i32 %add40_31, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7132 'fadd' 'add42_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7133 [7/7] (2.34ns)   --->   "%add42_32 = fadd i32 %add40_32, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7133 'fadd' 'add42_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7134 [7/7] (2.34ns)   --->   "%add42_33 = fadd i32 %add40_33, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7134 'fadd' 'add42_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7135 [7/7] (2.34ns)   --->   "%add42_34 = fadd i32 %add40_34, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7135 'fadd' 'add42_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7136 [7/7] (2.34ns)   --->   "%add42_35 = fadd i32 %add40_35, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7136 'fadd' 'add42_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7137 [7/7] (2.34ns)   --->   "%add42_36 = fadd i32 %add40_36, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7137 'fadd' 'add42_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7138 [7/7] (2.34ns)   --->   "%add42_37 = fadd i32 %add40_37, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7138 'fadd' 'add42_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 7139 [7/7] (2.34ns)   --->   "%add42_38 = fadd i32 %add40_38, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7139 'fadd' 'add42_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.34>
ST_72 : Operation 7140 [3/7] (2.34ns)   --->   "%add8 = fadd i32 %add7, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7140 'fadd' 'add8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7141 [3/7] (2.34ns)   --->   "%add42_1 = fadd i32 %add40_1, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7141 'fadd' 'add42_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7142 [3/7] (2.34ns)   --->   "%add42_2 = fadd i32 %add40_2, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7142 'fadd' 'add42_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7143 [3/7] (2.34ns)   --->   "%add42_3 = fadd i32 %add40_3, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7143 'fadd' 'add42_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7144 [3/7] (2.34ns)   --->   "%add42_4 = fadd i32 %add40_4, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7144 'fadd' 'add42_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7145 [3/7] (2.34ns)   --->   "%add42_5 = fadd i32 %add40_5, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7145 'fadd' 'add42_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7146 [4/7] (2.34ns)   --->   "%add42_6 = fadd i32 %add40_6, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7146 'fadd' 'add42_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7147 [4/7] (2.34ns)   --->   "%add42_7 = fadd i32 %add40_7, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7147 'fadd' 'add42_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7148 [4/7] (2.34ns)   --->   "%add42_8 = fadd i32 %add40_8, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7148 'fadd' 'add42_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7149 [4/7] (2.34ns)   --->   "%add42_9 = fadd i32 %add40_9, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7149 'fadd' 'add42_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7150 [4/7] (2.34ns)   --->   "%add42_s = fadd i32 %add40_s, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7150 'fadd' 'add42_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7151 [4/7] (2.34ns)   --->   "%add42_10 = fadd i32 %add40_10, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7151 'fadd' 'add42_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7152 [5/7] (2.34ns)   --->   "%add42_11 = fadd i32 %add40_11, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7152 'fadd' 'add42_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7153 [5/7] (2.34ns)   --->   "%add42_12 = fadd i32 %add40_12, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7153 'fadd' 'add42_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7154 [5/7] (2.34ns)   --->   "%add42_13 = fadd i32 %add40_13, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7154 'fadd' 'add42_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7155 [5/7] (2.34ns)   --->   "%add42_14 = fadd i32 %add40_14, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7155 'fadd' 'add42_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7156 [5/7] (2.34ns)   --->   "%add42_15 = fadd i32 %add40_15, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7156 'fadd' 'add42_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7157 [5/7] (2.34ns)   --->   "%add42_16 = fadd i32 %add40_16, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7157 'fadd' 'add42_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7158 [6/7] (2.34ns)   --->   "%add42_17 = fadd i32 %add40_17, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7158 'fadd' 'add42_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7159 [6/7] (2.34ns)   --->   "%add42_18 = fadd i32 %add40_18, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7159 'fadd' 'add42_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7160 [6/7] (2.34ns)   --->   "%add42_19 = fadd i32 %add40_19, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7160 'fadd' 'add42_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7161 [6/7] (2.34ns)   --->   "%add42_20 = fadd i32 %add40_20, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7161 'fadd' 'add42_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7162 [6/7] (2.34ns)   --->   "%add42_21 = fadd i32 %add40_21, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7162 'fadd' 'add42_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7163 [6/7] (2.34ns)   --->   "%add42_22 = fadd i32 %add40_22, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7163 'fadd' 'add42_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7164 [6/7] (2.34ns)   --->   "%add42_23 = fadd i32 %add40_23, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7164 'fadd' 'add42_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7165 [6/7] (2.34ns)   --->   "%add42_24 = fadd i32 %add40_24, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7165 'fadd' 'add42_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7166 [6/7] (2.34ns)   --->   "%add42_25 = fadd i32 %add40_25, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7166 'fadd' 'add42_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7167 [6/7] (2.34ns)   --->   "%add42_26 = fadd i32 %add40_26, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7167 'fadd' 'add42_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7168 [6/7] (2.34ns)   --->   "%add42_27 = fadd i32 %add40_27, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7168 'fadd' 'add42_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7169 [6/7] (2.34ns)   --->   "%add42_28 = fadd i32 %add40_28, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7169 'fadd' 'add42_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7170 [6/7] (2.34ns)   --->   "%add42_29 = fadd i32 %add40_29, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7170 'fadd' 'add42_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7171 [6/7] (2.34ns)   --->   "%add42_30 = fadd i32 %add40_30, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7171 'fadd' 'add42_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7172 [6/7] (2.34ns)   --->   "%add42_31 = fadd i32 %add40_31, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7172 'fadd' 'add42_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7173 [6/7] (2.34ns)   --->   "%add42_32 = fadd i32 %add40_32, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7173 'fadd' 'add42_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7174 [6/7] (2.34ns)   --->   "%add42_33 = fadd i32 %add40_33, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7174 'fadd' 'add42_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7175 [6/7] (2.34ns)   --->   "%add42_34 = fadd i32 %add40_34, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7175 'fadd' 'add42_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7176 [6/7] (2.34ns)   --->   "%add42_35 = fadd i32 %add40_35, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7176 'fadd' 'add42_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7177 [6/7] (2.34ns)   --->   "%add42_36 = fadd i32 %add40_36, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7177 'fadd' 'add42_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7178 [6/7] (2.34ns)   --->   "%add42_37 = fadd i32 %add40_37, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7178 'fadd' 'add42_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7179 [6/7] (2.34ns)   --->   "%add42_38 = fadd i32 %add40_38, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7179 'fadd' 'add42_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7180 [7/7] (2.34ns)   --->   "%add42_39 = fadd i32 %add40_39, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7180 'fadd' 'add42_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7181 [7/7] (2.34ns)   --->   "%add42_40 = fadd i32 %add40_40, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7181 'fadd' 'add42_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7182 [7/7] (2.34ns)   --->   "%add42_41 = fadd i32 %add40_41, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7182 'fadd' 'add42_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7183 [7/7] (2.34ns)   --->   "%add42_42 = fadd i32 %add40_42, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7183 'fadd' 'add42_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7184 [7/7] (2.34ns)   --->   "%add42_43 = fadd i32 %add40_43, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7184 'fadd' 'add42_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7185 [7/7] (2.34ns)   --->   "%add42_44 = fadd i32 %add40_44, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7185 'fadd' 'add42_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7186 [7/7] (2.34ns)   --->   "%add42_45 = fadd i32 %add40_45, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7186 'fadd' 'add42_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7187 [7/7] (2.34ns)   --->   "%add42_46 = fadd i32 %add40_46, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7187 'fadd' 'add42_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7188 [7/7] (2.34ns)   --->   "%add42_47 = fadd i32 %add40_47, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7188 'fadd' 'add42_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7189 [7/7] (2.34ns)   --->   "%add42_48 = fadd i32 %add40_48, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7189 'fadd' 'add42_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7190 [7/7] (2.34ns)   --->   "%add42_49 = fadd i32 %add40_49, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7190 'fadd' 'add42_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7191 [7/7] (2.34ns)   --->   "%add42_50 = fadd i32 %add40_50, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7191 'fadd' 'add42_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7192 [7/7] (2.34ns)   --->   "%add42_51 = fadd i32 %add40_51, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7192 'fadd' 'add42_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7193 [7/7] (2.34ns)   --->   "%add42_52 = fadd i32 %add40_52, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7193 'fadd' 'add42_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7194 [7/7] (2.34ns)   --->   "%add42_53 = fadd i32 %add40_53, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7194 'fadd' 'add42_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7195 [7/7] (2.34ns)   --->   "%add42_54 = fadd i32 %add40_54, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7195 'fadd' 'add42_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7196 [7/7] (2.34ns)   --->   "%add42_55 = fadd i32 %add40_55, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7196 'fadd' 'add42_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7197 [7/7] (2.34ns)   --->   "%add42_56 = fadd i32 %add40_56, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7197 'fadd' 'add42_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7198 [7/7] (2.34ns)   --->   "%add42_57 = fadd i32 %add40_57, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7198 'fadd' 'add42_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7199 [7/7] (2.34ns)   --->   "%add42_58 = fadd i32 %add40_58, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7199 'fadd' 'add42_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7200 [7/7] (2.34ns)   --->   "%add42_59 = fadd i32 %add40_59, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7200 'fadd' 'add42_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 7201 [7/7] (2.34ns)   --->   "%add42_60 = fadd i32 %add40_60, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7201 'fadd' 'add42_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.34>
ST_73 : Operation 7202 [2/7] (2.34ns)   --->   "%add8 = fadd i32 %add7, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7202 'fadd' 'add8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7203 [2/7] (2.34ns)   --->   "%add42_1 = fadd i32 %add40_1, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7203 'fadd' 'add42_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7204 [2/7] (2.34ns)   --->   "%add42_2 = fadd i32 %add40_2, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7204 'fadd' 'add42_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7205 [2/7] (2.34ns)   --->   "%add42_3 = fadd i32 %add40_3, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7205 'fadd' 'add42_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7206 [2/7] (2.34ns)   --->   "%add42_4 = fadd i32 %add40_4, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7206 'fadd' 'add42_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7207 [2/7] (2.34ns)   --->   "%add42_5 = fadd i32 %add40_5, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7207 'fadd' 'add42_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7208 [3/7] (2.34ns)   --->   "%add42_6 = fadd i32 %add40_6, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7208 'fadd' 'add42_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7209 [3/7] (2.34ns)   --->   "%add42_7 = fadd i32 %add40_7, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7209 'fadd' 'add42_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7210 [3/7] (2.34ns)   --->   "%add42_8 = fadd i32 %add40_8, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7210 'fadd' 'add42_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7211 [3/7] (2.34ns)   --->   "%add42_9 = fadd i32 %add40_9, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7211 'fadd' 'add42_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7212 [3/7] (2.34ns)   --->   "%add42_s = fadd i32 %add40_s, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7212 'fadd' 'add42_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7213 [3/7] (2.34ns)   --->   "%add42_10 = fadd i32 %add40_10, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7213 'fadd' 'add42_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7214 [4/7] (2.34ns)   --->   "%add42_11 = fadd i32 %add40_11, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7214 'fadd' 'add42_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7215 [4/7] (2.34ns)   --->   "%add42_12 = fadd i32 %add40_12, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7215 'fadd' 'add42_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7216 [4/7] (2.34ns)   --->   "%add42_13 = fadd i32 %add40_13, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7216 'fadd' 'add42_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7217 [4/7] (2.34ns)   --->   "%add42_14 = fadd i32 %add40_14, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7217 'fadd' 'add42_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7218 [4/7] (2.34ns)   --->   "%add42_15 = fadd i32 %add40_15, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7218 'fadd' 'add42_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7219 [4/7] (2.34ns)   --->   "%add42_16 = fadd i32 %add40_16, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7219 'fadd' 'add42_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7220 [5/7] (2.34ns)   --->   "%add42_17 = fadd i32 %add40_17, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7220 'fadd' 'add42_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7221 [5/7] (2.34ns)   --->   "%add42_18 = fadd i32 %add40_18, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7221 'fadd' 'add42_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7222 [5/7] (2.34ns)   --->   "%add42_19 = fadd i32 %add40_19, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7222 'fadd' 'add42_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7223 [5/7] (2.34ns)   --->   "%add42_20 = fadd i32 %add40_20, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7223 'fadd' 'add42_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7224 [5/7] (2.34ns)   --->   "%add42_21 = fadd i32 %add40_21, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7224 'fadd' 'add42_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7225 [5/7] (2.34ns)   --->   "%add42_22 = fadd i32 %add40_22, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7225 'fadd' 'add42_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7226 [5/7] (2.34ns)   --->   "%add42_23 = fadd i32 %add40_23, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7226 'fadd' 'add42_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7227 [5/7] (2.34ns)   --->   "%add42_24 = fadd i32 %add40_24, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7227 'fadd' 'add42_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7228 [5/7] (2.34ns)   --->   "%add42_25 = fadd i32 %add40_25, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7228 'fadd' 'add42_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7229 [5/7] (2.34ns)   --->   "%add42_26 = fadd i32 %add40_26, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7229 'fadd' 'add42_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7230 [5/7] (2.34ns)   --->   "%add42_27 = fadd i32 %add40_27, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7230 'fadd' 'add42_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7231 [5/7] (2.34ns)   --->   "%add42_28 = fadd i32 %add40_28, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7231 'fadd' 'add42_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7232 [5/7] (2.34ns)   --->   "%add42_29 = fadd i32 %add40_29, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7232 'fadd' 'add42_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7233 [5/7] (2.34ns)   --->   "%add42_30 = fadd i32 %add40_30, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7233 'fadd' 'add42_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7234 [5/7] (2.34ns)   --->   "%add42_31 = fadd i32 %add40_31, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7234 'fadd' 'add42_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7235 [5/7] (2.34ns)   --->   "%add42_32 = fadd i32 %add40_32, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7235 'fadd' 'add42_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7236 [5/7] (2.34ns)   --->   "%add42_33 = fadd i32 %add40_33, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7236 'fadd' 'add42_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7237 [5/7] (2.34ns)   --->   "%add42_34 = fadd i32 %add40_34, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7237 'fadd' 'add42_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7238 [5/7] (2.34ns)   --->   "%add42_35 = fadd i32 %add40_35, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7238 'fadd' 'add42_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7239 [5/7] (2.34ns)   --->   "%add42_36 = fadd i32 %add40_36, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7239 'fadd' 'add42_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7240 [5/7] (2.34ns)   --->   "%add42_37 = fadd i32 %add40_37, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7240 'fadd' 'add42_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7241 [5/7] (2.34ns)   --->   "%add42_38 = fadd i32 %add40_38, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7241 'fadd' 'add42_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7242 [6/7] (2.34ns)   --->   "%add42_39 = fadd i32 %add40_39, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7242 'fadd' 'add42_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7243 [6/7] (2.34ns)   --->   "%add42_40 = fadd i32 %add40_40, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7243 'fadd' 'add42_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7244 [6/7] (2.34ns)   --->   "%add42_41 = fadd i32 %add40_41, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7244 'fadd' 'add42_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7245 [6/7] (2.34ns)   --->   "%add42_42 = fadd i32 %add40_42, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7245 'fadd' 'add42_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7246 [6/7] (2.34ns)   --->   "%add42_43 = fadd i32 %add40_43, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7246 'fadd' 'add42_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7247 [6/7] (2.34ns)   --->   "%add42_44 = fadd i32 %add40_44, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7247 'fadd' 'add42_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7248 [6/7] (2.34ns)   --->   "%add42_45 = fadd i32 %add40_45, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7248 'fadd' 'add42_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7249 [6/7] (2.34ns)   --->   "%add42_46 = fadd i32 %add40_46, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7249 'fadd' 'add42_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7250 [6/7] (2.34ns)   --->   "%add42_47 = fadd i32 %add40_47, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7250 'fadd' 'add42_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7251 [6/7] (2.34ns)   --->   "%add42_48 = fadd i32 %add40_48, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7251 'fadd' 'add42_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7252 [6/7] (2.34ns)   --->   "%add42_49 = fadd i32 %add40_49, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7252 'fadd' 'add42_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7253 [6/7] (2.34ns)   --->   "%add42_50 = fadd i32 %add40_50, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7253 'fadd' 'add42_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7254 [6/7] (2.34ns)   --->   "%add42_51 = fadd i32 %add40_51, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7254 'fadd' 'add42_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7255 [6/7] (2.34ns)   --->   "%add42_52 = fadd i32 %add40_52, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7255 'fadd' 'add42_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7256 [6/7] (2.34ns)   --->   "%add42_53 = fadd i32 %add40_53, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7256 'fadd' 'add42_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7257 [6/7] (2.34ns)   --->   "%add42_54 = fadd i32 %add40_54, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7257 'fadd' 'add42_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7258 [6/7] (2.34ns)   --->   "%add42_55 = fadd i32 %add40_55, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7258 'fadd' 'add42_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7259 [6/7] (2.34ns)   --->   "%add42_56 = fadd i32 %add40_56, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7259 'fadd' 'add42_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7260 [6/7] (2.34ns)   --->   "%add42_57 = fadd i32 %add40_57, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7260 'fadd' 'add42_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7261 [6/7] (2.34ns)   --->   "%add42_58 = fadd i32 %add40_58, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7261 'fadd' 'add42_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7262 [6/7] (2.34ns)   --->   "%add42_59 = fadd i32 %add40_59, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7262 'fadd' 'add42_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7263 [6/7] (2.34ns)   --->   "%add42_60 = fadd i32 %add40_60, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7263 'fadd' 'add42_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7264 [7/7] (2.34ns)   --->   "%add42_61 = fadd i32 %add40_61, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7264 'fadd' 'add42_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 7265 [7/7] (2.34ns)   --->   "%add42_62 = fadd i32 %add40_62, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7265 'fadd' 'add42_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.34>
ST_74 : Operation 7266 [1/7] (2.34ns)   --->   "%add8 = fadd i32 %add7, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7266 'fadd' 'add8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7267 [1/7] (2.34ns)   --->   "%add42_1 = fadd i32 %add40_1, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7267 'fadd' 'add42_1' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7268 [1/7] (2.34ns)   --->   "%add42_2 = fadd i32 %add40_2, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7268 'fadd' 'add42_2' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7269 [1/7] (2.34ns)   --->   "%add42_3 = fadd i32 %add40_3, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7269 'fadd' 'add42_3' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7270 [1/7] (2.34ns)   --->   "%add42_4 = fadd i32 %add40_4, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7270 'fadd' 'add42_4' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7271 [1/7] (2.34ns)   --->   "%add42_5 = fadd i32 %add40_5, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7271 'fadd' 'add42_5' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7272 [2/7] (2.34ns)   --->   "%add42_6 = fadd i32 %add40_6, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7272 'fadd' 'add42_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7273 [2/7] (2.34ns)   --->   "%add42_7 = fadd i32 %add40_7, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7273 'fadd' 'add42_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7274 [2/7] (2.34ns)   --->   "%add42_8 = fadd i32 %add40_8, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7274 'fadd' 'add42_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7275 [2/7] (2.34ns)   --->   "%add42_9 = fadd i32 %add40_9, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7275 'fadd' 'add42_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7276 [2/7] (2.34ns)   --->   "%add42_s = fadd i32 %add40_s, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7276 'fadd' 'add42_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7277 [2/7] (2.34ns)   --->   "%add42_10 = fadd i32 %add40_10, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7277 'fadd' 'add42_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7278 [3/7] (2.34ns)   --->   "%add42_11 = fadd i32 %add40_11, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7278 'fadd' 'add42_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7279 [3/7] (2.34ns)   --->   "%add42_12 = fadd i32 %add40_12, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7279 'fadd' 'add42_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7280 [3/7] (2.34ns)   --->   "%add42_13 = fadd i32 %add40_13, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7280 'fadd' 'add42_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7281 [3/7] (2.34ns)   --->   "%add42_14 = fadd i32 %add40_14, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7281 'fadd' 'add42_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7282 [3/7] (2.34ns)   --->   "%add42_15 = fadd i32 %add40_15, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7282 'fadd' 'add42_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7283 [3/7] (2.34ns)   --->   "%add42_16 = fadd i32 %add40_16, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7283 'fadd' 'add42_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7284 [4/7] (2.34ns)   --->   "%add42_17 = fadd i32 %add40_17, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7284 'fadd' 'add42_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7285 [4/7] (2.34ns)   --->   "%add42_18 = fadd i32 %add40_18, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7285 'fadd' 'add42_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7286 [4/7] (2.34ns)   --->   "%add42_19 = fadd i32 %add40_19, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7286 'fadd' 'add42_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7287 [4/7] (2.34ns)   --->   "%add42_20 = fadd i32 %add40_20, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7287 'fadd' 'add42_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7288 [4/7] (2.34ns)   --->   "%add42_21 = fadd i32 %add40_21, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7288 'fadd' 'add42_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7289 [4/7] (2.34ns)   --->   "%add42_22 = fadd i32 %add40_22, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7289 'fadd' 'add42_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7290 [4/7] (2.34ns)   --->   "%add42_23 = fadd i32 %add40_23, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7290 'fadd' 'add42_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7291 [4/7] (2.34ns)   --->   "%add42_24 = fadd i32 %add40_24, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7291 'fadd' 'add42_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7292 [4/7] (2.34ns)   --->   "%add42_25 = fadd i32 %add40_25, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7292 'fadd' 'add42_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7293 [4/7] (2.34ns)   --->   "%add42_26 = fadd i32 %add40_26, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7293 'fadd' 'add42_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7294 [4/7] (2.34ns)   --->   "%add42_27 = fadd i32 %add40_27, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7294 'fadd' 'add42_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7295 [4/7] (2.34ns)   --->   "%add42_28 = fadd i32 %add40_28, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7295 'fadd' 'add42_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7296 [4/7] (2.34ns)   --->   "%add42_29 = fadd i32 %add40_29, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7296 'fadd' 'add42_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7297 [4/7] (2.34ns)   --->   "%add42_30 = fadd i32 %add40_30, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7297 'fadd' 'add42_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7298 [4/7] (2.34ns)   --->   "%add42_31 = fadd i32 %add40_31, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7298 'fadd' 'add42_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7299 [4/7] (2.34ns)   --->   "%add42_32 = fadd i32 %add40_32, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7299 'fadd' 'add42_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7300 [4/7] (2.34ns)   --->   "%add42_33 = fadd i32 %add40_33, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7300 'fadd' 'add42_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7301 [4/7] (2.34ns)   --->   "%add42_34 = fadd i32 %add40_34, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7301 'fadd' 'add42_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7302 [4/7] (2.34ns)   --->   "%add42_35 = fadd i32 %add40_35, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7302 'fadd' 'add42_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7303 [4/7] (2.34ns)   --->   "%add42_36 = fadd i32 %add40_36, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7303 'fadd' 'add42_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7304 [4/7] (2.34ns)   --->   "%add42_37 = fadd i32 %add40_37, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7304 'fadd' 'add42_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7305 [4/7] (2.34ns)   --->   "%add42_38 = fadd i32 %add40_38, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7305 'fadd' 'add42_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7306 [5/7] (2.34ns)   --->   "%add42_39 = fadd i32 %add40_39, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7306 'fadd' 'add42_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7307 [5/7] (2.34ns)   --->   "%add42_40 = fadd i32 %add40_40, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7307 'fadd' 'add42_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7308 [5/7] (2.34ns)   --->   "%add42_41 = fadd i32 %add40_41, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7308 'fadd' 'add42_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7309 [5/7] (2.34ns)   --->   "%add42_42 = fadd i32 %add40_42, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7309 'fadd' 'add42_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7310 [5/7] (2.34ns)   --->   "%add42_43 = fadd i32 %add40_43, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7310 'fadd' 'add42_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7311 [5/7] (2.34ns)   --->   "%add42_44 = fadd i32 %add40_44, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7311 'fadd' 'add42_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7312 [5/7] (2.34ns)   --->   "%add42_45 = fadd i32 %add40_45, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7312 'fadd' 'add42_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7313 [5/7] (2.34ns)   --->   "%add42_46 = fadd i32 %add40_46, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7313 'fadd' 'add42_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7314 [5/7] (2.34ns)   --->   "%add42_47 = fadd i32 %add40_47, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7314 'fadd' 'add42_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7315 [5/7] (2.34ns)   --->   "%add42_48 = fadd i32 %add40_48, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7315 'fadd' 'add42_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7316 [5/7] (2.34ns)   --->   "%add42_49 = fadd i32 %add40_49, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7316 'fadd' 'add42_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7317 [5/7] (2.34ns)   --->   "%add42_50 = fadd i32 %add40_50, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7317 'fadd' 'add42_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7318 [5/7] (2.34ns)   --->   "%add42_51 = fadd i32 %add40_51, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7318 'fadd' 'add42_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7319 [5/7] (2.34ns)   --->   "%add42_52 = fadd i32 %add40_52, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7319 'fadd' 'add42_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7320 [5/7] (2.34ns)   --->   "%add42_53 = fadd i32 %add40_53, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7320 'fadd' 'add42_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7321 [5/7] (2.34ns)   --->   "%add42_54 = fadd i32 %add40_54, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7321 'fadd' 'add42_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7322 [5/7] (2.34ns)   --->   "%add42_55 = fadd i32 %add40_55, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7322 'fadd' 'add42_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7323 [5/7] (2.34ns)   --->   "%add42_56 = fadd i32 %add40_56, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7323 'fadd' 'add42_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7324 [5/7] (2.34ns)   --->   "%add42_57 = fadd i32 %add40_57, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7324 'fadd' 'add42_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7325 [5/7] (2.34ns)   --->   "%add42_58 = fadd i32 %add40_58, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7325 'fadd' 'add42_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7326 [5/7] (2.34ns)   --->   "%add42_59 = fadd i32 %add40_59, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7326 'fadd' 'add42_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7327 [5/7] (2.34ns)   --->   "%add42_60 = fadd i32 %add40_60, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7327 'fadd' 'add42_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7328 [6/7] (2.34ns)   --->   "%add42_61 = fadd i32 %add40_61, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7328 'fadd' 'add42_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 7329 [6/7] (2.34ns)   --->   "%add42_62 = fadd i32 %add40_62, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7329 'fadd' 'add42_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.34>
ST_75 : Operation 7330 [1/1] (0.00ns)   --->   "%result_buf_0_addr = getelementptr i32 %result_buf_0, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7330 'getelementptr' 'result_buf_0_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 7331 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add8, i8 %result_buf_0_addr" [3dHLS.cpp:47]   --->   Operation 7331 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_75 : Operation 7332 [1/1] (0.00ns)   --->   "%result_buf_1_addr = getelementptr i32 %result_buf_1, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7332 'getelementptr' 'result_buf_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 7333 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_1, i8 %result_buf_1_addr" [3dHLS.cpp:47]   --->   Operation 7333 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_75 : Operation 7334 [1/1] (0.00ns)   --->   "%result_buf_2_addr = getelementptr i32 %result_buf_2, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7334 'getelementptr' 'result_buf_2_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 7335 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_2, i8 %result_buf_2_addr" [3dHLS.cpp:47]   --->   Operation 7335 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_75 : Operation 7336 [1/1] (0.00ns)   --->   "%result_buf_3_addr = getelementptr i32 %result_buf_3, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7336 'getelementptr' 'result_buf_3_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 7337 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_3, i8 %result_buf_3_addr" [3dHLS.cpp:47]   --->   Operation 7337 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_75 : Operation 7338 [1/1] (0.00ns)   --->   "%result_buf_4_addr = getelementptr i32 %result_buf_4, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7338 'getelementptr' 'result_buf_4_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 7339 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_4, i8 %result_buf_4_addr" [3dHLS.cpp:47]   --->   Operation 7339 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_75 : Operation 7340 [1/1] (0.00ns)   --->   "%result_buf_5_addr = getelementptr i32 %result_buf_5, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7340 'getelementptr' 'result_buf_5_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 7341 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_5, i8 %result_buf_5_addr" [3dHLS.cpp:47]   --->   Operation 7341 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_75 : Operation 7342 [1/7] (2.34ns)   --->   "%add42_6 = fadd i32 %add40_6, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7342 'fadd' 'add42_6' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7343 [1/7] (2.34ns)   --->   "%add42_7 = fadd i32 %add40_7, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7343 'fadd' 'add42_7' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7344 [1/7] (2.34ns)   --->   "%add42_8 = fadd i32 %add40_8, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7344 'fadd' 'add42_8' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7345 [1/7] (2.34ns)   --->   "%add42_9 = fadd i32 %add40_9, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7345 'fadd' 'add42_9' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7346 [1/7] (2.34ns)   --->   "%add42_s = fadd i32 %add40_s, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7346 'fadd' 'add42_s' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7347 [1/7] (2.34ns)   --->   "%add42_10 = fadd i32 %add40_10, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7347 'fadd' 'add42_10' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7348 [2/7] (2.34ns)   --->   "%add42_11 = fadd i32 %add40_11, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7348 'fadd' 'add42_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7349 [2/7] (2.34ns)   --->   "%add42_12 = fadd i32 %add40_12, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7349 'fadd' 'add42_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7350 [2/7] (2.34ns)   --->   "%add42_13 = fadd i32 %add40_13, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7350 'fadd' 'add42_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7351 [2/7] (2.34ns)   --->   "%add42_14 = fadd i32 %add40_14, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7351 'fadd' 'add42_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7352 [2/7] (2.34ns)   --->   "%add42_15 = fadd i32 %add40_15, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7352 'fadd' 'add42_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7353 [2/7] (2.34ns)   --->   "%add42_16 = fadd i32 %add40_16, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7353 'fadd' 'add42_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7354 [3/7] (2.34ns)   --->   "%add42_17 = fadd i32 %add40_17, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7354 'fadd' 'add42_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7355 [3/7] (2.34ns)   --->   "%add42_18 = fadd i32 %add40_18, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7355 'fadd' 'add42_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7356 [3/7] (2.34ns)   --->   "%add42_19 = fadd i32 %add40_19, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7356 'fadd' 'add42_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7357 [3/7] (2.34ns)   --->   "%add42_20 = fadd i32 %add40_20, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7357 'fadd' 'add42_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7358 [3/7] (2.34ns)   --->   "%add42_21 = fadd i32 %add40_21, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7358 'fadd' 'add42_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7359 [3/7] (2.34ns)   --->   "%add42_22 = fadd i32 %add40_22, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7359 'fadd' 'add42_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7360 [3/7] (2.34ns)   --->   "%add42_23 = fadd i32 %add40_23, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7360 'fadd' 'add42_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7361 [3/7] (2.34ns)   --->   "%add42_24 = fadd i32 %add40_24, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7361 'fadd' 'add42_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7362 [3/7] (2.34ns)   --->   "%add42_25 = fadd i32 %add40_25, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7362 'fadd' 'add42_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7363 [3/7] (2.34ns)   --->   "%add42_26 = fadd i32 %add40_26, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7363 'fadd' 'add42_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7364 [3/7] (2.34ns)   --->   "%add42_27 = fadd i32 %add40_27, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7364 'fadd' 'add42_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7365 [3/7] (2.34ns)   --->   "%add42_28 = fadd i32 %add40_28, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7365 'fadd' 'add42_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7366 [3/7] (2.34ns)   --->   "%add42_29 = fadd i32 %add40_29, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7366 'fadd' 'add42_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7367 [3/7] (2.34ns)   --->   "%add42_30 = fadd i32 %add40_30, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7367 'fadd' 'add42_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7368 [3/7] (2.34ns)   --->   "%add42_31 = fadd i32 %add40_31, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7368 'fadd' 'add42_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7369 [3/7] (2.34ns)   --->   "%add42_32 = fadd i32 %add40_32, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7369 'fadd' 'add42_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7370 [3/7] (2.34ns)   --->   "%add42_33 = fadd i32 %add40_33, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7370 'fadd' 'add42_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7371 [3/7] (2.34ns)   --->   "%add42_34 = fadd i32 %add40_34, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7371 'fadd' 'add42_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7372 [3/7] (2.34ns)   --->   "%add42_35 = fadd i32 %add40_35, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7372 'fadd' 'add42_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7373 [3/7] (2.34ns)   --->   "%add42_36 = fadd i32 %add40_36, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7373 'fadd' 'add42_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7374 [3/7] (2.34ns)   --->   "%add42_37 = fadd i32 %add40_37, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7374 'fadd' 'add42_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7375 [3/7] (2.34ns)   --->   "%add42_38 = fadd i32 %add40_38, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7375 'fadd' 'add42_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7376 [4/7] (2.34ns)   --->   "%add42_39 = fadd i32 %add40_39, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7376 'fadd' 'add42_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7377 [4/7] (2.34ns)   --->   "%add42_40 = fadd i32 %add40_40, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7377 'fadd' 'add42_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7378 [4/7] (2.34ns)   --->   "%add42_41 = fadd i32 %add40_41, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7378 'fadd' 'add42_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7379 [4/7] (2.34ns)   --->   "%add42_42 = fadd i32 %add40_42, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7379 'fadd' 'add42_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7380 [4/7] (2.34ns)   --->   "%add42_43 = fadd i32 %add40_43, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7380 'fadd' 'add42_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7381 [4/7] (2.34ns)   --->   "%add42_44 = fadd i32 %add40_44, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7381 'fadd' 'add42_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7382 [4/7] (2.34ns)   --->   "%add42_45 = fadd i32 %add40_45, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7382 'fadd' 'add42_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7383 [4/7] (2.34ns)   --->   "%add42_46 = fadd i32 %add40_46, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7383 'fadd' 'add42_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7384 [4/7] (2.34ns)   --->   "%add42_47 = fadd i32 %add40_47, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7384 'fadd' 'add42_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7385 [4/7] (2.34ns)   --->   "%add42_48 = fadd i32 %add40_48, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7385 'fadd' 'add42_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7386 [4/7] (2.34ns)   --->   "%add42_49 = fadd i32 %add40_49, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7386 'fadd' 'add42_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7387 [4/7] (2.34ns)   --->   "%add42_50 = fadd i32 %add40_50, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7387 'fadd' 'add42_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7388 [4/7] (2.34ns)   --->   "%add42_51 = fadd i32 %add40_51, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7388 'fadd' 'add42_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7389 [4/7] (2.34ns)   --->   "%add42_52 = fadd i32 %add40_52, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7389 'fadd' 'add42_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7390 [4/7] (2.34ns)   --->   "%add42_53 = fadd i32 %add40_53, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7390 'fadd' 'add42_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7391 [4/7] (2.34ns)   --->   "%add42_54 = fadd i32 %add40_54, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7391 'fadd' 'add42_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7392 [4/7] (2.34ns)   --->   "%add42_55 = fadd i32 %add40_55, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7392 'fadd' 'add42_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7393 [4/7] (2.34ns)   --->   "%add42_56 = fadd i32 %add40_56, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7393 'fadd' 'add42_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7394 [4/7] (2.34ns)   --->   "%add42_57 = fadd i32 %add40_57, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7394 'fadd' 'add42_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7395 [4/7] (2.34ns)   --->   "%add42_58 = fadd i32 %add40_58, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7395 'fadd' 'add42_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7396 [4/7] (2.34ns)   --->   "%add42_59 = fadd i32 %add40_59, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7396 'fadd' 'add42_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7397 [4/7] (2.34ns)   --->   "%add42_60 = fadd i32 %add40_60, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7397 'fadd' 'add42_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7398 [5/7] (2.34ns)   --->   "%add42_61 = fadd i32 %add40_61, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7398 'fadd' 'add42_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 7399 [5/7] (2.34ns)   --->   "%add42_62 = fadd i32 %add40_62, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7399 'fadd' 'add42_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.34>
ST_76 : Operation 7400 [1/1] (0.00ns)   --->   "%result_buf_6_addr = getelementptr i32 %result_buf_6, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7400 'getelementptr' 'result_buf_6_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 7401 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_6, i8 %result_buf_6_addr" [3dHLS.cpp:47]   --->   Operation 7401 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 7402 [1/1] (0.00ns)   --->   "%result_buf_7_addr = getelementptr i32 %result_buf_7, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7402 'getelementptr' 'result_buf_7_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 7403 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_7, i8 %result_buf_7_addr" [3dHLS.cpp:47]   --->   Operation 7403 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 7404 [1/1] (0.00ns)   --->   "%result_buf_8_addr = getelementptr i32 %result_buf_8, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7404 'getelementptr' 'result_buf_8_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 7405 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_8, i8 %result_buf_8_addr" [3dHLS.cpp:47]   --->   Operation 7405 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 7406 [1/1] (0.00ns)   --->   "%result_buf_9_addr = getelementptr i32 %result_buf_9, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7406 'getelementptr' 'result_buf_9_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 7407 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_9, i8 %result_buf_9_addr" [3dHLS.cpp:47]   --->   Operation 7407 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 7408 [1/1] (0.00ns)   --->   "%result_buf_10_addr = getelementptr i32 %result_buf_10, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7408 'getelementptr' 'result_buf_10_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 7409 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_s, i8 %result_buf_10_addr" [3dHLS.cpp:47]   --->   Operation 7409 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 7410 [1/1] (0.00ns)   --->   "%result_buf_11_addr = getelementptr i32 %result_buf_11, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7410 'getelementptr' 'result_buf_11_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 7411 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_10, i8 %result_buf_11_addr" [3dHLS.cpp:47]   --->   Operation 7411 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 7412 [1/7] (2.34ns)   --->   "%add42_11 = fadd i32 %add40_11, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7412 'fadd' 'add42_11' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7413 [1/7] (2.34ns)   --->   "%add42_12 = fadd i32 %add40_12, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7413 'fadd' 'add42_12' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7414 [1/7] (2.34ns)   --->   "%add42_13 = fadd i32 %add40_13, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7414 'fadd' 'add42_13' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7415 [1/7] (2.34ns)   --->   "%add42_14 = fadd i32 %add40_14, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7415 'fadd' 'add42_14' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7416 [1/7] (2.34ns)   --->   "%add42_15 = fadd i32 %add40_15, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7416 'fadd' 'add42_15' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7417 [1/7] (2.34ns)   --->   "%add42_16 = fadd i32 %add40_16, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7417 'fadd' 'add42_16' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7418 [2/7] (2.34ns)   --->   "%add42_17 = fadd i32 %add40_17, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7418 'fadd' 'add42_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7419 [2/7] (2.34ns)   --->   "%add42_18 = fadd i32 %add40_18, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7419 'fadd' 'add42_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7420 [2/7] (2.34ns)   --->   "%add42_19 = fadd i32 %add40_19, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7420 'fadd' 'add42_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7421 [2/7] (2.34ns)   --->   "%add42_20 = fadd i32 %add40_20, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7421 'fadd' 'add42_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7422 [2/7] (2.34ns)   --->   "%add42_21 = fadd i32 %add40_21, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7422 'fadd' 'add42_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7423 [2/7] (2.34ns)   --->   "%add42_22 = fadd i32 %add40_22, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7423 'fadd' 'add42_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7424 [2/7] (2.34ns)   --->   "%add42_23 = fadd i32 %add40_23, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7424 'fadd' 'add42_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7425 [2/7] (2.34ns)   --->   "%add42_24 = fadd i32 %add40_24, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7425 'fadd' 'add42_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7426 [2/7] (2.34ns)   --->   "%add42_25 = fadd i32 %add40_25, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7426 'fadd' 'add42_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7427 [2/7] (2.34ns)   --->   "%add42_26 = fadd i32 %add40_26, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7427 'fadd' 'add42_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7428 [2/7] (2.34ns)   --->   "%add42_27 = fadd i32 %add40_27, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7428 'fadd' 'add42_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7429 [2/7] (2.34ns)   --->   "%add42_28 = fadd i32 %add40_28, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7429 'fadd' 'add42_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7430 [2/7] (2.34ns)   --->   "%add42_29 = fadd i32 %add40_29, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7430 'fadd' 'add42_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7431 [2/7] (2.34ns)   --->   "%add42_30 = fadd i32 %add40_30, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7431 'fadd' 'add42_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7432 [2/7] (2.34ns)   --->   "%add42_31 = fadd i32 %add40_31, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7432 'fadd' 'add42_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7433 [2/7] (2.34ns)   --->   "%add42_32 = fadd i32 %add40_32, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7433 'fadd' 'add42_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7434 [2/7] (2.34ns)   --->   "%add42_33 = fadd i32 %add40_33, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7434 'fadd' 'add42_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7435 [2/7] (2.34ns)   --->   "%add42_34 = fadd i32 %add40_34, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7435 'fadd' 'add42_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7436 [2/7] (2.34ns)   --->   "%add42_35 = fadd i32 %add40_35, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7436 'fadd' 'add42_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7437 [2/7] (2.34ns)   --->   "%add42_36 = fadd i32 %add40_36, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7437 'fadd' 'add42_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7438 [2/7] (2.34ns)   --->   "%add42_37 = fadd i32 %add40_37, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7438 'fadd' 'add42_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7439 [2/7] (2.34ns)   --->   "%add42_38 = fadd i32 %add40_38, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7439 'fadd' 'add42_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7440 [3/7] (2.34ns)   --->   "%add42_39 = fadd i32 %add40_39, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7440 'fadd' 'add42_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7441 [3/7] (2.34ns)   --->   "%add42_40 = fadd i32 %add40_40, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7441 'fadd' 'add42_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7442 [3/7] (2.34ns)   --->   "%add42_41 = fadd i32 %add40_41, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7442 'fadd' 'add42_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7443 [3/7] (2.34ns)   --->   "%add42_42 = fadd i32 %add40_42, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7443 'fadd' 'add42_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7444 [3/7] (2.34ns)   --->   "%add42_43 = fadd i32 %add40_43, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7444 'fadd' 'add42_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7445 [3/7] (2.34ns)   --->   "%add42_44 = fadd i32 %add40_44, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7445 'fadd' 'add42_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7446 [3/7] (2.34ns)   --->   "%add42_45 = fadd i32 %add40_45, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7446 'fadd' 'add42_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7447 [3/7] (2.34ns)   --->   "%add42_46 = fadd i32 %add40_46, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7447 'fadd' 'add42_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7448 [3/7] (2.34ns)   --->   "%add42_47 = fadd i32 %add40_47, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7448 'fadd' 'add42_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7449 [3/7] (2.34ns)   --->   "%add42_48 = fadd i32 %add40_48, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7449 'fadd' 'add42_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7450 [3/7] (2.34ns)   --->   "%add42_49 = fadd i32 %add40_49, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7450 'fadd' 'add42_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7451 [3/7] (2.34ns)   --->   "%add42_50 = fadd i32 %add40_50, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7451 'fadd' 'add42_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7452 [3/7] (2.34ns)   --->   "%add42_51 = fadd i32 %add40_51, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7452 'fadd' 'add42_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7453 [3/7] (2.34ns)   --->   "%add42_52 = fadd i32 %add40_52, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7453 'fadd' 'add42_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7454 [3/7] (2.34ns)   --->   "%add42_53 = fadd i32 %add40_53, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7454 'fadd' 'add42_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7455 [3/7] (2.34ns)   --->   "%add42_54 = fadd i32 %add40_54, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7455 'fadd' 'add42_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7456 [3/7] (2.34ns)   --->   "%add42_55 = fadd i32 %add40_55, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7456 'fadd' 'add42_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7457 [3/7] (2.34ns)   --->   "%add42_56 = fadd i32 %add40_56, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7457 'fadd' 'add42_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7458 [3/7] (2.34ns)   --->   "%add42_57 = fadd i32 %add40_57, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7458 'fadd' 'add42_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7459 [3/7] (2.34ns)   --->   "%add42_58 = fadd i32 %add40_58, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7459 'fadd' 'add42_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7460 [3/7] (2.34ns)   --->   "%add42_59 = fadd i32 %add40_59, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7460 'fadd' 'add42_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7461 [3/7] (2.34ns)   --->   "%add42_60 = fadd i32 %add40_60, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7461 'fadd' 'add42_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7462 [4/7] (2.34ns)   --->   "%add42_61 = fadd i32 %add40_61, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7462 'fadd' 'add42_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 7463 [4/7] (2.34ns)   --->   "%add42_62 = fadd i32 %add40_62, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7463 'fadd' 'add42_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.34>
ST_77 : Operation 7464 [1/1] (0.00ns)   --->   "%result_buf_12_addr = getelementptr i32 %result_buf_12, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7464 'getelementptr' 'result_buf_12_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 7465 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_11, i8 %result_buf_12_addr" [3dHLS.cpp:47]   --->   Operation 7465 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 7466 [1/1] (0.00ns)   --->   "%result_buf_13_addr = getelementptr i32 %result_buf_13, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7466 'getelementptr' 'result_buf_13_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 7467 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_12, i8 %result_buf_13_addr" [3dHLS.cpp:47]   --->   Operation 7467 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 7468 [1/1] (0.00ns)   --->   "%result_buf_14_addr = getelementptr i32 %result_buf_14, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7468 'getelementptr' 'result_buf_14_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 7469 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_13, i8 %result_buf_14_addr" [3dHLS.cpp:47]   --->   Operation 7469 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 7470 [1/1] (0.00ns)   --->   "%result_buf_15_addr = getelementptr i32 %result_buf_15, i64 0, i64 %zext_ln47_128" [3dHLS.cpp:47]   --->   Operation 7470 'getelementptr' 'result_buf_15_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 7471 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_14, i8 %result_buf_15_addr" [3dHLS.cpp:47]   --->   Operation 7471 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 7472 [1/1] (0.00ns)   --->   "%result_buf_0_addr_1 = getelementptr i32 %result_buf_0, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7472 'getelementptr' 'result_buf_0_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 7473 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_15, i8 %result_buf_0_addr_1" [3dHLS.cpp:47]   --->   Operation 7473 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 7474 [1/1] (0.00ns)   --->   "%result_buf_1_addr_1 = getelementptr i32 %result_buf_1, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7474 'getelementptr' 'result_buf_1_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 7475 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_16, i8 %result_buf_1_addr_1" [3dHLS.cpp:47]   --->   Operation 7475 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 7476 [1/7] (2.34ns)   --->   "%add42_17 = fadd i32 %add40_17, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7476 'fadd' 'add42_17' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7477 [1/7] (2.34ns)   --->   "%add42_18 = fadd i32 %add40_18, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7477 'fadd' 'add42_18' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7478 [1/7] (2.34ns)   --->   "%add42_19 = fadd i32 %add40_19, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7478 'fadd' 'add42_19' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7479 [1/7] (2.34ns)   --->   "%add42_20 = fadd i32 %add40_20, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7479 'fadd' 'add42_20' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7480 [1/7] (2.34ns)   --->   "%add42_21 = fadd i32 %add40_21, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7480 'fadd' 'add42_21' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7481 [1/7] (2.34ns)   --->   "%add42_22 = fadd i32 %add40_22, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7481 'fadd' 'add42_22' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7482 [1/7] (2.34ns)   --->   "%add42_23 = fadd i32 %add40_23, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7482 'fadd' 'add42_23' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7483 [1/7] (2.34ns)   --->   "%add42_24 = fadd i32 %add40_24, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7483 'fadd' 'add42_24' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7484 [1/7] (2.34ns)   --->   "%add42_25 = fadd i32 %add40_25, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7484 'fadd' 'add42_25' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7485 [1/7] (2.34ns)   --->   "%add42_26 = fadd i32 %add40_26, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7485 'fadd' 'add42_26' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7486 [1/7] (2.34ns)   --->   "%add42_27 = fadd i32 %add40_27, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7486 'fadd' 'add42_27' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7487 [1/7] (2.34ns)   --->   "%add42_28 = fadd i32 %add40_28, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7487 'fadd' 'add42_28' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7488 [1/7] (2.34ns)   --->   "%add42_29 = fadd i32 %add40_29, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7488 'fadd' 'add42_29' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7489 [1/7] (2.34ns)   --->   "%add42_30 = fadd i32 %add40_30, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7489 'fadd' 'add42_30' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7490 [1/7] (2.34ns)   --->   "%add42_31 = fadd i32 %add40_31, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7490 'fadd' 'add42_31' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7491 [1/7] (2.34ns)   --->   "%add42_32 = fadd i32 %add40_32, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7491 'fadd' 'add42_32' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7492 [1/7] (2.34ns)   --->   "%add42_33 = fadd i32 %add40_33, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7492 'fadd' 'add42_33' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7493 [1/7] (2.34ns)   --->   "%add42_34 = fadd i32 %add40_34, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7493 'fadd' 'add42_34' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7494 [1/7] (2.34ns)   --->   "%add42_35 = fadd i32 %add40_35, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7494 'fadd' 'add42_35' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7495 [1/7] (2.34ns)   --->   "%add42_36 = fadd i32 %add40_36, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7495 'fadd' 'add42_36' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7496 [1/7] (2.34ns)   --->   "%add42_37 = fadd i32 %add40_37, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7496 'fadd' 'add42_37' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7497 [1/7] (2.34ns)   --->   "%add42_38 = fadd i32 %add40_38, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7497 'fadd' 'add42_38' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7498 [2/7] (2.34ns)   --->   "%add42_39 = fadd i32 %add40_39, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7498 'fadd' 'add42_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7499 [2/7] (2.34ns)   --->   "%add42_40 = fadd i32 %add40_40, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7499 'fadd' 'add42_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7500 [2/7] (2.34ns)   --->   "%add42_41 = fadd i32 %add40_41, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7500 'fadd' 'add42_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7501 [2/7] (2.34ns)   --->   "%add42_42 = fadd i32 %add40_42, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7501 'fadd' 'add42_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7502 [2/7] (2.34ns)   --->   "%add42_43 = fadd i32 %add40_43, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7502 'fadd' 'add42_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7503 [2/7] (2.34ns)   --->   "%add42_44 = fadd i32 %add40_44, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7503 'fadd' 'add42_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7504 [2/7] (2.34ns)   --->   "%add42_45 = fadd i32 %add40_45, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7504 'fadd' 'add42_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7505 [2/7] (2.34ns)   --->   "%add42_46 = fadd i32 %add40_46, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7505 'fadd' 'add42_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7506 [2/7] (2.34ns)   --->   "%add42_47 = fadd i32 %add40_47, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7506 'fadd' 'add42_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7507 [2/7] (2.34ns)   --->   "%add42_48 = fadd i32 %add40_48, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7507 'fadd' 'add42_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7508 [2/7] (2.34ns)   --->   "%add42_49 = fadd i32 %add40_49, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7508 'fadd' 'add42_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7509 [2/7] (2.34ns)   --->   "%add42_50 = fadd i32 %add40_50, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7509 'fadd' 'add42_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7510 [2/7] (2.34ns)   --->   "%add42_51 = fadd i32 %add40_51, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7510 'fadd' 'add42_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7511 [2/7] (2.34ns)   --->   "%add42_52 = fadd i32 %add40_52, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7511 'fadd' 'add42_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7512 [2/7] (2.34ns)   --->   "%add42_53 = fadd i32 %add40_53, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7512 'fadd' 'add42_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7513 [2/7] (2.34ns)   --->   "%add42_54 = fadd i32 %add40_54, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7513 'fadd' 'add42_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7514 [2/7] (2.34ns)   --->   "%add42_55 = fadd i32 %add40_55, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7514 'fadd' 'add42_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7515 [2/7] (2.34ns)   --->   "%add42_56 = fadd i32 %add40_56, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7515 'fadd' 'add42_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7516 [2/7] (2.34ns)   --->   "%add42_57 = fadd i32 %add40_57, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7516 'fadd' 'add42_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7517 [2/7] (2.34ns)   --->   "%add42_58 = fadd i32 %add40_58, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7517 'fadd' 'add42_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7518 [2/7] (2.34ns)   --->   "%add42_59 = fadd i32 %add40_59, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7518 'fadd' 'add42_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7519 [2/7] (2.34ns)   --->   "%add42_60 = fadd i32 %add40_60, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7519 'fadd' 'add42_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7520 [3/7] (2.34ns)   --->   "%add42_61 = fadd i32 %add40_61, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7520 'fadd' 'add42_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 7521 [3/7] (2.34ns)   --->   "%add42_62 = fadd i32 %add40_62, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7521 'fadd' 'add42_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.34>
ST_78 : Operation 7522 [1/1] (0.00ns)   --->   "%result_buf_2_addr_1 = getelementptr i32 %result_buf_2, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7522 'getelementptr' 'result_buf_2_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7523 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_17, i8 %result_buf_2_addr_1" [3dHLS.cpp:47]   --->   Operation 7523 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7524 [1/1] (0.00ns)   --->   "%result_buf_3_addr_1 = getelementptr i32 %result_buf_3, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7524 'getelementptr' 'result_buf_3_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7525 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_18, i8 %result_buf_3_addr_1" [3dHLS.cpp:47]   --->   Operation 7525 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7526 [1/1] (0.00ns)   --->   "%result_buf_4_addr_1 = getelementptr i32 %result_buf_4, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7526 'getelementptr' 'result_buf_4_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7527 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_19, i8 %result_buf_4_addr_1" [3dHLS.cpp:47]   --->   Operation 7527 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7528 [1/1] (0.00ns)   --->   "%result_buf_5_addr_1 = getelementptr i32 %result_buf_5, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7528 'getelementptr' 'result_buf_5_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7529 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_20, i8 %result_buf_5_addr_1" [3dHLS.cpp:47]   --->   Operation 7529 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7530 [1/1] (0.00ns)   --->   "%result_buf_6_addr_1 = getelementptr i32 %result_buf_6, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7530 'getelementptr' 'result_buf_6_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7531 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_21, i8 %result_buf_6_addr_1" [3dHLS.cpp:47]   --->   Operation 7531 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7532 [1/1] (0.00ns)   --->   "%result_buf_7_addr_1 = getelementptr i32 %result_buf_7, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7532 'getelementptr' 'result_buf_7_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7533 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_22, i8 %result_buf_7_addr_1" [3dHLS.cpp:47]   --->   Operation 7533 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7534 [1/1] (0.00ns)   --->   "%result_buf_8_addr_1 = getelementptr i32 %result_buf_8, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7534 'getelementptr' 'result_buf_8_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7535 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_23, i8 %result_buf_8_addr_1" [3dHLS.cpp:47]   --->   Operation 7535 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7536 [1/1] (0.00ns)   --->   "%result_buf_9_addr_1 = getelementptr i32 %result_buf_9, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7536 'getelementptr' 'result_buf_9_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7537 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_24, i8 %result_buf_9_addr_1" [3dHLS.cpp:47]   --->   Operation 7537 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7538 [1/1] (0.00ns)   --->   "%result_buf_10_addr_1 = getelementptr i32 %result_buf_10, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7538 'getelementptr' 'result_buf_10_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7539 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_25, i8 %result_buf_10_addr_1" [3dHLS.cpp:47]   --->   Operation 7539 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7540 [1/1] (0.00ns)   --->   "%result_buf_11_addr_1 = getelementptr i32 %result_buf_11, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7540 'getelementptr' 'result_buf_11_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7541 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_26, i8 %result_buf_11_addr_1" [3dHLS.cpp:47]   --->   Operation 7541 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7542 [1/1] (0.00ns)   --->   "%result_buf_12_addr_1 = getelementptr i32 %result_buf_12, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7542 'getelementptr' 'result_buf_12_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7543 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_27, i8 %result_buf_12_addr_1" [3dHLS.cpp:47]   --->   Operation 7543 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7544 [1/1] (0.00ns)   --->   "%result_buf_13_addr_1 = getelementptr i32 %result_buf_13, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7544 'getelementptr' 'result_buf_13_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7545 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_28, i8 %result_buf_13_addr_1" [3dHLS.cpp:47]   --->   Operation 7545 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7546 [1/1] (0.00ns)   --->   "%result_buf_14_addr_1 = getelementptr i32 %result_buf_14, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7546 'getelementptr' 'result_buf_14_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7547 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_29, i8 %result_buf_14_addr_1" [3dHLS.cpp:47]   --->   Operation 7547 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7548 [1/1] (0.00ns)   --->   "%result_buf_15_addr_1 = getelementptr i32 %result_buf_15, i64 0, i64 %zext_ln47_129" [3dHLS.cpp:47]   --->   Operation 7548 'getelementptr' 'result_buf_15_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7549 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_30, i8 %result_buf_15_addr_1" [3dHLS.cpp:47]   --->   Operation 7549 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7550 [1/1] (0.00ns)   --->   "%result_buf_0_addr_2 = getelementptr i32 %result_buf_0, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7550 'getelementptr' 'result_buf_0_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7551 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_31, i8 %result_buf_0_addr_2" [3dHLS.cpp:47]   --->   Operation 7551 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7552 [1/1] (0.00ns)   --->   "%result_buf_1_addr_2 = getelementptr i32 %result_buf_1, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7552 'getelementptr' 'result_buf_1_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7553 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_32, i8 %result_buf_1_addr_2" [3dHLS.cpp:47]   --->   Operation 7553 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7554 [1/1] (0.00ns)   --->   "%result_buf_2_addr_2 = getelementptr i32 %result_buf_2, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7554 'getelementptr' 'result_buf_2_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7555 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_33, i8 %result_buf_2_addr_2" [3dHLS.cpp:47]   --->   Operation 7555 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7556 [1/1] (0.00ns)   --->   "%result_buf_3_addr_2 = getelementptr i32 %result_buf_3, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7556 'getelementptr' 'result_buf_3_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7557 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_34, i8 %result_buf_3_addr_2" [3dHLS.cpp:47]   --->   Operation 7557 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7558 [1/1] (0.00ns)   --->   "%result_buf_4_addr_2 = getelementptr i32 %result_buf_4, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7558 'getelementptr' 'result_buf_4_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7559 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_35, i8 %result_buf_4_addr_2" [3dHLS.cpp:47]   --->   Operation 7559 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7560 [1/1] (0.00ns)   --->   "%result_buf_5_addr_2 = getelementptr i32 %result_buf_5, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7560 'getelementptr' 'result_buf_5_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7561 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_36, i8 %result_buf_5_addr_2" [3dHLS.cpp:47]   --->   Operation 7561 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7562 [1/1] (0.00ns)   --->   "%result_buf_6_addr_2 = getelementptr i32 %result_buf_6, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7562 'getelementptr' 'result_buf_6_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7563 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_37, i8 %result_buf_6_addr_2" [3dHLS.cpp:47]   --->   Operation 7563 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7564 [1/1] (0.00ns)   --->   "%result_buf_7_addr_2 = getelementptr i32 %result_buf_7, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7564 'getelementptr' 'result_buf_7_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 7565 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_38, i8 %result_buf_7_addr_2" [3dHLS.cpp:47]   --->   Operation 7565 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 7566 [1/7] (2.34ns)   --->   "%add42_39 = fadd i32 %add40_39, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7566 'fadd' 'add42_39' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7567 [1/7] (2.34ns)   --->   "%add42_40 = fadd i32 %add40_40, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7567 'fadd' 'add42_40' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7568 [1/7] (2.34ns)   --->   "%add42_41 = fadd i32 %add40_41, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7568 'fadd' 'add42_41' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7569 [1/7] (2.34ns)   --->   "%add42_42 = fadd i32 %add40_42, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7569 'fadd' 'add42_42' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7570 [1/7] (2.34ns)   --->   "%add42_43 = fadd i32 %add40_43, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7570 'fadd' 'add42_43' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7571 [1/7] (2.34ns)   --->   "%add42_44 = fadd i32 %add40_44, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7571 'fadd' 'add42_44' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7572 [1/7] (2.34ns)   --->   "%add42_45 = fadd i32 %add40_45, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7572 'fadd' 'add42_45' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7573 [1/7] (2.34ns)   --->   "%add42_46 = fadd i32 %add40_46, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7573 'fadd' 'add42_46' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7574 [1/7] (2.34ns)   --->   "%add42_47 = fadd i32 %add40_47, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7574 'fadd' 'add42_47' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7575 [1/7] (2.34ns)   --->   "%add42_48 = fadd i32 %add40_48, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7575 'fadd' 'add42_48' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7576 [1/7] (2.34ns)   --->   "%add42_49 = fadd i32 %add40_49, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7576 'fadd' 'add42_49' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7577 [1/7] (2.34ns)   --->   "%add42_50 = fadd i32 %add40_50, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7577 'fadd' 'add42_50' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7578 [1/7] (2.34ns)   --->   "%add42_51 = fadd i32 %add40_51, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7578 'fadd' 'add42_51' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7579 [1/7] (2.34ns)   --->   "%add42_52 = fadd i32 %add40_52, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7579 'fadd' 'add42_52' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7580 [1/7] (2.34ns)   --->   "%add42_53 = fadd i32 %add40_53, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7580 'fadd' 'add42_53' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7581 [1/7] (2.34ns)   --->   "%add42_54 = fadd i32 %add40_54, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7581 'fadd' 'add42_54' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7582 [1/7] (2.34ns)   --->   "%add42_55 = fadd i32 %add40_55, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7582 'fadd' 'add42_55' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7583 [1/7] (2.34ns)   --->   "%add42_56 = fadd i32 %add40_56, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7583 'fadd' 'add42_56' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7584 [1/7] (2.34ns)   --->   "%add42_57 = fadd i32 %add40_57, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7584 'fadd' 'add42_57' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7585 [1/7] (2.34ns)   --->   "%add42_58 = fadd i32 %add40_58, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7585 'fadd' 'add42_58' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7586 [1/7] (2.34ns)   --->   "%add42_59 = fadd i32 %add40_59, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7586 'fadd' 'add42_59' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7587 [1/7] (2.34ns)   --->   "%add42_60 = fadd i32 %add40_60, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7587 'fadd' 'add42_60' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7588 [2/7] (2.34ns)   --->   "%add42_61 = fadd i32 %add40_61, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7588 'fadd' 'add42_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 7589 [2/7] (2.34ns)   --->   "%add42_62 = fadd i32 %add40_62, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7589 'fadd' 'add42_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.34>
ST_79 : Operation 7590 [1/1] (0.00ns)   --->   "%result_buf_8_addr_2 = getelementptr i32 %result_buf_8, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7590 'getelementptr' 'result_buf_8_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7591 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_39, i8 %result_buf_8_addr_2" [3dHLS.cpp:47]   --->   Operation 7591 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7592 [1/1] (0.00ns)   --->   "%result_buf_9_addr_2 = getelementptr i32 %result_buf_9, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7592 'getelementptr' 'result_buf_9_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7593 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_40, i8 %result_buf_9_addr_2" [3dHLS.cpp:47]   --->   Operation 7593 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7594 [1/1] (0.00ns)   --->   "%result_buf_10_addr_2 = getelementptr i32 %result_buf_10, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7594 'getelementptr' 'result_buf_10_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7595 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_41, i8 %result_buf_10_addr_2" [3dHLS.cpp:47]   --->   Operation 7595 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7596 [1/1] (0.00ns)   --->   "%result_buf_11_addr_2 = getelementptr i32 %result_buf_11, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7596 'getelementptr' 'result_buf_11_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7597 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_42, i8 %result_buf_11_addr_2" [3dHLS.cpp:47]   --->   Operation 7597 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7598 [1/1] (0.00ns)   --->   "%result_buf_12_addr_2 = getelementptr i32 %result_buf_12, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7598 'getelementptr' 'result_buf_12_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7599 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_43, i8 %result_buf_12_addr_2" [3dHLS.cpp:47]   --->   Operation 7599 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7600 [1/1] (0.00ns)   --->   "%result_buf_13_addr_2 = getelementptr i32 %result_buf_13, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7600 'getelementptr' 'result_buf_13_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7601 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_44, i8 %result_buf_13_addr_2" [3dHLS.cpp:47]   --->   Operation 7601 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7602 [1/1] (0.00ns)   --->   "%result_buf_14_addr_2 = getelementptr i32 %result_buf_14, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7602 'getelementptr' 'result_buf_14_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7603 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_45, i8 %result_buf_14_addr_2" [3dHLS.cpp:47]   --->   Operation 7603 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7604 [1/1] (0.00ns)   --->   "%result_buf_15_addr_2 = getelementptr i32 %result_buf_15, i64 0, i64 %zext_ln47_130" [3dHLS.cpp:47]   --->   Operation 7604 'getelementptr' 'result_buf_15_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7605 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_46, i8 %result_buf_15_addr_2" [3dHLS.cpp:47]   --->   Operation 7605 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7606 [1/1] (0.00ns)   --->   "%result_buf_0_addr_3 = getelementptr i32 %result_buf_0, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7606 'getelementptr' 'result_buf_0_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7607 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_47, i8 %result_buf_0_addr_3" [3dHLS.cpp:47]   --->   Operation 7607 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7608 [1/1] (0.00ns)   --->   "%result_buf_1_addr_3 = getelementptr i32 %result_buf_1, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7608 'getelementptr' 'result_buf_1_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7609 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_48, i8 %result_buf_1_addr_3" [3dHLS.cpp:47]   --->   Operation 7609 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7610 [1/1] (0.00ns)   --->   "%result_buf_2_addr_3 = getelementptr i32 %result_buf_2, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7610 'getelementptr' 'result_buf_2_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7611 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_49, i8 %result_buf_2_addr_3" [3dHLS.cpp:47]   --->   Operation 7611 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7612 [1/1] (0.00ns)   --->   "%result_buf_3_addr_3 = getelementptr i32 %result_buf_3, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7612 'getelementptr' 'result_buf_3_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7613 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_50, i8 %result_buf_3_addr_3" [3dHLS.cpp:47]   --->   Operation 7613 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7614 [1/1] (0.00ns)   --->   "%result_buf_4_addr_3 = getelementptr i32 %result_buf_4, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7614 'getelementptr' 'result_buf_4_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7615 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_51, i8 %result_buf_4_addr_3" [3dHLS.cpp:47]   --->   Operation 7615 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7616 [1/1] (0.00ns)   --->   "%result_buf_5_addr_3 = getelementptr i32 %result_buf_5, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7616 'getelementptr' 'result_buf_5_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7617 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_52, i8 %result_buf_5_addr_3" [3dHLS.cpp:47]   --->   Operation 7617 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7618 [1/1] (0.00ns)   --->   "%result_buf_6_addr_3 = getelementptr i32 %result_buf_6, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7618 'getelementptr' 'result_buf_6_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7619 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_53, i8 %result_buf_6_addr_3" [3dHLS.cpp:47]   --->   Operation 7619 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7620 [1/1] (0.00ns)   --->   "%result_buf_7_addr_3 = getelementptr i32 %result_buf_7, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7620 'getelementptr' 'result_buf_7_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7621 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_54, i8 %result_buf_7_addr_3" [3dHLS.cpp:47]   --->   Operation 7621 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7622 [1/1] (0.00ns)   --->   "%result_buf_8_addr_3 = getelementptr i32 %result_buf_8, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7622 'getelementptr' 'result_buf_8_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7623 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_55, i8 %result_buf_8_addr_3" [3dHLS.cpp:47]   --->   Operation 7623 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7624 [1/1] (0.00ns)   --->   "%result_buf_9_addr_3 = getelementptr i32 %result_buf_9, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7624 'getelementptr' 'result_buf_9_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7625 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_56, i8 %result_buf_9_addr_3" [3dHLS.cpp:47]   --->   Operation 7625 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7626 [1/1] (0.00ns)   --->   "%result_buf_10_addr_3 = getelementptr i32 %result_buf_10, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7626 'getelementptr' 'result_buf_10_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7627 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_57, i8 %result_buf_10_addr_3" [3dHLS.cpp:47]   --->   Operation 7627 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7628 [1/1] (0.00ns)   --->   "%result_buf_11_addr_3 = getelementptr i32 %result_buf_11, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7628 'getelementptr' 'result_buf_11_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7629 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_58, i8 %result_buf_11_addr_3" [3dHLS.cpp:47]   --->   Operation 7629 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7630 [1/1] (0.00ns)   --->   "%result_buf_12_addr_3 = getelementptr i32 %result_buf_12, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7630 'getelementptr' 'result_buf_12_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7631 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_59, i8 %result_buf_12_addr_3" [3dHLS.cpp:47]   --->   Operation 7631 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7632 [1/1] (0.00ns)   --->   "%result_buf_13_addr_3 = getelementptr i32 %result_buf_13, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7632 'getelementptr' 'result_buf_13_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 7633 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_60, i8 %result_buf_13_addr_3" [3dHLS.cpp:47]   --->   Operation 7633 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 7634 [1/7] (2.34ns)   --->   "%add42_61 = fadd i32 %add40_61, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7634 'fadd' 'add42_61' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 7635 [1/7] (2.34ns)   --->   "%add42_62 = fadd i32 %add40_62, i32 %mul1" [3dHLS.cpp:47]   --->   Operation 7635 'fadd' 'add42_62' <Predicate = (!icmp_ln32)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.19>
ST_80 : Operation 7636 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [3dHLS.cpp:23]   --->   Operation 7636 'specpipeline' 'specpipeline_ln23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_80 : Operation 7637 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [3dHLS.cpp:23]   --->   Operation 7637 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_80 : Operation 7638 [1/1] (0.00ns)   --->   "%result_buf_14_addr_3 = getelementptr i32 %result_buf_14, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7638 'getelementptr' 'result_buf_14_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_80 : Operation 7639 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_61, i8 %result_buf_14_addr_3" [3dHLS.cpp:47]   --->   Operation 7639 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 7640 [1/1] (0.00ns)   --->   "%result_buf_15_addr_3 = getelementptr i32 %result_buf_15, i64 0, i64 %zext_ln47_131" [3dHLS.cpp:47]   --->   Operation 7640 'getelementptr' 'result_buf_15_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_80 : Operation 7641 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %add42_62, i8 %result_buf_15_addr_3" [3dHLS.cpp:47]   --->   Operation 7641 'store' 'store_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 7642 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 7642 'br' 'br_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 81 <SV = 13> <Delay = 0.00>
ST_81 : Operation 7643 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 7643 'br' 'br_ln0' <Predicate = (compute_flag_read)> <Delay = 0.00>
ST_81 : Operation 7644 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [3dHLS.cpp:115]   --->   Operation 7644 'ret' 'ret_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 2.33ns
The critical path consists of the following:
	wire read on port 'dt' [93]  (0 ns)
	'fdiv' operation ('div') [105]  (2.33 ns)

 <State 2>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [105]  (2.33 ns)

 <State 3>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [105]  (2.33 ns)

 <State 4>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [105]  (2.33 ns)

 <State 5>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [105]  (2.33 ns)

 <State 6>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [105]  (2.33 ns)

 <State 7>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [105]  (2.33 ns)

 <State 8>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [105]  (2.33 ns)

 <State 9>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [105]  (2.33 ns)

 <State 10>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [105]  (2.33 ns)

 <State 11>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [105]  (2.33 ns)

 <State 12>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [105]  (2.33 ns)

 <State 13>: 2.24ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', 3dHLS.cpp:32) [109]  (0 ns)
	'add' operation ('add_ln42', 3dHLS.cpp:42) [121]  (0.745 ns)
	'select' operation ('select_ln42', 3dHLS.cpp:42) [129]  (0.303 ns)
	'getelementptr' operation ('center_buf_0_addr_4', 3dHLS.cpp:47) [131]  (0 ns)
	'load' operation ('center_buf_0_load_4', 3dHLS.cpp:47) on array 'center_buf_0' [132]  (1.2 ns)

 <State 14>: 2.24ns
The critical path consists of the following:
	'add' operation ('add_ln42_16', 3dHLS.cpp:42) [734]  (0.745 ns)
	'select' operation ('select_ln42_16', 3dHLS.cpp:42) [740]  (0.303 ns)
	'getelementptr' operation ('center_buf_0_addr_6', 3dHLS.cpp:47) [742]  (0 ns)
	'load' operation ('center_buf_0_load_6', 3dHLS.cpp:47) on array 'center_buf_0' [743]  (1.2 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', 3dHLS.cpp:47) [127]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', 3dHLS.cpp:47) [127]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', 3dHLS.cpp:47) [127]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', 3dHLS.cpp:47) [127]  (2.32 ns)

 <State 19>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', 3dHLS.cpp:47) [134]  (2.34 ns)

 <State 20>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', 3dHLS.cpp:47) [134]  (2.34 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', 3dHLS.cpp:47) [134]  (2.34 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', 3dHLS.cpp:47) [134]  (2.34 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', 3dHLS.cpp:47) [134]  (2.34 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', 3dHLS.cpp:47) [134]  (2.34 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', 3dHLS.cpp:47) [134]  (2.34 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', 3dHLS.cpp:47) [141]  (2.34 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', 3dHLS.cpp:47) [141]  (2.34 ns)

 <State 28>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', 3dHLS.cpp:47) [141]  (2.34 ns)

 <State 29>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', 3dHLS.cpp:47) [141]  (2.34 ns)

 <State 30>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', 3dHLS.cpp:47) [141]  (2.34 ns)

 <State 31>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', 3dHLS.cpp:47) [141]  (2.34 ns)

 <State 32>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', 3dHLS.cpp:47) [141]  (2.34 ns)

 <State 33>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3', 3dHLS.cpp:47) [145]  (2.34 ns)

 <State 34>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3', 3dHLS.cpp:47) [145]  (2.34 ns)

 <State 35>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3', 3dHLS.cpp:47) [145]  (2.34 ns)

 <State 36>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3', 3dHLS.cpp:47) [145]  (2.34 ns)

 <State 37>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3', 3dHLS.cpp:47) [145]  (2.34 ns)

 <State 38>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3', 3dHLS.cpp:47) [145]  (2.34 ns)

 <State 39>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3', 3dHLS.cpp:47) [145]  (2.34 ns)

 <State 40>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add4', 3dHLS.cpp:47) [147]  (2.34 ns)

 <State 41>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add4', 3dHLS.cpp:47) [147]  (2.34 ns)

 <State 42>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add4', 3dHLS.cpp:47) [147]  (2.34 ns)

 <State 43>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add4', 3dHLS.cpp:47) [147]  (2.34 ns)

 <State 44>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add4', 3dHLS.cpp:47) [147]  (2.34 ns)

 <State 45>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add4', 3dHLS.cpp:47) [147]  (2.34 ns)

 <State 46>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add4', 3dHLS.cpp:47) [147]  (2.34 ns)

 <State 47>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', 3dHLS.cpp:47) [151]  (2.34 ns)

 <State 48>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', 3dHLS.cpp:47) [151]  (2.34 ns)

 <State 49>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', 3dHLS.cpp:47) [151]  (2.34 ns)

 <State 50>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', 3dHLS.cpp:47) [151]  (2.34 ns)

 <State 51>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', 3dHLS.cpp:47) [151]  (2.34 ns)

 <State 52>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', 3dHLS.cpp:47) [151]  (2.34 ns)

 <State 53>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', 3dHLS.cpp:47) [151]  (2.34 ns)

 <State 54>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add6', 3dHLS.cpp:47) [155]  (2.34 ns)

 <State 55>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add6', 3dHLS.cpp:47) [155]  (2.34 ns)

 <State 56>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add6', 3dHLS.cpp:47) [155]  (2.34 ns)

 <State 57>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add6', 3dHLS.cpp:47) [155]  (2.34 ns)

 <State 58>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add6', 3dHLS.cpp:47) [155]  (2.34 ns)

 <State 59>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add6', 3dHLS.cpp:47) [155]  (2.34 ns)

 <State 60>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add6', 3dHLS.cpp:47) [155]  (2.34 ns)

 <State 61>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add7', 3dHLS.cpp:47) [159]  (2.34 ns)

 <State 62>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add7', 3dHLS.cpp:47) [159]  (2.34 ns)

 <State 63>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add7', 3dHLS.cpp:47) [159]  (2.34 ns)

 <State 64>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add7', 3dHLS.cpp:47) [159]  (2.34 ns)

 <State 65>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add7', 3dHLS.cpp:47) [159]  (2.34 ns)

 <State 66>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add7', 3dHLS.cpp:47) [159]  (2.34 ns)

 <State 67>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add7', 3dHLS.cpp:47) [159]  (2.34 ns)

 <State 68>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add8', 3dHLS.cpp:47) [160]  (2.34 ns)

 <State 69>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add8', 3dHLS.cpp:47) [160]  (2.34 ns)

 <State 70>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add8', 3dHLS.cpp:47) [160]  (2.34 ns)

 <State 71>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add8', 3dHLS.cpp:47) [160]  (2.34 ns)

 <State 72>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add8', 3dHLS.cpp:47) [160]  (2.34 ns)

 <State 73>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add8', 3dHLS.cpp:47) [160]  (2.34 ns)

 <State 74>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add8', 3dHLS.cpp:47) [160]  (2.34 ns)

 <State 75>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add42_6', 3dHLS.cpp:47) [387]  (2.34 ns)

 <State 76>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add42_11', 3dHLS.cpp:47) [615]  (2.34 ns)

 <State 77>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add42_17', 3dHLS.cpp:47) [851]  (2.34 ns)

 <State 78>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add42_39', 3dHLS.cpp:47) [1733]  (2.34 ns)

 <State 79>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add42_61', 3dHLS.cpp:47) [2615]  (2.34 ns)

 <State 80>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('result_buf_14_addr_3', 3dHLS.cpp:47) [2616]  (0 ns)
	'store' operation ('store_ln47', 3dHLS.cpp:47) of variable 'add42_61', 3dHLS.cpp:47 on array 'result_buf_14' [2617]  (1.2 ns)

 <State 81>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
