srcscan starts
INFO: analyzing module add (VERI-9002)
C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/add.v(28): WARNING: redeclaration of ansi port warning_1 is not allowed (VERI-1372)
C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/add.v(28): WARNING: redeclaration of ansi port warning_2 is not allowed (VERI-1372)
C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/add.v(29): WARNING: redeclaration of ansi port warning is not allowed (VERI-1372)
INFO: analyzing module design_1_add_0_2 (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:design_1_add_0_2
END of tops
c:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ip/design_1_add_0_2/synth/design_1_add_0_2.v(57): INFO: compiling module design_1_add_0_2 (VERI-1018)
srcscan exits with return value 0
