// Seed: 1410453783
module module_0 ();
  reg id_2;
  assign id_1 = {id_1{1 - id_2}};
  always_comb begin
    id_2 <= 1'b0;
  end
  assign id_1 = 1;
  wire id_3;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always id_8 = (1);
  module_0();
  wire id_9;
endprogram
