INFO-FLOW: Workspace /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution opened at Wed Aug 12 22:41:13 UTC 2020
Execute   set_part  xczu9eg-ffvb1156-2-e  
Execute     add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e  
Execute       get_default_platform 
Execute       license_isbetapart xczu9eg 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.14 sec.
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.23 sec.
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to ' xczu9eg-ffvb1156-2-e '
Execute     get_default_platform 
Command   set_part done; 0.31 sec.
Execute   create_clock -period 10.001000 
Execute     config_clock -quiet -name default -period 10.001000 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10.001ns.
Execute   set_clock_uncertainty 27.0% 
Execute     get_clock_period -default -name=default 
Execute     config_clock -quiet -name default -uncertainty 2.7002699999999997 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.70027ns.
Execute   config_interface -m_axi_addr64 
Execute   config_rtl -reset_level low 
Execute   source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec.tcl 
Execute     set_directive_interface -mode bram DigitRec global_test_set 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_test_set 
Execute     set_directive_resource -core RAM_1P DigitRec global_test_set 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_test_set 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_test_set core=RAM_1P 
Execute     set_directive_interface -mode bram DigitRec global_results 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_test_set 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_test_set core=RAM_1P 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_results 
Execute     set_directive_resource -core RAM_1P DigitRec global_results 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_test_set 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_test_set core=RAM_1P 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_results 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_results core=RAM_1P 
Execute     set_directive_interface -mode bram DigitRec global_training_set 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_test_set 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_test_set core=RAM_1P 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_results 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_results core=RAM_1P 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_training_set 
Execute     set_directive_resource -core RAM_1P DigitRec global_training_set 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_test_set 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_test_set core=RAM_1P 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_results 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_results core=RAM_1P 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_training_set 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_training_set core=RAM_1P 
Execute     set_directive_latency -min 1 DigitRec 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_test_set 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_test_set core=RAM_1P 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_results 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_results core=RAM_1P 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_training_set 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_training_set core=RAM_1P 
INFO-FLOW: Setting directive 'LATENCY' min=1 
Execute   config_rtl -prefix a0_ 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp"   -DSDSOC -Wall -O3 -D__SDSCC__ -m64 -DHLS_NO_XIL_FPO_LIB -I/apps/xilinx/2018.2/SDx/2018.2/target/aarch64-linux/include -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition -w  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pp.0.cpp" 
INFO-FLOW: exec /apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp -DSDSOC -Wall -O3 -D__SDSCC__ -m64 -DHLS_NO_XIL_FPO_LIB -I/apps/xilinx/2018.2/SDx/2018.2/target/aarch64-linux/include -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition -w -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot -I /apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pp.0.cpp
Command       clang done; 1.52 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls  -DSDSOC -Wall -O3 -D__SDSCC__ -m64 -DHLS_NO_XIL_FPO_LIB -I/apps/xilinx/2018.2/SDx/2018.2/target/aarch64-linux/include -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition -w  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pp.0.cpp"  -o "/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -DSDSOC -Wall -O3 -D__SDSCC__ -m64 -DHLS_NO_XIL_FPO_LIB -I/apps/xilinx/2018.2/SDx/2018.2/target/aarch64-linux/include -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition -w -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot -I /apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pp.0.cpp -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/useless.bc
Command       clang done; 1.55 sec.
INFO-FLOW: GCC PP time: 3 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_test_set 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_test_set core=RAM_1P 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_results 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_results core=RAM_1P 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_training_set 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_training_set core=RAM_1P 
INFO-FLOW: Setting directive 'LATENCY' min=1 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_test_set 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_test_set core=RAM_1P 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_results 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_results core=RAM_1P 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredglobal_training_set 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglobal_training_set core=RAM_1P 
INFO-FLOW: Setting directive 'LATENCY' min=1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pp.0.cpp std=gnu++98 -directive=/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.8 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pp.0.cpp std=gnu++98 -directive=/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/solution.json 
INFO-FLOW: exec /apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/solution.json -quiet -fix-errors /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.22 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/xilinx-dataflow-lawyer.digitrec.pp.0.cpp.diag.yml /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/xilinx-dataflow-lawyer.digitrec.pp.0.cpp.out.log 2> /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/xilinx-dataflow-lawyer.digitrec.pp.0.cpp.err.log 
Command       ap_eval done; 0.56 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec /apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.04 sec.
INFO-FLOW: tidy-3.1 time 3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.49 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pragma.1.cpp"   -DSDSOC -Wall -O3 -D__SDSCC__ -m64 -DHLS_NO_XIL_FPO_LIB -I/apps/xilinx/2018.2/SDx/2018.2/target/aarch64-linux/include -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition -w  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pragma.2.cpp" 
INFO-FLOW: exec /apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pragma.1.cpp -DSDSOC -Wall -O3 -D__SDSCC__ -m64 -DHLS_NO_XIL_FPO_LIB -I/apps/xilinx/2018.2/SDx/2018.2/target/aarch64-linux/include -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition -w -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot -I /apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pragma.2.cpp
Command       clang done; 1.18 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pragma.2.cpp"  -DSDSOC -Wall -O3 -D__SDSCC__ -m64 -DHLS_NO_XIL_FPO_LIB -I/apps/xilinx/2018.2/SDx/2018.2/target/aarch64-linux/include -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition -w  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.bc" 
INFO-FLOW: exec /apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /apps/xilinx/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.pragma.2.cpp -DSDSOC -Wall -O3 -D__SDSCC__ -m64 -DHLS_NO_XIL_FPO_LIB -I/apps/xilinx/2018.2/SDx/2018.2/target/aarch64-linux/include -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition -w -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot -I /apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.bc
Command       clang done; 1.56 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/digitrec.g.bc -hls-opt -except-internalize DigitRec -L/apps/xilinx/2018.2/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.g 
Command       llvm-ld done; 0.79 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 461.805 ; gain = 2.109 ; free physical = 61799 ; free virtual = 63412
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 461.805 ; gain = 2.109 ; free physical = 61799 ; free virtual = 63413
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.pp.bc -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/apps/xilinx/2018.2/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.62 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top DigitRec -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.g.0.bc -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:210).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:214).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 461.965 ; gain = 2.270 ; free physical = 61788 ; free virtual = 63405
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.g.1.bc -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'popcount' into 'DigitRec' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:35->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:210) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.g.2.prechk.bc -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 461.965 ; gain = 2.270 ; free physical = 61785 ; free virtual = 63403
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.g.1.bc to /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.o.1.bc -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:17:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:201) in function 'DigitRec' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:99) in function 'DigitRec' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:17) in function 'popcount' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:194) in function 'DigitRec' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:204) in function 'DigitRec' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:43) in function 'DigitRec' completely.
INFO: [XFORM 203-501] Unrolling loop 'INIT_1' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:82) in function 'DigitRec' completely.
INFO: [XFORM 203-501] Unrolling loop 'INIT_2' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:89) in function 'DigitRec' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:103) in function 'DigitRec' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:109) in function 'DigitRec' completely.
INFO: [XFORM 203-501] Unrolling loop 'VOTE' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:137) in function 'DigitRec' completely.
WARNING: [XFORM 203-104] Completely partitioning array 'knn_set' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:156) accessed through non-constant indices on dimension 1 (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:53:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'knn_set' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 40.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vote_list' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:75) in dimension 1 completely.
Command         transform done; 3.61 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.o.1.tmp.bc -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:201:6) to (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:200:61) in function 'DigitRec'... converting 319 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:99:6) to (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:98:50) in function 'DigitRec'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18:17)...255 expression(s) balanced.
Command         transform done; 2.95 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 589.770 ; gain = 130.074 ; free physical = 61749 ; free virtual = 63367
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.o.2.bc -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:97:4) in function 'DigitRec'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TEST_LOOP' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:188:4) in function 'DigitRec' : 

more than one sub loop.
Command         transform done; 4.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 589.770 ; gain = 130.074 ; free physical = 61735 ; free virtual = 63354
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 11.67 sec.
Command     elaborate done; 24.75 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
Execute       ap_set_top_model DigitRec 
Execute       get_model_list DigitRec -filter all-wo-channel -topdown 
Execute       preproc_iomode -model DigitRec 
Execute       preproc_iomode -model popcount 
Execute       get_model_list DigitRec -filter all-wo-channel 
INFO-FLOW: Model list for configure: popcount DigitRec
INFO-FLOW: Configuring Module : popcount ...
Execute       set_default_model popcount 
Execute       apply_spec_resource_limit popcount 
INFO-FLOW: Configuring Module : DigitRec ...
Execute       set_default_model DigitRec 
Execute       apply_spec_resource_limit DigitRec 
INFO-FLOW: Model list for preprocess: popcount DigitRec
INFO-FLOW: Preprocessing Module: popcount ...
Execute       set_default_model popcount 
Execute       cdfg_preprocess -model popcount 
Execute       rtl_gen_preprocess popcount 
INFO-FLOW: Preprocessing Module: DigitRec ...
Execute       set_default_model DigitRec 
Execute       cdfg_preprocess -model DigitRec 
Execute       rtl_gen_preprocess DigitRec 
INFO-FLOW: Model list for synthesis: popcount DigitRec
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model popcount 
Execute       schedule -model popcount 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.45 sec.
INFO: [HLS 200-111]  Elapsed time: 26.25 seconds; current allocated memory: 111.118 MB.
Execute       report -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount.verbose.sched.rpt -verbose -f 
Command       report done; 0.2 sec.
Execute       db_write -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount.sched.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling popcount.
Execute       set_default_model popcount 
Execute       bind -model popcount 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=popcount
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 114.087 MB.
Execute       report -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount.verbose.bind.rpt -verbose -f 
Command       report done; 0.45 sec.
Execute       db_write -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount.bind.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish binding popcount.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DigitRec 
Execute       schedule -model DigitRec 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 42.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'INCREMENT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-71] Latency directive discarded for region DigitRec since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.57 sec.
INFO: [HLS 200-111]  Elapsed time: 3.21 seconds; current allocated memory: 122.424 MB.
Execute       report -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop    +++ INCREMENT has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 7 loops out of a total 8 loops have been pipelined in this design.
Command       report done; 0.79 sec.
Execute       db_write -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.sched.adb -f 
Command       db_write done; 0.3 sec.
INFO-FLOW: Finish scheduling DigitRec.
Execute       set_default_model DigitRec 
Execute       bind -model DigitRec 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=DigitRec
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.07 sec.
INFO: [HLS 200-111]  Elapsed time: 5.16 seconds; current allocated memory: 134.077 MB.
Execute       report -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop    +++ INCREMENT has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 12.11 sec.
Execute       db_write -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.bind.adb -f 
Command       db_write done; 0.32 sec.
INFO-FLOW: Finish binding DigitRec.
Execute       get_model_list DigitRec -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess popcount 
Execute       rtl_gen_preprocess DigitRec 
INFO-FLOW: Model list for RTL generation: popcount DigitRec
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       create_rtl_model popcount -vendor xilinx -mg_file /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 12.58 seconds; current allocated memory: 149.846 MB.
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.rtl_wrap.cfg.tcl 
Execute       gen_rtl popcount -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/syn/systemc/a0_popcount -synmodules popcount DigitRec 
Execute       gen_rtl popcount -style xilinx -f -lang vhdl -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/syn/vhdl/a0_popcount 
Execute       gen_rtl popcount -style xilinx -f -lang vlog -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/syn/verilog/a0_popcount 
Execute       gen_tb_info popcount -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount -p /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db 
Execute       report -model popcount -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/syn/report/popcount_csynth.rpt -f 
Execute       report -model popcount -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/syn/report/popcount_csynth.xml -f -x 
Execute       report -model popcount -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount.verbose.rpt -verbose -f 
Command       report done; 0.59 sec.
Execute       db_write -model popcount -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount.adb -f 
Command       db_write done; 0.55 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       create_rtl_model DigitRec -vendor xilinx -mg_file /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_training_set_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_test_set_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/run' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_0' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_1' to 'DigitRec_trainingcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_2' to 'DigitRec_trainingdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_3' to 'DigitRec_trainingeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_4' to 'DigitRec_trainingfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_5' to 'DigitRec_trainingg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_6' to 'DigitRec_traininghbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_7' to 'DigitRec_trainingibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_8' to 'DigitRec_trainingjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_9' to 'DigitRec_trainingkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_10' to 'DigitRec_traininglbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_11' to 'DigitRec_trainingmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_12' to 'DigitRec_trainingncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_13' to 'DigitRec_trainingocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_14' to 'DigitRec_trainingpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_15' to 'DigitRec_trainingqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_16' to 'DigitRec_trainingrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_17' to 'DigitRec_trainingsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_18' to 'DigitRec_trainingtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_19' to 'DigitRec_trainingudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_20' to 'DigitRec_trainingvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_21' to 'DigitRec_trainingwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_22' to 'DigitRec_trainingxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_23' to 'DigitRec_trainingyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_24' to 'DigitRec_trainingzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_25' to 'DigitRec_trainingAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_26' to 'DigitRec_trainingBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_27' to 'DigitRec_trainingCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_28' to 'DigitRec_trainingDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_29' to 'DigitRec_trainingEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_30' to 'DigitRec_trainingFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_31' to 'DigitRec_trainingGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_32' to 'DigitRec_trainingHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_33' to 'DigitRec_trainingIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_34' to 'DigitRec_trainingJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_35' to 'DigitRec_trainingKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_36' to 'DigitRec_trainingLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_37' to 'DigitRec_trainingMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_38' to 'DigitRec_trainingNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_39' to 'DigitRec_trainingOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_urem_15ns_10ns_15_19_1' to 'DigitRec_urem_15nPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_1207_32_1_1' to 'DigitRec_mux_1207QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_32_32_1_1' to 'DigitRec_mux_32_3Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_104_32_1_1' to 'DigitRec_mux_104_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_42_32_1_1' to 'DigitRec_mux_42_3Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_83_32_1_1' to 'DigitRec_mux_83_3UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_164_32_1_1' to 'DigitRec_mux_164_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mul_mul_15ns_17ns_32_1_1' to 'DigitRec_mul_mul_WhU' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'DigitRec/global_training_set_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DigitRec/global_training_set_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DigitRec/global_test_set_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DigitRec/global_test_set_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mul_mul_WhU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_104_Shg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_1207QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_164_VhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_32_3Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_42_3Thq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_83_3UhA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_urem_15nPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
Command       create_rtl_model done; 1.28 sec.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 177.094 MB.
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.rtl_wrap.cfg.tcl 
Execute       gen_rtl DigitRec -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/syn/systemc/a0_DigitRec -synmodules popcount DigitRec 
Execute       gen_rtl DigitRec -istop -style xilinx -f -lang vhdl -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/syn/vhdl/a0_DigitRec 
Command       gen_rtl done; 1.01 sec.
Execute       gen_rtl DigitRec -istop -style xilinx -f -lang vlog -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/syn/verilog/a0_DigitRec 
Command       gen_rtl done; 0.52 sec.
Execute       export_constraint_db -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.constraint.tcl -f -tool general 
Execute       report -model DigitRec -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.design.xml -verbose -f -dv 
Command       report done; 1.17 sec.
Execute       report -model DigitRec -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.sdaccel.xml -verbose -f -sdaccel 
WARNING: [HLS 200-433] Loop    +++ INCREMENT has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 1.54 sec.
Execute       gen_tb_info DigitRec -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec -p /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db 
Execute       report -model DigitRec -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/syn/report/DigitRec_csynth.rpt -f 
WARNING: [HLS 200-433] Loop    +++ INCREMENT has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.53 sec.
Execute       report -model DigitRec -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/syn/report/DigitRec_csynth.xml -f -x 
Command       report done; 0.51 sec.
Execute       report -model DigitRec -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop    +++ INCREMENT has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 12.64 sec.
Execute       db_write -model DigitRec -o /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.adb -f 
Command       db_write done; 1.49 sec.
Execute       sc_get_clocks DigitRec 
Execute       sc_get_portdomain DigitRec 
INFO-FLOW: Model list for RTL component generation: popcount DigitRec
INFO-FLOW: Handling components in module [popcount] ... 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount.compgen.tcl 
INFO-FLOW: Handling components in module [DigitRec] ... 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.compgen.tcl 
INFO-FLOW: Found component a0_DigitRec_urem_15nPgM.
INFO-FLOW: Append model a0_DigitRec_urem_15nPgM
INFO-FLOW: Found component a0_DigitRec_mux_1207QgW.
INFO-FLOW: Append model a0_DigitRec_mux_1207QgW
INFO-FLOW: Found component a0_DigitRec_mux_32_3Rg6.
INFO-FLOW: Append model a0_DigitRec_mux_32_3Rg6
INFO-FLOW: Found component a0_DigitRec_mux_104_Shg.
INFO-FLOW: Append model a0_DigitRec_mux_104_Shg
INFO-FLOW: Found component a0_DigitRec_mux_42_3Thq.
INFO-FLOW: Append model a0_DigitRec_mux_42_3Thq
INFO-FLOW: Found component a0_DigitRec_mux_83_3UhA.
INFO-FLOW: Append model a0_DigitRec_mux_83_3UhA
INFO-FLOW: Found component a0_DigitRec_mux_164_VhK.
INFO-FLOW: Append model a0_DigitRec_mux_164_VhK
INFO-FLOW: Found component a0_DigitRec_mul_mul_WhU.
INFO-FLOW: Append model a0_DigitRec_mul_mul_WhU
INFO-FLOW: Found component a0_DigitRec_test_set_V.
INFO-FLOW: Append model a0_DigitRec_test_set_V
INFO-FLOW: Found component a0_DigitRec_trainingbkb.
INFO-FLOW: Append model a0_DigitRec_trainingbkb
INFO-FLOW: Found component a0_DigitRec_results.
INFO-FLOW: Append model a0_DigitRec_results
INFO-FLOW: Append model popcount
INFO-FLOW: Append model DigitRec
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: a0_DigitRec_urem_15nPgM a0_DigitRec_mux_1207QgW a0_DigitRec_mux_32_3Rg6 a0_DigitRec_mux_104_Shg a0_DigitRec_mux_42_3Thq a0_DigitRec_mux_83_3UhA a0_DigitRec_mux_164_VhK a0_DigitRec_mul_mul_WhU a0_DigitRec_test_set_V a0_DigitRec_trainingbkb a0_DigitRec_results popcount DigitRec
INFO-FLOW: To file: write model a0_DigitRec_urem_15nPgM
INFO-FLOW: To file: write model a0_DigitRec_mux_1207QgW
INFO-FLOW: To file: write model a0_DigitRec_mux_32_3Rg6
INFO-FLOW: To file: write model a0_DigitRec_mux_104_Shg
INFO-FLOW: To file: write model a0_DigitRec_mux_42_3Thq
INFO-FLOW: To file: write model a0_DigitRec_mux_83_3UhA
INFO-FLOW: To file: write model a0_DigitRec_mux_164_VhK
INFO-FLOW: To file: write model a0_DigitRec_mul_mul_WhU
INFO-FLOW: To file: write model a0_DigitRec_test_set_V
INFO-FLOW: To file: write model a0_DigitRec_trainingbkb
INFO-FLOW: To file: write model a0_DigitRec_results
INFO-FLOW: To file: write model popcount
INFO-FLOW: To file: write model DigitRec
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount.compgen.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'a0_DigitRec_urem_15nPgM_div'
INFO: [RTMG 210-278] Implementing memory 'a0_DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'a0_DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'a0_DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
Command       ap_source done; 0.35 sec.
Execute       get_config_sdx -target 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.rtl_wrap.cfg.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.rtl_wrap.cfg.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.rtl_wrap.cfg.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount.compgen.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.compgen.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount.compgen.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.compgen.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount.compgen.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.compgen.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.constraint.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.constraint.tcl 
Execute       sc_get_clocks DigitRec 
Execute       source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:01:13 . Memory (MB): peak = 653.777 ; gain = 194.082 ; free physical = 61559 ; free virtual = 63224
INFO: [SYSC 207-301] Generating SystemC RTL for DigitRec with prefix a0_.
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec with prefix a0_.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec with prefix a0_.
Command     autosyn done; 47.65 sec.
Command   csynth_design done; 72.4 sec.
Execute   export_design -ipname DigitRec -acc 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount.compgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.compgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount.compgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.compgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/popcount.compgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.compgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.constraint.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.constraint.tcl 
Execute     sc_get_clocks DigitRec 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     ::config_rtl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.rtl_wrap.cfg.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.rtl_wrap.cfg.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.rtl_wrap.cfg.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.rtl_wrap.cfg.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.rtl_wrap.cfg.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.rtl_wrap.cfg.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.constraint.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.constraint.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.constraint.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/DigitRec.tbgen.tcl 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution/.autopilot/db/global.setting.tcl 
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /apps/xilinx/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 16.13 sec.
Execute   cleanup_all 
