{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/mathe/Downloads/Pasta/final/DE2_115_golden_top/de2_115_golden_top.v " "Source file: C:/Users/mathe/Downloads/Pasta/final/DE2_115_golden_top/de2_115_golden_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1678327049227 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1678327049227 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/mathe/Downloads/Pasta/final/DE2_115_golden_top/de2_115_golden_top.v " "Source file: C:/Users/mathe/Downloads/Pasta/final/DE2_115_golden_top/de2_115_golden_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1678327049282 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1678327049282 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/mathe/Downloads/Pasta/final/DE2_115_golden_top/de2_115_golden_top.v " "Source file: C:/Users/mathe/Downloads/Pasta/final/DE2_115_golden_top/de2_115_golden_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1678327049332 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1678327049332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678327050133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678327050134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 22:57:29 2023 " "Processing started: Wed Mar 08 22:57:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678327050134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678327050134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_GOLDEN_TOP -c DE2_115_GOLDEN_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_GOLDEN_TOP -c DE2_115_GOLDEN_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678327050134 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1678327050785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/downloads/pasta/final/design.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mathe/downloads/pasta/final/design.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador7seg " "Found entity 1: somador7seg" {  } { { "../design.v" "" { Text "C:/Users/mathe/Downloads/Pasta/final/design.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678327066384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678327066384 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  de2_115_golden_top.v(445) " "Verilog HDL syntax error at de2_115_golden_top.v(445) near text: \")\"; mismatched closing parenthesis . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "de2_115_golden_top.v" "" { Text "C:/Users/mathe/Downloads/Pasta/final/DE2_115_golden_top/de2_115_golden_top.v" 445 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1678327066450 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" de2_115_golden_top.v(445) " "Verilog HDL syntax error at de2_115_golden_top.v(445) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "de2_115_golden_top.v" "" { Text "C:/Users/mathe/Downloads/Pasta/final/DE2_115_golden_top/de2_115_golden_top.v" 445 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1678327066450 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE2_115_GOLDEN_TOP de2_115_golden_top.v(43) " "Ignored design unit \"DE2_115_GOLDEN_TOP\" at de2_115_golden_top.v(43) due to previous errors" {  } { { "de2_115_golden_top.v" "" { Text "C:/Users/mathe/Downloads/Pasta/final/DE2_115_golden_top/de2_115_golden_top.v" 43 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1678327066451 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678327066582 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 08 22:57:46 2023 " "Processing ended: Wed Mar 08 22:57:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678327066582 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678327066582 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678327066582 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678327066582 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678327067245 ""}
