WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\pcores\VGA_interface_v1_00_a\data\VGA_i
   nterface_v2_1_0.mpd line 21  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\pcores\camera_interface_v1_00_a\data\ca
   mera_interface_v2_1_0.mpd line 21  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 147 
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 147 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 148 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 147 
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 147 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 148 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: camera2mb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb2vga - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: VGA_interface_0_v06_pin, CONNECTOR:
   net_VGA_interface_0_v06_pin - floating connection -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 33 
WARNING:EDK:4181 - PORT: camera_interface_0_c14_pin, CONNECTOR:
   net_camera_interface_0_c14_pin - floating connection -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: camera2mb_FSL_S_Clk - floating
   connection -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 698 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: mb2vga_FSL_M_Clk - floating
   connection -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 703 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Users\teste\Desktop\FPGA\FPGA\FPGA\system.mhs line
   141 
WARNING:EDK:4181 - PORT: FSL_S_Clk, CONNECTOR: mb2vga_FSL_S_Clk - floating
   connection -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\pcores\VGA_interface_v1_00_a\data\VGA_i
   nterface_v2_1_0.mpd line 38 
WARNING:EDK:4181 - PORT: FSL_M_Clk, CONNECTOR: camera2mb_FSL_M_Clk - floating
   connection -
   C:\Users\teste\Desktop\FPGA\FPGA\FPGA\pcores\camera_interface_v1_00_a\data\ca
   mera_interface_v2_1_0.mpd line 47 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
