package integer
import chisel3._


class Main {

}

/* Decreated App object to generate Verilog directly
  object RISCVPipelineGenerator extends App {
  println("Generating the Risc-V pipeline Verilog code...")
  emitVerilog(new RiscVPipeline(), Array("--target-dir", "generated"))
}
*/

