
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.671543                       # Number of seconds simulated
sim_ticks                                1671542896000                       # Number of ticks simulated
final_tick                               6471716611500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1345967                       # Simulator instruction rate (inst/s)
host_op_rate                                  3061850                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1492326461                       # Simulator tick rate (ticks/s)
host_mem_usage                                2330956                       # Number of bytes of host memory used
host_seconds                                  1120.09                       # Real time elapsed on the host
sim_insts                                  1507607324                       # Number of instructions simulated
sim_ops                                    3429553617                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.data        37568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.data        62080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.data        28416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.data        22208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.data        17600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.data        19456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.data        12864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.data        41984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             272512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_10.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_11.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_12.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_13.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_14.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_15.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_16.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_17.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1614912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1614912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.inst           64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.data          587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.inst          240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.data          970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.data          444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.data          347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.data          275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.data          304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.data          201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.data          656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         25233                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25233                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.inst         2450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.data        22475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.inst         9189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.data        37139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.inst         1876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.data        17000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.dtb.walker           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.inst          919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.data        13286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.inst          459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.data        10529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.inst          613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.data        11640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.inst         1302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.data         7696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.inst         1225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.data        25117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                163030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst           38                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_10.inst         2450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_11.inst         9189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_12.inst         1876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_13.inst          919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_14.inst          459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_15.inst          613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_16.inst         1302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_17.inst         1225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          966121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               966121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          966121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.inst         2450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.data        22475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.inst         9189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.data        37139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.inst         1876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.data        17000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.dtb.walker           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.inst          919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.data        13286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.inst          459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.data        10529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.inst          613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.data        11640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.inst         1302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.data         7696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.inst         1225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.data        25117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1129151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        4256                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25231                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25231                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 271424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1613504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  272384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1614784                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1509                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        22                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1390612573500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4256                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25231                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     64                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    412.006120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.875481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   439.222842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2257     49.33%     49.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          529     11.56%     60.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          123      2.69%     63.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           64      1.40%     64.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           41      0.90%     65.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      0.55%     66.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      0.39%     66.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           55      1.20%     68.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1463     31.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4575                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       7.458407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.683256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             465     82.30%     82.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             10      1.77%     84.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            26      4.60%     88.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            16      2.83%     91.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             9      1.59%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            10      1.77%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             6      1.06%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      1.24%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      1.06%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.35%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.35%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.35%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.18%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.18%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           565                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      44.621239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     37.517095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     31.028897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19            99     17.52%     17.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            26      4.60%     22.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            13      2.30%     24.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            26      4.60%     29.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           165     29.20%     58.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            19      3.36%     61.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            17      3.01%     64.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             9      1.59%     66.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             9      1.59%     67.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             3      0.53%     68.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.35%     68.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             7      1.24%     69.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67           125     22.12%     92.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             3      0.53%     92.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.18%     92.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             5      0.88%     93.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.18%     93.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.53%     94.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.18%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.35%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            2      0.35%     95.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            5      0.88%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.18%     96.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            2      0.35%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            2      0.35%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            4      0.71%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.18%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            2      0.35%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            2      0.35%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.18%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            3      0.53%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            3      0.53%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::252-255            1      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           565                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    395209500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               474728250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   21205000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     93187.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               111937.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.66                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2229                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22648                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.76                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   47160191.73                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15108240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8030220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                15472380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               56302920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         678562560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            326785560                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             46562880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1239373230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       999781920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     399869990640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           403256087550                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.247825                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1389783153250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    102489000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     289056000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1665351573250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2603614500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     454363750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2717929000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17557260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9331905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                14808360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               75298500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         678562560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            365559240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             43253760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1265047170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1007349120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     399824142240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           403301018565                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.274705                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1213762019250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     86604000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     288942000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1665206568250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2623306250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     539345750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2774259250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.pwrStateResidencyTicks::OFF  6471716609500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            18837                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          881.642402                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1061843                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            19812                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            53.595952                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data    28.982583                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus_10.data   852.659819                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.028303                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus_10.data     0.832676                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.860979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          975                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          959                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.952148                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2246668                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2246668                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data         5744                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::switch_cpus_10.data       662396                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         668140                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         3169                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus_10.data       409739                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        412908                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data            6                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus_10.data          117                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          123                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data         8913                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::switch_cpus_10.data      1072135                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1081048                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data         8919                       # number of overall hits
system.cpu0.dcache.overall_hits::switch_cpus_10.data      1072252                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1081171                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           96                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus_10.data        21231                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        21327                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           59                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus_10.data         8056                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         8115                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus_10.data          421                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          421                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          155                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus_10.data        29287                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         29442                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          155                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus_10.data        29708                       # number of overall misses
system.cpu0.dcache.overall_misses::total        29863                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus_10.data    241793000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    241793000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus_10.data    109213500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    109213500                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus_10.data    351006500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    351006500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus_10.data    351006500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    351006500                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data         5840                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus_10.data       683627                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       689467                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         3228                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus_10.data       417795                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       421023                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus_10.data          538                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          544                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data         9068                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus_10.data      1101422                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1110490                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data         9074                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus_10.data      1101960                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1111034                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016438                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus_10.data     0.031056                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030933                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.018278                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus_10.data     0.019282                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.019274                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus_10.data     0.782528                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.773897                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017093                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus_10.data     0.026590                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026513                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017082                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus_10.data     0.026959                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026879                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus_10.data 11388.676935                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11337.412669                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus_10.data 13556.789970                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 13458.225508                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus_10.data 11985.061631                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11921.965220                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus_10.data 11815.218123                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11753.892777                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         8345                       # number of writebacks
system.cpu0.dcache.writebacks::total             8345                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus_10.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus_10.data            5                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus_10.data            5                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus_10.data        21231                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        21231                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus_10.data         8051                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8051                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus_10.data          421                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          421                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus_10.data        29282                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        29282                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus_10.data        29703                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        29703                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus_10.data           23                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           23                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus_10.data          471                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          471                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus_10.data          494                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          494                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus_10.data    220562000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    220562000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus_10.data    100518000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    100518000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_10.data      4091000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4091000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus_10.data    321080000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    321080000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus_10.data    325171000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    325171000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      3789500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      3789500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus_10.data      3789500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      3789500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus_10.data     0.031056                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.030793                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus_10.data     0.019270                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019122                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_10.data     0.782528                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.773897                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus_10.data     0.026586                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.026369                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus_10.data     0.026955                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.026735                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.data 10388.676935                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10388.676935                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_10.data 12485.157123                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12485.157123                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_10.data  9717.339667                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  9717.339667                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus_10.data 10965.098012                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10965.098012                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus_10.data 10947.412719                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10947.412719                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 164760.869565                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 164760.869565                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  7671.052632                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  7671.052632                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements          203                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    14.278064                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs          244                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs          218                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     1.119266                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker     1.002607                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus_10.dtb.walker    13.275457                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.062663                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus_10.dtb.walker     0.829716                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.892379                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         1055                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         1055                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker            3                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus_10.dtb.walker          187                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          190                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker            3                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus_10.dtb.walker          187                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          190                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker            3                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus_10.dtb.walker          187                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          190                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus_10.dtb.walker          224                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total          225                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus_10.dtb.walker          224                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total          225                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker            1                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus_10.dtb.walker          224                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total          225                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_10.dtb.walker      2590000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total      2590000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus_10.dtb.walker      2590000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total      2590000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus_10.dtb.walker      2590000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total      2590000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus_10.dtb.walker          411                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total          415                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker            4                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus_10.dtb.walker          411                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total          415                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker            4                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus_10.dtb.walker          411                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total          415                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_10.dtb.walker     0.545012                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.542169                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus_10.dtb.walker     0.545012                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.542169                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus_10.dtb.walker     0.545012                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.542169                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.dtb.walker 11562.500000                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 11511.111111                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_10.dtb.walker 11562.500000                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 11511.111111                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_10.dtb.walker 11562.500000                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 11511.111111                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks           29                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total           29                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.dtb.walker          224                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total          224                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus_10.dtb.walker          224                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total          224                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus_10.dtb.walker          224                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total          224                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.dtb.walker      2366000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2366000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.dtb.walker      2366000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total      2366000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.dtb.walker      2366000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total      2366000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.dtb.walker     0.545012                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.539759                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.dtb.walker     0.545012                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.539759                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.dtb.walker     0.545012                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.539759                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10562.500000                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10562.500000                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10562.500000                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10562.500000                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10562.500000                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10562.500000                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            19895                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3104781                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            20407                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           152.142941                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst     0.057037                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus_10.inst   511.942963                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.000111                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus_10.inst     0.999889                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6131063                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6131063                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        28358                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus_10.inst      3007331                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3035689                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        28358                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus_10.inst      3007331                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3035689                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        28358                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus_10.inst      3007331                       # number of overall hits
system.cpu0.icache.overall_hits::total        3035689                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          200                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus_10.inst        19695                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        19895                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          200                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus_10.inst        19695                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         19895                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          200                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus_10.inst        19695                       # number of overall misses
system.cpu0.icache.overall_misses::total        19895                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus_10.inst    279333000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    279333000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus_10.inst    279333000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    279333000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus_10.inst    279333000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    279333000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        28558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus_10.inst      3027026                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3055584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        28558                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus_10.inst      3027026                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3055584                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        28558                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus_10.inst      3027026                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3055584                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus_10.inst     0.006506                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006511                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus_10.inst     0.006506                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006511                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus_10.inst     0.006506                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006511                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus_10.inst 14182.939832                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14040.361900                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus_10.inst 14182.939832                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14040.361900                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus_10.inst 14182.939832                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14040.361900                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        19895                       # number of writebacks
system.cpu0.icache.writebacks::total            19895                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus_10.inst        19695                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        19695                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus_10.inst        19695                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        19695                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus_10.inst        19695                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        19695                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus_10.inst    259638000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    259638000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus_10.inst    259638000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    259638000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus_10.inst    259638000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    259638000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus_10.inst     0.006506                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006446                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus_10.inst     0.006506                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006446                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus_10.inst     0.006506                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006446                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.inst 13182.939832                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13182.939832                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus_10.inst 13182.939832                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13182.939832                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus_10.inst 13182.939832                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13182.939832                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          182                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    10.002705                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs           38                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          192                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.197917                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker     1.002373                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus_10.itb.walker     9.000331                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.062648                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus_10.itb.walker     0.562521                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.625169                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses          722                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses          722                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker           18                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus_10.itb.walker           31                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total           49                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker           18                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus_10.itb.walker           31                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total           49                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker           18                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus_10.itb.walker           31                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total           49                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker           34                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus_10.itb.walker          174                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total          208                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker           34                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus_10.itb.walker          174                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total          208                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker           34                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus_10.itb.walker          174                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total          208                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus_10.itb.walker      1963000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total      1963000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus_10.itb.walker      1963000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total      1963000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus_10.itb.walker      1963000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total      1963000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker           52                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus_10.itb.walker          205                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total          257                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker           52                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus_10.itb.walker          205                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total          257                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker           52                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus_10.itb.walker          205                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total          257                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus_10.itb.walker     0.848780                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.809339                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus_10.itb.walker     0.848780                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.809339                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus_10.itb.walker     0.848780                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.809339                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.itb.walker 11281.609195                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total  9437.500000                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus_10.itb.walker 11281.609195                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total  9437.500000                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus_10.itb.walker 11281.609195                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total  9437.500000                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks            4                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total            4                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.itb.walker          174                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total          174                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus_10.itb.walker          174                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total          174                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus_10.itb.walker          174                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total          174                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.itb.walker      1789000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total      1789000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.itb.walker      1789000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total      1789000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.itb.walker      1789000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total      1789000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.itb.walker     0.848780                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.677043                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.itb.walker     0.848780                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.677043                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.itb.walker     0.848780                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.677043                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.itb.walker 10281.609195                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10281.609195                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.itb.walker 10281.609195                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 10281.609195                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.itb.walker 10281.609195                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 10281.609195                       # average overall mshr miss latency
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.pwrStateResidencyTicks::OFF  6471716609500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            14986                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          900.314023                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             824939                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            15945                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.736532                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   105.927105                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus_11.data   794.386918                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.103444                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus_11.data     0.775768                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.879213                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          959                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          950                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.936523                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1774876                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1774876                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus_11.data       530704                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         530704                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus_11.data       320328                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        320328                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus_11.data           98                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           98                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::switch_cpus_11.data       851032                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          851032                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus_11.data       851130                       # number of overall hits
system.cpu1.dcache.overall_hits::total         851130                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus_11.data        20641                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20641                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus_11.data         4352                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4352                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus_11.data          112                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          112                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::switch_cpus_11.data        24993                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         24993                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus_11.data        25105                       # number of overall misses
system.cpu1.dcache.overall_misses::total        25105                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus_11.data    231653500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    231653500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus_11.data     89608500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     89608500                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus_11.data    321262000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    321262000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus_11.data    321262000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    321262000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus_11.data       551345                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       551345                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus_11.data       324680                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       324680                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus_11.data          210                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          210                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus_11.data       876025                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       876025                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus_11.data       876235                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       876235                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus_11.data     0.037438                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037438                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus_11.data     0.013404                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.013404                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus_11.data     0.533333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.533333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus_11.data     0.028530                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028530                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus_11.data     0.028651                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028651                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus_11.data 11222.978538                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11222.978538                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus_11.data 20590.188419                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20590.188419                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus_11.data 12854.079142                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12854.079142                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus_11.data 12796.733718                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12796.733718                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         5963                       # number of writebacks
system.cpu1.dcache.writebacks::total             5963                       # number of writebacks
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus_11.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus_11.data            7                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus_11.data            7                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus_11.data        20641                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        20641                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus_11.data         4345                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         4345                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus_11.data          112                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          112                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus_11.data        24986                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        24986                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus_11.data        25098                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        25098                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus_11.data           20                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           20                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus_11.data          466                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          466                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus_11.data          486                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          486                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus_11.data    211012500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    211012500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus_11.data     84901500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     84901500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_11.data      2509500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2509500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus_11.data    295914000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    295914000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus_11.data    298423500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    298423500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      3389500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      3389500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus_11.data      3389500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3389500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus_11.data     0.037438                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037438                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus_11.data     0.013382                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.013382                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_11.data     0.533333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus_11.data     0.028522                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.028522                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus_11.data     0.028643                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.028643                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.data 10222.978538                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10222.978538                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_11.data 19540.046030                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19540.046030                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_11.data 22406.250000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 22406.250000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus_11.data 11843.192188                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11843.192188                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus_11.data 11890.329907                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11890.329907                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       169475                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169475                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  6974.279835                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total  6974.279835                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements          236                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.165915                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          273                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          252                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     1.083333                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker     1.021445                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus_11.dtb.walker    14.144470                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.063840                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus_11.dtb.walker     0.884029                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.947870                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses         1112                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses         1112                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus_11.dtb.walker          172                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total          172                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus_11.dtb.walker          172                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total          172                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus_11.dtb.walker          172                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total          172                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus_11.dtb.walker          256                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          256                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus_11.dtb.walker          256                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          256                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus_11.dtb.walker          256                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          256                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_11.dtb.walker      2550500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total      2550500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus_11.dtb.walker      2550500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total      2550500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus_11.dtb.walker      2550500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total      2550500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus_11.dtb.walker          428                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total          428                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus_11.dtb.walker          428                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total          428                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus_11.dtb.walker          428                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total          428                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_11.dtb.walker     0.598131                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.598131                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus_11.dtb.walker     0.598131                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.598131                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus_11.dtb.walker     0.598131                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.598131                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.dtb.walker  9962.890625                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total  9962.890625                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_11.dtb.walker  9962.890625                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total  9962.890625                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_11.dtb.walker  9962.890625                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total  9962.890625                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks           53                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total           53                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.dtb.walker          256                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total          256                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus_11.dtb.walker          256                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total          256                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus_11.dtb.walker          256                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total          256                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.dtb.walker      2294500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2294500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.dtb.walker      2294500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total      2294500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.dtb.walker      2294500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total      2294500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.dtb.walker     0.598131                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.598131                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.dtb.walker     0.598131                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.598131                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.dtb.walker     0.598131                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.598131                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  8962.890625                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8962.890625                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  8962.890625                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8962.890625                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  8962.890625                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8962.890625                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            12467                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2441546                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12979                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           188.115109                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst     7.716451                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus_11.inst   504.283549                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.015071                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus_11.inst     0.984929                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4845643                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4845643                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus_11.inst      2404121                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2404121                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus_11.inst      2404121                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2404121                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus_11.inst      2404121                       # number of overall hits
system.cpu1.icache.overall_hits::total        2404121                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus_11.inst        12467                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12467                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus_11.inst        12467                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12467                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus_11.inst        12467                       # number of overall misses
system.cpu1.icache.overall_misses::total        12467                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus_11.inst    192118000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    192118000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus_11.inst    192118000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    192118000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus_11.inst    192118000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    192118000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus_11.inst      2416588                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2416588                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus_11.inst      2416588                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2416588                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus_11.inst      2416588                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2416588                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus_11.inst     0.005159                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005159                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus_11.inst     0.005159                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005159                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus_11.inst     0.005159                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005159                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus_11.inst 15410.122724                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15410.122724                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus_11.inst 15410.122724                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15410.122724                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus_11.inst 15410.122724                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15410.122724                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        12467                       # number of writebacks
system.cpu1.icache.writebacks::total            12467                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus_11.inst        12467                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12467                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus_11.inst        12467                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12467                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus_11.inst        12467                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12467                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus_11.inst    179651000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    179651000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus_11.inst    179651000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    179651000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus_11.inst    179651000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    179651000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus_11.inst     0.005159                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005159                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus_11.inst     0.005159                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005159                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus_11.inst     0.005159                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005159                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.inst 14410.122724                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14410.122724                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus_11.inst 14410.122724                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14410.122724                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus_11.inst 14410.122724                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14410.122724                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements          199                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse     9.009076                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          104                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs          208                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.500000                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker     3.019506                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus_11.itb.walker     5.989571                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.188719                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus_11.itb.walker     0.374348                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.563067                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses          737                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses          737                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus_11.itb.walker           19                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total           19                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus_11.itb.walker           19                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total           19                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus_11.itb.walker           19                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total           19                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus_11.itb.walker          233                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total          233                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus_11.itb.walker          233                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total          233                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus_11.itb.walker          233                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total          233                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus_11.itb.walker      1884000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total      1884000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus_11.itb.walker      1884000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total      1884000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus_11.itb.walker      1884000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total      1884000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus_11.itb.walker          252                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          252                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus_11.itb.walker          252                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          252                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus_11.itb.walker          252                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          252                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus_11.itb.walker     0.924603                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.924603                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus_11.itb.walker     0.924603                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.924603                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus_11.itb.walker     0.924603                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.924603                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.itb.walker  8085.836910                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total  8085.836910                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus_11.itb.walker  8085.836910                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total  8085.836910                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus_11.itb.walker  8085.836910                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total  8085.836910                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks           30                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total           30                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.itb.walker          233                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total          233                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus_11.itb.walker          233                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total          233                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus_11.itb.walker          233                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total          233                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.itb.walker      1651000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total      1651000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.itb.walker      1651000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total      1651000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.itb.walker      1651000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total      1651000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.itb.walker     0.924603                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.924603                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.itb.walker     0.924603                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.924603                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.itb.walker     0.924603                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.924603                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.itb.walker  7085.836910                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7085.836910                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.itb.walker  7085.836910                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total  7085.836910                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.itb.walker  7085.836910                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total  7085.836910                       # average overall mshr miss latency
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.pwrStateResidencyTicks::OFF  6471716609500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            15687                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          830.732165                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1254529                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            16580                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            75.665199                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   273.766561                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus_12.data   556.965603                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.267350                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus_12.data     0.543912                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.811262                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          893                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          886                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.872070                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1880513                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1880513                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus_12.data       564104                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         564104                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus_12.data       337934                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        337934                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus_12.data           70                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           70                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::switch_cpus_12.data       902038                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          902038                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus_12.data       902108                       # number of overall hits
system.cpu2.dcache.overall_hits::total         902108                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus_12.data        22336                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        22336                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus_12.data         3899                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3899                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus_12.data          107                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          107                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::switch_cpus_12.data        26235                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         26235                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus_12.data        26342                       # number of overall misses
system.cpu2.dcache.overall_misses::total        26342                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus_12.data    212178000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    212178000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus_12.data     46614999                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     46614999                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus_12.data    258792999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    258792999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus_12.data    258792999                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    258792999                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus_12.data       586440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       586440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus_12.data       341833                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       341833                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus_12.data          177                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          177                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus_12.data       928273                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       928273                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus_12.data       928450                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       928450                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus_12.data     0.038087                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038087                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus_12.data     0.011406                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.011406                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus_12.data     0.604520                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.604520                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus_12.data     0.028262                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.028262                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus_12.data     0.028372                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028372                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus_12.data  9499.373209                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9499.373209                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus_12.data 11955.629392                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 11955.629392                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus_12.data  9864.417724                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9864.417724                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus_12.data  9824.348910                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9824.348910                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          197                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    39.400000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         5332                       # number of writebacks
system.cpu2.dcache.writebacks::total             5332                       # number of writebacks
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus_12.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus_12.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus_12.data            1                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus_12.data        22336                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        22336                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus_12.data         3898                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         3898                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus_12.data          107                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          107                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus_12.data        26234                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        26234                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus_12.data        26341                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        26341                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus_12.data           17                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           17                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus_12.data          454                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          454                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus_12.data          471                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          471                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus_12.data    189842000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    189842000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus_12.data     42691999                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     42691999                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_12.data      5325500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      5325500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus_12.data    232533999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    232533999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus_12.data    237859499                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    237859499                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      2840500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      2840500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus_12.data      2840500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2840500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus_12.data     0.038087                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038087                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus_12.data     0.011403                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.011403                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_12.data     0.604520                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.604520                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus_12.data     0.028261                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.028261                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus_12.data     0.028371                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.028371                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.data  8499.373209                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  8499.373209                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_12.data 10952.282966                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 10952.282966                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_12.data 49771.028037                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 49771.028037                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus_12.data  8863.840779                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  8863.840779                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus_12.data  9030.010212                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  9030.010212                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 167088.235294                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167088.235294                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  6030.785563                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  6030.785563                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements          127                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.283273                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          144                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          143                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     1.006993                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker     5.006729                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus_12.dtb.walker    10.276544                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.312921                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus_12.dtb.walker     0.642284                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.955205                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses          678                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses          678                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus_12.dtb.walker          132                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          132                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus_12.dtb.walker          132                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          132                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus_12.dtb.walker          132                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          132                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus_12.dtb.walker          138                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          138                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus_12.dtb.walker          138                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          138                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus_12.dtb.walker          138                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          138                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_12.dtb.walker      1487000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      1487000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus_12.dtb.walker      1487000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      1487000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus_12.dtb.walker      1487000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      1487000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus_12.dtb.walker          270                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total          270                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus_12.dtb.walker          270                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total          270                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus_12.dtb.walker          270                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total          270                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_12.dtb.walker     0.511111                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.511111                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus_12.dtb.walker     0.511111                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.511111                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus_12.dtb.walker     0.511111                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.511111                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.dtb.walker 10775.362319                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 10775.362319                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_12.dtb.walker 10775.362319                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 10775.362319                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_12.dtb.walker 10775.362319                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 10775.362319                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks           13                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total           13                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.dtb.walker          138                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          138                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus_12.dtb.walker          138                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          138                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus_12.dtb.walker          138                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          138                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.dtb.walker      1349000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1349000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.dtb.walker      1349000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      1349000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.dtb.walker      1349000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      1349000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.dtb.walker     0.511111                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.511111                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.dtb.walker     0.511111                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.511111                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.dtb.walker     0.511111                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.511111                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9775.362319                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9775.362319                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9775.362319                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9775.362319                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9775.362319                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9775.362319                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            12220                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2622983                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           206.015002                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    20.035416                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus_12.inst   491.964584                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.039132                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus_12.inst     0.960868                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5196568                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5196568                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus_12.inst      2579954                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2579954                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus_12.inst      2579954                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2579954                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus_12.inst      2579954                       # number of overall hits
system.cpu2.icache.overall_hits::total        2579954                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus_12.inst        12220                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        12220                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus_12.inst        12220                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         12220                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus_12.inst        12220                       # number of overall misses
system.cpu2.icache.overall_misses::total        12220                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus_12.inst    173751500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    173751500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus_12.inst    173751500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    173751500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus_12.inst    173751500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    173751500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus_12.inst      2592174                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2592174                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus_12.inst      2592174                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2592174                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus_12.inst      2592174                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2592174                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus_12.inst     0.004714                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004714                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus_12.inst     0.004714                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004714                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus_12.inst     0.004714                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004714                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus_12.inst 14218.617021                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 14218.617021                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus_12.inst 14218.617021                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 14218.617021                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus_12.inst 14218.617021                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 14218.617021                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        12220                       # number of writebacks
system.cpu2.icache.writebacks::total            12220                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus_12.inst        12220                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        12220                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus_12.inst        12220                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        12220                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus_12.inst        12220                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        12220                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus_12.inst    161531500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    161531500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus_12.inst    161531500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    161531500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus_12.inst    161531500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    161531500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus_12.inst     0.004714                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004714                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus_12.inst     0.004714                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004714                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus_12.inst     0.004714                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004714                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.inst 13218.617021                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13218.617021                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus_12.inst 13218.617021                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13218.617021                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus_12.inst 13218.617021                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13218.617021                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements           81                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    11.984948                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs           17                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs           93                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     0.182796                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker     1.007490                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus_12.itb.walker    10.977458                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.062968                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus_12.itb.walker     0.686091                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.749059                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses          323                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses          323                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus_12.itb.walker           13                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total           13                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus_12.itb.walker           13                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total           13                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus_12.itb.walker           13                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total           13                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus_12.itb.walker           99                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus_12.itb.walker           99                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total           99                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus_12.itb.walker           99                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total           99                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus_12.itb.walker       906500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total       906500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus_12.itb.walker       906500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total       906500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus_12.itb.walker       906500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total       906500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus_12.itb.walker          112                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total          112                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus_12.itb.walker          112                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total          112                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus_12.itb.walker          112                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total          112                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus_12.itb.walker     0.883929                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.883929                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus_12.itb.walker     0.883929                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.883929                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus_12.itb.walker     0.883929                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.883929                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.itb.walker  9156.565657                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total  9156.565657                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus_12.itb.walker  9156.565657                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total  9156.565657                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus_12.itb.walker  9156.565657                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total  9156.565657                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.itb.walker           99                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus_12.itb.walker           99                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total           99                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus_12.itb.walker           99                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total           99                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.itb.walker       807500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total       807500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.itb.walker       807500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total       807500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.itb.walker       807500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total       807500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.itb.walker     0.883929                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.883929                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.itb.walker     0.883929                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.883929                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.itb.walker     0.883929                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.883929                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.itb.walker  8156.565657                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8156.565657                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.itb.walker  8156.565657                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  8156.565657                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.itb.walker  8156.565657                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  8156.565657                       # average overall mshr miss latency
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.pwrStateResidencyTicks::OFF  6471716609500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            16139                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          829.760022                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             831858                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            17035                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            48.832286                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   115.216871                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus_13.data   714.543151                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.112516                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus_13.data     0.697796                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.810313                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          896                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          892                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1883959                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1883959                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus_13.data       563939                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         563939                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus_13.data       338754                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        338754                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus_13.data           75                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           75                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::switch_cpus_13.data       902693                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          902693                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus_13.data       902768                       # number of overall hits
system.cpu3.dcache.overall_hits::total         902768                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus_13.data        22853                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        22853                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus_13.data         4079                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4079                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus_13.data          121                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          121                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::switch_cpus_13.data        26932                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         26932                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus_13.data        27053                       # number of overall misses
system.cpu3.dcache.overall_misses::total        27053                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus_13.data    231420000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    231420000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus_13.data     41495498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     41495498                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus_13.data    272915498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    272915498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus_13.data    272915498                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    272915498                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus_13.data       586792                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       586792                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus_13.data       342833                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       342833                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus_13.data          196                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          196                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus_13.data       929625                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       929625                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus_13.data       929821                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       929821                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus_13.data     0.038946                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038946                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus_13.data     0.011898                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.011898                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus_13.data     0.617347                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.617347                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus_13.data     0.028971                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028971                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus_13.data     0.029095                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.029095                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus_13.data 10126.460421                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 10126.460421                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus_13.data 10172.958568                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 10172.958568                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus_13.data 10133.502822                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 10133.502822                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus_13.data 10088.178686                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 10088.178686                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          478                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.750000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         5466                       # number of writebacks
system.cpu3.dcache.writebacks::total             5466                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus_13.data            5                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus_13.data            5                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus_13.data            5                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus_13.data        22848                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        22848                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus_13.data         4079                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4079                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus_13.data          121                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          121                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus_13.data        26927                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        26927                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus_13.data        27048                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        27048                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus_13.data           16                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           16                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus_13.data          452                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          452                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus_13.data          468                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          468                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus_13.data    208509000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    208509000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus_13.data     37416498                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     37416498                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_13.data      6292000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      6292000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus_13.data    245925498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    245925498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus_13.data    252217498                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    252217498                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data      2708500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      2708500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus_13.data      2708500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      2708500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus_13.data     0.038937                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.038937                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus_13.data     0.011898                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.011898                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_13.data     0.617347                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.617347                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus_13.data     0.028965                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.028965                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus_13.data     0.029089                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.029089                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.data  9125.919118                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9125.919118                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_13.data  9172.958568                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  9172.958568                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_13.data        52000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        52000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus_13.data  9133.044825                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9133.044825                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus_13.data  9324.811372                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9324.811372                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data 169281.250000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169281.250000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  5787.393162                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  5787.393162                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements          110                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.290062                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          181                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs          126                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     1.436508                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker     2.003746                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus_13.dtb.walker    13.286316                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.125234                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus_13.dtb.walker     0.830395                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.955629                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses          596                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses          596                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus_13.dtb.walker          112                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          112                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus_13.dtb.walker          112                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          112                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus_13.dtb.walker          112                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          112                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus_13.dtb.walker          124                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total          124                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus_13.dtb.walker          124                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total          124                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus_13.dtb.walker          124                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total          124                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_13.dtb.walker      1882000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total      1882000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus_13.dtb.walker      1882000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total      1882000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus_13.dtb.walker      1882000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total      1882000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus_13.dtb.walker          236                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          236                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus_13.dtb.walker          236                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          236                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus_13.dtb.walker          236                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          236                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_13.dtb.walker     0.525424                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.525424                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus_13.dtb.walker     0.525424                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.525424                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus_13.dtb.walker     0.525424                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.525424                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.dtb.walker 15177.419355                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 15177.419355                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_13.dtb.walker 15177.419355                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 15177.419355                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_13.dtb.walker 15177.419355                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 15177.419355                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks           14                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total           14                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.dtb.walker          124                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total          124                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus_13.dtb.walker          124                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total          124                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus_13.dtb.walker          124                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total          124                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.dtb.walker      1758000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1758000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.dtb.walker      1758000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total      1758000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.dtb.walker      1758000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total      1758000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.525424                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.525424                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.525424                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.525424                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.525424                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.525424                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 14177.419355                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14177.419355                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 14177.419355                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 14177.419355                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 14177.419355                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 14177.419355                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            11924                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2625257                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            12436                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           211.101399                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst    13.302627                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus_13.inst   498.697373                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.025982                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus_13.inst     0.974018                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5188422                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5188422                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus_13.inst      2576325                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2576325                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus_13.inst      2576325                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2576325                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus_13.inst      2576325                       # number of overall hits
system.cpu3.icache.overall_hits::total        2576325                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus_13.inst        11924                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        11924                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus_13.inst        11924                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         11924                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus_13.inst        11924                       # number of overall misses
system.cpu3.icache.overall_misses::total        11924                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus_13.inst    168242500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    168242500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus_13.inst    168242500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    168242500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus_13.inst    168242500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    168242500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus_13.inst      2588249                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2588249                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus_13.inst      2588249                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2588249                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus_13.inst      2588249                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2588249                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus_13.inst     0.004607                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004607                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus_13.inst     0.004607                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004607                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus_13.inst     0.004607                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004607                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus_13.inst 14109.568937                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14109.568937                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus_13.inst 14109.568937                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14109.568937                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus_13.inst 14109.568937                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14109.568937                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        11924                       # number of writebacks
system.cpu3.icache.writebacks::total            11924                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus_13.inst        11924                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        11924                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus_13.inst        11924                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        11924                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus_13.inst        11924                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        11924                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus_13.inst    156318500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    156318500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus_13.inst    156318500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    156318500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus_13.inst    156318500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    156318500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus_13.inst     0.004607                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004607                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus_13.inst     0.004607                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004607                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus_13.inst     0.004607                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004607                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.inst 13109.568937                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13109.568937                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus_13.inst 13109.568937                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13109.568937                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus_13.inst 13109.568937                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13109.568937                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements           20                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse     7.992885                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs           28                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     0.571429                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker     2.001882                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus_13.itb.walker     5.991003                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.125118                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus_13.itb.walker     0.374438                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.499555                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses          103                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses          103                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus_13.itb.walker            8                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total            8                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus_13.itb.walker            8                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total            8                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus_13.itb.walker            8                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total            8                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus_13.itb.walker           29                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus_13.itb.walker           29                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total           29                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus_13.itb.walker           29                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total           29                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus_13.itb.walker       236000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total       236000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus_13.itb.walker       236000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total       236000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus_13.itb.walker       236000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total       236000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus_13.itb.walker           37                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total           37                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus_13.itb.walker           37                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total           37                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus_13.itb.walker           37                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total           37                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus_13.itb.walker     0.783784                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.783784                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus_13.itb.walker     0.783784                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.783784                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus_13.itb.walker     0.783784                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.783784                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.itb.walker  8137.931034                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total  8137.931034                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus_13.itb.walker  8137.931034                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total  8137.931034                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus_13.itb.walker  8137.931034                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total  8137.931034                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.itb.walker           29                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus_13.itb.walker           29                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus_13.itb.walker           29                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.itb.walker       207000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total       207000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.itb.walker       207000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total       207000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.itb.walker       207000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total       207000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.itb.walker     0.783784                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.783784                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.itb.walker     0.783784                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.783784                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.itb.walker     0.783784                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.783784                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.itb.walker  7137.931034                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7137.931034                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.itb.walker  7137.931034                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total  7137.931034                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.itb.walker  7137.931034                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total  7137.931034                       # average overall mshr miss latency
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu4.interrupts.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.pwrStateResidencyTicks::OFF  6471716609500                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements            15402                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          714.582546                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             844285                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            16248                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            51.962395                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   230.793945                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus_14.data   483.788601                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.225385                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus_14.data     0.472450                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.697835                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          846                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          821                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          1890379                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         1890379                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::switch_cpus_14.data       567573                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         567573                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus_14.data       339399                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        339399                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus_14.data           75                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           75                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::switch_cpus_14.data       906972                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          906972                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus_14.data       907047                       # number of overall hits
system.cpu4.dcache.overall_hits::total         907047                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus_14.data        22487                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        22487                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus_14.data         3798                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3798                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus_14.data           63                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           63                       # number of SoftPFReq misses
system.cpu4.dcache.demand_misses::switch_cpus_14.data        26285                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         26285                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus_14.data        26348                       # number of overall misses
system.cpu4.dcache.overall_misses::total        26348                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus_14.data    225500000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    225500000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus_14.data     37068500                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     37068500                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus_14.data    262568500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    262568500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus_14.data    262568500                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    262568500                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus_14.data       590060                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       590060                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus_14.data       343197                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       343197                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus_14.data          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus_14.data       933257                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       933257                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus_14.data       933395                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       933395                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus_14.data     0.038110                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.038110                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus_14.data     0.011067                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.011067                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus_14.data     0.456522                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.456522                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus_14.data     0.028165                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.028165                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus_14.data     0.028228                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.028228                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus_14.data 10028.016187                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 10028.016187                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus_14.data  9760.005266                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total  9760.005266                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus_14.data  9989.290470                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  9989.290470                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus_14.data  9965.405344                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  9965.405344                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         5162                       # number of writebacks
system.cpu4.dcache.writebacks::total             5162                       # number of writebacks
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus_14.data            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus_14.data            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus_14.data            1                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus_14.data        22487                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        22487                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus_14.data         3797                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         3797                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus_14.data           63                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           63                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus_14.data        26284                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        26284                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus_14.data        26347                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        26347                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_uncacheable::switch_cpus_14.data           24                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.ReadReq_mshr_uncacheable::total           24                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::switch_cpus_14.data          469                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::total          469                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.overall_mshr_uncacheable_misses::switch_cpus_14.data          493                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.overall_mshr_uncacheable_misses::total          493                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus_14.data    203013000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    203013000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus_14.data     33256000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     33256000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_14.data      1100000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      1100000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus_14.data    236269000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    236269000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus_14.data    237369000                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    237369000                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      4062000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      4062000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus_14.data      4062000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      4062000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus_14.data     0.038110                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.038110                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus_14.data     0.011064                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.011064                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_14.data     0.456522                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.456522                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus_14.data     0.028164                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.028164                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus_14.data     0.028227                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.028227                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.data  9028.016187                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  9028.016187                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_14.data  8758.493548                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total  8758.493548                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_14.data 17460.317460                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 17460.317460                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus_14.data  8989.080810                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  8989.080810                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus_14.data  9009.336926                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  9009.336926                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data       169250                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169250                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  8239.350913                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total  8239.350913                       # average overall mshr uncacheable latency
system.cpu4.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.tags.replacements           90                       # number of replacements
system.cpu4.dtb_walker_cache.tags.tagsinuse    15.296102                       # Cycle average of tags in use
system.cpu4.dtb_walker_cache.tags.total_refs          121                       # Total number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.sampled_refs          106                       # Sample count of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.avg_refs     1.141509                       # Average number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus4.dtb.walker     5.006255                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus_14.dtb.walker    10.289847                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus4.dtb.walker     0.312891                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus_14.dtb.walker     0.643115                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::total     0.956006                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dtb_walker_cache.tags.tag_accesses          523                       # Number of tag accesses
system.cpu4.dtb_walker_cache.tags.data_accesses          523                       # Number of data accesses
system.cpu4.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.ReadReq_hits::switch_cpus_14.dtb.walker          110                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.ReadReq_hits::total          110                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.demand_hits::switch_cpus_14.dtb.walker          110                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.demand_hits::total          110                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.overall_hits::switch_cpus_14.dtb.walker          110                       # number of overall hits
system.cpu4.dtb_walker_cache.overall_hits::total          110                       # number of overall hits
system.cpu4.dtb_walker_cache.ReadReq_misses::switch_cpus_14.dtb.walker          101                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.demand_misses::switch_cpus_14.dtb.walker          101                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.demand_misses::total          101                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.overall_misses::switch_cpus_14.dtb.walker          101                       # number of overall misses
system.cpu4.dtb_walker_cache.overall_misses::total          101                       # number of overall misses
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_14.dtb.walker      1084000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::total      1084000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::switch_cpus_14.dtb.walker      1084000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::total      1084000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::switch_cpus_14.dtb.walker      1084000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::total      1084000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.ReadReq_accesses::switch_cpus_14.dtb.walker          211                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.ReadReq_accesses::total          211                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.demand_accesses::switch_cpus_14.dtb.walker          211                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.demand_accesses::total          211                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::switch_cpus_14.dtb.walker          211                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::total          211                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_14.dtb.walker     0.478673                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::total     0.478673                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::switch_cpus_14.dtb.walker     0.478673                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::total     0.478673                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::switch_cpus_14.dtb.walker     0.478673                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::total     0.478673                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.dtb.walker 10732.673267                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::total 10732.673267                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_14.dtb.walker 10732.673267                       # average overall miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::total 10732.673267                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_14.dtb.walker 10732.673267                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::total 10732.673267                       # average overall miss latency
system.cpu4.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.writebacks::writebacks           15                       # number of writebacks
system.cpu4.dtb_walker_cache.writebacks::total           15                       # number of writebacks
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.dtb.walker          101                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::switch_cpus_14.dtb.walker          101                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::total          101                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::switch_cpus_14.dtb.walker          101                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::total          101                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.dtb.walker       983000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::total       983000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.dtb.walker       983000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::total       983000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.dtb.walker       983000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::total       983000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.dtb.walker     0.478673                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.478673                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.dtb.walker     0.478673                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::total     0.478673                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.dtb.walker     0.478673                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::total     0.478673                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9732.673267                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9732.673267                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9732.673267                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9732.673267                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9732.673267                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9732.673267                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements            12811                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            2623566                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            13323                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           196.920063                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst    13.907002                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus_14.inst   498.092998                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.027162                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus_14.inst     0.972838                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          5218407                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         5218407                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::switch_cpus_14.inst      2589987                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        2589987                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus_14.inst      2589987                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         2589987                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus_14.inst      2589987                       # number of overall hits
system.cpu4.icache.overall_hits::total        2589987                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus_14.inst        12811                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        12811                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus_14.inst        12811                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         12811                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus_14.inst        12811                       # number of overall misses
system.cpu4.icache.overall_misses::total        12811                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus_14.inst    179379000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    179379000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus_14.inst    179379000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    179379000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus_14.inst    179379000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    179379000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus_14.inst      2602798                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      2602798                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus_14.inst      2602798                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      2602798                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus_14.inst      2602798                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      2602798                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus_14.inst     0.004922                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004922                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus_14.inst     0.004922                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004922                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus_14.inst     0.004922                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004922                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus_14.inst 14001.951448                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 14001.951448                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus_14.inst 14001.951448                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 14001.951448                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus_14.inst 14001.951448                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 14001.951448                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks        12811                       # number of writebacks
system.cpu4.icache.writebacks::total            12811                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus_14.inst        12811                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        12811                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus_14.inst        12811                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        12811                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus_14.inst        12811                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        12811                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus_14.inst    166568000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    166568000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus_14.inst    166568000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    166568000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus_14.inst    166568000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    166568000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus_14.inst     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus_14.inst     0.004922                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.004922                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus_14.inst     0.004922                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.004922                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.inst 13001.951448                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 13001.951448                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus_14.inst 13001.951448                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 13001.951448                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus_14.inst 13001.951448                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 13001.951448                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.tags.replacements           10                       # number of replacements
system.cpu4.itb_walker_cache.tags.tagsinuse     7.988087                       # Cycle average of tags in use
system.cpu4.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.sampled_refs           18                       # Sample count of references to valid blocks.
system.cpu4.itb_walker_cache.tags.avg_refs     0.888889                       # Average number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus4.itb.walker            2                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus_14.itb.walker     5.988087                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus4.itb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus_14.itb.walker     0.374255                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::total     0.499255                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu4.itb_walker_cache.tags.tag_accesses           68                       # Number of tag accesses
system.cpu4.itb_walker_cache.tags.data_accesses           68                       # Number of data accesses
system.cpu4.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.ReadReq_hits::switch_cpus_14.itb.walker            7                       # number of ReadReq hits
system.cpu4.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu4.itb_walker_cache.demand_hits::switch_cpus_14.itb.walker            7                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.overall_hits::switch_cpus_14.itb.walker            7                       # number of overall hits
system.cpu4.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu4.itb_walker_cache.ReadReq_misses::switch_cpus_14.itb.walker           18                       # number of ReadReq misses
system.cpu4.itb_walker_cache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu4.itb_walker_cache.demand_misses::switch_cpus_14.itb.walker           18                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.demand_misses::total           18                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.overall_misses::switch_cpus_14.itb.walker           18                       # number of overall misses
system.cpu4.itb_walker_cache.overall_misses::total           18                       # number of overall misses
system.cpu4.itb_walker_cache.ReadReq_miss_latency::switch_cpus_14.itb.walker       182000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.ReadReq_miss_latency::total       182000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::switch_cpus_14.itb.walker       182000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::total       182000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::switch_cpus_14.itb.walker       182000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::total       182000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.ReadReq_accesses::switch_cpus_14.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.ReadReq_accesses::total           25                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.demand_accesses::switch_cpus_14.itb.walker           25                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.demand_accesses::total           25                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::switch_cpus_14.itb.walker           25                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::total           25                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::switch_cpus_14.itb.walker     0.720000                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::total     0.720000                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_miss_rate::switch_cpus_14.itb.walker     0.720000                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_miss_rate::total     0.720000                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_miss_rate::switch_cpus_14.itb.walker     0.720000                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_miss_rate::total     0.720000                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.itb.walker 10111.111111                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::total 10111.111111                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::switch_cpus_14.itb.walker 10111.111111                       # average overall miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::total 10111.111111                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::switch_cpus_14.itb.walker 10111.111111                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::total 10111.111111                       # average overall miss latency
system.cpu4.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.itb.walker           18                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::switch_cpus_14.itb.walker           18                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::switch_cpus_14.itb.walker           18                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.itb.walker       164000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::total       164000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.itb.walker       164000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::total       164000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.itb.walker       164000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::total       164000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.itb.walker     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.itb.walker     0.720000                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::total     0.720000                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.itb.walker     0.720000                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::total     0.720000                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.itb.walker  9111.111111                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9111.111111                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.itb.walker  9111.111111                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::total  9111.111111                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.itb.walker  9111.111111                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::total  9111.111111                       # average overall mshr miss latency
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu5.interrupts.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.pwrStateResidencyTicks::OFF  6471716609500                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            13976                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          868.189604                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             824337                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            14892                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            55.354351                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   230.345244                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus_15.data   637.844361                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.224947                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus_15.data     0.622895                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.847841                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          916                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          906                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          1764849                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         1764849                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::switch_cpus_15.data       531210                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         531210                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus_15.data       316329                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        316329                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus_15.data           82                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           82                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::switch_cpus_15.data       847539                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          847539                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus_15.data       847621                       # number of overall hits
system.cpu5.dcache.overall_hits::total         847621                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus_15.data        20212                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        20212                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus_15.data         3814                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         3814                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus_15.data           89                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           89                       # number of SoftPFReq misses
system.cpu5.dcache.demand_misses::switch_cpus_15.data        24026                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         24026                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus_15.data        24115                       # number of overall misses
system.cpu5.dcache.overall_misses::total        24115                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus_15.data    208026000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    208026000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus_15.data     39894000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     39894000                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus_15.data    247920000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    247920000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus_15.data    247920000                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    247920000                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus_15.data       551422                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       551422                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus_15.data       320143                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       320143                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus_15.data          171                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          171                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus_15.data       871565                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       871565                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus_15.data       871736                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       871736                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus_15.data     0.036654                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.036654                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus_15.data     0.011913                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.011913                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus_15.data     0.520468                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.520468                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus_15.data     0.027567                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.027567                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus_15.data     0.027663                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.027663                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus_15.data 10292.202652                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 10292.202652                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus_15.data 10459.884636                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 10459.884636                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus_15.data 10318.821277                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 10318.821277                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus_15.data 10280.738130                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 10280.738130                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         5033                       # number of writebacks
system.cpu5.dcache.writebacks::total             5033                       # number of writebacks
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus_15.data            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus_15.data            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus_15.data            1                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus_15.data        20212                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        20212                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus_15.data         3813                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         3813                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus_15.data           89                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           89                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus_15.data        24025                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        24025                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus_15.data        24114                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        24114                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_uncacheable::switch_cpus_15.data           25                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.ReadReq_mshr_uncacheable::total           25                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::switch_cpus_15.data          470                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::total          470                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.overall_mshr_uncacheable_misses::switch_cpus_15.data          495                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.overall_mshr_uncacheable_misses::total          495                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus_15.data    187814000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    187814000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus_15.data     36044000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     36044000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_15.data      1854500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      1854500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus_15.data    223858000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    223858000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus_15.data    225712500                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    225712500                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      4194000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      4194000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus_15.data      4194000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      4194000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus_15.data     0.036654                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.036654                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus_15.data     0.011910                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.011910                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_15.data     0.520468                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.520468                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus_15.data     0.027565                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.027565                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus_15.data     0.027662                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.027662                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.data  9292.202652                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  9292.202652                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_15.data  9452.924207                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total  9452.924207                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_15.data 20837.078652                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 20837.078652                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus_15.data  9317.710718                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  9317.710718                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus_15.data  9360.226424                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  9360.226424                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data       167760                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total       167760                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  8472.727273                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total  8472.727273                       # average overall mshr uncacheable latency
system.cpu5.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.tags.replacements          108                       # number of replacements
system.cpu5.dtb_walker_cache.tags.tagsinuse    15.302987                       # Cycle average of tags in use
system.cpu5.dtb_walker_cache.tags.total_refs          140                       # Total number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.sampled_refs          124                       # Sample count of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.avg_refs     1.129032                       # Average number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus5.dtb.walker     4.009966                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus_15.dtb.walker    11.293020                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus5.dtb.walker     0.250623                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus_15.dtb.walker     0.705814                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::total     0.956437                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dtb_walker_cache.tags.tag_accesses          586                       # Number of tag accesses
system.cpu5.dtb_walker_cache.tags.data_accesses          586                       # Number of data accesses
system.cpu5.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.ReadReq_hits::switch_cpus_15.dtb.walker          116                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.ReadReq_hits::total          116                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.demand_hits::switch_cpus_15.dtb.walker          116                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.demand_hits::total          116                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.overall_hits::switch_cpus_15.dtb.walker          116                       # number of overall hits
system.cpu5.dtb_walker_cache.overall_hits::total          116                       # number of overall hits
system.cpu5.dtb_walker_cache.ReadReq_misses::switch_cpus_15.dtb.walker          118                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.ReadReq_misses::total          118                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.demand_misses::switch_cpus_15.dtb.walker          118                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.demand_misses::total          118                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.overall_misses::switch_cpus_15.dtb.walker          118                       # number of overall misses
system.cpu5.dtb_walker_cache.overall_misses::total          118                       # number of overall misses
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_15.dtb.walker      1158500                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::total      1158500                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::switch_cpus_15.dtb.walker      1158500                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::total      1158500                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::switch_cpus_15.dtb.walker      1158500                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::total      1158500                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.ReadReq_accesses::switch_cpus_15.dtb.walker          234                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.ReadReq_accesses::total          234                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.demand_accesses::switch_cpus_15.dtb.walker          234                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.demand_accesses::total          234                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::switch_cpus_15.dtb.walker          234                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::total          234                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_15.dtb.walker     0.504274                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::total     0.504274                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::switch_cpus_15.dtb.walker     0.504274                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::total     0.504274                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::switch_cpus_15.dtb.walker     0.504274                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::total     0.504274                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.dtb.walker  9817.796610                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::total  9817.796610                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_15.dtb.walker  9817.796610                       # average overall miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::total  9817.796610                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_15.dtb.walker  9817.796610                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::total  9817.796610                       # average overall miss latency
system.cpu5.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.writebacks::writebacks           12                       # number of writebacks
system.cpu5.dtb_walker_cache.writebacks::total           12                       # number of writebacks
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.dtb.walker          118                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::switch_cpus_15.dtb.walker          118                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::total          118                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::switch_cpus_15.dtb.walker          118                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::total          118                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.dtb.walker      1040500                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1040500                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.dtb.walker      1040500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::total      1040500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.dtb.walker      1040500                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::total      1040500                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.dtb.walker     0.504274                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.504274                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.dtb.walker     0.504274                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::total     0.504274                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.dtb.walker     0.504274                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::total     0.504274                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8817.796610                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8817.796610                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8817.796610                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8817.796610                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8817.796610                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8817.796610                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements            12148                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            2421100                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            12660                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           191.240126                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst    16.201055                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus_15.inst   495.798945                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.031643                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus_15.inst     0.968357                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          4835380                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         4835380                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::switch_cpus_15.inst      2399468                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        2399468                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus_15.inst      2399468                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         2399468                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus_15.inst      2399468                       # number of overall hits
system.cpu5.icache.overall_hits::total        2399468                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus_15.inst        12148                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        12148                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus_15.inst        12148                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         12148                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus_15.inst        12148                       # number of overall misses
system.cpu5.icache.overall_misses::total        12148                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus_15.inst    170122000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    170122000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus_15.inst    170122000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    170122000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus_15.inst    170122000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    170122000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus_15.inst      2411616                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      2411616                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus_15.inst      2411616                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      2411616                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus_15.inst      2411616                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      2411616                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus_15.inst     0.005037                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.005037                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus_15.inst     0.005037                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.005037                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus_15.inst     0.005037                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.005037                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus_15.inst 14004.115904                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 14004.115904                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus_15.inst 14004.115904                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 14004.115904                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus_15.inst 14004.115904                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 14004.115904                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks        12148                       # number of writebacks
system.cpu5.icache.writebacks::total            12148                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus_15.inst        12148                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        12148                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus_15.inst        12148                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        12148                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus_15.inst        12148                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        12148                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus_15.inst    157974000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    157974000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus_15.inst    157974000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    157974000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus_15.inst    157974000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    157974000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus_15.inst     0.005037                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.005037                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus_15.inst     0.005037                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.005037                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus_15.inst     0.005037                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.005037                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.inst 13004.115904                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 13004.115904                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus_15.inst 13004.115904                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 13004.115904                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus_15.inst 13004.115904                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 13004.115904                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.tags.replacements           36                       # number of replacements
system.cpu5.itb_walker_cache.tags.tagsinuse     6.986025                       # Cycle average of tags in use
system.cpu5.itb_walker_cache.tags.total_refs            6                       # Total number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.sampled_refs           43                       # Sample count of references to valid blocks.
system.cpu5.itb_walker_cache.tags.avg_refs     0.139535                       # Average number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.itb_walker_cache.tags.occ_blocks::switch_cpus_15.itb.walker     6.986025                       # Average occupied blocks per requestor
system.cpu5.itb_walker_cache.tags.occ_percent::switch_cpus_15.itb.walker     0.436627                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_percent::total     0.436627                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu5.itb_walker_cache.tags.tag_accesses          164                       # Number of tag accesses
system.cpu5.itb_walker_cache.tags.data_accesses          164                       # Number of data accesses
system.cpu5.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.ReadReq_hits::switch_cpus_15.itb.walker            7                       # number of ReadReq hits
system.cpu5.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu5.itb_walker_cache.demand_hits::switch_cpus_15.itb.walker            7                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.overall_hits::switch_cpus_15.itb.walker            7                       # number of overall hits
system.cpu5.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu5.itb_walker_cache.ReadReq_misses::switch_cpus_15.itb.walker           50                       # number of ReadReq misses
system.cpu5.itb_walker_cache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.itb_walker_cache.demand_misses::switch_cpus_15.itb.walker           50                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.overall_misses::switch_cpus_15.itb.walker           50                       # number of overall misses
system.cpu5.itb_walker_cache.overall_misses::total           50                       # number of overall misses
system.cpu5.itb_walker_cache.ReadReq_miss_latency::switch_cpus_15.itb.walker       440500                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.ReadReq_miss_latency::total       440500                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::switch_cpus_15.itb.walker       440500                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::total       440500                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::switch_cpus_15.itb.walker       440500                       # number of overall miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::total       440500                       # number of overall miss cycles
system.cpu5.itb_walker_cache.ReadReq_accesses::switch_cpus_15.itb.walker           57                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.ReadReq_accesses::total           57                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.demand_accesses::switch_cpus_15.itb.walker           57                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.demand_accesses::total           57                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::switch_cpus_15.itb.walker           57                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::total           57                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::switch_cpus_15.itb.walker     0.877193                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::total     0.877193                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_miss_rate::switch_cpus_15.itb.walker     0.877193                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_miss_rate::total     0.877193                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_miss_rate::switch_cpus_15.itb.walker     0.877193                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_miss_rate::total     0.877193                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.itb.walker         8810                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::total         8810                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::switch_cpus_15.itb.walker         8810                       # average overall miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::total         8810                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::switch_cpus_15.itb.walker         8810                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::total         8810                       # average overall miss latency
system.cpu5.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.itb.walker           50                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::switch_cpus_15.itb.walker           50                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::switch_cpus_15.itb.walker           50                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.itb.walker       390500                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::total       390500                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.itb.walker       390500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::total       390500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.itb.walker       390500                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::total       390500                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.877193                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.877193                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.877193                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::total     0.877193                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.877193                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::total     0.877193                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker         7810                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total         7810                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker         7810                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::total         7810                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker         7810                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::total         7810                       # average overall mshr miss latency
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu6.interrupts.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.pwrStateResidencyTicks::OFF  6471716609500                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements             1902                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          826.975093                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          333425532                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             2728                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs         122223.435484                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   240.875541                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus_16.data   586.099553                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.235230                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus_16.data     0.572363                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.807593                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          826                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          825                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        666922912                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       666922912                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::switch_cpus_16.data    333338269                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      333338269                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus_16.data       112087                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        112087                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus_16.data           36                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total           36                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::switch_cpus_16.data    333450356                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       333450356                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus_16.data    333450392                       # number of overall hits
system.cpu6.dcache.overall_hits::total      333450392                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus_16.data         5805                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5805                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus_16.data         2146                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2146                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus_16.data           58                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           58                       # number of SoftPFReq misses
system.cpu6.dcache.demand_misses::switch_cpus_16.data         7951                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          7951                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus_16.data         8009                       # number of overall misses
system.cpu6.dcache.overall_misses::total         8009                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus_16.data     78036500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     78036500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus_16.data     24974500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     24974500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus_16.data    103011000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    103011000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus_16.data    103011000                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    103011000                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus_16.data    333344074                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    333344074                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus_16.data       114233                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       114233                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus_16.data           94                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total           94                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus_16.data    333458307                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    333458307                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus_16.data    333458401                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    333458401                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus_16.data     0.000017                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus_16.data     0.018786                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.018786                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus_16.data     0.617021                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.617021                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus_16.data     0.000024                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus_16.data     0.000024                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus_16.data 13442.980189                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 13442.980189                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus_16.data 11637.698043                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 11637.698043                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus_16.data 12955.728839                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 12955.728839                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus_16.data 12861.905356                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 12861.905356                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         1452                       # number of writebacks
system.cpu6.dcache.writebacks::total             1452                       # number of writebacks
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus_16.data            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus_16.data            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus_16.data            1                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus_16.data         5805                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5805                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus_16.data         2145                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         2145                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus_16.data           58                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           58                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus_16.data         7950                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         7950                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus_16.data         8008                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8008                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_uncacheable::switch_cpus_16.data           21                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.ReadReq_mshr_uncacheable::total           21                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::switch_cpus_16.data          458                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::total          458                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.overall_mshr_uncacheable_misses::switch_cpus_16.data          479                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.overall_mshr_uncacheable_misses::total          479                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus_16.data     72231500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     72231500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus_16.data     22785500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     22785500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_16.data       456500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       456500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus_16.data     95017000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     95017000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus_16.data     95473500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     95473500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      3519500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      3519500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus_16.data      3519500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      3519500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus_16.data     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus_16.data     0.018777                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.018777                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_16.data     0.617021                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.617021                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus_16.data     0.000024                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus_16.data     0.000024                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.data 12442.980189                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 12442.980189                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_16.data 10622.610723                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 10622.610723                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_16.data  7870.689655                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total  7870.689655                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus_16.data 11951.823899                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 11951.823899                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus_16.data 11922.265235                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 11922.265235                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 167595.238095                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167595.238095                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  7347.599165                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total  7347.599165                       # average overall mshr uncacheable latency
system.cpu6.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.tags.replacements           87                       # number of replacements
system.cpu6.dtb_walker_cache.tags.tagsinuse    14.002377                       # Cycle average of tags in use
system.cpu6.dtb_walker_cache.tags.total_refs          144                       # Total number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.sampled_refs          101                       # Sample count of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.avg_refs     1.425743                       # Average number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus6.dtb.walker     3.005932                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus_16.dtb.walker    10.996444                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus6.dtb.walker     0.187871                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus_16.dtb.walker     0.687278                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::total     0.875149                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu6.dtb_walker_cache.tags.tag_accesses          508                       # Number of tag accesses
system.cpu6.dtb_walker_cache.tags.data_accesses          508                       # Number of data accesses
system.cpu6.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.ReadReq_hits::switch_cpus_16.dtb.walker          119                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.ReadReq_hits::total          119                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.demand_hits::switch_cpus_16.dtb.walker          119                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.demand_hits::total          119                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.overall_hits::switch_cpus_16.dtb.walker          119                       # number of overall hits
system.cpu6.dtb_walker_cache.overall_hits::total          119                       # number of overall hits
system.cpu6.dtb_walker_cache.ReadReq_misses::switch_cpus_16.dtb.walker           90                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.demand_misses::switch_cpus_16.dtb.walker           90                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.demand_misses::total           90                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.overall_misses::switch_cpus_16.dtb.walker           90                       # number of overall misses
system.cpu6.dtb_walker_cache.overall_misses::total           90                       # number of overall misses
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_16.dtb.walker       957500                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::total       957500                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::switch_cpus_16.dtb.walker       957500                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::total       957500                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::switch_cpus_16.dtb.walker       957500                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::total       957500                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.ReadReq_accesses::switch_cpus_16.dtb.walker          209                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.ReadReq_accesses::total          209                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.demand_accesses::switch_cpus_16.dtb.walker          209                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.demand_accesses::total          209                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::switch_cpus_16.dtb.walker          209                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::total          209                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_16.dtb.walker     0.430622                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::total     0.430622                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::switch_cpus_16.dtb.walker     0.430622                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::total     0.430622                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::switch_cpus_16.dtb.walker     0.430622                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::total     0.430622                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.dtb.walker 10638.888889                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::total 10638.888889                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_16.dtb.walker 10638.888889                       # average overall miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::total 10638.888889                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_16.dtb.walker 10638.888889                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::total 10638.888889                       # average overall miss latency
system.cpu6.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.writebacks::writebacks           12                       # number of writebacks
system.cpu6.dtb_walker_cache.writebacks::total           12                       # number of writebacks
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.dtb.walker           90                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::switch_cpus_16.dtb.walker           90                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::switch_cpus_16.dtb.walker           90                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.dtb.walker       867500                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::total       867500                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.dtb.walker       867500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::total       867500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.dtb.walker       867500                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::total       867500                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.dtb.walker     0.430622                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.430622                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.dtb.walker     0.430622                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::total     0.430622                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.dtb.walker     0.430622                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::total     0.430622                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9638.888889                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9638.888889                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9638.888889                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9638.888889                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9638.888889                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9638.888889                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements             7208                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs         1333370356                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             7720                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         172716.367358                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst    12.151586                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus_16.inst   499.848414                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.023734                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus_16.inst     0.976266                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       2666651474                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      2666651474                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::switch_cpus_16.inst   1333314925                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total     1333314925                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus_16.inst   1333314925                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total      1333314925                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus_16.inst   1333314925                       # number of overall hits
system.cpu6.icache.overall_hits::total     1333314925                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus_16.inst         7208                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         7208                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus_16.inst         7208                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          7208                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus_16.inst         7208                       # number of overall misses
system.cpu6.icache.overall_misses::total         7208                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus_16.inst    101782000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    101782000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus_16.inst    101782000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    101782000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus_16.inst    101782000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    101782000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus_16.inst   1333322133                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total   1333322133                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus_16.inst   1333322133                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total   1333322133                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus_16.inst   1333322133                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total   1333322133                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus_16.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus_16.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus_16.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus_16.inst 14120.699223                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 14120.699223                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus_16.inst 14120.699223                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 14120.699223                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus_16.inst 14120.699223                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 14120.699223                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks         7208                       # number of writebacks
system.cpu6.icache.writebacks::total             7208                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus_16.inst         7208                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         7208                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus_16.inst         7208                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         7208                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus_16.inst         7208                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         7208                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus_16.inst     94574000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     94574000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus_16.inst     94574000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     94574000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus_16.inst     94574000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     94574000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus_16.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus_16.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus_16.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.inst 13120.699223                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 13120.699223                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus_16.inst 13120.699223                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 13120.699223                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus_16.inst 13120.699223                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 13120.699223                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.tags.replacements           35                       # number of replacements
system.cpu6.itb_walker_cache.tags.tagsinuse    13.004271                       # Cycle average of tags in use
system.cpu6.itb_walker_cache.tags.total_refs          149                       # Total number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.sampled_refs           48                       # Sample count of references to valid blocks.
system.cpu6.itb_walker_cache.tags.avg_refs     3.104167                       # Average number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus6.itb.walker     7.013755                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus_16.itb.walker     5.990516                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus6.itb.walker     0.438360                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus_16.itb.walker     0.374407                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::total     0.812767                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu6.itb_walker_cache.tags.tag_accesses          128                       # Number of tag accesses
system.cpu6.itb_walker_cache.tags.data_accesses          128                       # Number of data accesses
system.cpu6.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.ReadReq_hits::switch_cpus_16.itb.walker            7                       # number of ReadReq hits
system.cpu6.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu6.itb_walker_cache.demand_hits::switch_cpus_16.itb.walker            7                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.overall_hits::switch_cpus_16.itb.walker            7                       # number of overall hits
system.cpu6.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu6.itb_walker_cache.ReadReq_misses::switch_cpus_16.itb.walker           38                       # number of ReadReq misses
system.cpu6.itb_walker_cache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu6.itb_walker_cache.demand_misses::switch_cpus_16.itb.walker           38                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.demand_misses::total           38                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.overall_misses::switch_cpus_16.itb.walker           38                       # number of overall misses
system.cpu6.itb_walker_cache.overall_misses::total           38                       # number of overall misses
system.cpu6.itb_walker_cache.ReadReq_miss_latency::switch_cpus_16.itb.walker       271000                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.ReadReq_miss_latency::total       271000                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::switch_cpus_16.itb.walker       271000                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::total       271000                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::switch_cpus_16.itb.walker       271000                       # number of overall miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::total       271000                       # number of overall miss cycles
system.cpu6.itb_walker_cache.ReadReq_accesses::switch_cpus_16.itb.walker           45                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.ReadReq_accesses::total           45                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.demand_accesses::switch_cpus_16.itb.walker           45                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.demand_accesses::total           45                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::switch_cpus_16.itb.walker           45                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::total           45                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::switch_cpus_16.itb.walker     0.844444                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::total     0.844444                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_miss_rate::switch_cpus_16.itb.walker     0.844444                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_miss_rate::total     0.844444                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_miss_rate::switch_cpus_16.itb.walker     0.844444                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_miss_rate::total     0.844444                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.itb.walker  7131.578947                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::total  7131.578947                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::switch_cpus_16.itb.walker  7131.578947                       # average overall miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::total  7131.578947                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::switch_cpus_16.itb.walker  7131.578947                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::total  7131.578947                       # average overall miss latency
system.cpu6.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu6.itb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.itb.walker           38                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::switch_cpus_16.itb.walker           38                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::switch_cpus_16.itb.walker           38                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.itb.walker       233000                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::total       233000                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.itb.walker       233000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::total       233000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.itb.walker       233000                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::total       233000                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.itb.walker     0.844444                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.844444                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.itb.walker     0.844444                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::total     0.844444                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.itb.walker     0.844444                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::total     0.844444                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.itb.walker  6131.578947                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  6131.578947                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.itb.walker  6131.578947                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::total  6131.578947                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.itb.walker  6131.578947                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::total  6131.578947                       # average overall mshr miss latency
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu7.interrupts.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.pwrStateResidencyTicks::OFF  6471716609500                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements            14174                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          795.753155                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             865143                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            15059                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            57.450229                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   314.553526                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus_17.data   481.199629                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.307181                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus_17.data     0.469922                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.777103                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          885                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          879                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.864258                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          1834216                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         1834216                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::switch_cpus_17.data       552404                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         552404                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus_17.data       329161                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        329161                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus_17.data           27                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           27                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::switch_cpus_17.data       881565                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          881565                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus_17.data       881592                       # number of overall hits
system.cpu7.dcache.overall_hits::total         881592                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus_17.data        20885                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20885                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus_17.data         3657                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3657                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus_17.data           24                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu7.dcache.demand_misses::switch_cpus_17.data        24542                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         24542                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus_17.data        24566                       # number of overall misses
system.cpu7.dcache.overall_misses::total        24566                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus_17.data    229635500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    229635500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus_17.data     36855500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     36855500                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus_17.data    266491000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    266491000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus_17.data    266491000                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    266491000                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus_17.data       573289                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       573289                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus_17.data       332818                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       332818                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus_17.data           51                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           51                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus_17.data       906107                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       906107                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus_17.data       906158                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       906158                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus_17.data     0.036430                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.036430                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus_17.data     0.010988                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.010988                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus_17.data     0.470588                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.470588                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus_17.data     0.027085                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.027085                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus_17.data     0.027110                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.027110                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus_17.data 10995.235815                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 10995.235815                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus_17.data 10078.069456                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 10078.069456                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus_17.data 10858.568984                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 10858.568984                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus_17.data 10847.960596                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 10847.960596                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         4883                       # number of writebacks
system.cpu7.dcache.writebacks::total             4883                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus_17.data        20885                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        20885                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus_17.data         3657                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         3657                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus_17.data           24                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus_17.data        24542                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        24542                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus_17.data        24566                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        24566                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_uncacheable::switch_cpus_17.data           12                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.ReadReq_mshr_uncacheable::total           12                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::switch_cpus_17.data          439                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::total          439                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.overall_mshr_uncacheable_misses::switch_cpus_17.data          451                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.overall_mshr_uncacheable_misses::total          451                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus_17.data    208750500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    208750500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus_17.data     33198500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     33198500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_17.data       135000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       135000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus_17.data    241949000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    241949000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus_17.data    242084000                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    242084000                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      2032500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      2032500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus_17.data      2032500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      2032500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus_17.data     0.036430                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.036430                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus_17.data     0.010988                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.010988                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_17.data     0.470588                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.470588                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus_17.data     0.027085                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.027085                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus_17.data     0.027110                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.027110                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.data  9995.235815                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  9995.235815                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_17.data  9078.069456                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total  9078.069456                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_17.data         5625                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         5625                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus_17.data  9858.568984                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  9858.568984                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus_17.data  9854.432956                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  9854.432956                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  4506.651885                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total  4506.651885                       # average overall mshr uncacheable latency
system.cpu7.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.tags.replacements           78                       # number of replacements
system.cpu7.dtb_walker_cache.tags.tagsinuse    14.324961                       # Cycle average of tags in use
system.cpu7.dtb_walker_cache.tags.total_refs          134                       # Total number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.sampled_refs           93                       # Sample count of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.avg_refs     1.440860                       # Average number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus7.dtb.walker     3.006279                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus_17.dtb.walker    11.318683                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus7.dtb.walker     0.187892                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus_17.dtb.walker     0.707418                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::total     0.895310                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu7.dtb_walker_cache.tags.tag_accesses          492                       # Number of tag accesses
system.cpu7.dtb_walker_cache.tags.data_accesses          492                       # Number of data accesses
system.cpu7.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.ReadReq_hits::switch_cpus_17.dtb.walker          117                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.ReadReq_hits::total          117                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.demand_hits::switch_cpus_17.dtb.walker          117                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.demand_hits::total          117                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.overall_hits::switch_cpus_17.dtb.walker          117                       # number of overall hits
system.cpu7.dtb_walker_cache.overall_hits::total          117                       # number of overall hits
system.cpu7.dtb_walker_cache.ReadReq_misses::switch_cpus_17.dtb.walker           86                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.demand_misses::switch_cpus_17.dtb.walker           86                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.demand_misses::total           86                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.overall_misses::switch_cpus_17.dtb.walker           86                       # number of overall misses
system.cpu7.dtb_walker_cache.overall_misses::total           86                       # number of overall misses
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_17.dtb.walker       929000                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::total       929000                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::switch_cpus_17.dtb.walker       929000                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::total       929000                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::switch_cpus_17.dtb.walker       929000                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::total       929000                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.ReadReq_accesses::switch_cpus_17.dtb.walker          203                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.ReadReq_accesses::total          203                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.demand_accesses::switch_cpus_17.dtb.walker          203                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.demand_accesses::total          203                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::switch_cpus_17.dtb.walker          203                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::total          203                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_17.dtb.walker     0.423645                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::total     0.423645                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::switch_cpus_17.dtb.walker     0.423645                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::total     0.423645                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::switch_cpus_17.dtb.walker     0.423645                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::total     0.423645                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.dtb.walker 10802.325581                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::total 10802.325581                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_17.dtb.walker 10802.325581                       # average overall miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::total 10802.325581                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_17.dtb.walker 10802.325581                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::total 10802.325581                       # average overall miss latency
system.cpu7.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.writebacks::writebacks           12                       # number of writebacks
system.cpu7.dtb_walker_cache.writebacks::total           12                       # number of writebacks
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.dtb.walker           86                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::switch_cpus_17.dtb.walker           86                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::total           86                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::switch_cpus_17.dtb.walker           86                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::total           86                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.dtb.walker       843000                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::total       843000                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.dtb.walker       843000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::total       843000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.dtb.walker       843000                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::total       843000                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.dtb.walker     0.423645                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.423645                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.dtb.walker     0.423645                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::total     0.423645                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.dtb.walker     0.423645                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::total     0.423645                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9802.325581                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9802.325581                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9802.325581                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9802.325581                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9802.325581                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9802.325581                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements            11353                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            2535629                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            11865                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           213.706616                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst    27.783661                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus_17.inst   484.216339                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.054265                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus_17.inst     0.945735                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          5042809                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         5042809                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::switch_cpus_17.inst      2504375                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        2504375                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus_17.inst      2504375                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         2504375                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus_17.inst      2504375                       # number of overall hits
system.cpu7.icache.overall_hits::total        2504375                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus_17.inst        11353                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        11353                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus_17.inst        11353                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         11353                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus_17.inst        11353                       # number of overall misses
system.cpu7.icache.overall_misses::total        11353                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus_17.inst    161406000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    161406000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus_17.inst    161406000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    161406000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus_17.inst    161406000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    161406000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus_17.inst      2515728                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      2515728                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus_17.inst      2515728                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      2515728                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus_17.inst      2515728                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      2515728                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus_17.inst     0.004513                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004513                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus_17.inst     0.004513                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004513                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus_17.inst     0.004513                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004513                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus_17.inst 14217.035145                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 14217.035145                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus_17.inst 14217.035145                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 14217.035145                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus_17.inst 14217.035145                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 14217.035145                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks        11353                       # number of writebacks
system.cpu7.icache.writebacks::total            11353                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus_17.inst        11353                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        11353                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus_17.inst        11353                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        11353                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus_17.inst        11353                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        11353                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus_17.inst    150053000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    150053000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus_17.inst    150053000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    150053000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus_17.inst    150053000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    150053000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus_17.inst     0.004513                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.004513                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus_17.inst     0.004513                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.004513                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus_17.inst     0.004513                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.004513                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.inst 13217.035145                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 13217.035145                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus_17.inst 13217.035145                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 13217.035145                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus_17.inst 13217.035145                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 13217.035145                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.tags.replacements           10                       # number of replacements
system.cpu7.itb_walker_cache.tags.tagsinuse     4.994995                       # Cycle average of tags in use
system.cpu7.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.sampled_refs           15                       # Sample count of references to valid blocks.
system.cpu7.itb_walker_cache.tags.avg_refs     1.066667                       # Average number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus7.itb.walker            1                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus_17.itb.walker     3.994995                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus7.itb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus_17.itb.walker     0.249687                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::total     0.312187                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu7.itb_walker_cache.tags.tag_accesses           68                       # Number of tag accesses
system.cpu7.itb_walker_cache.tags.data_accesses           68                       # Number of data accesses
system.cpu7.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.ReadReq_hits::switch_cpus_17.itb.walker            7                       # number of ReadReq hits
system.cpu7.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu7.itb_walker_cache.demand_hits::switch_cpus_17.itb.walker            7                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.overall_hits::switch_cpus_17.itb.walker            7                       # number of overall hits
system.cpu7.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu7.itb_walker_cache.ReadReq_misses::switch_cpus_17.itb.walker           18                       # number of ReadReq misses
system.cpu7.itb_walker_cache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu7.itb_walker_cache.demand_misses::switch_cpus_17.itb.walker           18                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.demand_misses::total           18                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.overall_misses::switch_cpus_17.itb.walker           18                       # number of overall misses
system.cpu7.itb_walker_cache.overall_misses::total           18                       # number of overall misses
system.cpu7.itb_walker_cache.ReadReq_miss_latency::switch_cpus_17.itb.walker        92000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.ReadReq_miss_latency::total        92000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::switch_cpus_17.itb.walker        92000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::total        92000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::switch_cpus_17.itb.walker        92000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::total        92000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.ReadReq_accesses::switch_cpus_17.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.ReadReq_accesses::total           25                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.demand_accesses::switch_cpus_17.itb.walker           25                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.demand_accesses::total           25                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::switch_cpus_17.itb.walker           25                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::total           25                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::switch_cpus_17.itb.walker     0.720000                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::total     0.720000                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_miss_rate::switch_cpus_17.itb.walker     0.720000                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_miss_rate::total     0.720000                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_miss_rate::switch_cpus_17.itb.walker     0.720000                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_miss_rate::total     0.720000                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.itb.walker  5111.111111                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::total  5111.111111                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::switch_cpus_17.itb.walker  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::total  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::switch_cpus_17.itb.walker  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::total  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.itb.walker           18                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::switch_cpus_17.itb.walker           18                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::switch_cpus_17.itb.walker           18                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.itb.walker        74000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::total        74000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.itb.walker        74000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::total        74000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.itb.walker        74000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::total        74000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.itb.walker     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.itb.walker     0.720000                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::total     0.720000                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.itb.walker     0.720000                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::total     0.720000                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.itb.walker  4111.111111                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4111.111111                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.itb.walker  4111.111111                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::total  4111.111111                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.itb.walker  4111.111111                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::total  4111.111111                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  286                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 286                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23837                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23837                       # Transaction distribution
system.iobus.trans_dist::MessageReq                19                       # Transaction distribution
system.iobus.trans_dist::MessageResp               19                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio          874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        47372                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        47372                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          494                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          494                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      1508400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      1508400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           76                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           76                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1508970                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               783500                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy           122094512                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              589000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            23820000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               19000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                23686                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                23702                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               213174                       # Number of tag accesses
system.iocache.tags.data_accesses              213174                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pc.south_bridge.ide          134                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              134                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide        23552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        23552                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide        23686                       # number of demand (read+write) misses
system.iocache.demand_misses::total             23686                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide        23686                       # number of overall misses
system.iocache.overall_misses::total            23686                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide     15910479                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     15910479                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide   2852454033                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2852454033                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide   2868364512                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2868364512                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide   2868364512                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2868364512                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide          134                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            134                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide        23552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        23552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide        23686                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           23686                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide        23686                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          23686                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 118734.917910                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118734.917910                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 121113.027896                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 121113.027896                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 121099.574094                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121099.574094                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 121099.574094                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121099.574094                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           23552                       # number of writebacks
system.iocache.writebacks::total                23552                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          134                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide        23552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        23552                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide        23686                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        23686                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide        23686                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        23686                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      9210479                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      9210479                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide   1673597598                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1673597598                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   1682808077                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1682808077                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   1682808077                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1682808077                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 68734.917910                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68734.917910                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 71059.680622                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 71059.680622                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 71046.528625                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 71046.528625                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 71046.528625                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 71046.528625                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           173309                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              256100                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                82791                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      2887                       # number of replacements
system.l2.tags.tagsinuse                 28520.646950                       # Cycle average of tags in use
system.l2.tags.total_refs                     2528223                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32146                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     78.648137                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1746.865774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1397.291324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  3004.522268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   852.169419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1671.384876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   151.167915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   385.612154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     0.690709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   531.259070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  2841.805088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     3.111053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst  1177.321517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  3021.298621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker            4                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   643.311050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  2176.377808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst  1171.435792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data  3128.548622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   344.029788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  1378.610046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.inst    50.190532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.data   370.194262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.inst   233.520886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.data   751.368647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.inst    46.477970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.data   298.445712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.dtb.walker     0.999699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.inst    23.933689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.data   233.260635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.inst    11.976109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.data   157.252230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.inst    15.962302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.data   196.862053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.inst    33.793545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.data   169.756675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.inst    21.698563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.data   271.140547                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.053310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.042642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.091691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.026006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.051007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.011768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.016213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.086725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.035929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.092203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.019632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.066418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.035749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.095476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.010499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.042072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.inst     0.001532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.data     0.011297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.inst     0.007126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.data     0.022930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.inst     0.001418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.data     0.009108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.dtb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.inst     0.000730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.data     0.007119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.inst     0.000365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.data     0.004799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.inst     0.000487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.data     0.006008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.inst     0.001031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.data     0.005181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.inst     0.000662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.data     0.008275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.870381                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         29259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29259                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.892914                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1969690                       # Number of tag accesses
system.l2.tags.data_accesses                  1969690                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        41831                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41831                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        21568                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            21568                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_10.data         3555                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_11.data         1293                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_12.data         1238                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_13.data         1229                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_14.data         1238                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_15.data         1270                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_16.data          717                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_17.data         1232                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11792                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           31                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_10.data         2051                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_11.data          568                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_12.data          575                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_13.data          847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_14.data          538                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_15.data          573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_16.data           71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_17.data          510                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5764                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_10.inst        19631                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_11.inst        12227                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_12.inst        12171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_13.inst        11900                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_14.inst        12799                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_15.inst        12132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_16.inst         7174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_17.inst        11321                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              99554                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.itb.walker           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           87                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.dtb.walker          172                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.itb.walker          127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.data         9074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.dtb.walker          156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.itb.walker           94                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.data         8298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.dtb.walker           95                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.itb.walker           51                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.data         7828                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.dtb.walker           79                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.itb.walker           12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.data         8213                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.dtb.walker           70                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.itb.walker           11                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.data         7893                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.dtb.walker           70                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.itb.walker           24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.data         7328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.dtb.walker           61                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.itb.walker           12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.data         1201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.dtb.walker           60                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.itb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.data         7062                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             58095                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst          199                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          118                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.dtb.walker          172                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.itb.walker          127                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.inst        19631                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.data        11125                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.dtb.walker          156                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.itb.walker           94                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.inst        12227                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.data         8866                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.dtb.walker           95                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.itb.walker           51                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.inst        12171                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.data         8403                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.dtb.walker           79                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.itb.walker           12                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.inst        11900                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.data         9060                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.dtb.walker           70                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.itb.walker           11                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.inst        12799                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.data         8431                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.dtb.walker           70                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.itb.walker           24                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.inst        12132                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.data         7901                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.dtb.walker           61                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.itb.walker           12                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.inst         7174                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.data         1272                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.dtb.walker           60                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.inst        11321                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.data         7572                       # number of demand (read+write) hits
system.l2.demand_hits::total                   163413                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker           14                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst          199                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          118                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.dtb.walker          172                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.itb.walker          127                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.inst        19631                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.data        11125                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.dtb.walker          156                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.itb.walker           94                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.inst        12227                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.data         8866                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.dtb.walker           95                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.itb.walker           51                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.inst        12171                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.data         8403                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.dtb.walker           79                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.itb.walker           12                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.inst        11900                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.data         9060                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.dtb.walker           70                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.itb.walker           11                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.inst        12799                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.data         8431                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.dtb.walker           70                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.itb.walker           24                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.inst        12132                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.data         7901                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.dtb.walker           61                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.itb.walker           12                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.inst         7174                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.data         1272                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.dtb.walker           60                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.itb.walker            2                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.inst        11321                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.data         7572                       # number of overall hits
system.l2.overall_hits::total                  163413                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus_10.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_11.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_12.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_13.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_14.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_15.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_16.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_17.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 55                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_10.data          231                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_11.data          614                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_12.data          136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_13.data           53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_14.data           33                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_15.data           59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_16.data          107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_17.data           45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1279                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_10.inst           64                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_11.inst          240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_12.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_13.inst           24                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_14.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_15.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_16.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_17.inst           32                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              472                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus_10.data          356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_11.data          358                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_12.data          309                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.data          296                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_14.data          245                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.data          247                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_16.data           95                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_17.data          611                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2518                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.inst           64                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.data          587                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.inst          240                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.data          972                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.data          445                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.data          349                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.data          278                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.data          306                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.data          202                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.data          656                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4269                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.inst           64                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.data          587                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.inst          240                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.data          972                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.inst           49                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.data          445                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.data          349                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.data          278                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.data          306                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.data          202                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.data          656                       # number of overall misses
system.l2.overall_misses::total                  4269                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus_10.data       176000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_11.data       174000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_12.data        87500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_13.data       121000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_14.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_15.data       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_16.data       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_17.data       119500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       975000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_10.data     22761500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_11.data     54852500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_12.data     13764000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_13.data      5457000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_14.data      4612000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_15.data      6371500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_16.data      8555500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_17.data      5474000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     121848000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_10.inst      9619000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_11.inst     22405500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_12.inst      5064000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_13.inst      3246500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_14.inst      2068500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_15.inst      2148500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_16.inst      4826500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_17.inst      4241500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53620000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_10.data     74816500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_11.data     73669000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_12.data     54281500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.data     68375500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_14.data     61490500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.data     59112000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_16.data     44021000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_17.data     80252500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    516632000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus_10.inst      9619000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_10.data     97578000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.inst     22405500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.data    128521500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.inst      5064000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.data     68045500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.inst      3246500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.data     73832500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.inst      2068500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.data     66102500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.inst      2148500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.data     65483500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.inst      4826500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.data     52576500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.inst      4241500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.data     85726500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        692100000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus_10.inst      9619000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_10.data     97578000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.inst     22405500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.data    128521500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.inst      5064000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.data     68045500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.inst      3246500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.data     73832500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.inst      2068500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.data     66102500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.inst      2148500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.data     65483500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.inst      4826500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.data     52576500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.inst      4241500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.data     85726500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       692100000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        41831                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41831                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        21568                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        21568                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_10.data         3564                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_11.data         1303                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_12.data         1245                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_13.data         1236                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_14.data         1241                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_15.data         1277                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_16.data          721                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_17.data         1240                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11847                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           32                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_10.data         2282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_11.data         1182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_12.data          711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_13.data          900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_14.data          571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_15.data          632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_16.data          178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_17.data          555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_10.inst        19695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_11.inst        12467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_12.inst        12220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_13.inst        11924                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_14.inst        12811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_15.inst        12148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_16.inst         7208                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_17.inst        11353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         100026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.itb.walker           14                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           87                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.dtb.walker          172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.itb.walker          127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.data         9430                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.dtb.walker          156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.itb.walker           94                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.data         8656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.dtb.walker           95                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.itb.walker           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.data         8137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.dtb.walker           80                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.itb.walker           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.data         8509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.dtb.walker           70                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.itb.walker           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.data         8138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.dtb.walker           70                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.itb.walker           24                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.data         7575                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.dtb.walker           61                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.itb.walker           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.data         1296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.dtb.walker           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.data         7673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         60613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst          200                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          119                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.dtb.walker          172                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.itb.walker          127                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.inst        19695                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.data        11712                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.dtb.walker          156                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.itb.walker           94                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.inst        12467                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.data         9838                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.dtb.walker           95                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.itb.walker           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.inst        12220                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.data         8848                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.dtb.walker           80                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.itb.walker           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.inst        11924                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.data         9409                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.dtb.walker           70                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.itb.walker           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.inst        12811                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.data         8709                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.dtb.walker           70                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.itb.walker           24                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.inst        12148                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.data         8207                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.dtb.walker           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.itb.walker           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.inst         7208                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.data         1474                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.dtb.walker           60                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.inst        11353                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.data         8228                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               167682                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          200                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          119                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.dtb.walker          172                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.itb.walker          127                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.inst        19695                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.data        11712                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.dtb.walker          156                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.itb.walker           94                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.inst        12467                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.data         9838                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.dtb.walker           95                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.itb.walker           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.inst        12220                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.data         8848                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.dtb.walker           80                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.itb.walker           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.inst        11924                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.data         9409                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.dtb.walker           70                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.itb.walker           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.inst        12811                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.data         8709                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.dtb.walker           70                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.itb.walker           24                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.inst        12148                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.data         8207                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.dtb.walker           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.itb.walker           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.inst         7208                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.data         1474                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.dtb.walker           60                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.inst        11353                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.data         8228                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              167682                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_10.data     0.002525                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_11.data     0.007675                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_12.data     0.005622                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_13.data     0.005663                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_14.data     0.002417                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_15.data     0.005482                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_16.data     0.005548                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_17.data     0.006452                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.004643                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.031250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_10.data     0.101227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_11.data     0.519459                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_12.data     0.191280                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_13.data     0.058889                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_14.data     0.057793                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_15.data     0.093354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_16.data     0.601124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_17.data     0.081081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.181599                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.005000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_10.inst     0.003250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_11.inst     0.019251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_12.inst     0.004010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_13.inst     0.002013                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_14.inst     0.000937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_15.inst     0.001317                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_16.inst     0.004717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_17.inst     0.002819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004719                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_10.data     0.037752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_11.data     0.041359                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_12.data     0.037975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.dtb.walker     0.012500                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.data     0.034787                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_14.data     0.030106                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.data     0.032607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_16.data     0.073302                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_17.data     0.079630                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041542                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.005000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.008403                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.inst     0.003250                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.data     0.050120                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.inst     0.019251                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.data     0.098801                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.inst     0.004010                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.data     0.050294                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.dtb.walker     0.012500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.inst     0.002013                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.data     0.037092                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.inst     0.000937                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.data     0.031921                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.inst     0.001317                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.data     0.037285                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.inst     0.004717                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.data     0.137042                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.inst     0.002819                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.data     0.079728                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025459                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.005000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.008403                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.inst     0.003250                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.data     0.050120                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.inst     0.019251                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.data     0.098801                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.inst     0.004010                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.data     0.050294                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.dtb.walker     0.012500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.inst     0.002013                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.data     0.037092                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.inst     0.000937                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.data     0.031921                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.inst     0.001317                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.data     0.037285                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.inst     0.004717                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.data     0.137042                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.inst     0.002819                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.data     0.079728                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025459                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_10.data 19555.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_11.data        17400                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_12.data        12500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_13.data 17285.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_14.data  9833.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_15.data 21071.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_16.data        30000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_17.data 14937.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17727.272727                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_10.data 98534.632035                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_11.data 89336.319218                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_12.data 101205.882353                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_13.data 102962.264151                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_14.data 139757.575758                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_15.data 107991.525424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_16.data 79957.943925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_17.data 121644.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95268.178264                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_10.inst 150296.875000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_11.inst 93356.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_12.inst 103346.938776                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_13.inst 135270.833333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_14.inst       172375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_15.inst 134281.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_16.inst 141955.882353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_17.inst 132546.875000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113601.694915                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_10.data 210158.707865                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_11.data 205779.329609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_12.data 175668.284790                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.data 230998.310811                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_14.data 250981.632653                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.data 239319.838057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_16.data 463378.947368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_17.data 131346.153846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 205175.536140                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.inst 150296.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.data 166231.686542                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.inst 93356.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.data 132223.765432                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.inst 103346.938776                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.data 152911.235955                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.inst 135270.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.data 211554.441261                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.inst       172375                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.data 237778.776978                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.inst 134281.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.data 213998.366013                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.inst 141955.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.data 260279.702970                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.inst 132546.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.data 130680.640244                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 162122.276880                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.inst 150296.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.data 166231.686542                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.inst 93356.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.data 132223.765432                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.inst 103346.938776                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.data 152911.235955                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.inst 135270.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.data 211554.441261                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.inst       172375                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.data 237778.776978                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.inst 134281.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.data 213998.366013                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.inst 141955.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.data 260279.702970                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.inst 132546.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.data 130680.640244                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 162122.276880                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1681                       # number of writebacks
system.l2.writebacks::total                      1681                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          149                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           149                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_10.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_11.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_12.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_13.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_14.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_15.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_16.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_17.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            55                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_10.data          231                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_11.data          614                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_12.data          136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_13.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_14.data           33                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_15.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_16.data          107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_17.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1278                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_10.inst           64                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_11.inst          240                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_12.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_13.inst           24                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_14.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_15.inst           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_16.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_17.inst           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          471                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_10.data          356                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_11.data          358                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_12.data          309                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.data          296                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_14.data          245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.data          247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_16.data           95                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_17.data          611                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2518                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.inst           64                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.data          587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.inst          240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.data          972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.data          445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.data          349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.data          278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.data          306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.data          202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.data          656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4267                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.inst           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.data          587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.inst          240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.data          972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.data          445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.data          349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.data          278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.data          306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.data          202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.data          656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4267                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus_10.data           23                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_11.data           20                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_12.data           17                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_13.data           16                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_14.data           24                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_15.data           25                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_16.data           21                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_17.data           12                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          158                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_10.data          471                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_11.data          466                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_12.data          454                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_13.data          452                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_14.data          469                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_15.data          470                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_16.data          458                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_17.data          439                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3679                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus_10.data          494                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_11.data          486                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_12.data          471                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_13.data          468                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_14.data          493                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_15.data          495                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_16.data          479                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_17.data          451                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3837                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_10.data       174500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_11.data       193000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_12.data       138500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_13.data       141500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_14.data        60500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_15.data       136500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_16.data        80000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_17.data       156500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1081000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_10.data     20451500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_11.data     48712500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_12.data     12404000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_13.data      4927000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_14.data      4282000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_15.data      5781500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_16.data      7485500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_17.data      5024000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    109068000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_10.inst      8979000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_11.inst     20005500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_12.inst      4574000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_13.inst      3006500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_14.inst      1948500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_15.inst      1988500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_16.inst      4486500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_17.inst      3921500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48910000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_10.data     71256500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_11.data     70089000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_12.data     51191500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.data     65415500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_14.data     59040500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.data     56642000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_16.data     43071000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_17.data     74142500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    491452000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.inst      8979000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.data     91708000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.inst     20005500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.data    118801500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.inst      4574000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.data     63595500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.inst      3006500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.data     70342500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.inst      1948500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.data     63322500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.inst      1988500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.data     62423500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.inst      4486500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.data     50556500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.inst      3921500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.data     79166500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    649430000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.inst      8979000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.data     91708000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.inst     20005500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.data    118801500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.inst      4574000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.data     63595500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.inst      3006500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.data     70342500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.inst      1948500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.data     63322500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.inst      1988500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.data     62423500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.inst      4486500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.data     50556500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.inst      3921500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.data     79166500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    649430000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      3502000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      3137500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      2628000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data      2508500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      3762000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      3881500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      3255000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      1882500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     24557000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_10.data      3502000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_11.data      3137500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_12.data      2628000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_13.data      2508500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_14.data      3762000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_15.data      3881500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_16.data      3255000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_17.data      1882500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     24557000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_10.data     0.002525                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_11.data     0.007675                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_12.data     0.005622                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_13.data     0.005663                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_14.data     0.002417                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_15.data     0.005482                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_16.data     0.005548                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_17.data     0.006452                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.004643                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_10.data     0.101227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_11.data     0.519459                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_12.data     0.191280                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_13.data     0.058889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_14.data     0.057793                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_15.data     0.093354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_16.data     0.601124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_17.data     0.081081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.181457                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_10.inst     0.003250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_11.inst     0.019251                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_12.inst     0.004010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_13.inst     0.002013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_14.inst     0.000937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_15.inst     0.001317                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_16.inst     0.004717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_17.inst     0.002819                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004709                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_10.data     0.037752                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_11.data     0.041359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_12.data     0.037975                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.012500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.data     0.034787                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_14.data     0.030106                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.data     0.032607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_16.data     0.073302                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_17.data     0.079630                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041542                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.inst     0.003250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.data     0.050120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.inst     0.019251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.data     0.098801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.inst     0.004010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.data     0.050294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.012500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.inst     0.002013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.data     0.037092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.inst     0.000937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.data     0.031921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.inst     0.001317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.data     0.037285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.inst     0.004717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.data     0.137042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.inst     0.002819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.data     0.079728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025447                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.inst     0.003250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.data     0.050120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.inst     0.019251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.data     0.098801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.inst     0.004010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.data     0.050294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.012500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.inst     0.002013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.data     0.037092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.inst     0.000937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.data     0.031921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.inst     0.001317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.data     0.037285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.inst     0.004717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.data     0.137042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.inst     0.002819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.data     0.079728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025447                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_10.data 19388.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_11.data        19300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_12.data 19785.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_13.data 20214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_14.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_15.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_16.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_17.data 19562.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19654.545455                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_10.data 88534.632035                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_11.data 79336.319218                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_12.data 91205.882353                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_13.data 92962.264151                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_14.data 129757.575758                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_15.data 97991.525424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_16.data 69957.943925                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_17.data 111644.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85342.723005                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_10.inst 140296.875000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_11.inst 83356.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_12.inst 93346.938776                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_13.inst 125270.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_14.inst       162375                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_15.inst 124281.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_16.inst 131955.882353                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_17.inst 122546.875000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 103842.887473                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_10.data 200158.707865                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_11.data 195779.329609                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_12.data 165668.284790                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.data 220998.310811                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_14.data 240981.632653                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.data 229319.838057                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_16.data 453378.947368                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_17.data 121346.153846                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 195175.536140                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.inst 140296.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.data 156231.686542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.inst 83356.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.data 122223.765432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.inst 93346.938776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.data 142911.235955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.inst 125270.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.data 201554.441261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.inst       162375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.data 227778.776978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.inst 124281.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.data 203998.366013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.inst 131955.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.data 250279.702970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.inst 122546.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.data 120680.640244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 152198.265760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.inst 140296.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.data 156231.686542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.inst 83356.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.data 122223.765432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.inst 93346.938776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.data 142911.235955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.inst 125270.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.data 201554.441261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.inst       162375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.data 227778.776978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.inst 124281.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.data 203998.366013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.inst 131955.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.data 250279.702970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.inst 122546.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.data 120680.640244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 152198.265760                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 152260.869565                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 154588.235294                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data 156781.250000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data       156750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data       155260                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data       155000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 155424.050633                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  7089.068826                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  6455.761317                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  5579.617834                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  5360.042735                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  7630.831643                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  7841.414141                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  6795.407098                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  4174.057650                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  6400.052124                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         66208                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        43688                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          134                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 158                       # Transaction distribution
system.membus.trans_dist::ReadResp               3282                       # Transaction distribution
system.membus.trans_dist::WriteReq               3679                       # Transaction distribution
system.membus.trans_dist::WriteResp              3679                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25233                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1050                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            11687                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1540                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1268                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3124                       # Transaction distribution
system.membus.trans_dist::MessageReq               38                       # Transaction distribution
system.membus.trans_dist::MessageResp              38                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         23552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         5398                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu4.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu5.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu6.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu7.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        47372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        47372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio          862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio          846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio          850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio          844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu4.interrupts.pio          848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu5.interrupts.pio          852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu6.interrupts.pio          854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu7.interrupts.pio          844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        30746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::total            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::total           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  78194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu4.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu5.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu6.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu7.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           76                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          494                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio         1724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio         1692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio         1700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio         1688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu4.interrupts.pio         1696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu5.interrupts.pio         1704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu6.interrupts.pio         1708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu7.interrupts.pio         1688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       380096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       394190                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::total           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::total           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1901670                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            17421                       # Total snoops (count)
system.membus.snoopTraffic                       8576                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             43778                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.126365                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.332264                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38246     87.36%     87.36% # Request fanout histogram
system.membus.snoop_fanout::1                    5532     12.64%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               43778                       # Request fanout histogram
system.membus.reqLayer0.occupancy              783500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1071000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             1056000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy               11998                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy             1060000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy                8998                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1053000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer8.occupancy                9996                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy             1058500                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer10.occupancy              14993                       # Layer occupancy (ticks)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer11.occupancy            1062500                       # Layer occupancy (ticks)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer12.occupancy              11993                       # Layer occupancy (ticks)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer13.occupancy             860000                       # Layer occupancy (ticks)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer14.occupancy              12997                       # Layer occupancy (ticks)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer15.occupancy            1053500                       # Layer occupancy (ticks)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer16.occupancy               9990                       # Layer occupancy (ticks)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer17.occupancy          155650946                       # Layer occupancy (ticks)
system.membus.reqLayer17.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              19000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6423746                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           26941000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy               7000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy               2000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy               3000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy              7000                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages          368                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes      1507328                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          368                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses               5846                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses               3228                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    1                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses              28564                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::ON    133295500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1671519025500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                   48355                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.committedInsts              21416                       # Number of instructions committed
system.switch_cpus0.committedOps                41201                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        40548                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls               1140                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         3125                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               40548                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads        79776                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        32860                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_cc_register_reads        21758                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes        14573                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs                 9069                       # number of memory refs
system.switch_cpus0.num_load_insts               5846                       # Number of load instructions
system.switch_cpus0.num_store_insts              3223                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles             48355                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                     4563                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass           96      0.23%      0.23% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            32026     77.73%     77.96% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              10      0.02%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            5846     14.19%     92.18% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           3223      7.82%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             41201                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    556835000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value    556835000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    556835000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    556835000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 1671519025500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    838822500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value    838822500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    838822500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    838822500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1671519025500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean    169416500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value    169416500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    169416500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED    169416500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 1671519025500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean    413984000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value    413984000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value    413984000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED    413984000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 1671519025500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.committedInsts                  0                       # Number of instructions committed
system.switch_cpus4.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus4.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                   0                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus4.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus4.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus4.num_mem_refs                    0                       # number of memory refs
system.switch_cpus4.num_load_insts                  0                       # Number of load instructions
system.switch_cpus4.num_store_insts                 0                       # Number of store instructions
system.switch_cpus4.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus4.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus4.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus4.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus4.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus4.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus4.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus4.op_class::total                 0                       # Class of executed instruction
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean    362273000                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value    362273000                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value    362273000                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED    362273000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 1671519025500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.committedInsts                  0                       # Number of instructions committed
system.switch_cpus5.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus5.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                   0                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus5.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus5.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus5.num_mem_refs                    0                       # number of memory refs
system.switch_cpus5.num_load_insts                  0                       # Number of load instructions
system.switch_cpus5.num_store_insts                 0                       # Number of store instructions
system.switch_cpus5.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus5.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus5.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus5.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus5.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus5.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus5.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus5.op_class::total                 0                       # Class of executed instruction
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean    145634000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value    145634000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value    145634000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED    145634000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 1671519025500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.committedInsts                  0                       # Number of instructions committed
system.switch_cpus6.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus6.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                   0                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus6.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus6.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus6.num_mem_refs                    0                       # number of memory refs
system.switch_cpus6.num_load_insts                  0                       # Number of load instructions
system.switch_cpus6.num_store_insts                 0                       # Number of store instructions
system.switch_cpus6.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus6.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus6.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus6.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus6.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus6.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus6.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus6.op_class::total                 0                       # Class of executed instruction
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean     99941000                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value     99941000                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value     99941000                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED     99941000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 1671519025500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.committedInsts                  0                       # Number of instructions committed
system.switch_cpus7.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus7.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                   0                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus7.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus7.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus7.num_mem_refs                    0                       # number of memory refs
system.switch_cpus7.num_load_insts                  0                       # Number of load instructions
system.switch_cpus7.num_store_insts                 0                       # Number of store instructions
system.switch_cpus7.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus7.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus7.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus7.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus7.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus7.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus7.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses           684261                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses           418248                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses                 93                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses                 15                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses          3027078                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses                 52                       # TLB misses on write requests
system.switch_cpus_10.numPwrStateTransitions          845                       # Number of power state transitions
system.switch_cpus_10.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::mean 3940272345.153664                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::stdev 393407595.125583                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::min_value     44016000                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::max_value   3990683500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateResidencyTicks::ON   4603200000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::CLK_GATED 1666735202000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::OFF 4800378209500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles            3341155511                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_10.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_10.committedInsts          2272439                       # Number of instructions committed
system.switch_cpus_10.committedOps            4801560                       # Number of ops (including micro ops) committed
system.switch_cpus_10.num_int_alu_accesses      4692768                       # Number of integer alu accesses
system.switch_cpus_10.num_fp_alu_accesses         4580                       # Number of float alu accesses
system.switch_cpus_10.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.num_func_calls           129345                       # number of times a function call or return occured
system.switch_cpus_10.num_conditional_control_insts       340714                       # number of instructions that are conditional controls
system.switch_cpus_10.num_int_insts           4692768                       # number of integer instructions
system.switch_cpus_10.num_fp_insts               4580                       # number of float instructions
system.switch_cpus_10.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_10.num_int_register_reads      9577852                       # number of times the integer registers were read
system.switch_cpus_10.num_int_register_writes      3923282                       # number of times the integer registers were written
system.switch_cpus_10.num_fp_register_reads         7726                       # number of times the floating registers were read
system.switch_cpus_10.num_fp_register_writes         3506                       # number of times the floating registers were written
system.switch_cpus_10.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_10.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_10.num_cc_register_reads      2772562                       # number of times the CC registers were read
system.switch_cpus_10.num_cc_register_writes      1495949                       # number of times the CC registers were written
system.switch_cpus_10.num_mem_refs            1102456                       # number of memory refs
system.switch_cpus_10.num_load_insts           684186                       # Number of load instructions
system.switch_cpus_10.num_store_insts          418270                       # Number of store instructions
system.switch_cpus_10.num_idle_cycles    3331593388.311486                       # Number of idle cycles
system.switch_cpus_10.num_busy_cycles    9562122.688514                       # Number of busy cycles
system.switch_cpus_10.not_idle_fraction      0.002862                       # Percentage of non-idle cycles
system.switch_cpus_10.idle_fraction          0.997138                       # Percentage of idle cycles
system.switch_cpus_10.Branches                 511024                       # Number of branches fetched
system.switch_cpus_10.op_class::No_OpClass        83452      1.74%      1.74% # Class of executed instruction
system.switch_cpus_10.op_class::IntAlu        3561240     74.17%     75.91% # Class of executed instruction
system.switch_cpus_10.op_class::IntMult          8556      0.18%     76.08% # Class of executed instruction
system.switch_cpus_10.op_class::IntDiv          43358      0.90%     76.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatAdd         3352      0.07%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCmp            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCvt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMult            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMultAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatDiv            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMisc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatSqrt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAdd             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAddAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAlu             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCmp             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCvt             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMisc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMult            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMultAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShift            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShiftAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdSqrt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAdd            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAlu            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCmp            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCvt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatDiv            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMisc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMult            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMultAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatSqrt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::MemRead        682723     14.22%     91.28% # Class of executed instruction
system.switch_cpus_10.op_class::MemWrite       418270      8.71%     99.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemRead          618      0.01%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::total         4801569                       # Class of executed instruction
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses           551638                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses           325142                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses                 82                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses                 30                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses          2416652                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses                 64                       # TLB misses on write requests
system.switch_cpus_11.numPwrStateTransitions          846                       # Number of power state transitions
system.switch_cpus_11.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::mean 3937194386.529551                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::stdev 423122583.525545                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::min_value     56822001                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::max_value   3995969500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateResidencyTicks::ON   3841009998                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::CLK_GATED 1665433225502                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF 4802442376000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles            3339973128                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_11.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_11.committedInsts          1811316                       # Number of instructions committed
system.switch_cpus_11.committedOps            3804271                       # Number of ops (including micro ops) committed
system.switch_cpus_11.num_int_alu_accesses      3720653                       # Number of integer alu accesses
system.switch_cpus_11.num_fp_alu_accesses           66                       # Number of float alu accesses
system.switch_cpus_11.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.num_func_calls            98554                       # number of times a function call or return occured
system.switch_cpus_11.num_conditional_control_insts       276370                       # number of instructions that are conditional controls
system.switch_cpus_11.num_int_insts           3720653                       # number of integer instructions
system.switch_cpus_11.num_fp_insts                 66                       # number of float instructions
system.switch_cpus_11.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_11.num_int_register_reads      7583507                       # number of times the integer registers were read
system.switch_cpus_11.num_int_register_writes      3123428                       # number of times the integer registers were written
system.switch_cpus_11.num_fp_register_reads          107                       # number of times the floating registers were read
system.switch_cpus_11.num_fp_register_writes           53                       # number of times the floating registers were written
system.switch_cpus_11.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_11.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_11.num_cc_register_reads      2204503                       # number of times the CC registers were read
system.switch_cpus_11.num_cc_register_writes      1178645                       # number of times the CC registers were written
system.switch_cpus_11.num_mem_refs             876742                       # number of memory refs
system.switch_cpus_11.num_load_insts           551581                       # Number of load instructions
system.switch_cpus_11.num_store_insts          325161                       # Number of store instructions
system.switch_cpus_11.num_idle_cycles    3332298260.541683                       # Number of idle cycles
system.switch_cpus_11.num_busy_cycles    7674867.458317                       # Number of busy cycles
system.switch_cpus_11.not_idle_fraction      0.002298                       # Percentage of non-idle cycles
system.switch_cpus_11.idle_fraction          0.997702                       # Percentage of idle cycles
system.switch_cpus_11.Branches                 408489                       # Number of branches fetched
system.switch_cpus_11.op_class::No_OpClass        66916      1.76%      1.76% # Class of executed instruction
system.switch_cpus_11.op_class::IntAlu        2815734     74.01%     75.77% # Class of executed instruction
system.switch_cpus_11.op_class::IntMult          7891      0.21%     75.98% # Class of executed instruction
system.switch_cpus_11.op_class::IntDiv          37807      0.99%     76.97% # Class of executed instruction
system.switch_cpus_11.op_class::FloatAdd           46      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCmp            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCvt            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMult            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMultAcc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::FloatDiv            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMisc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::FloatSqrt            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAdd             0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAddAcc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAlu             0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCmp             0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCvt             0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMisc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMult            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMultAcc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShift            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShiftAcc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdSqrt            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAdd            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAlu            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCmp            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCvt            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatDiv            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMisc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMult            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMultAcc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatSqrt            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::MemRead        550722     14.48%     91.45% # Class of executed instruction
system.switch_cpus_11.op_class::MemWrite       325161      8.55%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemRead           13      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::total         3804290                       # Class of executed instruction
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses           586680                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses           342269                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses                 62                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses                  9                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses          2592203                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses                 29                       # TLB misses on write requests
system.switch_cpus_12.numPwrStateTransitions          844                       # Number of power state transitions
system.switch_cpus_12.pwrStateClkGateDist::samples          422                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::mean 3948299841.236967                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::stdev 362530539.416134                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::1000-5e+10          422    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::min_value    372069000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::max_value   3991549000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::total          422                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateResidencyTicks::ON   3982318498                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::CLK_GATED 1666182533002                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::OFF 4801551760000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles            3338191980                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_12.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_12.committedInsts          1941261                       # Number of instructions committed
system.switch_cpus_12.committedOps            4074222                       # Number of ops (including micro ops) committed
system.switch_cpus_12.num_int_alu_accesses      3982423                       # Number of integer alu accesses
system.switch_cpus_12.num_fp_alu_accesses          127                       # Number of float alu accesses
system.switch_cpus_12.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.num_func_calls           103501                       # number of times a function call or return occured
system.switch_cpus_12.num_conditional_control_insts       300337                       # number of instructions that are conditional controls
system.switch_cpus_12.num_int_insts           3982423                       # number of integer instructions
system.switch_cpus_12.num_fp_insts                127                       # number of float instructions
system.switch_cpus_12.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_12.num_int_register_reads      8123731                       # number of times the integer registers were read
system.switch_cpus_12.num_int_register_writes      3355106                       # number of times the integer registers were written
system.switch_cpus_12.num_fp_register_reads          199                       # number of times the floating registers were read
system.switch_cpus_12.num_fp_register_writes           95                       # number of times the floating registers were written
system.switch_cpus_12.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_12.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_12.num_cc_register_reads      2407442                       # number of times the CC registers were read
system.switch_cpus_12.num_cc_register_writes      1274404                       # number of times the CC registers were written
system.switch_cpus_12.num_mem_refs             928924                       # number of memory refs
system.switch_cpus_12.num_load_insts           586635                       # Number of load instructions
system.switch_cpus_12.num_store_insts          342289                       # Number of store instructions
system.switch_cpus_12.num_idle_cycles    3330239002.123313                       # Number of idle cycles
system.switch_cpus_12.num_busy_cycles    7952977.876687                       # Number of busy cycles
system.switch_cpus_12.not_idle_fraction      0.002382                       # Percentage of non-idle cycles
system.switch_cpus_12.idle_fraction          0.997618                       # Percentage of idle cycles
system.switch_cpus_12.Branches                 439412                       # Number of branches fetched
system.switch_cpus_12.op_class::No_OpClass        76151      1.87%      1.87% # Class of executed instruction
system.switch_cpus_12.op_class::IntAlu        3018842     74.10%     75.97% # Class of executed instruction
system.switch_cpus_12.op_class::IntMult          7998      0.20%     76.16% # Class of executed instruction
system.switch_cpus_12.op_class::IntDiv          43069      1.06%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatAdd           84      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAdd             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAddAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAlu             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCmp             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCvt             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShift            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShiftAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAlu            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::MemRead        585765     14.38%     91.60% # Class of executed instruction
system.switch_cpus_12.op_class::MemWrite       342289      8.40%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemRead           26      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::total         4074224                       # Class of executed instruction
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses           587039                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses           343270                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses                 51                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses                 13                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses          2588259                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses                 10                       # TLB misses on write requests
system.switch_cpus_13.numPwrStateTransitions          844                       # Number of power state transitions
system.switch_cpus_13.pwrStateClkGateDist::samples          422                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::mean 3950387069.914692                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::stdev 363118249.774585                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::1000-5e+10          422    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::min_value    111515000                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::max_value   3991556000                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::total          422                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateResidencyTicks::ON   3987403996                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::CLK_GATED 1667063343504                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::OFF 4800665864000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles            3336420092                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_13.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_13.committedInsts          1938135                       # Number of instructions committed
system.switch_cpus_13.committedOps            4072690                       # Number of ops (including micro ops) committed
system.switch_cpus_13.num_int_alu_accesses      3981069                       # Number of integer alu accesses
system.switch_cpus_13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_13.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.num_func_calls           103743                       # number of times a function call or return occured
system.switch_cpus_13.num_conditional_control_insts       300899                       # number of instructions that are conditional controls
system.switch_cpus_13.num_int_insts           3981069                       # number of integer instructions
system.switch_cpus_13.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_13.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_13.num_int_register_reads      8118624                       # number of times the integer registers were read
system.switch_cpus_13.num_int_register_writes      3351866                       # number of times the integer registers were written
system.switch_cpus_13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_13.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_13.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_13.num_cc_register_reads      2407939                       # number of times the CC registers were read
system.switch_cpus_13.num_cc_register_writes      1267015                       # number of times the CC registers were written
system.switch_cpus_13.num_mem_refs             930297                       # number of memory refs
system.switch_cpus_13.num_load_insts           587006                       # Number of load instructions
system.switch_cpus_13.num_store_insts          343291                       # Number of store instructions
system.switch_cpus_13.num_idle_cycles    3328461184.789780                       # Number of idle cycles
system.switch_cpus_13.num_busy_cycles    7958907.210221                       # Number of busy cycles
system.switch_cpus_13.not_idle_fraction      0.002385                       # Percentage of non-idle cycles
system.switch_cpus_13.idle_fraction          0.997615                       # Percentage of idle cycles
system.switch_cpus_13.Branches                 440187                       # Number of branches fetched
system.switch_cpus_13.op_class::No_OpClass        76027      1.87%      1.87% # Class of executed instruction
system.switch_cpus_13.op_class::IntAlu        3016088     74.06%     75.92% # Class of executed instruction
system.switch_cpus_13.op_class::IntMult          8085      0.20%     76.12% # Class of executed instruction
system.switch_cpus_13.op_class::IntDiv          43043      1.06%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::FloatAdd            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCmp            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCvt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMult            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMultAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::FloatDiv            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMisc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::FloatSqrt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAdd             0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAddAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAlu             0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCmp             0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCvt             0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMisc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMult            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMultAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShift            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShiftAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdSqrt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAdd            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAlu            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCmp            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCvt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatDiv            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMisc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMult            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMultAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatSqrt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_13.op_class::MemRead        586162     14.39%     91.57% # Class of executed instruction
system.switch_cpus_13.op_class::MemWrite       343291      8.43%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::total         4072696                       # Class of executed instruction
system.switch_cpus_14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.dtb.rdAccesses           590253                       # TLB accesses on read requests
system.switch_cpus_14.dtb.wrAccesses           343625                       # TLB accesses on write requests
system.switch_cpus_14.dtb.rdMisses                 55                       # TLB misses on read requests
system.switch_cpus_14.dtb.wrMisses                  2                       # TLB misses on write requests
system.switch_cpus_14.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_14.itb.wrAccesses          2602805                       # TLB accesses on write requests
system.switch_cpus_14.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_14.itb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_14.numPwrStateTransitions          848                       # Number of power state transitions
system.switch_cpus_14.pwrStateClkGateDist::samples          424                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::mean 3927227321.950472                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::stdev 472539103.280062                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::1000-5e+10          424    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::min_value     75525502                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::max_value   3991539000                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::total          424                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateResidencyTicks::ON   4009225993                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::CLK_GATED 1665144384507                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::OFF 4802563001000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.numCycles            3342644114                       # number of cpu cycles simulated
system.switch_cpus_14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_14.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_14.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_14.committedInsts          1949374                       # Number of instructions committed
system.switch_cpus_14.committedOps            4098860                       # Number of ops (including micro ops) committed
system.switch_cpus_14.num_int_alu_accesses      4005983                       # Number of integer alu accesses
system.switch_cpus_14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_14.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_14.num_func_calls           104664                       # number of times a function call or return occured
system.switch_cpus_14.num_conditional_control_insts       302823                       # number of instructions that are conditional controls
system.switch_cpus_14.num_int_insts           4005983                       # number of integer instructions
system.switch_cpus_14.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_14.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_14.num_int_register_reads      8165350                       # number of times the integer registers were read
system.switch_cpus_14.num_int_register_writes      3374010                       # number of times the integer registers were written
system.switch_cpus_14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_14.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_14.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_14.num_cc_register_reads      2422563                       # number of times the CC registers were read
system.switch_cpus_14.num_cc_register_writes      1275895                       # number of times the CC registers were written
system.switch_cpus_14.num_mem_refs             933893                       # number of memory refs
system.switch_cpus_14.num_load_insts           590225                       # Number of load instructions
system.switch_cpus_14.num_store_insts          343668                       # Number of store instructions
system.switch_cpus_14.num_idle_cycles    3334626721.386709                       # Number of idle cycles
system.switch_cpus_14.num_busy_cycles    8017392.613291                       # Number of busy cycles
system.switch_cpus_14.not_idle_fraction      0.002399                       # Percentage of non-idle cycles
system.switch_cpus_14.idle_fraction          0.997601                       # Percentage of idle cycles
system.switch_cpus_14.Branches                 443256                       # Number of branches fetched
system.switch_cpus_14.op_class::No_OpClass        76419      1.86%      1.86% # Class of executed instruction
system.switch_cpus_14.op_class::IntAlu        3038090     74.12%     75.98% # Class of executed instruction
system.switch_cpus_14.op_class::IntMult          8077      0.20%     76.18% # Class of executed instruction
system.switch_cpus_14.op_class::IntDiv          43232      1.05%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatAdd            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCmp            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCvt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMult            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMultAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatDiv            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMisc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatSqrt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAdd             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAddAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAlu             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCmp             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCvt             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMisc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMult            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMultAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShift            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShiftAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdSqrt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAdd            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAlu            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCmp            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCvt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatDiv            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMisc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMult            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMultAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatSqrt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::MemRead        589377     14.38%     91.62% # Class of executed instruction
system.switch_cpus_14.op_class::MemWrite       343668      8.38%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::total         4098863                       # Class of executed instruction
system.switch_cpus_15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.dtb.rdAccesses           551653                       # TLB accesses on read requests
system.switch_cpus_15.dtb.wrAccesses           320575                       # TLB accesses on write requests
system.switch_cpus_15.dtb.rdMisses                 59                       # TLB misses on read requests
system.switch_cpus_15.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_15.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_15.itb.wrAccesses          2411631                       # TLB accesses on write requests
system.switch_cpus_15.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_15.itb.wrMisses                 15                       # TLB misses on write requests
system.switch_cpus_15.numPwrStateTransitions          846                       # Number of power state transitions
system.switch_cpus_15.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::mean 3937043295.524823                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::stdev 426267782.614364                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::min_value     20671500                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::max_value   3995962500                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateResidencyTicks::ON   3736009493                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::CLK_GATED 1665369314007                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::OFF 4802611288000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.numCycles            3340872054                       # number of cpu cycles simulated
system.switch_cpus_15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_15.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_15.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_15.committedInsts          1808214                       # Number of instructions committed
system.switch_cpus_15.committedOps            3797737                       # Number of ops (including micro ops) committed
system.switch_cpus_15.num_int_alu_accesses      3714460                       # Number of integer alu accesses
system.switch_cpus_15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_15.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_15.num_func_calls            98227                       # number of times a function call or return occured
system.switch_cpus_15.num_conditional_control_insts       275974                       # number of instructions that are conditional controls
system.switch_cpus_15.num_int_insts           3714460                       # number of integer instructions
system.switch_cpus_15.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_15.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_15.num_int_register_reads      7567508                       # number of times the integer registers were read
system.switch_cpus_15.num_int_register_writes      3123073                       # number of times the integer registers were written
system.switch_cpus_15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_15.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_15.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_15.num_cc_register_reads      2204901                       # number of times the CC registers were read
system.switch_cpus_15.num_cc_register_writes      1180075                       # number of times the CC registers were written
system.switch_cpus_15.num_mem_refs             872236                       # number of memory refs
system.switch_cpus_15.num_load_insts           551620                       # Number of load instructions
system.switch_cpus_15.num_store_insts          320616                       # Number of store instructions
system.switch_cpus_15.num_idle_cycles    3333404982.865599                       # Number of idle cycles
system.switch_cpus_15.num_busy_cycles    7467071.134401                       # Number of busy cycles
system.switch_cpus_15.not_idle_fraction      0.002235                       # Percentage of non-idle cycles
system.switch_cpus_15.idle_fraction          0.997765                       # Percentage of idle cycles
system.switch_cpus_15.Branches                 407581                       # Number of branches fetched
system.switch_cpus_15.op_class::No_OpClass        66909      1.76%      1.76% # Class of executed instruction
system.switch_cpus_15.op_class::IntAlu        2813454     74.08%     75.84% # Class of executed instruction
system.switch_cpus_15.op_class::IntMult          7893      0.21%     76.05% # Class of executed instruction
system.switch_cpus_15.op_class::IntDiv          38094      1.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatAdd            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCmp            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCvt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMult            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMultAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatDiv            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMisc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatSqrt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAdd             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAddAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAlu             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCmp             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCvt             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMisc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMult            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMultAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShift            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShiftAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdSqrt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAdd            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAlu            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCmp            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCvt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatDiv            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMisc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMult            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMultAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatSqrt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::MemRead        550774     14.50%     91.56% # Class of executed instruction
system.switch_cpus_15.op_class::MemWrite       320616      8.44%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::total         3797740                       # Class of executed instruction
system.switch_cpus_16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.dtb.rdAccesses        333344223                       # TLB accesses on read requests
system.switch_cpus_16.dtb.wrAccesses           114663                       # TLB accesses on write requests
system.switch_cpus_16.dtb.rdMisses                 53                       # TLB misses on read requests
system.switch_cpus_16.dtb.wrMisses                  3                       # TLB misses on write requests
system.switch_cpus_16.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_16.itb.wrAccesses       1333322145                       # TLB accesses on write requests
system.switch_cpus_16.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_16.itb.wrMisses                 12                       # TLB misses on write requests
system.switch_cpus_16.numPwrStateTransitions           11                       # Number of power state transitions
system.switch_cpus_16.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::mean 872073600.600000                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::stdev 558019675.395571                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::min_value    154343003                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::max_value   1684775500                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::total            5                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateResidencyTicks::ON 1667037616497                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::CLK_GATED   4360368003                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::OFF 4800318627000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.numCycles            3343038051                       # number of cpu cycles simulated
system.switch_cpus_16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_16.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_16.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_16.committedInsts       1000000001                       # Number of instructions committed
system.switch_cpus_16.committedOps         2333204563                       # Number of ops (including micro ops) committed
system.switch_cpus_16.num_int_alu_accesses   2000056155                       # Number of integer alu accesses
system.switch_cpus_16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_16.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_16.num_func_calls            38015                       # number of times a function call or return occured
system.switch_cpus_16.num_conditional_control_insts    333208418                       # number of instructions that are conditional controls
system.switch_cpus_16.num_int_insts        2000056155                       # number of integer instructions
system.switch_cpus_16.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_16.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_16.num_int_register_reads   4000139552                       # number of times the integer registers were read
system.switch_cpus_16.num_int_register_writes   1666699228                       # number of times the integer registers were written
system.switch_cpus_16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_16.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_16.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_16.num_cc_register_reads   1666230040                       # number of times the CC registers were read
system.switch_cpus_16.num_cc_register_writes    666644878                       # number of times the CC registers were written
system.switch_cpus_16.num_mem_refs          333458876                       # number of memory refs
system.switch_cpus_16.num_load_insts        333344185                       # Number of load instructions
system.switch_cpus_16.num_store_insts          114691                       # Number of store instructions
system.switch_cpus_16.num_idle_cycles    9010430.330536                       # Number of idle cycles
system.switch_cpus_16.num_busy_cycles    3334027620.669464                       # Number of busy cycles
system.switch_cpus_16.not_idle_fraction      0.997305                       # Percentage of non-idle cycles
system.switch_cpus_16.idle_fraction          0.002695                       # Percentage of idle cycles
system.switch_cpus_16.Branches              333256557                       # Number of branches fetched
system.switch_cpus_16.op_class::No_OpClass         9003      0.00%      0.00% # Class of executed instruction
system.switch_cpus_16.op_class::IntAlu     1999730331     85.71%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::IntMult          5693      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::IntDiv            672      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatAdd            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCmp            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCvt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMult            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMultAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatDiv            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMisc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatSqrt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAdd             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAddAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAlu             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCmp             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCvt             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMisc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMult            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMultAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShift            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShiftAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdSqrt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAdd            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAlu            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCmp            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCvt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatDiv            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMisc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMult            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMultAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatSqrt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::MemRead     333344175     14.29%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::MemWrite       114691      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::total      2333204565                       # Class of executed instruction
system.switch_cpus_17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.dtb.rdAccesses           573391                       # TLB accesses on read requests
system.switch_cpus_17.dtb.wrAccesses           333245                       # TLB accesses on write requests
system.switch_cpus_17.dtb.rdMisses                 51                       # TLB misses on read requests
system.switch_cpus_17.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_17.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_17.itb.wrAccesses          2515735                       # TLB accesses on write requests
system.switch_cpus_17.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_17.itb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_17.numPwrStateTransitions          844                       # Number of power state transitions
system.switch_cpus_17.pwrStateClkGateDist::samples          422                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::mean 3949562612.582938                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::stdev 358023964.569107                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::1000-5e+10          422    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::min_value    116918504                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::max_value   3991542000                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::total          422                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateResidencyTicks::ON   3876740990                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::CLK_GATED 1666715422510                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::OFF 4801124448000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.numCycles            3337337216                       # number of cpu cycles simulated
system.switch_cpus_17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_17.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_17.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_17.committedInsts          1883072                       # Number of instructions committed
system.switch_cpus_17.committedOps            3978256                       # Number of ops (including micro ops) committed
system.switch_cpus_17.num_int_alu_accesses      3887928                       # Number of integer alu accesses
system.switch_cpus_17.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_17.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_17.num_func_calls           101527                       # number of times a function call or return occured
system.switch_cpus_17.num_conditional_control_insts       294798                       # number of instructions that are conditional controls
system.switch_cpus_17.num_int_insts           3887928                       # number of integer instructions
system.switch_cpus_17.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_17.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_17.num_int_register_reads      7921605                       # number of times the integer registers were read
system.switch_cpus_17.num_int_register_writes      3277330                       # number of times the integer registers were written
system.switch_cpus_17.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_17.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_17.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_17.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_17.num_cc_register_reads      2362954                       # number of times the CC registers were read
system.switch_cpus_17.num_cc_register_writes      1232007                       # number of times the CC registers were written
system.switch_cpus_17.num_mem_refs             906611                       # number of memory refs
system.switch_cpus_17.num_load_insts           573353                       # Number of load instructions
system.switch_cpus_17.num_store_insts          333258                       # Number of store instructions
system.switch_cpus_17.num_idle_cycles    3329597066.456921                       # Number of idle cycles
system.switch_cpus_17.num_busy_cycles    7740149.543079                       # Number of busy cycles
system.switch_cpus_17.not_idle_fraction      0.002319                       # Percentage of non-idle cycles
system.switch_cpus_17.idle_fraction          0.997681                       # Percentage of idle cycles
system.switch_cpus_17.Branches                 431614                       # Number of branches fetched
system.switch_cpus_17.op_class::No_OpClass        75716      1.90%      1.90% # Class of executed instruction
system.switch_cpus_17.op_class::IntAlu        2945797     74.05%     75.95% # Class of executed instruction
system.switch_cpus_17.op_class::IntMult          7682      0.19%     76.14% # Class of executed instruction
system.switch_cpus_17.op_class::IntDiv          43295      1.09%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatAdd            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCmp            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCvt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMult            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatDiv            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMisc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAdd             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAddAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAlu             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCmp             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCvt             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMisc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMult            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShift            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShiftAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAdd            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAlu            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCmp            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCvt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatDiv            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMisc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMult            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::MemRead        572509     14.39%     91.62% # Class of executed instruction
system.switch_cpus_17.op_class::MemWrite       333258      8.38%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::total         3978257                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       505978                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       136677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       308828                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            833                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          715                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          118                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6471716611500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                158                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            259652                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3679                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        43510                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       100026                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           72089                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23468                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          23468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10376                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10376                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        100026                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       159501                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         5398                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          213                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        59685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        65120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side          551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        37401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        52211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        36660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        53071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        35772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        54784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side           61                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        38433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        52815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side           39                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side          261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        36444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        48655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side          296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        21624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        13085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side           85                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side          238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        34059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        49137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side           30                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side          224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                693531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2546560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1294212                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        10560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side        12928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1595776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1013924                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         7936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        13376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1564160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       909784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         6912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1526272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       954764                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side         6016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      1639808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       891630                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side         5440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1554944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       850166                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side         1536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side         5248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       922624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       189350                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side          832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side         4672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      1453184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       841016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side         4608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19833102                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          122405                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6645568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           305493                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.771042                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.814843                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  75266     24.64%     24.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  87215     28.55%     53.19% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  32053     10.49%     63.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   7964      2.61%     66.29% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5950      1.95%     68.23% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   4464      1.46%     69.69% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  26267      8.60%     78.29% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  65783     21.53%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     44      0.01%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::9                     37      0.01%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::10                    43      0.01%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::11                    65      0.02%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::12                    82      0.03%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::13                    75      0.02%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::14                    38      0.01%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     2      0.00%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    14      0.00%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     6      0.00%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::18                    12      0.00%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::19                    43      0.01%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::20                    62      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             21                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             305493                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          397918500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           272970                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29545494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          39580497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            261000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            336000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          18703494                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          35208000                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            349500                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            384000                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          18330000                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          37027999                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           148500                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           207000                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         17886499                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         38083499                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy            43500                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy           186000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         19217997                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         37021998                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy            27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy           151500                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         18223497                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         33694998                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy            75000                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy           177000                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         10812998                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         10364998                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy            57000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy           135000                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         17029999                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy         34414500                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy            27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy           129000                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
