
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec 16 16:18:18 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/elx22yz/Desktop/RFSoC/Vivado/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx-2024.1/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.cache/ip 
add_files: Time (s): cpu = 00:00:19 ; elapsed = 00:00:54 . Memory (MB): peak = 1189.859 ; gain = 519.504
Command: synth_design -top design_1_wrapper -part xczu48dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17188
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2719.676 ; gain = 383.449
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:46917]
INFO: [Synth 8-6157] synthesizing module 'hp_sec_imp_T61FPG' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:76439]
INFO: [Synth 8-6157] synthesizing module 'One_port8_imp_13K87LQ' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:29116]
INFO: [Synth 8-6157] synthesizing module 'CAMC_with_imp_HOCLEZ' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:25743]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_0_32' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_0_32' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_32_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_CAMC_0_32' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26340]
WARNING: [Synth 8-7071] port 'outStream_1_TDEST' of module 'design_1_CAMC_0_32' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26340]
WARNING: [Synth 8-7071] port 'outStream_1_TID' of module 'design_1_CAMC_0_32' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26340]
WARNING: [Synth 8-7071] port 'outStream_1_TSTRB' of module 'design_1_CAMC_0_32' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26340]
WARNING: [Synth 8-7071] port 'outStream_1_TUSER' of module 'design_1_CAMC_0_32' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26340]
WARNING: [Synth 8-7071] port 'outStream_2_TDEST' of module 'design_1_CAMC_0_32' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26340]
WARNING: [Synth 8-7071] port 'outStream_2_TID' of module 'design_1_CAMC_0_32' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26340]
WARNING: [Synth 8-7071] port 'outStream_2_TSTRB' of module 'design_1_CAMC_0_32' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26340]
WARNING: [Synth 8-7071] port 'outStream_2_TUSER' of module 'design_1_CAMC_0_32' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26340]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_32' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26340]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_32' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_32' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_32_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_33' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_33_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_33' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_33_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_33' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26436]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_33' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26436]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_33' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26436]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_33' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26436]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_33' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26436]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_33' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26436]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_31' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_31_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_31' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_31_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_1_31' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26496]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_1_31' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26496]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_1_31' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26496]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_1_31' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26496]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_1_31' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26496]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_31' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26496]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_32' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_32' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_32_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_blk_mem_gen_0_32' is unconnected for instance 'blk_mem_gen_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26556]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_blk_mem_gen_0_32' is unconnected for instance 'blk_mem_gen_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26556]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_32' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:26556]
INFO: [Synth 8-6155] done synthesizing module 'CAMC_with_imp_HOCLEZ' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:25743]
INFO: [Synth 8-6157] synthesizing module 'CAMC_with1_imp_6G91EN' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:3333]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_0_33' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_33_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_0_33' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_33_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_CAMC_0_33' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:3930]
WARNING: [Synth 8-7071] port 'outStream_1_TDEST' of module 'design_1_CAMC_0_33' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:3930]
WARNING: [Synth 8-7071] port 'outStream_1_TID' of module 'design_1_CAMC_0_33' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:3930]
WARNING: [Synth 8-7071] port 'outStream_1_TSTRB' of module 'design_1_CAMC_0_33' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:3930]
WARNING: [Synth 8-7071] port 'outStream_1_TUSER' of module 'design_1_CAMC_0_33' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:3930]
WARNING: [Synth 8-7071] port 'outStream_2_TDEST' of module 'design_1_CAMC_0_33' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:3930]
WARNING: [Synth 8-7071] port 'outStream_2_TID' of module 'design_1_CAMC_0_33' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:3930]
WARNING: [Synth 8-7071] port 'outStream_2_TSTRB' of module 'design_1_CAMC_0_33' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:3930]
WARNING: [Synth 8-7071] port 'outStream_2_TUSER' of module 'design_1_CAMC_0_33' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:3930]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_33' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:3930]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_33' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_33_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_33' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_33_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_34' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_34_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_34' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_34_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_34' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4026]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_34' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4026]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_34' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4026]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_34' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4026]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_34' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4026]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_34' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4026]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_32' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_32' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_32_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_1_32' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4086]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_1_32' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4086]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_1_32' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4086]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_1_32' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4086]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_1_32' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4086]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_32' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4086]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_33' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_33_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_33' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_33_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_blk_mem_gen_0_33' is unconnected for instance 'blk_mem_gen_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4146]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_blk_mem_gen_0_33' is unconnected for instance 'blk_mem_gen_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4146]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_33' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4146]
INFO: [Synth 8-6155] done synthesizing module 'CAMC_with1_imp_6G91EN' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:3333]
INFO: [Synth 8-6157] synthesizing module 'CAMC_with2_imp_CZHVA2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:10803]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_0_34' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_34_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_0_34' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_34_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_CAMC_0_34' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11400]
WARNING: [Synth 8-7071] port 'outStream_1_TDEST' of module 'design_1_CAMC_0_34' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11400]
WARNING: [Synth 8-7071] port 'outStream_1_TID' of module 'design_1_CAMC_0_34' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11400]
WARNING: [Synth 8-7071] port 'outStream_1_TSTRB' of module 'design_1_CAMC_0_34' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11400]
WARNING: [Synth 8-7071] port 'outStream_1_TUSER' of module 'design_1_CAMC_0_34' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11400]
WARNING: [Synth 8-7071] port 'outStream_2_TDEST' of module 'design_1_CAMC_0_34' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11400]
WARNING: [Synth 8-7071] port 'outStream_2_TID' of module 'design_1_CAMC_0_34' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11400]
WARNING: [Synth 8-7071] port 'outStream_2_TSTRB' of module 'design_1_CAMC_0_34' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11400]
WARNING: [Synth 8-7071] port 'outStream_2_TUSER' of module 'design_1_CAMC_0_34' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11400]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_34' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11400]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_34' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_34_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_34' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_34_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_35' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_35_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_35' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_35_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_35' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11496]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_35' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11496]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_35' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11496]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_35' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11496]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_35' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11496]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_35' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11496]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_33' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_33_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_33' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_33_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_1_33' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11556]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_1_33' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11556]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_1_33' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11556]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_1_33' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11556]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_1_33' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11556]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_33' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11556]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_34' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_34_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_34' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_34_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_blk_mem_gen_0_34' is unconnected for instance 'blk_mem_gen_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11616]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_blk_mem_gen_0_34' is unconnected for instance 'blk_mem_gen_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11616]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_34' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11616]
INFO: [Synth 8-6155] done synthesizing module 'CAMC_with2_imp_CZHVA2' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:10803]
INFO: [Synth 8-6157] synthesizing module 'CAMC_with3_imp_G0H7FD' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:15783]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_0_35' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_35_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_0_35' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_35_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_CAMC_0_35' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16380]
WARNING: [Synth 8-7071] port 'outStream_1_TDEST' of module 'design_1_CAMC_0_35' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16380]
WARNING: [Synth 8-7071] port 'outStream_1_TID' of module 'design_1_CAMC_0_35' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16380]
WARNING: [Synth 8-7071] port 'outStream_1_TSTRB' of module 'design_1_CAMC_0_35' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16380]
WARNING: [Synth 8-7071] port 'outStream_1_TUSER' of module 'design_1_CAMC_0_35' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16380]
WARNING: [Synth 8-7071] port 'outStream_2_TDEST' of module 'design_1_CAMC_0_35' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16380]
WARNING: [Synth 8-7071] port 'outStream_2_TID' of module 'design_1_CAMC_0_35' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16380]
WARNING: [Synth 8-7071] port 'outStream_2_TSTRB' of module 'design_1_CAMC_0_35' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16380]
WARNING: [Synth 8-7071] port 'outStream_2_TUSER' of module 'design_1_CAMC_0_35' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16380]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_35' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16380]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_35' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_35_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_35' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_35_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_36' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_36_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_36' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_36_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_36' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16476]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_36' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16476]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_36' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16476]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_36' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16476]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_36' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16476]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_36' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16476]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_34' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_34_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_34' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_34_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_1_34' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16536]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_1_34' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16536]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_1_34' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16536]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_1_34' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16536]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_1_34' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16536]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_34' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16536]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_35' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_35_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_35' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_35_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_blk_mem_gen_0_35' is unconnected for instance 'blk_mem_gen_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16596]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_blk_mem_gen_0_35' is unconnected for instance 'blk_mem_gen_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16596]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_35' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:16596]
INFO: [Synth 8-6155] done synthesizing module 'CAMC_with3_imp_G0H7FD' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:15783]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_8' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:62427]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_DMT8V' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:79445]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_DMT8V' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:79445]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1WX34JX' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:80315]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:80442]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:80442]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1WX34JX' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:80315]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_6FNTIK' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:82258]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:82409]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_1' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:82409]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_6FNTIK' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:82258]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1YEBK9A' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:83163]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_2' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_2' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_2' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:83290]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_2' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:83290]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1YEBK9A' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:83163]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_58QU9B' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:85106]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_3' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_3' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_3_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_3' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:85257]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_3' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:85257]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_58QU9B' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:85106]
INFO: [Synth 8-6157] synthesizing module 's04_couplers_imp_1VN6ZT7' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:86011]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_4' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_4' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_4' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:86138]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_4' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:86138]
INFO: [Synth 8-6155] done synthesizing module 's04_couplers_imp_1VN6ZT7' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:86011]
INFO: [Synth 8-6157] synthesizing module 's05_couplers_imp_7XOU22' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:87954]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_5' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_5' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_5_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_5' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:88105]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_5' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:88105]
INFO: [Synth 8-6155] done synthesizing module 's05_couplers_imp_7XOU22' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:87954]
INFO: [Synth 8-6157] synthesizing module 's06_couplers_imp_1WAFYH4' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:89022]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_6' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_6' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_6_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_6' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:89149]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_6' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:89149]
INFO: [Synth 8-6155] done synthesizing module 's06_couplers_imp_1WAFYH4' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:89022]
INFO: [Synth 8-6157] synthesizing module 's07_couplers_imp_70QPPL' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:90802]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_7' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_7' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_7_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_7' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:90953]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_7' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:90953]
INFO: [Synth 8-6155] done synthesizing module 's07_couplers_imp_70QPPL' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:90802]
INFO: [Synth 8-6157] synthesizing module 's08_couplers_imp_1UD9E4H' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:91707]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_8' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_8' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_8_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_8' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:91834]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_8' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:91834]
INFO: [Synth 8-6155] done synthesizing module 's08_couplers_imp_1UD9E4H' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:91707]
INFO: [Synth 8-6157] synthesizing module 's09_couplers_imp_3RNDS' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:93650]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_9' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_9' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_9_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_9' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:93801]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_9' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:93801]
INFO: [Synth 8-6155] done synthesizing module 's09_couplers_imp_3RNDS' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:93650]
INFO: [Synth 8-6157] synthesizing module 's10_couplers_imp_D6I6C5' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:95207]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_10' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_10' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_10_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_10' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:95334]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_10' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:95334]
INFO: [Synth 8-6155] done synthesizing module 's10_couplers_imp_D6I6C5' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:95207]
INFO: [Synth 8-6157] synthesizing module 's11_couplers_imp_1HI3GJ8' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:95726]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_11' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_11' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_11_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_11' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:95877]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_11' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:95877]
INFO: [Synth 8-6155] done synthesizing module 's11_couplers_imp_1HI3GJ8' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:95726]
INFO: [Synth 8-6157] synthesizing module 's12_couplers_imp_BQUVIU' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:98055]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_12' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_12' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_12_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_12' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:98182]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_12' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:98182]
INFO: [Synth 8-6155] done synthesizing module 's12_couplers_imp_BQUVIU' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:98055]
INFO: [Synth 8-6157] synthesizing module 's13_couplers_imp_1IO3113' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:98574]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_13' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_13' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_13_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_13' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:98725]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_13' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:98725]
INFO: [Synth 8-6155] done synthesizing module 's13_couplers_imp_1IO3113' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:98574]
INFO: [Synth 8-6157] synthesizing module 's14_couplers_imp_A186TV' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:100903]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_14' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_14' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_14_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_14' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:101030]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_14' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:101030]
INFO: [Synth 8-6155] done synthesizing module 's14_couplers_imp_A186TV' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:100903]
INFO: [Synth 8-6157] synthesizing module 's15_couplers_imp_1KGIXRM' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:101422]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_15' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_15_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_15' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_15_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_15' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:101573]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_15' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:101573]
INFO: [Synth 8-6155] done synthesizing module 's15_couplers_imp_1KGIXRM' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:101422]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_8' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_xbar_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_8' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_xbar_8_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_arready' does not match port width (16) of module 'design_1_xbar_8' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:64595]
WARNING: [Synth 8-689] width (1920) of port connection 's_axi_rdata' does not match port width (2048) of module 'design_1_xbar_8' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:64612]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rlast' does not match port width (16) of module 'design_1_xbar_8' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:64613]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_rresp' does not match port width (32) of module 'design_1_xbar_8' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:64615]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rvalid' does not match port width (16) of module 'design_1_xbar_8' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:64616]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_8' has 78 connections declared, but only 74 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:64547]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_8' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:62427]
INFO: [Synth 8-6155] done synthesizing module 'One_port8_imp_13K87LQ' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:29116]
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_0' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_smartconnect_0_0' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_smartconnect_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'smartconnect_0' of module 'design_1_smartconnect_0_0' has 412 connections declared, but only 364 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:77446]
INFO: [Synth 8-6155] done synthesizing module 'hp_sec_imp_T61FPG' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:76439]
INFO: [Synth 8-6157] synthesizing module 'hp_sec1_imp_MM1V9M' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:66821]
INFO: [Synth 8-6157] synthesizing module 'One_port8_imp_6OAW91' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:36745]
INFO: [Synth 8-6157] synthesizing module 'CAMC_with_imp_4FDISM' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:24083]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_0_36' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_36_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_0_36' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_36_stub.v:6]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_36' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:24680]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_36' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_36_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_36' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_36_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_37' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_37_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_37' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_37_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_37' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:24776]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_35' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_35_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_35' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_35_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_35' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:24836]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_36' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_36_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_36' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_36_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_36' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:24896]
INFO: [Synth 8-6155] done synthesizing module 'CAMC_with_imp_4FDISM' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:24083]
INFO: [Synth 8-6157] synthesizing module 'CAMC_with1_imp_TCD21A' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4993]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_0_37' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_37_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_0_37' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_37_stub.v:6]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_37' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:5590]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_37' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_37_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_37' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_37_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_38' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_38_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_38' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_38_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_38' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:5686]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_36' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_36_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_36' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_36_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_36' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:5746]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_37' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_37_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_37' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_37_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_37' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:5806]
INFO: [Synth 8-6155] done synthesizing module 'CAMC_with1_imp_TCD21A' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4993]
INFO: [Synth 8-6157] synthesizing module 'CAMC_with2_imp_MA2R0R' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11633]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_0_38' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_38_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_0_38' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_38_stub.v:6]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_38' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:12230]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_38' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_38_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_38' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_38_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_39' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_39_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_39' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_39_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_39' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:12326]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_37' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_37_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_37' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_37_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_37' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:12386]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_38' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_38_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_38' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_38_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_38' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:12446]
INFO: [Synth 8-6155] done synthesizing module 'CAMC_with2_imp_MA2R0R' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:11633]
INFO: [Synth 8-6157] synthesizing module 'CAMC_with3_imp_JRCSNC' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:18273]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_0_39' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_39_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_0_39' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_CAMC_0_39_stub.v:6]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_39' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:18870]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_39' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_39_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_39' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_39_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_40' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_40_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_40' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_0_40_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_40' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:18966]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_38' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_38_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_38' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_axi_dma_1_38_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_38' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:19026]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_39' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_39_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_39' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_39_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_39' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:19086]
INFO: [Synth 8-6155] done synthesizing module 'CAMC_with3_imp_JRCSNC' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:18273]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_9' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:64624]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1AHJQ1V' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:78085]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1AHJQ1V' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:78085]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_QA18M9' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:80967]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_16' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_16' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_16_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_16' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:81094]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_QA18M9' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:80967]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1DD15VK' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:81679]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_17' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_17_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_17' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_17_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_17' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:81830]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1DD15VK' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:81679]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_PCSBC2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:83815]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_18' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_18' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_18_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_18' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:83942]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_PCSBC2' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:83815]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_1DZYMPV' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:84527]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_19' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_19_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_19' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_19_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_19' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:84678]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_1DZYMPV' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:84527]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_20' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_20_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_20' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:86790]
INFO: [Synth 8-6155] done synthesizing module 's04_couplers_imp_NM68YV' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:86663]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_21' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_21_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_21' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:87526]
INFO: [Synth 8-6155] done synthesizing module 's05_couplers_imp_1FP0F7Q' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:87375]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_22' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/.Xil/Vivado-24360-UOS4CD717A76674/realtime/design_1_auto_us_22_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_22' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:89638]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_23' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:90374]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_24' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:92323]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_25' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:93029]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_26' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:94356]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_27' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:96842]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_28' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:97204]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_29' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:99690]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_30' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:100052]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_31' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:102538]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_arready' does not match port width (16) of module 'design_1_xbar_9' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:66792]
WARNING: [Synth 8-689] width (1920) of port connection 's_axi_rdata' does not match port width (2048) of module 'design_1_xbar_9' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:66809]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rlast' does not match port width (16) of module 'design_1_xbar_9' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:66810]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_rresp' does not match port width (32) of module 'design_1_xbar_9' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:66812]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rvalid' does not match port width (16) of module 'design_1_xbar_9' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:66813]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_9' has 78 connections declared, but only 74 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:66744]
WARNING: [Synth 8-7023] instance 'smartconnect_0' of module 'design_1_smartconnect_0_1' has 412 connections declared, but only 364 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:67828]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_40' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:21360]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_41' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:21456]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_39' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:21516]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_40' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:21576]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_41' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4760]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_42' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4856]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_40' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4916]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_41' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:4976]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_42' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:9740]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_43' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:9836]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_41' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:9896]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_42' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:9956]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_43' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:19700]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_44' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:19796]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_42' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:19856]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_43' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:19916]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_32' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:80279]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_33' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:82602]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_34' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:83127]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_35' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:85450]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_36' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:85975]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_37' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:88298]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_38' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:88986]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_39' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:91146]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_40' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:91671]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_41' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:93994]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_42' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:95171]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_43' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:96070]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_44' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:98019]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_45' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:98918]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_46' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:100867]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_47' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:101766]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (15) of port connection 's_axi_arready' does not match port width (16) of module 'design_1_xbar_10' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:51413]
WARNING: [Synth 8-689] width (1920) of port connection 's_axi_rdata' does not match port width (2048) of module 'design_1_xbar_10' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:51430]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rlast' does not match port width (16) of module 'design_1_xbar_10' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:51431]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_rresp' does not match port width (32) of module 'design_1_xbar_10' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:51433]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rvalid' does not match port width (16) of module 'design_1_xbar_10' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:51434]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_arready' does not match port width (16) of module 'design_1_xbar_11' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:53610]
WARNING: [Synth 8-689] width (1920) of port connection 's_axi_rdata' does not match port width (2048) of module 'design_1_xbar_11' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:53627]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rlast' does not match port width (16) of module 'design_1_xbar_11' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:53628]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_rresp' does not match port width (32) of module 'design_1_xbar_11' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:53630]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rvalid' does not match port width (16) of module 'design_1_xbar_11' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:53631]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_arready' does not match port width (16) of module 'design_1_xbar_12' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:55807]
WARNING: [Synth 8-689] width (1920) of port connection 's_axi_rdata' does not match port width (2048) of module 'design_1_xbar_12' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:55824]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rlast' does not match port width (16) of module 'design_1_xbar_12' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:55825]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_rresp' does not match port width (32) of module 'design_1_xbar_12' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:55827]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rvalid' does not match port width (16) of module 'design_1_xbar_12' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:55828]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_arready' does not match port width (16) of module 'design_1_xbar_14' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:58004]
WARNING: [Synth 8-689] width (1920) of port connection 's_axi_rdata' does not match port width (2048) of module 'design_1_xbar_14' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:58021]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rlast' does not match port width (16) of module 'design_1_xbar_14' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:58022]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_rresp' does not match port width (32) of module 'design_1_xbar_14' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:58024]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rvalid' does not match port width (16) of module 'design_1_xbar_14' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:58025]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_arready' does not match port width (16) of module 'design_1_xbar_15' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:60201]
WARNING: [Synth 8-689] width (1920) of port connection 's_axi_rdata' does not match port width (2048) of module 'design_1_xbar_15' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:60218]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rlast' does not match port width (16) of module 'design_1_xbar_15' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:60219]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_rresp' does not match port width (32) of module 'design_1_xbar_15' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:60221]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rvalid' does not match port width (16) of module 'design_1_xbar_15' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:60222]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_arready' does not match port width (16) of module 'design_1_xbar_16' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:62398]
WARNING: [Synth 8-689] width (1920) of port connection 's_axi_rdata' does not match port width (2048) of module 'design_1_xbar_16' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:62415]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rlast' does not match port width (16) of module 'design_1_xbar_16' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:62416]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_rresp' does not match port width (32) of module 'design_1_xbar_16' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:62418]
WARNING: [Synth 8-689] width (15) of port connection 's_axi_rvalid' does not match port width (16) of module 'design_1_xbar_16' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/synth/design_1.v:62419]
WARNING: [Synth 8-7129] Port M_ACLK in module s15_couplers_imp_HZFY8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s15_couplers_imp_HZFY8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s14_couplers_imp_1CP6AR5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s14_couplers_imp_1CP6AR5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s13_couplers_imp_LTWQDX is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s13_couplers_imp_LTWQDX is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s12_couplers_imp_18Y57QS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s12_couplers_imp_18Y57QS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s11_couplers_imp_KXWBVA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s11_couplers_imp_KXWBVA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s10_couplers_imp_19JU0AF is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s10_couplers_imp_19JU0AF is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s09_couplers_imp_12SCBWI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s09_couplers_imp_12SCBWI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s08_couplers_imp_RWSZAB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s08_couplers_imp_RWSZAB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s07_couplers_imp_14RE4LN is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s07_couplers_imp_14RE4LN is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s06_couplers_imp_YVNNSA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s06_couplers_imp_YVNNSA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s05_couplers_imp_15YBE4O is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s05_couplers_imp_15YBE4O is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s04_couplers_imp_XEG621 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s04_couplers_imp_XEG621 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s03_couplers_imp_16JDJGT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s03_couplers_imp_16JDJGT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s02_couplers_imp_WRTX64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s02_couplers_imp_WRTX64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_17GAHXQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_17GAHXQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_W4KJHR is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_W4KJHR is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_12K3AI5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_12K3AI5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_12K3AI5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_12K3AI5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S02_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S02_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S03_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S03_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S04_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S04_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S05_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S05_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S06_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S06_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S07_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S07_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S08_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S08_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S09_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S09_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S10_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S10_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S11_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S11_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S12_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S12_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S13_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S13_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S14_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S14_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S15_ACLK in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S15_ARESETN in module design_1_axi_interconnect_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s15_couplers_imp_1GD27ZR is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s15_couplers_imp_1GD27ZR is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s14_couplers_imp_NA7WNQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s14_couplers_imp_NA7WNQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s13_couplers_imp_1DLNZOY is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s13_couplers_imp_1DLNZOY is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s12_couplers_imp_PYT383 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s12_couplers_imp_PYT383 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s11_couplers_imp_1ESL9F5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s11_couplers_imp_1ESL9F5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s10_couplers_imp_OHLLAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s10_couplers_imp_OHLLAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s09_couplers_imp_X71X2D is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s09_couplers_imp_X71X2D is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s08_couplers_imp_16FPBNO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s08_couplers_imp_16FPBNO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s07_couplers_imp_UOC65O is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s07_couplers_imp_UOC65O is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s06_couplers_imp_10152H9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s06_couplers_imp_10152H9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s05_couplers_imp_TSBRU7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s05_couplers_imp_TSBRU7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s04_couplers_imp_10MTUTQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s04_couplers_imp_10MTUTQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s03_couplers_imp_S2CM5M is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s03_couplers_imp_S2CM5M is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s02_couplers_imp_12EZRGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s02_couplers_imp_12EZRGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_QWDC4P is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_QWDC4P is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.859 ; gain = 706.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3060.750 ; gain = 724.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3060.750 ; gain = 724.523
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.936 . Memory (MB): peak = 3065.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0/design_1_smartconnect_0_0_in_context.xdc] for cell 'design_1_i/hp_sec/smartconnect_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0/design_1_smartconnect_0_0_in_context.xdc] for cell 'design_1_i/hp_sec/smartconnect_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_32/design_1_CAMC_0_32/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_32/design_1_CAMC_0_32/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_32/design_1_axi_bram_ctrl_0_32/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_32/design_1_axi_bram_ctrl_0_32/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_33/design_1_axi_dma_0_33/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_33/design_1_axi_dma_0_33/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_31/design_1_axi_dma_1_31/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_31/design_1_axi_dma_1_31/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_32/design_1_blk_mem_gen_0_32/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_32/design_1_blk_mem_gen_0_32/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_33/design_1_CAMC_0_33/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_33/design_1_CAMC_0_33/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_33/design_1_axi_bram_ctrl_0_33/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with1/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_33/design_1_axi_bram_ctrl_0_33/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with1/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_34/design_1_axi_dma_0_34/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with1/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_34/design_1_axi_dma_0_34/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with1/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_32/design_1_axi_dma_1_32/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with1/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_32/design_1_axi_dma_1_32/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with1/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_33/design_1_blk_mem_gen_0_33/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with1/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_33/design_1_blk_mem_gen_0_33/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with1/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_34/design_1_CAMC_0_34/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_34/design_1_CAMC_0_34/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_34/design_1_axi_bram_ctrl_0_34/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with2/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_34/design_1_axi_bram_ctrl_0_34/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with2/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_35/design_1_axi_dma_0_35/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with2/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_35/design_1_axi_dma_0_35/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with2/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_33/design_1_axi_dma_1_33/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with2/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_33/design_1_axi_dma_1_33/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with2/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_34/design_1_blk_mem_gen_0_34/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with2/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_34/design_1_blk_mem_gen_0_34/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with2/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_35/design_1_CAMC_0_35/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_35/design_1_CAMC_0_35/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_35/design_1_axi_bram_ctrl_0_35/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with3/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_35/design_1_axi_bram_ctrl_0_35/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with3/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_36/design_1_axi_dma_0_36/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with3/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_36/design_1_axi_dma_0_36/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with3/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_34/design_1_axi_dma_1_34/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with3/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_34/design_1_axi_dma_1_34/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with3/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_35/design_1_blk_mem_gen_0_35/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with3/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_35/design_1_blk_mem_gen_0_35/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/CAMC_with3/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_8/design_1_xbar_8/design_1_xbar_8_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_8/design_1_xbar_8/design_1_xbar_8_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_8/design_1_auto_us_8/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_8/design_1_auto_us_8/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_9/design_1_auto_us_9/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_9/design_1_auto_us_9/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_10/design_1_auto_us_10/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_10/design_1_auto_us_10/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_11/design_1_auto_us_11/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_11/design_1_auto_us_11/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_12/design_1_auto_us_12/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_12/design_1_auto_us_12/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_13/design_1_auto_us_13/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_13/design_1_auto_us_13/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_14/design_1_auto_us_14/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_14/design_1_auto_us_14/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_15/design_1_auto_us_15/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_15/design_1_auto_us_15/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/design_1_smartconnect_0_1/design_1_smartconnect_0_1_in_context.xdc] for cell 'design_1_i/hp_sec1/smartconnect_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/design_1_smartconnect_0_1/design_1_smartconnect_0_1_in_context.xdc] for cell 'design_1_i/hp_sec1/smartconnect_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_36/design_1_CAMC_0_36/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_36/design_1_CAMC_0_36/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_36/design_1_axi_bram_ctrl_0_36/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_36/design_1_axi_bram_ctrl_0_36/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_37/design_1_axi_dma_0_37/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_37/design_1_axi_dma_0_37/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_35/design_1_axi_dma_1_35/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_35/design_1_axi_dma_1_35/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_36/design_1_blk_mem_gen_0_36/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_36/design_1_blk_mem_gen_0_36/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_37/design_1_CAMC_0_37/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_37/design_1_CAMC_0_37/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_37/design_1_axi_bram_ctrl_0_37/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with1/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_37/design_1_axi_bram_ctrl_0_37/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with1/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_38/design_1_axi_dma_0_38/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with1/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_38/design_1_axi_dma_0_38/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with1/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_36/design_1_axi_dma_1_36/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with1/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_36/design_1_axi_dma_1_36/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with1/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_37/design_1_blk_mem_gen_0_37/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with1/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_37/design_1_blk_mem_gen_0_37/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with1/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_38/design_1_CAMC_0_38/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with2/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_38/design_1_CAMC_0_38/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with2/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_38/design_1_axi_bram_ctrl_0_38/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with2/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_38/design_1_axi_bram_ctrl_0_38/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with2/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_39/design_1_axi_dma_0_39/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with2/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_39/design_1_axi_dma_0_39/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with2/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_37/design_1_axi_dma_1_37/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with2/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_37/design_1_axi_dma_1_37/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with2/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_38/design_1_blk_mem_gen_0_38/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with2/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_38/design_1_blk_mem_gen_0_38/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with2/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_39/design_1_CAMC_0_39/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with3/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_39/design_1_CAMC_0_39/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with3/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_39/design_1_axi_bram_ctrl_0_39/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with3/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_39/design_1_axi_bram_ctrl_0_39/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with3/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_40/design_1_axi_dma_0_40/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with3/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_40/design_1_axi_dma_0_40/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with3/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_38/design_1_axi_dma_1_38/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with3/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_38/design_1_axi_dma_1_38/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with3/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_39/design_1_blk_mem_gen_0_39/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with3/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_39/design_1_blk_mem_gen_0_39/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/CAMC_with3/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_9/design_1_xbar_9/design_1_xbar_11_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_9/design_1_xbar_9/design_1_xbar_11_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_16/design_1_auto_us_16/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_16/design_1_auto_us_16/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_17/design_1_auto_us_17/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_17/design_1_auto_us_17/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_18/design_1_auto_us_18/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_18/design_1_auto_us_18/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_19/design_1_auto_us_19/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_19/design_1_auto_us_19/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_20/design_1_auto_us_20/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_20/design_1_auto_us_20/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_21/design_1_auto_us_21/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_21/design_1_auto_us_21/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_22/design_1_auto_us_22/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_22/design_1_auto_us_22/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_23/design_1_auto_us_23/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_23/design_1_auto_us_23/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_24/design_1_auto_us_24/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_24/design_1_auto_us_24/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_25/design_1_auto_us_25/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_25/design_1_auto_us_25/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_26/design_1_auto_us_26/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_26/design_1_auto_us_26/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_27/design_1_auto_us_27/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_27/design_1_auto_us_27/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_28/design_1_auto_us_28/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_28/design_1_auto_us_28/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_29/design_1_auto_us_29/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_29/design_1_auto_us_29/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_30/design_1_auto_us_30/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_30/design_1_auto_us_30/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_31/design_1_auto_us_31/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_31/design_1_auto_us_31/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec1/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_2/design_1_smartconnect_0_2/design_1_smartconnect_0_2_in_context.xdc] for cell 'design_1_i/hp_sec2/smartconnect_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_2/design_1_smartconnect_0_2/design_1_smartconnect_0_2_in_context.xdc] for cell 'design_1_i/hp_sec2/smartconnect_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_40/design_1_CAMC_0_40/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_40/design_1_CAMC_0_40/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_40/design_1_axi_bram_ctrl_0_40/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_40/design_1_axi_bram_ctrl_0_40/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_41/design_1_axi_dma_0_41/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_41/design_1_axi_dma_0_41/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_39/design_1_axi_dma_1_39/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_39/design_1_axi_dma_1_39/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_40/design_1_blk_mem_gen_0_40/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_40/design_1_blk_mem_gen_0_40/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_41/design_1_CAMC_0_41/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with1/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_41/design_1_CAMC_0_41/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with1/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_41/design_1_axi_bram_ctrl_0_41/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with1/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_41/design_1_axi_bram_ctrl_0_41/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with1/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_42/design_1_axi_dma_0_42/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_42/design_1_axi_dma_0_42/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_40/design_1_axi_dma_1_40/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_40/design_1_axi_dma_1_40/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_41/design_1_blk_mem_gen_0_41/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with1/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_41/design_1_blk_mem_gen_0_41/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with1/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_42/design_1_CAMC_0_42/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with2/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_42/design_1_CAMC_0_42/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with2/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_42/design_1_axi_bram_ctrl_0_42/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with2/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_42/design_1_axi_bram_ctrl_0_42/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with2/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_43/design_1_axi_dma_0_43/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with2/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_43/design_1_axi_dma_0_43/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with2/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_41/design_1_axi_dma_1_41/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with2/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_41/design_1_axi_dma_1_41/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with2/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_42/design_1_blk_mem_gen_0_42/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with2/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_42/design_1_blk_mem_gen_0_42/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with2/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_43/design_1_CAMC_0_43/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with3/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_43/design_1_CAMC_0_43/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with3/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_43/design_1_axi_bram_ctrl_0_43/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with3/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_43/design_1_axi_bram_ctrl_0_43/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with3/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_44/design_1_axi_dma_0_44/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_44/design_1_axi_dma_0_44/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_42/design_1_axi_dma_1_42/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_42/design_1_axi_dma_1_42/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_43/design_1_blk_mem_gen_0_43/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with3/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_43/design_1_blk_mem_gen_0_43/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/CAMC_with3/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_10/design_1_xbar_10/design_1_xbar_11_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_10/design_1_xbar_10/design_1_xbar_11_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_32/design_1_auto_us_32/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_32/design_1_auto_us_32/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_33/design_1_auto_us_33/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_33/design_1_auto_us_33/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_34/design_1_auto_us_34/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_34/design_1_auto_us_34/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_35/design_1_auto_us_35/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_35/design_1_auto_us_35/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_36/design_1_auto_us_36/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_36/design_1_auto_us_36/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_37/design_1_auto_us_37/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_37/design_1_auto_us_37/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_38/design_1_auto_us_38/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_38/design_1_auto_us_38/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_39/design_1_auto_us_39/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_39/design_1_auto_us_39/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_40/design_1_auto_us_40/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_40/design_1_auto_us_40/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_41/design_1_auto_us_41/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_41/design_1_auto_us_41/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_42/design_1_auto_us_42/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_42/design_1_auto_us_42/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_43/design_1_auto_us_43/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_43/design_1_auto_us_43/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_44/design_1_auto_us_44/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_44/design_1_auto_us_44/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_45/design_1_auto_us_45/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_45/design_1_auto_us_45/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_46/design_1_auto_us_46/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_46/design_1_auto_us_46/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_47/design_1_auto_us_47/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_47/design_1_auto_us_47/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec2/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_3/design_1_smartconnect_0_3/design_1_smartconnect_0_3_in_context.xdc] for cell 'design_1_i/smartconnect_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_3/design_1_smartconnect_0_3/design_1_smartconnect_0_3_in_context.xdc] for cell 'design_1_i/smartconnect_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_4/design_1_smartconnect_0_4/design_1_smartconnect_0_4_in_context.xdc] for cell 'design_1_i/hp_sec3/smartconnect_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_4/design_1_smartconnect_0_4/design_1_smartconnect_0_4_in_context.xdc] for cell 'design_1_i/hp_sec3/smartconnect_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_44/design_1_CAMC_0_44/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_44/design_1_CAMC_0_44/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_44/design_1_axi_bram_ctrl_0_44/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_44/design_1_axi_bram_ctrl_0_44/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_45/design_1_axi_dma_0_45/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_45/design_1_axi_dma_0_45/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_43/design_1_axi_dma_1_43/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_43/design_1_axi_dma_1_43/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_44/design_1_blk_mem_gen_0_44/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_44/design_1_blk_mem_gen_0_44/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_45/design_1_CAMC_0_45/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_45/design_1_CAMC_0_45/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_45/design_1_axi_bram_ctrl_0_45/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with1/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_45/design_1_axi_bram_ctrl_0_45/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with1/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_46/design_1_axi_dma_0_46/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with1/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_46/design_1_axi_dma_0_46/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with1/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_44/design_1_axi_dma_1_44/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with1/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_44/design_1_axi_dma_1_44/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with1/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_45/design_1_blk_mem_gen_0_45/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with1/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_45/design_1_blk_mem_gen_0_45/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with1/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_46/design_1_CAMC_0_46/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_46/design_1_CAMC_0_46/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_46/design_1_axi_bram_ctrl_0_46/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with2/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_46/design_1_axi_bram_ctrl_0_46/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with2/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_47/design_1_axi_dma_0_47/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with2/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_47/design_1_axi_dma_0_47/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with2/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_45/design_1_axi_dma_1_45/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with2/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_45/design_1_axi_dma_1_45/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with2/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_46/design_1_blk_mem_gen_0_46/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with2/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_46/design_1_blk_mem_gen_0_46/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with2/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_47/design_1_CAMC_0_47/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_47/design_1_CAMC_0_47/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_47/design_1_axi_bram_ctrl_0_47/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with3/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_47/design_1_axi_bram_ctrl_0_47/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with3/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_48/design_1_axi_dma_0_48/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with3/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_48/design_1_axi_dma_0_48/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with3/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_46/design_1_axi_dma_1_46/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with3/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_46/design_1_axi_dma_1_46/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with3/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_47/design_1_blk_mem_gen_0_47/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with3/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_47/design_1_blk_mem_gen_0_47/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/CAMC_with3/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_11/design_1_xbar_11/design_1_xbar_11_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_11/design_1_xbar_11/design_1_xbar_11_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_48/design_1_auto_us_48/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_48/design_1_auto_us_48/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_49/design_1_auto_us_49/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_49/design_1_auto_us_49/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_50/design_1_auto_us_50/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_50/design_1_auto_us_50/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_51/design_1_auto_us_51/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_51/design_1_auto_us_51/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_52/design_1_auto_us_52/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_52/design_1_auto_us_52/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_53/design_1_auto_us_53/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_53/design_1_auto_us_53/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_54/design_1_auto_us_54/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_54/design_1_auto_us_54/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_55/design_1_auto_us_55/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_55/design_1_auto_us_55/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_56/design_1_auto_us_56/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_56/design_1_auto_us_56/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_57/design_1_auto_us_57/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_57/design_1_auto_us_57/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_58/design_1_auto_us_58/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_58/design_1_auto_us_58/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_59/design_1_auto_us_59/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_59/design_1_auto_us_59/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_60/design_1_auto_us_60/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_60/design_1_auto_us_60/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_61/design_1_auto_us_61/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_61/design_1_auto_us_61/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_62/design_1_auto_us_62/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_62/design_1_auto_us_62/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_63/design_1_auto_us_63/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_63/design_1_auto_us_63/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec3/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_5/design_1_smartconnect_0_5/design_1_smartconnect_0_5_in_context.xdc] for cell 'design_1_i/hp_sec4/smartconnect_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_5/design_1_smartconnect_0_5/design_1_smartconnect_0_5_in_context.xdc] for cell 'design_1_i/hp_sec4/smartconnect_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_48/design_1_CAMC_0_48/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_48/design_1_CAMC_0_48/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_48/design_1_axi_bram_ctrl_0_48/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_48/design_1_axi_bram_ctrl_0_48/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_49/design_1_axi_dma_0_49/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_49/design_1_axi_dma_0_49/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_47/design_1_axi_dma_1_47/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_47/design_1_axi_dma_1_47/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_48/design_1_blk_mem_gen_0_48/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_48/design_1_blk_mem_gen_0_48/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_49/design_1_CAMC_0_49/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with1/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_49/design_1_CAMC_0_49/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with1/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_49/design_1_axi_bram_ctrl_0_49/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with1/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_49/design_1_axi_bram_ctrl_0_49/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with1/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_50/design_1_axi_dma_0_50/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_50/design_1_axi_dma_0_50/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_48/design_1_axi_dma_1_48/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_48/design_1_axi_dma_1_48/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_49/design_1_blk_mem_gen_0_49/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with1/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_49/design_1_blk_mem_gen_0_49/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with1/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_50/design_1_CAMC_0_50/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with2/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_50/design_1_CAMC_0_50/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with2/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_50/design_1_axi_bram_ctrl_0_50/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with2/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_50/design_1_axi_bram_ctrl_0_50/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with2/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_51/design_1_axi_dma_0_51/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with2/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_51/design_1_axi_dma_0_51/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with2/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_49/design_1_axi_dma_1_49/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with2/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_49/design_1_axi_dma_1_49/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with2/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_50/design_1_blk_mem_gen_0_50/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with2/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_50/design_1_blk_mem_gen_0_50/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with2/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_51/design_1_CAMC_0_51/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with3/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_51/design_1_CAMC_0_51/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with3/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_51/design_1_axi_bram_ctrl_0_51/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with3/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_51/design_1_axi_bram_ctrl_0_51/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with3/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_52/design_1_axi_dma_0_52/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with3/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_52/design_1_axi_dma_0_52/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with3/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_50/design_1_axi_dma_1_50/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with3/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_50/design_1_axi_dma_1_50/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with3/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_51/design_1_blk_mem_gen_0_51/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with3/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_51/design_1_blk_mem_gen_0_51/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/CAMC_with3/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_12/design_1_xbar_12/design_1_xbar_11_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_12/design_1_xbar_12/design_1_xbar_11_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_64/design_1_auto_us_64/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_64/design_1_auto_us_64/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_65/design_1_auto_us_65/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_65/design_1_auto_us_65/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_66/design_1_auto_us_66/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_66/design_1_auto_us_66/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_67/design_1_auto_us_67/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_67/design_1_auto_us_67/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_68/design_1_auto_us_68/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_68/design_1_auto_us_68/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_69/design_1_auto_us_69/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_69/design_1_auto_us_69/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_70/design_1_auto_us_70/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_70/design_1_auto_us_70/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_71/design_1_auto_us_71/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_71/design_1_auto_us_71/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_72/design_1_auto_us_72/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_72/design_1_auto_us_72/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_73/design_1_auto_us_73/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_73/design_1_auto_us_73/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_74/design_1_auto_us_74/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_74/design_1_auto_us_74/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_75/design_1_auto_us_75/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_75/design_1_auto_us_75/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_76/design_1_auto_us_76/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_76/design_1_auto_us_76/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_77/design_1_auto_us_77/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_77/design_1_auto_us_77/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_78/design_1_auto_us_78/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_78/design_1_auto_us_78/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_79/design_1_auto_us_79/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_79/design_1_auto_us_79/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec4/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_7/design_1_smartconnect_0_7/design_1_smartconnect_0_7_in_context.xdc] for cell 'design_1_i/smartconnect_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_7/design_1_smartconnect_0_7/design_1_smartconnect_0_7_in_context.xdc] for cell 'design_1_i/smartconnect_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_8/design_1_smartconnect_0_8/design_1_smartconnect_0_8_in_context.xdc] for cell 'design_1_i/hp_sec6/smartconnect_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_8/design_1_smartconnect_0_8/design_1_smartconnect_0_8_in_context.xdc] for cell 'design_1_i/hp_sec6/smartconnect_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_56/design_1_CAMC_0_56/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_56/design_1_CAMC_0_56/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_56/design_1_axi_bram_ctrl_0_56/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_56/design_1_axi_bram_ctrl_0_56/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_57/design_1_axi_dma_0_57/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_57/design_1_axi_dma_0_57/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_55/design_1_axi_dma_1_55/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_55/design_1_axi_dma_1_55/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_56/design_1_blk_mem_gen_0_56/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_56/design_1_blk_mem_gen_0_56/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_57/design_1_CAMC_0_57/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with1/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_57/design_1_CAMC_0_57/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with1/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_57/design_1_axi_bram_ctrl_0_57/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with1/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_57/design_1_axi_bram_ctrl_0_57/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with1/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_58/design_1_axi_dma_0_58/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with1/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_58/design_1_axi_dma_0_58/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with1/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_56/design_1_axi_dma_1_56/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with1/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_56/design_1_axi_dma_1_56/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with1/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_57/design_1_blk_mem_gen_0_57/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with1/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_57/design_1_blk_mem_gen_0_57/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with1/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_58/design_1_CAMC_0_58/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with2/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_58/design_1_CAMC_0_58/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with2/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_58/design_1_axi_bram_ctrl_0_58/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with2/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_58/design_1_axi_bram_ctrl_0_58/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with2/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_59/design_1_axi_dma_0_59/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with2/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_59/design_1_axi_dma_0_59/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with2/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_57/design_1_axi_dma_1_57/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with2/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_57/design_1_axi_dma_1_57/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with2/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_58/design_1_blk_mem_gen_0_58/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with2/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_58/design_1_blk_mem_gen_0_58/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with2/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_59/design_1_CAMC_0_59/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with3/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_59/design_1_CAMC_0_59/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with3/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_59/design_1_axi_bram_ctrl_0_59/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with3/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_59/design_1_axi_bram_ctrl_0_59/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with3/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_60/design_1_axi_dma_0_60/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with3/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_60/design_1_axi_dma_0_60/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with3/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_58/design_1_axi_dma_1_58/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with3/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_58/design_1_axi_dma_1_58/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with3/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_59/design_1_blk_mem_gen_0_59/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with3/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_59/design_1_blk_mem_gen_0_59/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/CAMC_with3/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_14/design_1_xbar_14/design_1_xbar_11_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_14/design_1_xbar_14/design_1_xbar_11_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_80/design_1_auto_us_80/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_80/design_1_auto_us_80/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_81/design_1_auto_us_81/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_81/design_1_auto_us_81/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_82/design_1_auto_us_82/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_82/design_1_auto_us_82/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_83/design_1_auto_us_83/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_83/design_1_auto_us_83/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_84/design_1_auto_us_84/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_84/design_1_auto_us_84/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_85/design_1_auto_us_85/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_85/design_1_auto_us_85/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_86/design_1_auto_us_86/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_86/design_1_auto_us_86/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_87/design_1_auto_us_87/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_87/design_1_auto_us_87/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_88/design_1_auto_us_88/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_88/design_1_auto_us_88/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_89/design_1_auto_us_89/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_89/design_1_auto_us_89/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_90/design_1_auto_us_90/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_90/design_1_auto_us_90/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_91/design_1_auto_us_91/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_91/design_1_auto_us_91/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_92/design_1_auto_us_92/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_92/design_1_auto_us_92/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_93/design_1_auto_us_93/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_93/design_1_auto_us_93/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_94/design_1_auto_us_94/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_94/design_1_auto_us_94/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_95/design_1_auto_us_95/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_95/design_1_auto_us_95/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec6/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_9/design_1_smartconnect_0_9/design_1_smartconnect_0_9_in_context.xdc] for cell 'design_1_i/hp_sec7/smartconnect_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_9/design_1_smartconnect_0_9/design_1_smartconnect_0_9_in_context.xdc] for cell 'design_1_i/hp_sec7/smartconnect_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_60/design_1_CAMC_0_60/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_60/design_1_CAMC_0_60/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_60/design_1_axi_bram_ctrl_0_60/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_60/design_1_axi_bram_ctrl_0_60/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_61/design_1_axi_dma_0_61/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_61/design_1_axi_dma_0_61/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_59/design_1_axi_dma_1_59/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_59/design_1_axi_dma_1_59/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_60/design_1_blk_mem_gen_0_60/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_60/design_1_blk_mem_gen_0_60/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_61/design_1_CAMC_0_61/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with1/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_61/design_1_CAMC_0_61/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with1/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_61/design_1_axi_bram_ctrl_0_61/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with1/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_61/design_1_axi_bram_ctrl_0_61/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with1/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_62/design_1_axi_dma_0_62/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with1/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_62/design_1_axi_dma_0_62/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with1/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_60/design_1_axi_dma_1_60/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with1/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_60/design_1_axi_dma_1_60/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with1/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_61/design_1_blk_mem_gen_0_61/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with1/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_61/design_1_blk_mem_gen_0_61/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with1/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_62/design_1_CAMC_0_62/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with2/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_62/design_1_CAMC_0_62/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with2/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_62/design_1_axi_bram_ctrl_0_62/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with2/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_62/design_1_axi_bram_ctrl_0_62/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with2/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_63/design_1_axi_dma_0_63/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with2/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_63/design_1_axi_dma_0_63/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with2/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_61/design_1_axi_dma_1_61/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with2/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_61/design_1_axi_dma_1_61/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with2/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_62/design_1_blk_mem_gen_0_62/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with2/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_62/design_1_blk_mem_gen_0_62/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with2/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_63/design_1_CAMC_0_63/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with3/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_63/design_1_CAMC_0_63/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with3/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_63/design_1_axi_bram_ctrl_0_63/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with3/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_63/design_1_axi_bram_ctrl_0_63/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with3/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_64/design_1_axi_dma_0_64/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_64/design_1_axi_dma_0_64/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_62/design_1_axi_dma_1_62/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_62/design_1_axi_dma_1_62/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_63/design_1_blk_mem_gen_0_63/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with3/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_63/design_1_blk_mem_gen_0_63/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/CAMC_with3/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_15/design_1_xbar_15/design_1_xbar_11_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_15/design_1_xbar_15/design_1_xbar_11_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_96/design_1_auto_us_96/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_96/design_1_auto_us_96/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_97/design_1_auto_us_97/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_97/design_1_auto_us_97/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_98/design_1_auto_us_98/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_98/design_1_auto_us_98/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_99/design_1_auto_us_99/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_99/design_1_auto_us_99/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_100/design_1_auto_us_100/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_100/design_1_auto_us_100/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_101/design_1_auto_us_101/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_101/design_1_auto_us_101/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_102/design_1_auto_us_102/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_102/design_1_auto_us_102/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_103/design_1_auto_us_103/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_103/design_1_auto_us_103/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_104/design_1_auto_us_104/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_104/design_1_auto_us_104/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_105/design_1_auto_us_105/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_105/design_1_auto_us_105/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_106/design_1_auto_us_106/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_106/design_1_auto_us_106/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_107/design_1_auto_us_107/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_107/design_1_auto_us_107/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_108/design_1_auto_us_108/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_108/design_1_auto_us_108/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_109/design_1_auto_us_109/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_109/design_1_auto_us_109/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_110/design_1_auto_us_110/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_110/design_1_auto_us_110/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_111/design_1_auto_us_111/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_111/design_1_auto_us_111/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec7/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_10/design_1_smartconnect_0_10/design_1_smartconnect_0_10_in_context.xdc] for cell 'design_1_i/hp_sec8/smartconnect_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_10/design_1_smartconnect_0_10/design_1_smartconnect_0_10_in_context.xdc] for cell 'design_1_i/hp_sec8/smartconnect_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_64/design_1_CAMC_0_64/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_64/design_1_CAMC_0_64/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_64/design_1_axi_bram_ctrl_0_64/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_64/design_1_axi_bram_ctrl_0_64/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_65/design_1_axi_dma_0_65/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_65/design_1_axi_dma_0_65/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_63/design_1_axi_dma_1_63/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_63/design_1_axi_dma_1_63/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_64/design_1_blk_mem_gen_0_64/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_64/design_1_blk_mem_gen_0_64/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_65/design_1_CAMC_0_65/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_65/design_1_CAMC_0_65/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_65/design_1_axi_bram_ctrl_0_65/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with1/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_65/design_1_axi_bram_ctrl_0_65/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with1/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_66/design_1_axi_dma_0_66/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with1/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_66/design_1_axi_dma_0_66/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with1/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_64/design_1_axi_dma_1_64/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with1/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_64/design_1_axi_dma_1_64/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with1/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_65/design_1_blk_mem_gen_0_65/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with1/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_65/design_1_blk_mem_gen_0_65/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with1/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_66/design_1_CAMC_0_66/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_66/design_1_CAMC_0_66/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_66/design_1_axi_bram_ctrl_0_66/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with2/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_66/design_1_axi_bram_ctrl_0_66/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with2/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_67/design_1_axi_dma_0_67/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_67/design_1_axi_dma_0_67/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_65/design_1_axi_dma_1_65/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_65/design_1_axi_dma_1_65/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_66/design_1_blk_mem_gen_0_66/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with2/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_66/design_1_blk_mem_gen_0_66/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with2/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_67/design_1_CAMC_0_67/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with3/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_67/design_1_CAMC_0_67/design_1_CAMC_0_44_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with3/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_67/design_1_axi_bram_ctrl_0_67/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with3/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_67/design_1_axi_bram_ctrl_0_67/design_1_axi_bram_ctrl_0_47_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with3/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_68/design_1_axi_dma_0_68/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with3/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_68/design_1_axi_dma_0_68/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with3/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_66/design_1_axi_dma_1_66/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with3/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_66/design_1_axi_dma_1_66/design_1_axi_dma_0_46_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with3/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_67/design_1_blk_mem_gen_0_67/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with3/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_67/design_1_blk_mem_gen_0_67/design_1_blk_mem_gen_0_45_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/CAMC_with3/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_16/design_1_xbar_16/design_1_xbar_11_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_xbar_16/design_1_xbar_16/design_1_xbar_11_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_112/design_1_auto_us_112/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_112/design_1_auto_us_112/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_113/design_1_auto_us_113/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_113/design_1_auto_us_113/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_114/design_1_auto_us_114/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_114/design_1_auto_us_114/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_115/design_1_auto_us_115/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_115/design_1_auto_us_115/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_116/design_1_auto_us_116/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_116/design_1_auto_us_116/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_117/design_1_auto_us_117/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_117/design_1_auto_us_117/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_118/design_1_auto_us_118/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_118/design_1_auto_us_118/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_119/design_1_auto_us_119/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_119/design_1_auto_us_119/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_120/design_1_auto_us_120/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_120/design_1_auto_us_120/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s08_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_121/design_1_auto_us_121/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_121/design_1_auto_us_121/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s09_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_122/design_1_auto_us_122/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_122/design_1_auto_us_122/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s10_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_123/design_1_auto_us_123/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_123/design_1_auto_us_123/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s11_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_124/design_1_auto_us_124/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_124/design_1_auto_us_124/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s12_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_125/design_1_auto_us_125/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_125/design_1_auto_us_125/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s13_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_126/design_1_auto_us_126/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_126/design_1_auto_us_126/design_1_auto_us_56_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s14_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_127/design_1_auto_us_127/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_auto_us_127/design_1_auto_us_127/design_1_auto_us_57_in_context.xdc] for cell 'design_1_i/hp_sec8/One_port8/axi_interconnect_0/s15_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_11/design_1_smartconnect_0_11/design_1_smartconnect_0_11_in_context.xdc] for cell 'design_1_i/smartconnect_2'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_11/design_1_smartconnect_0_11/design_1_smartconnect_0_11_in_context.xdc] for cell 'design_1_i/smartconnect_2'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_1/design_1_rst_ps8_0_96M_1/design_1_rst_ps8_0_96M_1_in_context.xdc] for cell 'design_1_i/rst_ps8_0_96M'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_1/design_1_rst_ps8_0_96M_1/design_1_rst_ps8_0_96M_1_in_context.xdc] for cell 'design_1_i/rst_ps8_0_96M'
Parsing XDC File [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3110.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 3110.977 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec/One_port8/CAMC_with/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec/One_port8/CAMC_with1/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec/One_port8/CAMC_with2/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec/One_port8/CAMC_with3/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec1/One_port8/CAMC_with/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec1/One_port8/CAMC_with1/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec1/One_port8/CAMC_with2/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec1/One_port8/CAMC_with3/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec2/One_port8/CAMC_with/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec2/One_port8/CAMC_with1/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec2/One_port8/CAMC_with2/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec2/One_port8/CAMC_with3/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec3/One_port8/CAMC_with/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec3/One_port8/CAMC_with1/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec3/One_port8/CAMC_with2/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec3/One_port8/CAMC_with3/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec4/One_port8/CAMC_with/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec4/One_port8/CAMC_with1/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec4/One_port8/CAMC_with2/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec4/One_port8/CAMC_with3/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec6/One_port8/CAMC_with/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec6/One_port8/CAMC_with1/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec6/One_port8/CAMC_with2/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec6/One_port8/CAMC_with3/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec7/One_port8/CAMC_with/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec7/One_port8/CAMC_with1/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec7/One_port8/CAMC_with2/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec7/One_port8/CAMC_with3/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec8/One_port8/CAMC_with/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec8/One_port8/CAMC_with1/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec8/One_port8/CAMC_with2/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hp_sec8/One_port8/CAMC_with3/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 3110.977 ; gain = 774.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 3110.977 ; gain = 774.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with1/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with1/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with1/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with1/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with1/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with2/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with2/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with2/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with2/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with2/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with3/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with3/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with3/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with3/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/CAMC_with3/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s08_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s09_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s10_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s11_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s12_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s13_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s14_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0/s15_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec/One_port8/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with1/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with1/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with1/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with1/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with1/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with2/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with2/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with2/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with2/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with2/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with3/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with3/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with3/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with3/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/CAMC_with3/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s08_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s09_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s10_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s11_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s12_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s13_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s14_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0/s15_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec1/One_port8/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with1/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with1/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with1/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with1/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with2/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with2/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with2/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with2/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with2/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with3/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with3/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with3/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/CAMC_with3/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s08_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s09_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s10_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s11_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s12_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s13_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s14_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0/s15_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec2/One_port8/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with1/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with1/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with1/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with1/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with1/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with2/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with2/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with2/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with2/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with2/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with3/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with3/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with3/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with3/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/CAMC_with3/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s08_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s09_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s10_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s11_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s12_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s13_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s14_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0/s15_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec3/One_port8/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with1/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with1/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with1/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with1/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with2/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with2/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with2/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with2/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with2/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with3/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with3/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with3/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with3/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/CAMC_with3/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s08_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s09_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s10_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s11_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s12_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s13_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s14_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0/s15_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec4/One_port8/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with1/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with1/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with1/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with1/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with1/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with2/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with2/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with2/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with2/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with2/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with3/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with3/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with3/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with3/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/CAMC_with3/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s08_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s09_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s10_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s11_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s12_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s13_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s14_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0/s15_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec6/One_port8/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with1/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with1/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with1/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with1/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with1/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with2/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with2/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with2/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with2/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with2/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with3/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with3/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with3/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/CAMC_with3/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s08_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s09_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s10_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s11_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s12_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s13_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s14_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0/s15_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec7/One_port8/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with1/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with1/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with1/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with1/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with1/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with2/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with2/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with2/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with2/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with3/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with3/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with3/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with3/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/CAMC_with3/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s08_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s09_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s10_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s11_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s12_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s13_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s14_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0/s15_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hp_sec8/One_port8/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_96M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 3110.977 ; gain = 774.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 3110.977 ; gain = 774.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 3110.977 ; gain = 774.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 3317.367 ; gain = 981.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 3317.785 ; gain = 981.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 3366.430 ; gain = 1030.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 3366.430 ; gain = 1030.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 3366.430 ; gain = 1030.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 3366.430 ; gain = 1030.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 3366.430 ; gain = 1030.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 3366.430 ; gain = 1030.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 3366.430 ; gain = 1030.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_rst_ps8_0_96M_1     |         1|
|2     |design_1_smartconnect_0_3    |         1|
|3     |design_1_smartconnect_0_7    |         1|
|4     |design_1_smartconnect_0_11   |         1|
|5     |design_1_zynq_ultra_ps_e_0_0 |         1|
|6     |design_1_smartconnect_0_0    |         1|
|7     |design_1_xbar_8              |         1|
|8     |design_1_auto_us_0           |         1|
|9     |design_1_auto_us_1           |         1|
|10    |design_1_auto_us_2           |         1|
|11    |design_1_auto_us_3           |         1|
|12    |design_1_auto_us_4           |         1|
|13    |design_1_auto_us_5           |         1|
|14    |design_1_auto_us_6           |         1|
|15    |design_1_auto_us_7           |         1|
|16    |design_1_auto_us_8           |         1|
|17    |design_1_auto_us_9           |         1|
|18    |design_1_auto_us_10          |         1|
|19    |design_1_auto_us_11          |         1|
|20    |design_1_auto_us_12          |         1|
|21    |design_1_auto_us_13          |         1|
|22    |design_1_auto_us_14          |         1|
|23    |design_1_auto_us_15          |         1|
|24    |design_1_CAMC_0_32           |         1|
|25    |design_1_axi_bram_ctrl_0_32  |         1|
|26    |design_1_axi_dma_0_33        |         1|
|27    |design_1_axi_dma_1_31        |         1|
|28    |design_1_blk_mem_gen_0_32    |         1|
|29    |design_1_CAMC_0_33           |         1|
|30    |design_1_axi_bram_ctrl_0_33  |         1|
|31    |design_1_axi_dma_0_34        |         1|
|32    |design_1_axi_dma_1_32        |         1|
|33    |design_1_blk_mem_gen_0_33    |         1|
|34    |design_1_CAMC_0_34           |         1|
|35    |design_1_axi_bram_ctrl_0_34  |         1|
|36    |design_1_axi_dma_0_35        |         1|
|37    |design_1_axi_dma_1_33        |         1|
|38    |design_1_blk_mem_gen_0_34    |         1|
|39    |design_1_CAMC_0_35           |         1|
|40    |design_1_axi_bram_ctrl_0_35  |         1|
|41    |design_1_axi_dma_0_36        |         1|
|42    |design_1_axi_dma_1_34        |         1|
|43    |design_1_blk_mem_gen_0_35    |         1|
|44    |design_1_smartconnect_0_1    |         1|
|45    |design_1_xbar_9              |         1|
|46    |design_1_auto_us_16          |         1|
|47    |design_1_auto_us_17          |         1|
|48    |design_1_auto_us_18          |         1|
|49    |design_1_auto_us_19          |         1|
|50    |design_1_auto_us_20          |         1|
|51    |design_1_auto_us_21          |         1|
|52    |design_1_auto_us_22          |         1|
|53    |design_1_auto_us_23          |         1|
|54    |design_1_auto_us_24          |         1|
|55    |design_1_auto_us_25          |         1|
|56    |design_1_auto_us_26          |         1|
|57    |design_1_auto_us_27          |         1|
|58    |design_1_auto_us_28          |         1|
|59    |design_1_auto_us_29          |         1|
|60    |design_1_auto_us_30          |         1|
|61    |design_1_auto_us_31          |         1|
|62    |design_1_CAMC_0_36           |         1|
|63    |design_1_axi_bram_ctrl_0_36  |         1|
|64    |design_1_axi_dma_0_37        |         1|
|65    |design_1_axi_dma_1_35        |         1|
|66    |design_1_blk_mem_gen_0_36    |         1|
|67    |design_1_CAMC_0_37           |         1|
|68    |design_1_axi_bram_ctrl_0_37  |         1|
|69    |design_1_axi_dma_0_38        |         1|
|70    |design_1_axi_dma_1_36        |         1|
|71    |design_1_blk_mem_gen_0_37    |         1|
|72    |design_1_CAMC_0_38           |         1|
|73    |design_1_axi_bram_ctrl_0_38  |         1|
|74    |design_1_axi_dma_0_39        |         1|
|75    |design_1_axi_dma_1_37        |         1|
|76    |design_1_blk_mem_gen_0_38    |         1|
|77    |design_1_CAMC_0_39           |         1|
|78    |design_1_axi_bram_ctrl_0_39  |         1|
|79    |design_1_axi_dma_0_40        |         1|
|80    |design_1_axi_dma_1_38        |         1|
|81    |design_1_blk_mem_gen_0_39    |         1|
|82    |design_1_smartconnect_0_2    |         1|
|83    |design_1_xbar_10             |         1|
|84    |design_1_auto_us_32          |         1|
|85    |design_1_auto_us_33          |         1|
|86    |design_1_auto_us_34          |         1|
|87    |design_1_auto_us_35          |         1|
|88    |design_1_auto_us_36          |         1|
|89    |design_1_auto_us_37          |         1|
|90    |design_1_auto_us_38          |         1|
|91    |design_1_auto_us_39          |         1|
|92    |design_1_auto_us_40          |         1|
|93    |design_1_auto_us_41          |         1|
|94    |design_1_auto_us_42          |         1|
|95    |design_1_auto_us_43          |         1|
|96    |design_1_auto_us_44          |         1|
|97    |design_1_auto_us_45          |         1|
|98    |design_1_auto_us_46          |         1|
|99    |design_1_auto_us_47          |         1|
|100   |design_1_CAMC_0_40           |         1|
|101   |design_1_axi_bram_ctrl_0_40  |         1|
|102   |design_1_axi_dma_0_41        |         1|
|103   |design_1_axi_dma_1_39        |         1|
|104   |design_1_blk_mem_gen_0_40    |         1|
|105   |design_1_CAMC_0_41           |         1|
|106   |design_1_axi_bram_ctrl_0_41  |         1|
|107   |design_1_axi_dma_0_42        |         1|
|108   |design_1_axi_dma_1_40        |         1|
|109   |design_1_blk_mem_gen_0_41    |         1|
|110   |design_1_CAMC_0_42           |         1|
|111   |design_1_axi_bram_ctrl_0_42  |         1|
|112   |design_1_axi_dma_0_43        |         1|
|113   |design_1_axi_dma_1_41        |         1|
|114   |design_1_blk_mem_gen_0_42    |         1|
|115   |design_1_CAMC_0_43           |         1|
|116   |design_1_axi_bram_ctrl_0_43  |         1|
|117   |design_1_axi_dma_0_44        |         1|
|118   |design_1_axi_dma_1_42        |         1|
|119   |design_1_blk_mem_gen_0_43    |         1|
|120   |design_1_smartconnect_0_4    |         1|
|121   |design_1_xbar_11             |         1|
|122   |design_1_auto_us_48          |         1|
|123   |design_1_auto_us_49          |         1|
|124   |design_1_auto_us_50          |         1|
|125   |design_1_auto_us_51          |         1|
|126   |design_1_auto_us_52          |         1|
|127   |design_1_auto_us_53          |         1|
|128   |design_1_auto_us_54          |         1|
|129   |design_1_auto_us_55          |         1|
|130   |design_1_auto_us_56          |         1|
|131   |design_1_auto_us_57          |         1|
|132   |design_1_auto_us_58          |         1|
|133   |design_1_auto_us_59          |         1|
|134   |design_1_auto_us_60          |         1|
|135   |design_1_auto_us_61          |         1|
|136   |design_1_auto_us_62          |         1|
|137   |design_1_auto_us_63          |         1|
|138   |design_1_CAMC_0_44           |         1|
|139   |design_1_axi_bram_ctrl_0_44  |         1|
|140   |design_1_axi_dma_0_45        |         1|
|141   |design_1_axi_dma_1_43        |         1|
|142   |design_1_blk_mem_gen_0_44    |         1|
|143   |design_1_CAMC_0_45           |         1|
|144   |design_1_axi_bram_ctrl_0_45  |         1|
|145   |design_1_axi_dma_0_46        |         1|
|146   |design_1_axi_dma_1_44        |         1|
|147   |design_1_blk_mem_gen_0_45    |         1|
|148   |design_1_CAMC_0_46           |         1|
|149   |design_1_axi_bram_ctrl_0_46  |         1|
|150   |design_1_axi_dma_0_47        |         1|
|151   |design_1_axi_dma_1_45        |         1|
|152   |design_1_blk_mem_gen_0_46    |         1|
|153   |design_1_CAMC_0_47           |         1|
|154   |design_1_axi_bram_ctrl_0_47  |         1|
|155   |design_1_axi_dma_0_48        |         1|
|156   |design_1_axi_dma_1_46        |         1|
|157   |design_1_blk_mem_gen_0_47    |         1|
|158   |design_1_smartconnect_0_5    |         1|
|159   |design_1_xbar_12             |         1|
|160   |design_1_auto_us_64          |         1|
|161   |design_1_auto_us_65          |         1|
|162   |design_1_auto_us_66          |         1|
|163   |design_1_auto_us_67          |         1|
|164   |design_1_auto_us_68          |         1|
|165   |design_1_auto_us_69          |         1|
|166   |design_1_auto_us_70          |         1|
|167   |design_1_auto_us_71          |         1|
|168   |design_1_auto_us_72          |         1|
|169   |design_1_auto_us_73          |         1|
|170   |design_1_auto_us_74          |         1|
|171   |design_1_auto_us_75          |         1|
|172   |design_1_auto_us_76          |         1|
|173   |design_1_auto_us_77          |         1|
|174   |design_1_auto_us_78          |         1|
|175   |design_1_auto_us_79          |         1|
|176   |design_1_CAMC_0_48           |         1|
|177   |design_1_axi_bram_ctrl_0_48  |         1|
|178   |design_1_axi_dma_0_49        |         1|
|179   |design_1_axi_dma_1_47        |         1|
|180   |design_1_blk_mem_gen_0_48    |         1|
|181   |design_1_CAMC_0_49           |         1|
|182   |design_1_axi_bram_ctrl_0_49  |         1|
|183   |design_1_axi_dma_0_50        |         1|
|184   |design_1_axi_dma_1_48        |         1|
|185   |design_1_blk_mem_gen_0_49    |         1|
|186   |design_1_CAMC_0_50           |         1|
|187   |design_1_axi_bram_ctrl_0_50  |         1|
|188   |design_1_axi_dma_0_51        |         1|
|189   |design_1_axi_dma_1_49        |         1|
|190   |design_1_blk_mem_gen_0_50    |         1|
|191   |design_1_CAMC_0_51           |         1|
|192   |design_1_axi_bram_ctrl_0_51  |         1|
|193   |design_1_axi_dma_0_52        |         1|
|194   |design_1_axi_dma_1_50        |         1|
|195   |design_1_blk_mem_gen_0_51    |         1|
|196   |design_1_smartconnect_0_8    |         1|
|197   |design_1_xbar_14             |         1|
|198   |design_1_auto_us_80          |         1|
|199   |design_1_auto_us_81          |         1|
|200   |design_1_auto_us_82          |         1|
|201   |design_1_auto_us_83          |         1|
|202   |design_1_auto_us_84          |         1|
|203   |design_1_auto_us_85          |         1|
|204   |design_1_auto_us_86          |         1|
|205   |design_1_auto_us_87          |         1|
|206   |design_1_auto_us_88          |         1|
|207   |design_1_auto_us_89          |         1|
|208   |design_1_auto_us_90          |         1|
|209   |design_1_auto_us_91          |         1|
|210   |design_1_auto_us_92          |         1|
|211   |design_1_auto_us_93          |         1|
|212   |design_1_auto_us_94          |         1|
|213   |design_1_auto_us_95          |         1|
|214   |design_1_CAMC_0_56           |         1|
|215   |design_1_axi_bram_ctrl_0_56  |         1|
|216   |design_1_axi_dma_0_57        |         1|
|217   |design_1_axi_dma_1_55        |         1|
|218   |design_1_blk_mem_gen_0_56    |         1|
|219   |design_1_CAMC_0_57           |         1|
|220   |design_1_axi_bram_ctrl_0_57  |         1|
|221   |design_1_axi_dma_0_58        |         1|
|222   |design_1_axi_dma_1_56        |         1|
|223   |design_1_blk_mem_gen_0_57    |         1|
|224   |design_1_CAMC_0_58           |         1|
|225   |design_1_axi_bram_ctrl_0_58  |         1|
|226   |design_1_axi_dma_0_59        |         1|
|227   |design_1_axi_dma_1_57        |         1|
|228   |design_1_blk_mem_gen_0_58    |         1|
|229   |design_1_CAMC_0_59           |         1|
|230   |design_1_axi_bram_ctrl_0_59  |         1|
|231   |design_1_axi_dma_0_60        |         1|
|232   |design_1_axi_dma_1_58        |         1|
|233   |design_1_blk_mem_gen_0_59    |         1|
|234   |design_1_smartconnect_0_9    |         1|
|235   |design_1_xbar_15             |         1|
|236   |design_1_auto_us_96          |         1|
|237   |design_1_auto_us_97          |         1|
|238   |design_1_auto_us_98          |         1|
|239   |design_1_auto_us_99          |         1|
|240   |design_1_auto_us_100         |         1|
|241   |design_1_auto_us_101         |         1|
|242   |design_1_auto_us_102         |         1|
|243   |design_1_auto_us_103         |         1|
|244   |design_1_auto_us_104         |         1|
|245   |design_1_auto_us_105         |         1|
|246   |design_1_auto_us_106         |         1|
|247   |design_1_auto_us_107         |         1|
|248   |design_1_auto_us_108         |         1|
|249   |design_1_auto_us_109         |         1|
|250   |design_1_auto_us_110         |         1|
|251   |design_1_auto_us_111         |         1|
|252   |design_1_CAMC_0_60           |         1|
|253   |design_1_axi_bram_ctrl_0_60  |         1|
|254   |design_1_axi_dma_0_61        |         1|
|255   |design_1_axi_dma_1_59        |         1|
|256   |design_1_blk_mem_gen_0_60    |         1|
|257   |design_1_CAMC_0_61           |         1|
|258   |design_1_axi_bram_ctrl_0_61  |         1|
|259   |design_1_axi_dma_0_62        |         1|
|260   |design_1_axi_dma_1_60        |         1|
|261   |design_1_blk_mem_gen_0_61    |         1|
|262   |design_1_CAMC_0_62           |         1|
|263   |design_1_axi_bram_ctrl_0_62  |         1|
|264   |design_1_axi_dma_0_63        |         1|
|265   |design_1_axi_dma_1_61        |         1|
|266   |design_1_blk_mem_gen_0_62    |         1|
|267   |design_1_CAMC_0_63           |         1|
|268   |design_1_axi_bram_ctrl_0_63  |         1|
|269   |design_1_axi_dma_0_64        |         1|
|270   |design_1_axi_dma_1_62        |         1|
|271   |design_1_blk_mem_gen_0_63    |         1|
|272   |design_1_smartconnect_0_10   |         1|
|273   |design_1_xbar_16             |         1|
|274   |design_1_auto_us_112         |         1|
|275   |design_1_auto_us_113         |         1|
|276   |design_1_auto_us_114         |         1|
|277   |design_1_auto_us_115         |         1|
|278   |design_1_auto_us_116         |         1|
|279   |design_1_auto_us_117         |         1|
|280   |design_1_auto_us_118         |         1|
|281   |design_1_auto_us_119         |         1|
|282   |design_1_auto_us_120         |         1|
|283   |design_1_auto_us_121         |         1|
|284   |design_1_auto_us_122         |         1|
|285   |design_1_auto_us_123         |         1|
|286   |design_1_auto_us_124         |         1|
|287   |design_1_auto_us_125         |         1|
|288   |design_1_auto_us_126         |         1|
|289   |design_1_auto_us_127         |         1|
|290   |design_1_CAMC_0_64           |         1|
|291   |design_1_axi_bram_ctrl_0_64  |         1|
|292   |design_1_axi_dma_0_65        |         1|
|293   |design_1_axi_dma_1_63        |         1|
|294   |design_1_blk_mem_gen_0_64    |         1|
|295   |design_1_CAMC_0_65           |         1|
|296   |design_1_axi_bram_ctrl_0_65  |         1|
|297   |design_1_axi_dma_0_66        |         1|
|298   |design_1_axi_dma_1_64        |         1|
|299   |design_1_blk_mem_gen_0_65    |         1|
|300   |design_1_CAMC_0_66           |         1|
|301   |design_1_axi_bram_ctrl_0_66  |         1|
|302   |design_1_axi_dma_0_67        |         1|
|303   |design_1_axi_dma_1_65        |         1|
|304   |design_1_blk_mem_gen_0_66    |         1|
|305   |design_1_CAMC_0_67           |         1|
|306   |design_1_axi_bram_ctrl_0_67  |         1|
|307   |design_1_axi_dma_0_68        |         1|
|308   |design_1_axi_dma_1_66        |         1|
|309   |design_1_blk_mem_gen_0_67    |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_CAMC_0            |    32|
|33    |design_1_auto_us           |   128|
|161   |design_1_axi_bram_ctrl_0   |    32|
|193   |design_1_axi_dma_0         |    32|
|225   |design_1_axi_dma_1         |    32|
|257   |design_1_blk_mem_gen_0     |    32|
|289   |design_1_rst_ps8_0_96M     |     1|
|290   |design_1_smartconnect_0    |    11|
|301   |design_1_xbar              |     8|
|309   |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 3366.430 ; gain = 1030.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 303 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 3366.430 ; gain = 979.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 3366.430 ; gain = 1030.203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.912 . Memory (MB): peak = 3366.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3366.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d28ca21d
INFO: [Common 17-83] Releasing license: Synthesis
221 Infos, 374 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:01 . Memory (MB): peak = 3366.430 ; gain = 2172.895
INFO: [Common 17-1381] The checkpoint 'C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_Full_128/CAMC_Full_128.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 16:21:03 2024...
