# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
# File: C:\Users\ecm0022\Desktop\ElijahsLabs\output_files\clock_implement.csv
# Generated on: Tue Feb 20 08:37:47 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
CLK,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
HH[6],Output,PIN_AA14,3,B3_N0,PIN_AA14,2.5 V,,,,,
HH[5],Output,PIN_AG18,4,B4_N2,PIN_AG18,2.5 V,,,,,
HH[4],Output,PIN_AF17,4,B4_N2,PIN_AF17,2.5 V,,,,,
HH[3],Output,PIN_AH17,4,B4_N2,PIN_AH17,2.5 V,,,,,
HH[2],Output,PIN_AG17,4,B4_N2,PIN_AG17,2.5 V,,,,,
HH[1],Output,PIN_AE17,4,B4_N2,PIN_AE17,2.5 V,,,,,
HH[0],Output,PIN_AD17,4,B4_N2,PIN_AD17,2.5 V,,,,,
MM[6],Output,PIN_AH18,4,B4_N2,PIN_AH18,2.5 V,,,,,
MM[5],Output,PIN_AF18,4,B4_N1,PIN_AF18,2.5 V,,,,,
MM[4],Output,PIN_AG19,4,B4_N2,PIN_AG19,2.5 V,,,,,
MM[3],Output,PIN_AH19,4,B4_N2,PIN_AH19,2.5 V,,,,,
MM[2],Output,PIN_AB18,4,B4_N0,PIN_AB18,2.5 V,,,,,
MM[1],Output,PIN_AC18,4,B4_N1,PIN_AC18,2.5 V,,,,,
MM[0],Output,PIN_AD18,4,B4_N1,PIN_AD18,2.5 V,,,,,
SS[6],Output,PIN_Y19,4,B4_N0,PIN_Y19,2.5 V,,,,,
SS[5],Output,PIN_AF23,4,B4_N0,PIN_AF23,2.5 V,,,,,
SS[4],Output,PIN_AD24,4,B4_N0,PIN_AD24,2.5 V,,,,,
SS[3],Output,PIN_AA21,4,B4_N0,PIN_AA21,2.5 V,,,,,
SS[2],Output,PIN_AB20,4,B4_N0,PIN_AB20,2.5 V,,,,,
SS[1],Output,PIN_U21,5,B5_N0,PIN_U21,2.5 V,,,,,
SS[0],Output,PIN_V21,5,B5_N1,PIN_V21,2.5 V,,,,,
hh[6],Output,PIN_AC17,4,B4_N2,PIN_AC17,2.5 V,,,,,
hh[5],Output,PIN_AA15,4,B4_N2,PIN_AA15,2.5 V,,,,,
hh[4],Output,PIN_AB15,4,B4_N2,PIN_AB15,2.5 V,,,,,
hh[3],Output,PIN_AB17,4,B4_N1,PIN_AB17,2.5 V,,,,,
hh[2],Output,PIN_AA16,4,B4_N2,PIN_AA16,2.5 V,,,,,
hh[1],Output,PIN_AB16,4,B4_N2,PIN_AB16,2.5 V,,,,,
hh[0],Output,PIN_AA17,4,B4_N1,PIN_AA17,2.5 V,,,,,
mm[6],Output,PIN_AE18,4,B4_N2,PIN_AE18,2.5 V,,,,,
mm[5],Output,PIN_AF19,4,B4_N1,PIN_AF19,2.5 V,,,,,
mm[4],Output,PIN_AE19,4,B4_N1,PIN_AE19,2.5 V,,,,,
mm[3],Output,PIN_AH21,4,B4_N2,PIN_AH21,2.5 V,,,,,
mm[2],Output,PIN_AG21,4,B4_N2,PIN_AG21,2.5 V,,,,,
mm[1],Output,PIN_AA19,4,B4_N0,PIN_AA19,2.5 V,,,,,
mm[0],Output,PIN_AB19,4,B4_N0,PIN_AB19,2.5 V,,,,,
reset,Input,PIN_AC24,5,B5_N2,PIN_AC24,2.5 V,,,,,
set,Input,PIN_AB24,5,B5_N2,PIN_AB24,2.5 V,,,,,
ss[6],Output,PIN_W28,5,B5_N1,PIN_W28,2.5 V,,,,,
ss[5],Output,PIN_W27,5,B5_N1,PIN_W27,2.5 V,,,,,
ss[4],Output,PIN_Y26,5,B5_N1,PIN_Y26,2.5 V,,,,,
ss[3],Output,PIN_W26,5,B5_N1,PIN_W26,2.5 V,,,,,
ss[2],Output,PIN_Y25,5,B5_N1,PIN_Y25,2.5 V,,,,,
ss[1],Output,PIN_AA26,5,B5_N1,PIN_AA26,2.5 V,,,,,
ss[0],Output,PIN_AA25,5,B5_N1,PIN_AA25,2.5 V,,,,,
f,Unknown,PIN_Y23,5,B5_N2,,,,,,,
