# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../../../ECEN 722/Lab4/lab4_code/butterfly.v" \
"../../../../../../ECEN 722/Lab4/lab4_code/fft_freq.v" \
"../../../../../../ECEN 722/Lab4/lab4_code/multiply.v" \
"../../../../../../ECEN 722/Lab4/lab4_code/fft_freq_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
