{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1560513558917 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560513558942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560513559004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560513559005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560513559005 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560513559217 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560513559229 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560513559543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560513559543 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560513559543 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560513559543 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 4218 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560513559552 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 4220 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560513559552 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 4222 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560513559552 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 4224 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560513559552 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 4226 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560513559552 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560513559552 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560513559556 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560513559571 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "137 161 " "No exact pin location assignment(s) for 137 pins of 161 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_st_load_en " "Pin ecg_st_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_st_load_en } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_st_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_trdy " "Pin ecg_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_trdy } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_rrdy " "Pin ecg_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_rrdy } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_roe " "Pin ecg_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_roe } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_busy " "Pin ecg_busy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_busy } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_fir_ast_sink_error\[1\] " "Pin ecg_fir_ast_sink_error\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_fir_ast_sink_error[1] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_fir_ast_sink_error[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_st_load_en " "Pin rec_st_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_st_load_en } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_st_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_trdy " "Pin rec_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_trdy } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rrdy " "Pin rec_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rrdy } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_roe " "Pin rec_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_roe } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[0\] " "Pin rec_rx_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[0] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[1\] " "Pin rec_rx_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[1] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[2\] " "Pin rec_rx_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[2] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[3\] " "Pin rec_rx_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[3] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[4\] " "Pin rec_rx_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[4] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[5\] " "Pin rec_rx_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[5] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[6\] " "Pin rec_rx_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[6] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[7\] " "Pin rec_rx_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[7] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[8\] " "Pin rec_rx_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[8] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[9\] " "Pin rec_rx_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[9] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[10\] " "Pin rec_rx_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[10] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[11\] " "Pin rec_rx_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[11] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[12\] " "Pin rec_rx_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[12] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[13\] " "Pin rec_rx_data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[13] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[14\] " "Pin rec_rx_data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[14] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[15\] " "Pin rec_rx_data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[15] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[16\] " "Pin rec_rx_data\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[16] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[17\] " "Pin rec_rx_data\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[17] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[18\] " "Pin rec_rx_data\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[18] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[19\] " "Pin rec_rx_data\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[19] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[20\] " "Pin rec_rx_data\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[20] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[21\] " "Pin rec_rx_data\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[21] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[22\] " "Pin rec_rx_data\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[22] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[23\] " "Pin rec_rx_data\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[23] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_busy " "Pin rec_busy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_busy } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 31 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[0\] " "Pin i2s_l_led_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[0] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[1\] " "Pin i2s_l_led_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[1] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[2\] " "Pin i2s_l_led_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[2] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[3\] " "Pin i2s_l_led_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[3] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[4\] " "Pin i2s_l_led_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[4] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[5\] " "Pin i2s_l_led_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[5] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[6\] " "Pin i2s_l_led_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[6] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[7\] " "Pin i2s_l_led_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[7] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[8\] " "Pin i2s_l_led_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[8] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[9\] " "Pin i2s_l_led_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[9] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[10\] " "Pin i2s_l_led_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[10] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[11\] " "Pin i2s_l_led_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[11] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[12\] " "Pin i2s_l_led_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[12] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[13\] " "Pin i2s_l_led_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[13] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[14\] " "Pin i2s_l_led_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[14] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[15\] " "Pin i2s_l_led_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[15] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[16\] " "Pin i2s_l_led_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[16] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[17\] " "Pin i2s_l_led_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[17] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[18\] " "Pin i2s_l_led_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[18] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[19\] " "Pin i2s_l_led_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[19] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[20\] " "Pin i2s_l_led_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[20] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[21\] " "Pin i2s_l_led_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[21] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[22\] " "Pin i2s_l_led_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[22] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[23\] " "Pin i2s_l_led_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[23] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[24\] " "Pin i2s_l_led_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[24] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[25\] " "Pin i2s_l_led_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[25] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[26\] " "Pin i2s_l_led_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[26] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[27\] " "Pin i2s_l_led_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[27] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[28\] " "Pin i2s_l_led_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[28] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[29\] " "Pin i2s_l_led_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[29] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[30\] " "Pin i2s_l_led_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[30] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[31\] " "Pin i2s_l_led_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[31] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[0\] " "Pin i2s_r_led_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[0] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[1\] " "Pin i2s_r_led_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[1] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[2\] " "Pin i2s_r_led_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[2] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[3\] " "Pin i2s_r_led_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[3] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[4\] " "Pin i2s_r_led_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[4] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[5\] " "Pin i2s_r_led_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[5] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[6\] " "Pin i2s_r_led_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[6] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[7\] " "Pin i2s_r_led_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[7] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[8\] " "Pin i2s_r_led_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[8] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[9\] " "Pin i2s_r_led_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[9] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[10\] " "Pin i2s_r_led_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[10] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[11\] " "Pin i2s_r_led_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[11] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[12\] " "Pin i2s_r_led_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[12] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[13\] " "Pin i2s_r_led_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[13] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[14\] " "Pin i2s_r_led_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[14] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[15\] " "Pin i2s_r_led_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[15] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[16\] " "Pin i2s_r_led_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[16] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[17\] " "Pin i2s_r_led_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[17] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[18\] " "Pin i2s_r_led_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[18] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[19\] " "Pin i2s_r_led_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[19] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[20\] " "Pin i2s_r_led_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[20] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[21\] " "Pin i2s_r_led_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[21] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[22\] " "Pin i2s_r_led_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[22] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[23\] " "Pin i2s_r_led_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[23] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[24\] " "Pin i2s_r_led_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[24] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[25\] " "Pin i2s_r_led_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[25] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[26\] " "Pin i2s_r_led_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[26] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[27\] " "Pin i2s_r_led_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[27] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[28\] " "Pin i2s_r_led_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[28] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[29\] " "Pin i2s_r_led_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[29] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[30\] " "Pin i2s_r_led_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[30] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[31\] " "Pin i2s_r_led_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[31] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_fir_ast_sink_error\[1\] " "Pin i2s_l_fir_ast_sink_error\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_fir_ast_sink_error[1] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_fir_ast_sink_error[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_fir_ast_sink_error\[1\] " "Pin i2s_r_fir_ast_sink_error\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_fir_ast_sink_error[1] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 44 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_fir_ast_sink_error[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_req " "Pin rec_rx_req not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_req } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_en " "Pin ecg_tx_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_en } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_st_load_trdy " "Pin ecg_st_load_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_st_load_trdy } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_st_load_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_rx_req " "Pin ecg_rx_req not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_rx_req } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_rx_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_st_load_rrdy " "Pin ecg_st_load_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_st_load_rrdy } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_st_load_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_st_load_roe " "Pin ecg_st_load_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_st_load_roe } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_st_load_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_fir_ast_sink_error\[0\] " "Pin ecg_fir_ast_sink_error\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_fir_ast_sink_error[0] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_fir_ast_sink_error[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_st_load_trdy " "Pin rec_st_load_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_st_load_trdy } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_st_load_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_st_load_rrdy " "Pin rec_st_load_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_st_load_rrdy } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_st_load_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_st_load_roe " "Pin rec_st_load_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_st_load_roe } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_st_load_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_fir_ast_sink_error\[0\] " "Pin i2s_l_fir_ast_sink_error\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_fir_ast_sink_error[0] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_fir_ast_sink_error[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_fir_ast_sink_error\[0\] " "Pin i2s_r_fir_ast_sink_error\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_fir_ast_sink_error[0] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 44 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_fir_ast_sink_error[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[23\] " "Pin ecg_tx_load_data\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[23] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[22\] " "Pin ecg_tx_load_data\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[22] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[21\] " "Pin ecg_tx_load_data\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[21] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[20\] " "Pin ecg_tx_load_data\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[20] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[19\] " "Pin ecg_tx_load_data\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[19] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[18\] " "Pin ecg_tx_load_data\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[18] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[17\] " "Pin ecg_tx_load_data\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[17] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[16\] " "Pin ecg_tx_load_data\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[16] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[15\] " "Pin ecg_tx_load_data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[15] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[14\] " "Pin ecg_tx_load_data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[14] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[13\] " "Pin ecg_tx_load_data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[13] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[12\] " "Pin ecg_tx_load_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[12] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[11\] " "Pin ecg_tx_load_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[11] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[10\] " "Pin ecg_tx_load_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[10] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[9\] " "Pin ecg_tx_load_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[9] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[8\] " "Pin ecg_tx_load_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[8] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[7\] " "Pin ecg_tx_load_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[7] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[6\] " "Pin ecg_tx_load_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[6] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[5\] " "Pin ecg_tx_load_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[5] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[4\] " "Pin ecg_tx_load_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[4] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[3\] " "Pin ecg_tx_load_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[3] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[2\] " "Pin ecg_tx_load_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[2] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[1\] " "Pin ecg_tx_load_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[1] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[0\] " "Pin ecg_tx_load_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[0] } } } { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560513560622 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1560513560622 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "102 " "TimeQuest Timing Analyzer is analyzing 102 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1560513561110 ""}
{ "Info" "ISTA_SDC_FOUND" "LP1000/LP1000_0002.sdc " "Reading SDC File: 'LP1000/LP1000_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1560513561113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "LP1000_0002.sdc 3 clk port " "Ignored filter at LP1000_0002.sdc(3): clk could not be matched with a port" {  } { { "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/LP1000_0002.sdc" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/LP1000_0002.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1560513561130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock LP1000_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at LP1000_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"50 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"50 MHz\" \[get_ports \{clk\}\]" {  } { { "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/LP1000_0002.sdc" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/LP1000_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1560513561132 ""}  } { { "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/LP1000_0002.sdc" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/LP1000_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1560513561132 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560513561133 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1560513561151 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1560513561153 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560513561155 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fir_clk~input (placed in PIN T21 (CLK6, DIFFCLK_3p)) " "Automatically promoted node fir_clk~input (placed in PIN T21 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560513561244 ""}  } { { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 4169 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560513561244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2s_clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node i2s_clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560513561244 ""}  } { { "top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 4194 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560513561244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_slave:ecg_spi_ports\|process_1~1  " "Automatically promoted node SPI_slave:ecg_spi_ports\|process_1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560513561245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|trdy~0 " "Destination node SPI_slave:ecg_spi_ports\|trdy~0" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/SPI_slave.vhd" 22 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|trdy~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 2036 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560513561245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|trdy~2 " "Destination node SPI_slave:ecg_spi_ports\|trdy~2" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/SPI_slave.vhd" 22 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|trdy~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 2038 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560513561245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|rrdy~2 " "Destination node SPI_slave:ecg_spi_ports\|rrdy~2" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/SPI_slave.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|rrdy~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 2043 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560513561245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|roe~2 " "Destination node SPI_slave:ecg_spi_ports\|roe~2" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/SPI_slave.vhd" 24 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|roe~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 2048 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560513561245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|process_1~2 " "Destination node SPI_slave:ecg_spi_ports\|process_1~2" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|process_1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 2264 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560513561245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|rrdy~0 " "Destination node SPI_slave:ecg_spi_ports\|rrdy~0" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/SPI_slave.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|rrdy~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 2041 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560513561245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|roe~0 " "Destination node SPI_slave:ecg_spi_ports\|roe~0" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/SPI_slave.vhd" 24 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|roe~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 2046 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560513561245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|process_1~5 " "Destination node SPI_slave:ecg_spi_ports\|process_1~5" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|process_1~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 2270 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560513561245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[23\]~2 " "Destination node SPI_slave:ecg_spi_ports\|tx_buf\[23\]~2" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/SPI_slave.vhd" 140 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|tx_buf[23]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 2067 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560513561245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[22\]~6 " "Destination node SPI_slave:ecg_spi_ports\|tx_buf\[22\]~6" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/SPI_slave.vhd" 140 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|tx_buf[22]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 2075 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560513561245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1560513561245 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560513561245 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|process_1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 2263 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560513561245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_slave:ecg_spi_ports\|process_1~9  " "Automatically promoted node SPI_slave:ecg_spi_ports\|process_1~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560513561246 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|process_1~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 2965 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560513561246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_slave:rec_spi_ports\|process_1~0  " "Automatically promoted node SPI_slave:rec_spi_ports\|process_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560513561246 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:rec_spi_ports|process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 0 { 0 ""} 0 2258 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560513561246 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560513561800 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560513561803 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560513561804 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560513561808 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560513561814 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560513561818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560513562381 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1560513562384 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "27 " "Created 27 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1560513562384 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560513562384 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "137 unused 2.5V 41 96 0 " "Number of I/O pins in group: 137 (unused VREF, 2.5V VCCIO, 41 input, 96 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1560513562402 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1560513562402 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1560513562402 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 10 23 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560513562404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560513562404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 3 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560513562404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 13 28 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560513562404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 45 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560513562404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560513562404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560513562404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560513562404 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1560513562404 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1560513562404 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560513562664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560513564299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560513565016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560513565031 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560513570675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560513570676 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1560513570696 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1560513571538 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 1 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 1 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1560513573452 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1560513573692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560513574278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X21_Y0 X30_Y9 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9" {  } { { "loc" "" { Generic "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} 21 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1560513576247 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560513576247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560513579179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1560513579180 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560513579180 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.63 " "Total time spent on timing analysis during the Fitter is 2.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1560513579247 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560513579310 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560513579909 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560513579964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560513580352 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560513581669 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560513583107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5034 " "Peak virtual memory: 5034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560513583770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 14 13:59:43 2019 " "Processing ended: Fri Jun 14 13:59:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560513583770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560513583770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560513583770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560513583770 ""}
