#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Apr 11 19:33:48 2025
# Process ID         : 9904
# Current directory  : C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.runs/flashattn_bd_flashattn_0_1_synth_1
# Command line       : vivado.exe -log flashattn_bd_flashattn_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source flashattn_bd_flashattn_0_1.tcl
# Log file           : C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.runs/flashattn_bd_flashattn_0_1_synth_1/flashattn_bd_flashattn_0_1.vds
# Journal file       : C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.runs/flashattn_bd_flashattn_0_1_synth_1\vivado.jou
# Running On         : DESKTOP-I99LGQ1
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11700KF @ 3.60GHz
# CPU Frequency      : 3600 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 34222 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39322 MB
# Available Virtual  : 19724 MB
#-----------------------------------------------------------
source flashattn_bd_flashattn_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 619.547 ; gain = 188.875
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: flashattn_bd_flashattn_0_1
Command: synth_design -top flashattn_bd_flashattn_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2836
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.043 ; gain = 468.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'flashattn_bd_flashattn_0_1' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ip/flashattn_bd_flashattn_0_1/synth/flashattn_bd_flashattn_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'flashattn' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_Q_tile_RAM_AUTO_1R1W' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_Q_tile_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_Q_tile_RAM_AUTO_1R1W' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_Q_tile_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'flashattn_exp_sum_RAM_AUTO_1R1W' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_exp_sum_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_exp_sum_RAM_AUTO_1R1W' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_exp_sum_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_34_1' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_34_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_flow_control_loop_pipe_sequential_init' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_34_1' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_34_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_45_2' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_45_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_45_2' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_45_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_flashattn_Pipeline_Init_Accumulators' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Init_Accumulators.v:9]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_flashattn_Pipeline_Init_Accumulators' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Init_Accumulators.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_fadd_32ns_32ns_32_5_full_dsp_1' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/ip/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/ip/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/ip/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/ip/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_fmul_32ns_32ns_32_4_max_dsp_1' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/ip/flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/ip/flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_fcmp_32ns_32ns_1_2_no_dsp_1' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/ip/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/ip/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_fexp_32ns_32ns_32_10_full_dsp_1' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fexp_32ns_32ns_32_10_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/ip/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/ip/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_fexp_32ns_32ns_32_10_full_dsp_1' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fexp_32ns_32ns_32_10_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_fdiv_32ns_32ns_32_16_no_dsp_1' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/ip/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/ip/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_fdiv_32ns_32ns_32_16_no_dsp_1' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'flashattn_sparsemux_129_6_32_1_1' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_sparsemux_129_6_32_1_1.v:9]
INFO: [Synth 8-226] default block is never used [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_sparsemux_129_6_32_1_1.v:415]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_sparsemux_129_6_32_1_1' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_sparsemux_129_6_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'flashattn' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn.v:9]
INFO: [Synth 8-6155] done synthesizing module 'flashattn_bd_flashattn_0_1' (0#1) [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ip/flashattn_bd_flashattn_0_1/synth/flashattn_bd_flashattn_0_1.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[7] in module carry_chain__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized139 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized139 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized139 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized139 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized139 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized133 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized133 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized133 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized137 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized137 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized137 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized135 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized135 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized135 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized131 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized131 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized131 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_div_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized123 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized123 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized123 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized123 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized123 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized125 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized125 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1868.262 ; gain = 1006.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1868.262 ; gain = 1006.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1868.262 ; gain = 1006.539
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2295.430 ; gain = 35.281
INFO: [Netlist 29-17] Analyzing 9608 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ip/flashattn_bd_flashattn_0_1/constraints/flashattn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ip/flashattn_bd_flashattn_0_1/constraints/flashattn_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.runs/flashattn_bd_flashattn_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.runs/flashattn_bd_flashattn_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 2834.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 200 instances were transformed.
  FDE => FDRE: 200 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2967.000 ; gain = 132.426
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:01:22 . Memory (MB): peak = 2967.000 ; gain = 2105.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:01:22 . Memory (MB): peak = 2967.000 ; gain = 2105.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.runs/flashattn_bd_flashattn_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:22 . Memory (MB): peak = 2967.000 ; gain = 2105.277
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter170_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21299]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter169_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21297]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter168_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21296]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter167_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21295]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter166_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21294]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter165_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21293]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter164_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21292]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter163_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21291]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter162_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21290]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter161_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21289]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter160_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21288]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter159_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21286]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter158_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21285]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter157_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21284]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter156_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21283]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter155_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21282]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter154_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21281]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter153_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21280]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter152_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21279]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter151_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21278]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter150_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21277]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter149_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21275]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter148_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21274]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter147_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21273]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter146_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21272]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter145_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21271]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter144_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21270]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter143_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21269]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter142_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21268]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter141_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21267]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter140_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21266]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter139_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21264]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter138_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21263]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter137_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21262]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter136_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21261]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter135_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21260]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter134_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21259]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter133_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21258]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter132_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21257]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter131_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21256]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter130_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21255]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter129_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21253]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter128_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21252]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter127_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21251]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter126_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21250]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter125_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21249]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter124_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21248]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter123_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21247]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter122_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21246]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter121_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21245]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter120_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21244]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter119_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21242]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter118_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21241]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter117_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21240]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter116_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21239]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter115_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21238]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter114_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21237]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter113_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21236]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter112_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21235]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter111_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21234]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter110_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21233]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter109_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21231]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter108_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21230]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter107_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21229]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter106_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21228]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter105_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21227]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter104_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21226]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter103_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21225]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter102_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21224]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter101_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21223]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter100_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21222]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter99_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21222]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter98_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21389]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter97_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21388]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter96_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21387]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter95_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21386]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter94_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21385]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter93_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21384]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter92_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21383]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter91_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21382]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter90_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21381]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter89_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21379]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter88_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21378]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter87_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21377]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter86_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21376]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter85_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21375]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter84_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21374]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter83_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21373]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter82_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21372]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter81_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21371]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter80_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21370]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter79_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21368]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter78_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21367]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter77_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21366]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter76_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21365]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter75_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21364]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter74_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21363]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter73_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21362]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter72_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21361]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln70_reg_7624_pp0_iter71_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v:21360]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:36 . Memory (MB): peak = 2967.000 ; gain = 2105.277
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'flashattn_fadd_32ns_32ns_32_5_full_dsp_1:/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'flashattn_fadd_32ns_32ns_32_5_full_dsp_1:/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flashattn_fadd_32ns_32ns_32_5_full_dsp_1:/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'flashattn_fadd_32ns_32ns_32_5_full_dsp_1:/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1:/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1:/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1:/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1:/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flashattn_fmul_32ns_32ns_32_4_max_dsp_1:/flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'flashattn_fmul_32ns_32ns_32_4_max_dsp_1:/flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flashattn_fmul_32ns_32ns_32_4_max_dsp_1:/flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'flashattn_fmul_32ns_32ns_32_4_max_dsp_1:/flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fcmp_32ns_32ns_1_2_no_dsp_1_U434/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fcmp_32ns_32ns_1_2_no_dsp_1_U434/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fcmp_32ns_32ns_1_2_no_dsp_1_U434/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fcmp_32ns_32ns_1_2_no_dsp_1_U434/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fcmp_32ns_32ns_1_2_no_dsp_1_U434/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fcmp_32ns_32ns_1_2_no_dsp_1_U434/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fcmp_32ns_32ns_1_2_no_dsp_1_U434/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fcmp_32ns_32ns_1_2_no_dsp_1_U434/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8_fu_1920/fdiv_32ns_32ns_32_16_no_dsp_1_U699/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8_fu_1920/fdiv_32ns_32ns_32_16_no_dsp_1_U699/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8_fu_1920/fdiv_32ns_32ns_32_16_no_dsp_1_U699/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8_fu_1920/fdiv_32ns_32ns_32_16_no_dsp_1_U699/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8_fu_1920/fdiv_32ns_32ns_32_16_no_dsp_1_U699/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/grp_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8_fu_1920/fdiv_32ns_32ns_32_16_no_dsp_1_U699/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8_fu_1920/fdiv_32ns_32ns_32_16_no_dsp_1_U699/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/grp_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8_fu_1920/fdiv_32ns_32ns_32_16_no_dsp_1_U699/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8_fu_1920/fdiv_32ns_32ns_32_16_no_dsp_1_U699/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/grp_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8_fu_1920/fdiv_32ns_32ns_32_16_no_dsp_1_U699/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U318/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U317/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U319/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U317/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U320/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U317/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U321/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U317/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U349/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U317/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U350/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U317/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U351/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U317/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U352/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U317/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U383/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U317/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U384/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U317/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U385/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U317/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U386/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U317/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U387/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U317/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U317/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U317/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U318/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U318/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U319/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U319/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U320/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U320/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U321/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U321/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U317/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__5.
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U322/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U388/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U322/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U322/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U388/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__6.
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U354/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U382/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U353/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U382/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U348/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U382/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U316/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U382/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U280/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U382/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U279/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U382/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U278/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U382/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U277/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U382/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U276/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U382/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U275/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U382/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U275/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U275/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U276/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U276/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U277/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U277/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U278/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U278/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U279/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U279/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U280/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U280/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U316/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U316/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U382/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__13.
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U355/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U389/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U347/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U389/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U323/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U389/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U315/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U389/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U297/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U389/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U296/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U389/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U295/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U389/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U294/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U389/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U294/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U294/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U295/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U295/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U296/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U296/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U315/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U315/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U323/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U323/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U297/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U297/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U389/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__19.
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U433/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U434/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U431/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U434/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U431/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U433/din0_buf1_reg[31:0]' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U420/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U434/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U420/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U433/din0_buf1_reg[31:0]' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U419/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U434/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U419/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U433/din0_buf1_reg[31:0]' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U404/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U434/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U404/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U433/din0_buf1_reg[31:0]' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U390/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U434/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U381/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U434/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U370/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U434/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U369/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U434/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'faddfsub_32ns_32ns_32_5_full_dsp_1_U304/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U434/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1.v:57]
INFO: [Synth 8-4471] merging register 'faddfsub_32ns_32ns_32_5_full_dsp_1_U303/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U434/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1.v:57]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U302/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U434/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U293/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U434/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U302/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U302/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'faddfsub_32ns_32ns_32_5_full_dsp_1_U303/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'faddfsub_32ns_32ns_32_5_full_dsp_1_U303/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'faddfsub_32ns_32ns_32_5_full_dsp_1_U304/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'faddfsub_32ns_32ns_32_5_full_dsp_1_U304/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U434/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U434/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U434/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U434/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U434/opcode_buf1_reg[4] )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U293/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U293/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U434/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__21.
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U380/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U379/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U376/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U313/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U313/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U313/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U345/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U314/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U314/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U314/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U346/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U375/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U290/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U290/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U290/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U311/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U311/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U311/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U377/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U310/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U310/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U310/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U356/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U324/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U324/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U324/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U309/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U309/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U309/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U292/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U292/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U292/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__29.
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U291/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U274/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U312/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U274/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U343/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U274/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U344/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U274/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U378/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U274/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U291/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U291/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U312/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U312/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U274/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U274/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U274/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__32.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__32.
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U430/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U430/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/din0_buf1_reg[31:0]' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U429/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U429/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/din0_buf1_reg[31:0]' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U428/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U428/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/din0_buf1_reg[31:0]' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U427/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U427/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/din0_buf1_reg[31:0]' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U426/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U426/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/din0_buf1_reg[31:0]' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U425/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U425/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/din0_buf1_reg[31:0]' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U424/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U424/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/din0_buf1_reg[31:0]' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U423/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U423/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/din0_buf1_reg[31:0]' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U422/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U422/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/din0_buf1_reg[31:0]' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U421/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U421/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/din0_buf1_reg[31:0]' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U342/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U341/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U273/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U272/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U432/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U272/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U272/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U273/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U273/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U432/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__33.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__33.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__34.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__34.
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U373/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U374/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U340/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U374/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U339/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U374/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U308/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U374/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U307/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U374/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U289/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U374/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U289/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U289/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U307/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U307/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U308/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U308/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U374/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__35.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__35.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__36.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__36.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__37.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__37.
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U366/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U364/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U363/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U326/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U326/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U326/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U392/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U327/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U327/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U327/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U393/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U330/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U330/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U330/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U331/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U331/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U331/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U397/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U332/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U332/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U332/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U398/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U334/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U334/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U334/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U400/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U359/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U358/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U362/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U396/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U298/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U298/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U298/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__38.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__38.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__39.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__39.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__40.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__40.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__41.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__41.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__42.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__42.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__43.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__43.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__44.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__44.
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U300/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U299/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U301/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U299/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U299/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U299/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U300/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U300/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U301/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U301/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U299/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__45.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__45.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__46.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__46.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__47.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__47.
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U361/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U395/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U329/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U395/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U329/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U329/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U395/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__48.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__48.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U287/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U288/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U286/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U288/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U285/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U288/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U284/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U288/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U283/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U288/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U282/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U288/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U281/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U288/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v:51]
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U281/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U281/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U282/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U282/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U283/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U283/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U284/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U284/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U285/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U285/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U286/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U286/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U287/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U287/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U288/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U288/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_5_full_dsp_1_U288/ce_r_reg )
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U394/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U399/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U391/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U399/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U365/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U399/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U360/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U399/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U357/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U399/ce_r_reg' [c:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/57aa/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v:51]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U328/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U328/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U333/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U333/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U325/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U325/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U399/ce_r_reg )
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[28]' (FDE) to 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[29]' (FDE) to 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[30]' (FDE) to 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[31]' (FDE) to 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[32]' (FDE) to 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Fr_less_than_one_at_res_exp/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fexp_32ns_32ns_32_10_full_dsp_1_U435/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U403/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U402/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U337/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U338/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U367/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U336/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U336/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U336/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U368/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U305/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U305/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U305/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U371/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U306/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U306/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U306/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U372/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U335/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U335/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U335/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U401/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fexp_32ns_32ns_32_10_full_dsp_1_U435/\flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fexp_32ns_32ns_32_10_full_dsp_1_U435/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U406/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U407/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_5_full_dsp_1_U271/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_5_full_dsp_1_U271/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_5_full_dsp_1_U271/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fexp_32ns_32ns_32_10_full_dsp_1_U435/\dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exp_val_reg_10823_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scale_reg_10429_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exp_val_reg_10823_pp0_iter173_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U403/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U402/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U406/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U407/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exp_val_reg_10823_pp0_iter174_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exp_val_reg_10823_pp0_iter175_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8_fu_1920/fdiv_32ns_32ns_32_16_no_dsp_1_U699/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8_fu_1920/fdiv_32ns_32ns_32_16_no_dsp_1_U699/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_34_1_fu_1106/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_34_1_fu_1106/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_45_2_fu_1246/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_45_2_fu_1246/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_flashattn_Pipeline_Init_Accumulators_fu_1522/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8_fu_1920/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8_fu_1920/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_flashattn_Pipeline_Init_Accumulators_fu_1522/\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:02:50 . Memory (MB): peak = 2967.000 ; gain = 2105.277
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 430, Available = 220. Use report_utilization command for details.
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 323, Available = 280. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:00 ; elapsed = 00:03:02 . Memory (MB): peak = 2967.000 ; gain = 2105.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:27 ; elapsed = 00:03:28 . Memory (MB): peak = 2967.000 ; gain = 2105.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U403/din0_buf1_reg[0]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U407/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U407/din0_buf1_reg[0]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U402/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U402/din0_buf1_reg[0]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U406/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U403/din0_buf1_reg[1]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U407/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U407/din0_buf1_reg[1]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U402/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U402/din0_buf1_reg[1]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U406/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U403/din0_buf1_reg[2]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U407/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U407/din0_buf1_reg[2]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U402/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U402/din0_buf1_reg[2]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U406/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U403/din0_buf1_reg[3]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U407/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U407/din0_buf1_reg[3]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U402/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U402/din0_buf1_reg[3]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U406/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U403/din0_buf1_reg[4]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U407/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U407/din0_buf1_reg[4]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U402/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U402/din0_buf1_reg[4]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U406/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U403/din0_buf1_reg[5]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U407/din0_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U407/din0_buf1_reg[5]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U402/din0_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U402/din0_buf1_reg[5]' (FDE) to 'inst/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658i_14/grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658/fmul_32ns_32ns_32_4_max_dsp_1_U406/din0_buf1_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_43_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_43_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_44_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_44_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_45_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_45_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_46_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_46_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_47_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_47_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_48_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_48_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_49_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_49_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_50_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_50_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_51_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_51_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_52_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_52_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_53_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_53_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_54_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_54_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_55_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_55_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_56_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_56_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_57_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_57_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_58_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_58_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_59_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_59_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_60_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_60_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_61_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_61_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_62_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_62_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_63_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/Q_tile_63_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_16_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_16_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_17_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_17_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_18_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_18_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_19_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_19_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_20_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_20_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_21_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_21_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_22_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_22_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_23_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_23_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_24_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_24_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_25_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_25_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_26_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_26_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_27_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_27_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_28_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/K_tile_28_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:15 ; elapsed = 00:04:30 . Memory (MB): peak = 2967.000 ; gain = 2105.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:46 ; elapsed = 00:05:01 . Memory (MB): peak = 2991.254 ; gain = 2129.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:46 ; elapsed = 00:05:01 . Memory (MB): peak = 2991.254 ; gain = 2129.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:04 ; elapsed = 00:05:19 . Memory (MB): peak = 2991.254 ; gain = 2129.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:04 ; elapsed = 00:05:20 . Memory (MB): peak = 2991.254 ; gain = 2129.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:07 ; elapsed = 00:05:22 . Memory (MB): peak = 2991.254 ; gain = 2129.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:07 ; elapsed = 00:05:23 . Memory (MB): peak = 2991.254 ; gain = 2129.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_7724                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_7678 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7657                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_7611 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7590                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_7544 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7523                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_7477 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7456                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_7410 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7389                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_7343 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7322                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_7276 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7255                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_7209 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7188                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_7142 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7121                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_7075 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_7054                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_7008 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_6987                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_6941 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_6920                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_6874 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_6853                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_6807 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_6786                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_6740 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_6719                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_6673 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_6652                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_6606 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_6585                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_6539 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_6518                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_6472 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_6451                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_6405 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_6384                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_6338 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_6317                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_6271 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_6250                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_6204 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_6183                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_6137 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_6116                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_6070 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_6049                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_6003 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5982                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_5936 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5915                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_5869 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5848                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_5802 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5781                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_5735 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5714                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_5668 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5647                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_5601 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5580                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_5534 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5513                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_5467 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5446                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_5400 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5379                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_5333 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5312                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_5266 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5245                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_5199 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5178                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_5132 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5111                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_5065 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5044                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_4998 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4977                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_4931 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4910                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_4864 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4843                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_4797 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4776                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_4730 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4709                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_4663 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4642                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_4596 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4575                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_4529 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4508                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_4462 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4441                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_4395 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4374                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_4328 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4307                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_4261 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4240                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_4194 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4173                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_4127 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4106                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_4060 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4039                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_3993 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3972                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_3926 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3905                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_3859 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3838                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_3792 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3771                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_3725 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3704                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_3658 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3637                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_3591 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3570                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_3524 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3503                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_3457 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3438                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_3392 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                      | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0      | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7      | C'+(D+A)'*B'    | 6      | 17     | 43     | 16     | 43     | 0    | 1    | 1    | 0    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_3336 | Dynamic         | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5      | Dynamic         | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6      | Dynamic         | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4_3335 | (C+A:B)'        | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4      | (C+A:B)'        | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized8      | Dynamic         | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_3296 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_3297 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_3294 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_3267 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_3268 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_3265 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_3238 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_3239 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_3236 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_3209 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_3210 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_3207 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_3180 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_3181 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_3178 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_3151 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_3152 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_3149 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_3122 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_3123 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_3120 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_3093 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_3094 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_3091 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_3064 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_3065 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_3062 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_3035 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_3036 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_3033 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_3006 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_3007 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_3004 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2977 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2978 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2975 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2948 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2949 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2946 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2919 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2920 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2917 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2890 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2891 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2888 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2861 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2862 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2859 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2832 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2833 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2830 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2803 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2804 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2801 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2774 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2775 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2772 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2745 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2746 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2743 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2716 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2717 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2714 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2687 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2688 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2685 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2658 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2659 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2656 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2629 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2630 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2627 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2600 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2601 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2598 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2571 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2572 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2569 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2542 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2543 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2540 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2513 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2514 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2511 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2484 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2485 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2482 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2455 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2456 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2453 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2426 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2427 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2424 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2397 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2398 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2395 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2368 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2369 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2366 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2339 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2340 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2337 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2310 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2311 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2308 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2281 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2282 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2279 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2252 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2253 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2250 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2223 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2224 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2221 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2194 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2195 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2192 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2165 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2166 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2163 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2136 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2137 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2134 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2107 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2108 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2105 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2078 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2079 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2076 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2049 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2050 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2047 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2020 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_2021 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_2018 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1991 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1992 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1989 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1962 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1963 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1960 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1933 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1934 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1931 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1904 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1905 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1902 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1875 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1876 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1873 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1846 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1847 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1844 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1817 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1818 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1815 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1788 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1789 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1786 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1759 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1760 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1757 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1730 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1731 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1728 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1701 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1702 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1699 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1672 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1673 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1670 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1643 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1644 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1641 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1614 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1615 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1612 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1585 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1586 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1583 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1556 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1557 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1554 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1527 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1528 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1525 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1498 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1499 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1496 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1469 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1470 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1467 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1440 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1441 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1438 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1411 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1412 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1409 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1382 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1383 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1380 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1353 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1354 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1351 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1324 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1325 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1322 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1295 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1296 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1293 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1266 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1267 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1264 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1237 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1238 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1235 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1208 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1209 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1206 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1179 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1180 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1177 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1150 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1151 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1148 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1121 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1122 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1119 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1092 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1093 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1090 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1063 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1064 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1061 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1034 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1035 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1032 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1005 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1006 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_1003 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_976  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_977  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_974  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_947  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_948  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_945  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_918  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_919  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_916  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_889  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_890  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_887  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_860  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_861  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_858  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_831  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_832  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_829  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_802  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_803  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_800  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_773  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_774  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_771  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_744  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_745  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_742  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_715  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_716  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_713  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_686  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_687  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_684  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_657  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_658  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_655  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_628  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_629  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_626  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_599  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_600  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_597  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_570  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_571  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_568  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_541  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_542  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_539  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1      | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2      | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3      | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   210|
|2     |DSP48E1  |   430|
|9     |LUT1     |   380|
|10    |LUT2     |  3222|
|11    |LUT3     |  8225|
|12    |LUT4     | 13200|
|13    |LUT5     |  8204|
|14    |LUT6     |  8164|
|15    |MUXCY    |  6145|
|16    |MUXF7    |   451|
|17    |MUXF8    |   130|
|18    |RAM32X1S |  1376|
|19    |RAMB18E1 |   150|
|20    |RAMB36E1 |    65|
|21    |SRL16E   |   292|
|22    |SRLC32E  |  5797|
|23    |XORCY    |  2588|
|24    |FDE      |   200|
|25    |FDRE     | 43812|
|26    |FDSE     |   753|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:08 ; elapsed = 00:05:23 . Memory (MB): peak = 2991.254 ; gain = 2129.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 545 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:49 ; elapsed = 00:04:34 . Memory (MB): peak = 2991.254 ; gain = 1030.793
Synthesis Optimization Complete : Time (s): cpu = 00:05:08 ; elapsed = 00:05:24 . Memory (MB): peak = 2991.254 ; gain = 2129.531
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3009.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11745 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3077.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3243 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1667 instances
  FDE => FDRE: 200 instances
  RAM32X1S => RAM32X1S (RAMS32): 1376 instances

Synth Design complete | Checksum: fc1a4816
INFO: [Common 17-83] Releasing license: Synthesis
683 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:40 ; elapsed = 00:05:57 . Memory (MB): peak = 3077.793 ; gain = 2441.492
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 3077.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.runs/flashattn_bd_flashattn_0_1_synth_1/flashattn_bd_flashattn_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3077.793 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3077.793 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3077.793 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP flashattn_bd_flashattn_0_1, cache-ID = 375686f639c7cf6f
INFO: [Coretcl 2-1174] Renamed 8239 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.119 . Memory (MB): peak = 3077.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn_vivado/flash_attn_vivado.runs/flashattn_bd_flashattn_0_1_synth_1/flashattn_bd_flashattn_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3077.793 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file flashattn_bd_flashattn_0_1_utilization_synth.rpt -pb flashattn_bd_flashattn_0_1_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3077.793 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3077.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 11 19:40:53 2025...
