<stg><name>Loop_0_proc19</name>


<trans_list>

<trans id="156" from="1" to="2">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="2" to="3">
<condition id="9">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="3" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i1* %i_0_i_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str22, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str24, [1 x i8]* @p_str25, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str26, [1 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i1* %i_0_i_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str22, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str24, [1 x i8]* @p_str25, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str26, [1 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i30* %imatrix_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str21, i32 0, i32 0, [1 x i8]* @p_str35, [1 x i8]* @p_str42, [1 x i8]* @p_str43, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str44, [1 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:3  %omatrix_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %omatrix_offset)

]]></Node>
<StgValue><ssdm name="omatrix_offset_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:4  %imatrix_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %imatrix_offset)

]]></Node>
<StgValue><ssdm name="imatrix_offset_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:5  %i_0_i_i_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %i_0_i_i)

]]></Node>
<StgValue><ssdm name="i_0_i_i_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:6  call void @_ssdm_op_Write.ap_fifo.i30P(i30* %imatrix_offset_out, i30 %imatrix_offset_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i30* %omatrix_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str46, i32 0, i32 0, [1 x i8]* @p_str47, [1 x i8]* @p_str48, [1 x i8]* @p_str49, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str50, [1 x i8]* @p_str51)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry:8  call void @_ssdm_op_Write.ap_fifo.i30P(i30* %omatrix_offset_out, i30 %omatrix_offset_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i1* %i_0_i_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str22, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str24, [1 x i8]* @p_str25, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str26, [1 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2">
<![CDATA[
entry:10  %tmp = trunc i2 %i_0_i_i_read to i1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecInterface(i1* %i_0_i_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str22, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str24, [1 x i8]* @p_str25, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str26, [1 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:12  call void @_ssdm_op_Write.ap_fifo.i1P(i1* %i_0_i_i_c, i1 %tmp)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
entry:13  %offset_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 0)

]]></Node>
<StgValue><ssdm name="offset_i_i_i_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
entry:14  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_0_i_i_i_i_i_i_i = phi i6 [ 0, %entry ], [ %j_i_15_i_i_i_i_i, %1 ]

]]></Node>
<StgValue><ssdm name="j_0_i_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond1_i_i_i_i_i_s = icmp eq i6 %j_0_i_i_i_i_i_i_i, -32

]]></Node>
<StgValue><ssdm name="exitcond1_i_i_i_i_i_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_i_i_i_i_i_s, label %.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %offset_i_i_i_i_i_i = add i6 %j_0_i_i_i_i_i_i_i, %offset_i_i_i_i

]]></Node>
<StgValue><ssdm name="offset_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_1_i_i_i_i_i_i = zext i6 %offset_i_i_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %zigzag_index_addr = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="zigzag_index_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6">
<![CDATA[
:3  %zigzag_index_load = load i6* %zigzag_index_addr, align 16

]]></Node>
<StgValue><ssdm name="zigzag_index_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %newIndex_i_i_i_i_i = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %j_0_i_i_i_i_i_i_i, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex_i_i_i_i_i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="6">
<![CDATA[
:8  %tmp_1 = trunc i6 %j_0_i_i_i_i_i_i_i to i5

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %tmp_i_i_i = or i5 %tmp_1, 1

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:10  %offset_i_1_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_i_i_i)

]]></Node>
<StgValue><ssdm name="offset_i_1_i_i_i_i_i"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="6">
<![CDATA[
:11  %tmp_1_i_1_i_i_i_i_i = zext i6 %offset_i_1_i_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_1_i_i_i_i_i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %zigzag_index_addr_1 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="zigzag_index_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6">
<![CDATA[
:13  %zigzag_index_load_1 = load i6* %zigzag_index_addr_1, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:16  %tmp_1_i_i_i = or i5 %tmp_1, 2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:17  %offset_i_2_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_1_i_i_i)

]]></Node>
<StgValue><ssdm name="offset_i_2_i_i_i_i_i"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="6">
<![CDATA[
:18  %tmp_1_i_2_i_i_i_i_i = zext i6 %offset_i_2_i_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_2_i_i_i_i_i"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %zigzag_index_addr_2 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_2_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="zigzag_index_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6">
<![CDATA[
:20  %zigzag_index_load_2 = load i6* %zigzag_index_addr_2, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:23  %tmp_2_i_i_i = or i5 %tmp_1, 3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:24  %offset_i_3_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_2_i_i_i)

]]></Node>
<StgValue><ssdm name="offset_i_3_i_i_i_i_i"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="6">
<![CDATA[
:25  %tmp_1_i_3_i_i_i_i_i = zext i6 %offset_i_3_i_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_3_i_i_i_i_i"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %zigzag_index_addr_3 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_3_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="zigzag_index_addr_3"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6">
<![CDATA[
:27  %zigzag_index_load_3 = load i6* %zigzag_index_addr_3, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:30  %tmp_3_i_i_i = or i5 %tmp_1, 4

]]></Node>
<StgValue><ssdm name="tmp_3_i_i_i"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:31  %offset_i_4_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_3_i_i_i)

]]></Node>
<StgValue><ssdm name="offset_i_4_i_i_i_i_i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="6">
<![CDATA[
:32  %tmp_1_i_4_i_i_i_i_i = zext i6 %offset_i_4_i_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_4_i_i_i_i_i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %zigzag_index_addr_4 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_4_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="zigzag_index_addr_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6">
<![CDATA[
:34  %zigzag_index_load_4 = load i6* %zigzag_index_addr_4, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:37  %tmp_4_i_i_i = or i5 %tmp_1, 5

]]></Node>
<StgValue><ssdm name="tmp_4_i_i_i"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:38  %offset_i_5_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_4_i_i_i)

]]></Node>
<StgValue><ssdm name="offset_i_5_i_i_i_i_i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="6">
<![CDATA[
:39  %tmp_1_i_5_i_i_i_i_i = zext i6 %offset_i_5_i_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_5_i_i_i_i_i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %zigzag_index_addr_5 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_5_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="zigzag_index_addr_5"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6">
<![CDATA[
:41  %zigzag_index_load_5 = load i6* %zigzag_index_addr_5, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_5"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:44  %tmp_5_i_i_i = or i5 %tmp_1, 6

]]></Node>
<StgValue><ssdm name="tmp_5_i_i_i"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:45  %offset_i_6_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_5_i_i_i)

]]></Node>
<StgValue><ssdm name="offset_i_6_i_i_i_i_i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="6">
<![CDATA[
:46  %tmp_1_i_6_i_i_i_i_i = zext i6 %offset_i_6_i_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_6_i_i_i_i_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %zigzag_index_addr_6 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_6_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="zigzag_index_addr_6"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6">
<![CDATA[
:48  %zigzag_index_load_6 = load i6* %zigzag_index_addr_6, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_6"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:51  %tmp_6_i_i_i = or i5 %tmp_1, 7

]]></Node>
<StgValue><ssdm name="tmp_6_i_i_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:52  %offset_i_7_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_6_i_i_i)

]]></Node>
<StgValue><ssdm name="offset_i_7_i_i_i_i_i"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="6">
<![CDATA[
:53  %tmp_1_i_7_i_i_i_i_i = zext i6 %offset_i_7_i_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_7_i_i_i_i_i"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %zigzag_index_addr_7 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_7_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="zigzag_index_addr_7"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6">
<![CDATA[
:55  %zigzag_index_load_7 = load i6* %zigzag_index_addr_7, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_7"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:58  %tmp_7_i_i_i = or i5 %tmp_1, 8

]]></Node>
<StgValue><ssdm name="tmp_7_i_i_i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:59  %offset_i_8_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_7_i_i_i)

]]></Node>
<StgValue><ssdm name="offset_i_8_i_i_i_i_i"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="6">
<![CDATA[
:60  %tmp_1_i_8_i_i_i_i_i = zext i6 %offset_i_8_i_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_8_i_i_i_i_i"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %zigzag_index_addr_8 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_8_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="zigzag_index_addr_8"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6">
<![CDATA[
:62  %zigzag_index_load_8 = load i6* %zigzag_index_addr_8, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_8"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:65  %tmp_8_i_i_i = or i5 %tmp_1, 9

]]></Node>
<StgValue><ssdm name="tmp_8_i_i_i"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:66  %offset_i_9_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_8_i_i_i)

]]></Node>
<StgValue><ssdm name="offset_i_9_i_i_i_i_i"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="6">
<![CDATA[
:67  %tmp_1_i_9_i_i_i_i_i = zext i6 %offset_i_9_i_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_9_i_i_i_i_i"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %zigzag_index_addr_9 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_9_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="zigzag_index_addr_9"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6">
<![CDATA[
:69  %zigzag_index_load_9 = load i6* %zigzag_index_addr_9, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_9"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:72  %tmp_9_i_i_i = or i5 %tmp_1, 10

]]></Node>
<StgValue><ssdm name="tmp_9_i_i_i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:73  %offset_i_i_i_i_i_i_19 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_9_i_i_i)

]]></Node>
<StgValue><ssdm name="offset_i_i_i_i_i_i_19"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="6">
<![CDATA[
:74  %tmp_1_i_i_i_i_i_i_20 = zext i6 %offset_i_i_i_i_i_i_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i_i_i_i_20"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %zigzag_index_addr_10 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_i_i_i_i_i_20

]]></Node>
<StgValue><ssdm name="zigzag_index_addr_10"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6">
<![CDATA[
:76  %zigzag_index_load_10 = load i6* %zigzag_index_addr_10, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_10"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:79  %tmp_i_i_i_21 = or i5 %tmp_1, 11

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_21"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:80  %offset_i_10_i_i_i_i_s = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_i_i_i_21)

]]></Node>
<StgValue><ssdm name="offset_i_10_i_i_i_i_s"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="6">
<![CDATA[
:81  %tmp_1_i_10_i_i_i_i_i = zext i6 %offset_i_10_i_i_i_i_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_10_i_i_i_i_i"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %zigzag_index_addr_11 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_10_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="zigzag_index_addr_11"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6">
<![CDATA[
:83  %zigzag_index_load_11 = load i6* %zigzag_index_addr_11, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_11"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:86  %tmp_10_i_i_i = or i5 %tmp_1, 12

]]></Node>
<StgValue><ssdm name="tmp_10_i_i_i"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:87  %offset_i_11_i_i_i_i_s = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_10_i_i_i)

]]></Node>
<StgValue><ssdm name="offset_i_11_i_i_i_i_s"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="6">
<![CDATA[
:88  %tmp_1_i_11_i_i_i_i_i = zext i6 %offset_i_11_i_i_i_i_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_11_i_i_i_i_i"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %zigzag_index_addr_12 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_11_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="zigzag_index_addr_12"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6">
<![CDATA[
:90  %zigzag_index_load_12 = load i6* %zigzag_index_addr_12, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_12"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:93  %tmp_11_i_i_i = or i5 %tmp_1, 13

]]></Node>
<StgValue><ssdm name="tmp_11_i_i_i"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:94  %offset_i_12_i_i_i_i_s = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_11_i_i_i)

]]></Node>
<StgValue><ssdm name="offset_i_12_i_i_i_i_s"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="6">
<![CDATA[
:95  %tmp_1_i_12_i_i_i_i_i = zext i6 %offset_i_12_i_i_i_i_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_12_i_i_i_i_i"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %zigzag_index_addr_13 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_12_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="zigzag_index_addr_13"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6">
<![CDATA[
:97  %zigzag_index_load_13 = load i6* %zigzag_index_addr_13, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_13"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:100  %tmp_12_i_i_i = or i5 %tmp_1, 14

]]></Node>
<StgValue><ssdm name="tmp_12_i_i_i"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:101  %offset_i_13_i_i_i_i_s = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_12_i_i_i)

]]></Node>
<StgValue><ssdm name="offset_i_13_i_i_i_i_s"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="6">
<![CDATA[
:102  %tmp_1_i_13_i_i_i_i_i = zext i6 %offset_i_13_i_i_i_i_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_13_i_i_i_i_i"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %zigzag_index_addr_14 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_13_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="zigzag_index_addr_14"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6">
<![CDATA[
:104  %zigzag_index_load_14 = load i6* %zigzag_index_addr_14, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_14"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:107  %tmp_13_i_i_i = or i5 %tmp_1, 15

]]></Node>
<StgValue><ssdm name="tmp_13_i_i_i"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:108  %offset_i_14_i_i_i_i_s = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_13_i_i_i)

]]></Node>
<StgValue><ssdm name="offset_i_14_i_i_i_i_s"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="6">
<![CDATA[
:109  %tmp_1_i_14_i_i_i_i_i = zext i6 %offset_i_14_i_i_i_i_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1_i_14_i_i_i_i_i"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %zigzag_index_addr_15 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_14_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="zigzag_index_addr_15"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6">
<![CDATA[
:111  %zigzag_index_load_15 = load i6* %zigzag_index_addr_15, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_15"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:114  %j_i_15_i_i_i_i_i = add i6 16, %j_0_i_i_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="j_i_15_i_i_i_i_i"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="106" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6">
<![CDATA[
:3  %zigzag_index_load = load i6* %zigzag_index_addr, align 16

]]></Node>
<StgValue><ssdm name="zigzag_index_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="2">
<![CDATA[
:5  %newIndex1_i_i_i_i_i = zext i2 %newIndex_i_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="newIndex1_i_i_i_i_i"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %in1_buf_0_addr = getelementptr [2 x i6]* %in1_buf_0, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_0_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:7  store i6 %zigzag_index_load, i6* %in1_buf_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6">
<![CDATA[
:13  %zigzag_index_load_1 = load i6* %zigzag_index_addr_1, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %in1_buf_1_addr = getelementptr [2 x i6]* %in1_buf_1, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_1_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:15  store i6 %zigzag_index_load_1, i6* %in1_buf_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6">
<![CDATA[
:20  %zigzag_index_load_2 = load i6* %zigzag_index_addr_2, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_2"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %in1_buf_2_addr = getelementptr [2 x i6]* %in1_buf_2, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_2_addr"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:22  store i6 %zigzag_index_load_2, i6* %in1_buf_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6">
<![CDATA[
:27  %zigzag_index_load_3 = load i6* %zigzag_index_addr_3, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_3"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %in1_buf_3_addr = getelementptr [2 x i6]* %in1_buf_3, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_3_addr"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:29  store i6 %zigzag_index_load_3, i6* %in1_buf_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6">
<![CDATA[
:34  %zigzag_index_load_4 = load i6* %zigzag_index_addr_4, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_4"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %in1_buf_4_addr = getelementptr [2 x i6]* %in1_buf_4, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_4_addr"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:36  store i6 %zigzag_index_load_4, i6* %in1_buf_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6">
<![CDATA[
:41  %zigzag_index_load_5 = load i6* %zigzag_index_addr_5, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_5"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %in1_buf_5_addr = getelementptr [2 x i6]* %in1_buf_5, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_5_addr"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:43  store i6 %zigzag_index_load_5, i6* %in1_buf_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6">
<![CDATA[
:48  %zigzag_index_load_6 = load i6* %zigzag_index_addr_6, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_6"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %in1_buf_6_addr = getelementptr [2 x i6]* %in1_buf_6, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_6_addr"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:50  store i6 %zigzag_index_load_6, i6* %in1_buf_6_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6">
<![CDATA[
:55  %zigzag_index_load_7 = load i6* %zigzag_index_addr_7, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_7"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %in1_buf_7_addr = getelementptr [2 x i6]* %in1_buf_7, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_7_addr"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:57  store i6 %zigzag_index_load_7, i6* %in1_buf_7_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6">
<![CDATA[
:62  %zigzag_index_load_8 = load i6* %zigzag_index_addr_8, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_8"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %in1_buf_8_addr = getelementptr [2 x i6]* %in1_buf_8, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_8_addr"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:64  store i6 %zigzag_index_load_8, i6* %in1_buf_8_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6">
<![CDATA[
:69  %zigzag_index_load_9 = load i6* %zigzag_index_addr_9, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_9"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %in1_buf_9_addr = getelementptr [2 x i6]* %in1_buf_9, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_9_addr"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:71  store i6 %zigzag_index_load_9, i6* %in1_buf_9_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6">
<![CDATA[
:76  %zigzag_index_load_10 = load i6* %zigzag_index_addr_10, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_10"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %in1_buf_10_addr = getelementptr [2 x i6]* %in1_buf_10, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_10_addr"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:78  store i6 %zigzag_index_load_10, i6* %in1_buf_10_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6">
<![CDATA[
:83  %zigzag_index_load_11 = load i6* %zigzag_index_addr_11, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_11"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %in1_buf_11_addr = getelementptr [2 x i6]* %in1_buf_11, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_11_addr"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:85  store i6 %zigzag_index_load_11, i6* %in1_buf_11_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6">
<![CDATA[
:90  %zigzag_index_load_12 = load i6* %zigzag_index_addr_12, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_12"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %in1_buf_12_addr = getelementptr [2 x i6]* %in1_buf_12, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_12_addr"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:92  store i6 %zigzag_index_load_12, i6* %in1_buf_12_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6">
<![CDATA[
:97  %zigzag_index_load_13 = load i6* %zigzag_index_addr_13, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_13"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %in1_buf_13_addr = getelementptr [2 x i6]* %in1_buf_13, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_13_addr"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:99  store i6 %zigzag_index_load_13, i6* %in1_buf_13_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6">
<![CDATA[
:104  %zigzag_index_load_14 = load i6* %zigzag_index_addr_14, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_14"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %in1_buf_14_addr = getelementptr [2 x i6]* %in1_buf_14, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_14_addr"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:106  store i6 %zigzag_index_load_14, i6* %in1_buf_14_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6">
<![CDATA[
:111  %zigzag_index_load_15 = load i6* %zigzag_index_addr_15, align 1

]]></Node>
<StgValue><ssdm name="zigzag_index_load_15"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %in1_buf_15_addr = getelementptr [2 x i6]* %in1_buf_15, i64 0, i64 %newIndex1_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="in1_buf_15_addr"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="6" op_1_bw="1">
<![CDATA[
:113  store i6 %zigzag_index_load_15, i6* %in1_buf_15_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:115  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
