--- mmcm_100_to_100_50_and_25.vhd	2020-04-21 18:36:36.729591676 -0400
+++ mmcm_100_to_100_50_and_25_modified.vhd	2020-04-21 22:00:47.057200000 -0400
@@ -1,12 +1,12 @@
 -- file: mmcm_100_to_100_50_and_25.vhd
--- 
+--
 -- (c) Copyright 2008 - 2011 Xilinx, Inc. All rights reserved.
--- 
+--
 -- This file contains confidential and proprietary information
 -- of Xilinx, Inc. and is protected under U.S. and
 -- international copyright and other intellectual property
 -- laws.
--- 
+--
 -- DISCLAIMER
 -- This disclaimer is not a license and does not grant any
 -- rights to the materials distributed herewith. Except as
@@ -28,7 +28,7 @@
 -- by a third party) even if such damage or loss was
 -- reasonably foreseeable or Xilinx had been advised of the
 -- possibility of the same.
--- 
+--
 -- CRITICAL APPLICATIONS
 -- Xilinx products are not designed or intended to be fail-
 -- safe, or for use in any application requiring fail-safe
@@ -42,10 +42,10 @@
 -- liability of any use of Xilinx products in Critical
 -- Applications, subject only to applicable laws and
 -- regulations governing limitations on product liability.
--- 
+--
 -- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
 -- PART OF THIS FILE AT ALL TIMES.
--- 
+--
 ------------------------------------------------------------------------------
 -- User entered comments
 ------------------------------------------------------------------------------
@@ -56,6 +56,8 @@
 -- "Clock    Freq (MHz) (degrees) Cycle (%) Jitter (ps)  Error (ps)"
 ------------------------------------------------------------------------------
 -- CLK_OUT1___100.000______0.000______50.0______130.958_____98.575
+-- CLK_OUT2____50.000______0.000______50.0______151.636_____98.575
+-- CLK_OUT3____25.000______0.000______50.0______175.402_____98.575
 --
 ------------------------------------------------------------------------------
 -- "Input Clock   Freq (MHz)    Input Jitter (UI)"
@@ -77,6 +79,8 @@
   CLK_IN1           : in     std_logic;
   -- Clock out ports
   CLK_OUT1          : out    std_logic;
+  CLK_OUT2          : out    std_logic;
+  CLK_OUT3          : out    std_logic;
   -- Status and control signals
   RESET             : in     std_logic;
   LOCKED            : out    std_logic
@@ -94,9 +98,9 @@
   signal clkfboutb_unused : std_logic;
   signal clkout0          : std_logic;
   signal clkout0b_unused  : std_logic;
-  signal clkout1_unused   : std_logic;
+  signal clkout1          : std_logic;
   signal clkout1b_unused  : std_logic;
-  signal clkout2_unused   : std_logic;
+  signal clkout2          : std_logic;
   signal clkout2b_unused  : std_logic;
   signal clkout3_unused   : std_logic;
   signal clkout3b_unused  : std_logic;
@@ -116,7 +120,7 @@
 
   -- Input buffering
   --------------------------------------
-  clkin1_buf : IBUFG
+  clkin1_buf : BUFG
   port map
    (O => clkin1,
     I => CLK_IN1);
@@ -141,6 +145,14 @@
     CLKOUT0_PHASE        => 0.000,
     CLKOUT0_DUTY_CYCLE   => 0.500,
     CLKOUT0_USE_FINE_PS  => FALSE,
+    CLKOUT1_DIVIDE       => 20,
+    CLKOUT1_PHASE        => 0.000,
+    CLKOUT1_DUTY_CYCLE   => 0.500,
+    CLKOUT1_USE_FINE_PS  => FALSE,
+    CLKOUT2_DIVIDE       => 40,
+    CLKOUT2_PHASE        => 0.000,
+    CLKOUT2_DUTY_CYCLE   => 0.500,
+    CLKOUT2_USE_FINE_PS  => FALSE,
     CLKIN1_PERIOD        => 10.000,
     REF_JITTER1          => 0.010)
   port map
@@ -149,9 +161,9 @@
     CLKFBOUTB           => clkfboutb_unused,
     CLKOUT0             => clkout0,
     CLKOUT0B            => clkout0b_unused,
-    CLKOUT1             => clkout1_unused,
+    CLKOUT1             => clkout1,
     CLKOUT1B            => clkout1b_unused,
-    CLKOUT2             => clkout2_unused,
+    CLKOUT2             => clkout2,
     CLKOUT2B            => clkout2b_unused,
     CLKOUT3             => clkout3_unused,
     CLKOUT3B            => clkout3b_unused,
@@ -199,4 +211,14 @@
 
 
 
+  clkout2_buf : BUFG
+  port map
+   (O   => CLK_OUT2,
+    I   => clkout1);
+
+  clkout3_buf : BUFG
+  port map
+   (O   => CLK_OUT3,
+    I   => clkout2);
+
 end xilinx;
