// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weizec_H__
#define __myip_v1_0_HLS_weizec_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weizec_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weizec_ram) {
        ram[0] = "0b00111101010001001001011001011101";
        ram[1] = "0b00111110100010000010000010011010";
        ram[2] = "0b10111101101010111011000000101011";
        ram[3] = "0b00111100110101001001110101110101";
        ram[4] = "0b10111110000011011001110101011011";
        ram[5] = "0b10111110000100011001001100111000";
        ram[6] = "0b10111101000001011010101011101101";
        ram[7] = "0b00111101110011001101110100001101";
        ram[8] = "0b10111101011101011011100111100000";
        ram[9] = "0b00111101110010000101001101010010";
        ram[10] = "0b10111100100101001101000011110000";
        ram[11] = "0b10111101100010101011010001000111";
        ram[12] = "0b10111110000101101011001110000110";
        ram[13] = "0b10111110010110000101001111011111";
        ram[14] = "0b00111101001111111101010001001110";
        ram[15] = "0b10111110000100111101111100010100";
        ram[16] = "0b00111110001010110100001011011111";
        ram[17] = "0b00111110011100110010001100111010";
        ram[18] = "0b00111110000011100100111100011101";
        ram[19] = "0b10111101101001110011100110000001";
        ram[20] = "0b00111110100010010000000101110010";
        ram[21] = "0b10111101110010110001100111000100";
        ram[22] = "0b00111101010001000010010101011001";
        ram[23] = "0b10111110010001100001011010010000";
        ram[24] = "0b10111100011000111000011010100011";
        ram[25] = "0b10111110000101010101100010001010";
        ram[26] = "0b00111100111000110101101101010100";
        ram[27] = "0b10111101001110011001000111100010";
        ram[28] = "0b10111101111100100100100001111110";
        ram[29] = "0b00111110000000111000101011111111";
        ram[30] = "0b10111100001011111010000001101111";
        ram[31] = "0b00111110000000110101101111101001";
        ram[32] = "0b10111110010010010000011000101011";
        ram[33] = "0b00111101100010011100101101011010";
        ram[34] = "0b00111110011111010010110101000101";
        ram[35] = "0b00111101111110011000010110111010";
        ram[36] = "0b00111011101000111101101011111101";
        ram[37] = "0b00111101110101011001110000101011";
        ram[38] = "0b10111101100111011011101010001100";
        ram[39] = "0b00111110011000000100100110001110";
        ram[40] = "0b10111101100101111111110011011001";
        ram[41] = "0b00111101000101101011111010011110";
        ram[42] = "0b00111101100001100000111010001000";
        ram[43] = "0b00111101010101000111000001101010";
        ram[44] = "0b00111100001101001001101000011100";
        ram[45] = "0b00111110010100000000000111111111";
        ram[46] = "0b10111101111111110110101000101000";
        ram[47] = "0b00111101110101111000110111000100";
        ram[48] = "0b00111110000110011100110000011100";
        ram[49] = "0b00111100111010100010111100100011";
        ram[50] = "0b00111101111010010101111100111110";
        ram[51] = "0b00111110011011000101010110010100";
        ram[52] = "0b00111100111011111111010011111001";
        ram[53] = "0b10111101100000101011001000100111";
        ram[54] = "0b00111110000111011100010100011100";
        ram[55] = "0b00111101100100100100010111000100";
        ram[56] = "0b10111100101000100011101000111101";
        ram[57] = "0b10111101101111011101110100101110";
        ram[58] = "0b10111101000100001110010100011110";
        ram[59] = "0b10111101101100111101111011101111";
        ram[60] = "0b00111101100001011000100111001101";
        ram[61] = "0b00111101100110000101000000011010";
        ram[62] = "0b00111110001010110001001000011111";
        ram[63] = "0b10111110011011100000110001001000";
        ram[64] = "0b00111101011000011001110101010101";
        ram[65] = "0b00111101010010101001000001001100";
        ram[66] = "0b10111110010010011001010000111100";
        ram[67] = "0b00111101101011010111011111001101";
        ram[68] = "0b10111110001010000111011010010110";
        ram[69] = "0b00111110000000011111000000100001";
        ram[70] = "0b10111100101100111100010110101110";
        ram[71] = "0b10111110000110001110010011011011";
        ram[72] = "0b00111101111000101110001111011100";
        ram[73] = "0b00111110010010100111001110011111";
        ram[74] = "0b10111101011010001111110010000011";
        ram[75] = "0b10111110100101110011001011000101";
        ram[76] = "0b10111110011011111111100110011110";
        ram[77] = "0b00111101100101110101110101101001";
        ram[78] = "0b00111110010010100011101001010101";
        ram[79] = "0b10111110010110110000011111100001";
        ram[80] = "0b00111110100001001011101100110000";
        ram[81] = "0b10111110000110111001000111100100";
        ram[82] = "0b10111101000100001100101101110011";
        ram[83] = "0b00111110011100010101001000110011";
        ram[84] = "0b00111101000101000100100000001111";
        ram[85] = "0b10111101110101000011001011111010";
        ram[86] = "0b00111110001101111010001100010110";
        ram[87] = "0b10111101101111010000000000011100";
        ram[88] = "0b10111011111110101010011100101101";
        ram[89] = "0b00111110000010101110111111101011";
        ram[90] = "0b10111101000111001110110001010101";
        ram[91] = "0b00111110100010001000110100011000";
        ram[92] = "0b00111100111101111111111100001010";
        ram[93] = "0b10111110101100001001011011011001";
        ram[94] = "0b10111100010001111011011100000000";
        ram[95] = "0b00111110010000111010101000111101";
        ram[96] = "0b00111101110100001011100110111111";
        ram[97] = "0b00111110011100010011001011000111";
        ram[98] = "0b10111110001110111000110110100111";
        ram[99] = "0b00111011111101111011110100101111";
        ram[100] = "0b10111010100110001100011011100101";
        ram[101] = "0b10111101010101110010011110000110";
        ram[102] = "0b00111011101010101001100111101000";
        ram[103] = "0b00111101101101100001001010010010";
        ram[104] = "0b10111110001000010100110010011101";
        ram[105] = "0b10111101010111111011001100111101";
        ram[106] = "0b00111110010111010111100011011001";
        ram[107] = "0b00111110010101100111101010001100";
        ram[108] = "0b00111101111011001111101010011110";
        ram[109] = "0b00111101011100000000010001001001";
        ram[110] = "0b00111101011011111100001100100101";
        ram[111] = "0b10111101111110000010100100000010";
        ram[112] = "0b00111110010110101101100100001011";
        ram[113] = "0b00111101000110001001010011000110";
        ram[114] = "0b00111110000001101100001000001011";
        ram[115] = "0b10111101001101100010011101100101";
        ram[116] = "0b10111101100110001001100010111111";
        ram[117] = "0b10111101111111011110100100011001";
        ram[118] = "0b10111110001011001100010100011111";
        ram[119] = "0b00111110011110100011000011101001";
        ram[120] = "0b10111110011110110101110001000010";
        ram[121] = "0b00111101010101001110010100011000";
        ram[122] = "0b00111100001010100010101010111101";
        ram[123] = "0b10111101011001101110011100010111";
        ram[124] = "0b00111110011100100001101000111110";
        ram[125] = "0b10111101011101101110110001000001";
        ram[126] = "0b10111101100001011011011100110011";
        ram[127] = "0b00111101101001111101111100001100";
        ram[128] = "0b10111101110010101001000010001010";
        ram[129] = "0b00111110010001000010110101111011";
        ram[130] = "0b10111110000011000011111001011100";
        ram[131] = "0b10111110000011011101101000111001";
        ram[132] = "0b10111101100110111000000100110010";
        ram[133] = "0b10111011000111000010010011100111";
        ram[134] = "0b00111100101011000100110100001011";
        ram[135] = "0b00111110000010110111010011000010";
        ram[136] = "0b00111110010010101000110100101111";
        ram[137] = "0b10111100010101111111010011101011";
        ram[138] = "0b10111110010010101100011011111000";
        ram[139] = "0b00111101000101110101000010000000";
        ram[140] = "0b10111101011011110111110001100110";
        ram[141] = "0b00111100011110000100010010011100";
        ram[142] = "0b10111101111110011000100111000011";
        ram[143] = "0b10111010001110111001010111101101";
        ram[144] = "0b00111100101110101001111111110111";
        ram[145] = "0b00111010011110001101111010011011";
        ram[146] = "0b10111101000011101011001010110000";
        ram[147] = "0b00111110001000010001001001001011";
        ram[148] = "0b10111101110110011100011001100010";
        ram[149] = "0b00111101101000111010011110000101";
        ram[150] = "0b10111101101100100100110111010111";
        ram[151] = "0b10111110000000010010111110000010";
        ram[152] = "0b10111101110011101000101111100101";
        ram[153] = "0b10111101101010011000111010000000";
        ram[154] = "0b00111110001010001110101100100111";
        ram[155] = "0b00111101100100011010000000101001";
        ram[156] = "0b10111100111110001110001111101111";
        ram[157] = "0b10111101001100111001110111110111";
        ram[158] = "0b10111110010000111101001001111101";
        ram[159] = "0b10111110011110101001100101001001";
        ram[160] = "0b10111110010011010010011011110110";
        ram[161] = "0b00111101010110101010101011111001";
        ram[162] = "0b10111101011111001000100000000101";
        ram[163] = "0b10111100100011001001111000010010";
        ram[164] = "0b10111101100101000010011010010000";
        ram[165] = "0b10111110001101111010101010101011";
        ram[166] = "0b00111110000001010111011100110110";
        ram[167] = "0b00111101100011011011100010111011";
        ram[168] = "0b10111100101101111010111011011011";
        ram[169] = "0b10111101100110000101001110011000";
        ram[170] = "0b00111101111110110101100111111101";
        ram[171] = "0b00111110001111001000101000000110";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weizec) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weizec_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weizec) {
meminst = new myip_v1_0_HLS_weizec_ram("myip_v1_0_HLS_weizec_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weizec() {
    delete meminst;
}


};//endmodule
#endif
