

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_NTT_LOOP2'
================================================================
* Date:           Thu Dec 29 14:55:28 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       15|  0.130 us|  0.150 us|   13|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dpu_unit_fu_150  |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_NTT_LOOP2  |       11|       13|         4|          2|          1|  5 ~ 6|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       34|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      127|    -|
|Register             |        -|     -|    40983|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    40983|      161|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        4|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln305_fu_200_p2   |         +|   0|  0|  14|           7|           7|
    |i_47_fu_190_p2        |         +|   0|  0|  10|           3|           1|
    |icmp_ln303_fu_184_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  34|          14|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+------+-----------+
    |                Name                | LUT| Input Size| Bits | Total Bits|
    +------------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                           |  14|          3|     1|          3|
    |ap_done_int                         |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0             |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_46               |   9|          2|     3|          6|
    |ap_sig_allocacmp_this_p3_21_load_1  |   9|          2|  8192|      16384|
    |ap_sig_allocacmp_this_p4_21_load_1  |   9|          2|  8192|      16384|
    |i_fu_70                             |   9|          2|     3|          6|
    |this_p1_20_fu_82                    |   9|          2|  8192|      16384|
    |this_p3_21_fu_78                    |   9|          2|  8192|      16384|
    |this_p4_21_fu_74                    |   9|          2|  8192|      16384|
    |this_pMem_address0                  |  14|          3|     8|         24|
    |this_pMem_we0                       |   9|          2|  1024|       2048|
    +------------------------------------+----+-----------+------+-----------+
    |Total                               | 127|         28| 42002|      84013|
    +------------------------------------+----+-----------+------+-----------+

    * Register: 
    +--------------------------------------+------+----+------+-----------+
    |                 Name                 |  FF  | LUT| Bits | Const Bits|
    +--------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                             |     2|   0|     2|          0|
    |ap_done_reg                           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1               |     1|   0|     1|          0|
    |i_fu_70                               |     3|   0|     3|          0|
    |icmp_ln303_reg_292                    |     1|   0|     1|          0|
    |this_p1_20_fu_82                      |  8192|   0|  8192|          0|
    |this_p3_21_fu_78                      |  8192|   0|  8192|          0|
    |this_p3_ret_reg_301                   |  8192|   0|  8192|          0|
    |this_p4_21_fu_74                      |  8192|   0|  8192|          0|
    |this_p4_ret_reg_307                   |  8192|   0|  8192|          0|
    |this_pMem_addr_reg_296                |     7|   0|     8|          1|
    |this_pMem_addr_reg_296_pp0_iter1_reg  |     7|   0|     8|          1|
    +--------------------------------------+------+----+------+-----------+
    |Total                                 | 40983|   0| 40985|          2|
    +--------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+----------------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |           Source Object          |    C Type    |
+--------------------------------+-----+------+------------+----------------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP2|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP2|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP2|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP2|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP2|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP2|  return value|
|grp_dpu_unit_fu_2995_p_din1     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP2|  return value|
|grp_dpu_unit_fu_2995_p_din2     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP2|  return value|
|grp_dpu_unit_fu_2995_p_din3     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP2|  return value|
|grp_dpu_unit_fu_2995_p_din4     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP2|  return value|
|grp_dpu_unit_fu_2995_p_din5     |  out|     8|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP2|  return value|
|grp_dpu_unit_fu_2995_p_dout0_0  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP2|  return value|
|grp_dpu_unit_fu_2995_p_dout0_1  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP2|  return value|
|grp_dpu_unit_fu_2995_p_ce       |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP2|  return value|
|this_p1_19_reload               |   in|  8192|     ap_none|                 this_p1_19_reload|        scalar|
|this_p3_20_reload               |   in|  8192|     ap_none|                 this_p3_20_reload|        scalar|
|this_p4_20_reload               |   in|  8192|     ap_none|                 this_p4_20_reload|        scalar|
|itr_cast                        |   in|     3|     ap_none|                          itr_cast|        scalar|
|this_pMem_address0              |  out|     8|   ap_memory|                         this_pMem|         array|
|this_pMem_ce0                   |  out|     1|   ap_memory|                         this_pMem|         array|
|this_pMem_we0                   |  out|  1024|   ap_memory|                         this_pMem|         array|
|this_pMem_d0                    |  out|  8192|   ap_memory|                         this_pMem|         array|
|this_pMem_q0                    |   in|  8192|   ap_memory|                         this_pMem|         array|
|this_pMem_load_17               |   in|  8192|     ap_none|                 this_pMem_load_17|        scalar|
|this_p1_20_out                  |  out|  8192|      ap_vld|                    this_p1_20_out|       pointer|
|this_p1_20_out_ap_vld           |  out|     1|      ap_vld|                    this_p1_20_out|       pointer|
|this_p3_21_out                  |  out|  8192|      ap_vld|                    this_p3_21_out|       pointer|
|this_p3_21_out_ap_vld           |  out|     1|      ap_vld|                    this_p3_21_out|       pointer|
|this_p4_21_out                  |  out|  8192|      ap_vld|                    this_p4_21_out|       pointer|
|this_p4_21_out_ap_vld           |  out|     1|      ap_vld|                    this_p4_21_out|       pointer|
+--------------------------------+-----+------+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_p4_21 = alloca i32 1"   --->   Operation 8 'alloca' 'this_p4_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_p3_21 = alloca i32 1"   --->   Operation 9 'alloca' 'this_p3_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_p1_20 = alloca i32 1"   --->   Operation 10 'alloca' 'this_p1_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem"   --->   Operation 11 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%this_pMem_load_17_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_pMem_load_17"   --->   Operation 13 'read' 'this_pMem_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 14 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%this_p4_20_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p4_20_reload"   --->   Operation 15 'read' 'this_p4_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%this_p3_20_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p3_20_reload"   --->   Operation 16 'read' 'this_p3_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%this_p1_19_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p1_19_reload"   --->   Operation 17 'read' 'this_p1_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p1_19_reload_read, i8192 %this_p1_20"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p3_20_reload_read, i8192 %this_p3_21"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p4_20_reload_read, i8192 %this_p4_21"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i347"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_46 = load i3 %i" [HLS_Final_vitis_src/dpu.cpp:303]   --->   Operation 23 'load' 'i_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.56ns)   --->   "%icmp_ln303 = icmp_eq  i3 %i_46, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:303]   --->   Operation 25 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%i_47 = add i3 %i_46, i3 1" [HLS_Final_vitis_src/dpu.cpp:303]   --->   Operation 27 'add' 'i_47' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %for.body.i347.split, void %for.body.i336.loopexit.exitStub" [HLS_Final_vitis_src/dpu.cpp:303]   --->   Operation 28 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i3 %i_46" [HLS_Final_vitis_src/dpu.cpp:305]   --->   Operation 29 'zext' 'zext_ln305' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.85ns)   --->   "%add_ln305 = add i7 %zext_ln305, i7 76" [HLS_Final_vitis_src/dpu.cpp:305]   --->   Operation 30 'add' 'add_ln305' <Predicate = (!icmp_ln303)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%idxprom_i364 = zext i7 %add_ln305" [HLS_Final_vitis_src/dpu.cpp:305]   --->   Operation 31 'zext' 'idxprom_i364' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%this_pMem_addr = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i364" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 32 'getelementptr' 'this_pMem_addr' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 33 'load' 'this_pMem_load' <Predicate = (!icmp_ln303)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln303 = store i3 %i_47, i3 %i" [HLS_Final_vitis_src/dpu.cpp:303]   --->   Operation 34 'store' 'store_ln303' <Predicate = (!icmp_ln303)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.12>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%this_p4_21_load_1 = load i8192 %this_p4_21" [HLS_Final_vitis_src/dpu.cpp:306]   --->   Operation 35 'load' 'this_p4_21_load_1' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%this_p3_21_load_1 = load i8192 %this_p3_21" [HLS_Final_vitis_src/dpu.cpp:306]   --->   Operation 36 'load' 'this_p3_21_load_1' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 37 'load' 'this_pMem_load' <Predicate = (!icmp_ln303)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 38 [2/2] (5.82ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_17_read, i8192 %this_p3_21_load_1, i8192 %this_p4_21_load_1, i8 2" [HLS_Final_vitis_src/dpu.cpp:306]   --->   Operation 38 'call' 'call_ret' <Predicate = (!icmp_ln303)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln303 = store i8192 %this_pMem_load, i8192 %this_p1_20" [HLS_Final_vitis_src/dpu.cpp:303]   --->   Operation 39 'store' 'store_ln303' <Predicate = (!icmp_ln303)> <Delay = 0.46>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%this_p4_21_load = load i8192 %this_p4_21"   --->   Operation 48 'load' 'this_p4_21_load' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%this_p3_21_load = load i8192 %this_p3_21"   --->   Operation 49 'load' 'this_p3_21_load' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%this_p1_20_load = load i8192 %this_p1_20"   --->   Operation 50 'load' 'this_p1_20_load' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p1_20_out, i8192 %this_p1_20_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p3_21_out, i8192 %this_p3_21_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p4_21_out, i8192 %this_p4_21_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln303)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 40 [1/2] (6.91ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_17_read, i8192 %this_p3_21_load_1, i8192 %this_p4_21_load_1, i8 2" [HLS_Final_vitis_src/dpu.cpp:306]   --->   Operation 40 'call' 'call_ret' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%this_p3_ret = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:306]   --->   Operation 41 'extractvalue' 'this_p3_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%this_p4_ret = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:306]   --->   Operation 42 'extractvalue' 'this_p4_ret' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln303 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48" [HLS_Final_vitis_src/dpu.cpp:303]   --->   Operation 43 'specloopname' 'specloopname_ln303' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.29ns)   --->   "%store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr, i8192 %this_p3_ret, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 44 'store' 'store_ln82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_4 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln303 = store i8192 %this_p3_ret, i8192 %this_p3_21" [HLS_Final_vitis_src/dpu.cpp:303]   --->   Operation 45 'store' 'store_ln303' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln303 = store i8192 %this_p4_ret, i8192 %this_p4_21" [HLS_Final_vitis_src/dpu.cpp:303]   --->   Operation 46 'store' 'store_ln303' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln303 = br void %for.body.i347" [HLS_Final_vitis_src/dpu.cpp:303]   --->   Operation 47 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_p1_19_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p3_20_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p4_20_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_pMem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ this_pMem_load_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p1_20_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p3_21_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p4_21_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 01000]
this_p4_21                 (alloca                ) [ 01111]
this_p3_21                 (alloca                ) [ 01111]
this_p1_20                 (alloca                ) [ 01100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000]
specmemcore_ln0            (specmemcore           ) [ 00000]
this_pMem_load_17_read     (read                  ) [ 00100]
itr_cast_read              (read                  ) [ 00000]
this_p4_20_reload_read     (read                  ) [ 00000]
this_p3_20_reload_read     (read                  ) [ 00000]
this_p1_19_reload_read     (read                  ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
br_ln0                     (br                    ) [ 00000]
i_46                       (load                  ) [ 00000]
specpipeline_ln0           (specpipeline          ) [ 00000]
icmp_ln303                 (icmp                  ) [ 01100]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000]
i_47                       (add                   ) [ 00000]
br_ln303                   (br                    ) [ 00000]
zext_ln305                 (zext                  ) [ 00000]
add_ln305                  (add                   ) [ 00000]
idxprom_i364               (zext                  ) [ 00000]
this_pMem_addr             (getelementptr         ) [ 01111]
store_ln303                (store                 ) [ 00000]
this_p4_21_load_1          (load                  ) [ 00000]
this_p3_21_load_1          (load                  ) [ 00000]
this_pMem_load             (load                  ) [ 00000]
store_ln303                (store                 ) [ 00000]
call_ret                   (call                  ) [ 00000]
this_p3_ret                (extractvalue          ) [ 00101]
this_p4_ret                (extractvalue          ) [ 00101]
specloopname_ln303         (specloopname          ) [ 00000]
store_ln82                 (store                 ) [ 00000]
store_ln303                (store                 ) [ 00000]
store_ln303                (store                 ) [ 00000]
br_ln303                   (br                    ) [ 00000]
this_p4_21_load            (load                  ) [ 00000]
this_p3_21_load            (load                  ) [ 00000]
this_p1_20_load            (load                  ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
ret_ln0                    (ret                   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_p1_19_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_19_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_p3_20_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_20_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_p4_20_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_20_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="itr_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_pMem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_pMem_load_17">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem_load_17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="this_p1_20_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_20_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_p3_21_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_21_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_p4_21_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_21_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="this_p4_21_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p4_21/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="this_p3_21_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p3_21/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="this_p1_20_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p1_20/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="this_pMem_load_17_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8192" slack="0"/>
<pin id="88" dir="0" index="1" bw="8192" slack="0"/>
<pin id="89" dir="1" index="2" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_pMem_load_17_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="itr_cast_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="this_p4_20_reload_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8192" slack="0"/>
<pin id="100" dir="0" index="1" bw="8192" slack="0"/>
<pin id="101" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p4_20_reload_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="this_p3_20_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8192" slack="0"/>
<pin id="106" dir="0" index="1" bw="8192" slack="0"/>
<pin id="107" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p3_20_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="this_p1_19_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8192" slack="0"/>
<pin id="112" dir="0" index="1" bw="8192" slack="0"/>
<pin id="113" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p1_19_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln0_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="8192" slack="0"/>
<pin id="119" dir="0" index="2" bw="8192" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln0_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="8192" slack="0"/>
<pin id="126" dir="0" index="2" bw="8192" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="8192" slack="0"/>
<pin id="133" dir="0" index="2" bw="8192" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="this_pMem_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8192" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8192" slack="1"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_pMem_load/1 store_ln82/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_dpu_unit_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16384" slack="0"/>
<pin id="152" dir="0" index="1" bw="8192" slack="0"/>
<pin id="153" dir="0" index="2" bw="8192" slack="1"/>
<pin id="154" dir="0" index="3" bw="8192" slack="0"/>
<pin id="155" dir="0" index="4" bw="8192" slack="0"/>
<pin id="156" dir="0" index="5" bw="3" slack="0"/>
<pin id="157" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8192" slack="0"/>
<pin id="163" dir="0" index="1" bw="8192" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln0_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8192" slack="0"/>
<pin id="168" dir="0" index="1" bw="8192" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8192" slack="0"/>
<pin id="173" dir="0" index="1" bw="8192" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_46_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_46/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln303_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_47_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_47/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln305_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln305/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln305_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="0"/>
<pin id="203" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln305/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="idxprom_i364_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i364/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln303_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="this_p4_21_load_1_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8192" slack="1"/>
<pin id="218" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_21_load_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="this_p3_21_load_1_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8192" slack="1"/>
<pin id="222" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_21_load_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln303_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8192" slack="0"/>
<pin id="226" dir="0" index="1" bw="8192" slack="1"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="this_p3_ret_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16384" slack="0"/>
<pin id="231" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p3_ret/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="this_p4_ret_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16384" slack="0"/>
<pin id="235" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p4_ret/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln303_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8192" slack="1"/>
<pin id="239" dir="0" index="1" bw="8192" slack="3"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln303_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8192" slack="1"/>
<pin id="243" dir="0" index="1" bw="8192" slack="3"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="this_p4_21_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8192" slack="1"/>
<pin id="247" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_21_load/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="this_p3_21_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8192" slack="1"/>
<pin id="251" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_21_load/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="this_p1_20_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8192" slack="1"/>
<pin id="255" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p1_20_load/2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="264" class="1005" name="this_p4_21_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8192" slack="0"/>
<pin id="266" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p4_21 "/>
</bind>
</comp>

<comp id="272" class="1005" name="this_p3_21_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8192" slack="0"/>
<pin id="274" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p3_21 "/>
</bind>
</comp>

<comp id="280" class="1005" name="this_p1_20_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8192" slack="0"/>
<pin id="282" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p1_20 "/>
</bind>
</comp>

<comp id="287" class="1005" name="this_pMem_load_17_read_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8192" slack="1"/>
<pin id="289" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_load_17_read "/>
</bind>
</comp>

<comp id="292" class="1005" name="icmp_ln303_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln303 "/>
</bind>
</comp>

<comp id="296" class="1005" name="this_pMem_addr_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="this_p3_ret_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8192" slack="1"/>
<pin id="303" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p3_ret "/>
</bind>
</comp>

<comp id="307" class="1005" name="this_p4_ret_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8192" slack="1"/>
<pin id="309" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p4_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="68" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="68" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="144" pin="3"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="58" pin="0"/><net_sink comp="150" pin=5"/></net>

<net id="165"><net_src comp="110" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="104" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="98" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="92" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="181" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="181" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="215"><net_src comp="190" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="150" pin=4"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="150" pin=3"/></net>

<net id="228"><net_src comp="144" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="150" pin="6"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="150" pin="6"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="260"><net_src comp="70" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="267"><net_src comp="74" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="271"><net_src comp="264" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="275"><net_src comp="78" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="283"><net_src comp="82" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="290"><net_src comp="86" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="295"><net_src comp="184" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="137" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="304"><net_src comp="229" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="310"><net_src comp="233" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="241" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_pMem | {4 }
	Port: this_p1_20_out | {2 }
	Port: this_p3_21_out | {2 }
	Port: this_p4_21_out | {2 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_NTT_LOOP2 : this_p1_19_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_NTT_LOOP2 : this_p3_20_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_NTT_LOOP2 : this_p4_20_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_NTT_LOOP2 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_NTT_LOOP2 : this_pMem | {1 2 }
	Port: dpu_func_Pipeline_FUNC_NTT_LOOP2 : this_pMem_load_17 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_46 : 1
		icmp_ln303 : 2
		i_47 : 2
		br_ln303 : 3
		zext_ln305 : 2
		add_ln305 : 3
		idxprom_i364 : 4
		this_pMem_addr : 5
		this_pMem_load : 6
		store_ln303 : 3
	State 2
		call_ret : 1
		store_ln303 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		this_p3_ret : 1
		this_p4_ret : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   call   |         grp_dpu_unit_fu_150        |   768   |  57349  |  118398 |
|----------|------------------------------------|---------|---------|---------|
|    add   |             i_47_fu_190            |    0    |    0    |    10   |
|          |          add_ln305_fu_200          |    0    |    0    |    14   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln303_fu_184         |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          |  this_pMem_load_17_read_read_fu_86 |    0    |    0    |    0    |
|          |      itr_cast_read_read_fu_92      |    0    |    0    |    0    |
|   read   |  this_p4_20_reload_read_read_fu_98 |    0    |    0    |    0    |
|          | this_p3_20_reload_read_read_fu_104 |    0    |    0    |    0    |
|          | this_p1_19_reload_read_read_fu_110 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       write_ln0_write_fu_116       |    0    |    0    |    0    |
|   write  |       write_ln0_write_fu_123       |    0    |    0    |    0    |
|          |       write_ln0_write_fu_130       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   zext   |          zext_ln305_fu_196         |    0    |    0    |    0    |
|          |         idxprom_i364_fu_206        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|extractvalue|         this_p3_ret_fu_229         |    0    |    0    |    0    |
|          |         this_p4_ret_fu_233         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |   768   |  57349  |  118430 |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|           i_reg_257          |    3   |
|      icmp_ln303_reg_292      |    1   |
|      this_p1_20_reg_280      |  8192  |
|      this_p3_21_reg_272      |  8192  |
|      this_p3_ret_reg_301     |  8192  |
|      this_p4_21_reg_264      |  8192  |
|      this_p4_ret_reg_307     |  8192  |
|    this_pMem_addr_reg_296    |    8   |
|this_pMem_load_17_read_reg_287|  8192  |
+------------------------------+--------+
|             Total            |  49164 |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_144 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    -   |  57349 | 118430 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |  49164 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   | 106513 | 118439 |
+-----------+--------+--------+--------+--------+
