library ieee;
use ieee.std_Logic_1164.all;
entity leccion is 
port(A, B, C, D: in std_logic;
f1: out std_logic);
end leccion;
architecture prueba of leccion is 
begin
f1 <= (A OR B) XNOR (C AND D); 
end prueba
