## ==============================================================
## Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
## Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
## ==============================================================

C:\work\zynq\hls\hls_projects\sobel_edge\solution1\impl\verilog>C:/Xilinx/Vivado/2019.1/bin/vivado  -notrace -mode batch -source run_vivadosyn.tcl   || exit $? 

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivadosyn.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Wrote  : <C:\work\zynq\hls\hls_projects\sobel_edge\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Slave segment </hls_inst/s_axi_CONTROL_BUS/Reg> is being mapped into address space </s_axi_CONTROL_BUS> at <0x0000_0000 [ 4K ]>
INFO: [#UNDEF] Changing parameter ADDR_WIDTH on bus interface /s_axi_CONTROL_BUS from 4 to 12 due to existing assignment(s) on address space /s_axi_CONTROL_BUS.
Wrote  : <C:\work\zynq\hls\hls_projects\sobel_edge\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Wed Jun  3 20:21:50 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Jun  3 20:21:51 2020] Launched synth_1...
Run output will be captured here: C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.runs/synth_1/runme.log
[Wed Jun  3 20:21:51 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29292 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1272.602 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-19472-Automation-PC/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-19472-Automation-PC/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1308.652 ; gain = 36.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1313.602 ; gain = 41.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1313.602 ; gain = 41.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/sobel_accel.xdc]
Finished Parsing XDC File [C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/sobel_accel.xdc]
Parsing XDC File [C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1345.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1345.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1345.367 ; gain = 72.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1345.367 ; gain = 72.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1345.367 ; gain = 72.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1345.367 ; gain = 72.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1345.367 ; gain = 72.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1937.434 ; gain = 664.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1937.434 ; gain = 664.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1946.957 ; gain = 674.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    78|
|2     |  bd_0_i |bd_0   |    78|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1962.789 ; gain = 658.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1996.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1996.473 ; gain = 1600.922
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1996.473 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  3 20:25:57 2020...
[Wed Jun  3 20:25:59 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:04:09 . Memory (MB): peak = 590.789 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint 'c:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 370 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/sobel_accel.xdc]
Finished Parsing XDC File [C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/sobel_accel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1481.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 8 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 29 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1481.332 ; gain = 890.543
Running report: report_utilization -file ./report/sobel_accel_utilization_synth.rpt
Contents of report file './report/sobel_accel_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun  3 20:26:24 2020
| Host         : Automation-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file ./report/sobel_accel_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu3egsbva484-1
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 6034 |     0 |     70560 |  8.55 |
|   LUT as Logic             | 6020 |     0 |     70560 |  8.53 |
|   LUT as Memory            |   14 |     0 |     28800 |  0.05 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   14 |     0 |           |       |
| CLB Registers              | 4390 |     0 |    141120 |  3.11 |
|   Register as Flip Flop    | 4390 |     0 |    141120 |  3.11 |
|   Register as Latch        |    0 |     0 |    141120 |  0.00 |
| CARRY8                     |  245 |     0 |      8820 |  2.78 |
| F7 Muxes                   |   80 |     0 |     35280 |  0.23 |
| F8 Muxes                   |    8 |     0 |     17640 |  0.05 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 105   |          Yes |         Set |            - |
| 4285  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  4.5 |     0 |       216 |  2.08 |
|   RAMB36/FIFO*    |    0 |     0 |       216 |  0.00 |
|   RAMB18          |    9 |     0 |       432 |  2.08 |
|     RAMB18E2 only |    9 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   37 |     0 |       360 | 10.28 |
|   DSP48E2 only |   37 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |        82 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       196 |  0.00 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4285 |            Register |
| LUT6     | 3103 |                 CLB |
| LUT3     | 1293 |                 CLB |
| LUT4     |  949 |                 CLB |
| LUT5     |  863 |                 CLB |
| LUT2     |  677 |                 CLB |
| CARRY8   |  245 |                 CLB |
| LUT1     |  203 |                 CLB |
| FDSE     |  105 |            Register |
| MUXF7    |   80 |                 CLB |
| DSP48E2  |   37 |          Arithmetic |
| SRL16E   |   14 |                 CLB |
| RAMB18E2 |    9 |           Block Ram |
| MUXF8    |    8 |                 CLB |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/sobel_accel_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:48 ; elapsed = 00:01:07 . Memory (MB): peak = 3840.168 ; gain = 2358.836
Contents of report file './report/sobel_accel_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Wed Jun  3 20:27:31 2020
| Host              : Automation-PC running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -file ./report/sobel_accel_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.035        0.000                      0                10119        0.064        0.000                      0                10119        4.427        0.000                       0                  4435  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.035        0.000                      0                10119        0.064        0.000                      0                10119        4.427        0.000                       0                  4435  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1513_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 4.371ns (73.376%)  route 1.586ns (26.624%))
  Logic Levels:           15  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT2=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4637, unset)         0.000     0.000    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.001     1.001 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=2, unplaced)         0.237     1.238    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/DOUTBDOUT[0]
                         LUT6 (Prop_LUT6_I0_O)        0.179     1.417 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/right_border_buf_0_s_fu_178[0]_i_1/O
                         net (fo=4, unplaced)         0.222     1.639    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/col_buf_0_val_0_0_fu_802_p3[0]
                         LUT6 (Prop_LUT6_I5_O)        0.040     1.679 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/src_kernel_win_0_va_4_fu_170[0]_i_1/O
                         net (fo=3, unplaced)         0.274     1.953    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/D[0]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DIN[0]_D_DATA[0])
                                                      0.306     2.259 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, unplaced)         0.000     2.259    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD_DATA.D_DATA<0>
                         DSP_PREADD (Prop_DSP_PREADD_D_DATA[0]_AD[12])
                                                      0.661     2.920 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD_INST/AD[12]
                         net (fo=1, unplaced)         0.000     2.920    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD.AD<12>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[12]_AD_DATA[12])
                                                      0.059     2.979 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD_DATA_INST/AD_DATA[12]
                         net (fo=1, unplaced)         0.000     2.979    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD_DATA.AD_DATA<12>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[12]_U[13])
                                                      0.740     3.719 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, unplaced)         0.000     3.719    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_MULTIPLIER.U<13>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[13]_U_DATA[13])
                                                      0.059     3.778 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, unplaced)         0.000     3.778    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_M_DATA.U_DATA<13>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[13]_ALU_OUT[13])
                                                      0.699     4.477 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, unplaced)         0.000     4.477    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_ALU.ALU_OUT<13>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[13]_P[13])
                                                      0.141     4.618 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_OUTPUT_INST/P[13]
                         net (fo=3, unplaced)         0.250     4.868    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/P[13]
                         LUT2 (Prop_LUT2_I0_O)        0.064     4.932 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/add_ln703_5_fu_1107_p2__2_carry__0_i_45/O
                         net (fo=1, unplaced)         0.121     5.053    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/add_ln703_5_fu_1107_p2__2_carry__0_i_11_1
                         LUT6 (Prop_LUT6_I5_O)        0.040     5.093 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/add_ln703_5_fu_1107_p2__2_carry__0_i_22/O
                         net (fo=2, unplaced)         0.210     5.303    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/add_ln703_5_fu_1107_p2__2_carry__0_i_22_n_1
                         LUT6 (Prop_LUT6_I5_O)        0.040     5.343 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/add_ln703_5_fu_1107_p2__2_carry__0_i_2/O
                         net (fo=2, unplaced)         0.210     5.553    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/src_kernel_win_0_va_3_fu_166_reg[3][6]
                         LUT6 (Prop_LUT6_I0_O)        0.039     5.592 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/add_ln703_5_fu_1107_p2__2_carry__0_i_10/O
                         net (fo=1, unplaced)         0.024     5.616    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U_n_52
                         CARRY8 (Prop_CARRY8_S[6]_CO[7])
                                                      0.157     5.773 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__2_carry__0/CO[7]
                         net (fo=1, unplaced)         0.007     5.780    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__2_carry__0_n_1
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     5.926 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__2_carry__1/O[7]
                         net (fo=1, unplaced)         0.031     5.957    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2[23]
                         FDRE                                         r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1513_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4637, unset)         0.000    10.000    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1513_reg[23]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.027     9.992    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1513_reg[23]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  4.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_reg_263_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_reg_499_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.056ns (50.909%)  route 0.054ns (49.091%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4637, unset)         0.000     0.000    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_reg_263_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_reg_263_reg[10]/Q
                         net (fo=2, unplaced)         0.047     0.085    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_reg_263[10]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.103 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_reg_499_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.110    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_fu_410_p2[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_reg_499_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4637, unset)         0.000     0.000    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_reg_499_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_reg_499_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261                bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427                bd_0_i/hls_inst/inst/AddWeighted_U0/icmp_ln355_reg_1093_pp0_iter13_reg_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427                bd_0_i/hls_inst/inst/AddWeighted_U0/icmp_ln355_reg_1093_pp0_iter13_reg_reg[0]_srl4/CLK




HLS EXTRACTION: calculating BRAM count: (9 bram18) + 2 * (0 bram36)
HLS EXTRACTION: synth area_totals:  0 70560 141120 360 432 0 0
HLS EXTRACTION: synth area_current: 0 6034 4390 37 9 0 14 0 0 0
HLS EXTRACTION: generated C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/report/verilog/sobel_accel_export.xml


Implementation tool: Xilinx Vivado v.2019.1
Project:             sobel_edge
Solution:            solution1
Device target:       xczu3eg-sbva484-1-e
Report date:         Wed Jun 03 20:27:31 +0900 2020

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           6034
FF:            4390
DSP:             37
BRAM:             9
SRL:             14
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.965
Timing met

HLS EXTRACTION: generated C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/report/verilog/sobel_accel_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Jun  3 20:27:31 2020...
