--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml FPALU.twx FPALU.ncd -o FPALU.twr FPALU.pcf

Design file:              FPALU.ncd
Physical constraint file: FPALU.pcf
Device,package,speed:     xc3sd3400a,fg676,-4 (PRODUCTION 1.34 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock selector<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |   23.092(F)|    8.893(F)|out_or0000        |   0.000|
a<1>        |   20.905(F)|    9.243(F)|out_or0000        |   0.000|
a<2>        |   23.266(F)|    6.684(F)|out_or0000        |   0.000|
a<3>        |   22.023(F)|    8.933(F)|out_or0000        |   0.000|
a<4>        |   25.460(F)|    5.843(F)|out_or0000        |   0.000|
a<5>        |   21.502(F)|    9.036(F)|out_or0000        |   0.000|
a<6>        |   22.662(F)|    7.420(F)|out_or0000        |   0.000|
a<7>        |   21.354(F)|    7.966(F)|out_or0000        |   0.000|
a<8>        |   21.313(F)|    9.173(F)|out_or0000        |   0.000|
a<9>        |   26.033(F)|    6.154(F)|out_or0000        |   0.000|
a<10>       |   20.902(F)|    8.569(F)|out_or0000        |   0.000|
a<11>       |   21.309(F)|    8.090(F)|out_or0000        |   0.000|
a<12>       |   23.120(F)|    9.171(F)|out_or0000        |   0.000|
a<13>       |   20.941(F)|    9.279(F)|out_or0000        |   0.000|
a<14>       |   22.683(F)|    8.849(F)|out_or0000        |   0.000|
a<15>       |   19.773(F)|    7.956(F)|out_or0000        |   0.000|
a<16>       |   20.803(F)|    8.112(F)|out_or0000        |   0.000|
a<17>       |   17.831(F)|    8.950(F)|out_or0000        |   0.000|
a<18>       |   18.957(F)|    6.195(F)|out_or0000        |   0.000|
a<19>       |   19.573(F)|    8.683(F)|out_or0000        |   0.000|
a<20>       |   17.967(F)|    8.907(F)|out_or0000        |   0.000|
a<21>       |   21.389(F)|    6.481(F)|out_or0000        |   0.000|
a<22>       |   17.830(F)|    9.120(F)|out_or0000        |   0.000|
a<23>       |   20.262(F)|    8.047(F)|out_or0000        |   0.000|
a<24>       |   20.090(F)|    9.019(F)|out_or0000        |   0.000|
a<25>       |   21.414(F)|    7.223(F)|out_or0000        |   0.000|
a<26>       |   20.710(F)|    8.727(F)|out_or0000        |   0.000|
a<27>       |   20.103(F)|    8.428(F)|out_or0000        |   0.000|
a<28>       |   19.297(F)|    9.361(F)|out_or0000        |   0.000|
a<29>       |   20.798(F)|    7.700(F)|out_or0000        |   0.000|
a<30>       |   21.246(F)|    8.194(F)|out_or0000        |   0.000|
a<31>       |   -5.403(F)|    9.060(F)|out_or0000        |   0.000|
b<0>        |   20.491(F)|    7.813(F)|out_or0000        |   0.000|
b<1>        |   22.046(F)|    9.106(F)|out_or0000        |   0.000|
b<2>        |   20.061(F)|    8.192(F)|out_or0000        |   0.000|
b<3>        |   20.399(F)|    7.025(F)|out_or0000        |   0.000|
b<4>        |   20.585(F)|    9.363(F)|out_or0000        |   0.000|
b<5>        |   24.893(F)|    7.658(F)|out_or0000        |   0.000|
b<6>        |   21.106(F)|    8.937(F)|out_or0000        |   0.000|
b<7>        |   20.103(F)|    8.535(F)|out_or0000        |   0.000|
b<8>        |   20.537(F)|    9.204(F)|out_or0000        |   0.000|
b<9>        |   20.608(F)|    7.071(F)|out_or0000        |   0.000|
b<10>       |   19.818(F)|    8.287(F)|out_or0000        |   0.000|
b<11>       |   19.507(F)|    9.007(F)|out_or0000        |   0.000|
b<12>       |   20.557(F)|    6.394(F)|out_or0000        |   0.000|
b<13>       |   20.302(F)|    8.094(F)|out_or0000        |   0.000|
b<14>       |   19.666(F)|    6.270(F)|out_or0000        |   0.000|
b<15>       |   19.965(F)|    7.928(F)|out_or0000        |   0.000|
b<16>       |   19.675(F)|    7.549(F)|out_or0000        |   0.000|
b<17>       |   13.057(F)|    8.079(F)|out_or0000        |   0.000|
b<18>       |   12.637(F)|    7.890(F)|out_or0000        |   0.000|
b<19>       |   12.919(F)|    7.043(F)|out_or0000        |   0.000|
b<20>       |   13.635(F)|    7.502(F)|out_or0000        |   0.000|
b<21>       |   12.725(F)|    8.437(F)|out_or0000        |   0.000|
b<22>       |   13.422(F)|    8.698(F)|out_or0000        |   0.000|
b<23>       |   20.688(F)|    8.431(F)|out_or0000        |   0.000|
b<24>       |   20.553(F)|    7.721(F)|out_or0000        |   0.000|
b<25>       |   20.285(F)|    8.754(F)|out_or0000        |   0.000|
b<26>       |   19.192(F)|    7.833(F)|out_or0000        |   0.000|
b<27>       |   20.655(F)|    5.967(F)|out_or0000        |   0.000|
b<28>       |   20.529(F)|    7.595(F)|out_or0000        |   0.000|
b<29>       |   20.745(F)|    6.472(F)|out_or0000        |   0.000|
b<30>       |   19.938(F)|    7.373(F)|out_or0000        |   0.000|
b<31>       |   -5.566(F)|    9.191(F)|out_or0000        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock selector<1>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |   23.050(F)|    8.946(F)|out_or0000        |   0.000|
a<1>        |   20.863(F)|    9.296(F)|out_or0000        |   0.000|
a<2>        |   23.224(F)|    6.737(F)|out_or0000        |   0.000|
a<3>        |   21.981(F)|    8.986(F)|out_or0000        |   0.000|
a<4>        |   25.418(F)|    5.896(F)|out_or0000        |   0.000|
a<5>        |   21.460(F)|    9.089(F)|out_or0000        |   0.000|
a<6>        |   22.620(F)|    7.473(F)|out_or0000        |   0.000|
a<7>        |   21.312(F)|    8.019(F)|out_or0000        |   0.000|
a<8>        |   21.271(F)|    9.226(F)|out_or0000        |   0.000|
a<9>        |   25.991(F)|    6.207(F)|out_or0000        |   0.000|
a<10>       |   20.860(F)|    8.622(F)|out_or0000        |   0.000|
a<11>       |   21.267(F)|    8.143(F)|out_or0000        |   0.000|
a<12>       |   23.078(F)|    9.224(F)|out_or0000        |   0.000|
a<13>       |   20.899(F)|    9.332(F)|out_or0000        |   0.000|
a<14>       |   22.641(F)|    8.902(F)|out_or0000        |   0.000|
a<15>       |   19.731(F)|    8.009(F)|out_or0000        |   0.000|
a<16>       |   20.761(F)|    8.165(F)|out_or0000        |   0.000|
a<17>       |   17.789(F)|    9.003(F)|out_or0000        |   0.000|
a<18>       |   18.915(F)|    6.248(F)|out_or0000        |   0.000|
a<19>       |   19.531(F)|    8.736(F)|out_or0000        |   0.000|
a<20>       |   17.925(F)|    8.960(F)|out_or0000        |   0.000|
a<21>       |   21.347(F)|    6.534(F)|out_or0000        |   0.000|
a<22>       |   17.788(F)|    9.173(F)|out_or0000        |   0.000|
a<23>       |   20.220(F)|    8.100(F)|out_or0000        |   0.000|
a<24>       |   20.048(F)|    9.072(F)|out_or0000        |   0.000|
a<25>       |   21.372(F)|    7.276(F)|out_or0000        |   0.000|
a<26>       |   20.668(F)|    8.780(F)|out_or0000        |   0.000|
a<27>       |   20.061(F)|    8.481(F)|out_or0000        |   0.000|
a<28>       |   19.255(F)|    9.414(F)|out_or0000        |   0.000|
a<29>       |   20.756(F)|    7.753(F)|out_or0000        |   0.000|
a<30>       |   21.204(F)|    8.247(F)|out_or0000        |   0.000|
a<31>       |   -5.445(F)|    9.113(F)|out_or0000        |   0.000|
b<0>        |   20.449(F)|    7.866(F)|out_or0000        |   0.000|
b<1>        |   22.004(F)|    9.159(F)|out_or0000        |   0.000|
b<2>        |   20.019(F)|    8.245(F)|out_or0000        |   0.000|
b<3>        |   20.357(F)|    7.078(F)|out_or0000        |   0.000|
b<4>        |   20.543(F)|    9.416(F)|out_or0000        |   0.000|
b<5>        |   24.851(F)|    7.711(F)|out_or0000        |   0.000|
b<6>        |   21.064(F)|    8.990(F)|out_or0000        |   0.000|
b<7>        |   20.061(F)|    8.588(F)|out_or0000        |   0.000|
b<8>        |   20.495(F)|    9.257(F)|out_or0000        |   0.000|
b<9>        |   20.566(F)|    7.124(F)|out_or0000        |   0.000|
b<10>       |   19.776(F)|    8.340(F)|out_or0000        |   0.000|
b<11>       |   19.465(F)|    9.060(F)|out_or0000        |   0.000|
b<12>       |   20.515(F)|    6.447(F)|out_or0000        |   0.000|
b<13>       |   20.260(F)|    8.147(F)|out_or0000        |   0.000|
b<14>       |   19.624(F)|    6.323(F)|out_or0000        |   0.000|
b<15>       |   19.923(F)|    7.981(F)|out_or0000        |   0.000|
b<16>       |   19.633(F)|    7.602(F)|out_or0000        |   0.000|
b<17>       |   13.015(F)|    8.132(F)|out_or0000        |   0.000|
b<18>       |   12.595(F)|    7.943(F)|out_or0000        |   0.000|
b<19>       |   12.877(F)|    7.096(F)|out_or0000        |   0.000|
b<20>       |   13.593(F)|    7.555(F)|out_or0000        |   0.000|
b<21>       |   12.683(F)|    8.490(F)|out_or0000        |   0.000|
b<22>       |   13.380(F)|    8.751(F)|out_or0000        |   0.000|
b<23>       |   20.646(F)|    8.484(F)|out_or0000        |   0.000|
b<24>       |   20.511(F)|    7.774(F)|out_or0000        |   0.000|
b<25>       |   20.243(F)|    8.807(F)|out_or0000        |   0.000|
b<26>       |   19.150(F)|    7.886(F)|out_or0000        |   0.000|
b<27>       |   20.613(F)|    6.020(F)|out_or0000        |   0.000|
b<28>       |   20.487(F)|    7.648(F)|out_or0000        |   0.000|
b<29>       |   20.703(F)|    6.525(F)|out_or0000        |   0.000|
b<30>       |   19.896(F)|    7.426(F)|out_or0000        |   0.000|
b<31>       |   -5.608(F)|    9.244(F)|out_or0000        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock selector<2>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |   23.090(F)|    8.896(F)|out_or0000        |   0.000|
a<1>        |   20.903(F)|    9.246(F)|out_or0000        |   0.000|
a<2>        |   23.264(F)|    6.687(F)|out_or0000        |   0.000|
a<3>        |   22.021(F)|    8.936(F)|out_or0000        |   0.000|
a<4>        |   25.458(F)|    5.846(F)|out_or0000        |   0.000|
a<5>        |   21.500(F)|    9.039(F)|out_or0000        |   0.000|
a<6>        |   22.660(F)|    7.423(F)|out_or0000        |   0.000|
a<7>        |   21.352(F)|    7.969(F)|out_or0000        |   0.000|
a<8>        |   21.311(F)|    9.176(F)|out_or0000        |   0.000|
a<9>        |   26.031(F)|    6.157(F)|out_or0000        |   0.000|
a<10>       |   20.900(F)|    8.572(F)|out_or0000        |   0.000|
a<11>       |   21.307(F)|    8.093(F)|out_or0000        |   0.000|
a<12>       |   23.118(F)|    9.174(F)|out_or0000        |   0.000|
a<13>       |   20.939(F)|    9.282(F)|out_or0000        |   0.000|
a<14>       |   22.681(F)|    8.852(F)|out_or0000        |   0.000|
a<15>       |   19.771(F)|    7.959(F)|out_or0000        |   0.000|
a<16>       |   20.801(F)|    8.115(F)|out_or0000        |   0.000|
a<17>       |   17.829(F)|    8.953(F)|out_or0000        |   0.000|
a<18>       |   18.955(F)|    6.198(F)|out_or0000        |   0.000|
a<19>       |   19.571(F)|    8.686(F)|out_or0000        |   0.000|
a<20>       |   17.965(F)|    8.910(F)|out_or0000        |   0.000|
a<21>       |   21.387(F)|    6.484(F)|out_or0000        |   0.000|
a<22>       |   17.828(F)|    9.123(F)|out_or0000        |   0.000|
a<23>       |   20.260(F)|    8.050(F)|out_or0000        |   0.000|
a<24>       |   20.088(F)|    9.022(F)|out_or0000        |   0.000|
a<25>       |   21.412(F)|    7.226(F)|out_or0000        |   0.000|
a<26>       |   20.708(F)|    8.730(F)|out_or0000        |   0.000|
a<27>       |   20.101(F)|    8.431(F)|out_or0000        |   0.000|
a<28>       |   19.295(F)|    9.364(F)|out_or0000        |   0.000|
a<29>       |   20.796(F)|    7.703(F)|out_or0000        |   0.000|
a<30>       |   21.244(F)|    8.197(F)|out_or0000        |   0.000|
a<31>       |   -5.405(F)|    9.063(F)|out_or0000        |   0.000|
b<0>        |   20.489(F)|    7.816(F)|out_or0000        |   0.000|
b<1>        |   22.044(F)|    9.109(F)|out_or0000        |   0.000|
b<2>        |   20.059(F)|    8.195(F)|out_or0000        |   0.000|
b<3>        |   20.397(F)|    7.028(F)|out_or0000        |   0.000|
b<4>        |   20.583(F)|    9.366(F)|out_or0000        |   0.000|
b<5>        |   24.891(F)|    7.661(F)|out_or0000        |   0.000|
b<6>        |   21.104(F)|    8.940(F)|out_or0000        |   0.000|
b<7>        |   20.101(F)|    8.538(F)|out_or0000        |   0.000|
b<8>        |   20.535(F)|    9.207(F)|out_or0000        |   0.000|
b<9>        |   20.606(F)|    7.074(F)|out_or0000        |   0.000|
b<10>       |   19.816(F)|    8.290(F)|out_or0000        |   0.000|
b<11>       |   19.505(F)|    9.010(F)|out_or0000        |   0.000|
b<12>       |   20.555(F)|    6.397(F)|out_or0000        |   0.000|
b<13>       |   20.300(F)|    8.097(F)|out_or0000        |   0.000|
b<14>       |   19.664(F)|    6.273(F)|out_or0000        |   0.000|
b<15>       |   19.963(F)|    7.931(F)|out_or0000        |   0.000|
b<16>       |   19.673(F)|    7.552(F)|out_or0000        |   0.000|
b<17>       |   13.055(F)|    8.082(F)|out_or0000        |   0.000|
b<18>       |   12.635(F)|    7.893(F)|out_or0000        |   0.000|
b<19>       |   12.917(F)|    7.046(F)|out_or0000        |   0.000|
b<20>       |   13.633(F)|    7.505(F)|out_or0000        |   0.000|
b<21>       |   12.723(F)|    8.440(F)|out_or0000        |   0.000|
b<22>       |   13.420(F)|    8.701(F)|out_or0000        |   0.000|
b<23>       |   20.686(F)|    8.434(F)|out_or0000        |   0.000|
b<24>       |   20.551(F)|    7.724(F)|out_or0000        |   0.000|
b<25>       |   20.283(F)|    8.757(F)|out_or0000        |   0.000|
b<26>       |   19.190(F)|    7.836(F)|out_or0000        |   0.000|
b<27>       |   20.653(F)|    5.970(F)|out_or0000        |   0.000|
b<28>       |   20.527(F)|    7.598(F)|out_or0000        |   0.000|
b<29>       |   20.743(F)|    6.475(F)|out_or0000        |   0.000|
b<30>       |   19.936(F)|    7.376(F)|out_or0000        |   0.000|
b<31>       |   -5.568(F)|    9.194(F)|out_or0000        |   0.000|
------------+------------+------------+------------------+--------+

Clock selector<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out<0>      |   15.672(F)|out_or0000        |   0.000|
out<1>      |   15.640(F)|out_or0000        |   0.000|
out<2>      |   15.629(F)|out_or0000        |   0.000|
out<3>      |   15.633(F)|out_or0000        |   0.000|
out<4>      |   15.624(F)|out_or0000        |   0.000|
out<5>      |   15.645(F)|out_or0000        |   0.000|
out<6>      |   15.653(F)|out_or0000        |   0.000|
out<7>      |   15.586(F)|out_or0000        |   0.000|
out<8>      |   15.653(F)|out_or0000        |   0.000|
out<9>      |   15.626(F)|out_or0000        |   0.000|
out<10>     |   15.586(F)|out_or0000        |   0.000|
out<11>     |   15.657(F)|out_or0000        |   0.000|
out<12>     |   15.620(F)|out_or0000        |   0.000|
out<13>     |   15.683(F)|out_or0000        |   0.000|
out<14>     |   15.620(F)|out_or0000        |   0.000|
out<15>     |   15.653(F)|out_or0000        |   0.000|
out<16>     |   15.653(F)|out_or0000        |   0.000|
out<17>     |   15.679(F)|out_or0000        |   0.000|
out<18>     |   15.683(F)|out_or0000        |   0.000|
out<19>     |   15.679(F)|out_or0000        |   0.000|
out<20>     |   15.600(F)|out_or0000        |   0.000|
out<21>     |   15.579(F)|out_or0000        |   0.000|
out<22>     |   15.624(F)|out_or0000        |   0.000|
out<23>     |   15.645(F)|out_or0000        |   0.000|
out<24>     |   15.576(F)|out_or0000        |   0.000|
out<25>     |   15.580(F)|out_or0000        |   0.000|
out<26>     |   15.593(F)|out_or0000        |   0.000|
out<27>     |   15.657(F)|out_or0000        |   0.000|
out<28>     |   15.608(F)|out_or0000        |   0.000|
out<29>     |   15.608(F)|out_or0000        |   0.000|
out<30>     |   15.593(F)|out_or0000        |   0.000|
out<31>     |   15.598(F)|out_or0000        |   0.000|
------------+------------+------------------+--------+

Clock selector<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out<0>      |   15.725(F)|out_or0000        |   0.000|
out<1>      |   15.693(F)|out_or0000        |   0.000|
out<2>      |   15.682(F)|out_or0000        |   0.000|
out<3>      |   15.686(F)|out_or0000        |   0.000|
out<4>      |   15.677(F)|out_or0000        |   0.000|
out<5>      |   15.698(F)|out_or0000        |   0.000|
out<6>      |   15.706(F)|out_or0000        |   0.000|
out<7>      |   15.639(F)|out_or0000        |   0.000|
out<8>      |   15.706(F)|out_or0000        |   0.000|
out<9>      |   15.679(F)|out_or0000        |   0.000|
out<10>     |   15.639(F)|out_or0000        |   0.000|
out<11>     |   15.710(F)|out_or0000        |   0.000|
out<12>     |   15.673(F)|out_or0000        |   0.000|
out<13>     |   15.736(F)|out_or0000        |   0.000|
out<14>     |   15.673(F)|out_or0000        |   0.000|
out<15>     |   15.706(F)|out_or0000        |   0.000|
out<16>     |   15.706(F)|out_or0000        |   0.000|
out<17>     |   15.732(F)|out_or0000        |   0.000|
out<18>     |   15.736(F)|out_or0000        |   0.000|
out<19>     |   15.732(F)|out_or0000        |   0.000|
out<20>     |   15.653(F)|out_or0000        |   0.000|
out<21>     |   15.632(F)|out_or0000        |   0.000|
out<22>     |   15.677(F)|out_or0000        |   0.000|
out<23>     |   15.698(F)|out_or0000        |   0.000|
out<24>     |   15.629(F)|out_or0000        |   0.000|
out<25>     |   15.633(F)|out_or0000        |   0.000|
out<26>     |   15.646(F)|out_or0000        |   0.000|
out<27>     |   15.710(F)|out_or0000        |   0.000|
out<28>     |   15.661(F)|out_or0000        |   0.000|
out<29>     |   15.661(F)|out_or0000        |   0.000|
out<30>     |   15.646(F)|out_or0000        |   0.000|
out<31>     |   15.651(F)|out_or0000        |   0.000|
------------+------------+------------------+--------+

Clock selector<2> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out<0>      |   15.675(F)|out_or0000        |   0.000|
out<1>      |   15.643(F)|out_or0000        |   0.000|
out<2>      |   15.632(F)|out_or0000        |   0.000|
out<3>      |   15.636(F)|out_or0000        |   0.000|
out<4>      |   15.627(F)|out_or0000        |   0.000|
out<5>      |   15.648(F)|out_or0000        |   0.000|
out<6>      |   15.656(F)|out_or0000        |   0.000|
out<7>      |   15.589(F)|out_or0000        |   0.000|
out<8>      |   15.656(F)|out_or0000        |   0.000|
out<9>      |   15.629(F)|out_or0000        |   0.000|
out<10>     |   15.589(F)|out_or0000        |   0.000|
out<11>     |   15.660(F)|out_or0000        |   0.000|
out<12>     |   15.623(F)|out_or0000        |   0.000|
out<13>     |   15.686(F)|out_or0000        |   0.000|
out<14>     |   15.623(F)|out_or0000        |   0.000|
out<15>     |   15.656(F)|out_or0000        |   0.000|
out<16>     |   15.656(F)|out_or0000        |   0.000|
out<17>     |   15.682(F)|out_or0000        |   0.000|
out<18>     |   15.686(F)|out_or0000        |   0.000|
out<19>     |   15.682(F)|out_or0000        |   0.000|
out<20>     |   15.603(F)|out_or0000        |   0.000|
out<21>     |   15.582(F)|out_or0000        |   0.000|
out<22>     |   15.627(F)|out_or0000        |   0.000|
out<23>     |   15.648(F)|out_or0000        |   0.000|
out<24>     |   15.579(F)|out_or0000        |   0.000|
out<25>     |   15.583(F)|out_or0000        |   0.000|
out<26>     |   15.596(F)|out_or0000        |   0.000|
out<27>     |   15.660(F)|out_or0000        |   0.000|
out<28>     |   15.611(F)|out_or0000        |   0.000|
out<29>     |   15.611(F)|out_or0000        |   0.000|
out<30>     |   15.596(F)|out_or0000        |   0.000|
out<31>     |   15.601(F)|out_or0000        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock selector<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
selector<0>    |         |         |    3.626|    3.626|
selector<1>    |         |         |    3.767|    3.767|
selector<2>    |         |         |    0.802|    0.802|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock selector<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
selector<0>    |         |         |    3.584|    3.584|
selector<1>    |         |         |    3.725|    3.725|
selector<2>    |         |         |    0.760|    0.760|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock selector<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
selector<0>    |         |         |    3.624|    3.624|
selector<1>    |         |         |    3.765|    3.765|
selector<2>    |         |         |    0.800|    0.800|
---------------+---------+---------+---------+---------+


Analysis completed Mon Jun 21 20:13:04 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4650 MB



