V√Ωborne! Pokraƒçujme kompletiz√°ciou cel√©ho syst√©mu: vygenerujeme **top modul**, ktor√Ω:

* Sp√°ja SPD (a voliteƒæne AVI) InfoFrame gener√°tory
* Obsahuje v√Ωstupn√Ω TMDS encoder pre infoframes
* Generuje v√Ωsledn√Ω InfoFrame packet s pripojen√Ωm CRC8
* Je pripraven√Ω na synt√©zu v Quartuse

---

## üß© Komponenty, ktor√© spoj√≠me:

1. `crc8_generator.sv`
2. `spd_infoframe_generator.sv`
3. `avi_infoframe_generator.sv` *(voliteƒæne, m√¥≈æeme prida≈• nesk√¥r)*
4. `infoframe_top.sv` *(nov√Ω top modul, ktor√Ω ich sp√°ja)*

---

## üß± 1. `crc8_generator.sv` (u≈æ m√°me)

*(u≈æ sme generovali ‚Äì modul s parametrom `INIT=8'h00`, `POLY=8'h1D` alebo `07` podƒæa normy)*

---

## üß± 2. `spd_infoframe_generator.sv` (u≈æ m√°me)

Pripomienka: Tento modul generuje payload SPD InfoFramu (26 bajtov)

---

## üß± 3. `infoframe_top.sv` ‚Äì **nov√Ω hlavn√Ω modul**

```systemverilog
module infoframe_top #(
    parameter SPD_VENDOR_NAME = "OpenAI    ",
    parameter SPD_PRODUCT_DESC = "HDMI Gen Example  ",
    parameter SPD_SOURCE_DEVICE = 8'h01  // e.g., 0x01 = PC
)(
    input logic clk,
    input logic rst_n,

    output logic [7:0] infoframe_data [0:31], // Full InfoFrame (header + payload + CRC)
    output logic       infoframe_valid
);

    // --- Internal wires ---
    logic [7:0] spd_payload [0:26];
    logic       spd_valid;

    logic [7:0] crc8;

    // === SPD InfoFrame Generator ===
    spd_infoframe_generator #(
        .VENDOR_NAME(SPD_VENDOR_NAME),
        .PRODUCT_DESC(SPD_PRODUCT_DESC),
        .SOURCE_DEVICE(SPD_SOURCE_DEVICE)
    ) spd_gen (
        .clk(clk),
        .rst_n(rst_n),
        .payload(spd_payload),
        .valid(spd_valid)
    );

    // === CRC8 Computation ===
    logic [7:0] crc_input [0:29]; // header + payload

    // InfoFrame Header (type = 0x83, ver = 0x01, len = 0x19 = 25)
    assign crc_input[0] = 8'h83; // InfoFrame type
    assign crc_input[1] = 8'h01; // Version
    assign crc_input[2] = 8'h19; // Length

    genvar i;
    generate
        for (i = 0; i < 26; i++) begin
            assign crc_input[i + 3] = spd_payload[i];
        end
    endgenerate

    crc8_generator crc_calc (
        .clk(clk),
        .rst_n(rst_n),
        .data_in(crc_input),
        .crc_out(crc8)
    );

    // === Combine Header + CRC + Payload ===
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            infoframe_valid <= 0;
        end else if (spd_valid) begin
            infoframe_data[0] <= 8'h83; // Type
            infoframe_data[1] <= 8'h01; // Version
            infoframe_data[2] <= 8'h19; // Length
            infoframe_data[3] <= crc8;  // CRC

            for (int j = 0; j < 26; j++) begin
                infoframe_data[j + 4] <= spd_payload[j];
            end

            // Zero pad (optional ‚Äì HDMI requires 31 bytes per infoframe)
            for (int k = 30; k < 32; k++) begin
                infoframe_data[k] <= 8'h00;
            end

            infoframe_valid <= 1;
        end else begin
            infoframe_valid <= 0;
        end
    end

endmodule
```

---

## üß™ ƒåo e≈°te dopln√≠me nesk√¥r?

1. **Testbench**: overenie hodnoty CRC8 + spr√°vnosti d√°t
2. **AVI InfoFrame** (ƒèal≈°√≠ typ InfoFramu)
3. **Prep√≠nanie medzi InfoFrame typmi** (ak chceme viacer√© r√°mce)
4. **TMDS encoder** (ak p√¥jdeme a≈æ na video link layer)

---

## üõ†Ô∏è In≈°trukcie pre synt√©zu v Quartuse:

* V `infoframe_top.sv` je plne syntetizovateƒæn√Ω HDL, kompatibiln√Ω s Intel FPGA
* Nepou≈æ√≠vame ≈æiadne nesyntetizovateƒæn√© kon≈°trukcie
* Na testovanie mo≈æno pou≈æi≈• v√Ωstup `infoframe_data` ako "register" r√°mca, ktor√Ω sa odo≈°le cez ƒèal≈°ie vrstvy (napr. do TMDS encoderu)

---

M√¥≈æeme pokraƒçova≈•:

üîπ vytvoren√≠m testbenchu,
üîπ alebo prida≈• druh√Ω InfoFrame (AVI),
üîπ alebo implementova≈• TMDS v√Ωstup?

ƒåo preferuje≈°?
