{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482311263114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482311263125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 17:07:42 2016 " "Processing started: Wed Dec 21 17:07:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482311263125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482311263125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Electric_Piano -c Electric_Piano " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Electric_Piano -c Electric_Piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482311263125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1482311263753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1482311263753 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Electric_Piano.sdc " "Synopsys Design Constraints File file not found: 'Electric_Piano.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1482311264346 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Beeper:Beeper_uut\|time_cnt\[0\] clk_in " "Register Beeper:Beeper_uut\|time_cnt\[0\] is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482311264348 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482311264348 "|Electric_Piano|clk_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Array_KeyBoard:Array_KeyBoard_uut\|clk_200hz " "Node: Array_KeyBoard:Array_KeyBoard_uut\|clk_200hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Array_KeyBoard:Array_KeyBoard_uut\|key_out\[5\] Array_KeyBoard:Array_KeyBoard_uut\|clk_200hz " "Register Array_KeyBoard:Array_KeyBoard_uut\|key_out\[5\] is being clocked by Array_KeyBoard:Array_KeyBoard_uut\|clk_200hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482311264349 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482311264349 "|Electric_Piano|Array_KeyBoard:Array_KeyBoard_uut|clk_200hz"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1482311264349 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1482311264364 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Quartus II" 0 -1 1482311264365 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1482311264371 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Quartus II" 0 -1 1482311264727 ""}
{ "Warning" "WPAN_PAN_NO_THERMAL_MODEL_SELECTED" "" "No board thermal model was selected.  Analyzing without board thermal modeling." {  } {  } 0 215044 "No board thermal model was selected.  Analyzing without board thermal modeling." 0 0 "Quartus II" 0 -1 1482311264731 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1482311264881 ""}
{ "Warning" "WTAPI_ESTIMATED_TIMING" "10M02SCM153I7G " "Advance timing characteristics for device 10M02SCM153I7G. Delays will change in future releases." {  } {  } 0 12535 "Advance timing characteristics for device %1!s!. Delays will change in future releases." 0 0 "Quartus II" 0 -1 1482311264881 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1482311265621 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Quartus II" 0 -1 1482311266166 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "567.19 mW " "Total thermal power estimate for the design is 567.19 mW" {  } { { "c:/altera/15.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/altera/15.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Quartus II" 0 -1 1482311266369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482311266667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 17:07:46 2016 " "Processing ended: Wed Dec 21 17:07:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482311266667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482311266667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482311266667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482311266667 ""}
