Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: lcd_top_flashcart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd_top_flashcart.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd_top_flashcart"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : lcd_top_flashcart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../GPU/ipcore_dir" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../sound_src/sound_registers.v" in library work
Compiling verilog file "../sound_src/sound_functions.v" in library work
Module <sound_registers> compiled
Module <WaveformPlayer> compiled
Compiling verilog file "../sound_src/audio_top.v" in library work
Module <SquareWave> compiled
Compiling verilog file "../sound_src/AC97.v" in library work
Module <audio_top> compiled
Module <AC97> compiled
Module <AudioGen> compiled
Module <ACLink> compiled
Compiling verilog file "../rotary_controller.v" in library work
Module <AC97Conf> compiled
Compiling verilog file "../GPU/ipcore_dir/VRAM.v" in library work
Module <rotary_controller> compiled
Compiling verilog file "../GPU/ipcore_dir/OAM.v" in library work
Module <VRAM> compiled
Compiling verilog file "lcd_top.v" in library work
Compiling verilog include file "cpu.vh"
Module <OAM> compiled
Compiling verilog file "ipcore_dir/chipscope_ila.v" in library work
Module <lcd_top_flashcart> compiled
Compiling verilog file "ipcore_dir/chipscope_icon.v" in library work
Module <chipscope_ila> compiled
Compiling verilog file "ipcore_dir/blockram8192.v" in library work
Module <chipscope_icon> compiled
Compiling verilog file "../fpgaboy_files/x2_dcm.v" in library work
Module <blockram8192> compiled
Compiling verilog file "../fpgaboy_files/video_module.v" in library work
Module <x2_dcm> compiled
Compiling verilog file "../fpgaboy_files/video_converter.v" in library work
Module <video_module> compiled
Compiling verilog file "../fpgaboy_files/ugly_setup.v" in library work
Module <video_converter> compiled
Compiling verilog file "../fpgaboy_files/sync_gen.v" in library work
Module <ugly_setup> compiled
Compiling verilog file "../fpgaboy_files/scanline_ram.v" in library work
Module <sync_gen> compiled
Compiling verilog file "../fpgaboy_files/iic_init.v" in library work
Module <scanline_ram> compiled
Compiling verilog file "../fpgaboy_files/gpu_top.v" in library work
Module <iic_init> compiled
Compiling verilog file "../fpgaboy_files/frame_buffer.v" in library work
Module <gpu_top> compiled
Compiling verilog file "../fpgaboy_files/dvi_module.v" in library work
Module <frame_buffer> compiled
Compiling verilog file "../fpgaboy_files/divider.v" in library work
Module <dvi_module> compiled
Compiling verilog file "../fpgaboy_files/ddr2_idelay_ctrl_mod.v" in library work
Module <divider> compiled
Compiling verilog file "../fpgaboy_files/ddr2_idelay_ctrl.v" in library work
Module <ddr2_idelay_ctrl_mod> compiled
Compiling verilog file "../fpgaboy_files/clk31p5_dcm.v" in library work
Module <ddr2_idelay_ctrl> compiled
Compiling verilog file "../cpu/src/timers.v" in library work
Compiling verilog include file "cpu.vh"
Module <clk31p5_dcm> compiled
Compiling verilog file "../cpu/src/regfile.v" in library work
Compiling verilog include file "cpu.vh"
Module <timers> compiled
Compiling verilog file "../cpu/src/mem_synth.v" in library work
Module <regfile> compiled
Compiling verilog file "../cpu/src/dma.v" in library work
Compiling verilog include file "cpu.vh"
Module <mem> compiled
Compiling verilog file "../cpu/src/decode.v" in library work
Compiling verilog include file "cpu.vh"
Module <dma> compiled
Compiling verilog file "../cpu/src/cpu.v" in library work
Compiling verilog include file "cpu.vh"
Module <decode> compiled
Module <cpu> compiled
Module <rn_decode> compiled
Module <tristate> compiled
Module <register> compiled
Module <buffer> compiled
Compiling verilog file "../cpu/src/breakpoints.v" in library work
Module <nobus_buffer> compiled
Compiling verilog file "../cpu/src/alu.v" in library work
Compiling verilog include file "cpu.vh"
Module <breakpoints> compiled
Compiling verilog file "../cpu/cpusynth/my_clock_divider.v" in library work
Module <alu> compiled
Compiling verilog file "../cpu/cpusynth/mux.v" in library work
Module <my_clock_divider> compiled
Compiling verilog file "../cpu/cpusynth/lcd_control.v" in library work
Module <mux> compiled
Compiling verilog file "../cpu/cpusynth/display_signal.v" in library work
Module <lcd_control> compiled
WARNING:HDLCompilers:38 - "../cpu/cpusynth/display_signal.v" line 27 Macro 'cwait' redefined
Compiling verilog file "../cpu/cpusynth/display_hex.v" in library work
Module <display_signal> compiled
Module <display_hex> compiled
Compiling verilog file "../cpu/cpusynth/button.v" in library work
Module <decode_ascii_hex> compiled
Module <button> compiled
No errors in compilation
Analysis of file <"lcd_top_flashcart.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lcd_top_flashcart> in library <work> with parameters.
	I_HILO = "00000000000000000000000000000100"
	I_LCDC = "00000000000000000000000000000001"
	I_SERIAL = "00000000000000000000000000000011"
	I_TIMA = "00000000000000000000000000000010"
	I_VBLANK = "00000000000000000000000000000000"

Analyzing hierarchy for module <display_signal> in library <work> with parameters.
	channels = "00000000000000000000000000010000"
	width = "00000000000000000000000001000000"

Analyzing hierarchy for module <button> in library <work> with parameters.
	delay_cycles = "00000000001001001001111100000000"
	delay_cycles_width = "00000000000000000000000000010110"

Analyzing hierarchy for module <lcd_control> in library <work>.

Analyzing hierarchy for module <display_hex> in library <work>.

Analyzing hierarchy for module <dma> in library <work>.

Analyzing hierarchy for module <timers> in library <work>.

Analyzing hierarchy for module <cpu> in library <work> with parameters.
	F_C = "00000000000000000000000000000000"
	F_H = "00000000000000000000000000000001"
	F_N = "00000000000000000000000000000010"
	F_Z = "00000000000000000000000000000011"
	I_HILO = "00000000000000000000000000000100"
	I_LCDC = "00000000000000000000000000000001"
	I_SERIAL = "00000000000000000000000000000011"
	I_TIMA = "00000000000000000000000000000010"
	I_VBLANK = "00000000000000000000000000000000"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000000100"
	DIV_SIZE = "00000000000000000000000000000010"

Analyzing hierarchy for module <breakpoints> in library <work> with parameters.
	reset_addr = "1111111111111111"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <gpu_top> in library <work>.

Analyzing hierarchy for module <audio_top> in library <work>.

Analyzing hierarchy for module <tristate> in library <work> with parameters.
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <mux> in library <work> with parameters.
	channels = "00000000000000000000000000010000"
	width = "00000000000000000000000000000100"

Analyzing hierarchy for module <decode_ascii_hex> in library <work>.

Analyzing hierarchy for module <tristate> in library <work> with parameters.
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000001010"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000000011"

Analyzing hierarchy for module <mem> in library <work> with parameters.
	size = "00000000000000000000000001111111"
	use_memfile = "00000000000000000000000000000000"

Analyzing hierarchy for module <nobus_buffer> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <nobus_buffer> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000000101"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000001"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <alu> in library <work> with parameters.
	F_C = "00000000000000000000000000000000"
	F_H = "00000000000000000000000000000001"
	F_N = "00000000000000000000000000000010"
	F_Z = "00000000000000000000000000000011"

Analyzing hierarchy for module <regfile> in library <work>.

Analyzing hierarchy for module <decode> in library <work> with parameters.
	F_C = "00000000000000000000000000000000"
	F_H = "00000000000000000000000000000001"
	F_N = "00000000000000000000000000000010"
	F_Z = "00000000000000000000000000000011"

Analyzing hierarchy for module <video_module> in library <work> with parameters.
	BG_ADDR_STATE = "00000000000000000000000000000001"
	BG_ADDR_WAIT_STATE = "00000000000000000000000000000010"
	BG_DATA_STATE = "00000000000000000000000000000011"
	BG_DATA_WAIT_STATE = "00000000000000000000000000000100"
	BG_PIXEL_COMPUTE_STATE = "00000000000000000000000000001000"
	BG_PIXEL_HOLD_STATE = "00000000000000000000000000001100"
	BG_PIXEL_READ_STATE = "00000000000000000000000000001001"
	BG_PIXEL_WAIT_STATE = "00000000000000000000000000001010"
	BG_PIXEL_WRITE_STATE = "00000000000000000000000000001011"
	HACTIVE_VIDEO = "00000000000000000000000010100000"
	HBLANK_MODE = "00000000000000000000000000000000"
	HBLANK_PERIOD = "00000000000000000000000000101001"
	IDLE_STATE = "00000000000000000000000000000000"
	LINES = "00000000000000000000000010011010"
	OAM_ACTIVE = "00000000000000000000000001010000"
	OAM_LOCK_MODE = "00000000000000000000000000000010"
	PIXELS = "00000000000000000000000111001000"
	PIXEL_INCREMENT_STATE = "00000000000000000000000000011111"
	PIXEL_OUT_HOLD_STATE = "00000000000000000000000000011110"
	PIXEL_OUT_STATE = "00000000000000000000000000011101"
	PIXEL_READ_STATE = "00000000000000000000000000011011"
	PIXEL_READ_WAIT_STATE = "00000000000000000000000000011100"
	PIXEL_WAIT_STATE = "00000000000000000000000000011010"
	RAM_ACTIVE = "00000000000000000000000010101100"
	RAM_LOCK_MODE = "00000000000000000000000000000011"
	SPRITE_ATTR_STATE = "00000000000000000000000000001111"
	SPRITE_ATTR_WAIT_STATE = "00000000000000000000000000010000"
	SPRITE_DATA_STATE = "00000000000000000000000000010001"
	SPRITE_DATA_WAIT_STATE = "00000000000000000000000000010010"
	SPRITE_HOLD_STATE = "00000000000000000000000000011001"
	SPRITE_PIXEL_COMPUTE_STATE = "00000000000000000000000000010011"
	SPRITE_PIXEL_DATA_STATE = "00000000000000000000000000010111"
	SPRITE_PIXEL_DRAW_STATE = "00000000000000000000000000010110"
	SPRITE_PIXEL_READ_STATE = "00000000000000000000000000010100"
	SPRITE_PIXEL_WAIT_STATE = "00000000000000000000000000010101"
	SPRITE_POS_STATE = "00000000000000000000000000001101"
	SPRITE_POS_WAIT_STATE = "00000000000000000000000000001110"
	SPRITE_WRITE_STATE = "00000000000000000000000000011000"
	VACTIVE_VIDEO = "00000000000000000000000010010000"
	VBLANK_MODE = "00000000000000000000000000000001"
	VBLANK_PERIOD = "00000000000000000000000000001010"

Analyzing hierarchy for module <video_converter> in library <work> with parameters.
	GB_SCREEN_HEIGHT = "0010010000"
	GB_SCREEN_WIDTH = "0010100000"
	X_OFFSET = "00000000000000000000000010100000"
	Y_OFFSET = "00000000000000000000000001001100"

Analyzing hierarchy for module <dvi_module> in library <work>.

Analyzing hierarchy for module <ugly_setup> in library <work> with parameters.
	IODELAY_GRP = "IODELAY_MIG"
	RST_SYNC_NUM = "00000000000000000000000000011001"

Analyzing hierarchy for module <AC97> in library <work>.

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000010111011100000"
	DIV_SIZE = "00000000000000000000000000001111"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000000010"
	DIV_SIZE = "00000000000000000000000000000011"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000000100"
	DIV_SIZE = "00000000000000000000000000000100"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000000001"
	DIV_SIZE = "00000000000000000000000000000010"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000101111"
	DIV_SIZE = "00000000000000000000000000000110"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000001011110"
	DIV_SIZE = "00000000000000000000000000000111"

Analyzing hierarchy for module <sound_registers> in library <work>.

Analyzing hierarchy for module <SquareWave> in library <work>.

Analyzing hierarchy for module <WaveformPlayer> in library <work>.

Analyzing hierarchy for module <rn_decode> in library <work>.

Analyzing hierarchy for module <divider> in library <work> with parameters.
	DELAY = "00000000000000000000000000001000"

Analyzing hierarchy for module <scanline_ram> in library <work>.

Analyzing hierarchy for module <frame_buffer> in library <work>.

Analyzing hierarchy for module <sync_gen> in library <work> with parameters.
	XBPORCH = "00000000000000000000000010000000"
	XFPORCH = "00000000000000000000000000011000"
	XRES = "00000000000000000000001010000000"
	XSYNC = "00000000000000000000000000101000"
	YBPORCH = "00000000000000000000000000011111"
	YFPORCH = "00000000000000000000000000001011"
	YRES = "00000000000000000000000111100000"
	YSYNC = "00000000000000000000000000000010"

Analyzing hierarchy for module <iic_init> in library <work> with parameters.
	ACK = "1"
	CLK_FALL = "011"
	CLK_RATE_MHZ = "00000000000000000000000000011001"
	CLK_RISE = "101"
	DATA0 = "11000000"
	DATA1 = "00001001"
	DATA2a = "00000110"
	DATA2b = "00001000"
	DATA3a = "00100110"
	DATA3b = "00010110"
	DATA4a = "10100000"
	DATA4b = "01100000"
	IDLE = "000"
	INIT = "001"
	REG_ADDR0 = "01001001"
	REG_ADDR1 = "00100001"
	REG_ADDR2 = "00110011"
	REG_ADDR3 = "00110100"
	REG_ADDR4 = "00110110"
	SCK_PERIOD_US = "00000000000000000000000000011110"
	SDA_BUFFER_MSB = "00000000000000000000000000011011"
	SETUP = "100"
	SLAVE_ADDR = "1110110"
	START = "010"
	START_BIT = "1"
	STOP_BIT = "0"
	TRANSITION_CYCLE = "00000000000000000000000101110111"
	TRANSITION_CYCLE_MSB = "00000000000000000000000000001011"
	WAIT = "110"
	WRITE = "0"

Analyzing hierarchy for module <clk31p5_dcm> in library <work>.

Analyzing hierarchy for module <ddr2_idelay_ctrl_mod> in library <work> with parameters.
	IODELAY_GRP = "IODELAY_MIG"
	RST_SYNC_NUM = "00000000000000000000000000011001"

Analyzing hierarchy for module <rotary_controller> in library <work>.

Analyzing hierarchy for module <AudioGen> in library <work>.

Analyzing hierarchy for module <ACLink> in library <work>.

Analyzing hierarchy for module <AC97Conf> in library <work>.

Analyzing hierarchy for module <x2_dcm> in library <work>.

Analyzing hierarchy for module <ddr2_idelay_ctrl> in library <work> with parameters.
	IODELAY_GRP = "IODELAY_MIG"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lcd_top_flashcart>.
	I_HILO = 32'sb00000000000000000000000000000100
	I_LCDC = 32'sb00000000000000000000000000000001
	I_SERIAL = 32'sb00000000000000000000000000000011
	I_TIMA = 32'sb00000000000000000000000000000010
	I_VBLANK = 32'sb00000000000000000000000000000000
WARNING:Xst:852 - "lcd_top.v" line 477: Unconnected input port 'switches78' of instance 'gpu' is tied to GND.
WARNING:Xst:2211 - "ipcore_dir/blockram8192.v" line 644: Instantiating black box module <blockram8192>.
WARNING:Xst:2211 - "ipcore_dir/chipscope_ila.v" line 777: Instantiating black box module <chipscope_ila>.
WARNING:Xst:2211 - "ipcore_dir/chipscope_icon.v" line 793: Instantiating black box module <chipscope_icon>.
Module <lcd_top_flashcart> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <cila> in unit <lcd_top_flashcart>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <cila> in unit <lcd_top_flashcart>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <cicon> in unit <lcd_top_flashcart>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <cicon> in unit <lcd_top_flashcart>.
Analyzing module <display_signal> in library <work>.
	Calling function <log2>.
	Calling function <log2>.
	channels = 32'sb00000000000000000000000000010000
	width = 32'sb00000000000000000000000001000000
Module <display_signal> is correct for synthesis.
 
Analyzing module <mux> in library <work>.
	Calling function <log2>.
	channels = 32'sb00000000000000000000000000010000
	width = 32'sb00000000000000000000000000000100
Module <mux> is correct for synthesis.
 
Analyzing module <button> in library <work>.
	delay_cycles = 32'sb00000000001001001001111100000000
	delay_cycles_width = 32'sb00000000000000000000000000010110
Module <button> is correct for synthesis.
 
Analyzing module <lcd_control> in library <work>.
Module <lcd_control> is correct for synthesis.
 
Analyzing module <display_hex> in library <work>.
Module <display_hex> is correct for synthesis.
 
Analyzing module <decode_ascii_hex> in library <work>.
Module <decode_ascii_hex> is correct for synthesis.
 
Analyzing module <dma> in library <work>.
Module <dma> is correct for synthesis.
 
Analyzing module <tristate.2> in library <work>.
	width = 32'sb00000000000000000000000000010000
Module <tristate.2> is correct for synthesis.
 
Analyzing module <timers> in library <work>.
Module <timers> is correct for synthesis.
 
Analyzing module <register.3> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000001010
Module <register.3> is correct for synthesis.
 
Analyzing module <register.4> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000001000
Module <register.4> is correct for synthesis.
 
Analyzing module <register.5> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000000011
Module <register.5> is correct for synthesis.
 
Analyzing module <cpu> in library <work>.
	F_C = 32'sb00000000000000000000000000000000
	F_H = 32'sb00000000000000000000000000000001
	F_N = 32'sb00000000000000000000000000000010
	F_Z = 32'sb00000000000000000000000000000011
	I_HILO = 32'sb00000000000000000000000000000100
	I_LCDC = 32'sb00000000000000000000000000000001
	I_SERIAL = 32'sb00000000000000000000000000000011
	I_TIMA = 32'sb00000000000000000000000000000010
	I_VBLANK = 32'sb00000000000000000000000000000000
Module <cpu> is correct for synthesis.
 
Analyzing module <mem> in library <work>.
	size = 32'sb00000000000000000000000001111111
	use_memfile = 32'sb00000000000000000000000000000000
INFO:Xst:1433 - Contents of array <data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <mem> is correct for synthesis.
 
Analyzing module <nobus_buffer.1> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000001000
Module <nobus_buffer.1> is correct for synthesis.
 
Analyzing module <nobus_buffer.2> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000010000
Module <nobus_buffer.2> is correct for synthesis.
 
Analyzing module <register.6> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000000101
Module <register.6> is correct for synthesis.
 
Analyzing module <register.7> in library <work>.
	reset_value = 32'sb00000000000000000000000000000001
	width = 32'sb00000000000000000000000000000001
Module <register.7> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
	F_C = 32'sb00000000000000000000000000000000
	F_H = 32'sb00000000000000000000000000000001
	F_N = 32'sb00000000000000000000000000000010
	F_Z = 32'sb00000000000000000000000000000011
Module <alu> is correct for synthesis.
 
Analyzing module <regfile> in library <work>.
Module <regfile> is correct for synthesis.
 
Analyzing module <decode> in library <work>.
	F_C = 32'sb00000000000000000000000000000000
	F_H = 32'sb00000000000000000000000000000001
	F_N = 32'sb00000000000000000000000000000010
	F_Z = 32'sb00000000000000000000000000000011
Module <decode> is correct for synthesis.
 
Analyzing module <rn_decode> in library <work>.
Module <rn_decode> is correct for synthesis.
 
Analyzing module <my_clock_divider.1> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000000100
	DIV_SIZE = 32'sb00000000000000000000000000000010
Module <my_clock_divider.1> is correct for synthesis.
 
Analyzing module <breakpoints> in library <work>.
	reset_addr = 16'b1111111111111111
Module <breakpoints> is correct for synthesis.
 
Analyzing module <register.1> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000001000
Module <register.1> is correct for synthesis.
 
Analyzing module <gpu_top> in library <work>.
Module <gpu_top> is correct for synthesis.
 
Analyzing module <video_module> in library <work>.
	BG_ADDR_STATE = 32'sb00000000000000000000000000000001
	BG_ADDR_WAIT_STATE = 32'sb00000000000000000000000000000010
	BG_DATA_STATE = 32'sb00000000000000000000000000000011
	BG_DATA_WAIT_STATE = 32'sb00000000000000000000000000000100
	BG_PIXEL_COMPUTE_STATE = 32'sb00000000000000000000000000001000
	BG_PIXEL_HOLD_STATE = 32'sb00000000000000000000000000001100
	BG_PIXEL_READ_STATE = 32'sb00000000000000000000000000001001
	BG_PIXEL_WAIT_STATE = 32'sb00000000000000000000000000001010
	BG_PIXEL_WRITE_STATE = 32'sb00000000000000000000000000001011
	HACTIVE_VIDEO = 32'sb00000000000000000000000010100000
	HBLANK_MODE = 32'sb00000000000000000000000000000000
	HBLANK_PERIOD = 32'sb00000000000000000000000000101001
	IDLE_STATE = 32'sb00000000000000000000000000000000
	LINES = 32'sb00000000000000000000000010011010
	OAM_ACTIVE = 32'sb00000000000000000000000001010000
	OAM_LOCK_MODE = 32'sb00000000000000000000000000000010
	PIXELS = 32'sb00000000000000000000000111001000
	PIXEL_INCREMENT_STATE = 32'sb00000000000000000000000000011111
	PIXEL_OUT_HOLD_STATE = 32'sb00000000000000000000000000011110
	PIXEL_OUT_STATE = 32'sb00000000000000000000000000011101
	PIXEL_READ_STATE = 32'sb00000000000000000000000000011011
	PIXEL_READ_WAIT_STATE = 32'sb00000000000000000000000000011100
	PIXEL_WAIT_STATE = 32'sb00000000000000000000000000011010
	RAM_ACTIVE = 32'sb00000000000000000000000010101100
	RAM_LOCK_MODE = 32'sb00000000000000000000000000000011
	SPRITE_ATTR_STATE = 32'sb00000000000000000000000000001111
	SPRITE_ATTR_WAIT_STATE = 32'sb00000000000000000000000000010000
	SPRITE_DATA_STATE = 32'sb00000000000000000000000000010001
	SPRITE_DATA_WAIT_STATE = 32'sb00000000000000000000000000010010
	SPRITE_HOLD_STATE = 32'sb00000000000000000000000000011001
	SPRITE_PIXEL_COMPUTE_STATE = 32'sb00000000000000000000000000010011
	SPRITE_PIXEL_DATA_STATE = 32'sb00000000000000000000000000010111
	SPRITE_PIXEL_DRAW_STATE = 32'sb00000000000000000000000000010110
	SPRITE_PIXEL_READ_STATE = 32'sb00000000000000000000000000010100
	SPRITE_PIXEL_WAIT_STATE = 32'sb00000000000000000000000000010101
	SPRITE_POS_STATE = 32'sb00000000000000000000000000001101
	SPRITE_POS_WAIT_STATE = 32'sb00000000000000000000000000001110
	SPRITE_WRITE_STATE = 32'sb00000000000000000000000000011000
	VACTIVE_VIDEO = 32'sb00000000000000000000000010010000
	VBLANK_MODE = 32'sb00000000000000000000000000000001
	VBLANK_PERIOD = 32'sb00000000000000000000000000001010
WARNING:Xst:2211 - "../GPU/ipcore_dir/OAM.v" line 226: Instantiating black box module <OAM>.
WARNING:Xst:2211 - "../GPU/ipcore_dir/VRAM.v" line 241: Instantiating black box module <VRAM>.
Module <video_module> is correct for synthesis.
 
Analyzing module <divider> in library <work>.
	DELAY = 32'sb00000000000000000000000000001000
Module <divider> is correct for synthesis.
 
Analyzing module <scanline_ram> in library <work>.
Module <scanline_ram> is correct for synthesis.
 
Analyzing module <video_converter> in library <work>.
	GB_SCREEN_HEIGHT = 10'b0010010000
	GB_SCREEN_WIDTH = 10'b0010100000
	X_OFFSET = 32'sb00000000000000000000000010100000
	Y_OFFSET = 32'sb00000000000000000000000001001100
Module <video_converter> is correct for synthesis.
 
    Set user-defined property "CLK_SEL_TYPE =  SYNC" for instance <clock_mux_b1> in unit <video_converter>.
    Set user-defined property "CLK_SEL_TYPE =  SYNC" for instance <clock_mux_b2> in unit <video_converter>.
Analyzing module <frame_buffer> in library <work>.
Module <frame_buffer> is correct for synthesis.
 
Analyzing module <sync_gen> in library <work>.
	XBPORCH = 32'sb00000000000000000000000010000000
	XFPORCH = 32'sb00000000000000000000000000011000
	XRES = 32'sb00000000000000000000001010000000
	XSYNC = 32'sb00000000000000000000000000101000
	YBPORCH = 32'sb00000000000000000000000000011111
	YFPORCH = 32'sb00000000000000000000000000001011
	YRES = 32'sb00000000000000000000000111100000
	YSYNC = 32'sb00000000000000000000000000000010
Module <sync_gen> is correct for synthesis.
 
Analyzing module <dvi_module> in library <work>.
Module <dvi_module> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_xclk_p> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_xclk_p> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_xclk_p> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_xclk_n> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_xclk_n> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_xclk_n> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_0> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_0> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_0> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_1> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_1> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_1> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_2> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_2> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_2> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_3> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_3> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_3> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_4> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_4> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_4> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_5> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_5> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_5> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_6> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_6> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_6> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_7> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_7> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_7> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_8> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_8> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_8> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_9> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_9> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_9> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_10> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_10> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_10> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_11> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_11> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_11> in unit <dvi_module>.
    Set user-defined property "DELAY_SRC =  O" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "IDELAY_TYPE =  FIXED" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "ODELAY_VALUE =  8" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "DELAY_SRC =  O" for instance <delay_n> in unit <dvi_module>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <delay_n> in unit <dvi_module>.
    Set user-defined property "IDELAY_TYPE =  FIXED" for instance <delay_n> in unit <dvi_module>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <delay_n> in unit <dvi_module>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <delay_n> in unit <dvi_module>.
    Set user-defined property "ODELAY_VALUE =  8" for instance <delay_n> in unit <dvi_module>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <delay_n> in unit <dvi_module>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <delay_n> in unit <dvi_module>.
Analyzing module <iic_init> in library <work>.
	ACK = 1'b1
	CLK_FALL = 3'b011
	CLK_RATE_MHZ = 32'sb00000000000000000000000000011001
	CLK_RISE = 3'b101
	DATA0 = 8'b11000000
	DATA1 = 8'b00001001
	DATA2a = 8'b00000110
	DATA2b = 8'b00001000
	DATA3a = 8'b00100110
	DATA3b = 8'b00010110
	DATA4a = 8'b10100000
	DATA4b = 8'b01100000
	IDLE = 3'b000
	INIT = 3'b001
	REG_ADDR0 = 8'b01001001
	REG_ADDR1 = 8'b00100001
	REG_ADDR2 = 8'b00110011
	REG_ADDR3 = 8'b00110100
	REG_ADDR4 = 8'b00110110
	SCK_PERIOD_US = 32'sb00000000000000000000000000011110
	SDA_BUFFER_MSB = 32'sb00000000000000000000000000011011
	SETUP = 3'b100
	SLAVE_ADDR = 7'b1110110
	START = 3'b010
	START_BIT = 1'b1
	STOP_BIT = 1'b0
	TRANSITION_CYCLE = 32'sb00000000000000000000000101110111
	TRANSITION_CYCLE_MSB = 32'sb00000000000000000000000000001011
	WAIT = 3'b110
	WRITE = 1'b0
Module <iic_init> is correct for synthesis.
 
Analyzing module <ugly_setup> in library <work>.
	IODELAY_GRP = "IODELAY_MIG"
	RST_SYNC_NUM = 32'sb00000000000000000000000000011001
Module <ugly_setup> is correct for synthesis.
 
Analyzing module <clk31p5_dcm> in library <work>.
Module <clk31p5_dcm> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  6" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  7" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "CLKIN_PERIOD =  37.037000" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "STARTUP_WAIT =  TRUE" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
Analyzing module <ddr2_idelay_ctrl_mod> in library <work>.
	IODELAY_GRP = "IODELAY_MIG"
	RST_SYNC_NUM = 32'sb00000000000000000000000000011001
Module <ddr2_idelay_ctrl_mod> is correct for synthesis.
 
Analyzing module <x2_dcm> in library <work>.
Module <x2_dcm> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "STARTUP_WAIT =  TRUE" for instance <DCM_2X_INST> in unit <x2_dcm>.
Analyzing module <ddr2_idelay_ctrl> in library <work>.
	IODELAY_GRP = "IODELAY_MIG"
Module <ddr2_idelay_ctrl> is correct for synthesis.
 
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelayctrl> in unit <ddr2_idelay_ctrl>.
Analyzing module <audio_top> in library <work>.
Module <audio_top> is correct for synthesis.
 
Analyzing module <AC97> in library <work>.
Module <AC97> is correct for synthesis.
 
Analyzing module <rotary_controller> in library <work>.
Module <rotary_controller> is correct for synthesis.
 
Analyzing module <AudioGen> in library <work>.
Module <AudioGen> is correct for synthesis.
 
Analyzing module <ACLink> in library <work>.
Module <ACLink> is correct for synthesis.
 
Analyzing module <AC97Conf> in library <work>.
Module <AC97Conf> is correct for synthesis.
 
Analyzing module <my_clock_divider.2> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000010111011100000
	DIV_SIZE = 32'sb00000000000000000000000000001111
Module <my_clock_divider.2> is correct for synthesis.
 
Analyzing module <my_clock_divider.3> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000000010
	DIV_SIZE = 32'sb00000000000000000000000000000011
Module <my_clock_divider.3> is correct for synthesis.
 
Analyzing module <my_clock_divider.4> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000000100
	DIV_SIZE = 32'sb00000000000000000000000000000100
Module <my_clock_divider.4> is correct for synthesis.
 
Analyzing module <my_clock_divider.5> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000000001
	DIV_SIZE = 32'sb00000000000000000000000000000010
Module <my_clock_divider.5> is correct for synthesis.
 
Analyzing module <my_clock_divider.6> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000101111
	DIV_SIZE = 32'sb00000000000000000000000000000110
Module <my_clock_divider.6> is correct for synthesis.
 
Analyzing module <my_clock_divider.7> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000001011110
	DIV_SIZE = 32'sb00000000000000000000000000000111
Module <my_clock_divider.7> is correct for synthesis.
 
Analyzing module <sound_registers> in library <work>.
Module <sound_registers> is correct for synthesis.
 
Analyzing module <SquareWave> in library <work>.
Module <SquareWave> is correct for synthesis.
 
Analyzing module <WaveformPlayer> in library <work>.
WARNING:Xst:790 - "../sound_src/sound_functions.v" line 78: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "../sound_src/sound_functions.v" line 81: Index value(s) does not match array range, simulation mismatch.
Module <WaveformPlayer> is correct for synthesis.
 
Analyzing module <tristate.1> in library <work>.
	width = 32'sb00000000000000000000000000001000
Module <tristate.1> is correct for synthesis.
 
Analyzing module <register.2> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000100000
Module <register.2> is correct for synthesis.
 
    Set property "SYN_NOPRUNE = 1" for unit <chipscope_ila>.
    Set property "SYN_NOPRUNE = 1" for unit <chipscope_icon>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <mem> has a constant value of 1111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <regfile> has a constant value of 101 during circuit operation. The register is replaced by logic.

Synthesizing Unit <button>.
    Related source file is "../cpu/cpusynth/button.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <pressed>.
    Found 22-bit register for signal <count>.
    Found 22-bit adder for signal <next_count$addsub0000> created at line 72.
    Found 22-bit comparator greatequal for signal <state$cmp_ge0000> created at line 67.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <button> synthesized.


Synthesizing Unit <lcd_control>.
    Related source file is "../cpu/cpusynth/lcd_control.v".
WARNING:Xst:646 - Signal <temp2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 39                                             |
    | Inputs             | 8                                              |
    | Outputs            | 19                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <sf_d>.
    Found 25-bit comparator greater for signal <control$cmp_gt0000> created at line 119.
    Found 25-bit comparator greater for signal <control$cmp_gt0001> created at line 121.
    Found 25-bit comparator lessequal for signal <control$cmp_le0000> created at line 119.
    Found 25-bit comparator lessequal for signal <control$cmp_le0001> created at line 121.
    Found 25-bit comparator lessequal for signal <control$cmp_le0002> created at line 292.
    Found 25-bit comparator lessequal for signal <control$cmp_le0003> created at line 302.
    Found 25-bit comparator lessequal for signal <control$cmp_le0004> created at line 149.
    Found 25-bit register for signal <count>.
    Found 25-bit up counter for signal <count_temp>.
    Found 25-bit comparator greatequal for signal <state$cmp_ge0000> created at line 111.
    Found 25-bit comparator greatequal for signal <state$cmp_ge0001> created at line 241.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  29 D-type flip-flop(s).
	inferred   9 Comparator(s).
Unit <lcd_control> synthesized.


Synthesizing Unit <my_clock_divider_1>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 2-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_1> synthesized.


Synthesizing Unit <breakpoints>.
    Related source file is "../cpu/src/breakpoints.v".
    Found 1-bit register for signal <hi_lo_disp>.
    Found 16-bit register for signal <bp_addr>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <breakpoints> synthesized.


Synthesizing Unit <register_1>.
    Related source file is "../cpu/src/cpu.v".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <register_1> synthesized.


Synthesizing Unit <tristate_1>.
    Related source file is "../cpu/src/cpu.v".
    Found 8-bit tristate buffer for signal <out>.
    Summary:
	inferred   8 Tristate(s).
Unit <tristate_1> synthesized.


Synthesizing Unit <register_2>.
    Related source file is "../cpu/src/cpu.v".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <register_2> synthesized.


Synthesizing Unit <mux>.
    Related source file is "../cpu/cpusynth/mux.v".
    Found 4-bit 16-to-1 multiplexer for signal <out>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <mux> synthesized.


Synthesizing Unit <decode_ascii_hex>.
    Related source file is "../cpu/cpusynth/display_hex.v".
    Found 16x8-bit ROM for signal <ascii>.
    Summary:
	inferred   1 ROM(s).
Unit <decode_ascii_hex> synthesized.


Synthesizing Unit <tristate_2>.
    Related source file is "../cpu/src/cpu.v".
    Found 16-bit tristate buffer for signal <out>.
    Summary:
	inferred  16 Tristate(s).
Unit <tristate_2> synthesized.


Synthesizing Unit <register_3>.
    Related source file is "../cpu/src/cpu.v".
    Found 10-bit register for signal <q>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <register_3> synthesized.


Synthesizing Unit <register_4>.
    Related source file is "../cpu/src/cpu.v".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <register_4> synthesized.


Synthesizing Unit <register_5>.
    Related source file is "../cpu/src/cpu.v".
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <register_5> synthesized.


Synthesizing Unit <mem>.
    Related source file is "../cpu/src/mem_synth.v".
WARNING:Xst:647 - Input <addr_ext<15:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <data_ext_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit tristate buffer for signal <data_ext>.
    Found 8-bit 127-to-1 multiplexer for signal <$varindex0000> created at line 33.
    Found 1016-bit register for signal <data>.
INFO:Xst:738 - HDL ADVISOR - 1016 flip-flops were inferred for signal <data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <mem> synthesized.


Synthesizing Unit <nobus_buffer_1>.
    Related source file is "../cpu/src/cpu.v".
    Found 8-bit tristate buffer for signal <bus>.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <nobus_buffer_1> synthesized.


Synthesizing Unit <nobus_buffer_2>.
    Related source file is "../cpu/src/cpu.v".
    Found 16-bit tristate buffer for signal <bus>.
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <nobus_buffer_2> synthesized.


Synthesizing Unit <register_6>.
    Related source file is "../cpu/src/cpu.v".
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <register_6> synthesized.


Synthesizing Unit <register_7>.
    Related source file is "../cpu/src/cpu.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <register_7> synthesized.


Synthesizing Unit <alu>.
    Related source file is "../cpu/src/alu.v".
WARNING:Xst:646 - Signal <result_low> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <result_high> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intermediate_result2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intermediate_result1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carry> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0000> created at line 90.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0001> created at line 90.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0002> created at line 90.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0003> created at line 90.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0004> created at line 90.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0005> created at line 90.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0006> created at line 90.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0007> created at line 90.
    Found 8-bit adder carry out for signal <old_intermediate_result1_18$addsub0001> created at line 130.
    Found 4-bit comparator greater for signal <old_intermediate_result1_18$cmp_gt0000> created at line 129.
    Found 9-bit subtractor for signal <old_intermediate_result1_19$addsub0000> created at line 144.
    Found 9-bit comparator greater for signal <old_intermediate_result2_20$cmp_gt0000> created at line 135.
    Found 9-bit addsub for signal <old_intermediate_result2_20$share0000>.
    Found 5-bit adder for signal <old_result_high_13$addsub0000> created at line 73.
    Found 5-bit adder for signal <old_result_high_17$addsub0000> created at line 113.
    Found 5-bit adder for signal <old_result_low_12$addsub0000> created at line 69.
    Found 5-bit adder for signal <old_result_low_12$addsub0001> created at line 69.
    Found 5-bit adder for signal <old_result_low_9$addsub0000> created at line 52.
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <alu> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "../cpu/src/regfile.v".
WARNING:Xst:647 - Input <halt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 5-to-1 multiplexer for signal <$varindex0000> created at line 115.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <regfile> synthesized.


Synthesizing Unit <rn_decode>.
    Related source file is "../cpu/src/cpu.v".
Unit <rn_decode> synthesized.


Synthesizing Unit <divider>.
    Related source file is "../fpgaboy_files/divider.v".
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <next_count$addsub0000> created at line 45.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <divider> synthesized.


Synthesizing Unit <scanline_ram>.
    Related source file is "../fpgaboy_files/scanline_ram.v".
    Found 8-bit 20-to-1 multiplexer for signal <rd_dataA>.
    Found 8-bit 20-to-1 multiplexer for signal <rd_dataB>.
    Found 160-bit register for signal <RAM>.
    Summary:
	inferred 160 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <scanline_ram> synthesized.


Synthesizing Unit <frame_buffer>.
    Related source file is "../fpgaboy_files/frame_buffer.v".
    Found 32768x2-bit single-port RAM <Mram_buffer> for signal <buffer>.
    Summary:
	inferred   1 RAM(s).
Unit <frame_buffer> synthesized.


Synthesizing Unit <sync_gen>.
    Related source file is "../fpgaboy_files/sync_gen.v".
    Found 12-bit up counter for signal <x>.
    Found 12-bit up counter for signal <y>.
    Found 12-bit comparator greatequal for signal <border$cmp_ge0000> created at line 84.
    Found 12-bit comparator greatequal for signal <border$cmp_ge0001> created at line 84.
    Found 12-bit comparator greatequal for signal <hs$cmp_ge0000> created at line 82.
    Found 12-bit comparator less for signal <hs$cmp_lt0000> created at line 82.
    Found 12-bit comparator greatequal for signal <vs$cmp_ge0000> created at line 83.
    Found 12-bit comparator less for signal <vs$cmp_lt0000> created at line 83.
    Found 12-bit comparator greatequal for signal <y$cmp_ge0000> created at line 69.
    Found 12-bit comparator greatequal for signal <y$cmp_ge0001> created at line 70.
    Summary:
	inferred   2 Counter(s).
	inferred   8 Comparator(s).
Unit <sync_gen> synthesized.


Synthesizing Unit <iic_init>.
    Related source file is "../fpgaboy_files/iic_init.v".
    Found finite state machine <FSM_2> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset_n                   (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Done>.
    Found 32-bit up counter for signal <bit_count>.
    Found 12-bit up counter for signal <cycle_count>.
    Found 1-bit register for signal <SCL_out>.
    Found 28-bit register for signal <SDA_BUFFER>.
    Found 1-bit register for signal <SDA_out>.
    Found 3-bit up counter for signal <write_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  31 D-type flip-flop(s).
Unit <iic_init> synthesized.


Synthesizing Unit <my_clock_divider_2>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 15-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_2> synthesized.


Synthesizing Unit <my_clock_divider_3>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 3-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_3> synthesized.


Synthesizing Unit <my_clock_divider_4>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 4-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_4> synthesized.


Synthesizing Unit <my_clock_divider_5>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 2-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_5> synthesized.


Synthesizing Unit <my_clock_divider_6>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 6-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_6> synthesized.


Synthesizing Unit <my_clock_divider_7>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 7-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_7> synthesized.


Synthesizing Unit <sound_registers>.
    Related source file is "../sound_src/sound_registers.v".
WARNING:Xst:646 - Signal <NR52<6:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR44<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR41<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR34<5:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR32<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR32<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR30<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR24<5:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR14<5:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR10<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <NR10>.
    Found 8-bit register for signal <NR11>.
    Found 8-bit register for signal <NR12>.
    Found 8-bit register for signal <NR13>.
    Found 8-bit register for signal <NR14>.
    Found 8-bit register for signal <NR21>.
    Found 8-bit register for signal <NR22>.
    Found 8-bit register for signal <NR23>.
    Found 8-bit register for signal <NR24>.
    Found 8-bit register for signal <NR30>.
    Found 8-bit register for signal <NR31>.
    Found 8-bit register for signal <NR32>.
    Found 8-bit register for signal <NR33>.
    Found 8-bit register for signal <NR34>.
    Found 8-bit register for signal <NR41>.
    Found 8-bit register for signal <NR42>.
    Found 8-bit register for signal <NR43>.
    Found 8-bit register for signal <NR44>.
    Found 8-bit register for signal <NR50>.
    Found 8-bit register for signal <NR51>.
    Found 8-bit register for signal <NR52>.
    Found 8-bit register for signal <WR30>.
    Found 8-bit register for signal <WR31>.
    Found 8-bit register for signal <WR32>.
    Found 8-bit register for signal <WR33>.
    Found 8-bit register for signal <WR34>.
    Found 8-bit register for signal <WR35>.
    Found 8-bit register for signal <WR36>.
    Found 8-bit register for signal <WR37>.
    Found 8-bit register for signal <WR38>.
    Found 8-bit register for signal <WR39>.
    Found 8-bit register for signal <WR3A>.
    Found 8-bit register for signal <WR3B>.
    Found 8-bit register for signal <WR3C>.
    Found 8-bit register for signal <WR3D>.
    Found 8-bit register for signal <WR3E>.
    Found 8-bit register for signal <WR3F>.
    Summary:
	inferred 296 D-type flip-flop(s).
Unit <sound_registers> synthesized.


Synthesizing Unit <SquareWave>.
    Related source file is "../sound_src/sound_functions.v".
    Found 9-bit adder carry out for signal <add0000$addsub0000> created at line 154.
    Found 5-bit up counter for signal <env_counter>.
    Found 5-bit comparator equal for signal <env_counter$cmp_eq0000> created at line 286.
    Found 12-bit register for signal <freq_counter>.
    Found 12-bit adder for signal <freq_counter$share0000> created at line 167.
    Found 9-bit up counter for signal <len_counter>.
    Found 10-bit comparator lessequal for signal <len_counter$cmp_le0000> created at line 154.
    Found 4-bit up counter for signal <num_sweeps_done>.
    Found 4-bit comparator not equal for signal <num_sweeps_done$cmp_ne0000> created at line 243.
    Found 4-bit register for signal <reg_level>.
    Found 12-bit comparator equal for signal <reg_level$cmp_eq0001> created at line 174.
    Found 12-bit comparator equal for signal <reg_level$cmp_eq0003> created at line 187.
    Found 12-bit comparator equal for signal <reg_level$cmp_eq0005> created at line 200.
    Found 12-bit comparator greatequal for signal <reg_level$cmp_ge0000> created at line 178.
    Found 9-bit comparator lessequal for signal <reg_level$cmp_le0000> created at line 165.
    Found 4-bit updown counter for signal <reg_vol>.
    Found 4-bit comparator greatequal for signal <reg_vol$cmp_ge0000> created at line 287.
    Found 4-bit comparator lessequal for signal <reg_vol$cmp_le0000> created at line 290.
    Found 4-bit comparator less for signal <reg_vol$cmp_lt0000> created at line 287.
    Found 5-bit comparator not equal for signal <reg_vol$cmp_ne0000> created at line 286.
    Found 4-bit up counter for signal <sweep_counter>.
    Found 12-bit register for signal <true_freq>.
    Found 12-bit adder for signal <true_freq$addsub0000> created at line 240.
    Found 12-bit adder for signal <true_freq$addsub0001> created at line 254.
    Found 4-bit comparator equal for signal <true_freq$cmp_eq0000> created at line 243.
    Found 4-bit comparator greatequal for signal <true_freq$cmp_ge0000> created at line 264.
    Found 4-bit comparator less for signal <true_freq$cmp_lt0000> created at line 243.
    Found 12-bit comparator less for signal <true_freq$cmp_lt0001> created at line 254.
    Found 12-bit addsub carry in for signal <true_freq$share0000>.
    Found 12-bit shifter logical right for signal <true_freq$shift0000> created at line 254.
    Found 8-bit adder for signal <true_len$sub0000> created at line 147.
    Summary:
	inferred   5 Counter(s).
	inferred  28 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred  16 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <SquareWave> synthesized.


Synthesizing Unit <WaveformPlayer>.
    Related source file is "../sound_src/sound_functions.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit adder carry out for signal <add0000$addsub0000> created at line 49.
    Found 12-bit up counter for signal <freq_counter>.
    Found 8-bit register for signal <index_hi>.
    Found 9-bit comparator lessequal for signal <index_hi$cmp_le0000> created at line 74.
    Found 12-bit comparator not equal for signal <index_hi$cmp_ne0000> created at line 63.
    Found 8-bit adder for signal <index_hi$share0000>.
    Found 9-bit up counter for signal <len_counter>.
    Found 10-bit comparator lessequal for signal <len_counter$cmp_le0000> created at line 49.
    Found 3-bit subtractor for signal <level$addsub0000> created at line 97.
    Found 4-bit shifter logical right for signal <level$shift0001> created at line 97.
    Found 4-bit register for signal <reg_level>.
    Found 9-bit comparator greater for signal <reg_level$cmp_gt0000> created at line 74.
    Found 8-bit comparator lessequal for signal <reg_level$cmp_le0000> created at line 76.
    Found 12-bit adder for signal <true_freq>.
    Found 9-bit adder for signal <true_len>.
    Found 1-bit register for signal <upper_half>.
    Found 12-bit comparator equal for signal <upper_half$cmp_eq0000> created at line 63.
    Summary:
	inferred   2 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <WaveformPlayer> synthesized.


Synthesizing Unit <rotary_controller>.
    Related source file is "../rotary_controller.v".
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 23                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit updown counter for signal <level>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <rotary_controller> synthesized.


Synthesizing Unit <AudioGen>.
    Related source file is "../sound_src/AC97.v".
WARNING:Xst:647 - Input <ac97_bitclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SO1_ch4_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sample_no> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SO2_ch4_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ac97_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <square_wave_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit adder carry out for signal <ac97_out_slot3$addsub0000> created at line 224.
    Found 4-bit adder carry out for signal <ac97_out_slot3$addsub0001> created at line 224.
    Found 20-bit shifter logical right for signal <ac97_out_slot3$shift0000> created at line 224.
    Found 20-bit shifter logical right for signal <ac97_out_slot3$shift0001> created at line 228.
    Found 20-bit shifter logical right for signal <ac97_out_slot3$shift0002> created at line 231.
    Found 20-bit shifter logical right for signal <ac97_out_slot3$shift0003> created at line 237.
    Found 20-bit shifter logical left for signal <ac97_out_slot3$shift0004> created at line 224.
    Found 20-bit shifter logical left for signal <ac97_out_slot3$shift0005> created at line 228.
    Found 20-bit shifter logical left for signal <ac97_out_slot3$shift0006> created at line 231.
    Found 20-bit shifter logical left for signal <ac97_out_slot3$shift0007> created at line 234.
    Found 20-bit shifter logical left for signal <ac97_out_slot3$shift0008> created at line 237.
    Found 20-bit shifter logical left for signal <ac97_out_slot3$shift0009> created at line 240.
    Found 20-bit shifter logical left for signal <ac97_out_slot3$shift0010> created at line 243.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 Combinational logic shifter(s).
Unit <AudioGen> synthesized.


Synthesizing Unit <ACLink>.
    Related source file is "../sound_src/AC97.v".
WARNING:Xst:646 - Signal <latched_inbits> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit 256-to-1 multiplexer for signal <ac97_sdata_out>.
    Found 8-bit comparator less for signal <ac97_sync$cmp_lt0000> created at line 435.
    Found 8-bit up counter for signal <curbit>.
    Found 256-bit register for signal <inbits>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <inbits>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Counter(s).
	inferred 256 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ACLink> synthesized.


Synthesizing Unit <AC97Conf>.
    Related source file is "../sound_src/AC97.v".
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 27                                             |
    | Clock              | ac97_bitclk               (rising_edge)        |
    | Clock enable       | ac97_strobe               (positive)           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <AC97Conf> synthesized.


Synthesizing Unit <display_signal>.
    Related source file is "../cpu/cpusynth/display_signal.v".
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <cstate>.
    Found 4-bit subtractor for signal <next_count$addsub0000> created at line 53.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <display_signal> synthesized.


Synthesizing Unit <display_hex>.
    Related source file is "../cpu/cpusynth/display_hex.v".
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <display_hex> synthesized.


Synthesizing Unit <dma>.
    Related source file is "../cpu/src/dma.v".
    Found finite state machine <FSM_6> for signal <cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <count>.
    Found 8-bit adder for signal <next_count$addsub0000> created at line 120.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <dma> synthesized.


Synthesizing Unit <timers>.
    Related source file is "../cpu/src/timers.v".
    Found 10-bit adder for signal <$add0000> created at line 96.
    Found 8-bit adder for signal <$add0001> created at line 111.
    Found 9-bit adder for signal <DIV_LO_sum>.
    Found 8-bit adder for signal <mux0000$addsub0000> created at line 129.
    Found 1-bit register for signal <timas>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <timers> synthesized.


Synthesizing Unit <decode>.
    Related source file is "../cpu/src/decode.v".
WARNING:Xst:646 - Signal <t_cycle> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_cycles> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_cycle> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <debug_halt>.
    Found 1-bit register for signal <cb>.
    Found 1-bit register for signal <continue_pressed>.
    Found 5-bit register for signal <cycle>.
    Found 1-bit register for signal <halted>.
    Found 1-bit register for signal <interrupt_handle>.
    Found 4-bit comparator equal for signal <next_cb$cmp_eq0000> created at line 2243.
    Found 6-bit adder for signal <next_cycle_high>.
    Found 1-bit register for signal <step_inst>.
    Found 1-bit register for signal <step_pressed>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <decode> synthesized.


Synthesizing Unit <video_module>.
    Related source file is "../fpgaboy_files/video_module.v".
WARNING:Xst:646 - Signal <tile_y_pos<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sprite_location> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sprite_attributes<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sprite_attributes<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <scanline2_addrA> equivalent to <scanline1_addrA> has been removed
    Register <scanline2_addrB> equivalent to <scanline1_addrB> has been removed
    Found 1-bit register for signal <int_vblank_req>.
    Found 5-bit register for signal <state>.
    Found 8-bit register for signal <sprite_data1>.
    Found 8-bit register for signal <sprite_data2>.
    Found 2-bit register for signal <mode>.
    Found 8-bit register for signal <line_count>.
    Found 8-bit register for signal <sprite_x_pos>.
    Found 9-bit register for signal <pixel_count>.
    Found 8-bit register for signal <oam_addrA>.
    Found 2-bit register for signal <bg_pixel>.
    Found 8-bit register for signal <pixel_data_count>.
    Found 8-bit register for signal <sprite_y_pos>.
    Found 7-bit register for signal <sprite_num>.
    Found 1-bit register for signal <pixel_we>.
    Found 1-bit register for signal <int_lcdc_req>.
    Found 2-bit register for signal <pixel_data>.
    Found 2-bit register for signal <sprite_pixel>.
    Found 10-bit adder for signal <$add0000> created at line 617.
    Found 10-bit subtractor for signal <add0000$sub0000> created at line 617.
    Found 4-bit comparator less for signal <bg_pixel$cmp_lt0000> created at line 681.
    Found 8-bit register for signal <BGP>.
    Found 9-bit comparator greater for signal <hsync$cmp_gt0000> created at line 833.
    Found 9-bit comparator greatequal for signal <int_lcdc_req$cmp_ge0000> created at line 447.
    Found 9-bit comparator greatequal for signal <int_lcdc_req$cmp_ge0001> created at line 440.
    Found 9-bit comparator less for signal <int_lcdc_req$cmp_lt0000> created at line 440.
    Found 9-bit comparator less for signal <int_lcdc_req$cmp_lt0001> created at line 447.
    Found 8-bit comparator not equal for signal <int_lcdc_req$cmp_ne0001> created at line 460.
    Found 9-bit comparator less for signal <int_vblank_req$cmp_lt0000> created at line 430.
    Found 8-bit register for signal <LCDC>.
    Found 8-bit register for signal <LYC>.
    Found 9-bit comparator greatequal for signal <mode$cmp_ge0000> created at line 430.
    Found 8-bit adder for signal <next_line_count$addsub0000> created at line 828.
    Found 9-bit adder for signal <next_pixel_count$addsub0000> created at line 823.
    Found 3-bit comparator greatequal for signal <oam_addrA$cmp_ge0000> created at line 811.
    Found 3-bit comparator less for signal <oam_addrA$cmp_lt0000> created at line 811.
    Found 8-bit register for signal <oam_addrB>.
    Found 16-bit comparator greatequal for signal <oam_enable$cmp_ge0000> created at line 842.
    Found 16-bit comparator less for signal <oam_enable$cmp_lt0000> created at line 842.
