ABC command line: "r /home/users/nianze/threslogic/threABC/exp/benchmark/b17.blif; source /home/users/nianze/threslogic/threABC/exp/tcl/exp_aig_i.tcl".

[INFO] Make circuit combinational 
[INFO] Perform fraig 
[INFO] Synthesize threshold logic circuit by tech map 
Finished matching 52610 functions. Time =     9.43 sec
[1;37mitc/b17/b17[0m : i/o =   1452/   1512  [1;36mand =   35469[0m  [1;35mlev =  103[0m [1;35m(33.63)[0m  mem = 0.45 MB
Mapping (K=8)  :  [1;33mlut =  13009[0m  [1;32medge =   47685[0m  [1;31mlev =   22[0m [1;31m(14.13)[0m  mem = 0.43 MB
[INFO] Write out synthesized circuit as an AIG file 
  > Ntk2Mux : create pio ...
  > Ntk2Mux : create mux (dynamic = yes , ahead = no) ...
  > Ntk2Mux : connect Po ...
Current network is replaced
mux convert time  =     0.02 sec
[INFO] Iteratively collapse the synthesized circuit 
collapse time :  =     0.79 sec
[INFO] Write out collapsed circuit as an AIG file 
  > Ntk2Mux : create pio ...
  > Ntk2Mux : create mux (dynamic = yes , ahead = no) ...
  > Ntk2Mux : connect Po ...
Current network is replaced
mux convert time  =     0.03 sec
[INFO] Perform cec over two AIG files 
elapse: 35.07 seconds, total: 35.07 seconds
Networks are equivalent.
elapse: 5.85 seconds, total: 40.92 seconds
