testbench_bd_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/testbench_bd/ip/testbench_bd_zynq_ultra_ps_e_0_0/sim/testbench_bd_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="$ref_dir/../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl"incdir="$ref_dir/../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/e257/hdl"incdir="../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl"incdir="../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/e257/hdl"
testbench_bd_test_top_0_2.v,verilog,xil_defaultlib,../../../bd/testbench_bd/ip/testbench_bd_test_top_0_2/sim/testbench_bd_test_top_0_2.v,incdir="$ref_dir/../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl"incdir="$ref_dir/../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/e257/hdl"incdir="../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl"incdir="../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/e257/hdl"
testbench_bd.v,verilog,xil_defaultlib,../../../bd/testbench_bd/sim/testbench_bd.v,incdir="$ref_dir/../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl"incdir="$ref_dir/../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/e257/hdl"incdir="../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl"incdir="../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/e257/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
