ARM GAS  /tmp/ccgG0jZO.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"arm_depthwise_conv_fast_s16.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.arm_depthwise_conv_fast_s16,"ax",%progbits
  18              		.align	1
  19              		.global	arm_depthwise_conv_fast_s16
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	arm_depthwise_conv_fast_s16:
  27              	.LVL0:
  28              	.LFB47:
  29              		.file 1 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_con
   1:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * SPDX-FileCopyrightText: Copyright 2022-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * Title:        arm_depthwise_conv_fast_s16.c
  22:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * Description:  Optimized s16 depthwise separable convolution function for
  23:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  *               channel multiplier of 1.
  24:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  *
  25:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * $Date:        30 January 2023
  26:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * $Revision:    V.1.3.0
  27:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  *
  28:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * Target :  Arm(R) M-Profile Architecture
  29:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  *
ARM GAS  /tmp/ccgG0jZO.s 			page 2


  30:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * -------------------------------------------------------------------- */
  31:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
  32:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** #include "arm_nnfunctions.h"
  33:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** #include "arm_nnsupportfunctions.h"
  34:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
  35:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** /**
  36:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  *  @ingroup Public
  37:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  */
  38:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
  39:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** /**
  40:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * @addtogroup NNConv
  41:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * @{
  42:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  */
  43:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
  44:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** /*
  45:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  * Optimized s16 depthwise convolution function with constraint that in_channel equals out_channel
  46:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  *
  47:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  *  Refer prototype header file for details.
  48:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  *
  49:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****  */
  50:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
  51:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** arm_cmsis_nn_status arm_depthwise_conv_fast_s16(const cmsis_nn_context *ctx,
  52:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                 const cmsis_nn_dw_conv_params *dw_conv_params,
  53:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                 const cmsis_nn_per_channel_quant_params *quant_para
  54:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                 const cmsis_nn_dims *input_dims,
  55:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                 const int16_t *input,
  56:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                 const cmsis_nn_dims *filter_dims,
  57:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                 const int8_t *kernel,
  58:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                 const cmsis_nn_dims *bias_dims,
  59:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                 const int64_t *bias,
  60:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                 const cmsis_nn_dims *output_dims,
  61:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                 int16_t *output)
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** {
  30              		.loc 1 62 1 view -0
  31              		.cfi_startproc
  32              		@ args = 28, pretend = 0, frame = 136
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 62 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 A3B0     		sub	sp, sp, #140
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 176
  50 0006 1E46     		mov	r6, r3
  51 0008 2D9D     		ldr	r5, [sp, #180]
  52 000a DDF8C490 		ldr	r9, [sp, #196]
  63:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t input_ch = input_dims->c;
ARM GAS  /tmp/ccgG0jZO.s 			page 3


  53              		.loc 1 63 5 is_stmt 1 view .LVU2
  54              		.loc 1 63 19 is_stmt 0 view .LVU3
  55 000e D3F80CA0 		ldr	r10, [r3, #12]
  56              	.LVL1:
  64:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t output_ch = output_dims->c;
  57              		.loc 1 64 5 is_stmt 1 view .LVU4
  58              		.loc 1 64 19 is_stmt 0 view .LVU5
  59 0012 D9F80C30 		ldr	r3, [r9, #12]
  60              	.LVL2:
  61              		.loc 1 64 19 view .LVU6
  62 0016 1393     		str	r3, [sp, #76]
  63              	.LVL3:
  65:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
  66:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     /* Check input constraints input_ch == output_ch */
  67:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     if (input_ch != output_ch)
  64              		.loc 1 67 5 is_stmt 1 view .LVU7
  65              		.loc 1 67 8 is_stmt 0 view .LVU8
  66 0018 9A45     		cmp	r10, r3
  67 001a 40F0F182 		bne	.L42
  68 001e 0746     		mov	r7, r0
  69 0020 0C46     		mov	r4, r1
  70 0022 9046     		mov	r8, r2
  68:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     {
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         return ARM_CMSIS_NN_ARG_ERROR;
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     }
  71:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
  72:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     if (filter_dims->w * filter_dims->h >= 512)
  71              		.loc 1 72 5 is_stmt 1 view .LVU9
  72              		.loc 1 72 20 is_stmt 0 view .LVU10
  73 0024 AA68     		ldr	r2, [r5, #8]
  74              	.LVL4:
  75              		.loc 1 72 37 view .LVU11
  76 0026 6B68     		ldr	r3, [r5, #4]
  77              	.LVL5:
  78              		.loc 1 72 24 view .LVU12
  79 0028 03FB02F3 		mul	r3, r3, r2
  80              		.loc 1 72 8 view .LVU13
  81 002c B3F5007F 		cmp	r3, #512
  82 0030 80F2E982 		bge	.L43
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     {
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         return ARM_CMSIS_NN_ARG_ERROR;
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     }
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     if (ctx->buf == NULL && arm_depthwise_conv_fast_s16_get_buffer_size(input_dims, filter_dims) > 
  83              		.loc 1 77 5 is_stmt 1 view .LVU14
  84              		.loc 1 77 12 is_stmt 0 view .LVU15
  85 0034 0368     		ldr	r3, [r0]
  86              		.loc 1 77 8 view .LVU16
  87 0036 002B     		cmp	r3, #0
  88 0038 26D0     		beq	.L54
  89              	.LVL6:
  90              	.L3:
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     {
  79:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         return ARM_CMSIS_NN_ARG_ERROR;
  80:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     }
  81:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
  82:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** #if defined(ARM_MATH_DSP)
ARM GAS  /tmp/ccgG0jZO.s 			page 4


  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     (void)bias_dims;
  91              		.loc 1 83 5 is_stmt 1 view .LVU17
  84:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t input_x = input_dims->w;
  92              		.loc 1 84 5 view .LVU18
  93              		.loc 1 84 19 is_stmt 0 view .LVU19
  94 003a B368     		ldr	r3, [r6, #8]
  95 003c 1693     		str	r3, [sp, #88]
  96              	.LVL7:
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t input_y = input_dims->h;
  97              		.loc 1 85 5 is_stmt 1 view .LVU20
  98              		.loc 1 85 19 is_stmt 0 view .LVU21
  99 003e 7368     		ldr	r3, [r6, #4]
 100              	.LVL8:
 101              		.loc 1 85 19 view .LVU22
 102 0040 1793     		str	r3, [sp, #92]
 103              	.LVL9:
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t input_batches = input_dims->n;
 104              		.loc 1 86 5 is_stmt 1 view .LVU23
 105              		.loc 1 86 19 is_stmt 0 view .LVU24
 106 0042 3368     		ldr	r3, [r6]
 107              	.LVL10:
 108              		.loc 1 86 19 view .LVU25
 109 0044 1E93     		str	r3, [sp, #120]
 110              	.LVL11:
  87:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t kernel_x = filter_dims->w;
 111              		.loc 1 87 5 is_stmt 1 view .LVU26
 112              		.loc 1 87 19 is_stmt 0 view .LVU27
 113 0046 AB68     		ldr	r3, [r5, #8]
 114              	.LVL12:
 115              		.loc 1 87 19 view .LVU28
 116 0048 0A93     		str	r3, [sp, #40]
 117              	.LVL13:
  88:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t kernel_y = filter_dims->h;
 118              		.loc 1 88 5 is_stmt 1 view .LVU29
 119              		.loc 1 88 19 is_stmt 0 view .LVU30
 120 004a 6B68     		ldr	r3, [r5, #4]
 121              	.LVL14:
 122              		.loc 1 88 19 view .LVU31
 123 004c 0893     		str	r3, [sp, #32]
 124              	.LVL15:
  89:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t pad_x = dw_conv_params->padding.w;
 125              		.loc 1 89 5 is_stmt 1 view .LVU32
 126              		.loc 1 89 19 is_stmt 0 view .LVU33
 127 004e 6369     		ldr	r3, [r4, #20]
 128              	.LVL16:
 129              		.loc 1 89 19 view .LVU34
 130 0050 1893     		str	r3, [sp, #96]
 131              	.LVL17:
  90:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t pad_y = dw_conv_params->padding.h;
 132              		.loc 1 90 5 is_stmt 1 view .LVU35
 133              		.loc 1 90 19 is_stmt 0 view .LVU36
 134 0052 A369     		ldr	r3, [r4, #24]
 135              	.LVL18:
 136              		.loc 1 90 19 view .LVU37
 137 0054 1F93     		str	r3, [sp, #124]
 138              	.LVL19:
  91:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t stride_x = dw_conv_params->stride.w;
ARM GAS  /tmp/ccgG0jZO.s 			page 5


 139              		.loc 1 91 5 is_stmt 1 view .LVU38
 140              		.loc 1 91 19 is_stmt 0 view .LVU39
 141 0056 E368     		ldr	r3, [r4, #12]
 142              	.LVL20:
 143              		.loc 1 91 19 view .LVU40
 144 0058 1993     		str	r3, [sp, #100]
 145              	.LVL21:
  92:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t stride_y = dw_conv_params->stride.h;
 146              		.loc 1 92 5 is_stmt 1 view .LVU41
 147              		.loc 1 92 19 is_stmt 0 view .LVU42
 148 005a 2369     		ldr	r3, [r4, #16]
 149              	.LVL22:
 150              		.loc 1 92 19 view .LVU43
 151 005c 2093     		str	r3, [sp, #128]
 152              	.LVL23:
  93:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t *output_shift = quant_params->shift;
 153              		.loc 1 93 5 is_stmt 1 view .LVU44
 154              		.loc 1 93 20 is_stmt 0 view .LVU45
 155 005e D8F80430 		ldr	r3, [r8, #4]
 156              	.LVL24:
 157              		.loc 1 93 20 view .LVU46
 158 0062 1A93     		str	r3, [sp, #104]
 159              	.LVL25:
  94:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t *output_mult = quant_params->multiplier;
 160              		.loc 1 94 5 is_stmt 1 view .LVU47
 161              		.loc 1 94 20 is_stmt 0 view .LVU48
 162 0064 D8F80030 		ldr	r3, [r8]
 163              	.LVL26:
 164              		.loc 1 94 20 view .LVU49
 165 0068 1B93     		str	r3, [sp, #108]
 166              	.LVL27:
  95:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t output_x = output_dims->w;
 167              		.loc 1 95 5 is_stmt 1 view .LVU50
 168              		.loc 1 95 19 is_stmt 0 view .LVU51
 169 006a D9F80830 		ldr	r3, [r9, #8]
 170              	.LVL28:
 171              		.loc 1 95 19 view .LVU52
 172 006e 1593     		str	r3, [sp, #84]
 173              	.LVL29:
  96:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t output_y = output_dims->h;
 174              		.loc 1 96 5 is_stmt 1 view .LVU53
 175              		.loc 1 96 19 is_stmt 0 view .LVU54
 176 0070 D9F80430 		ldr	r3, [r9, #4]
 177              	.LVL30:
 178              		.loc 1 96 19 view .LVU55
 179 0074 2193     		str	r3, [sp, #132]
 180              	.LVL31:
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t output_activation_min = dw_conv_params->activation.min;
 181              		.loc 1 97 5 is_stmt 1 view .LVU56
 182              		.loc 1 97 19 is_stmt 0 view .LVU57
 183 0076 636A     		ldr	r3, [r4, #36]
 184              	.LVL32:
 185              		.loc 1 97 19 view .LVU58
 186 0078 0693     		str	r3, [sp, #24]
 187              	.LVL33:
  98:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t output_activation_max = dw_conv_params->activation.max;
 188              		.loc 1 98 5 is_stmt 1 view .LVU59
ARM GAS  /tmp/ccgG0jZO.s 			page 6


 189              		.loc 1 98 19 is_stmt 0 view .LVU60
 190 007a A36A     		ldr	r3, [r4, #40]
 191              	.LVL34:
 192              		.loc 1 98 19 view .LVU61
 193 007c 0793     		str	r3, [sp, #28]
 194              	.LVL35:
  99:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     int16_t *buffer_a = (int16_t *)ctx->buf;
 195              		.loc 1 99 5 is_stmt 1 view .LVU62
 196              		.loc 1 99 14 is_stmt 0 view .LVU63
 197 007e 3B68     		ldr	r3, [r7]
 198              	.LVL36:
 199              		.loc 1 99 14 view .LVU64
 200 0080 1193     		str	r3, [sp, #68]
 201              	.LVL37:
 100:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 101:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     #if defined(ARM_MATH_MVEI)
 102:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     int16_t *lhs_buffer = buffer_a;
 103:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     int16_t *out = output;
 104:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     int buffer_count = 0;
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t kernel_size = kernel_x * kernel_y;
 106:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 107:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     for (int i_batch = 0; i_batch < input_batches; i_batch++)
 108:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     {
 109:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         /* This part implements the im2col function */
 110:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         for (int i_out_y = 0, base_idx_y = -pad_y; i_out_y < output_y; base_idx_y += stride_y, i_ou
 111:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         {
 112:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             for (int i_out_x = 0, base_idx_x = -pad_x; i_out_x < output_x; base_idx_x += stride_x, 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             {
 114:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 for (int i_ker_y = base_idx_y; i_ker_y < base_idx_y + kernel_y; i_ker_y++)
 115:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 {
 116:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     for (int i_ker_x = base_idx_x; i_ker_x < base_idx_x + kernel_x; i_ker_x++)
 117:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 118:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         if (i_ker_y < 0 || i_ker_y >= input_y || i_ker_x < 0 || i_ker_x >= input_x)
 119:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         {
 120:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                             memset(lhs_buffer, (int16_t)0, (uint32_t)(input_ch * sizeof(int16_t)));
 121:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         }
 122:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         else
 123:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         {
 124:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                             arm_memcpy_q15(lhs_buffer,
 125:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                            (int16_t *)(input + (i_ker_y * input_x + i_ker_x) * inpu
 126:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                            (uint32_t)(input_ch * sizeof(int16_t)));
 127:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         }
 128:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         lhs_buffer += input_ch;
 129:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     }
 130:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 }
 131:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 buffer_count++;
 132:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 if (buffer_count == 4)
 133:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 {
 134:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     lhs_buffer = buffer_a;
 135:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 136:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     out = arm_nn_depthwise_conv_nt_t_s16(lhs_buffer,
 137:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                          kernel,
 138:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                          input_ch,
 139:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                          output_shift,
 140:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                          output_mult,
 141:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                          output_activation_min,
 142:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                          output_activation_max,
ARM GAS  /tmp/ccgG0jZO.s 			page 7


 143:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                          kernel_size,
 144:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                          bias,
 145:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                                          out);
 146:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     buffer_count = 0;
 147:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 }
 148:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             }
 149:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         }
 150:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         input += input_x * input_y * input_ch;
 151:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     }
 152:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 153:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     /* Handle left over buffers */
 154:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     lhs_buffer = buffer_a;
 155:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     for (int i_buf = 0; i_buf < buffer_count; i_buf++)
 156:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     {
 157:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         int32_t loop_count = (input_ch + 3) / 4;
 158:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         int32_t num_ch_to_process = input_ch;
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 160:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         for (int i_loop_cnt = 0, offset = 0; i_loop_cnt < loop_count; num_ch_to_process -= 4, offse
 161:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         {
 162:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             const int8_t *row_0 = kernel + offset;
 163:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             const int16_t *col_0 = lhs_buffer + (kernel_size * input_ch * i_buf) + offset;
 164:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 165:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             int32x4_t out_0 = vdupq_n_s32(0);
 166:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 167:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             for (int i_ker = 0; i_ker < kernel_size; i_ker++)
 168:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             {
 169:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 const int32x4_t ker_0 = vldrbq_s32(row_0);
 170:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 int32x4_t ip_0 = vldrhq_s32(col_0);
 172:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 out_0 += vmulq_s32(ip_0, ker_0);
 173:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 174:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 col_0 += input_ch;
 175:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 row_0 += input_ch;
 176:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             }
 177:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 178:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             int64_t in_requantize_0 = (int64_t)out_0[0];
 179:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             int64_t in_requantize_1 = (int64_t)out_0[1];
 180:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             int64_t in_requantize_2 = (int64_t)out_0[2];
 181:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             int64_t in_requantize_3 = (int64_t)out_0[3];
 182:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 183:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             if (bias)
 184:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             {
 185:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 in_requantize_0 += bias[offset];
 186:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 in_requantize_1 += bias[offset + 1];
 187:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 in_requantize_2 += bias[offset + 2];
 188:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 in_requantize_3 += bias[offset + 3];
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             }
 190:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             int32_t reduced_multiplier_0 = REDUCE_MULTIPLIER(output_mult[offset]);
 192:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             int32_t reduced_multiplier_1 = REDUCE_MULTIPLIER(output_mult[offset + 1]);
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             int32_t reduced_multiplier_2 = REDUCE_MULTIPLIER(output_mult[offset + 2]);
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             int32_t reduced_multiplier_3 = REDUCE_MULTIPLIER(output_mult[offset + 3]);
 195:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             out_0[0] = arm_nn_requantize_s64(in_requantize_0, reduced_multiplier_0, output_shift[of
 197:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             out_0[1] = arm_nn_requantize_s64(in_requantize_1, reduced_multiplier_1, output_shift[of
 198:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             out_0[2] = arm_nn_requantize_s64(in_requantize_2, reduced_multiplier_2, output_shift[of
 199:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             out_0[3] = arm_nn_requantize_s64(in_requantize_3, reduced_multiplier_3, output_shift[of
ARM GAS  /tmp/ccgG0jZO.s 			page 8


 200:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             out_0 = vmaxq_s32(out_0, vdupq_n_s32(output_activation_min));
 202:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             out_0 = vminq_s32(out_0, vdupq_n_s32(output_activation_max));
 203:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 204:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             mve_pred16_t p = vctp32q((uint32_t)num_ch_to_process);
 205:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             vstrhq_p_s32(out, out_0, p);
 206:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 207:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             out += 4;
 208:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         }
 209:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         const int tail_ch = input_ch & 0x3;
 211:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         if (tail_ch != 0)
 212:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         {
 213:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             out -= (4 - tail_ch);
 214:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         }
 215:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     }
 216:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 217:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     #else // ARM_MATH_DSP
 218:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 219:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     /* Run the following code in cores using DSP extension */
 220:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     int16_t *const col_buffer_start = buffer_a;
 202              		.loc 1 220 5 is_stmt 1 view .LVU65
 221:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     int16_t *col_buffer = col_buffer_start;
 203              		.loc 1 221 5 view .LVU66
 222:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int64_t *const bias_start_pos = bias;
 204              		.loc 1 222 5 view .LVU67
 223:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t *const out_mult_start_pos = output_mult;
 205              		.loc 1 223 5 view .LVU68
 224:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     const int32_t *const out_shift_start_pos = output_shift;
 206              		.loc 1 224 5 view .LVU69
 225:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     uint16_t row_count;
 207              		.loc 1 225 5 view .LVU70
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     uint16_t row_shift;
 208              		.loc 1 226 5 view .LVU71
 227:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     int32_t result;
 209              		.loc 1 227 5 view .LVU72
 228:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 229:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     for (int i_batch = 0; i_batch < input_batches; i_batch++)
 210              		.loc 1 229 5 view .LVU73
 211              	.LBB67:
 212              		.loc 1 229 10 view .LVU74
 213              		.loc 1 229 14 is_stmt 0 view .LVU75
 214 0082 0023     		movs	r3, #0
 215              	.LVL38:
 216              		.loc 1 229 14 view .LVU76
 217 0084 1D93     		str	r3, [sp, #116]
 218              		.loc 1 229 5 view .LVU77
 219 0086 B0E2     		b	.L4
 220              	.LVL39:
 221              	.L54:
 222              		.loc 1 229 5 view .LVU78
 223              	.LBE67:
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     {
 224              		.loc 1 77 29 discriminator 1 view .LVU79
 225 0088 2946     		mov	r1, r5
 226              	.LVL40:
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     {
ARM GAS  /tmp/ccgG0jZO.s 			page 9


 227              		.loc 1 77 29 discriminator 1 view .LVU80
 228 008a 3046     		mov	r0, r6
 229              	.LVL41:
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     {
 230              		.loc 1 77 29 discriminator 1 view .LVU81
 231 008c FFF7FEFF 		bl	arm_depthwise_conv_fast_s16_get_buffer_size
 232              	.LVL42:
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     {
 233              		.loc 1 77 26 discriminator 1 view .LVU82
 234 0090 0028     		cmp	r0, #0
 235 0092 D2DD     		ble	.L3
  79:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     }
 236              		.loc 1 79 16 view .LVU83
 237 0094 4FF0FF30 		mov	r0, #-1
 238 0098 AFE2     		b	.L2
 239              	.LVL43:
 240              	.L63:
 241              	.LBB167:
 242              	.LBB68:
 243              	.LBB69:
 244              	.LBB70:
 245              	.LBB71:
 230:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     {
 231:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         for (int i_out_y = 0; i_out_y < output_y; i_out_y++)
 232:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         {
 233:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             const int16_t base_idx_y = (i_out_y * stride_y) - pad_y;
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 235:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             {
 236:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 const int16_t base_idx_x = (i_out_x * stride_x) - pad_x;
 237:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 238:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 /* Out of bounds is only considered for the y axis as it provides a contiguous zero
 239:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                    along the x axis */
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 const int ker_y_start = MAX(0, -base_idx_y);
 246              		.loc 1 240 41 discriminator 1 view .LVU84
 247 009a 5F42     		rsbs	r7, r3, #0
 248 009c 6FE2     		b	.L6
 249              	.LVL44:
 250              	.L64:
 241:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 /* Condition for kernel end dimension: (base_idx_y + ker_y_end) < input_y */
 242:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 const int ker_y_end = MIN(kernel_y, input_y - base_idx_y);
 243:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 int32_t index = 0;
 245:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 if (ker_y_start != 0)
 246:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 {
 247:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     memset(&col_buffer[index], 0, (kernel_x * input_ch) * ker_y_start * sizeof(int1
 251              		.loc 1 247 21 is_stmt 1 view .LVU85
 252              		.loc 1 247 61 is_stmt 0 view .LVU86
 253 009e 0A9C     		ldr	r4, [sp, #40]
 254 00a0 04FB0AF5 		mul	r5, r4, r10
 255              		.loc 1 247 73 view .LVU87
 256 00a4 07FB05F5 		mul	r5, r7, r5
 257              		.loc 1 247 21 view .LVU88
 258 00a8 6A00     		lsls	r2, r5, #1
 259 00aa 0021     		movs	r1, #0
 260 00ac 1198     		ldr	r0, [sp, #68]
 261 00ae FFF7FEFF 		bl	memset
 262              	.LVL45:
ARM GAS  /tmp/ccgG0jZO.s 			page 10


 248:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     index += (kernel_x * input_ch) * ker_y_start;
 263              		.loc 1 248 21 is_stmt 1 view .LVU89
 264              		.loc 1 248 21 is_stmt 0 view .LVU90
 265 00b2 CDF810B0 		str	fp, [sp, #16]
 266 00b6 DDF858B0 		ldr	fp, [sp, #88]
 267 00ba A046     		mov	r8, r4
 268 00bc CDF80C90 		str	r9, [sp, #12]
 269 00c0 DDF84490 		ldr	r9, [sp, #68]
 270              	.LVL46:
 271              		.loc 1 248 21 view .LVU91
 272 00c4 1EE0     		b	.L13
 273              	.LVL47:
 274              	.L9:
 275              	.LBB72:
 276              	.LBB73:
 277              	.LBB74:
 278              	.LBB75:
 249:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 }
 250:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 251:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 for (int i_ker_y = ker_y_start; i_ker_y < ker_y_end; i_ker_y++)
 252:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 {
 253:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     const int32_t idx_y = base_idx_y + i_ker_y;
 254:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     for (int i_ker_x = 0; i_ker_x < kernel_x; i_ker_x++)
 256:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 257:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         const int32_t idx_x = base_idx_x + i_ker_x;
 258:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 259:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         if (idx_x < 0 || idx_x >= input_x)
 260:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         {
 261:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                             memset(&col_buffer[index], 0, input_ch * sizeof(int16_t));
 279              		.loc 1 261 29 is_stmt 1 view .LVU92
 280 00c6 4FEA4A02 		lsl	r2, r10, #1
 281 00ca 0021     		movs	r1, #0
 282              	.LVL48:
 283              		.loc 1 261 29 is_stmt 0 view .LVU93
 284 00cc 09EB4500 		add	r0, r9, r5, lsl #1
 285 00d0 FFF7FEFF 		bl	memset
 286              	.LVL49:
 287              	.L11:
 262:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         }
 263:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         else
 264:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         {
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                             arm_memcpy_q15(&col_buffer[index],
 266:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                            input + (idx_y * input_x + idx_x) * input_ch,
 267:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                            input_ch * sizeof(int16_t));
 268:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         }
 269:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         index += input_ch;
 288              		.loc 1 269 25 is_stmt 1 discriminator 2 view .LVU94
 289              		.loc 1 269 31 is_stmt 0 discriminator 2 view .LVU95
 290 00d4 5544     		add	r5, r5, r10
 291              	.LVL50:
 292              		.loc 1 269 31 discriminator 2 view .LVU96
 293              	.LBE75:
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 294              		.loc 1 255 63 is_stmt 1 discriminator 2 view .LVU97
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 295              		.loc 1 255 70 is_stmt 0 discriminator 2 view .LVU98
ARM GAS  /tmp/ccgG0jZO.s 			page 11


 296 00d6 0134     		adds	r4, r4, #1
 297              	.LVL51:
 298              	.L8:
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 299              		.loc 1 255 43 is_stmt 1 discriminator 1 view .LVU99
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 300              		.loc 1 255 21 is_stmt 0 discriminator 1 view .LVU100
 301 00d8 4445     		cmp	r4, r8
 302 00da 12DA     		bge	.L55
 303              	.LBB78:
 257:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 304              		.loc 1 257 25 is_stmt 1 view .LVU101
 305              	.LVL52:
 259:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         {
 306              		.loc 1 259 25 view .LVU102
 259:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         {
 307              		.loc 1 259 28 is_stmt 0 view .LVU103
 308 00dc 3119     		adds	r1, r6, r4
 309              	.LVL53:
 259:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         {
 310              		.loc 1 259 28 view .LVU104
 311 00de F2D4     		bmi	.L9
 259:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         {
 312              		.loc 1 259 39 discriminator 1 view .LVU105
 313 00e0 8B45     		cmp	fp, r1
 314 00e2 F0DD     		ble	.L9
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                            input + (idx_y * input_x + idx_x) * input_ch,
 315              		.loc 1 265 29 is_stmt 1 view .LVU106
 266:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                            input_ch * sizeof(int16_t));
 316              		.loc 1 266 69 is_stmt 0 view .LVU107
 317 00e4 009B     		ldr	r3, [sp]
 318 00e6 03FB0B11 		mla	r1, r3, fp, r1
 319              	.LVL54:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                            input_ch * sizeof(int16_t));
 320              		.loc 1 266 78 view .LVU108
 321 00ea 0AFB01F1 		mul	r1, r10, r1
 322              	.LVL55:
 323              	.LBB76:
 324              	.LBI76:
 325              		.file 2 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-FileCopyrightText: Copyright 2010-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
ARM GAS  /tmp/ccgG0jZO.s 			page 12


  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Title:        arm_nnsupportfunctions.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Description:  Public header file of support functions for CMSIS NN Library
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Date:        13 Februari 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Revision:    V.15.0.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef _ARM_NNSUPPORTFUNCTIONS_H_
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define _ARM_NNSUPPORTFUNCTIONS_H_
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "Internal/arm_nn_compiler.h"
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_math_types.h"
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_types.h"
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include <stdbool.h>
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef __cplusplus
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** extern "C" {
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define USE_FAST_DW_CONV_S16_FUNCTION(dw_conv_params, filter_dims, input_dims)                     
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     (dw_conv_params->ch_mult == 1 && dw_conv_params->dilation.w == 1 && dw_conv_params->dilation.h 
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      filter_dims->w * filter_dims->h < 512)
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define LEFT_SHIFT(_shift) (_shift > 0 ? _shift : 0)
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define RIGHT_SHIFT(_shift) (_shift > 0 ? 0 : -_shift)
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_ZERO(x) (x) == 0 ? ~0 : 0
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_NON_ZERO(x) (x) != 0 ? ~0 : 0
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define SELECT_USING_MASK(mask, a, b) ((mask) & (a)) ^ (~(mask) & (b))
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MAX(A, B) ((A) > (B) ? (A) : (B))
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MIN(A, B) ((A) < (B) ? (A) : (B))
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CLAMP(x, h, l) MAX(MIN((x), (h)), (l))
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define REDUCE_MULTIPLIER(_mult) ((_mult < 0x7FFF0000) ? ((_mult + (1 << 15)) >> 16) : 0x7FFF)
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Number of channels processed in a block for DW Conv(MVE)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Requirement: Greater than 0 & less than 128
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // This can be fine tuned to match number of input channels for best performance.
  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // A layer with lower number of channels than CH_IN_BLOCK_MVE will result in higher
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // scratch buffer usage and a layer with higher number of channels than CH_IN_BLOCK_MVE
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // will result in lower scratch buffer usage.
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CH_IN_BLOCK_MVE (124)
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack four 8 bit values.
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_S8x4_32x1(v0, v1, v2, v3)                                                             
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     ((((int32_t)(v0) << 0) & (int32_t)0x000000FF) | (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | 
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | (((int32_t)(v3) << 24) & (int32_t)0xFF000000))
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack two 16 bit values.
ARM GAS  /tmp/ccgG0jZO.s 			page 13


  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_Q15x2_32x1(v0, v1) (((int32_t)v0 & (int32_t)0xFFFF) | ((int32_t)v1 << 16))
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for SIMD access of q31/s16/s8 types
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nnword
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t word;
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< q31 type */
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int16_t half_words[2];
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s16 type */
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int8_t bytes[4];
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s8 type */
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for data type long long
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** struct arm_nn_double
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     uint32_t low;
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t high;
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nn_long_long
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t long_long;
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     struct arm_nn_double word;
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup groupSupport Private
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Internal Support functions. Not intended to be called direclty by a CMSIS-NN user.
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup supportConversion Data Conversion
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Perform data type conversion in-between neural network operations
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Converts the elements from a s8 vector to a s16 vector with an added offset
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    src        pointer to the s8 input vector
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   dst        pointer to the s16 output vector
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    block_size length of the input vector
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    offset     s8 offset to be added to each input vector element.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * \par Description:
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * The equation used for the conversion process is:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * <pre>
ARM GAS  /tmp/ccgG0jZO.s 			page 14


 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  dst[n] = (int16_t) src[n] + offset;   0 <= n < block_size.
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * </pre>
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_q7_to_q15_with_offset(const int8_t *src, int16_t *dst, uint32_t block_size, int16_t offset
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise conv on an im2col buffer where the input channel equals output channel.
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    row     pointer to row
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    col     pointer to im2col buffer, always consists of 2 columns.
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    num_ch   number of channels
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_shift  pointer to per output channel requantization shift parameter.
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_mult   pointer to per output channel requantization multiplier parameter.
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_offset      output tensor offset.
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_min   minimum value to clamp the output to. Range : int8
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_max   maximum value to clamp the output to. Range : int8
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    kernel_size   number of elements in one column.
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    output_bias per output channel bias. Range : int32
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   out         pointer to output
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details     Supported framework: TensorFlow Lite micro.
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_depthwise_conv_s8_core(const int8_t *row,
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *col,
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_ch,
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_min,
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_max,
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t kernel_size,
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out);
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_row    pointer to row operand
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_col    pointer to col operand
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch    number of rows of input_row
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_batches  number of column batches. Range: 1 to 4
 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_shift  pointer to per output channel requantization shift parameter.
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_mult   pointer to per output channel requantization multiplier parameter
 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset    output tensor offset.
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_offset    input tensor(col) offset.
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_offset    kernel offset(row). Not used.
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_min   minimum value to clamp the output to. Range : int8
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_max   maximum value to clamp the output to. Range : int8
 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_len       number of elements in each row
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          per output channel bias. Range : int32
 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out           pointer to output
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
ARM GAS  /tmp/ccgG0jZO.s 			page 15


 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   Supported framework: TensorFlow Lite
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_s8(const int8_t *input_row,
 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int8_t *input_col,
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t output_ch,
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t col_batches,
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_shift,
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_mult,
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t out_offset,
 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t col_offset,
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t row_offset,
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_min,
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_max,
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t row_len,
 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *const bias,
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            int8_t *out);
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization for 16 bit
 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int16
 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int16
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int64
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_mat_mult_kernel_s16(const int8_t *input_a,
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t *input_b,
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t output_ch,
 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_shift,
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_mult,
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_min,
 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_max,
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t num_col_a,
 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int64_t *const output_bias,
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     int16_t *out_0);
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Vector by Matrix multiplication with requantization and storage of result.
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements          number of row elements
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       skipped_row_elements  number of row elements skipped due to padding.
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                        row_elements + skipped_row_elements = (kernel_x * kernel_
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base_ref          pointer to row operand
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base_ref          pointer to col operand
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      out_ch                Number of output channels
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params           Pointer to convolution parameters like offsets and activa
ARM GAS  /tmp/ccgG0jZO.s 			page 16


 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params          Pointer to per-channel quantization parameters
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias                  Pointer to optional per-channel bias
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output                Pointer to output where int8 results are stored.
 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function performs matrix(row_base_ref) multiplication with vector(col_base_ref) 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *             scaled result is stored in memory.
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Pseudo-code
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      *output = 0
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      sum_col = 0
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (j = 0; j < out_ch; j++)
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (i = 0; i < row_elements; i++)
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          *output += row_base_ref[i] * col_base_ref[i]
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          sum_col += col_base_ref[i]
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      scale sum_col using quant_params and bias
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      store result in 'output'
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 262:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 263:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mul_core_1x_s8(int32_t row_elements,
 265:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t skipped_row_elements,
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *row_base_ref,
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *col_base_ref,
 268:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t out_ch,
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_conv_params *conv_params,
 270:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_per_channel_quant_params *quant_params
 271:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t *bias,
 272:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int8_t *output);
 273:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 274:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 275:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication with requantization & activation function for four rows and one col
 276:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements  number of row elements
 277:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       offset        offset between rows. Can be the same as row_elements.
 278:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                For e.g, in a 1x1 conv scenario with stride as 1.
 279:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base      pointer to row operand
 280:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base      pointer to col operand
 281:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_ch        Number of output channels
 282:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params   Pointer to convolution parameters like offsets and activation val
 283:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params  Pointer to per-channel quantization parameters
 284:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          Pointer to per-channel bias
 285:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output        Pointer to output where int8 results are stored.
 286:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 287:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns the updated output pointer or NULL if implementation is not ava
 288:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 289:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Compliant to TFLM int8 specification. MVE implementation only
 290:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 291:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mul_core_4x_s8(const int32_t row_elements,
 292:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t offset,
 293:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *row_base,
 294:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *col_base,
 295:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t out_ch,
 296:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_conv_params *conv_params,
 297:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_per_channel_quant_params *quant_params,
 298:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t *bias,
 299:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   int8_t *output);
 300:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 301:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 302:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
ARM GAS  /tmp/ccgG0jZO.s 			page 17


 303:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        This function assumes:
 304:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - LHS input matrix NOT transposed (nt)
 305:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - RHS input matrix transposed (t)
 306:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 307:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  @note This operation also performs the broadcast bias addition before the requantization
 308:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 309:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs                Pointer to the LHS input matrix
 310:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs                Pointer to the RHS input matrix
 311:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  bias               Pointer to the bias vector. The length of this vector is equal to
 312:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * output columns (or RHS input rows)
 313:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] dst                Pointer to the output matrix with "m" rows and "n" columns
 314:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_multipliers    Pointer to the multipliers vector needed for the per-channel requ
 315:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                The length of this vector is equal to the number of output column
 316:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * rows)
 317:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_shifts         Pointer to the shifts vector needed for the per-channel requantiz
 318:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * of this vector is equal to the number of output columns (or RHS input rows)
 319:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_rows           Number of LHS input rows
 320:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_rows           Number of RHS input rows
 321:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols           Number of LHS/RHS input columns
 322:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_offset         Offset to be applied to the LHS input value
 323:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_offset         Offset to be applied the output result
 324:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_min     Minimum value to clamp down the output. Range : int8
 325:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_max     Maximum value to clamp up the output. Range : int8
 326:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols_offset    Offset between input columns. Used to handle non-unity strides
 327:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                Expected value : x * rhs_cols, where x >= 1
 328:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 329:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 330:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 331:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 332:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mult_nt_t_s8(const int8_t *lhs,
 333:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int8_t *rhs,
 334:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *bias,
 335:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             int8_t *dst,
 336:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_multipliers,
 337:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_shifts,
 338:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_rows,
 339:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_rows,
 340:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols,
 341:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_offset,
 342:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t dst_offset,
 343:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_min,
 344:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_max,
 345:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols_offset);
 346:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 347:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 348:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication
 349:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 350:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 351:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 352:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 353:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 354:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side vec
 355:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 Range: -127 to 128
 356:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_offset      Offset to be added to the output values. Range: -127 to 128
 357:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 358:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 359:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
ARM GAS  /tmp/ccgG0jZO.s 			page 18


 360:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 361:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 362:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 363:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      address_offset  Memory position offset for dst. First output is stored at 'dst',
 364:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + address_offset' and so on. Default value is typ
 365:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 366:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 367:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 368:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 369:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s8(const int8_t *lhs,
 370:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int8_t *rhs,
 371:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t *bias,
 372:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              int8_t *dst,
 373:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t lhs_offset,
 374:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_offset,
 375:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_multiplier,
 376:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_shift,
 377:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_cols,
 378:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_rows,
 379:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_min,
 380:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_max,
 381:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t address_offset);
 382:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 383:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 384:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s16 Vector by Matrix (transposed) multiplication
 385:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 386:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 387:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 388:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 389:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 390:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 391:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 392:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 393:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 394:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 395:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 396:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 397:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 398:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 399:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 400:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s16(const int16_t *lhs,
 401:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *rhs,
 402:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int64_t *bias,
 403:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int16_t *dst,
 404:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_multiplier,
 405:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_shift,
 406:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_cols,
 407:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_rows,
 408:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_min,
 409:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_max);
 410:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 411:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 412:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication with s16 output
 413:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 414:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 415:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 416:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
ARM GAS  /tmp/ccgG0jZO.s 			page 19


 417:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side
 418:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 vector. Range: -127 to 128
 419:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      scatter_offset  Address offset for dst. First output is stored at 'dst', the
 420:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + scatter_offset' and so on.
 421:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 422:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 423:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 424:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 425:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 426:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 427:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 428:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 429:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 430:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 431:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_svdf_s8(const int8_t *lhs,
 432:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 433:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int16_t *dst,
 434:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 435:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t scatter_offset,
 436:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_multiplier,
 437:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_shift,
 438:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_cols,
 439:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_rows,
 440:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 441:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max);
 442:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 443:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 444:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in padded 
 445:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        the padding is -lhs_offset(Range: int8). Dimensions are the same for lhs and rhs.
 446:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 447:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 448:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 449:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 450:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 451:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 452:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 453:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 454:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 455:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 456:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 457:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 458:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 459:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 460:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 461:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 462:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 463:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 464:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 465:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 466:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 467:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 468:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 469:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 470:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 471:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 472:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_padded_s8(const int8_t *lhs,
 473:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int8_t *rhs,
ARM GAS  /tmp/ccgG0jZO.s 			page 20


 474:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t lhs_offset,
 475:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t active_ch,
 476:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t total_ch,
 477:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_shift,
 478:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_mult,
 479:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t out_offset,
 480:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_min,
 481:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_max,
 482:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const uint16_t row_x_col,
 483:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *const output_bias,
 484:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          int8_t *out);
 485:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 486:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 487:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 488:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 489:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 490:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 491:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 492:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 493:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 494:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 495:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 496:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 497:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 498:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 499:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 500:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 501:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 502:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 503:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 504:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 505:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 506:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 507:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 508:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 509:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 510:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 511:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 512:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 513:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 514:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 515:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_s8(const int8_t *lhs,
 516:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 517:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 518:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t active_ch,
 519:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t total_ch,
 520:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_shift,
 521:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_mult,
 522:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t out_offset,
 523:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 524:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max,
 525:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const uint16_t row_x_col,
 526:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *const output_bias,
 527:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int8_t *out);
 528:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 529:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 530:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
ARM GAS  /tmp/ccgG0jZO.s 			page 21


 531:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 532:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 533:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 534:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 535:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      num_ch          Number of channels in LHS/RHS
 536:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 537:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 538:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 539:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 540:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 541:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 542:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 543:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 544:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 545:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 546:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 547:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 548:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 549:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 550:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 551:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 552:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 553:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 554:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 555:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_depthwise_conv_nt_t_s16(const int16_t *lhs,
 556:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int8_t *rhs,
 557:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t num_ch,
 558:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_shift,
 559:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_mult,
 560:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_min,
 561:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_max,
 562:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t row_x_col,
 563:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int64_t *const output_bias,
 564:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         int16_t *out);
 565:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 566:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 567:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 s16 elements and post increment pointer.
 568:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_q15   Pointer to pointer that holds address of input.
 569:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 570:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_q15x2_ia(const int16_t **in_q15)
 572:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 574:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_q15, 4);
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 577:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 579:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 580:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 581:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 582:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 from s8 pointer and post increment pointer.
 583:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       Pointer to pointer that holds address of input.
 584:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 585:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4_ia(const int8_t **in_s8)
 587:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
ARM GAS  /tmp/ccgG0jZO.s 			page 22


 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 591:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 593:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 594:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 595:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 596:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 int16 values from int16 pointer.
 597:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in     pointer to address of input.
 598:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32    value
 599:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 600:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s16x2(const int16_t *in)
 601:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 604:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 606:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 607:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 608:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 609:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 values.
 610:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       pointer to address of input.
 611:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32 value
 612:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 613:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4(const int8_t *in_s8)
 614:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 617:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 619:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 620:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 621:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 622:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Write four s8 to s8 pointer and increment pointer afterwards.
 623:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in       Double pointer to input value
 624:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     value    Four bytes to copy
 625:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 626:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_nn_write_s8x4_ia(int8_t **in, int32_t value)
 627:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 628:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(*in, &value, 4);
 629:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in += 4;
 630:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 631:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 632:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 633:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memset optimized for MVE
 634:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 635:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to set
 636:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 637:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 638:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 639:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memset_s8(int8_t *dst, const int8_t val, uint32_t block_size)
 640:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 641:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
 642:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     __asm volatile("   vdup.8                  q0, %[set_val]             \n"
 643:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   wlstp.8                 lr, %[cnt], 1f             \n"
 644:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "2:                                                    \n"
ARM GAS  /tmp/ccgG0jZO.s 			page 23


 645:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vstrb.8                 q0, [%[in]], #16            \n"
 646:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   letp                    lr, 2b                     \n"
 647:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "1:                                                    \n"
 648:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [in] "+r"(dst)
 649:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [cnt] "r"(block_size), [set_val] "r"(val)
 650:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : "q0", "memory", "r14");
 651:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 652:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memset(dst, val, block_size);
 653:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 654:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 655:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 656:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_DSP)
 657:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 658:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 659:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words
 660:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 661:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 662:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad(const int8_t *source, int32_t *out1, int32_t *out2)
 663:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 664:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 665:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf1 = SXTB16_RORn((uint32_t)inA, 8);
 666:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf2 = SXTB16(inA);
 667:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 668:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 671:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 672:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 673:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 674:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 675:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 676:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 677:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 678:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 679:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 680:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words with reordering
 681:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 682:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 683:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad_reordered(const int8_t *source, int32_t *out1, int3
 684:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 685:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 686:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 687:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(ROR((uint32_t)inA, 8));
 688:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(inA);
 689:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 690:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(ROR((uint32_t)inA, 8));
 691:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(inA);
 692:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 693:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 694:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 695:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 696:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 697:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 698:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 699:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 700:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization.
 701:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
ARM GAS  /tmp/ccgG0jZO.s 			page 24


 702:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 703:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 704:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 705:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 706:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset      output tensor offset.
 707:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int8
 708:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int8
 709:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 710:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int32
 711:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 712:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 713:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 714:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 715:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 716:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 717:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 718:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 719:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 720:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 721:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_kernel_s8_s16(const int8_t *input_a,
 722:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *input_b,
 723:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t output_ch,
 724:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 725:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 726:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 727:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_min,
 728:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_max,
 729:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_col_a,
 730:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 731:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out_0);
 732:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 733:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 734:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Common softmax function for s8 input and s8 or s16 output
 735:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  input          Pointer to the input tensor
 736:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  num_rows       Number of rows in the input tensor
 737:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  row_size       Number of elements in each input row
 738:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  mult           Input quantization multiplier
 739:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  shift          Input quantization shift within the range [0, 31]
 740:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  diff_min       Minimum difference with max in row. Used to check if
 741:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                            the quantized exponential operation can be performed
 742:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  int16_output   Indicating s8 output if 0 else s16 output
 743:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] output         Pointer to the output tensor
 744:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 745:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note Supported framework: TensorFlow Lite micro (bit-accurate)
 746:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 747:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 748:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_nn_softmax_common_s8(const int8_t *input,
 749:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t num_rows,
 750:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t row_size,
 751:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t mult,
 752:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t shift,
 753:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t diff_min,
 754:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const bool int16_output,
 755:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               void *output);
 756:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 757:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 758:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief macro for adding rounding offset
ARM GAS  /tmp/ccgG0jZO.s 			page 25


 759:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 760:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef ARM_NN_TRUNCATE
 761:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) ((0x1 << out_shift) >> 1)
 762:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 763:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) 0
 764:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 765:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 766:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Macros for shortening quantization functions' names and avoid long lines
 767:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT(a, b) arm_nn_doubling_high_mult((a), (b))
 768:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT_MVE(a, b) arm_doubling_high_mult_mve_32x4((a), (b))
 769:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_POW2(a, b) arm_nn_mult_by_power_of_two((a), (b))
 770:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 771:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2(a, b) arm_nn_divide_by_power_of_two((a), (b))
 772:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2_MVE(a, b) arm_divide_by_power_of_two_mve((a), (b))
 773:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 774:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define EXP_ON_NEG(x) arm_nn_exp_on_negative_values((x))
 775:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define ONE_OVER1(x) arm_nn_one_over_one_plus_x_for_x_in_0_1((x))
 776:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 777:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 778:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Saturating doubling high multiply. Result matches
 779:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  NEON instruction VQRDMULH.
 780:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 781:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier. Range: {NN_Q31_MIN, NN_Q31_MAX}
 782:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 783:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 784:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult(const int32_t m1, const int32_t m2)
 786:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 788:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t mult = 1 << 30;
 790:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 < 0) ^ (m2 < 0))
 792:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         mult = 1 - mult;
 794:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 795:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult = mult + (int64_t)m1 * m2;
 797:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 798:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 799:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult / (1ll << 31));
 801:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 803:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result = NN_Q31_MAX;
 805:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 807:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 808:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 809:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 810:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Doubling high multiply without saturation. This is intended
 811:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  for requantization where the scale is a positive integer
 812:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 813:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 814:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier Range: {NN_Q31_MIN, NN_Q31_MAX}
 815:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
ARM GAS  /tmp/ccgG0jZO.s 			page 26


 816:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note            The result of this matches that of neon instruction
 817:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  VQRDMULH for m1 in range {NN_Q31_MIN, NN_Q31_MAX} and m2 in
 818:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  range {NN_Q31_MIN + 1, NN_Q31_MAX}. Saturation occurs when
 819:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  m1 equals m2 equals NN_Q31_MIN and that is not handled by
 820:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  this function.
 821:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 822:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult_no_sat(const int32_t m1, const int32_t m2)
 824:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 827:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 828:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.low = 1 << 30;
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 831:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 832:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.long_long = mult.long_long + (int64_t)m1 * m2;
 834:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 835:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 836:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult.long_long >> 31);
 838:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 840:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 841:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 842:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 843:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Rounding divide by power of two.
 844:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       dividend - Dividend
 845:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       exponent - Divisor = power(2, exponent)
 846:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                             Range: [0, 31]
 847:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Rounded result of division. Midpoint is rounded away from zero.
 848:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 849:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_divide_by_power_of_two(const int32_t dividend, const int32_t ex
 851:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 855:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 856:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Basic division
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = dividend >> exponent;
 858:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 859:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Adjust 'result' for rounding (mid point away from zero)
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t threshold = remainder_mask >> 1;
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 862:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         threshold++;
 864:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (remainder > threshold)
 866:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result++;
 868:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 869:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 871:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 872:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccgG0jZO.s 			page 27


 873:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 874:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given value.
 875:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to be requantized
 876:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       multiplier  multiplier. Range {NN_Q31_MIN + 1, Q32_MAX}
 877:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift       left or right shift for 'val * multiplier'
 878:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 879:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 880:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 881:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_requantize(const int32_t val, const int32_t multiplier, const i
 883:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 884:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef CMSIS_NN_USE_SINGLE_ROUNDING
 885:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t total_shift = 31 - shift;
 886:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t new_val = val * (int64_t)multiplier;
 887:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 888:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = new_val >> (total_shift - 1);
 889:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;
 890:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 891:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 892:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(sh
 894:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 895:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 896:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 897:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 898:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 899:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given 64 bit value.
 900:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val                 Value to be requantized in the range {-(1<<47)} to {(1<<47)
 901:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       reduced_multiplier  Reduced multiplier in the range {NN_Q31_MIN + 1, Q32_MAX} t
 902:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Q16_MAX}
 903:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift               Left or right shift for 'val * multiplier' in the range {-3
 904:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 905:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 906:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 907:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 908:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_requantize_s64(const int64_t val,
 909:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t reduced_multiplier,
 910:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t shift)
 911:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t new_val = val * reduced_multiplier;
 913:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 916:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 917:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 918:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 919:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 920:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 921:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memcpy optimized for MVE
 922:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 923:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       src         Source pointer.
 924:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 925:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 926:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 927:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memcpy_s8(int8_t *__RESTRICT dst, const int8_t *__RESTRICT src, uint3
 928:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 929:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
ARM GAS  /tmp/ccgG0jZO.s 			page 28


 930:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     __asm volatile("   wlstp.8                 lr, %[cnt], 1f             \n"
 931:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "2:                                                    \n"
 932:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vldrb.8                 q0, [%[in]], #16            \n"
 933:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vstrb.8                 q0, [%[out]], #16           \n"
 934:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   letp                    lr, 2b                     \n"
 935:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "1:                                                    \n"
 936:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [in] "+r"(src), [out] "+r"(dst)
 937:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [cnt] "r"(block_size)
 938:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : "q0", "memory", "r14");
 939:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 940:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(dst, src, block_size);
 941:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 942:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 943:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 944:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 945:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memcpy wrapper for int16
 946:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 947:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       src         Source pointer.
 948:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 949:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 950:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 951:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memcpy_q15(int16_t *__RESTRICT dst, const int16_t *__RESTRICT src, ui
 326              		.loc 2 951 27 is_stmt 1 view .LVU109
 327              	.LBB77:
 952:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 953:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(dst, src, block_size);
 328              		.loc 2 953 5 view .LVU110
 329 00ee 4FEA4A02 		lsl	r2, r10, #1
 330              	.LVL56:
 331              		.loc 2 953 5 is_stmt 0 view .LVU111
 332 00f2 2C9B     		ldr	r3, [sp, #176]
 333 00f4 03EB4101 		add	r1, r3, r1, lsl #1
 334              	.LVL57:
 335              		.loc 2 953 5 view .LVU112
 336 00f8 09EB4500 		add	r0, r9, r5, lsl #1
 337              	.LVL58:
 338              		.loc 2 953 5 view .LVU113
 339 00fc FFF7FEFF 		bl	memcpy
 340              	.LVL59:
 954:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 341              		.loc 2 954 1 view .LVU114
 342 0100 E8E7     		b	.L11
 343              	.LVL60:
 344              	.L55:
 345              		.loc 2 954 1 view .LVU115
 346              	.LBE77:
 347              	.LBE76:
 348              	.LBE78:
 349              	.LBE74:
 350              	.LBE73:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 {
 351              		.loc 1 251 70 is_stmt 1 discriminator 2 view .LVU116
 251:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 {
 352              		.loc 1 251 77 is_stmt 0 discriminator 2 view .LVU117
 353 0102 0137     		adds	r7, r7, #1
 354              	.LVL61:
 355              	.L13:
ARM GAS  /tmp/ccgG0jZO.s 			page 29


 251:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 {
 356              		.loc 1 251 49 is_stmt 1 discriminator 1 view .LVU118
 251:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 {
 357              		.loc 1 251 17 is_stmt 0 discriminator 1 view .LVU119
 358 0104 039B     		ldr	r3, [sp, #12]
 359 0106 9F42     		cmp	r7, r3
 360 0108 04DA     		bge	.L56
 361              	.LBB80:
 253:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 362              		.loc 1 253 21 is_stmt 1 view .LVU120
 253:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 363              		.loc 1 253 35 is_stmt 0 view .LVU121
 364 010a 049B     		ldr	r3, [sp, #16]
 365 010c 3B44     		add	r3, r3, r7
 366 010e 0093     		str	r3, [sp]
 367              	.LVL62:
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 368              		.loc 1 255 21 is_stmt 1 view .LVU122
 369              	.LBB79:
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 370              		.loc 1 255 26 view .LVU123
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 371              		.loc 1 255 30 is_stmt 0 view .LVU124
 372 0110 0024     		movs	r4, #0
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 373              		.loc 1 255 21 view .LVU125
 374 0112 E1E7     		b	.L8
 375              	.LVL63:
 376              	.L56:
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 377              		.loc 1 255 21 view .LVU126
 378 0114 9946     		mov	r9, r3
 379              	.LBE79:
 380              	.LBE80:
 381              	.LBE72:
 270:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     }
 271:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 }
 272:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 273:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 const int diff = kernel_y - ker_y_end;
 382              		.loc 1 273 17 is_stmt 1 view .LVU127
 383              	.LVL64:
 274:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 if (diff != 0)
 384              		.loc 1 274 17 view .LVU128
 385              		.loc 1 274 20 is_stmt 0 view .LVU129
 386 0116 089B     		ldr	r3, [sp, #32]
 387 0118 B3EB0909 		subs	r9, r3, r9
 388              	.LVL65:
 389              		.loc 1 274 20 view .LVU130
 390 011c 10D1     		bne	.L57
 391              	.LVL66:
 392              	.L15:
 275:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 {
 276:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     memset(&col_buffer[index], 0, (kernel_x * input_ch) * diff * sizeof(int16_t));
 277:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 }
 278:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 279:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 row_count = output_ch / 4;
 393              		.loc 1 279 17 is_stmt 1 view .LVU131
ARM GAS  /tmp/ccgG0jZO.s 			page 30


 394              		.loc 1 279 39 is_stmt 0 view .LVU132
 395 011e 139A     		ldr	r2, [sp, #76]
 396 0120 1346     		mov	r3, r2
 397 0122 002A     		cmp	r2, #0
 398 0124 1ADB     		blt	.L58
 399              	.L16:
 400              		.loc 1 279 27 view .LVU133
 401 0126 C3F38F03 		ubfx	r3, r3, #2, #16
 402 012a 0993     		str	r3, [sp, #36]
 403              	.LVL67:
 280:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 row_shift = 0;
 404              		.loc 1 280 17 is_stmt 1 view .LVU134
 281:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 bias = bias_start_pos;
 405              		.loc 1 281 17 view .LVU135
 282:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 output_mult = out_mult_start_pos;
 406              		.loc 1 282 17 view .LVU136
 283:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 output_shift = out_shift_start_pos;
 407              		.loc 1 283 17 view .LVU137
 284:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 285:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 while (row_count)
 408              		.loc 1 285 17 view .LVU138
 282:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 output_shift = out_shift_start_pos;
 409              		.loc 1 282 29 is_stmt 0 view .LVU139
 410 012c 1B9B     		ldr	r3, [sp, #108]
 411 012e 0593     		str	r3, [sp, #20]
 283:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 output_shift = out_shift_start_pos;
 412              		.loc 1 283 30 view .LVU140
 413 0130 1A9B     		ldr	r3, [sp, #104]
 414 0132 0493     		str	r3, [sp, #16]
 281:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 output_mult = out_mult_start_pos;
 415              		.loc 1 281 22 view .LVU141
 416 0134 309B     		ldr	r3, [sp, #192]
 417 0136 1093     		str	r3, [sp, #64]
 280:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 bias = bias_start_pos;
 418              		.loc 1 280 27 view .LVU142
 419 0138 0023     		movs	r3, #0
 420 013a 0B93     		str	r3, [sp, #44]
 421 013c D446     		mov	ip, r10
 422              		.loc 1 285 23 view .LVU143
 423 013e 5AE1     		b	.L17
 424              	.LVL68:
 425              	.L57:
 276:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 }
 426              		.loc 1 276 21 is_stmt 1 view .LVU144
 276:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 }
 427              		.loc 1 276 61 is_stmt 0 view .LVU145
 428 0140 0A9B     		ldr	r3, [sp, #40]
 429 0142 03FB0AF3 		mul	r3, r3, r10
 276:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 }
 430              		.loc 1 276 73 view .LVU146
 431 0146 09FB03F9 		mul	r9, r9, r3
 432              	.LVL69:
 276:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 }
 433              		.loc 1 276 21 view .LVU147
 434 014a 4FEA4902 		lsl	r2, r9, #1
 435 014e 0021     		movs	r1, #0
 436 0150 119B     		ldr	r3, [sp, #68]
ARM GAS  /tmp/ccgG0jZO.s 			page 31


 437 0152 03EB4500 		add	r0, r3, r5, lsl #1
 438 0156 FFF7FEFF 		bl	memset
 439              	.LVL70:
 440 015a E0E7     		b	.L15
 441              	.L58:
 279:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 row_shift = 0;
 442              		.loc 1 279 39 view .LVU148
 443 015c D31C     		adds	r3, r2, #3
 444 015e E2E7     		b	.L16
 445              	.LVL71:
 446              	.L47:
 447              	.LBB81:
 286:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 {
 287:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t sum_1 = 0;
 288:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t sum_2 = 0;
 289:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t sum_3 = 0;
 290:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t sum_4 = 0;
 291:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 292:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t output_mult_1 = REDUCE_MULTIPLIER(output_mult[0]);
 448              		.loc 1 292 45 view .LVU149
 449 0160 47F6FF73 		movw	r3, #32767
 450 0164 0C93     		str	r3, [sp, #48]
 451 0166 53E1     		b	.L18
 452              	.LVL72:
 453              	.L48:
 293:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t output_mult_2 = REDUCE_MULTIPLIER(output_mult[1]);
 454              		.loc 1 293 45 view .LVU150
 455 0168 47F6FF73 		movw	r3, #32767
 456 016c 0D93     		str	r3, [sp, #52]
 457 016e 59E1     		b	.L19
 458              	.LVL73:
 459              	.L49:
 294:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t output_mult_3 = REDUCE_MULTIPLIER(output_mult[2]);
 460              		.loc 1 294 45 view .LVU151
 461 0170 47F6FF73 		movw	r3, #32767
 462 0174 0E93     		str	r3, [sp, #56]
 463 0176 5FE1     		b	.L20
 464              	.LVL74:
 465              	.L50:
 295:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t output_mult_4 = REDUCE_MULTIPLIER(output_mult[3]);
 466              		.loc 1 295 45 view .LVU152
 467 0178 47F6FF73 		movw	r3, #32767
 468 017c 0F93     		str	r3, [sp, #60]
 469 017e 65E1     		b	.L21
 470              	.LVL75:
 471              	.L23:
 472              	.LBB82:
 296:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     output_mult += 4;
 297:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 298:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     uint16_t col_count = (kernel_x * kernel_y) / 2;
 299:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int16_t *col_pos = col_buffer_start + row_shift;
 300:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     const int8_t *row_pos = kernel + row_shift;
 301:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     row_shift += 4;
 302:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 303:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     while (col_count)
 304:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 305:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         /* General idea is to read 4 + 4 (input, kernel) pair and re-arrange them i
ARM GAS  /tmp/ccgG0jZO.s 			page 32


 306:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         use in a SMLAD instruction . One run of this loop produces 4 partial output
 307:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         int32_t row_a1, row_a2, row_b1, row_b2, col_a, row_c, col_b, col_c;
 473              		.loc 1 307 25 is_stmt 1 view .LVU153
 308:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 309:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         /* Read 4 weights */
 310:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         row_b1 = arm_nn_read_s8x4(row_pos);
 474              		.loc 1 310 25 view .LVU154
 475              		.loc 1 310 25 is_stmt 0 view .LVU155
 476              	.LBE82:
 477              	.LBE81:
 478              	.LBE71:
 479              	.LBE70:
 480              	.LBE69:
 481              	.LBE68:
 482              	.LBE167:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 483              		.loc 2 615 5 is_stmt 1 view .LVU156
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 484              		.loc 2 616 5 view .LVU157
 485 0180 D8F80050 		ldr	r5, [r8]	@ unaligned
 486              	.LVL76:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 487              		.loc 2 618 5 view .LVU158
 488              	.LBB168:
 489              	.LBB160:
 490              	.LBB153:
 491              	.LBB146:
 492              	.LBB139:
 493              	.LBB125:
 494              	.LBB111:
 311:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         row_a1 = arm_nn_read_s8x4(row_pos + input_ch);
 495              		.loc 1 311 25 view .LVU159
 496              		.loc 1 311 25 is_stmt 0 view .LVU160
 497              	.LBE111:
 498              	.LBE125:
 499              	.LBE139:
 500              	.LBE146:
 501              	.LBE153:
 502              	.LBE160:
 503              	.LBE168:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 504              		.loc 2 615 5 is_stmt 1 view .LVU161
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 505              		.loc 2 616 5 view .LVU162
 506 0184 58F80970 		ldr	r7, [r8, r9]	@ unaligned
 507              	.LVL77:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 508              		.loc 2 618 5 view .LVU163
 509              	.LBB169:
 510              	.LBB161:
 511              	.LBB154:
 512              	.LBB147:
 513              	.LBB140:
 514              	.LBB126:
 515              	.LBB112:
 312:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         col_a = arm_nn_read_s16x2(col_pos);
 516              		.loc 1 312 25 view .LVU164
ARM GAS  /tmp/ccgG0jZO.s 			page 33


 517              		.loc 1 312 25 is_stmt 0 view .LVU165
 518              	.LBE112:
 519              	.LBE126:
 520              	.LBE140:
 521              	.LBE147:
 522              	.LBE154:
 523              	.LBE161:
 524              	.LBE169:
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 525              		.loc 2 602 5 is_stmt 1 view .LVU166
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 526              		.loc 2 603 5 view .LVU167
 527 0188 D3F800B0 		ldr	fp, [r3]	@ unaligned
 528              	.LVL78:
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 529              		.loc 2 605 5 view .LVU168
 530              	.LBB170:
 531              	.LBB162:
 532              	.LBB155:
 533              	.LBB148:
 534              	.LBB141:
 535              	.LBB127:
 536              	.LBB113:
 313:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         col_b = arm_nn_read_s16x2(col_pos + input_ch);
 537              		.loc 1 313 25 view .LVU169
 538              		.loc 1 313 25 is_stmt 0 view .LVU170
 539              	.LBE113:
 540              	.LBE127:
 541              	.LBE141:
 542              	.LBE148:
 543              	.LBE155:
 544              	.LBE162:
 545              	.LBE170:
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 546              		.loc 2 602 5 is_stmt 1 view .LVU171
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 547              		.loc 2 603 5 view .LVU172
 548 018c 53F819C0 		ldr	ip, [r3, r9, lsl #1]	@ unaligned
 549              	.LVL79:
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 550              		.loc 2 605 5 view .LVU173
 551              	.LBB171:
 552              	.LBB163:
 553              	.LBB156:
 554              	.LBB149:
 555              	.LBB142:
 556              	.LBB128:
 557              	.LBB114:
 314:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 315:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         row_a2 = SXTB16(row_b1);
 558              		.loc 1 315 25 view .LVU174
 559              	.LBB83:
 560              	.LBI83:
 561              		.file 3 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-FileCopyrightText: Copyright 2023 Arm Limited and/or its affiliates <open-source-office@arm
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
ARM GAS  /tmp/ccgG0jZO.s 			page 34


   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Title:        arm_nn_compiler.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Description:  Generic compiler header
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Date:        31 January 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Revision:    V.1.1.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #ifndef ARM_NN_COMPILER_H
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #define ARM_NN_COMPILER_H
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #include <stdint.h>
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Arm C-Language Extension(ACLE) Includes
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE __inline
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__ICCARM__)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // #warning IAR support is not tested
ARM GAS  /tmp/ccgG0jZO.s 			page 35


  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __FORCEINLINE
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __FORCEINLINE _Pragma("inline=forced")
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __FORCEINLINE __STATIC_INLINE
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT restrict
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(_MSC_VER)
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Build for non Arm Cortex-M processors is not tested or supported.
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Use this section to stub any macros or intrinsics
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #warning Unsupported compiler
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE static __forceinline
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ALIGNED
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ALIGNED(x) __declspec(align(x))
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #else
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #error Unsupported compiler. Add support as needed
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
ARM GAS  /tmp/ccgG0jZO.s 			page 36


 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Compiler specific diagnostic adjustment / fixes if applicable
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: __ARM_ARCH is used with M-profile architecture as the target here.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__GNUC__)
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #if (__GNUC__ == 12 && (__GNUC_MINOR__ <= 2)) && defined(__ARM_ARCH)
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // Workaround for 'Internal Compiler Error' on Arm GNU Toolchain rel 12.2.x
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // https://gcc.gnu.org/pipermail/gcc-patches/2022-December/607963.html
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define ARM_GCC_12_2_ICE
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if ((__ARM_FEATURE_MVE & 3) == 3) || (__ARM_FEATURE_MVE & 1)
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_mve.h>
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARM_ARCH) || defined(__ARM_ACLE)
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_acle.h>
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief ACLE and Intrinsics
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: Have __GNUC__, that is used to check for GCC , checks at the end
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // as __GNUC__ is defined by non-GCC compilers as well
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* Common intrinsics for all architectures */
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) || defined(__ICCARM__)
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define CLZ __clz
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \brief   Count leading zeros
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \details Counts the number of leading zeros of a data value.
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \param [in]  value  Value to count the leading zeros
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \return             number of leading zeros in value
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint8_t CLZ(uint32_t value)
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        __builtin_clz(0) is undefined behaviour, so handle this case specially.
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        This guarantees Arm-compatible results if compiling on a non-Arm
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        target, and ensures the compiler doesn't decide to activate any
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        optimisations using the logic "value was passed to __builtin_clz, so it
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        is non-zero".
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        single CLZ instruction.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****      */
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (value == 0U)
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         return 32U;
ARM GAS  /tmp/ccgG0jZO.s 			page 37


 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return __builtin_clz(value);
 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // ACLE intrinsics under groups __ARM_FEATURE_QBIT, __ARM_FEATURE_DSP , __ARM_FEATURE_SAT, __ARM_FE
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: Just __ARM_FEATURE_DSP is checked to collect all intrinsics from the above mentioned group
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if (defined(__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Common intrinsics
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SMLABB __smlabb
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SMLATT __smlatt
 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QADD __qadd
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QSUB8 __qsub8
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QSUB16 __qsub16
 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SADD16 __sadd16
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Compiler specifc variants of intrinsics. Create a new section or file for IAR if needed
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) || defined(__ICCARM__)
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMULBB __smulbb
 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMULTT __smultt
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define ROR __ror
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTB16 __sxtb16
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTAB16 __sxtab16
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTB16_RORn(ARG1, ARG2) SXTB16(ROR(ARG1, ARG2))
 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTAB16_RORn(ARG1, ARG2, ARG3) SXTAB16(ARG1, ROR(ARG2, ARG3))
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMLAD __smlad
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // PKH<XY> translates into pkh<xy> on AC6
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHBT(ARG1, ARG2, ARG3)                                                            
 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             (((((uint32_t)(ARG1))) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHTB(ARG1, ARG2, ARG3)                                                            
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             (((((uint32_t)(ARG1))) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL
 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #elif defined(__GNUC__)
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHBT(ARG1, ARG2, ARG3)                                                            
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             __extension__({                                                                        
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2);                                  
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __ASM("pkhbt %0, %1, %2, lsl %3" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2), "I"(ARG3
 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __RES;                                                                             
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             })
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHTB(ARG1, ARG2, ARG3)                                                            
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             __extension__({                                                                        
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2);                                  
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 if (ARG3 == 0)                                                                     
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                     __ASM("pkhtb %0, %1, %2" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2));            
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 else                                                                               
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                     __ASM("pkhtb %0, %1, %2, asr %3" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2), "I"(
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __RES;                                                                             
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             })
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTAB16(uint32_t op1, uint32_t op2)
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
ARM GAS  /tmp/ccgG0jZO.s 			page 38


 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTB16(uint32_t op1)
 562              		.loc 3 237 31 view .LVU175
 563              	.LBB84:
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 564              		.loc 3 239 5 view .LVU176
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 565              		.loc 3 241 5 view .LVU177
 566              		.syntax unified
 567              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 568 0190 2FFA85FE 		sxtb16 lr, r5
 569              	@ 0 "" 2
 570              	.LVL80:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 571              		.loc 3 242 5 view .LVU178
 572              		.loc 3 242 5 is_stmt 0 view .LVU179
 573              		.thumb
 574              		.syntax unified
 575              	.LBE84:
 576              	.LBE83:
 316:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         row_b1 = SXTB16(ROR(row_b1, 8));
 577              		.loc 1 316 25 is_stmt 1 view .LVU180
 578              	.LBB85:
 579              	.LBI85:
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // __smlad is defined by GCC, but results in a performance drop(Tested on Arm GNU Toolchain version
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SMLAD(uint32_t op1, uint32_t op2, uint32_t op3)
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t ROR(uint32_t op1, uint32_t op2)
 580              		.loc 3 254 31 view .LVU181
 581              	.LBB86:
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     op2 %= 32U;
 582              		.loc 3 256 5 view .LVU182
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (op2 == 0U)
 583              		.loc 3 257 5 view .LVU183
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         return op1;
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (op1 >> op2) | (op1 << (32U - op2));
 584              		.loc 3 261 5 view .LVU184
 585              		.loc 3 261 25 is_stmt 0 view .LVU185
 586 0194 4FEA3525 		ror	r5, r5, #8
 587              	.LVL81:
ARM GAS  /tmp/ccgG0jZO.s 			page 39


 588              		.loc 3 261 25 view .LVU186
 589              	.LBE86:
 590              	.LBE85:
 591              	.LBB87:
 592              	.LBI87:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 593              		.loc 3 237 31 is_stmt 1 view .LVU187
 594              	.LBB88:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 595              		.loc 3 239 5 view .LVU188
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 596              		.loc 3 241 5 view .LVU189
 597              		.syntax unified
 598              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 599 0198 2FFA85F5 		sxtb16 r5, r5
 600              	@ 0 "" 2
 601              	.LVL82:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 602              		.loc 3 242 5 view .LVU190
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 603              		.loc 3 242 5 is_stmt 0 view .LVU191
 604              		.thumb
 605              		.syntax unified
 606              	.LBE88:
 607              	.LBE87:
 317:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 318:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         row_b2 = SXTB16(row_a1);
 608              		.loc 1 318 25 is_stmt 1 view .LVU192
 609              	.LBB89:
 610              	.LBI89:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 611              		.loc 3 237 31 view .LVU193
 612              	.LBB90:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 613              		.loc 3 239 5 view .LVU194
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 614              		.loc 3 241 5 view .LVU195
 615              		.syntax unified
 616              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 617 019c 2FFA87FA 		sxtb16 r10, r7
 618              	@ 0 "" 2
 619              	.LVL83:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 620              		.loc 3 242 5 view .LVU196
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 621              		.loc 3 242 5 is_stmt 0 view .LVU197
 622              		.thumb
 623              		.syntax unified
 624              	.LBE90:
 625              	.LBE89:
 319:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         row_a1 = SXTB16(ROR(row_a1, 8));
 626              		.loc 1 319 25 is_stmt 1 view .LVU198
 627              	.LBB91:
 628              	.LBI91:
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 629              		.loc 3 254 31 view .LVU199
 630              	.LBB92:
ARM GAS  /tmp/ccgG0jZO.s 			page 40


 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (op2 == 0U)
 631              		.loc 3 256 5 view .LVU200
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 632              		.loc 3 257 5 view .LVU201
 633              		.loc 3 261 5 view .LVU202
 634              		.loc 3 261 25 is_stmt 0 view .LVU203
 635 01a0 4FEA3721 		ror	r1, r7, #8
 636              	.LVL84:
 637              		.loc 3 261 25 view .LVU204
 638              	.LBE92:
 639              	.LBE91:
 640              	.LBB93:
 641              	.LBI93:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 642              		.loc 3 237 31 is_stmt 1 view .LVU205
 643              	.LBB94:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 644              		.loc 3 239 5 view .LVU206
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 645              		.loc 3 241 5 view .LVU207
 646              		.syntax unified
 647              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 648 01a4 2FFA81F1 		sxtb16 r1, r1
 649              	@ 0 "" 2
 650              	.LVL85:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 651              		.loc 3 242 5 view .LVU208
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 652              		.loc 3 242 5 is_stmt 0 view .LVU209
 653              		.thumb
 654              		.syntax unified
 655              	.LBE94:
 656              	.LBE93:
 320:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 321:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         col_c = PKHBT(col_b, col_a, 16);
 657              		.loc 1 321 25 is_stmt 1 view .LVU210
 658              	.LBB95:
 659              		.loc 1 321 33 view .LVU211
 660              		.loc 1 321 33 view .LVU212
 661              		.syntax unified
 662              	@ 321 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_f
 663 01a8 CCEA0B42 		pkhbt r2, ip, fp, lsl #16
 664              	@ 0 "" 2
 665              	.LVL86:
 666              		.loc 1 321 33 view .LVU213
 667              		.loc 1 321 33 is_stmt 0 view .LVU214
 668              		.thumb
 669              		.syntax unified
 670              	.LBE95:
 322:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         col_a = PKHTB(col_b, col_a, 16);
 671              		.loc 1 322 25 is_stmt 1 view .LVU215
 672              	.LBB96:
 673              		.loc 1 322 33 view .LVU216
 674              		.loc 1 322 33 view .LVU217
 675              		.loc 1 322 33 view .LVU218
 676              		.syntax unified
 677              	@ 322 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_f
ARM GAS  /tmp/ccgG0jZO.s 			page 41


 678 01ac CCEA2B4C 		pkhtb ip, ip, fp, asr #16
 679              	@ 0 "" 2
 680              	.LVL87:
 681              		.loc 1 322 33 view .LVU219
 682              		.loc 1 322 33 is_stmt 0 view .LVU220
 683              		.thumb
 684              		.syntax unified
 685              	.LBE96:
 323:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         row_c = PKHBT(row_b2, row_a2, 16);
 686              		.loc 1 323 25 is_stmt 1 view .LVU221
 687              	.LBB97:
 688              		.loc 1 323 33 view .LVU222
 689              		.loc 1 323 33 view .LVU223
 690              		.syntax unified
 691              	@ 323 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_f
 692 01b0 CAEA0E4B 		pkhbt fp, r10, lr, lsl #16
 693              	@ 0 "" 2
 694              	.LVL88:
 695              		.loc 1 323 33 view .LVU224
 696              		.loc 1 323 33 is_stmt 0 view .LVU225
 697              		.thumb
 698              		.syntax unified
 699              	.LBE97:
 324:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         sum_1 = SMLAD(col_c, row_c, sum_1);
 700              		.loc 1 324 25 is_stmt 1 view .LVU226
 701              	.LBB98:
 702              	.LBI98:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 703              		.loc 3 246 31 view .LVU227
 704              	.LBB99:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 705              		.loc 3 248 5 view .LVU228
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 706              		.loc 3 250 5 view .LVU229
 707 01b4 009F     		ldr	r7, [sp]
 708              		.syntax unified
 709              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 710 01b6 22FB0B77 		smlad r7, r2, fp, r7
 711              	@ 0 "" 2
 712              	.LVL89:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 713              		.loc 3 251 5 view .LVU230
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 714              		.loc 3 251 5 is_stmt 0 view .LVU231
 715              		.thumb
 716              		.syntax unified
 717              	.LBE99:
 718              	.LBE98:
 719              		.loc 1 324 31 view .LVU232
 720 01ba 0097     		str	r7, [sp]
 721              	.LVL90:
 325:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 326:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         row_c = PKHBT(row_b1, row_a1, 16);
 722              		.loc 1 326 25 is_stmt 1 view .LVU233
 723              	.LBB100:
 724              		.loc 1 326 33 view .LVU234
 725              		.loc 1 326 33 view .LVU235
ARM GAS  /tmp/ccgG0jZO.s 			page 42


 726              		.syntax unified
 727              	@ 326 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_f
 728 01bc C5EA0147 		pkhbt r7, r5, r1, lsl #16
 729              	@ 0 "" 2
 730              	.LVL91:
 731              		.loc 1 326 33 view .LVU236
 732              		.loc 1 326 33 is_stmt 0 view .LVU237
 733              		.thumb
 734              		.syntax unified
 735              	.LBE100:
 327:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         sum_2 = SMLAD(col_a, row_c, sum_2);
 736              		.loc 1 327 25 is_stmt 1 view .LVU238
 737              	.LBB101:
 738              	.LBI101:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 739              		.loc 3 246 31 view .LVU239
 740              	.LBB102:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 741              		.loc 3 248 5 view .LVU240
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 742              		.loc 3 250 5 view .LVU241
 743              		.syntax unified
 744              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 745 01c0 2CFB0700 		smlad r0, ip, r7, r0
 746              	@ 0 "" 2
 747              	.LVL92:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 748              		.loc 3 251 5 view .LVU242
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 749              		.loc 3 251 5 is_stmt 0 view .LVU243
 750              		.thumb
 751              		.syntax unified
 752              	.LBE102:
 753              	.LBE101:
 328:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 329:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         col_a = arm_nn_read_s16x2(col_pos + 2);
 754              		.loc 1 329 25 is_stmt 1 view .LVU244
 755              		.loc 1 329 25 is_stmt 0 view .LVU245
 756              	.LBE114:
 757              	.LBE128:
 758              	.LBE142:
 759              	.LBE149:
 760              	.LBE156:
 761              	.LBE163:
 762              	.LBE171:
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 763              		.loc 2 602 5 is_stmt 1 view .LVU246
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 764              		.loc 2 603 5 view .LVU247
 765 01c4 D3F804B0 		ldr	fp, [r3, #4]	@ unaligned
 766              	.LVL93:
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 767              		.loc 2 605 5 view .LVU248
 768              	.LBB172:
 769              	.LBB164:
 770              	.LBB157:
 771              	.LBB150:
ARM GAS  /tmp/ccgG0jZO.s 			page 43


 772              	.LBB143:
 773              	.LBB129:
 774              	.LBB115:
 330:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         col_b = arm_nn_read_s16x2(col_pos + input_ch + 2);
 775              		.loc 1 330 25 view .LVU249
 776              		.loc 1 330 70 is_stmt 0 view .LVU250
 777 01c8 09F10207 		add	r7, r9, #2
 778              	.LVL94:
 779              		.loc 1 330 70 view .LVU251
 780              	.LBE115:
 781              	.LBE129:
 782              	.LBE143:
 783              	.LBE150:
 784              	.LBE157:
 785              	.LBE164:
 786              	.LBE172:
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 787              		.loc 2 602 5 is_stmt 1 view .LVU252
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 788              		.loc 2 603 5 view .LVU253
 789 01cc 53F81770 		ldr	r7, [r3, r7, lsl #1]	@ unaligned
 790              	.LVL95:
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 791              		.loc 2 605 5 view .LVU254
 792              	.LBB173:
 793              	.LBB165:
 794              	.LBB158:
 795              	.LBB151:
 796              	.LBB144:
 797              	.LBB130:
 798              	.LBB116:
 331:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 332:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         col_c = PKHBT(col_b, col_a, 16);
 799              		.loc 1 332 25 view .LVU255
 800              	.LBB103:
 801              		.loc 1 332 33 view .LVU256
 802              		.loc 1 332 33 view .LVU257
 803              		.syntax unified
 804              	@ 332 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_f
 805 01d0 C7EA0B4C 		pkhbt ip, r7, fp, lsl #16
 806              	@ 0 "" 2
 807              	.LVL96:
 808              		.loc 1 332 33 view .LVU258
 809              		.loc 1 332 33 is_stmt 0 view .LVU259
 810              		.thumb
 811              		.syntax unified
 812              	.LBE103:
 333:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         col_a = PKHTB(col_b, col_a, 16);
 813              		.loc 1 333 25 is_stmt 1 view .LVU260
 814              	.LBB104:
 815              		.loc 1 333 33 view .LVU261
 816              		.loc 1 333 33 view .LVU262
 817              		.loc 1 333 33 view .LVU263
 818              		.syntax unified
 819              	@ 333 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_f
 820 01d4 C7EA2B47 		pkhtb r7, r7, fp, asr #16
 821              	@ 0 "" 2
ARM GAS  /tmp/ccgG0jZO.s 			page 44


 822              	.LVL97:
 823              		.loc 1 333 33 view .LVU264
 824              		.loc 1 333 33 is_stmt 0 view .LVU265
 825              		.thumb
 826              		.syntax unified
 827              	.LBE104:
 334:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         row_c = PKHTB(row_a2, row_b2, 16);
 828              		.loc 1 334 25 is_stmt 1 view .LVU266
 829              	.LBB105:
 830              		.loc 1 334 33 view .LVU267
 831              		.loc 1 334 33 view .LVU268
 832              		.loc 1 334 33 view .LVU269
 833              		.syntax unified
 834              	@ 334 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_f
 835 01d8 CEEA2A4E 		pkhtb lr, lr, r10, asr #16
 836              	@ 0 "" 2
 837              	.LVL98:
 838              		.loc 1 334 33 view .LVU270
 839              		.loc 1 334 33 is_stmt 0 view .LVU271
 840              		.thumb
 841              		.syntax unified
 842              	.LBE105:
 335:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         sum_3 = SMLAD(col_c, row_c, sum_3);
 843              		.loc 1 335 25 is_stmt 1 view .LVU272
 844              	.LBB106:
 845              	.LBI106:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 846              		.loc 3 246 31 view .LVU273
 847              	.LBB107:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 848              		.loc 3 248 5 view .LVU274
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 849              		.loc 3 250 5 view .LVU275
 850              		.syntax unified
 851              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 852 01dc 2CFB0E44 		smlad r4, ip, lr, r4
 853              	@ 0 "" 2
 854              	.LVL99:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 855              		.loc 3 251 5 view .LVU276
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 856              		.loc 3 251 5 is_stmt 0 view .LVU277
 857              		.thumb
 858              		.syntax unified
 859              	.LBE107:
 860              	.LBE106:
 336:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 337:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         row_c = PKHTB(row_a1, row_b1, 16);
 861              		.loc 1 337 25 is_stmt 1 view .LVU278
 862              	.LBB108:
 863              		.loc 1 337 33 view .LVU279
 864              		.loc 1 337 33 view .LVU280
 865              		.loc 1 337 33 view .LVU281
 866              		.syntax unified
 867              	@ 337 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_f
 868 01e0 C1EA2541 		pkhtb r1, r1, r5, asr #16
 869              	@ 0 "" 2
ARM GAS  /tmp/ccgG0jZO.s 			page 45


 870              	.LVL100:
 871              		.loc 1 337 33 view .LVU282
 872              		.loc 1 337 33 is_stmt 0 view .LVU283
 873              		.thumb
 874              		.syntax unified
 875              	.LBE108:
 338:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         sum_4 = SMLAD(col_a, row_c, sum_4);
 876              		.loc 1 338 25 is_stmt 1 view .LVU284
 877              	.LBB109:
 878              	.LBI109:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 879              		.loc 3 246 31 view .LVU285
 880              	.LBB110:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 881              		.loc 3 248 5 view .LVU286
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 882              		.loc 3 250 5 view .LVU287
 883 01e4 039A     		ldr	r2, [sp, #12]
 884              	.LVL101:
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 885              		.loc 3 250 5 is_stmt 0 view .LVU288
 886              		.syntax unified
 887              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 888 01e6 27FB0122 		smlad r2, r7, r1, r2
 889              	@ 0 "" 2
 890              	.LVL102:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 891              		.loc 3 251 5 is_stmt 1 view .LVU289
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 892              		.loc 3 251 5 is_stmt 0 view .LVU290
 893              		.thumb
 894              		.syntax unified
 895              	.LBE110:
 896              	.LBE109:
 897              		.loc 1 338 31 view .LVU291
 898 01ea 0392     		str	r2, [sp, #12]
 899              	.LVL103:
 339:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 340:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         row_pos += input_ch << 1;
 900              		.loc 1 340 25 is_stmt 1 view .LVU292
 901              		.loc 1 340 33 is_stmt 0 view .LVU293
 902 01ec 4FEA4901 		lsl	r1, r9, #1
 903              	.LVL104:
 904              		.loc 1 340 33 view .LVU294
 905 01f0 8844     		add	r8, r8, r1
 906              	.LVL105:
 341:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         col_pos += input_ch << 1;
 907              		.loc 1 341 25 is_stmt 1 view .LVU295
 908              		.loc 1 341 33 is_stmt 0 view .LVU296
 909 01f2 03EB8903 		add	r3, r3, r9, lsl #2
 910              	.LVL106:
 342:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         col_count--;
 911              		.loc 1 342 25 is_stmt 1 view .LVU297
 912              		.loc 1 342 34 is_stmt 0 view .LVU298
 913 01f6 013E     		subs	r6, r6, #1
 914              	.LVL107:
 915              		.loc 1 342 34 view .LVU299
ARM GAS  /tmp/ccgG0jZO.s 			page 46


 916 01f8 B6B2     		uxth	r6, r6
 917              	.LVL108:
 918              	.L22:
 919              		.loc 1 342 34 view .LVU300
 920              	.LBE116:
 303:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 921              		.loc 1 303 27 is_stmt 1 view .LVU301
 922 01fa 002E     		cmp	r6, #0
 923 01fc C0D1     		bne	.L23
 303:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 924              		.loc 1 303 27 is_stmt 0 view .LVU302
 925 01fe DDF800A0 		ldr	r10, [sp]
 926 0202 039A     		ldr	r2, [sp, #12]
 927 0204 4646     		mov	r6, r8
 928              	.LVL109:
 343:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     }
 344:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 345:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     col_count = (kernel_x * kernel_y) & 0x1;
 929              		.loc 1 345 21 is_stmt 1 view .LVU303
 930              		.loc 1 345 55 is_stmt 0 view .LVU304
 931 0206 0A99     		ldr	r1, [sp, #40]
 932 0208 089D     		ldr	r5, [sp, #32]
 933 020a 11FB05F1 		smulbb	r1, r1, r5
 934              		.loc 1 345 31 view .LVU305
 935 020e 01F00101 		and	r1, r1, #1
 936              	.LVL110:
 346:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     while (col_count)
 937              		.loc 1 346 21 is_stmt 1 view .LVU306
 938              	.L24:
 939              		.loc 1 346 27 view .LVU307
 940 0212 E9B1     		cbz	r1, .L59
 347:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 348:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         sum_1 += row_pos[0] * col_pos[0];
 941              		.loc 1 348 25 view .LVU308
 942              		.loc 1 348 41 is_stmt 0 view .LVU309
 943 0214 96F90050 		ldrsb	r5, [r6]
 944              		.loc 1 348 54 view .LVU310
 945 0218 B3F90070 		ldrsh	r7, [r3]
 946              		.loc 1 348 31 view .LVU311
 947 021c 07FB05AA 		mla	r10, r7, r5, r10
 948              	.LVL111:
 349:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         sum_2 += row_pos[1] * col_pos[1];
 949              		.loc 1 349 25 is_stmt 1 view .LVU312
 950              		.loc 1 349 41 is_stmt 0 view .LVU313
 951 0220 96F90150 		ldrsb	r5, [r6, #1]
 952              		.loc 1 349 54 view .LVU314
 953 0224 B3F90270 		ldrsh	r7, [r3, #2]
 954              		.loc 1 349 31 view .LVU315
 955 0228 07FB0500 		mla	r0, r7, r5, r0
 956              	.LVL112:
 350:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         sum_3 += row_pos[2] * col_pos[2];
 957              		.loc 1 350 25 is_stmt 1 view .LVU316
 958              		.loc 1 350 41 is_stmt 0 view .LVU317
 959 022c 96F90250 		ldrsb	r5, [r6, #2]
 960              		.loc 1 350 54 view .LVU318
 961 0230 B3F90470 		ldrsh	r7, [r3, #4]
 962              		.loc 1 350 31 view .LVU319
ARM GAS  /tmp/ccgG0jZO.s 			page 47


 963 0234 07FB0544 		mla	r4, r7, r5, r4
 964              	.LVL113:
 351:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         sum_4 += row_pos[3] * col_pos[3];
 965              		.loc 1 351 25 is_stmt 1 view .LVU320
 966              		.loc 1 351 41 is_stmt 0 view .LVU321
 967 0238 96F90350 		ldrsb	r5, [r6, #3]
 968              		.loc 1 351 54 view .LVU322
 969 023c B3F90670 		ldrsh	r7, [r3, #6]
 970              		.loc 1 351 31 view .LVU323
 971 0240 07FB0522 		mla	r2, r7, r5, r2
 972              	.LVL114:
 352:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 353:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         row_pos += input_ch;
 973              		.loc 1 353 25 is_stmt 1 view .LVU324
 974              		.loc 1 353 33 is_stmt 0 view .LVU325
 975 0244 4E44     		add	r6, r6, r9
 976              	.LVL115:
 354:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         col_pos += input_ch;
 977              		.loc 1 354 25 is_stmt 1 view .LVU326
 978              		.loc 1 354 33 is_stmt 0 view .LVU327
 979 0246 03EB4903 		add	r3, r3, r9, lsl #1
 980              	.LVL116:
 355:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 356:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         col_count--;
 981              		.loc 1 356 25 is_stmt 1 view .LVU328
 982              		.loc 1 356 34 is_stmt 0 view .LVU329
 983 024a 0139     		subs	r1, r1, #1
 984              	.LVL117:
 985              		.loc 1 356 34 view .LVU330
 986 024c 89B2     		uxth	r1, r1
 987              	.LVL118:
 988              		.loc 1 356 34 view .LVU331
 989 024e E0E7     		b	.L24
 990              	.L59:
 991              		.loc 1 356 34 view .LVU332
 992 0250 CC46     		mov	ip, r9
 357:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     }
 358:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 359:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int64_t acc_1 = sum_1;
 993              		.loc 1 359 21 is_stmt 1 view .LVU333
 994              		.loc 1 359 29 is_stmt 0 view .LVU334
 995 0252 5646     		mov	r6, r10
 996              	.LVL119:
 997              		.loc 1 359 29 view .LVU335
 998 0254 F717     		asrs	r7, r6, #31
 999              	.LVL120:
 360:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int64_t acc_2 = sum_2;
 1000              		.loc 1 360 21 is_stmt 1 view .LVU336
 1001              		.loc 1 360 29 is_stmt 0 view .LVU337
 1002 0256 C117     		asrs	r1, r0, #31
 1003              	.LVL121:
 361:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int64_t acc_3 = sum_3;
 1004              		.loc 1 361 21 is_stmt 1 view .LVU338
 1005              		.loc 1 361 29 is_stmt 0 view .LVU339
 1006 0258 4FEAE47B 		asr	fp, r4, #31
 1007 025c A046     		mov	r8, r4
 1008 025e D946     		mov	r9, fp
ARM GAS  /tmp/ccgG0jZO.s 			page 48


 1009              	.LVL122:
 1010              		.loc 1 361 29 view .LVU340
 1011 0260 CDE90089 		strd	r8, [sp]
 362:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int64_t acc_4 = sum_4;
 1012              		.loc 1 362 21 is_stmt 1 view .LVU341
 1013              		.loc 1 362 29 is_stmt 0 view .LVU342
 1014 0264 9246     		mov	r10, r2
 1015              	.LVL123:
 1016              		.loc 1 362 29 view .LVU343
 1017 0266 4FEAE27B 		asr	fp, r2, #31
 1018              	.LVL124:
 363:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 364:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     if (bias)
 1019              		.loc 1 364 21 is_stmt 1 view .LVU344
 1020              		.loc 1 364 24 is_stmt 0 view .LVU345
 1021 026a 109C     		ldr	r4, [sp, #64]
 1022              	.LVL125:
 1023              		.loc 1 364 24 view .LVU346
 1024 026c DCB1     		cbz	r4, .L26
 365:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 366:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         acc_1 += *bias++;
 1025              		.loc 1 366 25 is_stmt 1 view .LVU347
 1026              	.LVL126:
 1027              		.loc 1 366 34 is_stmt 0 view .LVU348
 1028 026e 2368     		ldr	r3, [r4]
 1029              	.LVL127:
 1030              		.loc 1 366 34 view .LVU349
 1031 0270 6268     		ldr	r2, [r4, #4]
 1032              	.LVL128:
 1033              		.loc 1 366 31 view .LVU350
 1034 0272 F618     		adds	r6, r6, r3
 1035              	.LVL129:
 1036              		.loc 1 366 31 view .LVU351
 1037 0274 42EB0707 		adc	r7, r2, r7
 1038              	.LVL130:
 367:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         acc_2 += *bias++;
 1039              		.loc 1 367 25 is_stmt 1 view .LVU352
 1040              		.loc 1 367 34 is_stmt 0 view .LVU353
 1041 0278 A368     		ldr	r3, [r4, #8]
 1042 027a E268     		ldr	r2, [r4, #12]
 1043              		.loc 1 367 31 view .LVU354
 1044 027c C018     		adds	r0, r0, r3
 1045              	.LVL131:
 1046              		.loc 1 367 31 view .LVU355
 1047 027e 42EB0101 		adc	r1, r2, r1
 1048              	.LVL132:
 368:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         acc_3 += *bias++;
 1049              		.loc 1 368 25 is_stmt 1 view .LVU356
 1050              		.loc 1 368 34 is_stmt 0 view .LVU357
 1051 0282 2369     		ldr	r3, [r4, #16]
 1052 0284 6269     		ldr	r2, [r4, #20]
 1053              		.loc 1 368 31 view .LVU358
 1054 0286 18EB0303 		adds	r3, r8, r3
 1055 028a 0093     		str	r3, [sp]
 1056 028c 019B     		ldr	r3, [sp, #4]
 1057 028e 42EB0303 		adc	r3, r2, r3
 1058 0292 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccgG0jZO.s 			page 49


 1059              	.LVL133:
 369:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         acc_4 += *bias++;
 1060              		.loc 1 369 25 is_stmt 1 view .LVU359
 1061              		.loc 1 369 34 is_stmt 0 view .LVU360
 1062 0294 A369     		ldr	r3, [r4, #24]
 1063 0296 E269     		ldr	r2, [r4, #28]
 1064              		.loc 1 369 31 view .LVU361
 1065 0298 1AEB030A 		adds	r10, r10, r3
 1066              	.LVL134:
 1067              		.loc 1 369 31 view .LVU362
 1068 029c 4BEB020B 		adc	fp, fp, r2
 1069              	.LVL135:
 1070              		.loc 1 369 39 view .LVU363
 1071 02a0 04F12003 		add	r3, r4, #32
 1072              	.LVL136:
 1073              		.loc 1 369 39 view .LVU364
 1074 02a4 1093     		str	r3, [sp, #64]
 1075              	.LVL137:
 1076              	.L26:
 370:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     }
 371:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 372:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = arm_nn_requantize_s64(acc_1, output_mult_1, *output_shift++);
 1077              		.loc 1 372 21 is_stmt 1 view .LVU365
 1078              		.loc 1 372 30 is_stmt 0 view .LVU366
 1079 02a6 049B     		ldr	r3, [sp, #16]
 1080 02a8 1C68     		ldr	r4, [r3]
 1081              	.LVL138:
 1082              	.LBB117:
 1083              	.LBI117:
 908:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t reduced_multiplier,
 1084              		.loc 2 908 30 is_stmt 1 view .LVU367
 1085              	.LBB118:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1086              		.loc 2 912 5 view .LVU368
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1087              		.loc 2 912 33 is_stmt 0 view .LVU369
 1088 02aa 0C9D     		ldr	r5, [sp, #48]
 1089 02ac 4FEAE579 		asr	r9, r5, #31
 1090 02b0 4B46     		mov	r3, r9
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1091              		.loc 2 912 19 view .LVU370
 1092 02b2 06FB03F3 		mul	r3, r6, r3
 1093 02b6 05FB0733 		mla	r3, r5, r7, r3
 1094 02ba A6FB0567 		umull	r6, r7, r6, r5
 1095              	.LVL139:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1096              		.loc 2 912 19 view .LVU371
 1097 02be 1F44     		add	r7, r7, r3
 1098              	.LVL140:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1099              		.loc 2 914 5 is_stmt 1 view .LVU372
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1100              		.loc 2 914 37 is_stmt 0 view .LVU373
 1101 02c0 C4F10E03 		rsb	r3, r4, #14
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1102              		.loc 2 914 30 view .LVU374
 1103 02c4 1234     		adds	r4, r4, #18
ARM GAS  /tmp/ccgG0jZO.s 			page 50


 1104              	.LVL141:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1105              		.loc 2 914 30 view .LVU375
 1106 02c6 B3F12002 		subs	r2, r3, #32
 1107 02ca 26FA03F3 		lsr	r3, r6, r3
 1108 02ce 07FA04F4 		lsl	r4, r7, r4
 1109 02d2 43EA0403 		orr	r3, r3, r4
 1110 02d6 02D4     		bmi	.L27
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1111              		.loc 2 914 30 view .LVU376
 1112 02d8 47FA02F2 		asr	r2, r7, r2
 1113 02dc 1343     		orrs	r3, r3, r2
 1114              	.L27:
 1115              	.LVL142:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1116              		.loc 2 915 5 is_stmt 1 view .LVU377
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1117              		.loc 2 915 22 is_stmt 0 view .LVU378
 1118 02de 0133     		adds	r3, r3, #1
 1119              	.LVL143:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1120              		.loc 2 915 12 view .LVU379
 1121 02e0 5B10     		asrs	r3, r3, #1
 1122              	.LVL144:
 917:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1123              		.loc 2 917 5 is_stmt 1 view .LVU380
 917:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1124              		.loc 2 917 5 is_stmt 0 view .LVU381
 1125              	.LBE118:
 1126              	.LBE117:
 373:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = MAX(result, output_activation_min);
 1127              		.loc 1 373 21 is_stmt 1 view .LVU382
 1128              		.loc 1 373 28 is_stmt 0 view .LVU383
 1129 02e2 069A     		ldr	r2, [sp, #24]
 1130 02e4 9342     		cmp	r3, r2
 1131 02e6 B8BF     		it	lt
 1132 02e8 1346     		movlt	r3, r2
 1133              	.LVL145:
 374:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = MIN(result, output_activation_max);
 1134              		.loc 1 374 21 is_stmt 1 view .LVU384
 1135              		.loc 1 374 28 is_stmt 0 view .LVU385
 1136 02ea 079A     		ldr	r2, [sp, #28]
 1137 02ec 9342     		cmp	r3, r2
 1138 02ee A8BF     		it	ge
 1139 02f0 1346     		movge	r3, r2
 1140              	.LVL146:
 375:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     *output++ = (int16_t)result;
 1141              		.loc 1 375 21 is_stmt 1 view .LVU386
 1142              		.loc 1 375 31 is_stmt 0 view .LVU387
 1143 02f2 329A     		ldr	r2, [sp, #200]
 1144 02f4 1380     		strh	r3, [r2]	@ movhi
 376:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 377:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = arm_nn_requantize_s64(acc_2, output_mult_2, *output_shift++);
 1145              		.loc 1 377 21 is_stmt 1 view .LVU388
 1146              	.LVL147:
 1147              		.loc 1 377 30 is_stmt 0 view .LVU389
 1148 02f6 049B     		ldr	r3, [sp, #16]
ARM GAS  /tmp/ccgG0jZO.s 			page 51


 1149              	.LVL148:
 1150              		.loc 1 377 30 view .LVU390
 1151 02f8 5C68     		ldr	r4, [r3, #4]
 1152              	.LVL149:
 1153              	.LBB119:
 1154              	.LBI119:
 908:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t reduced_multiplier,
 1155              		.loc 2 908 30 is_stmt 1 view .LVU391
 1156              	.LBB120:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1157              		.loc 2 912 5 view .LVU392
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1158              		.loc 2 912 33 is_stmt 0 view .LVU393
 1159 02fa 0D9D     		ldr	r5, [sp, #52]
 1160 02fc EF17     		asrs	r7, r5, #31
 1161 02fe 3B46     		mov	r3, r7
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1162              		.loc 2 912 19 view .LVU394
 1163 0300 00FB03F3 		mul	r3, r0, r3
 1164 0304 05FB0133 		mla	r3, r5, r1, r3
 1165 0308 A0FB0501 		umull	r0, r1, r0, r5
 1166              	.LVL150:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1167              		.loc 2 912 19 view .LVU395
 1168 030c 1944     		add	r1, r1, r3
 1169              	.LVL151:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1170              		.loc 2 914 5 is_stmt 1 view .LVU396
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1171              		.loc 2 914 37 is_stmt 0 view .LVU397
 1172 030e C4F10E03 		rsb	r3, r4, #14
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1173              		.loc 2 914 30 view .LVU398
 1174 0312 1234     		adds	r4, r4, #18
 1175              	.LVL152:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1176              		.loc 2 914 30 view .LVU399
 1177 0314 B3F12002 		subs	r2, r3, #32
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1178              		.loc 2 914 30 view .LVU400
 1179 0318 20FA03F3 		lsr	r3, r0, r3
 1180 031c 01FA04F4 		lsl	r4, r1, r4
 1181 0320 43EA0403 		orr	r3, r3, r4
 1182 0324 02D4     		bmi	.L28
 1183 0326 41FA02F2 		asr	r2, r1, r2
 1184 032a 1343     		orrs	r3, r3, r2
 1185              	.L28:
 1186              	.LVL153:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1187              		.loc 2 915 5 is_stmt 1 view .LVU401
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1188              		.loc 2 915 22 is_stmt 0 view .LVU402
 1189 032c 0133     		adds	r3, r3, #1
 1190              	.LVL154:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1191              		.loc 2 915 12 view .LVU403
 1192 032e 5B10     		asrs	r3, r3, #1
ARM GAS  /tmp/ccgG0jZO.s 			page 52


 1193              	.LVL155:
 917:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1194              		.loc 2 917 5 is_stmt 1 view .LVU404
 917:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1195              		.loc 2 917 5 is_stmt 0 view .LVU405
 1196              	.LBE120:
 1197              	.LBE119:
 378:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = MAX(result, output_activation_min);
 1198              		.loc 1 378 21 is_stmt 1 view .LVU406
 1199              		.loc 1 378 28 is_stmt 0 view .LVU407
 1200 0330 069A     		ldr	r2, [sp, #24]
 1201 0332 9342     		cmp	r3, r2
 1202 0334 B8BF     		it	lt
 1203 0336 1346     		movlt	r3, r2
 1204              	.LVL156:
 379:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = MIN(result, output_activation_max);
 1205              		.loc 1 379 21 is_stmt 1 view .LVU408
 1206              		.loc 1 379 28 is_stmt 0 view .LVU409
 1207 0338 079A     		ldr	r2, [sp, #28]
 1208 033a 9342     		cmp	r3, r2
 1209 033c A8BF     		it	ge
 1210 033e 1346     		movge	r3, r2
 1211              	.LVL157:
 380:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     *output++ = (int16_t)result;
 1212              		.loc 1 380 21 is_stmt 1 view .LVU410
 1213              		.loc 1 380 31 is_stmt 0 view .LVU411
 1214 0340 329A     		ldr	r2, [sp, #200]
 1215 0342 5380     		strh	r3, [r2, #2]	@ movhi
 381:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 382:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = arm_nn_requantize_s64(acc_3, output_mult_3, *output_shift++);
 1216              		.loc 1 382 21 is_stmt 1 view .LVU412
 1217              	.LVL158:
 1218              		.loc 1 382 30 is_stmt 0 view .LVU413
 1219 0344 049B     		ldr	r3, [sp, #16]
 1220              	.LVL159:
 1221              		.loc 1 382 30 view .LVU414
 1222 0346 9968     		ldr	r1, [r3, #8]
 1223              	.LVL160:
 1224              	.LBB121:
 1225              	.LBI121:
 908:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t reduced_multiplier,
 1226              		.loc 2 908 30 is_stmt 1 view .LVU415
 1227              	.LBB122:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1228              		.loc 2 912 5 view .LVU416
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1229              		.loc 2 912 33 is_stmt 0 view .LVU417
 1230 0348 0E98     		ldr	r0, [sp, #56]
 1231 034a C517     		asrs	r5, r0, #31
 1232 034c 2B46     		mov	r3, r5
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1233              		.loc 2 912 19 view .LVU418
 1234 034e DDE90056 		ldrd	r5, [sp]
 1235 0352 05FB03F3 		mul	r3, r5, r3
 1236 0356 00FB0633 		mla	r3, r0, r6, r3
 1237 035a A5FB0045 		umull	r4, r5, r5, r0
 1238 035e 1D44     		add	r5, r5, r3
ARM GAS  /tmp/ccgG0jZO.s 			page 53


 1239              	.LVL161:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1240              		.loc 2 914 5 is_stmt 1 view .LVU419
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1241              		.loc 2 914 37 is_stmt 0 view .LVU420
 1242 0360 C1F10E03 		rsb	r3, r1, #14
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1243              		.loc 2 914 30 view .LVU421
 1244 0364 1231     		adds	r1, r1, #18
 1245              	.LVL162:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1246              		.loc 2 914 30 view .LVU422
 1247 0366 B3F12002 		subs	r2, r3, #32
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1248              		.loc 2 914 30 view .LVU423
 1249 036a 24FA03F3 		lsr	r3, r4, r3
 1250 036e 05FA01F1 		lsl	r1, r5, r1
 1251 0372 43EA0103 		orr	r3, r3, r1
 1252 0376 02D4     		bmi	.L29
 1253 0378 45FA02F2 		asr	r2, r5, r2
 1254 037c 1343     		orrs	r3, r3, r2
 1255              	.L29:
 1256              	.LVL163:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1257              		.loc 2 915 5 is_stmt 1 view .LVU424
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1258              		.loc 2 915 22 is_stmt 0 view .LVU425
 1259 037e 0133     		adds	r3, r3, #1
 1260              	.LVL164:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1261              		.loc 2 915 12 view .LVU426
 1262 0380 5B10     		asrs	r3, r3, #1
 1263              	.LVL165:
 917:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1264              		.loc 2 917 5 is_stmt 1 view .LVU427
 917:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1265              		.loc 2 917 5 is_stmt 0 view .LVU428
 1266              	.LBE122:
 1267              	.LBE121:
 383:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = MAX(result, output_activation_min);
 1268              		.loc 1 383 21 is_stmt 1 view .LVU429
 1269              		.loc 1 383 28 is_stmt 0 view .LVU430
 1270 0382 069A     		ldr	r2, [sp, #24]
 1271 0384 9342     		cmp	r3, r2
 1272 0386 B8BF     		it	lt
 1273 0388 1346     		movlt	r3, r2
 1274              	.LVL166:
 384:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = MIN(result, output_activation_max);
 1275              		.loc 1 384 21 is_stmt 1 view .LVU431
 1276              		.loc 1 384 28 is_stmt 0 view .LVU432
 1277 038a 079A     		ldr	r2, [sp, #28]
 1278 038c 9342     		cmp	r3, r2
 1279 038e A8BF     		it	ge
 1280 0390 1346     		movge	r3, r2
 1281              	.LVL167:
 385:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     *output++ = (int16_t)result;
 1282              		.loc 1 385 21 is_stmt 1 view .LVU433
ARM GAS  /tmp/ccgG0jZO.s 			page 54


 1283              		.loc 1 385 31 is_stmt 0 view .LVU434
 1284 0392 329A     		ldr	r2, [sp, #200]
 1285 0394 9380     		strh	r3, [r2, #4]	@ movhi
 386:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 387:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = arm_nn_requantize_s64(acc_4, output_mult_4, *output_shift++);
 1286              		.loc 1 387 21 is_stmt 1 view .LVU435
 1287              		.loc 1 387 87 is_stmt 0 view .LVU436
 1288 0396 049B     		ldr	r3, [sp, #16]
 1289              	.LVL168:
 1290              		.loc 1 387 87 view .LVU437
 1291 0398 03F11001 		add	r1, r3, #16
 1292              	.LVL169:
 1293              		.loc 1 387 30 view .LVU438
 1294 039c D868     		ldr	r0, [r3, #12]
 1295              	.LVL170:
 1296              	.LBB123:
 1297              	.LBI123:
 908:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t reduced_multiplier,
 1298              		.loc 2 908 30 is_stmt 1 view .LVU439
 1299              	.LBB124:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1300              		.loc 2 912 5 view .LVU440
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1301              		.loc 2 912 33 is_stmt 0 view .LVU441
 1302 039e 0F9D     		ldr	r5, [sp, #60]
 1303 03a0 EF17     		asrs	r7, r5, #31
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1304              		.loc 2 912 19 view .LVU442
 1305 03a2 0AFB07F4 		mul	r4, r10, r7
 1306 03a6 05FB0B44 		mla	r4, r5, fp, r4
 1307 03aa AAFB05AB 		umull	r10, fp, r10, r5
 1308              	.LVL171:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1309              		.loc 2 912 19 view .LVU443
 1310 03ae A344     		add	fp, fp, r4
 1311              	.LVL172:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1312              		.loc 2 914 5 is_stmt 1 view .LVU444
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1313              		.loc 2 914 37 is_stmt 0 view .LVU445
 1314 03b0 C0F10E04 		rsb	r4, r0, #14
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1315              		.loc 2 914 30 view .LVU446
 1316 03b4 1230     		adds	r0, r0, #18
 1317              	.LVL173:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1318              		.loc 2 914 30 view .LVU447
 1319 03b6 B4F12005 		subs	r5, r4, #32
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1320              		.loc 2 914 30 view .LVU448
 1321 03ba 2AFA04F4 		lsr	r4, r10, r4
 1322 03be 0BFA00F0 		lsl	r0, fp, r0
 1323 03c2 44EA0004 		orr	r4, r4, r0
 1324 03c6 02D4     		bmi	.L30
 1325 03c8 4BFA05F5 		asr	r5, fp, r5
 1326 03cc 2C43     		orrs	r4, r4, r5
 1327              	.L30:
ARM GAS  /tmp/ccgG0jZO.s 			page 55


 1328              	.LVL174:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1329              		.loc 2 915 5 is_stmt 1 view .LVU449
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1330              		.loc 2 915 22 is_stmt 0 view .LVU450
 1331 03ce 0134     		adds	r4, r4, #1
 1332              	.LVL175:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1333              		.loc 2 915 12 view .LVU451
 1334 03d0 6410     		asrs	r4, r4, #1
 1335              	.LVL176:
 917:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1336              		.loc 2 917 5 is_stmt 1 view .LVU452
 917:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1337              		.loc 2 917 5 is_stmt 0 view .LVU453
 1338              	.LBE124:
 1339              	.LBE123:
 388:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = MAX(result, output_activation_min);
 1340              		.loc 1 388 21 is_stmt 1 view .LVU454
 1341              		.loc 1 388 28 is_stmt 0 view .LVU455
 1342 03d2 069B     		ldr	r3, [sp, #24]
 1343 03d4 9C42     		cmp	r4, r3
 1344 03d6 B8BF     		it	lt
 1345 03d8 1C46     		movlt	r4, r3
 1346              	.LVL177:
 389:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = MIN(result, output_activation_max);
 1347              		.loc 1 389 21 is_stmt 1 view .LVU456
 1348              		.loc 1 389 28 is_stmt 0 view .LVU457
 1349 03da 079B     		ldr	r3, [sp, #28]
 1350 03dc 9C42     		cmp	r4, r3
 1351 03de A8BF     		it	ge
 1352 03e0 1C46     		movge	r4, r3
 1353              	.LVL178:
 390:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     *output++ = (int16_t)result;
 1354              		.loc 1 390 21 is_stmt 1 view .LVU458
 1355              		.loc 1 390 31 is_stmt 0 view .LVU459
 1356 03e2 329B     		ldr	r3, [sp, #200]
 1357 03e4 DC80     		strh	r4, [r3, #6]	@ movhi
 391:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 392:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     row_count--;
 1358              		.loc 1 392 21 is_stmt 1 view .LVU460
 1359              		.loc 1 392 30 is_stmt 0 view .LVU461
 1360 03e6 099B     		ldr	r3, [sp, #36]
 1361 03e8 013B     		subs	r3, r3, #1
 1362 03ea 9BB2     		uxth	r3, r3
 1363 03ec 0993     		str	r3, [sp, #36]
 1364              	.LVL179:
 387:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = MAX(result, output_activation_min);
 1365              		.loc 1 387 87 view .LVU462
 1366 03ee 0491     		str	r1, [sp, #16]
 390:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     *output++ = (int16_t)result;
 1367              		.loc 1 390 28 view .LVU463
 1368 03f0 329B     		ldr	r3, [sp, #200]
 1369 03f2 0833     		adds	r3, r3, #8
 1370              	.LVL180:
 390:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     *output++ = (int16_t)result;
 1371              		.loc 1 390 28 view .LVU464
ARM GAS  /tmp/ccgG0jZO.s 			page 56


 1372 03f4 3293     		str	r3, [sp, #200]
 1373              	.LVL181:
 1374              	.L17:
 390:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     *output++ = (int16_t)result;
 1375              		.loc 1 390 28 view .LVU465
 1376              	.LBE130:
 285:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 {
 1377              		.loc 1 285 23 is_stmt 1 view .LVU466
 1378 03f6 099B     		ldr	r3, [sp, #36]
 1379 03f8 002B     		cmp	r3, #0
 1380 03fa 44D0     		beq	.L60
 1381              	.LBB131:
 287:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t sum_2 = 0;
 1382              		.loc 1 287 21 view .LVU467
 1383              	.LVL182:
 288:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t sum_3 = 0;
 1384              		.loc 1 288 21 view .LVU468
 289:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t sum_4 = 0;
 1385              		.loc 1 289 21 view .LVU469
 290:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 1386              		.loc 1 290 21 view .LVU470
 292:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t output_mult_2 = REDUCE_MULTIPLIER(output_mult[1]);
 1387              		.loc 1 292 21 view .LVU471
 292:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t output_mult_2 = REDUCE_MULTIPLIER(output_mult[1]);
 1388              		.loc 1 292 45 is_stmt 0 view .LVU472
 1389 03fc 059B     		ldr	r3, [sp, #20]
 1390 03fe 1B68     		ldr	r3, [r3]
 1391 0400 824A     		ldr	r2, .L67
 1392 0402 9342     		cmp	r3, r2
 1393 0404 3FF7ACAE 		bgt	.L47
 292:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t output_mult_2 = REDUCE_MULTIPLIER(output_mult[1]);
 1394              		.loc 1 292 45 discriminator 1 view .LVU473
 1395 0408 03F50043 		add	r3, r3, #32768
 1396 040c 1B14     		asrs	r3, r3, #16
 1397 040e 0C93     		str	r3, [sp, #48]
 1398              	.L18:
 1399              	.LVL183:
 293:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t output_mult_3 = REDUCE_MULTIPLIER(output_mult[2]);
 1400              		.loc 1 293 21 is_stmt 1 discriminator 4 view .LVU474
 293:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t output_mult_3 = REDUCE_MULTIPLIER(output_mult[2]);
 1401              		.loc 1 293 45 is_stmt 0 discriminator 4 view .LVU475
 1402 0410 059B     		ldr	r3, [sp, #20]
 1403 0412 5B68     		ldr	r3, [r3, #4]
 1404 0414 7D4A     		ldr	r2, .L67
 1405 0416 9342     		cmp	r3, r2
 1406 0418 3FF7A6AE 		bgt	.L48
 293:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t output_mult_3 = REDUCE_MULTIPLIER(output_mult[2]);
 1407              		.loc 1 293 45 discriminator 1 view .LVU476
 1408 041c 03F50043 		add	r3, r3, #32768
 1409 0420 1B14     		asrs	r3, r3, #16
 1410 0422 0D93     		str	r3, [sp, #52]
 1411              	.L19:
 1412              	.LVL184:
 294:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t output_mult_4 = REDUCE_MULTIPLIER(output_mult[3]);
 1413              		.loc 1 294 21 is_stmt 1 discriminator 4 view .LVU477
 294:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t output_mult_4 = REDUCE_MULTIPLIER(output_mult[3]);
 1414              		.loc 1 294 45 is_stmt 0 discriminator 4 view .LVU478
ARM GAS  /tmp/ccgG0jZO.s 			page 57


 1415 0424 059B     		ldr	r3, [sp, #20]
 1416 0426 9B68     		ldr	r3, [r3, #8]
 1417 0428 784A     		ldr	r2, .L67
 1418 042a 9342     		cmp	r3, r2
 1419 042c 3FF7A0AE 		bgt	.L49
 294:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t output_mult_4 = REDUCE_MULTIPLIER(output_mult[3]);
 1420              		.loc 1 294 45 discriminator 1 view .LVU479
 1421 0430 03F50043 		add	r3, r3, #32768
 1422 0434 1B14     		asrs	r3, r3, #16
 1423 0436 0E93     		str	r3, [sp, #56]
 1424              	.L20:
 1425              	.LVL185:
 295:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     output_mult += 4;
 1426              		.loc 1 295 21 is_stmt 1 discriminator 4 view .LVU480
 295:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     output_mult += 4;
 1427              		.loc 1 295 45 is_stmt 0 discriminator 4 view .LVU481
 1428 0438 059B     		ldr	r3, [sp, #20]
 1429 043a DB68     		ldr	r3, [r3, #12]
 1430 043c 734A     		ldr	r2, .L67
 1431 043e 9342     		cmp	r3, r2
 1432 0440 3FF79AAE 		bgt	.L50
 295:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     output_mult += 4;
 1433              		.loc 1 295 45 discriminator 1 view .LVU482
 1434 0444 03F50043 		add	r3, r3, #32768
 1435 0448 1B14     		asrs	r3, r3, #16
 1436 044a 0F93     		str	r3, [sp, #60]
 1437              	.L21:
 1438              	.LVL186:
 296:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 1439              		.loc 1 296 21 is_stmt 1 discriminator 4 view .LVU483
 296:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 1440              		.loc 1 296 33 is_stmt 0 discriminator 4 view .LVU484
 1441 044c 059B     		ldr	r3, [sp, #20]
 1442 044e 1033     		adds	r3, r3, #16
 1443 0450 0593     		str	r3, [sp, #20]
 1444              	.LVL187:
 298:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int16_t *col_pos = col_buffer_start + row_shift;
 1445              		.loc 1 298 21 is_stmt 1 discriminator 4 view .LVU485
 298:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int16_t *col_pos = col_buffer_start + row_shift;
 1446              		.loc 1 298 52 is_stmt 0 discriminator 4 view .LVU486
 1447 0452 089B     		ldr	r3, [sp, #32]
 1448              	.LVL188:
 298:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int16_t *col_pos = col_buffer_start + row_shift;
 1449              		.loc 1 298 52 discriminator 4 view .LVU487
 1450 0454 0A9A     		ldr	r2, [sp, #40]
 1451 0456 03FB02FE 		mul	lr, r3, r2
 298:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int16_t *col_pos = col_buffer_start + row_shift;
 1452              		.loc 1 298 64 discriminator 4 view .LVU488
 1453 045a 0EEBDE7E 		add	lr, lr, lr, lsr #31
 298:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int16_t *col_pos = col_buffer_start + row_shift;
 1454              		.loc 1 298 30 discriminator 4 view .LVU489
 1455 045e CEF34F0E 		ubfx	lr, lr, #1, #16
 1456              	.LVL189:
 299:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     const int8_t *row_pos = kernel + row_shift;
 1457              		.loc 1 299 21 is_stmt 1 discriminator 4 view .LVU490
 299:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     const int8_t *row_pos = kernel + row_shift;
 1458              		.loc 1 299 30 is_stmt 0 discriminator 4 view .LVU491
ARM GAS  /tmp/ccgG0jZO.s 			page 58


 1459 0462 119B     		ldr	r3, [sp, #68]
 1460 0464 0B9A     		ldr	r2, [sp, #44]
 1461 0466 03EB4203 		add	r3, r3, r2, lsl #1
 1462              	.LVL190:
 300:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     row_shift += 4;
 1463              		.loc 1 300 21 is_stmt 1 discriminator 4 view .LVU492
 300:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     row_shift += 4;
 1464              		.loc 1 300 35 is_stmt 0 discriminator 4 view .LVU493
 1465 046a 2E99     		ldr	r1, [sp, #184]
 1466 046c 8E18     		adds	r6, r1, r2
 1467              	.LVL191:
 301:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 1468              		.loc 1 301 21 is_stmt 1 discriminator 4 view .LVU494
 301:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 1469              		.loc 1 301 31 is_stmt 0 discriminator 4 view .LVU495
 1470 046e 0432     		adds	r2, r2, #4
 1471 0470 92B2     		uxth	r2, r2
 1472 0472 0B92     		str	r2, [sp, #44]
 1473              	.LVL192:
 303:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 1474              		.loc 1 303 21 is_stmt 1 discriminator 4 view .LVU496
 290:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 1475              		.loc 1 290 29 is_stmt 0 discriminator 4 view .LVU497
 1476 0474 0022     		movs	r2, #0
 289:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t sum_4 = 0;
 1477              		.loc 1 289 29 discriminator 4 view .LVU498
 1478 0476 1446     		mov	r4, r2
 288:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t sum_3 = 0;
 1479              		.loc 1 288 29 discriminator 4 view .LVU499
 1480 0478 1046     		mov	r0, r2
 1481 047a 0092     		str	r2, [sp]
 1482 047c 0392     		str	r2, [sp, #12]
 1483 047e B046     		mov	r8, r6
 1484 0480 7646     		mov	r6, lr
 1485              	.LVL193:
 288:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t sum_3 = 0;
 1486              		.loc 1 288 29 discriminator 4 view .LVU500
 1487 0482 E146     		mov	r9, ip
 303:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 1488              		.loc 1 303 27 discriminator 4 view .LVU501
 1489 0484 B9E6     		b	.L22
 1490              	.LVL194:
 1491              	.L60:
 303:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 1492              		.loc 1 303 27 discriminator 4 view .LVU502
 1493 0486 E246     		mov	r10, ip
 1494              	.LBE131:
 393:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 }
 394:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 395:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 row_count = output_ch & 0x3;
 1495              		.loc 1 395 17 is_stmt 1 view .LVU503
 1496              		.loc 1 395 27 is_stmt 0 view .LVU504
 1497 0488 139B     		ldr	r3, [sp, #76]
 1498 048a 03F00304 		and	r4, r3, #3
 1499              	.LVL195:
 396:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 while (row_count)
 1500              		.loc 1 396 17 is_stmt 1 view .LVU505
ARM GAS  /tmp/ccgG0jZO.s 			page 59


 1501 048e DDF84090 		ldr	r9, [sp, #64]
 1502 0492 DDF814C0 		ldr	ip, [sp, #20]
 1503              	.LVL196:
 1504              		.loc 1 396 17 is_stmt 0 view .LVU506
 1505 0496 0B9D     		ldr	r5, [sp, #44]
 1506 0498 1199     		ldr	r1, [sp, #68]
 1507 049a 2E98     		ldr	r0, [sp, #184]
 1508              		.loc 1 396 23 view .LVU507
 1509 049c 4FE0     		b	.L32
 1510              	.LVL197:
 1511              	.L34:
 1512              	.LBB132:
 1513              	.LBB133:
 397:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 {
 398:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int16_t *col_pos = col_buffer_start + row_shift;
 399:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     const int8_t *row_pos = kernel + row_shift;
 400:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t sum = 0;
 401:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     const uint16_t col_count = (kernel_x * kernel_y);
 402:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     row_shift += 1;
 403:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 404:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     for (int i = 0; i < col_count; i++)
 405:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 406:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         sum += row_pos[i * input_ch] * col_pos[i * input_ch];
 1514              		.loc 1 406 25 is_stmt 1 discriminator 3 view .LVU508
 1515 049e 0AFB0386 		mla	r6, r10, r3, r8
 1516              		.loc 1 406 39 is_stmt 0 discriminator 3 view .LVU509
 1517 04a2 8757     		ldrsb	r7, [r0, r6]
 1518              		.loc 1 406 63 discriminator 3 view .LVU510
 1519 04a4 31F91660 		ldrsh	r6, [r1, r6, lsl #1]
 1520              		.loc 1 406 29 discriminator 3 view .LVU511
 1521 04a8 06FB0722 		mla	r2, r6, r7, r2
 1522              	.LVL198:
 404:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 1523              		.loc 1 404 52 is_stmt 1 discriminator 3 view .LVU512
 404:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 1524              		.loc 1 404 53 is_stmt 0 discriminator 3 view .LVU513
 1525 04ac 0133     		adds	r3, r3, #1
 1526              	.LVL199:
 1527              	.L33:
 404:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 1528              		.loc 1 404 37 is_stmt 1 discriminator 1 view .LVU514
 404:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 1529              		.loc 1 404 21 is_stmt 0 discriminator 1 view .LVU515
 1530 04ae 9E45     		cmp	lr, r3
 1531 04b0 F5DC     		bgt	.L34
 1532              	.LBE133:
 407:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     }
 408:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int64_t acc = sum;
 1533              		.loc 1 408 21 is_stmt 1 view .LVU516
 1534              		.loc 1 408 29 is_stmt 0 view .LVU517
 1535 04b2 D317     		asrs	r3, r2, #31
 1536              	.LVL200:
 409:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     if (bias)
 1537              		.loc 1 409 21 is_stmt 1 view .LVU518
 1538              		.loc 1 409 24 is_stmt 0 view .LVU519
 1539 04b4 B9F1000F 		cmp	r9, #0
 1540 04b8 04D0     		beq	.L35
ARM GAS  /tmp/ccgG0jZO.s 			page 60


 410:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 411:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                         acc += *bias++;
 1541              		.loc 1 411 25 is_stmt 1 view .LVU520
 1542              	.LVL201:
 1543              		.loc 1 411 32 is_stmt 0 view .LVU521
 1544 04ba F9E80267 		ldrd	r6, [r9], #8
 1545              	.LVL202:
 1546              		.loc 1 411 29 view .LVU522
 1547 04be 9219     		adds	r2, r2, r6
 1548              	.LVL203:
 1549              		.loc 1 411 29 view .LVU523
 1550 04c0 47EB0303 		adc	r3, r7, r3
 1551              	.LVL204:
 1552              	.L35:
 412:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     }
 413:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = arm_nn_requantize_s64(acc, REDUCE_MULTIPLIER(*output_mult), *output_sh
 1553              		.loc 1 413 21 is_stmt 1 view .LVU524
 1554              		.loc 1 413 57 is_stmt 0 view .LVU525
 1555 04c4 DCF80060 		ldr	r6, [ip]
 1556              		.loc 1 413 30 view .LVU526
 1557 04c8 504F     		ldr	r7, .L67
 1558 04ca BE42     		cmp	r6, r7
 1559 04cc 04DC     		bgt	.L51
 1560              		.loc 1 413 57 discriminator 1 view .LVU527
 1561 04ce 06F5004B 		add	fp, r6, #32768
 1562              		.loc 1 413 30 discriminator 1 view .LVU528
 1563 04d2 4FEA2B4B 		asr	fp, fp, #16
 1564 04d6 01E0     		b	.L36
 1565              	.L51:
 1566              		.loc 1 413 30 view .LVU529
 1567 04d8 47F6FF7B 		movw	fp, #32767
 1568              	.L36:
 1569              		.loc 1 413 103 discriminator 4 view .LVU530
 1570 04dc DDF81080 		ldr	r8, [sp, #16]
 1571              	.LVL205:
 1572              		.loc 1 413 30 discriminator 4 view .LVU531
 1573 04e0 58F804EB 		ldr	lr, [r8], #4
 1574              	.LVL206:
 1575              	.LBB134:
 1576              	.LBI134:
 908:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t reduced_multiplier,
 1577              		.loc 2 908 30 is_stmt 1 discriminator 4 view .LVU532
 1578              	.LBB135:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1579              		.loc 2 912 5 discriminator 4 view .LVU533
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1580              		.loc 2 912 33 is_stmt 0 discriminator 4 view .LVU534
 1581 04e4 5E46     		mov	r6, fp
 1582 04e6 F717     		asrs	r7, r6, #31
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1583              		.loc 2 912 19 discriminator 4 view .LVU535
 1584 04e8 02FB07F6 		mul	r6, r2, r7
 1585 04ec 0BFB0366 		mla	r6, fp, r3, r6
 1586 04f0 A2FB0B23 		umull	r2, r3, r2, fp
 1587              	.LVL207:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1588              		.loc 2 912 19 discriminator 4 view .LVU536
ARM GAS  /tmp/ccgG0jZO.s 			page 61


 1589 04f4 3344     		add	r3, r3, r6
 1590              	.LVL208:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1591              		.loc 2 914 5 is_stmt 1 discriminator 4 view .LVU537
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1592              		.loc 2 914 37 is_stmt 0 discriminator 4 view .LVU538
 1593 04f6 CEF10E06 		rsb	r6, lr, #14
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1594              		.loc 2 914 30 discriminator 4 view .LVU539
 1595 04fa 0EF1120E 		add	lr, lr, #18
 1596              	.LVL209:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1597              		.loc 2 914 30 discriminator 4 view .LVU540
 1598 04fe B6F12007 		subs	r7, r6, #32
 1599 0502 22FA06F6 		lsr	r6, r2, r6
 1600 0506 03FA0EFE 		lsl	lr, r3, lr
 1601 050a 46EA0E06 		orr	r6, r6, lr
 1602 050e 02D4     		bmi	.L37
 1603 0510 43FA07F7 		asr	r7, r3, r7
 1604 0514 3E43     		orrs	r6, r6, r7
 1605              	.L37:
 1606              	.LVL210:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1607              		.loc 2 915 5 is_stmt 1 discriminator 4 view .LVU541
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1608              		.loc 2 915 22 is_stmt 0 discriminator 4 view .LVU542
 1609 0516 0136     		adds	r6, r6, #1
 1610              	.LVL211:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1611              		.loc 2 915 12 discriminator 4 view .LVU543
 1612 0518 7610     		asrs	r6, r6, #1
 1613              	.LVL212:
 917:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1614              		.loc 2 917 5 is_stmt 1 discriminator 4 view .LVU544
 917:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1615              		.loc 2 917 5 is_stmt 0 discriminator 4 view .LVU545
 1616              	.LBE135:
 1617              	.LBE134:
 414:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     output_mult++;
 1618              		.loc 1 414 21 is_stmt 1 discriminator 4 view .LVU546
 1619              		.loc 1 414 32 is_stmt 0 discriminator 4 view .LVU547
 1620 051a 0CF1040C 		add	ip, ip, #4
 1621              	.LVL213:
 415:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = MAX(result, output_activation_min);
 1622              		.loc 1 415 21 is_stmt 1 discriminator 4 view .LVU548
 1623              		.loc 1 415 28 is_stmt 0 discriminator 4 view .LVU549
 1624 051e 069B     		ldr	r3, [sp, #24]
 1625 0520 9E42     		cmp	r6, r3
 1626 0522 B8BF     		it	lt
 1627 0524 1E46     		movlt	r6, r3
 1628              	.LVL214:
 416:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     result = MIN(result, output_activation_max);
 1629              		.loc 1 416 21 is_stmt 1 discriminator 4 view .LVU550
 1630              		.loc 1 416 28 is_stmt 0 discriminator 4 view .LVU551
 1631 0526 079B     		ldr	r3, [sp, #28]
 1632 0528 9E42     		cmp	r6, r3
 1633 052a A8BF     		it	ge
ARM GAS  /tmp/ccgG0jZO.s 			page 62


 1634 052c 1E46     		movge	r6, r3
 1635              	.LVL215:
 417:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     *output++ = (int16_t)result;
 1636              		.loc 1 417 21 is_stmt 1 discriminator 4 view .LVU552
 1637              		.loc 1 417 28 is_stmt 0 discriminator 4 view .LVU553
 1638 052e 329B     		ldr	r3, [sp, #200]
 1639              	.LVL216:
 1640              		.loc 1 417 31 discriminator 4 view .LVU554
 1641 0530 23F8026B 		strh	r6, [r3], #2	@ movhi
 1642              	.LVL217:
 418:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 419:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     row_count--;
 1643              		.loc 1 419 21 is_stmt 1 discriminator 4 view .LVU555
 1644              		.loc 1 419 30 is_stmt 0 discriminator 4 view .LVU556
 1645 0534 013C     		subs	r4, r4, #1
 1646              	.LVL218:
 1647              		.loc 1 419 30 discriminator 4 view .LVU557
 1648 0536 A4B2     		uxth	r4, r4
 1649              	.LVL219:
 413:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     output_mult++;
 1650              		.loc 1 413 103 discriminator 4 view .LVU558
 1651 0538 CDF81080 		str	r8, [sp, #16]
 417:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     *output++ = (int16_t)result;
 1652              		.loc 1 417 28 discriminator 4 view .LVU559
 1653 053c 3293     		str	r3, [sp, #200]
 1654              	.LVL220:
 1655              	.L32:
 417:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     *output++ = (int16_t)result;
 1656              		.loc 1 417 28 discriminator 4 view .LVU560
 1657              	.LBE132:
 396:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 {
 1658              		.loc 1 396 23 is_stmt 1 view .LVU561
 1659 053e 5CB1     		cbz	r4, .L61
 1660              	.LBB138:
 398:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     const int8_t *row_pos = kernel + row_shift;
 1661              		.loc 1 398 21 view .LVU562
 398:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     const int8_t *row_pos = kernel + row_shift;
 1662              		.loc 1 398 57 is_stmt 0 view .LVU563
 1663 0540 A846     		mov	r8, r5
 1664              	.LVL221:
 399:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     int32_t sum = 0;
 1665              		.loc 1 399 21 is_stmt 1 view .LVU564
 400:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     const uint16_t col_count = (kernel_x * kernel_y);
 1666              		.loc 1 400 21 view .LVU565
 401:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     row_shift += 1;
 1667              		.loc 1 401 21 view .LVU566
 401:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     row_shift += 1;
 1668              		.loc 1 401 36 is_stmt 0 view .LVU567
 1669 0542 0A9B     		ldr	r3, [sp, #40]
 1670 0544 089A     		ldr	r2, [sp, #32]
 1671 0546 13FB02FE 		smulbb	lr, r3, r2
 1672 054a 1FFA8EFE 		uxth	lr, lr
 1673              	.LVL222:
 402:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 1674              		.loc 1 402 21 is_stmt 1 view .LVU568
 402:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 1675              		.loc 1 402 31 is_stmt 0 view .LVU569
ARM GAS  /tmp/ccgG0jZO.s 			page 63


 1676 054e 0135     		adds	r5, r5, #1
 1677              	.LVL223:
 402:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 1678              		.loc 1 402 31 view .LVU570
 1679 0550 ADB2     		uxth	r5, r5
 1680              	.LVL224:
 404:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 1681              		.loc 1 404 21 is_stmt 1 view .LVU571
 1682              	.LBB136:
 404:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 1683              		.loc 1 404 26 view .LVU572
 404:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 1684              		.loc 1 404 30 is_stmt 0 view .LVU573
 1685 0552 0023     		movs	r3, #0
 1686              	.LBE136:
 400:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     const uint16_t col_count = (kernel_x * kernel_y);
 1687              		.loc 1 400 29 view .LVU574
 1688 0554 1A46     		mov	r2, r3
 1689              	.LBB137:
 404:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 1690              		.loc 1 404 21 view .LVU575
 1691 0556 AAE7     		b	.L33
 1692              	.LVL225:
 1693              	.L61:
 404:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                     {
 1694              		.loc 1 404 21 view .LVU576
 1695              	.LBE137:
 1696              	.LBE138:
 420:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 }
 421:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 // clear counter and pointers
 422:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 col_buffer = col_buffer_start;
 1697              		.loc 1 422 17 is_stmt 1 discriminator 2 view .LVU577
 1698              		.loc 1 422 17 is_stmt 0 discriminator 2 view .LVU578
 1699              	.LBE144:
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             {
 1700              		.loc 1 234 55 is_stmt 1 discriminator 2 view .LVU579
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             {
 1701              		.loc 1 234 62 is_stmt 0 discriminator 2 view .LVU580
 1702 0558 129B     		ldr	r3, [sp, #72]
 1703 055a 0133     		adds	r3, r3, #1
 1704 055c 1293     		str	r3, [sp, #72]
 1705              	.LVL226:
 1706              	.L5:
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             {
 1707              		.loc 1 234 35 is_stmt 1 discriminator 1 view .LVU581
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             {
 1708              		.loc 1 234 13 is_stmt 0 discriminator 1 view .LVU582
 1709 055e 129B     		ldr	r3, [sp, #72]
 1710 0560 159A     		ldr	r2, [sp, #84]
 1711 0562 9342     		cmp	r3, r2
 1712 0564 22DA     		bge	.L62
 1713              	.LBB145:
 236:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 1714              		.loc 1 236 17 is_stmt 1 view .LVU583
 236:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 1715              		.loc 1 236 65 is_stmt 0 view .LVU584
 1716 0566 129B     		ldr	r3, [sp, #72]
ARM GAS  /tmp/ccgG0jZO.s 			page 64


 1717 0568 199A     		ldr	r2, [sp, #100]
 1718 056a 13FB02F6 		smulbb	r6, r3, r2
 1719 056e 189B     		ldr	r3, [sp, #96]
 1720 0570 F61A     		subs	r6, r6, r3
 236:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 1721              		.loc 1 236 31 view .LVU585
 1722 0572 36B2     		sxth	r6, r6
 1723              	.LVL227:
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 /* Condition for kernel end dimension: (base_idx_y + ker_y_end) < input_y */
 1724              		.loc 1 240 17 is_stmt 1 view .LVU586
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 /* Condition for kernel end dimension: (base_idx_y + ker_y_end) < input_y */
 1725              		.loc 1 240 41 is_stmt 0 view .LVU587
 1726 0574 149B     		ldr	r3, [sp, #80]
 1727 0576 002B     		cmp	r3, #0
 1728 0578 7FF78FAD 		ble	.L63
 1729 057c 0027     		movs	r7, #0
 1730              	.L6:
 1731              	.LVL228:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 1732              		.loc 1 242 17 is_stmt 1 discriminator 4 view .LVU588
 242:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 1733              		.loc 1 242 39 is_stmt 0 discriminator 4 view .LVU589
 1734 057e 149A     		ldr	r2, [sp, #80]
 1735 0580 9346     		mov	fp, r2
 1736 0582 179B     		ldr	r3, [sp, #92]
 1737 0584 A3EB0209 		sub	r9, r3, r2
 242:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 1738              		.loc 1 242 27 discriminator 4 view .LVU590
 1739 0588 089B     		ldr	r3, [sp, #32]
 1740 058a 9945     		cmp	r9, r3
 1741 058c A8BF     		it	ge
 1742 058e 9946     		movge	r9, r3
 1743              	.LVL229:
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 if (ker_y_start != 0)
 1744              		.loc 1 244 17 is_stmt 1 discriminator 4 view .LVU591
 245:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 {
 1745              		.loc 1 245 17 discriminator 4 view .LVU592
 245:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 {
 1746              		.loc 1 245 20 is_stmt 0 discriminator 4 view .LVU593
 1747 0590 002F     		cmp	r7, #0
 1748 0592 7FF484AD 		bne	.L64
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 if (ker_y_start != 0)
 1749              		.loc 1 244 25 view .LVU594
 1750 0596 3D46     		mov	r5, r7
 1751 0598 0492     		str	r2, [sp, #16]
 1752 059a DDF858B0 		ldr	fp, [sp, #88]
 1753 059e DDF82880 		ldr	r8, [sp, #40]
 1754 05a2 CDF80C90 		str	r9, [sp, #12]
 1755 05a6 DDF84490 		ldr	r9, [sp, #68]
 1756              	.LVL230:
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 if (ker_y_start != 0)
 1757              		.loc 1 244 25 view .LVU595
 1758 05aa ABE5     		b	.L13
 1759              	.LVL231:
 1760              	.L62:
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                 if (ker_y_start != 0)
 1761              		.loc 1 244 25 view .LVU596
ARM GAS  /tmp/ccgG0jZO.s 			page 65


 1762              	.LBE145:
 1763              	.LBE151:
 1764              	.LBE158:
 231:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         {
 1765              		.loc 1 231 51 is_stmt 1 discriminator 2 view .LVU597
 231:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         {
 1766              		.loc 1 231 58 is_stmt 0 discriminator 2 view .LVU598
 1767 05ac 1C9B     		ldr	r3, [sp, #112]
 1768              	.LVL232:
 231:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         {
 1769              		.loc 1 231 58 discriminator 2 view .LVU599
 1770 05ae 0133     		adds	r3, r3, #1
 1771 05b0 1C93     		str	r3, [sp, #112]
 1772              	.LVL233:
 1773              	.L41:
 231:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         {
 1774              		.loc 1 231 31 is_stmt 1 discriminator 1 view .LVU600
 231:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         {
 1775              		.loc 1 231 9 is_stmt 0 discriminator 1 view .LVU601
 1776 05b2 1C9B     		ldr	r3, [sp, #112]
 1777 05b4 219A     		ldr	r2, [sp, #132]
 1778 05b6 9342     		cmp	r3, r2
 1779 05b8 0ADA     		bge	.L65
 1780              	.LBB159:
 233:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 1781              		.loc 1 233 13 is_stmt 1 view .LVU602
 233:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 1782              		.loc 1 233 61 is_stmt 0 view .LVU603
 1783 05ba 1C9B     		ldr	r3, [sp, #112]
 1784 05bc 209A     		ldr	r2, [sp, #128]
 1785 05be 13FB02F3 		smulbb	r3, r3, r2
 1786 05c2 1F9A     		ldr	r2, [sp, #124]
 1787 05c4 9B1A     		subs	r3, r3, r2
 233:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
 1788              		.loc 1 233 27 view .LVU604
 1789 05c6 1BB2     		sxth	r3, r3
 1790 05c8 1493     		str	r3, [sp, #80]
 1791              	.LVL234:
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             {
 1792              		.loc 1 234 13 is_stmt 1 view .LVU605
 1793              	.LBB152:
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             {
 1794              		.loc 1 234 18 view .LVU606
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             {
 1795              		.loc 1 234 22 is_stmt 0 view .LVU607
 1796 05ca 0023     		movs	r3, #0
 1797 05cc 1293     		str	r3, [sp, #72]
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             {
 1798              		.loc 1 234 13 view .LVU608
 1799 05ce C6E7     		b	.L5
 1800              	.LVL235:
 1801              	.L65:
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             {
 1802              		.loc 1 234 13 view .LVU609
 1803              	.LBE152:
 1804              	.LBE159:
 1805              	.LBE165:
ARM GAS  /tmp/ccgG0jZO.s 			page 66


 423:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****             }
 424:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         }
 425:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 426:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         /* Advance to the next batch */
 427:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         input += (input_x * input_y * input_ch);
 1806              		.loc 1 427 9 is_stmt 1 discriminator 2 view .LVU610
 1807              		.loc 1 427 27 is_stmt 0 discriminator 2 view .LVU611
 1808 05d0 179B     		ldr	r3, [sp, #92]
 1809              	.LVL236:
 1810              		.loc 1 427 27 discriminator 2 view .LVU612
 1811 05d2 169A     		ldr	r2, [sp, #88]
 1812 05d4 03FB02F3 		mul	r3, r3, r2
 1813              		.loc 1 427 37 discriminator 2 view .LVU613
 1814 05d8 0AFB03F3 		mul	r3, r10, r3
 1815              		.loc 1 427 15 discriminator 2 view .LVU614
 1816 05dc 2C9A     		ldr	r2, [sp, #176]
 1817 05de 02EB4303 		add	r3, r2, r3, lsl #1
 1818 05e2 2C93     		str	r3, [sp, #176]
 1819              	.LVL237:
 229:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     {
 1820              		.loc 1 229 52 is_stmt 1 discriminator 2 view .LVU615
 229:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     {
 1821              		.loc 1 229 59 is_stmt 0 discriminator 2 view .LVU616
 1822 05e4 1D9B     		ldr	r3, [sp, #116]
 1823              	.LVL238:
 229:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     {
 1824              		.loc 1 229 59 discriminator 2 view .LVU617
 1825 05e6 0133     		adds	r3, r3, #1
 1826 05e8 1D93     		str	r3, [sp, #116]
 1827              	.LVL239:
 1828              	.L4:
 229:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     {
 1829              		.loc 1 229 27 is_stmt 1 discriminator 1 view .LVU618
 229:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     {
 1830              		.loc 1 229 5 is_stmt 0 discriminator 1 view .LVU619
 1831 05ea 1D9B     		ldr	r3, [sp, #116]
 1832 05ec 1E9A     		ldr	r2, [sp, #120]
 1833 05ee 9342     		cmp	r3, r2
 1834 05f0 02DA     		bge	.L66
 1835              	.LBB166:
 231:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         {
 1836              		.loc 1 231 18 view .LVU620
 1837 05f2 0023     		movs	r3, #0
 1838 05f4 1C93     		str	r3, [sp, #112]
 1839 05f6 DCE7     		b	.L41
 1840              	.LVL240:
 1841              	.L66:
 231:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****         {
 1842              		.loc 1 231 18 view .LVU621
 1843              	.LBE166:
 1844              	.LBE173:
 428:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     }
 429:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     #endif
 430:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** #else
 431:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
 432:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     return arm_depthwise_conv_s16(ctx,
 433:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                   dw_conv_params,
ARM GAS  /tmp/ccgG0jZO.s 			page 67


 434:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                   quant_params,
 435:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                   input_dims,
 436:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                   input,
 437:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                   filter_dims,
 438:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                   kernel,
 439:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                   bias_dims,
 440:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                   bias,
 441:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                   output_dims,
 442:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****                                   output);
 443:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** #endif /* ARM_MATH_MVEI | ARM_MATH_DSP */
 444:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** 
 445:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     /* Return to application */
 446:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     return ARM_CMSIS_NN_SUCCESS;
 1845              		.loc 1 446 12 view .LVU622
 1846 05f8 0020     		movs	r0, #0
 1847              	.LVL241:
 1848              	.L2:
 447:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c **** }
 1849              		.loc 1 447 1 view .LVU623
 1850 05fa 23B0     		add	sp, sp, #140
 1851              	.LCFI2:
 1852              		.cfi_remember_state
 1853              		.cfi_def_cfa_offset 36
 1854              		@ sp needed
 1855 05fc BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1856              	.LVL242:
 1857              	.L42:
 1858              	.LCFI3:
 1859              		.cfi_restore_state
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     }
 1860              		.loc 1 69 16 view .LVU624
 1861 0600 4FF0FF30 		mov	r0, #-1
 1862              	.LVL243:
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     }
 1863              		.loc 1 69 16 view .LVU625
 1864 0604 F9E7     		b	.L2
 1865              	.LVL244:
 1866              	.L43:
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     }
 1867              		.loc 1 74 16 view .LVU626
 1868 0606 4FF0FF30 		mov	r0, #-1
 1869              	.LVL245:
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_depthwise_conv_fast_s16.c ****     }
 1870              		.loc 1 74 16 view .LVU627
 1871 060a F6E7     		b	.L2
 1872              	.L68:
 1873              		.align	2
 1874              	.L67:
 1875 060c FFFFFE7F 		.word	2147418111
 1876              		.cfi_endproc
 1877              	.LFE47:
 1879              		.text
 1880              	.Letext0:
 1881              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1882              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1883              		.file 6 "/usr/include/newlib/sys/_types.h"
 1884              		.file 7 "/usr/include/newlib/sys/reent.h"
ARM GAS  /tmp/ccgG0jZO.s 			page 68


 1885              		.file 8 "/usr/include/newlib/sys/lock.h"
 1886              		.file 9 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nn_types.h"
 1887              		.file 10 "<built-in>"
 1888              		.file 11 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnfunctions.h"
ARM GAS  /tmp/ccgG0jZO.s 			page 69


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_depthwise_conv_fast_s16.c
     /tmp/ccgG0jZO.s:18     .text.arm_depthwise_conv_fast_s16:0000000000000000 $t
     /tmp/ccgG0jZO.s:26     .text.arm_depthwise_conv_fast_s16:0000000000000000 arm_depthwise_conv_fast_s16
     /tmp/ccgG0jZO.s:1875   .text.arm_depthwise_conv_fast_s16:000000000000060c $d

UNDEFINED SYMBOLS
arm_depthwise_conv_fast_s16_get_buffer_size
memset
memcpy
