0.7
2020.2
May 22 2024
19:03:11
C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,,,,,,
C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/CNT_11.v,1731908420,verilog,,C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/CNT_31.v,,CNT_11,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl;../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/CNT_31.v,1731913081,verilog,,C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v,,CNT_542,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl;../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v,1736218002,verilog,,,,UART_RX_ctl,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl;../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/my_fsm.v,1736216547,verilog,,C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/reg9.v,,my_fsm,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl;../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/reg9.v,1731908383,verilog,,C:/FPGA_project/AXI_UART_RX/AXI_UART_RX.srcs/sources_1/imports/new/UART_RX_ctl.v,,reg9,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl;../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
