5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd always8.vcd -o always8.cdd -v always8.v
3 0 $root $root NA 0 0
3 0 main main always8.v 1 29
2 1 13 c0013 0 0 20010 0 0 48 16 1 5 14 10 14 10 11 11 10 11 5 11
2 2 13 80008 0 1 400 0 0 b
2 3 13 80013 0 37 6022 1 2
2 4 14 c0013 1 0 20008 0 0 48 16 2d04 3c05 6914 4b10 6914 4b10 5a11 5a11 4b10 5a11 3c05 5a11
2 5 14 80008 0 1 400 0 0 b
2 6 14 80013 1 37 600a 4 5
2 7 15 c0013 0 0 20010 0 0 48 16 5 5 14 10 14 10 11 11 10 11 5 11
2 8 15 80008 0 1 400 0 0 b
2 9 15 80013 0 37 6022 7 8
2 10 16 c0013 1 0 20008 0 0 48 16 4b10 3c05 6914 4b10 6914 4b10 5a11 5a11 4b10 5a11 3c05 5a11
2 11 16 80008 0 1 400 0 0 b
2 12 16 80013 1 37 600a 10 11
2 13 16 40004 1 32 8 0 0 D
2 14 12 80008 6 1 a 0 0 a
2 15 16 0 1 2d 2420a 13 14 1 2 1002
2 16 15 40004 1 32 8 0 0 C
2 17 15 0 1 2d 20206 16 14 1 2 102
2 18 14 40004 1 32 8 0 0 B
2 19 14 0 2 2d 2020e 18 14 1 2 1102
2 20 13 40004 1 32 4 0 0 A
2 21 13 0 2 2d 20106 20 14 1 2 102
2 22 11 90009 2 1 8 0 0 a
2 23 11 90009 0 2a 20000 0 0 1 2 2
2 24 11 90009 5 29 2100a 22 23 1 2 2
1 A 0 0 80000 32 1 0 0 0 0 0 0 0 0
1 B 0 0 80000 32 1 1 0 0 0 0 0 0 0
1 C 0 0 80000 32 1 4 0 0 0 0 0 0 0
1 D 0 0 80000 32 1 5 0 0 0 0 0 0 0
1 a 0 8 3000e 2 1 20a
1 b 1 9 83000e 49 1 24aa aa aa aa aa aa aa aa aa aa aa aa 2
4 12 24 24
4 15 12 24
4 9 24 24
4 17 9 15
4 6 24 24
4 19 6 17
4 3 24 24
4 21 3 19
4 24 21 0
