ARM GAS  C:\Users\user\AppData\Local\Temp\ccaJqkqx.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_timebase_tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_InitTick,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_InitTick
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_InitTick:
  25              	.LVL0:
  26              	.LFB65:
  27              		.file 1 "Core/Src/stm32f1xx_hal_timebase_tim.c"
   1:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
   3:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @file    stm32f1xx_hal_timebase_TIM.c
   5:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @attention
   8:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
   9:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
  12:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
  17:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  19:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  21:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal.h"
  23:Core/Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal_tim.h"
  24:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  25:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  26:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  27:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim1;
  30:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
  31:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
ARM GAS  C:\Users\user\AppData\Local\Temp\ccaJqkqx.s 			page 2


  32:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  33:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
  34:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM1 as a time base source.
  35:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated
  36:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         Tick interrupt priority.
  37:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  38:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  39:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  40:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval HAL status
  41:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  42:Core/Src/stm32f1xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  43:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
  28              		.loc 1 43 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 43 1 is_stmt 0 view .LVU1
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 40
  44:Core/Src/stm32f1xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  40              		.loc 1 44 3 is_stmt 1 view .LVU2
  45:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwTimclock = 0;
  41              		.loc 1 45 3 view .LVU3
  42              	.LVL1:
  46:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue = 0;
  43              		.loc 1 46 3 view .LVU4
  47:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  44              		.loc 1 47 3 view .LVU5
  48:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /*Configure the TIM1 IRQ priority */
  49:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
  45              		.loc 1 49 3 view .LVU6
  46 0004 0022     		movs	r2, #0
  47 0006 0146     		mov	r1, r0
  48 0008 1920     		movs	r0, #25
  49              	.LVL2:
  50              		.loc 1 49 3 is_stmt 0 view .LVU7
  51 000a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  52              	.LVL3:
  50:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  51:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable the TIM1 global Interrupt */
  52:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
  53              		.loc 1 52 3 is_stmt 1 view .LVU8
  54 000e 1920     		movs	r0, #25
  55 0010 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  56              	.LVL4:
  53:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  54:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM1 clock */
  55:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_RCC_TIM1_CLK_ENABLE();
  57              		.loc 1 55 3 view .LVU9
  58              	.LBB2:
  59              		.loc 1 55 3 view .LVU10
  60              		.loc 1 55 3 view .LVU11
ARM GAS  C:\Users\user\AppData\Local\Temp\ccaJqkqx.s 			page 3


  61 0014 144B     		ldr	r3, .L6
  62 0016 9A69     		ldr	r2, [r3, #24]
  63 0018 42F40062 		orr	r2, r2, #2048
  64 001c 9A61     		str	r2, [r3, #24]
  65              		.loc 1 55 3 view .LVU12
  66 001e 9B69     		ldr	r3, [r3, #24]
  67 0020 03F40063 		and	r3, r3, #2048
  68 0024 0193     		str	r3, [sp, #4]
  69              		.loc 1 55 3 view .LVU13
  70 0026 019B     		ldr	r3, [sp, #4]
  71              	.LBE2:
  56:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  57:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Get clock configuration */
  58:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  72              		.loc 1 58 3 view .LVU14
  73 0028 02A9     		add	r1, sp, #8
  74 002a 03A8     		add	r0, sp, #12
  75 002c FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  76              	.LVL5:
  59:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  60:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute TIM1 clock */
  61:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uwTimclock = HAL_RCC_GetPCLK2Freq();
  77              		.loc 1 61 3 view .LVU15
  78              		.loc 1 61 16 is_stmt 0 view .LVU16
  79 0030 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
  80              	.LVL6:
  62:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  63:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
  81              		.loc 1 63 3 is_stmt 1 view .LVU17
  82              		.loc 1 63 46 is_stmt 0 view .LVU18
  83 0034 0D4B     		ldr	r3, .L6+4
  84 0036 A3FB0023 		umull	r2, r3, r3, r0
  85 003a 9B0C     		lsrs	r3, r3, #18
  86              		.loc 1 63 20 view .LVU19
  87 003c 013B     		subs	r3, r3, #1
  88              	.LVL7:
  64:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  65:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIM1 */
  66:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Instance = TIM1;
  89              		.loc 1 66 3 is_stmt 1 view .LVU20
  90              		.loc 1 66 18 is_stmt 0 view .LVU21
  91 003e 0C48     		ldr	r0, .L6+8
  92              	.LVL8:
  93              		.loc 1 66 18 view .LVU22
  94 0040 0C4A     		ldr	r2, .L6+12
  95 0042 0260     		str	r2, [r0]
  67:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  68:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  69:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  70:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  71:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + ClockDivision = 0
  72:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Counter direction = Up
  73:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  74:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.Period = (1000000U / 1000U) - 1U;
  96              		.loc 1 74 3 is_stmt 1 view .LVU23
  97              		.loc 1 74 21 is_stmt 0 view .LVU24
  98 0044 40F2E732 		movw	r2, #999
ARM GAS  C:\Users\user\AppData\Local\Temp\ccaJqkqx.s 			page 4


  99 0048 C260     		str	r2, [r0, #12]
  75:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.Prescaler = uwPrescalerValue;
 100              		.loc 1 75 3 is_stmt 1 view .LVU25
 101              		.loc 1 75 24 is_stmt 0 view .LVU26
 102 004a 4360     		str	r3, [r0, #4]
  76:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.ClockDivision = 0;
 103              		.loc 1 76 3 is_stmt 1 view .LVU27
 104              		.loc 1 76 28 is_stmt 0 view .LVU28
 105 004c 0023     		movs	r3, #0
 106              	.LVL9:
 107              		.loc 1 76 28 view .LVU29
 108 004e 0361     		str	r3, [r0, #16]
  77:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 109              		.loc 1 77 3 is_stmt 1 view .LVU30
 110              		.loc 1 77 26 is_stmt 0 view .LVU31
 111 0050 8360     		str	r3, [r0, #8]
  78:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  79:Core/Src/stm32f1xx_hal_timebase_tim.c ****   if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 112              		.loc 1 79 3 is_stmt 1 view .LVU32
 113              		.loc 1 79 6 is_stmt 0 view .LVU33
 114 0052 FFF7FEFF 		bl	HAL_TIM_Base_Init
 115              	.LVL10:
 116              		.loc 1 79 5 view .LVU34
 117 0056 18B1     		cbz	r0, .L5
  80:Core/Src/stm32f1xx_hal_timebase_tim.c ****   {
  81:Core/Src/stm32f1xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  82:Core/Src/stm32f1xx_hal_timebase_tim.c ****     return HAL_TIM_Base_Start_IT(&htim1);
  83:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
  84:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  85:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Return function status */
  86:Core/Src/stm32f1xx_hal_timebase_tim.c ****   return HAL_ERROR;
 118              		.loc 1 86 10 view .LVU35
 119 0058 0120     		movs	r0, #1
 120              	.L2:
  87:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 121              		.loc 1 87 1 view .LVU36
 122 005a 09B0     		add	sp, sp, #36
 123              	.LCFI2:
 124              		.cfi_remember_state
 125              		.cfi_def_cfa_offset 4
 126              		@ sp needed
 127 005c 5DF804FB 		ldr	pc, [sp], #4
 128              	.L5:
 129              	.LCFI3:
 130              		.cfi_restore_state
  82:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
 131              		.loc 1 82 5 is_stmt 1 view .LVU37
  82:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
 132              		.loc 1 82 12 is_stmt 0 view .LVU38
 133 0060 0348     		ldr	r0, .L6+8
 134 0062 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 135              	.LVL11:
 136 0066 F8E7     		b	.L2
 137              	.L7:
 138              		.align	2
 139              	.L6:
 140 0068 00100240 		.word	1073876992
ARM GAS  C:\Users\user\AppData\Local\Temp\ccaJqkqx.s 			page 5


 141 006c 83DE1B43 		.word	1125899907
 142 0070 00000000 		.word	htim1
 143 0074 002C0140 		.word	1073818624
 144              		.cfi_endproc
 145              	.LFE65:
 147              		.section	.text.HAL_SuspendTick,"ax",%progbits
 148              		.align	1
 149              		.global	HAL_SuspendTick
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 153              		.fpu softvfp
 155              	HAL_SuspendTick:
 156              	.LFB66:
  88:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  89:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
  90:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
  91:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM1 update interrupt.
  92:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
  93:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
  94:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  95:Core/Src/stm32f1xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
  96:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
 157              		.loc 1 96 1 is_stmt 1 view -0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		@ link register save eliminated.
  97:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Disable TIM1 update Interrupt */
  98:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_UPDATE);
 162              		.loc 1 98 3 view .LVU40
 163 0000 034B     		ldr	r3, .L9
 164 0002 1A68     		ldr	r2, [r3]
 165 0004 D368     		ldr	r3, [r2, #12]
 166 0006 23F00103 		bic	r3, r3, #1
 167 000a D360     		str	r3, [r2, #12]
  99:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 168              		.loc 1 99 1 is_stmt 0 view .LVU41
 169 000c 7047     		bx	lr
 170              	.L10:
 171 000e 00BF     		.align	2
 172              	.L9:
 173 0010 00000000 		.word	htim1
 174              		.cfi_endproc
 175              	.LFE66:
 177              		.section	.text.HAL_ResumeTick,"ax",%progbits
 178              		.align	1
 179              		.global	HAL_ResumeTick
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 183              		.fpu softvfp
 185              	HAL_ResumeTick:
 186              	.LFB67:
 100:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
 101:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
 102:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
ARM GAS  C:\Users\user\AppData\Local\Temp\ccaJqkqx.s 			page 6


 103:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM1 update interrupt.
 104:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
 105:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
 106:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
 107:Core/Src/stm32f1xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 108:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
 187              		.loc 1 108 1 is_stmt 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		@ link register save eliminated.
 109:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM1 Update interrupt */
 110:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_UPDATE);
 192              		.loc 1 110 3 view .LVU43
 193 0000 034B     		ldr	r3, .L12
 194 0002 1A68     		ldr	r2, [r3]
 195 0004 D368     		ldr	r3, [r2, #12]
 196 0006 43F00103 		orr	r3, r3, #1
 197 000a D360     		str	r3, [r2, #12]
 111:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 198              		.loc 1 111 1 is_stmt 0 view .LVU44
 199 000c 7047     		bx	lr
 200              	.L13:
 201 000e 00BF     		.align	2
 202              	.L12:
 203 0010 00000000 		.word	htim1
 204              		.cfi_endproc
 205              	.LFE67:
 207              		.comm	htim1,72,4
 208              		.text
 209              	.Letext0:
 210              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\arm-none-eabi\\include
 211              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\arm-none-eabi\\include
 212              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 213              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 214              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 215              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 216              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 217              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 218              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 219              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 220              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\user\AppData\Local\Temp\ccaJqkqx.s 			page 7


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_timebase_tim.c
C:\Users\user\AppData\Local\Temp\ccaJqkqx.s:16     .text.HAL_InitTick:00000000 $t
C:\Users\user\AppData\Local\Temp\ccaJqkqx.s:24     .text.HAL_InitTick:00000000 HAL_InitTick
C:\Users\user\AppData\Local\Temp\ccaJqkqx.s:140    .text.HAL_InitTick:00000068 $d
                            *COM*:00000048 htim1
C:\Users\user\AppData\Local\Temp\ccaJqkqx.s:148    .text.HAL_SuspendTick:00000000 $t
C:\Users\user\AppData\Local\Temp\ccaJqkqx.s:155    .text.HAL_SuspendTick:00000000 HAL_SuspendTick
C:\Users\user\AppData\Local\Temp\ccaJqkqx.s:173    .text.HAL_SuspendTick:00000010 $d
C:\Users\user\AppData\Local\Temp\ccaJqkqx.s:178    .text.HAL_ResumeTick:00000000 $t
C:\Users\user\AppData\Local\Temp\ccaJqkqx.s:185    .text.HAL_ResumeTick:00000000 HAL_ResumeTick
C:\Users\user\AppData\Local\Temp\ccaJqkqx.s:203    .text.HAL_ResumeTick:00000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK2Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
