timestamp=1580965145426

[~A]
C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v=0*3967*12143
LastVerilogToplevel=axis_clock_converter_v1_1_21_axis_clock_converter
ModifyID=1
Version=74

[$root]
A/$root=22|||1*0
BinI32/$root=3*0
SLP=3*104
Version=10.5.217.6767 (Windows)|00000053789cd3cecc4b4ec92cd276b68a092d4e2d2a8ec9294d4e2c8e71c94f2ecd4dcd2b298e492b484f8cc9494c328af10112f1896925a945402e9807168f378e378cd14baec8d1cb2cd0079a9603000f081e5a|c73a565f2ade592f8ac1c68f484c921685111e28aa8aca09f6a91388a5b15ff3

[axis_clock_converter_v1_1_21_axis_clock_converter]
A/axis_clock_converter_v1_1_21_axis_clock_converter=22|./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v|925|1*34319
BinI32/axis_clock_converter_v1_1_21_axis_clock_converter=3*26545
R=./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v|925
SLP=3*38354
Version=10.5.217.6767 (Windows)|00000053789cd3cecc4b4ec92cd276b68a092d4e2d2a8ec9294d4e2c8e71c94f2ecd4dcd2b298e492b484f8cc9494c328af10112f1896925a945402e9807168f378e378cd14baec8d1cb2cd0079a9603000f081e5a|3ce188b41576a766fcd5368390126772f0445875dea2e94ea1d24d8da0f8c7f353e386afea8c7e0f1c268e81bff83234418dd748d5ce7f92c3be3c7745808fff

[axis_clock_converter_v1_1_21_axisc_async_clock_converter]
A/axis_clock_converter_v1_1_21_axisc_async_clock_converter=22|./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v|341|1*8810
BinI32/axis_clock_converter_v1_1_21_axisc_async_clock_converter=3*8487
R=./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v|341
SLP=3*16529
Version=10.5.217.6767 (Windows)|00000053789cd3cecc4b4ec92cd276b68a092d4e2d2a8ec9294d4e2c8e71c94f2ecd4dcd2b298e492b484f8cc9494c328af10112f1896925a945402e9807168f378e378cd14baec8d1cb2cd0079a9603000f081e5a|3ce188b41576a766fcd5368390126772f0445875dea2e94ea1d24d8da0f8c7f3e3a31ea5e80915def75eb50bfaaaec6bb4470a4173a9ccfce999ce8608f2fc7b6adc8d4b3325d79e31c9d2066a17e5b0

[axis_clock_converter_v1_1_21_axisc_sample_cycle_ratio]
A/axis_clock_converter_v1_1_21_axisc_sample_cycle_ratio=22|./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v|774|1*30236
BinI32/axis_clock_converter_v1_1_21_axisc_sample_cycle_ratio=3*23193
R=./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v|774
SLP=3*25662
Version=10.5.217.6767 (Windows)|00000053789cd3cecc4b4ec92cd276b68a092d4e2d2a8ec9294d4e2c8e71c94f2ecd4dcd2b298e492b484f8cc9494c328af10112f1896925a945402e9807168f378e378cd14baec8d1cb2cd0079a9603000f081e5a|3ce188b41576a766fcd5368390126772f0445875dea2e94ea1d24d8da0f8c7f3f41531afaec94be3b6f576b893368258f2500ae58c0f438222f3defb2152d3031ca7926ce522c11cc5dde124feb0fdec

[axis_clock_converter_v1_1_21_axisc_sync_clock_converter]
A/axis_clock_converter_v1_1_21_axisc_sync_clock_converter=22|./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v|63|1*390
BinI32/axis_clock_converter_v1_1_21_axisc_sync_clock_converter=3*172
R=./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v|63
SLP=3*6120
Version=10.5.217.6767 (Windows)|00000053789cd3cecc4b4ec92cd276b68a092d4e2d2a8ec9294d4e2c8e71c94f2ecd4dcd2b298e492b484f8cc9494c328af10112f1896925a945402e9807168f378e378cd14baec8d1cb2cd0079a9603000f081e5a|3ce188b41576a766fcd5368390126772f0445875dea2e94ea1d24d8da0f8c7f3d8da0a4d7aa4d5d1ce96b671a48ab42b26527262ddaa47cb266f3a3c4d9b973a09c51909ea78dda9e86720bb2df8de19

[~MFT]
0=7|0axis_clock_converter_v1_1_21.mgf|12143|0
1=5|1axis_clock_converter_v1_1_21.mgf|34319|0
3=10|3axis_clock_converter_v1_1_21.mgf|38354|0

[~U]
$root=12|0*0|
axis_clock_converter_v1_1_21_axis_clock_converter=12|0*2349||0x10
axis_clock_converter_v1_1_21_axisc_async_clock_converter=12|0*796|
axis_clock_converter_v1_1_21_axisc_sample_cycle_ratio=12|0*1988|
axis_clock_converter_v1_1_21_axisc_sync_clock_converter=12|0*294|
