
LoRaWAN_End_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00021a80  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000114c  08021bc0  08021bc0  00031bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000030  08022d0c  08022d0c  00032d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000000d8  08022d3c  08022d3c  00032d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022e14  08022e14  00040230  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08022e14  08022e14  00032e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08022e1c  08022e1c  00032e1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000230  20000000  08022e20  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c58  20000230  08023050  00040230  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  20001e88  08023050  00041e88  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00040230  2**0
                  CONTENTS, READONLY
 12 .debug_info   0008bfcc  00000000  00000000  0004025a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000d0f8  00000000  00000000  000cc226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00004210  00000000  00000000  000d9320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00003d90  00000000  00000000  000dd530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032cb9  00000000  00000000  000e12c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0004a999  00000000  00000000  00113f79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8a28  00000000  00000000  0015e912  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0025733a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00011d64  00000000  00000000  00257390  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000230 	.word	0x20000230
 800015c:	00000000 	.word	0x00000000
 8000160:	08021ba8 	.word	0x08021ba8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000234 	.word	0x20000234
 800017c:	08021ba8 	.word	0x08021ba8

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__gedf2>:
 80005a8:	f04f 3cff 	mov.w	ip, #4294967295
 80005ac:	e006      	b.n	80005bc <__cmpdf2+0x4>
 80005ae:	bf00      	nop

080005b0 <__ledf2>:
 80005b0:	f04f 0c01 	mov.w	ip, #1
 80005b4:	e002      	b.n	80005bc <__cmpdf2+0x4>
 80005b6:	bf00      	nop

080005b8 <__cmpdf2>:
 80005b8:	f04f 0c01 	mov.w	ip, #1
 80005bc:	f84d cd04 	str.w	ip, [sp, #-4]!
 80005c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005c8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005cc:	bf18      	it	ne
 80005ce:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80005d2:	d01b      	beq.n	800060c <__cmpdf2+0x54>
 80005d4:	b001      	add	sp, #4
 80005d6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80005da:	bf0c      	ite	eq
 80005dc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80005e0:	ea91 0f03 	teqne	r1, r3
 80005e4:	bf02      	ittt	eq
 80005e6:	ea90 0f02 	teqeq	r0, r2
 80005ea:	2000      	moveq	r0, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	f110 0f00 	cmn.w	r0, #0
 80005f2:	ea91 0f03 	teq	r1, r3
 80005f6:	bf58      	it	pl
 80005f8:	4299      	cmppl	r1, r3
 80005fa:	bf08      	it	eq
 80005fc:	4290      	cmpeq	r0, r2
 80005fe:	bf2c      	ite	cs
 8000600:	17d8      	asrcs	r0, r3, #31
 8000602:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000606:	f040 0001 	orr.w	r0, r0, #1
 800060a:	4770      	bx	lr
 800060c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000610:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000614:	d102      	bne.n	800061c <__cmpdf2+0x64>
 8000616:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800061a:	d107      	bne.n	800062c <__cmpdf2+0x74>
 800061c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000620:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000624:	d1d6      	bne.n	80005d4 <__cmpdf2+0x1c>
 8000626:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800062a:	d0d3      	beq.n	80005d4 <__cmpdf2+0x1c>
 800062c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop

08000634 <__aeabi_cdrcmple>:
 8000634:	4684      	mov	ip, r0
 8000636:	4610      	mov	r0, r2
 8000638:	4662      	mov	r2, ip
 800063a:	468c      	mov	ip, r1
 800063c:	4619      	mov	r1, r3
 800063e:	4663      	mov	r3, ip
 8000640:	e000      	b.n	8000644 <__aeabi_cdcmpeq>
 8000642:	bf00      	nop

08000644 <__aeabi_cdcmpeq>:
 8000644:	b501      	push	{r0, lr}
 8000646:	f7ff ffb7 	bl	80005b8 <__cmpdf2>
 800064a:	2800      	cmp	r0, #0
 800064c:	bf48      	it	mi
 800064e:	f110 0f00 	cmnmi.w	r0, #0
 8000652:	bd01      	pop	{r0, pc}

08000654 <__aeabi_dcmpeq>:
 8000654:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000658:	f7ff fff4 	bl	8000644 <__aeabi_cdcmpeq>
 800065c:	bf0c      	ite	eq
 800065e:	2001      	moveq	r0, #1
 8000660:	2000      	movne	r0, #0
 8000662:	f85d fb08 	ldr.w	pc, [sp], #8
 8000666:	bf00      	nop

08000668 <__aeabi_dcmplt>:
 8000668:	f84d ed08 	str.w	lr, [sp, #-8]!
 800066c:	f7ff ffea 	bl	8000644 <__aeabi_cdcmpeq>
 8000670:	bf34      	ite	cc
 8000672:	2001      	movcc	r0, #1
 8000674:	2000      	movcs	r0, #0
 8000676:	f85d fb08 	ldr.w	pc, [sp], #8
 800067a:	bf00      	nop

0800067c <__aeabi_dcmple>:
 800067c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000680:	f7ff ffe0 	bl	8000644 <__aeabi_cdcmpeq>
 8000684:	bf94      	ite	ls
 8000686:	2001      	movls	r0, #1
 8000688:	2000      	movhi	r0, #0
 800068a:	f85d fb08 	ldr.w	pc, [sp], #8
 800068e:	bf00      	nop

08000690 <__aeabi_dcmpge>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff ffce 	bl	8000634 <__aeabi_cdrcmple>
 8000698:	bf94      	ite	ls
 800069a:	2001      	movls	r0, #1
 800069c:	2000      	movhi	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_dcmpgt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffc4 	bl	8000634 <__aeabi_cdrcmple>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_d2iz>:
 80006b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80006bc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80006c0:	d215      	bcs.n	80006ee <__aeabi_d2iz+0x36>
 80006c2:	d511      	bpl.n	80006e8 <__aeabi_d2iz+0x30>
 80006c4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80006c8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80006cc:	d912      	bls.n	80006f4 <__aeabi_d2iz+0x3c>
 80006ce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80006d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80006d6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80006da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006de:	fa23 f002 	lsr.w	r0, r3, r2
 80006e2:	bf18      	it	ne
 80006e4:	4240      	negne	r0, r0
 80006e6:	4770      	bx	lr
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	4770      	bx	lr
 80006ee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80006f2:	d105      	bne.n	8000700 <__aeabi_d2iz+0x48>
 80006f4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80006f8:	bf08      	it	eq
 80006fa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80006fe:	4770      	bx	lr
 8000700:	f04f 0000 	mov.w	r0, #0
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop

08000708 <__aeabi_frsub>:
 8000708:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800070c:	e002      	b.n	8000714 <__addsf3>
 800070e:	bf00      	nop

08000710 <__aeabi_fsub>:
 8000710:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000714 <__addsf3>:
 8000714:	0042      	lsls	r2, r0, #1
 8000716:	bf1f      	itttt	ne
 8000718:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800071c:	ea92 0f03 	teqne	r2, r3
 8000720:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000724:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000728:	d06a      	beq.n	8000800 <__addsf3+0xec>
 800072a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800072e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000732:	bfc1      	itttt	gt
 8000734:	18d2      	addgt	r2, r2, r3
 8000736:	4041      	eorgt	r1, r0
 8000738:	4048      	eorgt	r0, r1
 800073a:	4041      	eorgt	r1, r0
 800073c:	bfb8      	it	lt
 800073e:	425b      	neglt	r3, r3
 8000740:	2b19      	cmp	r3, #25
 8000742:	bf88      	it	hi
 8000744:	4770      	bxhi	lr
 8000746:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800074a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800074e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000752:	bf18      	it	ne
 8000754:	4240      	negne	r0, r0
 8000756:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800075a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800075e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000762:	bf18      	it	ne
 8000764:	4249      	negne	r1, r1
 8000766:	ea92 0f03 	teq	r2, r3
 800076a:	d03f      	beq.n	80007ec <__addsf3+0xd8>
 800076c:	f1a2 0201 	sub.w	r2, r2, #1
 8000770:	fa41 fc03 	asr.w	ip, r1, r3
 8000774:	eb10 000c 	adds.w	r0, r0, ip
 8000778:	f1c3 0320 	rsb	r3, r3, #32
 800077c:	fa01 f103 	lsl.w	r1, r1, r3
 8000780:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000784:	d502      	bpl.n	800078c <__addsf3+0x78>
 8000786:	4249      	negs	r1, r1
 8000788:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800078c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000790:	d313      	bcc.n	80007ba <__addsf3+0xa6>
 8000792:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000796:	d306      	bcc.n	80007a6 <__addsf3+0x92>
 8000798:	0840      	lsrs	r0, r0, #1
 800079a:	ea4f 0131 	mov.w	r1, r1, rrx
 800079e:	f102 0201 	add.w	r2, r2, #1
 80007a2:	2afe      	cmp	r2, #254	; 0xfe
 80007a4:	d251      	bcs.n	800084a <__addsf3+0x136>
 80007a6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80007aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80007ae:	bf08      	it	eq
 80007b0:	f020 0001 	biceq.w	r0, r0, #1
 80007b4:	ea40 0003 	orr.w	r0, r0, r3
 80007b8:	4770      	bx	lr
 80007ba:	0049      	lsls	r1, r1, #1
 80007bc:	eb40 0000 	adc.w	r0, r0, r0
 80007c0:	3a01      	subs	r2, #1
 80007c2:	bf28      	it	cs
 80007c4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80007c8:	d2ed      	bcs.n	80007a6 <__addsf3+0x92>
 80007ca:	fab0 fc80 	clz	ip, r0
 80007ce:	f1ac 0c08 	sub.w	ip, ip, #8
 80007d2:	ebb2 020c 	subs.w	r2, r2, ip
 80007d6:	fa00 f00c 	lsl.w	r0, r0, ip
 80007da:	bfaa      	itet	ge
 80007dc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80007e0:	4252      	neglt	r2, r2
 80007e2:	4318      	orrge	r0, r3
 80007e4:	bfbc      	itt	lt
 80007e6:	40d0      	lsrlt	r0, r2
 80007e8:	4318      	orrlt	r0, r3
 80007ea:	4770      	bx	lr
 80007ec:	f092 0f00 	teq	r2, #0
 80007f0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80007f4:	bf06      	itte	eq
 80007f6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80007fa:	3201      	addeq	r2, #1
 80007fc:	3b01      	subne	r3, #1
 80007fe:	e7b5      	b.n	800076c <__addsf3+0x58>
 8000800:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000804:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000808:	bf18      	it	ne
 800080a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800080e:	d021      	beq.n	8000854 <__addsf3+0x140>
 8000810:	ea92 0f03 	teq	r2, r3
 8000814:	d004      	beq.n	8000820 <__addsf3+0x10c>
 8000816:	f092 0f00 	teq	r2, #0
 800081a:	bf08      	it	eq
 800081c:	4608      	moveq	r0, r1
 800081e:	4770      	bx	lr
 8000820:	ea90 0f01 	teq	r0, r1
 8000824:	bf1c      	itt	ne
 8000826:	2000      	movne	r0, #0
 8000828:	4770      	bxne	lr
 800082a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800082e:	d104      	bne.n	800083a <__addsf3+0x126>
 8000830:	0040      	lsls	r0, r0, #1
 8000832:	bf28      	it	cs
 8000834:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000838:	4770      	bx	lr
 800083a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800083e:	bf3c      	itt	cc
 8000840:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000844:	4770      	bxcc	lr
 8000846:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800084a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800084e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000852:	4770      	bx	lr
 8000854:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000858:	bf16      	itet	ne
 800085a:	4608      	movne	r0, r1
 800085c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000860:	4601      	movne	r1, r0
 8000862:	0242      	lsls	r2, r0, #9
 8000864:	bf06      	itte	eq
 8000866:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800086a:	ea90 0f01 	teqeq	r0, r1
 800086e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000872:	4770      	bx	lr

08000874 <__aeabi_ui2f>:
 8000874:	f04f 0300 	mov.w	r3, #0
 8000878:	e004      	b.n	8000884 <__aeabi_i2f+0x8>
 800087a:	bf00      	nop

0800087c <__aeabi_i2f>:
 800087c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000880:	bf48      	it	mi
 8000882:	4240      	negmi	r0, r0
 8000884:	ea5f 0c00 	movs.w	ip, r0
 8000888:	bf08      	it	eq
 800088a:	4770      	bxeq	lr
 800088c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000890:	4601      	mov	r1, r0
 8000892:	f04f 0000 	mov.w	r0, #0
 8000896:	e01c      	b.n	80008d2 <__aeabi_l2f+0x2a>

08000898 <__aeabi_ul2f>:
 8000898:	ea50 0201 	orrs.w	r2, r0, r1
 800089c:	bf08      	it	eq
 800089e:	4770      	bxeq	lr
 80008a0:	f04f 0300 	mov.w	r3, #0
 80008a4:	e00a      	b.n	80008bc <__aeabi_l2f+0x14>
 80008a6:	bf00      	nop

080008a8 <__aeabi_l2f>:
 80008a8:	ea50 0201 	orrs.w	r2, r0, r1
 80008ac:	bf08      	it	eq
 80008ae:	4770      	bxeq	lr
 80008b0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80008b4:	d502      	bpl.n	80008bc <__aeabi_l2f+0x14>
 80008b6:	4240      	negs	r0, r0
 80008b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008bc:	ea5f 0c01 	movs.w	ip, r1
 80008c0:	bf02      	ittt	eq
 80008c2:	4684      	moveq	ip, r0
 80008c4:	4601      	moveq	r1, r0
 80008c6:	2000      	moveq	r0, #0
 80008c8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80008cc:	bf08      	it	eq
 80008ce:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80008d2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80008d6:	fabc f28c 	clz	r2, ip
 80008da:	3a08      	subs	r2, #8
 80008dc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80008e0:	db10      	blt.n	8000904 <__aeabi_l2f+0x5c>
 80008e2:	fa01 fc02 	lsl.w	ip, r1, r2
 80008e6:	4463      	add	r3, ip
 80008e8:	fa00 fc02 	lsl.w	ip, r0, r2
 80008ec:	f1c2 0220 	rsb	r2, r2, #32
 80008f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80008f4:	fa20 f202 	lsr.w	r2, r0, r2
 80008f8:	eb43 0002 	adc.w	r0, r3, r2
 80008fc:	bf08      	it	eq
 80008fe:	f020 0001 	biceq.w	r0, r0, #1
 8000902:	4770      	bx	lr
 8000904:	f102 0220 	add.w	r2, r2, #32
 8000908:	fa01 fc02 	lsl.w	ip, r1, r2
 800090c:	f1c2 0220 	rsb	r2, r2, #32
 8000910:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000914:	fa21 f202 	lsr.w	r2, r1, r2
 8000918:	eb43 0002 	adc.w	r0, r3, r2
 800091c:	bf08      	it	eq
 800091e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000922:	4770      	bx	lr

08000924 <__aeabi_fmul>:
 8000924:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000928:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800092c:	bf1e      	ittt	ne
 800092e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000932:	ea92 0f0c 	teqne	r2, ip
 8000936:	ea93 0f0c 	teqne	r3, ip
 800093a:	d06f      	beq.n	8000a1c <__aeabi_fmul+0xf8>
 800093c:	441a      	add	r2, r3
 800093e:	ea80 0c01 	eor.w	ip, r0, r1
 8000942:	0240      	lsls	r0, r0, #9
 8000944:	bf18      	it	ne
 8000946:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800094a:	d01e      	beq.n	800098a <__aeabi_fmul+0x66>
 800094c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000950:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000954:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000958:	fba0 3101 	umull	r3, r1, r0, r1
 800095c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000960:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000964:	bf3e      	ittt	cc
 8000966:	0049      	lslcc	r1, r1, #1
 8000968:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800096c:	005b      	lslcc	r3, r3, #1
 800096e:	ea40 0001 	orr.w	r0, r0, r1
 8000972:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000976:	2afd      	cmp	r2, #253	; 0xfd
 8000978:	d81d      	bhi.n	80009b6 <__aeabi_fmul+0x92>
 800097a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800097e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000982:	bf08      	it	eq
 8000984:	f020 0001 	biceq.w	r0, r0, #1
 8000988:	4770      	bx	lr
 800098a:	f090 0f00 	teq	r0, #0
 800098e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000992:	bf08      	it	eq
 8000994:	0249      	lsleq	r1, r1, #9
 8000996:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800099a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800099e:	3a7f      	subs	r2, #127	; 0x7f
 80009a0:	bfc2      	ittt	gt
 80009a2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80009a6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80009aa:	4770      	bxgt	lr
 80009ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009b0:	f04f 0300 	mov.w	r3, #0
 80009b4:	3a01      	subs	r2, #1
 80009b6:	dc5d      	bgt.n	8000a74 <__aeabi_fmul+0x150>
 80009b8:	f112 0f19 	cmn.w	r2, #25
 80009bc:	bfdc      	itt	le
 80009be:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80009c2:	4770      	bxle	lr
 80009c4:	f1c2 0200 	rsb	r2, r2, #0
 80009c8:	0041      	lsls	r1, r0, #1
 80009ca:	fa21 f102 	lsr.w	r1, r1, r2
 80009ce:	f1c2 0220 	rsb	r2, r2, #32
 80009d2:	fa00 fc02 	lsl.w	ip, r0, r2
 80009d6:	ea5f 0031 	movs.w	r0, r1, rrx
 80009da:	f140 0000 	adc.w	r0, r0, #0
 80009de:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80009e2:	bf08      	it	eq
 80009e4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80009e8:	4770      	bx	lr
 80009ea:	f092 0f00 	teq	r2, #0
 80009ee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80009f2:	bf02      	ittt	eq
 80009f4:	0040      	lsleq	r0, r0, #1
 80009f6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80009fa:	3a01      	subeq	r2, #1
 80009fc:	d0f9      	beq.n	80009f2 <__aeabi_fmul+0xce>
 80009fe:	ea40 000c 	orr.w	r0, r0, ip
 8000a02:	f093 0f00 	teq	r3, #0
 8000a06:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a0a:	bf02      	ittt	eq
 8000a0c:	0049      	lsleq	r1, r1, #1
 8000a0e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000a12:	3b01      	subeq	r3, #1
 8000a14:	d0f9      	beq.n	8000a0a <__aeabi_fmul+0xe6>
 8000a16:	ea41 010c 	orr.w	r1, r1, ip
 8000a1a:	e78f      	b.n	800093c <__aeabi_fmul+0x18>
 8000a1c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a20:	ea92 0f0c 	teq	r2, ip
 8000a24:	bf18      	it	ne
 8000a26:	ea93 0f0c 	teqne	r3, ip
 8000a2a:	d00a      	beq.n	8000a42 <__aeabi_fmul+0x11e>
 8000a2c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000a30:	bf18      	it	ne
 8000a32:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000a36:	d1d8      	bne.n	80009ea <__aeabi_fmul+0xc6>
 8000a38:	ea80 0001 	eor.w	r0, r0, r1
 8000a3c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000a40:	4770      	bx	lr
 8000a42:	f090 0f00 	teq	r0, #0
 8000a46:	bf17      	itett	ne
 8000a48:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000a4c:	4608      	moveq	r0, r1
 8000a4e:	f091 0f00 	teqne	r1, #0
 8000a52:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000a56:	d014      	beq.n	8000a82 <__aeabi_fmul+0x15e>
 8000a58:	ea92 0f0c 	teq	r2, ip
 8000a5c:	d101      	bne.n	8000a62 <__aeabi_fmul+0x13e>
 8000a5e:	0242      	lsls	r2, r0, #9
 8000a60:	d10f      	bne.n	8000a82 <__aeabi_fmul+0x15e>
 8000a62:	ea93 0f0c 	teq	r3, ip
 8000a66:	d103      	bne.n	8000a70 <__aeabi_fmul+0x14c>
 8000a68:	024b      	lsls	r3, r1, #9
 8000a6a:	bf18      	it	ne
 8000a6c:	4608      	movne	r0, r1
 8000a6e:	d108      	bne.n	8000a82 <__aeabi_fmul+0x15e>
 8000a70:	ea80 0001 	eor.w	r0, r0, r1
 8000a74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000a78:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a80:	4770      	bx	lr
 8000a82:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a86:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_fdiv>:
 8000a8c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a90:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000a94:	bf1e      	ittt	ne
 8000a96:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000a9a:	ea92 0f0c 	teqne	r2, ip
 8000a9e:	ea93 0f0c 	teqne	r3, ip
 8000aa2:	d069      	beq.n	8000b78 <__aeabi_fdiv+0xec>
 8000aa4:	eba2 0203 	sub.w	r2, r2, r3
 8000aa8:	ea80 0c01 	eor.w	ip, r0, r1
 8000aac:	0249      	lsls	r1, r1, #9
 8000aae:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ab2:	d037      	beq.n	8000b24 <__aeabi_fdiv+0x98>
 8000ab4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ab8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000abc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ac0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ac4:	428b      	cmp	r3, r1
 8000ac6:	bf38      	it	cc
 8000ac8:	005b      	lslcc	r3, r3, #1
 8000aca:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ace:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ad2:	428b      	cmp	r3, r1
 8000ad4:	bf24      	itt	cs
 8000ad6:	1a5b      	subcs	r3, r3, r1
 8000ad8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000adc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ae0:	bf24      	itt	cs
 8000ae2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ae6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000aea:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000aee:	bf24      	itt	cs
 8000af0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000af4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000af8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000afc:	bf24      	itt	cs
 8000afe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000b02:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b06:	011b      	lsls	r3, r3, #4
 8000b08:	bf18      	it	ne
 8000b0a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000b0e:	d1e0      	bne.n	8000ad2 <__aeabi_fdiv+0x46>
 8000b10:	2afd      	cmp	r2, #253	; 0xfd
 8000b12:	f63f af50 	bhi.w	80009b6 <__aeabi_fmul+0x92>
 8000b16:	428b      	cmp	r3, r1
 8000b18:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b1c:	bf08      	it	eq
 8000b1e:	f020 0001 	biceq.w	r0, r0, #1
 8000b22:	4770      	bx	lr
 8000b24:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000b28:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b2c:	327f      	adds	r2, #127	; 0x7f
 8000b2e:	bfc2      	ittt	gt
 8000b30:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000b34:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000b38:	4770      	bxgt	lr
 8000b3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b3e:	f04f 0300 	mov.w	r3, #0
 8000b42:	3a01      	subs	r2, #1
 8000b44:	e737      	b.n	80009b6 <__aeabi_fmul+0x92>
 8000b46:	f092 0f00 	teq	r2, #0
 8000b4a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000b4e:	bf02      	ittt	eq
 8000b50:	0040      	lsleq	r0, r0, #1
 8000b52:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000b56:	3a01      	subeq	r2, #1
 8000b58:	d0f9      	beq.n	8000b4e <__aeabi_fdiv+0xc2>
 8000b5a:	ea40 000c 	orr.w	r0, r0, ip
 8000b5e:	f093 0f00 	teq	r3, #0
 8000b62:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b66:	bf02      	ittt	eq
 8000b68:	0049      	lsleq	r1, r1, #1
 8000b6a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000b6e:	3b01      	subeq	r3, #1
 8000b70:	d0f9      	beq.n	8000b66 <__aeabi_fdiv+0xda>
 8000b72:	ea41 010c 	orr.w	r1, r1, ip
 8000b76:	e795      	b.n	8000aa4 <__aeabi_fdiv+0x18>
 8000b78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000b7c:	ea92 0f0c 	teq	r2, ip
 8000b80:	d108      	bne.n	8000b94 <__aeabi_fdiv+0x108>
 8000b82:	0242      	lsls	r2, r0, #9
 8000b84:	f47f af7d 	bne.w	8000a82 <__aeabi_fmul+0x15e>
 8000b88:	ea93 0f0c 	teq	r3, ip
 8000b8c:	f47f af70 	bne.w	8000a70 <__aeabi_fmul+0x14c>
 8000b90:	4608      	mov	r0, r1
 8000b92:	e776      	b.n	8000a82 <__aeabi_fmul+0x15e>
 8000b94:	ea93 0f0c 	teq	r3, ip
 8000b98:	d104      	bne.n	8000ba4 <__aeabi_fdiv+0x118>
 8000b9a:	024b      	lsls	r3, r1, #9
 8000b9c:	f43f af4c 	beq.w	8000a38 <__aeabi_fmul+0x114>
 8000ba0:	4608      	mov	r0, r1
 8000ba2:	e76e      	b.n	8000a82 <__aeabi_fmul+0x15e>
 8000ba4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ba8:	bf18      	it	ne
 8000baa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000bae:	d1ca      	bne.n	8000b46 <__aeabi_fdiv+0xba>
 8000bb0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000bb4:	f47f af5c 	bne.w	8000a70 <__aeabi_fmul+0x14c>
 8000bb8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000bbc:	f47f af3c 	bne.w	8000a38 <__aeabi_fmul+0x114>
 8000bc0:	e75f      	b.n	8000a82 <__aeabi_fmul+0x15e>
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_f2uiz>:
 8000bc4:	0042      	lsls	r2, r0, #1
 8000bc6:	d20e      	bcs.n	8000be6 <__aeabi_f2uiz+0x22>
 8000bc8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000bcc:	d30b      	bcc.n	8000be6 <__aeabi_f2uiz+0x22>
 8000bce:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000bd2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000bd6:	d409      	bmi.n	8000bec <__aeabi_f2uiz+0x28>
 8000bd8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000bdc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be0:	fa23 f002 	lsr.w	r0, r3, r2
 8000be4:	4770      	bx	lr
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	4770      	bx	lr
 8000bec:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000bf0:	d101      	bne.n	8000bf6 <__aeabi_f2uiz+0x32>
 8000bf2:	0242      	lsls	r2, r0, #9
 8000bf4:	d102      	bne.n	8000bfc <__aeabi_f2uiz+0x38>
 8000bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8000bfa:	4770      	bx	lr
 8000bfc:	f04f 0000 	mov.w	r0, #0
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop

08000c04 <__aeabi_uldivmod>:
 8000c04:	b953      	cbnz	r3, 8000c1c <__aeabi_uldivmod+0x18>
 8000c06:	b94a      	cbnz	r2, 8000c1c <__aeabi_uldivmod+0x18>
 8000c08:	2900      	cmp	r1, #0
 8000c0a:	bf08      	it	eq
 8000c0c:	2800      	cmpeq	r0, #0
 8000c0e:	bf1c      	itt	ne
 8000c10:	f04f 31ff 	movne.w	r1, #4294967295
 8000c14:	f04f 30ff 	movne.w	r0, #4294967295
 8000c18:	f001 b8be 	b.w	8001d98 <__aeabi_idiv0>
 8000c1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c24:	f000 f806 	bl	8000c34 <__udivmoddi4>
 8000c28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c30:	b004      	add	sp, #16
 8000c32:	4770      	bx	lr

08000c34 <__udivmoddi4>:
 8000c34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c38:	9e08      	ldr	r6, [sp, #32]
 8000c3a:	460d      	mov	r5, r1
 8000c3c:	4604      	mov	r4, r0
 8000c3e:	468e      	mov	lr, r1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	f040 8082 	bne.w	8000d4a <__udivmoddi4+0x116>
 8000c46:	428a      	cmp	r2, r1
 8000c48:	4617      	mov	r7, r2
 8000c4a:	d946      	bls.n	8000cda <__udivmoddi4+0xa6>
 8000c4c:	fab2 f282 	clz	r2, r2
 8000c50:	b14a      	cbz	r2, 8000c66 <__udivmoddi4+0x32>
 8000c52:	f1c2 0120 	rsb	r1, r2, #32
 8000c56:	fa05 f302 	lsl.w	r3, r5, r2
 8000c5a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c5e:	4097      	lsls	r7, r2
 8000c60:	ea41 0e03 	orr.w	lr, r1, r3
 8000c64:	4094      	lsls	r4, r2
 8000c66:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c6a:	0c23      	lsrs	r3, r4, #16
 8000c6c:	fbbe fcf8 	udiv	ip, lr, r8
 8000c70:	b2b9      	uxth	r1, r7
 8000c72:	fb08 ee1c 	mls	lr, r8, ip, lr
 8000c76:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000c7a:	fb0c f001 	mul.w	r0, ip, r1
 8000c7e:	4298      	cmp	r0, r3
 8000c80:	d90a      	bls.n	8000c98 <__udivmoddi4+0x64>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f10c 35ff 	add.w	r5, ip, #4294967295
 8000c88:	f080 8116 	bcs.w	8000eb8 <__udivmoddi4+0x284>
 8000c8c:	4298      	cmp	r0, r3
 8000c8e:	f240 8113 	bls.w	8000eb8 <__udivmoddi4+0x284>
 8000c92:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c96:	443b      	add	r3, r7
 8000c98:	1a1b      	subs	r3, r3, r0
 8000c9a:	b2a4      	uxth	r4, r4
 8000c9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ca0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ca4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ca8:	fb00 f101 	mul.w	r1, r0, r1
 8000cac:	42a1      	cmp	r1, r4
 8000cae:	d909      	bls.n	8000cc4 <__udivmoddi4+0x90>
 8000cb0:	193c      	adds	r4, r7, r4
 8000cb2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cb6:	f080 8101 	bcs.w	8000ebc <__udivmoddi4+0x288>
 8000cba:	42a1      	cmp	r1, r4
 8000cbc:	f240 80fe 	bls.w	8000ebc <__udivmoddi4+0x288>
 8000cc0:	3802      	subs	r0, #2
 8000cc2:	443c      	add	r4, r7
 8000cc4:	1a64      	subs	r4, r4, r1
 8000cc6:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cca:	2100      	movs	r1, #0
 8000ccc:	b11e      	cbz	r6, 8000cd6 <__udivmoddi4+0xa2>
 8000cce:	40d4      	lsrs	r4, r2
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	b902      	cbnz	r2, 8000cde <__udivmoddi4+0xaa>
 8000cdc:	deff      	udf	#255	; 0xff
 8000cde:	fab2 f282 	clz	r2, r2
 8000ce2:	2a00      	cmp	r2, #0
 8000ce4:	d14f      	bne.n	8000d86 <__udivmoddi4+0x152>
 8000ce6:	1bcb      	subs	r3, r1, r7
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f f887 	uxth.w	r8, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cf6:	0c25      	lsrs	r5, r4, #16
 8000cf8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cfc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d00:	fb08 f30c 	mul.w	r3, r8, ip
 8000d04:	42ab      	cmp	r3, r5
 8000d06:	d907      	bls.n	8000d18 <__udivmoddi4+0xe4>
 8000d08:	197d      	adds	r5, r7, r5
 8000d0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d0e:	d202      	bcs.n	8000d16 <__udivmoddi4+0xe2>
 8000d10:	42ab      	cmp	r3, r5
 8000d12:	f200 80e7 	bhi.w	8000ee4 <__udivmoddi4+0x2b0>
 8000d16:	4684      	mov	ip, r0
 8000d18:	1aed      	subs	r5, r5, r3
 8000d1a:	b2a3      	uxth	r3, r4
 8000d1c:	fbb5 f0fe 	udiv	r0, r5, lr
 8000d20:	fb0e 5510 	mls	r5, lr, r0, r5
 8000d24:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d28:	fb08 f800 	mul.w	r8, r8, r0
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	d907      	bls.n	8000d40 <__udivmoddi4+0x10c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x10a>
 8000d38:	45a0      	cmp	r8, r4
 8000d3a:	f200 80d7 	bhi.w	8000eec <__udivmoddi4+0x2b8>
 8000d3e:	4618      	mov	r0, r3
 8000d40:	eba4 0408 	sub.w	r4, r4, r8
 8000d44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d48:	e7c0      	b.n	8000ccc <__udivmoddi4+0x98>
 8000d4a:	428b      	cmp	r3, r1
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x12c>
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	f000 80af 	beq.w	8000eb2 <__udivmoddi4+0x27e>
 8000d54:	2100      	movs	r1, #0
 8000d56:	e9c6 0500 	strd	r0, r5, [r6]
 8000d5a:	4608      	mov	r0, r1
 8000d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d60:	fab3 f183 	clz	r1, r3
 8000d64:	2900      	cmp	r1, #0
 8000d66:	d14b      	bne.n	8000e00 <__udivmoddi4+0x1cc>
 8000d68:	42ab      	cmp	r3, r5
 8000d6a:	d302      	bcc.n	8000d72 <__udivmoddi4+0x13e>
 8000d6c:	4282      	cmp	r2, r0
 8000d6e:	f200 80b7 	bhi.w	8000ee0 <__udivmoddi4+0x2ac>
 8000d72:	1a84      	subs	r4, r0, r2
 8000d74:	eb65 0303 	sbc.w	r3, r5, r3
 8000d78:	2001      	movs	r0, #1
 8000d7a:	469e      	mov	lr, r3
 8000d7c:	2e00      	cmp	r6, #0
 8000d7e:	d0aa      	beq.n	8000cd6 <__udivmoddi4+0xa2>
 8000d80:	e9c6 4e00 	strd	r4, lr, [r6]
 8000d84:	e7a7      	b.n	8000cd6 <__udivmoddi4+0xa2>
 8000d86:	f1c2 0c20 	rsb	ip, r2, #32
 8000d8a:	fa01 f302 	lsl.w	r3, r1, r2
 8000d8e:	4097      	lsls	r7, r2
 8000d90:	fa20 f00c 	lsr.w	r0, r0, ip
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa21 fc0c 	lsr.w	ip, r1, ip
 8000d9c:	4318      	orrs	r0, r3
 8000d9e:	fbbc f1fe 	udiv	r1, ip, lr
 8000da2:	0c05      	lsrs	r5, r0, #16
 8000da4:	fb0e cc11 	mls	ip, lr, r1, ip
 8000da8:	fa1f f887 	uxth.w	r8, r7
 8000dac:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000db0:	fb01 f308 	mul.w	r3, r1, r8
 8000db4:	42ab      	cmp	r3, r5
 8000db6:	fa04 f402 	lsl.w	r4, r4, r2
 8000dba:	d909      	bls.n	8000dd0 <__udivmoddi4+0x19c>
 8000dbc:	197d      	adds	r5, r7, r5
 8000dbe:	f101 3cff 	add.w	ip, r1, #4294967295
 8000dc2:	f080 808b 	bcs.w	8000edc <__udivmoddi4+0x2a8>
 8000dc6:	42ab      	cmp	r3, r5
 8000dc8:	f240 8088 	bls.w	8000edc <__udivmoddi4+0x2a8>
 8000dcc:	3902      	subs	r1, #2
 8000dce:	443d      	add	r5, r7
 8000dd0:	1aeb      	subs	r3, r5, r3
 8000dd2:	b285      	uxth	r5, r0
 8000dd4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dd8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ddc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000de0:	fb00 f308 	mul.w	r3, r0, r8
 8000de4:	42ab      	cmp	r3, r5
 8000de6:	d907      	bls.n	8000df8 <__udivmoddi4+0x1c4>
 8000de8:	197d      	adds	r5, r7, r5
 8000dea:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dee:	d271      	bcs.n	8000ed4 <__udivmoddi4+0x2a0>
 8000df0:	42ab      	cmp	r3, r5
 8000df2:	d96f      	bls.n	8000ed4 <__udivmoddi4+0x2a0>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443d      	add	r5, r7
 8000df8:	1aeb      	subs	r3, r5, r3
 8000dfa:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfe:	e778      	b.n	8000cf2 <__udivmoddi4+0xbe>
 8000e00:	f1c1 0c20 	rsb	ip, r1, #32
 8000e04:	408b      	lsls	r3, r1
 8000e06:	fa22 f70c 	lsr.w	r7, r2, ip
 8000e0a:	431f      	orrs	r7, r3
 8000e0c:	fa20 f40c 	lsr.w	r4, r0, ip
 8000e10:	fa05 f301 	lsl.w	r3, r5, r1
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	fa25 f50c 	lsr.w	r5, r5, ip
 8000e1c:	431c      	orrs	r4, r3
 8000e1e:	0c23      	lsrs	r3, r4, #16
 8000e20:	fbb5 f9fe 	udiv	r9, r5, lr
 8000e24:	fa1f f887 	uxth.w	r8, r7
 8000e28:	fb0e 5519 	mls	r5, lr, r9, r5
 8000e2c:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8000e30:	fb09 fa08 	mul.w	sl, r9, r8
 8000e34:	45aa      	cmp	sl, r5
 8000e36:	fa02 f201 	lsl.w	r2, r2, r1
 8000e3a:	fa00 f301 	lsl.w	r3, r0, r1
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x21e>
 8000e40:	197d      	adds	r5, r7, r5
 8000e42:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e46:	d247      	bcs.n	8000ed8 <__udivmoddi4+0x2a4>
 8000e48:	45aa      	cmp	sl, r5
 8000e4a:	d945      	bls.n	8000ed8 <__udivmoddi4+0x2a4>
 8000e4c:	f1a9 0902 	sub.w	r9, r9, #2
 8000e50:	443d      	add	r5, r7
 8000e52:	eba5 050a 	sub.w	r5, r5, sl
 8000e56:	b2a4      	uxth	r4, r4
 8000e58:	fbb5 f0fe 	udiv	r0, r5, lr
 8000e5c:	fb0e 5510 	mls	r5, lr, r0, r5
 8000e60:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e64:	fb00 f808 	mul.w	r8, r0, r8
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x248>
 8000e6c:	193c      	adds	r4, r7, r4
 8000e6e:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e72:	d22d      	bcs.n	8000ed0 <__udivmoddi4+0x29c>
 8000e74:	45a0      	cmp	r8, r4
 8000e76:	d92b      	bls.n	8000ed0 <__udivmoddi4+0x29c>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	443c      	add	r4, r7
 8000e7c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e80:	eba4 0408 	sub.w	r4, r4, r8
 8000e84:	fba0 8902 	umull	r8, r9, r0, r2
 8000e88:	454c      	cmp	r4, r9
 8000e8a:	46c6      	mov	lr, r8
 8000e8c:	464d      	mov	r5, r9
 8000e8e:	d319      	bcc.n	8000ec4 <__udivmoddi4+0x290>
 8000e90:	d016      	beq.n	8000ec0 <__udivmoddi4+0x28c>
 8000e92:	b15e      	cbz	r6, 8000eac <__udivmoddi4+0x278>
 8000e94:	ebb3 020e 	subs.w	r2, r3, lr
 8000e98:	eb64 0405 	sbc.w	r4, r4, r5
 8000e9c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ea0:	40ca      	lsrs	r2, r1
 8000ea2:	ea4c 0202 	orr.w	r2, ip, r2
 8000ea6:	40cc      	lsrs	r4, r1
 8000ea8:	e9c6 2400 	strd	r2, r4, [r6]
 8000eac:	2100      	movs	r1, #0
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	4631      	mov	r1, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e70e      	b.n	8000cd6 <__udivmoddi4+0xa2>
 8000eb8:	46ac      	mov	ip, r5
 8000eba:	e6ed      	b.n	8000c98 <__udivmoddi4+0x64>
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	e701      	b.n	8000cc4 <__udivmoddi4+0x90>
 8000ec0:	4543      	cmp	r3, r8
 8000ec2:	d2e6      	bcs.n	8000e92 <__udivmoddi4+0x25e>
 8000ec4:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec8:	eb69 0507 	sbc.w	r5, r9, r7
 8000ecc:	3801      	subs	r0, #1
 8000ece:	e7e0      	b.n	8000e92 <__udivmoddi4+0x25e>
 8000ed0:	4628      	mov	r0, r5
 8000ed2:	e7d3      	b.n	8000e7c <__udivmoddi4+0x248>
 8000ed4:	4660      	mov	r0, ip
 8000ed6:	e78f      	b.n	8000df8 <__udivmoddi4+0x1c4>
 8000ed8:	4681      	mov	r9, r0
 8000eda:	e7ba      	b.n	8000e52 <__udivmoddi4+0x21e>
 8000edc:	4661      	mov	r1, ip
 8000ede:	e777      	b.n	8000dd0 <__udivmoddi4+0x19c>
 8000ee0:	4608      	mov	r0, r1
 8000ee2:	e74b      	b.n	8000d7c <__udivmoddi4+0x148>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443d      	add	r5, r7
 8000eea:	e715      	b.n	8000d18 <__udivmoddi4+0xe4>
 8000eec:	3802      	subs	r0, #2
 8000eee:	443c      	add	r4, r7
 8000ef0:	e726      	b.n	8000d40 <__udivmoddi4+0x10c>
 8000ef2:	bf00      	nop

08000ef4 <selfrel_offset31>:
 8000ef4:	6803      	ldr	r3, [r0, #0]
 8000ef6:	005a      	lsls	r2, r3, #1
 8000ef8:	bf4c      	ite	mi
 8000efa:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000efe:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000f02:	4418      	add	r0, r3
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop

08000f08 <search_EIT_table>:
 8000f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000f0c:	b329      	cbz	r1, 8000f5a <search_EIT_table+0x52>
 8000f0e:	1e4f      	subs	r7, r1, #1
 8000f10:	4604      	mov	r4, r0
 8000f12:	4615      	mov	r5, r2
 8000f14:	463e      	mov	r6, r7
 8000f16:	f04f 0800 	mov.w	r8, #0
 8000f1a:	eb08 0106 	add.w	r1, r8, r6
 8000f1e:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 8000f22:	1049      	asrs	r1, r1, #1
 8000f24:	eb04 09c1 	add.w	r9, r4, r1, lsl #3
 8000f28:	4648      	mov	r0, r9
 8000f2a:	f7ff ffe3 	bl	8000ef4 <selfrel_offset31>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	00c8      	lsls	r0, r1, #3
 8000f32:	3008      	adds	r0, #8
 8000f34:	428f      	cmp	r7, r1
 8000f36:	4420      	add	r0, r4
 8000f38:	d009      	beq.n	8000f4e <search_EIT_table+0x46>
 8000f3a:	42ab      	cmp	r3, r5
 8000f3c:	d809      	bhi.n	8000f52 <search_EIT_table+0x4a>
 8000f3e:	f7ff ffd9 	bl	8000ef4 <selfrel_offset31>
 8000f42:	3801      	subs	r0, #1
 8000f44:	42a8      	cmp	r0, r5
 8000f46:	d20a      	bcs.n	8000f5e <search_EIT_table+0x56>
 8000f48:	f101 0801 	add.w	r8, r1, #1
 8000f4c:	e7e5      	b.n	8000f1a <search_EIT_table+0x12>
 8000f4e:	42ab      	cmp	r3, r5
 8000f50:	d905      	bls.n	8000f5e <search_EIT_table+0x56>
 8000f52:	4588      	cmp	r8, r1
 8000f54:	d001      	beq.n	8000f5a <search_EIT_table+0x52>
 8000f56:	1e4e      	subs	r6, r1, #1
 8000f58:	e7df      	b.n	8000f1a <search_EIT_table+0x12>
 8000f5a:	f04f 0900 	mov.w	r9, #0
 8000f5e:	4648      	mov	r0, r9
 8000f60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000f64 <__gnu_unwind_get_pr_addr>:
 8000f64:	2801      	cmp	r0, #1
 8000f66:	d007      	beq.n	8000f78 <__gnu_unwind_get_pr_addr+0x14>
 8000f68:	2802      	cmp	r0, #2
 8000f6a:	d007      	beq.n	8000f7c <__gnu_unwind_get_pr_addr+0x18>
 8000f6c:	4b04      	ldr	r3, [pc, #16]	; (8000f80 <__gnu_unwind_get_pr_addr+0x1c>)
 8000f6e:	2800      	cmp	r0, #0
 8000f70:	bf0c      	ite	eq
 8000f72:	4618      	moveq	r0, r3
 8000f74:	2000      	movne	r0, #0
 8000f76:	4770      	bx	lr
 8000f78:	4802      	ldr	r0, [pc, #8]	; (8000f84 <__gnu_unwind_get_pr_addr+0x20>)
 8000f7a:	4770      	bx	lr
 8000f7c:	4802      	ldr	r0, [pc, #8]	; (8000f88 <__gnu_unwind_get_pr_addr+0x24>)
 8000f7e:	4770      	bx	lr
 8000f80:	08001629 	.word	0x08001629
 8000f84:	0800162d 	.word	0x0800162d
 8000f88:	08001631 	.word	0x08001631

08000f8c <get_eit_entry>:
 8000f8c:	b530      	push	{r4, r5, lr}
 8000f8e:	4b23      	ldr	r3, [pc, #140]	; (800101c <get_eit_entry+0x90>)
 8000f90:	b083      	sub	sp, #12
 8000f92:	4604      	mov	r4, r0
 8000f94:	1e8d      	subs	r5, r1, #2
 8000f96:	b33b      	cbz	r3, 8000fe8 <get_eit_entry+0x5c>
 8000f98:	a901      	add	r1, sp, #4
 8000f9a:	4628      	mov	r0, r5
 8000f9c:	f3af 8000 	nop.w
 8000fa0:	b1e8      	cbz	r0, 8000fde <get_eit_entry+0x52>
 8000fa2:	9901      	ldr	r1, [sp, #4]
 8000fa4:	462a      	mov	r2, r5
 8000fa6:	f7ff ffaf 	bl	8000f08 <search_EIT_table>
 8000faa:	4601      	mov	r1, r0
 8000fac:	b1b8      	cbz	r0, 8000fde <get_eit_entry+0x52>
 8000fae:	f7ff ffa1 	bl	8000ef4 <selfrel_offset31>
 8000fb2:	684b      	ldr	r3, [r1, #4]
 8000fb4:	64a0      	str	r0, [r4, #72]	; 0x48
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d02b      	beq.n	8001012 <get_eit_entry+0x86>
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	f101 0004 	add.w	r0, r1, #4
 8000fc0:	db23      	blt.n	800100a <get_eit_entry+0x7e>
 8000fc2:	f7ff ff97 	bl	8000ef4 <selfrel_offset31>
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8000fcc:	6803      	ldr	r3, [r0, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	db10      	blt.n	8000ff4 <get_eit_entry+0x68>
 8000fd2:	f7ff ff8f 	bl	8000ef4 <selfrel_offset31>
 8000fd6:	6120      	str	r0, [r4, #16]
 8000fd8:	2000      	movs	r0, #0
 8000fda:	b003      	add	sp, #12
 8000fdc:	bd30      	pop	{r4, r5, pc}
 8000fde:	2300      	movs	r3, #0
 8000fe0:	2009      	movs	r0, #9
 8000fe2:	6123      	str	r3, [r4, #16]
 8000fe4:	b003      	add	sp, #12
 8000fe6:	bd30      	pop	{r4, r5, pc}
 8000fe8:	490d      	ldr	r1, [pc, #52]	; (8001020 <get_eit_entry+0x94>)
 8000fea:	480e      	ldr	r0, [pc, #56]	; (8001024 <get_eit_entry+0x98>)
 8000fec:	1a09      	subs	r1, r1, r0
 8000fee:	10c9      	asrs	r1, r1, #3
 8000ff0:	9101      	str	r1, [sp, #4]
 8000ff2:	e7d7      	b.n	8000fa4 <get_eit_entry+0x18>
 8000ff4:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000ff8:	f7ff ffb4 	bl	8000f64 <__gnu_unwind_get_pr_addr>
 8000ffc:	2800      	cmp	r0, #0
 8000ffe:	6120      	str	r0, [r4, #16]
 8001000:	bf14      	ite	ne
 8001002:	2000      	movne	r0, #0
 8001004:	2009      	moveq	r0, #9
 8001006:	b003      	add	sp, #12
 8001008:	bd30      	pop	{r4, r5, pc}
 800100a:	2301      	movs	r3, #1
 800100c:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8001010:	e7dc      	b.n	8000fcc <get_eit_entry+0x40>
 8001012:	2300      	movs	r3, #0
 8001014:	6123      	str	r3, [r4, #16]
 8001016:	2005      	movs	r0, #5
 8001018:	e7df      	b.n	8000fda <get_eit_entry+0x4e>
 800101a:	bf00      	nop
 800101c:	00000000 	.word	0x00000000
 8001020:	08022e14 	.word	0x08022e14
 8001024:	08022d3c 	.word	0x08022d3c

08001028 <restore_non_core_regs>:
 8001028:	6803      	ldr	r3, [r0, #0]
 800102a:	07da      	lsls	r2, r3, #31
 800102c:	b510      	push	{r4, lr}
 800102e:	4604      	mov	r4, r0
 8001030:	d406      	bmi.n	8001040 <restore_non_core_regs+0x18>
 8001032:	079b      	lsls	r3, r3, #30
 8001034:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8001038:	d509      	bpl.n	800104e <restore_non_core_regs+0x26>
 800103a:	f000 fc4b 	bl	80018d4 <__gnu_Unwind_Restore_VFP_D>
 800103e:	6823      	ldr	r3, [r4, #0]
 8001040:	0759      	lsls	r1, r3, #29
 8001042:	d509      	bpl.n	8001058 <restore_non_core_regs+0x30>
 8001044:	071a      	lsls	r2, r3, #28
 8001046:	d50e      	bpl.n	8001066 <restore_non_core_regs+0x3e>
 8001048:	06db      	lsls	r3, r3, #27
 800104a:	d513      	bpl.n	8001074 <restore_non_core_regs+0x4c>
 800104c:	bd10      	pop	{r4, pc}
 800104e:	f000 fc39 	bl	80018c4 <__gnu_Unwind_Restore_VFP>
 8001052:	6823      	ldr	r3, [r4, #0]
 8001054:	0759      	lsls	r1, r3, #29
 8001056:	d4f5      	bmi.n	8001044 <restore_non_core_regs+0x1c>
 8001058:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800105c:	f000 fc42 	bl	80018e4 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001060:	6823      	ldr	r3, [r4, #0]
 8001062:	071a      	lsls	r2, r3, #28
 8001064:	d4f0      	bmi.n	8001048 <restore_non_core_regs+0x20>
 8001066:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800106a:	f000 fc43 	bl	80018f4 <__gnu_Unwind_Restore_WMMXD>
 800106e:	6823      	ldr	r3, [r4, #0]
 8001070:	06db      	lsls	r3, r3, #27
 8001072:	d4eb      	bmi.n	800104c <restore_non_core_regs+0x24>
 8001074:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800107c:	f000 bc7e 	b.w	800197c <__gnu_Unwind_Restore_WMMXC>

08001080 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8001080:	4603      	mov	r3, r0
 8001082:	6800      	ldr	r0, [r0, #0]
 8001084:	b100      	cbz	r0, 8001088 <_Unwind_decode_typeinfo_ptr.isra.0+0x8>
 8001086:	4418      	add	r0, r3
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <__gnu_unwind_24bit.isra.0>:
 800108c:	2009      	movs	r0, #9
 800108e:	4770      	bx	lr

08001090 <_Unwind_DebugHook>:
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <unwind_phase2>:
 8001094:	b570      	push	{r4, r5, r6, lr}
 8001096:	4604      	mov	r4, r0
 8001098:	460e      	mov	r6, r1
 800109a:	6c31      	ldr	r1, [r6, #64]	; 0x40
 800109c:	4620      	mov	r0, r4
 800109e:	f7ff ff75 	bl	8000f8c <get_eit_entry>
 80010a2:	4605      	mov	r5, r0
 80010a4:	b988      	cbnz	r0, 80010ca <unwind_phase2+0x36>
 80010a6:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80010a8:	6163      	str	r3, [r4, #20]
 80010aa:	4632      	mov	r2, r6
 80010ac:	6923      	ldr	r3, [r4, #16]
 80010ae:	4621      	mov	r1, r4
 80010b0:	2001      	movs	r0, #1
 80010b2:	4798      	blx	r3
 80010b4:	2808      	cmp	r0, #8
 80010b6:	d0f0      	beq.n	800109a <unwind_phase2+0x6>
 80010b8:	2807      	cmp	r0, #7
 80010ba:	d106      	bne.n	80010ca <unwind_phase2+0x36>
 80010bc:	4628      	mov	r0, r5
 80010be:	6c31      	ldr	r1, [r6, #64]	; 0x40
 80010c0:	f7ff ffe6 	bl	8001090 <_Unwind_DebugHook>
 80010c4:	1d30      	adds	r0, r6, #4
 80010c6:	f000 fbf1 	bl	80018ac <__restore_core_regs>
 80010ca:	f020 fd21 	bl	8021b10 <abort>
 80010ce:	bf00      	nop

080010d0 <unwind_phase2_forced>:
 80010d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010d4:	1d0d      	adds	r5, r1, #4
 80010d6:	4606      	mov	r6, r0
 80010d8:	4614      	mov	r4, r2
 80010da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010dc:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80010e0:	f10d 0c0c 	add.w	ip, sp, #12
 80010e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80010e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010ea:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80010ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80010f4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80010f8:	ad02      	add	r5, sp, #8
 80010fa:	68f7      	ldr	r7, [r6, #12]
 80010fc:	f8d6 8018 	ldr.w	r8, [r6, #24]
 8001100:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8001104:	2300      	movs	r3, #0
 8001106:	602b      	str	r3, [r5, #0]
 8001108:	e021      	b.n	800114e <unwind_phase2_forced+0x7e>
 800110a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800110c:	6173      	str	r3, [r6, #20]
 800110e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001112:	4629      	mov	r1, r5
 8001114:	a87a      	add	r0, sp, #488	; 0x1e8
 8001116:	f020 fccf 	bl	8021ab8 <memcpy>
 800111a:	6933      	ldr	r3, [r6, #16]
 800111c:	aa7a      	add	r2, sp, #488	; 0x1e8
 800111e:	4631      	mov	r1, r6
 8001120:	4650      	mov	r0, sl
 8001122:	4798      	blx	r3
 8001124:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8001126:	e9cd 5800 	strd	r5, r8, [sp]
 800112a:	4621      	mov	r1, r4
 800112c:	646b      	str	r3, [r5, #68]	; 0x44
 800112e:	4681      	mov	r9, r0
 8001130:	4633      	mov	r3, r6
 8001132:	4632      	mov	r2, r6
 8001134:	2001      	movs	r0, #1
 8001136:	47b8      	blx	r7
 8001138:	4604      	mov	r4, r0
 800113a:	b9e8      	cbnz	r0, 8001178 <unwind_phase2_forced+0xa8>
 800113c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001140:	a97a      	add	r1, sp, #488	; 0x1e8
 8001142:	4628      	mov	r0, r5
 8001144:	f020 fcb8 	bl	8021ab8 <memcpy>
 8001148:	f1b9 0f08 	cmp.w	r9, #8
 800114c:	d11b      	bne.n	8001186 <unwind_phase2_forced+0xb6>
 800114e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001150:	4630      	mov	r0, r6
 8001152:	f7ff ff1b 	bl	8000f8c <get_eit_entry>
 8001156:	3409      	adds	r4, #9
 8001158:	fa5f fa84 	uxtb.w	sl, r4
 800115c:	4681      	mov	r9, r0
 800115e:	2800      	cmp	r0, #0
 8001160:	d0d3      	beq.n	800110a <unwind_phase2_forced+0x3a>
 8001162:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8001164:	f04a 0110 	orr.w	r1, sl, #16
 8001168:	e9cd 5800 	strd	r5, r8, [sp]
 800116c:	4632      	mov	r2, r6
 800116e:	646b      	str	r3, [r5, #68]	; 0x44
 8001170:	2001      	movs	r0, #1
 8001172:	4633      	mov	r3, r6
 8001174:	47b8      	blx	r7
 8001176:	b108      	cbz	r0, 800117c <unwind_phase2_forced+0xac>
 8001178:	f04f 0909 	mov.w	r9, #9
 800117c:	4648      	mov	r0, r9
 800117e:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8001182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001186:	f1b9 0f07 	cmp.w	r9, #7
 800118a:	d1f5      	bne.n	8001178 <unwind_phase2_forced+0xa8>
 800118c:	4620      	mov	r0, r4
 800118e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001190:	f7ff ff7e 	bl	8001090 <_Unwind_DebugHook>
 8001194:	a803      	add	r0, sp, #12
 8001196:	f000 fb89 	bl	80018ac <__restore_core_regs>
 800119a:	bf00      	nop

0800119c <_Unwind_GetCFA>:
 800119c:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800119e:	4770      	bx	lr

080011a0 <__gnu_Unwind_RaiseException>:
 80011a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011a2:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80011a4:	640b      	str	r3, [r1, #64]	; 0x40
 80011a6:	1d0e      	adds	r6, r1, #4
 80011a8:	460f      	mov	r7, r1
 80011aa:	4605      	mov	r5, r0
 80011ac:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011ae:	b0f9      	sub	sp, #484	; 0x1e4
 80011b0:	ac01      	add	r4, sp, #4
 80011b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011b4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011b8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011bc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011c0:	f04f 36ff 	mov.w	r6, #4294967295
 80011c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80011c8:	9600      	str	r6, [sp, #0]
 80011ca:	e006      	b.n	80011da <__gnu_Unwind_RaiseException+0x3a>
 80011cc:	692b      	ldr	r3, [r5, #16]
 80011ce:	466a      	mov	r2, sp
 80011d0:	4629      	mov	r1, r5
 80011d2:	4798      	blx	r3
 80011d4:	2808      	cmp	r0, #8
 80011d6:	4604      	mov	r4, r0
 80011d8:	d108      	bne.n	80011ec <__gnu_Unwind_RaiseException+0x4c>
 80011da:	9910      	ldr	r1, [sp, #64]	; 0x40
 80011dc:	4628      	mov	r0, r5
 80011de:	f7ff fed5 	bl	8000f8c <get_eit_entry>
 80011e2:	2800      	cmp	r0, #0
 80011e4:	d0f2      	beq.n	80011cc <__gnu_Unwind_RaiseException+0x2c>
 80011e6:	2009      	movs	r0, #9
 80011e8:	b079      	add	sp, #484	; 0x1e4
 80011ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011ec:	4668      	mov	r0, sp
 80011ee:	f7ff ff1b 	bl	8001028 <restore_non_core_regs>
 80011f2:	2c06      	cmp	r4, #6
 80011f4:	d1f7      	bne.n	80011e6 <__gnu_Unwind_RaiseException+0x46>
 80011f6:	4639      	mov	r1, r7
 80011f8:	4628      	mov	r0, r5
 80011fa:	f7ff ff4b 	bl	8001094 <unwind_phase2>
 80011fe:	bf00      	nop

08001200 <__gnu_Unwind_ForcedUnwind>:
 8001200:	b430      	push	{r4, r5}
 8001202:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8001204:	60c1      	str	r1, [r0, #12]
 8001206:	6182      	str	r2, [r0, #24]
 8001208:	4619      	mov	r1, r3
 800120a:	641d      	str	r5, [r3, #64]	; 0x40
 800120c:	2200      	movs	r2, #0
 800120e:	bc30      	pop	{r4, r5}
 8001210:	e75e      	b.n	80010d0 <unwind_phase2_forced>
 8001212:	bf00      	nop

08001214 <__gnu_Unwind_Resume>:
 8001214:	b570      	push	{r4, r5, r6, lr}
 8001216:	68c6      	ldr	r6, [r0, #12]
 8001218:	6943      	ldr	r3, [r0, #20]
 800121a:	640b      	str	r3, [r1, #64]	; 0x40
 800121c:	b9ae      	cbnz	r6, 800124a <__gnu_Unwind_Resume+0x36>
 800121e:	6903      	ldr	r3, [r0, #16]
 8001220:	460a      	mov	r2, r1
 8001222:	4604      	mov	r4, r0
 8001224:	460d      	mov	r5, r1
 8001226:	4601      	mov	r1, r0
 8001228:	2002      	movs	r0, #2
 800122a:	4798      	blx	r3
 800122c:	2807      	cmp	r0, #7
 800122e:	d005      	beq.n	800123c <__gnu_Unwind_Resume+0x28>
 8001230:	2808      	cmp	r0, #8
 8001232:	d10f      	bne.n	8001254 <__gnu_Unwind_Resume+0x40>
 8001234:	4629      	mov	r1, r5
 8001236:	4620      	mov	r0, r4
 8001238:	f7ff ff2c 	bl	8001094 <unwind_phase2>
 800123c:	4630      	mov	r0, r6
 800123e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001240:	f7ff ff26 	bl	8001090 <_Unwind_DebugHook>
 8001244:	1d28      	adds	r0, r5, #4
 8001246:	f000 fb31 	bl	80018ac <__restore_core_regs>
 800124a:	2201      	movs	r2, #1
 800124c:	f7ff ff40 	bl	80010d0 <unwind_phase2_forced>
 8001250:	f020 fc5e 	bl	8021b10 <abort>
 8001254:	f020 fc5c 	bl	8021b10 <abort>

08001258 <__gnu_Unwind_Resume_or_Rethrow>:
 8001258:	68c2      	ldr	r2, [r0, #12]
 800125a:	b11a      	cbz	r2, 8001264 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 800125c:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800125e:	640a      	str	r2, [r1, #64]	; 0x40
 8001260:	2200      	movs	r2, #0
 8001262:	e735      	b.n	80010d0 <unwind_phase2_forced>
 8001264:	e79c      	b.n	80011a0 <__gnu_Unwind_RaiseException>
 8001266:	bf00      	nop

08001268 <_Unwind_Complete>:
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop

0800126c <_Unwind_DeleteException>:
 800126c:	6883      	ldr	r3, [r0, #8]
 800126e:	4601      	mov	r1, r0
 8001270:	b10b      	cbz	r3, 8001276 <_Unwind_DeleteException+0xa>
 8001272:	2001      	movs	r0, #1
 8001274:	4718      	bx	r3
 8001276:	4770      	bx	lr

08001278 <_Unwind_VRS_Get>:
 8001278:	2901      	cmp	r1, #1
 800127a:	d012      	beq.n	80012a2 <_Unwind_VRS_Get+0x2a>
 800127c:	d809      	bhi.n	8001292 <_Unwind_VRS_Get+0x1a>
 800127e:	b973      	cbnz	r3, 800129e <_Unwind_VRS_Get+0x26>
 8001280:	2a0f      	cmp	r2, #15
 8001282:	d80c      	bhi.n	800129e <_Unwind_VRS_Get+0x26>
 8001284:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001288:	4618      	mov	r0, r3
 800128a:	6853      	ldr	r3, [r2, #4]
 800128c:	9a00      	ldr	r2, [sp, #0]
 800128e:	6013      	str	r3, [r2, #0]
 8001290:	4770      	bx	lr
 8001292:	3903      	subs	r1, #3
 8001294:	2901      	cmp	r1, #1
 8001296:	bf94      	ite	ls
 8001298:	2001      	movls	r0, #1
 800129a:	2002      	movhi	r0, #2
 800129c:	4770      	bx	lr
 800129e:	2002      	movs	r0, #2
 80012a0:	4770      	bx	lr
 80012a2:	4608      	mov	r0, r1
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop

080012a8 <_Unwind_GetGR>:
 80012a8:	b510      	push	{r4, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	2300      	movs	r3, #0
 80012ae:	ac03      	add	r4, sp, #12
 80012b0:	460a      	mov	r2, r1
 80012b2:	9400      	str	r4, [sp, #0]
 80012b4:	4619      	mov	r1, r3
 80012b6:	f7ff ffdf 	bl	8001278 <_Unwind_VRS_Get>
 80012ba:	9803      	ldr	r0, [sp, #12]
 80012bc:	b004      	add	sp, #16
 80012be:	bd10      	pop	{r4, pc}

080012c0 <_Unwind_VRS_Set>:
 80012c0:	2901      	cmp	r1, #1
 80012c2:	d012      	beq.n	80012ea <_Unwind_VRS_Set+0x2a>
 80012c4:	d809      	bhi.n	80012da <_Unwind_VRS_Set+0x1a>
 80012c6:	b973      	cbnz	r3, 80012e6 <_Unwind_VRS_Set+0x26>
 80012c8:	2a0f      	cmp	r2, #15
 80012ca:	d80c      	bhi.n	80012e6 <_Unwind_VRS_Set+0x26>
 80012cc:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80012d0:	9a00      	ldr	r2, [sp, #0]
 80012d2:	6812      	ldr	r2, [r2, #0]
 80012d4:	6042      	str	r2, [r0, #4]
 80012d6:	4618      	mov	r0, r3
 80012d8:	4770      	bx	lr
 80012da:	3903      	subs	r1, #3
 80012dc:	2901      	cmp	r1, #1
 80012de:	bf94      	ite	ls
 80012e0:	2001      	movls	r0, #1
 80012e2:	2002      	movhi	r0, #2
 80012e4:	4770      	bx	lr
 80012e6:	2002      	movs	r0, #2
 80012e8:	4770      	bx	lr
 80012ea:	4608      	mov	r0, r1
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop

080012f0 <_Unwind_SetGR>:
 80012f0:	b510      	push	{r4, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	2300      	movs	r3, #0
 80012f6:	ac03      	add	r4, sp, #12
 80012f8:	9203      	str	r2, [sp, #12]
 80012fa:	9400      	str	r4, [sp, #0]
 80012fc:	460a      	mov	r2, r1
 80012fe:	4619      	mov	r1, r3
 8001300:	f7ff ffde 	bl	80012c0 <_Unwind_VRS_Set>
 8001304:	b004      	add	sp, #16
 8001306:	bd10      	pop	{r4, pc}

08001308 <__gnu_Unwind_Backtrace>:
 8001308:	b5f0      	push	{r4, r5, r6, r7, lr}
 800130a:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 800130c:	6413      	str	r3, [r2, #64]	; 0x40
 800130e:	1d15      	adds	r5, r2, #4
 8001310:	468c      	mov	ip, r1
 8001312:	4606      	mov	r6, r0
 8001314:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001316:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 800131a:	ac17      	add	r4, sp, #92	; 0x5c
 800131c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800131e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001320:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001322:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001324:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001326:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800132a:	f04f 37ff 	mov.w	r7, #4294967295
 800132e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001332:	4665      	mov	r5, ip
 8001334:	9716      	str	r7, [sp, #88]	; 0x58
 8001336:	e010      	b.n	800135a <__gnu_Unwind_Backtrace+0x52>
 8001338:	f7ff ffda 	bl	80012f0 <_Unwind_SetGR>
 800133c:	4629      	mov	r1, r5
 800133e:	a816      	add	r0, sp, #88	; 0x58
 8001340:	47b0      	blx	r6
 8001342:	4603      	mov	r3, r0
 8001344:	aa16      	add	r2, sp, #88	; 0x58
 8001346:	4669      	mov	r1, sp
 8001348:	2008      	movs	r0, #8
 800134a:	b983      	cbnz	r3, 800136e <__gnu_Unwind_Backtrace+0x66>
 800134c:	9b04      	ldr	r3, [sp, #16]
 800134e:	4798      	blx	r3
 8001350:	2805      	cmp	r0, #5
 8001352:	4604      	mov	r4, r0
 8001354:	d00c      	beq.n	8001370 <__gnu_Unwind_Backtrace+0x68>
 8001356:	2809      	cmp	r0, #9
 8001358:	d009      	beq.n	800136e <__gnu_Unwind_Backtrace+0x66>
 800135a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800135c:	4668      	mov	r0, sp
 800135e:	f7ff fe15 	bl	8000f8c <get_eit_entry>
 8001362:	4603      	mov	r3, r0
 8001364:	466a      	mov	r2, sp
 8001366:	210c      	movs	r1, #12
 8001368:	a816      	add	r0, sp, #88	; 0x58
 800136a:	2b00      	cmp	r3, #0
 800136c:	d0e4      	beq.n	8001338 <__gnu_Unwind_Backtrace+0x30>
 800136e:	2409      	movs	r4, #9
 8001370:	a816      	add	r0, sp, #88	; 0x58
 8001372:	f7ff fe59 	bl	8001028 <restore_non_core_regs>
 8001376:	4620      	mov	r0, r4
 8001378:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 800137c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800137e:	bf00      	nop

08001380 <__gnu_unwind_pr_common>:
 8001380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001384:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8001386:	b089      	sub	sp, #36	; 0x24
 8001388:	460d      	mov	r5, r1
 800138a:	f854 1b04 	ldr.w	r1, [r4], #4
 800138e:	9406      	str	r4, [sp, #24]
 8001390:	4617      	mov	r7, r2
 8001392:	f000 0803 	and.w	r8, r0, #3
 8001396:	461e      	mov	r6, r3
 8001398:	2b00      	cmp	r3, #0
 800139a:	d079      	beq.n	8001490 <__gnu_unwind_pr_common+0x110>
 800139c:	0c0b      	lsrs	r3, r1, #16
 800139e:	b2da      	uxtb	r2, r3
 80013a0:	0409      	lsls	r1, r1, #16
 80013a2:	f88d 301d 	strb.w	r3, [sp, #29]
 80013a6:	2302      	movs	r3, #2
 80013a8:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 80013ac:	9105      	str	r1, [sp, #20]
 80013ae:	f88d 301c 	strb.w	r3, [sp, #28]
 80013b2:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80013b4:	f1b8 0f02 	cmp.w	r8, #2
 80013b8:	bf08      	it	eq
 80013ba:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80013bc:	f013 0301 	ands.w	r3, r3, #1
 80013c0:	d00c      	beq.n	80013dc <__gnu_unwind_pr_common+0x5c>
 80013c2:	4638      	mov	r0, r7
 80013c4:	a905      	add	r1, sp, #20
 80013c6:	f000 fb73 	bl	8001ab0 <__gnu_unwind_execute>
 80013ca:	b918      	cbnz	r0, 80013d4 <__gnu_unwind_pr_common+0x54>
 80013cc:	2008      	movs	r0, #8
 80013ce:	b009      	add	sp, #36	; 0x24
 80013d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80013d4:	2009      	movs	r0, #9
 80013d6:	b009      	add	sp, #36	; 0x24
 80013d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80013dc:	f8d4 a000 	ldr.w	sl, [r4]
 80013e0:	f1ba 0f00 	cmp.w	sl, #0
 80013e4:	d0ed      	beq.n	80013c2 <__gnu_unwind_pr_common+0x42>
 80013e6:	9301      	str	r3, [sp, #4]
 80013e8:	f000 0308 	and.w	r3, r0, #8
 80013ec:	9302      	str	r3, [sp, #8]
 80013ee:	2e02      	cmp	r6, #2
 80013f0:	d04a      	beq.n	8001488 <__gnu_unwind_pr_common+0x108>
 80013f2:	f8b4 a000 	ldrh.w	sl, [r4]
 80013f6:	f8b4 9002 	ldrh.w	r9, [r4, #2]
 80013fa:	3404      	adds	r4, #4
 80013fc:	6caa      	ldr	r2, [r5, #72]	; 0x48
 80013fe:	f029 0b01 	bic.w	fp, r9, #1
 8001402:	210f      	movs	r1, #15
 8001404:	4638      	mov	r0, r7
 8001406:	4493      	add	fp, r2
 8001408:	f7ff ff4e 	bl	80012a8 <_Unwind_GetGR>
 800140c:	4583      	cmp	fp, r0
 800140e:	d839      	bhi.n	8001484 <__gnu_unwind_pr_common+0x104>
 8001410:	f02a 0201 	bic.w	r2, sl, #1
 8001414:	445a      	add	r2, fp
 8001416:	4282      	cmp	r2, r0
 8001418:	bf94      	ite	ls
 800141a:	2000      	movls	r0, #0
 800141c:	2001      	movhi	r0, #1
 800141e:	ea4f 0349 	mov.w	r3, r9, lsl #1
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	f00a 0a01 	and.w	sl, sl, #1
 800142a:	ea43 030a 	orr.w	r3, r3, sl
 800142e:	2b01      	cmp	r3, #1
 8001430:	d049      	beq.n	80014c6 <__gnu_unwind_pr_common+0x146>
 8001432:	2b02      	cmp	r3, #2
 8001434:	d032      	beq.n	800149c <__gnu_unwind_pr_common+0x11c>
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1cc      	bne.n	80013d4 <__gnu_unwind_pr_common+0x54>
 800143a:	f1b8 0f00 	cmp.w	r8, #0
 800143e:	d002      	beq.n	8001446 <__gnu_unwind_pr_common+0xc6>
 8001440:	2800      	cmp	r0, #0
 8001442:	f040 80cd 	bne.w	80015e0 <__gnu_unwind_pr_common+0x260>
 8001446:	3404      	adds	r4, #4
 8001448:	f8d4 a000 	ldr.w	sl, [r4]
 800144c:	f1ba 0f00 	cmp.w	sl, #0
 8001450:	d1cd      	bne.n	80013ee <__gnu_unwind_pr_common+0x6e>
 8001452:	a905      	add	r1, sp, #20
 8001454:	4638      	mov	r0, r7
 8001456:	f000 fb2b 	bl	8001ab0 <__gnu_unwind_execute>
 800145a:	2800      	cmp	r0, #0
 800145c:	d1ba      	bne.n	80013d4 <__gnu_unwind_pr_common+0x54>
 800145e:	9b01      	ldr	r3, [sp, #4]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0b3      	beq.n	80013cc <__gnu_unwind_pr_common+0x4c>
 8001464:	210f      	movs	r1, #15
 8001466:	4638      	mov	r0, r7
 8001468:	f7ff ff1e 	bl	80012a8 <_Unwind_GetGR>
 800146c:	210e      	movs	r1, #14
 800146e:	4602      	mov	r2, r0
 8001470:	4638      	mov	r0, r7
 8001472:	f7ff ff3d 	bl	80012f0 <_Unwind_SetGR>
 8001476:	4638      	mov	r0, r7
 8001478:	4a6a      	ldr	r2, [pc, #424]	; (8001624 <__gnu_unwind_pr_common+0x2a4>)
 800147a:	210f      	movs	r1, #15
 800147c:	f7ff ff38 	bl	80012f0 <_Unwind_SetGR>
 8001480:	2007      	movs	r0, #7
 8001482:	e7a8      	b.n	80013d6 <__gnu_unwind_pr_common+0x56>
 8001484:	2000      	movs	r0, #0
 8001486:	e7ca      	b.n	800141e <__gnu_unwind_pr_common+0x9e>
 8001488:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800148c:	3408      	adds	r4, #8
 800148e:	e7b5      	b.n	80013fc <__gnu_unwind_pr_common+0x7c>
 8001490:	0209      	lsls	r1, r1, #8
 8001492:	2303      	movs	r3, #3
 8001494:	9105      	str	r1, [sp, #20]
 8001496:	f8ad 301c 	strh.w	r3, [sp, #28]
 800149a:	e78a      	b.n	80013b2 <__gnu_unwind_pr_common+0x32>
 800149c:	6823      	ldr	r3, [r4, #0]
 800149e:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 80014a2:	f1b8 0f00 	cmp.w	r8, #0
 80014a6:	d145      	bne.n	8001534 <__gnu_unwind_pr_common+0x1b4>
 80014a8:	b128      	cbz	r0, 80014b6 <__gnu_unwind_pr_common+0x136>
 80014aa:	9a02      	ldr	r2, [sp, #8]
 80014ac:	2a00      	cmp	r2, #0
 80014ae:	d05c      	beq.n	800156a <__gnu_unwind_pr_common+0x1ea>
 80014b0:	f1bb 0f00 	cmp.w	fp, #0
 80014b4:	d074      	beq.n	80015a0 <__gnu_unwind_pr_common+0x220>
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	da00      	bge.n	80014bc <__gnu_unwind_pr_common+0x13c>
 80014ba:	3404      	adds	r4, #4
 80014bc:	f10b 0b01 	add.w	fp, fp, #1
 80014c0:	eb04 048b 	add.w	r4, r4, fp, lsl #2
 80014c4:	e7c0      	b.n	8001448 <__gnu_unwind_pr_common+0xc8>
 80014c6:	f1b8 0f00 	cmp.w	r8, #0
 80014ca:	d119      	bne.n	8001500 <__gnu_unwind_pr_common+0x180>
 80014cc:	b1b0      	cbz	r0, 80014fc <__gnu_unwind_pr_common+0x17c>
 80014ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 80014d2:	1c99      	adds	r1, r3, #2
 80014d4:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 80014d8:	f43f af7c 	beq.w	80013d4 <__gnu_unwind_pr_common+0x54>
 80014dc:	f105 0158 	add.w	r1, r5, #88	; 0x58
 80014e0:	3301      	adds	r3, #1
 80014e2:	9104      	str	r1, [sp, #16]
 80014e4:	f000 8090 	beq.w	8001608 <__gnu_unwind_pr_common+0x288>
 80014e8:	1d20      	adds	r0, r4, #4
 80014ea:	f7ff fdc9 	bl	8001080 <_Unwind_decode_typeinfo_ptr.isra.0>
 80014ee:	ab04      	add	r3, sp, #16
 80014f0:	4601      	mov	r1, r0
 80014f2:	4628      	mov	r0, r5
 80014f4:	f3af 8000 	nop.w
 80014f8:	2800      	cmp	r0, #0
 80014fa:	d15b      	bne.n	80015b4 <__gnu_unwind_pr_common+0x234>
 80014fc:	3408      	adds	r4, #8
 80014fe:	e7a3      	b.n	8001448 <__gnu_unwind_pr_common+0xc8>
 8001500:	210d      	movs	r1, #13
 8001502:	4638      	mov	r0, r7
 8001504:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8001508:	f7ff fece 	bl	80012a8 <_Unwind_GetGR>
 800150c:	4581      	cmp	r9, r0
 800150e:	d1f5      	bne.n	80014fc <__gnu_unwind_pr_common+0x17c>
 8001510:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001512:	429c      	cmp	r4, r3
 8001514:	d1f2      	bne.n	80014fc <__gnu_unwind_pr_common+0x17c>
 8001516:	4620      	mov	r0, r4
 8001518:	f7ff fcec 	bl	8000ef4 <selfrel_offset31>
 800151c:	210f      	movs	r1, #15
 800151e:	4602      	mov	r2, r0
 8001520:	4638      	mov	r0, r7
 8001522:	f7ff fee5 	bl	80012f0 <_Unwind_SetGR>
 8001526:	4638      	mov	r0, r7
 8001528:	462a      	mov	r2, r5
 800152a:	2100      	movs	r1, #0
 800152c:	f7ff fee0 	bl	80012f0 <_Unwind_SetGR>
 8001530:	2007      	movs	r0, #7
 8001532:	e750      	b.n	80013d6 <__gnu_unwind_pr_common+0x56>
 8001534:	210d      	movs	r1, #13
 8001536:	4638      	mov	r0, r7
 8001538:	f8d5 9020 	ldr.w	r9, [r5, #32]
 800153c:	f7ff feb4 	bl	80012a8 <_Unwind_GetGR>
 8001540:	4581      	cmp	r9, r0
 8001542:	d001      	beq.n	8001548 <__gnu_unwind_pr_common+0x1c8>
 8001544:	6823      	ldr	r3, [r4, #0]
 8001546:	e7b6      	b.n	80014b6 <__gnu_unwind_pr_common+0x136>
 8001548:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800154a:	429c      	cmp	r4, r3
 800154c:	d1fa      	bne.n	8001544 <__gnu_unwind_pr_common+0x1c4>
 800154e:	2204      	movs	r2, #4
 8001550:	2100      	movs	r1, #0
 8001552:	e9c5 120b 	strd	r1, r2, [r5, #44]	; 0x2c
 8001556:	18a3      	adds	r3, r4, r2
 8001558:	f8c5 b028 	str.w	fp, [r5, #40]	; 0x28
 800155c:	636b      	str	r3, [r5, #52]	; 0x34
 800155e:	6823      	ldr	r3, [r4, #0]
 8001560:	428b      	cmp	r3, r1
 8001562:	db59      	blt.n	8001618 <__gnu_unwind_pr_common+0x298>
 8001564:	2301      	movs	r3, #1
 8001566:	9301      	str	r3, [sp, #4]
 8001568:	e7a8      	b.n	80014bc <__gnu_unwind_pr_common+0x13c>
 800156a:	f105 0358 	add.w	r3, r5, #88	; 0x58
 800156e:	f8cd 800c 	str.w	r8, [sp, #12]
 8001572:	f104 0a04 	add.w	sl, r4, #4
 8001576:	46b0      	mov	r8, r6
 8001578:	4691      	mov	r9, r2
 800157a:	461e      	mov	r6, r3
 800157c:	e00d      	b.n	800159a <__gnu_unwind_pr_common+0x21a>
 800157e:	9604      	str	r6, [sp, #16]
 8001580:	f7ff fd7e 	bl	8001080 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001584:	ab04      	add	r3, sp, #16
 8001586:	4601      	mov	r1, r0
 8001588:	2200      	movs	r2, #0
 800158a:	4628      	mov	r0, r5
 800158c:	f3af 8000 	nop.w
 8001590:	f109 0901 	add.w	r9, r9, #1
 8001594:	f10a 0a04 	add.w	sl, sl, #4
 8001598:	b9e8      	cbnz	r0, 80015d6 <__gnu_unwind_pr_common+0x256>
 800159a:	45d9      	cmp	r9, fp
 800159c:	4650      	mov	r0, sl
 800159e:	d1ee      	bne.n	800157e <__gnu_unwind_pr_common+0x1fe>
 80015a0:	4638      	mov	r0, r7
 80015a2:	210d      	movs	r1, #13
 80015a4:	f7ff fe80 	bl	80012a8 <_Unwind_GetGR>
 80015a8:	9b04      	ldr	r3, [sp, #16]
 80015aa:	6228      	str	r0, [r5, #32]
 80015ac:	e9c5 3409 	strd	r3, r4, [r5, #36]	; 0x24
 80015b0:	2006      	movs	r0, #6
 80015b2:	e710      	b.n	80013d6 <__gnu_unwind_pr_common+0x56>
 80015b4:	4681      	mov	r9, r0
 80015b6:	210d      	movs	r1, #13
 80015b8:	4638      	mov	r0, r7
 80015ba:	f7ff fe75 	bl	80012a8 <_Unwind_GetGR>
 80015be:	f1b9 0f02 	cmp.w	r9, #2
 80015c2:	6228      	str	r0, [r5, #32]
 80015c4:	d125      	bne.n	8001612 <__gnu_unwind_pr_common+0x292>
 80015c6:	462b      	mov	r3, r5
 80015c8:	9a04      	ldr	r2, [sp, #16]
 80015ca:	f843 2f2c 	str.w	r2, [r3, #44]!
 80015ce:	626b      	str	r3, [r5, #36]	; 0x24
 80015d0:	62ac      	str	r4, [r5, #40]	; 0x28
 80015d2:	2006      	movs	r0, #6
 80015d4:	e6ff      	b.n	80013d6 <__gnu_unwind_pr_common+0x56>
 80015d6:	4646      	mov	r6, r8
 80015d8:	6823      	ldr	r3, [r4, #0]
 80015da:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80015de:	e76a      	b.n	80014b6 <__gnu_unwind_pr_common+0x136>
 80015e0:	4620      	mov	r0, r4
 80015e2:	f7ff fc87 	bl	8000ef4 <selfrel_offset31>
 80015e6:	3404      	adds	r4, #4
 80015e8:	4602      	mov	r2, r0
 80015ea:	63ac      	str	r4, [r5, #56]	; 0x38
 80015ec:	4628      	mov	r0, r5
 80015ee:	4614      	mov	r4, r2
 80015f0:	f3af 8000 	nop.w
 80015f4:	2800      	cmp	r0, #0
 80015f6:	f43f aeed 	beq.w	80013d4 <__gnu_unwind_pr_common+0x54>
 80015fa:	4638      	mov	r0, r7
 80015fc:	4622      	mov	r2, r4
 80015fe:	210f      	movs	r1, #15
 8001600:	f7ff fe76 	bl	80012f0 <_Unwind_SetGR>
 8001604:	2007      	movs	r0, #7
 8001606:	e6e6      	b.n	80013d6 <__gnu_unwind_pr_common+0x56>
 8001608:	4638      	mov	r0, r7
 800160a:	210d      	movs	r1, #13
 800160c:	f7ff fe4c 	bl	80012a8 <_Unwind_GetGR>
 8001610:	6228      	str	r0, [r5, #32]
 8001612:	9b04      	ldr	r3, [sp, #16]
 8001614:	626b      	str	r3, [r5, #36]	; 0x24
 8001616:	e7db      	b.n	80015d0 <__gnu_unwind_pr_common+0x250>
 8001618:	f10b 0001 	add.w	r0, fp, #1
 800161c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001620:	e77a      	b.n	8001518 <__gnu_unwind_pr_common+0x198>
 8001622:	bf00      	nop
 8001624:	00000000 	.word	0x00000000

08001628 <__aeabi_unwind_cpp_pr0>:
 8001628:	2300      	movs	r3, #0
 800162a:	e6a9      	b.n	8001380 <__gnu_unwind_pr_common>

0800162c <__aeabi_unwind_cpp_pr1>:
 800162c:	2301      	movs	r3, #1
 800162e:	e6a7      	b.n	8001380 <__gnu_unwind_pr_common>

08001630 <__aeabi_unwind_cpp_pr2>:
 8001630:	2302      	movs	r3, #2
 8001632:	e6a5      	b.n	8001380 <__gnu_unwind_pr_common>

08001634 <_Unwind_VRS_Pop>:
 8001634:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001638:	4606      	mov	r6, r0
 800163a:	b0c3      	sub	sp, #268	; 0x10c
 800163c:	4615      	mov	r5, r2
 800163e:	461c      	mov	r4, r3
 8001640:	2904      	cmp	r1, #4
 8001642:	f200 80b9 	bhi.w	80017b8 <_Unwind_VRS_Pop+0x184>
 8001646:	e8df f001 	tbb	[pc, r1]
 800164a:	539a      	.short	0x539a
 800164c:	29b7      	.short	0x29b7
 800164e:	03          	.byte	0x03
 800164f:	00          	.byte	0x00
 8001650:	2c00      	cmp	r4, #0
 8001652:	f040 80b1 	bne.w	80017b8 <_Unwind_VRS_Pop+0x184>
 8001656:	2a10      	cmp	r2, #16
 8001658:	f200 80ae 	bhi.w	80017b8 <_Unwind_VRS_Pop+0x184>
 800165c:	6803      	ldr	r3, [r0, #0]
 800165e:	06d8      	lsls	r0, r3, #27
 8001660:	f100 80f3 	bmi.w	800184a <_Unwind_VRS_Pop+0x216>
 8001664:	af20      	add	r7, sp, #128	; 0x80
 8001666:	4638      	mov	r0, r7
 8001668:	f000 f992 	bl	8001990 <__gnu_Unwind_Save_WMMXC>
 800166c:	6bb0      	ldr	r0, [r6, #56]	; 0x38
 800166e:	2300      	movs	r3, #0
 8001670:	2401      	movs	r4, #1
 8001672:	fa04 f203 	lsl.w	r2, r4, r3
 8001676:	422a      	tst	r2, r5
 8001678:	4601      	mov	r1, r0
 800167a:	d004      	beq.n	8001686 <_Unwind_VRS_Pop+0x52>
 800167c:	f851 2b04 	ldr.w	r2, [r1], #4
 8001680:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 8001684:	4608      	mov	r0, r1
 8001686:	3301      	adds	r3, #1
 8001688:	2b04      	cmp	r3, #4
 800168a:	d1f2      	bne.n	8001672 <_Unwind_VRS_Pop+0x3e>
 800168c:	63b0      	str	r0, [r6, #56]	; 0x38
 800168e:	4638      	mov	r0, r7
 8001690:	f000 f974 	bl	800197c <__gnu_Unwind_Restore_WMMXC>
 8001694:	2000      	movs	r0, #0
 8001696:	b043      	add	sp, #268	; 0x10c
 8001698:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800169c:	2c03      	cmp	r4, #3
 800169e:	f040 808b 	bne.w	80017b8 <_Unwind_VRS_Pop+0x184>
 80016a2:	b294      	uxth	r4, r2
 80016a4:	eb04 4312 	add.w	r3, r4, r2, lsr #16
 80016a8:	2b10      	cmp	r3, #16
 80016aa:	ea4f 4512 	mov.w	r5, r2, lsr #16
 80016ae:	f200 8083 	bhi.w	80017b8 <_Unwind_VRS_Pop+0x184>
 80016b2:	6803      	ldr	r3, [r0, #0]
 80016b4:	071f      	lsls	r7, r3, #28
 80016b6:	f100 80d0 	bmi.w	800185a <_Unwind_VRS_Pop+0x226>
 80016ba:	af20      	add	r7, sp, #128	; 0x80
 80016bc:	4638      	mov	r0, r7
 80016be:	f000 f93b 	bl	8001938 <__gnu_Unwind_Save_WMMXD>
 80016c2:	eb07 01c5 	add.w	r1, r7, r5, lsl #3
 80016c6:	6bb5      	ldr	r5, [r6, #56]	; 0x38
 80016c8:	b154      	cbz	r4, 80016e0 <_Unwind_VRS_Pop+0xac>
 80016ca:	460b      	mov	r3, r1
 80016cc:	1ae8      	subs	r0, r5, r3
 80016ce:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80016d2:	00e4      	lsls	r4, r4, #3
 80016d4:	581a      	ldr	r2, [r3, r0]
 80016d6:	f843 2b04 	str.w	r2, [r3], #4
 80016da:	428b      	cmp	r3, r1
 80016dc:	d1fa      	bne.n	80016d4 <_Unwind_VRS_Pop+0xa0>
 80016de:	4425      	add	r5, r4
 80016e0:	4638      	mov	r0, r7
 80016e2:	63b5      	str	r5, [r6, #56]	; 0x38
 80016e4:	f000 f906 	bl	80018f4 <__gnu_Unwind_Restore_WMMXD>
 80016e8:	2000      	movs	r0, #0
 80016ea:	b043      	add	sp, #268	; 0x10c
 80016ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80016f0:	2c01      	cmp	r4, #1
 80016f2:	ea4f 4812 	mov.w	r8, r2, lsr #16
 80016f6:	b295      	uxth	r5, r2
 80016f8:	d05a      	beq.n	80017b0 <_Unwind_VRS_Pop+0x17c>
 80016fa:	2c05      	cmp	r4, #5
 80016fc:	d15c      	bne.n	80017b8 <_Unwind_VRS_Pop+0x184>
 80016fe:	eb08 0905 	add.w	r9, r8, r5
 8001702:	f1b9 0f20 	cmp.w	r9, #32
 8001706:	d857      	bhi.n	80017b8 <_Unwind_VRS_Pop+0x184>
 8001708:	f1b8 0f0f 	cmp.w	r8, #15
 800170c:	d977      	bls.n	80017fe <_Unwind_VRS_Pop+0x1ca>
 800170e:	46a9      	mov	r9, r5
 8001710:	2d00      	cmp	r5, #0
 8001712:	f040 8088 	bne.w	8001826 <_Unwind_VRS_Pop+0x1f2>
 8001716:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001718:	b36d      	cbz	r5, 8001776 <_Unwind_VRS_Pop+0x142>
 800171a:	af20      	add	r7, sp, #128	; 0x80
 800171c:	f04f 0900 	mov.w	r9, #0
 8001720:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 8001724:	3f04      	subs	r7, #4
 8001726:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800172a:	f853 1b04 	ldr.w	r1, [r3], #4
 800172e:	f847 1f04 	str.w	r1, [r7, #4]!
 8001732:	42ab      	cmp	r3, r5
 8001734:	d1f9      	bne.n	800172a <_Unwind_VRS_Pop+0xf6>
 8001736:	f1b9 0f00 	cmp.w	r9, #0
 800173a:	d00f      	beq.n	800175c <_Unwind_VRS_Pop+0x128>
 800173c:	466f      	mov	r7, sp
 800173e:	4641      	mov	r1, r8
 8001740:	2910      	cmp	r1, #16
 8001742:	bf38      	it	cc
 8001744:	2110      	movcc	r1, #16
 8001746:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 800174a:	3984      	subs	r1, #132	; 0x84
 800174c:	eb03 05c9 	add.w	r5, r3, r9, lsl #3
 8001750:	f853 0b04 	ldr.w	r0, [r3], #4
 8001754:	f841 0f04 	str.w	r0, [r1, #4]!
 8001758:	42ab      	cmp	r3, r5
 800175a:	d1f9      	bne.n	8001750 <_Unwind_VRS_Pop+0x11c>
 800175c:	2c01      	cmp	r4, #1
 800175e:	f000 8084 	beq.w	800186a <_Unwind_VRS_Pop+0x236>
 8001762:	f1b8 0f0f 	cmp.w	r8, #15
 8001766:	63b5      	str	r5, [r6, #56]	; 0x38
 8001768:	d945      	bls.n	80017f6 <_Unwind_VRS_Pop+0x1c2>
 800176a:	f1b9 0f00 	cmp.w	r9, #0
 800176e:	d002      	beq.n	8001776 <_Unwind_VRS_Pop+0x142>
 8001770:	4668      	mov	r0, sp
 8001772:	f000 f8b7 	bl	80018e4 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001776:	2000      	movs	r0, #0
 8001778:	b043      	add	sp, #268	; 0x10c
 800177a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800177e:	b9dc      	cbnz	r4, 80017b8 <_Unwind_VRS_Pop+0x184>
 8001780:	6b87      	ldr	r7, [r0, #56]	; 0x38
 8001782:	4623      	mov	r3, r4
 8001784:	2001      	movs	r0, #1
 8001786:	b294      	uxth	r4, r2
 8001788:	f106 0c04 	add.w	ip, r6, #4
 800178c:	fa00 f203 	lsl.w	r2, r0, r3
 8001790:	4222      	tst	r2, r4
 8001792:	4639      	mov	r1, r7
 8001794:	d004      	beq.n	80017a0 <_Unwind_VRS_Pop+0x16c>
 8001796:	f851 2b04 	ldr.w	r2, [r1], #4
 800179a:	f84c 2023 	str.w	r2, [ip, r3, lsl #2]
 800179e:	460f      	mov	r7, r1
 80017a0:	3301      	adds	r3, #1
 80017a2:	2b10      	cmp	r3, #16
 80017a4:	d1f2      	bne.n	800178c <_Unwind_VRS_Pop+0x158>
 80017a6:	f415 5000 	ands.w	r0, r5, #8192	; 0x2000
 80017aa:	d1e4      	bne.n	8001776 <_Unwind_VRS_Pop+0x142>
 80017ac:	63b7      	str	r7, [r6, #56]	; 0x38
 80017ae:	e004      	b.n	80017ba <_Unwind_VRS_Pop+0x186>
 80017b0:	eb08 0305 	add.w	r3, r8, r5
 80017b4:	2b10      	cmp	r3, #16
 80017b6:	d903      	bls.n	80017c0 <_Unwind_VRS_Pop+0x18c>
 80017b8:	2002      	movs	r0, #2
 80017ba:	b043      	add	sp, #268	; 0x10c
 80017bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80017c0:	f1b8 0f0f 	cmp.w	r8, #15
 80017c4:	d8f8      	bhi.n	80017b8 <_Unwind_VRS_Pop+0x184>
 80017c6:	6833      	ldr	r3, [r6, #0]
 80017c8:	07da      	lsls	r2, r3, #31
 80017ca:	d506      	bpl.n	80017da <_Unwind_VRS_Pop+0x1a6>
 80017cc:	4630      	mov	r0, r6
 80017ce:	f023 0303 	bic.w	r3, r3, #3
 80017d2:	f840 3b48 	str.w	r3, [r0], #72
 80017d6:	f000 f879 	bl	80018cc <__gnu_Unwind_Save_VFP>
 80017da:	af20      	add	r7, sp, #128	; 0x80
 80017dc:	4638      	mov	r0, r7
 80017de:	f000 f875 	bl	80018cc <__gnu_Unwind_Save_VFP>
 80017e2:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80017e4:	2d00      	cmp	r5, #0
 80017e6:	d199      	bne.n	800171c <_Unwind_VRS_Pop+0xe8>
 80017e8:	461d      	mov	r5, r3
 80017ea:	3504      	adds	r5, #4
 80017ec:	63b5      	str	r5, [r6, #56]	; 0x38
 80017ee:	4638      	mov	r0, r7
 80017f0:	f000 f868 	bl	80018c4 <__gnu_Unwind_Restore_VFP>
 80017f4:	e7bf      	b.n	8001776 <_Unwind_VRS_Pop+0x142>
 80017f6:	a820      	add	r0, sp, #128	; 0x80
 80017f8:	f000 f86c 	bl	80018d4 <__gnu_Unwind_Restore_VFP_D>
 80017fc:	e7b5      	b.n	800176a <_Unwind_VRS_Pop+0x136>
 80017fe:	f1b9 0f10 	cmp.w	r9, #16
 8001802:	d940      	bls.n	8001886 <_Unwind_VRS_Pop+0x252>
 8001804:	f1a9 0910 	sub.w	r9, r9, #16
 8001808:	6833      	ldr	r3, [r6, #0]
 800180a:	07d9      	lsls	r1, r3, #31
 800180c:	d508      	bpl.n	8001820 <_Unwind_VRS_Pop+0x1ec>
 800180e:	f023 0301 	bic.w	r3, r3, #1
 8001812:	4630      	mov	r0, r6
 8001814:	f043 0302 	orr.w	r3, r3, #2
 8001818:	f840 3b48 	str.w	r3, [r0], #72
 800181c:	f000 f85e 	bl	80018dc <__gnu_Unwind_Save_VFP_D>
 8001820:	f1b9 0f00 	cmp.w	r9, #0
 8001824:	d032      	beq.n	800188c <_Unwind_VRS_Pop+0x258>
 8001826:	6833      	ldr	r3, [r6, #0]
 8001828:	075a      	lsls	r2, r3, #29
 800182a:	d420      	bmi.n	800186e <_Unwind_VRS_Pop+0x23a>
 800182c:	f1b8 0f0f 	cmp.w	r8, #15
 8001830:	d925      	bls.n	800187e <_Unwind_VRS_Pop+0x24a>
 8001832:	466f      	mov	r7, sp
 8001834:	4638      	mov	r0, r7
 8001836:	f1c8 0510 	rsb	r5, r8, #16
 800183a:	f000 f857 	bl	80018ec <__gnu_Unwind_Save_VFP_D_16_to_31>
 800183e:	2d00      	cmp	r5, #0
 8001840:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001842:	f77f af7c 	ble.w	800173e <_Unwind_VRS_Pop+0x10a>
 8001846:	af20      	add	r7, sp, #128	; 0x80
 8001848:	e76a      	b.n	8001720 <_Unwind_VRS_Pop+0xec>
 800184a:	f023 0310 	bic.w	r3, r3, #16
 800184e:	6033      	str	r3, [r6, #0]
 8001850:	f506 70e8 	add.w	r0, r6, #464	; 0x1d0
 8001854:	f000 f89c 	bl	8001990 <__gnu_Unwind_Save_WMMXC>
 8001858:	e704      	b.n	8001664 <_Unwind_VRS_Pop+0x30>
 800185a:	f023 0308 	bic.w	r3, r3, #8
 800185e:	6003      	str	r3, [r0, #0]
 8001860:	f500 70a8 	add.w	r0, r0, #336	; 0x150
 8001864:	f000 f868 	bl	8001938 <__gnu_Unwind_Save_WMMXD>
 8001868:	e727      	b.n	80016ba <_Unwind_VRS_Pop+0x86>
 800186a:	af20      	add	r7, sp, #128	; 0x80
 800186c:	e7bd      	b.n	80017ea <_Unwind_VRS_Pop+0x1b6>
 800186e:	4630      	mov	r0, r6
 8001870:	f023 0304 	bic.w	r3, r3, #4
 8001874:	f840 3bd0 	str.w	r3, [r0], #208
 8001878:	f000 f838 	bl	80018ec <__gnu_Unwind_Save_VFP_D_16_to_31>
 800187c:	e7d6      	b.n	800182c <_Unwind_VRS_Pop+0x1f8>
 800187e:	a820      	add	r0, sp, #128	; 0x80
 8001880:	f000 f82c 	bl	80018dc <__gnu_Unwind_Save_VFP_D>
 8001884:	e7d5      	b.n	8001832 <_Unwind_VRS_Pop+0x1fe>
 8001886:	f04f 0900 	mov.w	r9, #0
 800188a:	e7bd      	b.n	8001808 <_Unwind_VRS_Pop+0x1d4>
 800188c:	f1b8 0f0f 	cmp.w	r8, #15
 8001890:	f63f af41 	bhi.w	8001716 <_Unwind_VRS_Pop+0xe2>
 8001894:	af20      	add	r7, sp, #128	; 0x80
 8001896:	4638      	mov	r0, r7
 8001898:	f000 f820 	bl	80018dc <__gnu_Unwind_Save_VFP_D>
 800189c:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 800189e:	2d00      	cmp	r5, #0
 80018a0:	f47f af3c 	bne.w	800171c <_Unwind_VRS_Pop+0xe8>
 80018a4:	4638      	mov	r0, r7
 80018a6:	f000 f815 	bl	80018d4 <__gnu_Unwind_Restore_VFP_D>
 80018aa:	e764      	b.n	8001776 <_Unwind_VRS_Pop+0x142>

080018ac <__restore_core_regs>:
 80018ac:	f100 0134 	add.w	r1, r0, #52	; 0x34
 80018b0:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 80018b4:	469c      	mov	ip, r3
 80018b6:	46a6      	mov	lr, r4
 80018b8:	f84c 5d04 	str.w	r5, [ip, #-4]!
 80018bc:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80018c0:	46e5      	mov	sp, ip
 80018c2:	bd00      	pop	{pc}

080018c4 <__gnu_Unwind_Restore_VFP>:
 80018c4:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop

080018cc <__gnu_Unwind_Save_VFP>:
 80018cc:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop

080018d4 <__gnu_Unwind_Restore_VFP_D>:
 80018d4:	ec90 0b20 	vldmia	r0, {d0-d15}
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop

080018dc <__gnu_Unwind_Save_VFP_D>:
 80018dc:	ec80 0b20 	vstmia	r0, {d0-d15}
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop

080018e4 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80018e4:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop

080018ec <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80018ec:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop

080018f4 <__gnu_Unwind_Restore_WMMXD>:
 80018f4:	ecf0 0102 	ldfe	f0, [r0], #8
 80018f8:	ecf0 1102 	ldfe	f1, [r0], #8
 80018fc:	ecf0 2102 	ldfe	f2, [r0], #8
 8001900:	ecf0 3102 	ldfe	f3, [r0], #8
 8001904:	ecf0 4102 	ldfe	f4, [r0], #8
 8001908:	ecf0 5102 	ldfe	f5, [r0], #8
 800190c:	ecf0 6102 	ldfe	f6, [r0], #8
 8001910:	ecf0 7102 	ldfe	f7, [r0], #8
 8001914:	ecf0 8102 	ldfp	f0, [r0], #8
 8001918:	ecf0 9102 	ldfp	f1, [r0], #8
 800191c:	ecf0 a102 	ldfp	f2, [r0], #8
 8001920:	ecf0 b102 	ldfp	f3, [r0], #8
 8001924:	ecf0 c102 	ldfp	f4, [r0], #8
 8001928:	ecf0 d102 	ldfp	f5, [r0], #8
 800192c:	ecf0 e102 	ldfp	f6, [r0], #8
 8001930:	ecf0 f102 	ldfp	f7, [r0], #8
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop

08001938 <__gnu_Unwind_Save_WMMXD>:
 8001938:	ece0 0102 	stfe	f0, [r0], #8
 800193c:	ece0 1102 	stfe	f1, [r0], #8
 8001940:	ece0 2102 	stfe	f2, [r0], #8
 8001944:	ece0 3102 	stfe	f3, [r0], #8
 8001948:	ece0 4102 	stfe	f4, [r0], #8
 800194c:	ece0 5102 	stfe	f5, [r0], #8
 8001950:	ece0 6102 	stfe	f6, [r0], #8
 8001954:	ece0 7102 	stfe	f7, [r0], #8
 8001958:	ece0 8102 	stfp	f0, [r0], #8
 800195c:	ece0 9102 	stfp	f1, [r0], #8
 8001960:	ece0 a102 	stfp	f2, [r0], #8
 8001964:	ece0 b102 	stfp	f3, [r0], #8
 8001968:	ece0 c102 	stfp	f4, [r0], #8
 800196c:	ece0 d102 	stfp	f5, [r0], #8
 8001970:	ece0 e102 	stfp	f6, [r0], #8
 8001974:	ece0 f102 	stfp	f7, [r0], #8
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop

0800197c <__gnu_Unwind_Restore_WMMXC>:
 800197c:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8001980:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001984:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001988:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop

08001990 <__gnu_Unwind_Save_WMMXC>:
 8001990:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001994:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001998:	fca0 a101 	stc2	1, cr10, [r0], #4
 800199c:	fca0 b101 	stc2	1, cr11, [r0], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop

080019a4 <_Unwind_RaiseException>:
 80019a4:	46ec      	mov	ip, sp
 80019a6:	b500      	push	{lr}
 80019a8:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019ac:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019b0:	f04f 0300 	mov.w	r3, #0
 80019b4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019b8:	a901      	add	r1, sp, #4
 80019ba:	f7ff fbf1 	bl	80011a0 <__gnu_Unwind_RaiseException>
 80019be:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019c2:	b012      	add	sp, #72	; 0x48
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop

080019c8 <_Unwind_Resume>:
 80019c8:	46ec      	mov	ip, sp
 80019ca:	b500      	push	{lr}
 80019cc:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019d0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019d4:	f04f 0300 	mov.w	r3, #0
 80019d8:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019dc:	a901      	add	r1, sp, #4
 80019de:	f7ff fc19 	bl	8001214 <__gnu_Unwind_Resume>
 80019e2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019e6:	b012      	add	sp, #72	; 0x48
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop

080019ec <_Unwind_Resume_or_Rethrow>:
 80019ec:	46ec      	mov	ip, sp
 80019ee:	b500      	push	{lr}
 80019f0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019f4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019f8:	f04f 0300 	mov.w	r3, #0
 80019fc:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a00:	a901      	add	r1, sp, #4
 8001a02:	f7ff fc29 	bl	8001258 <__gnu_Unwind_Resume_or_Rethrow>
 8001a06:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a0a:	b012      	add	sp, #72	; 0x48
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop

08001a10 <_Unwind_ForcedUnwind>:
 8001a10:	46ec      	mov	ip, sp
 8001a12:	b500      	push	{lr}
 8001a14:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a18:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a1c:	f04f 0300 	mov.w	r3, #0
 8001a20:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a24:	ab01      	add	r3, sp, #4
 8001a26:	f7ff fbeb 	bl	8001200 <__gnu_Unwind_ForcedUnwind>
 8001a2a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a2e:	b012      	add	sp, #72	; 0x48
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop

08001a34 <_Unwind_Backtrace>:
 8001a34:	46ec      	mov	ip, sp
 8001a36:	b500      	push	{lr}
 8001a38:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a3c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a40:	f04f 0300 	mov.w	r3, #0
 8001a44:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a48:	aa01      	add	r2, sp, #4
 8001a4a:	f7ff fc5d 	bl	8001308 <__gnu_Unwind_Backtrace>
 8001a4e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a52:	b012      	add	sp, #72	; 0x48
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop

08001a58 <next_unwind_byte>:
 8001a58:	7a02      	ldrb	r2, [r0, #8]
 8001a5a:	b97a      	cbnz	r2, 8001a7c <next_unwind_byte+0x24>
 8001a5c:	7a43      	ldrb	r3, [r0, #9]
 8001a5e:	b1a3      	cbz	r3, 8001a8a <next_unwind_byte+0x32>
 8001a60:	6842      	ldr	r2, [r0, #4]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	b410      	push	{r4}
 8001a66:	7243      	strb	r3, [r0, #9]
 8001a68:	6813      	ldr	r3, [r2, #0]
 8001a6a:	2103      	movs	r1, #3
 8001a6c:	1d14      	adds	r4, r2, #4
 8001a6e:	7201      	strb	r1, [r0, #8]
 8001a70:	021a      	lsls	r2, r3, #8
 8001a72:	6044      	str	r4, [r0, #4]
 8001a74:	6002      	str	r2, [r0, #0]
 8001a76:	bc10      	pop	{r4}
 8001a78:	0e18      	lsrs	r0, r3, #24
 8001a7a:	4770      	bx	lr
 8001a7c:	6803      	ldr	r3, [r0, #0]
 8001a7e:	3a01      	subs	r2, #1
 8001a80:	7202      	strb	r2, [r0, #8]
 8001a82:	021a      	lsls	r2, r3, #8
 8001a84:	6002      	str	r2, [r0, #0]
 8001a86:	0e18      	lsrs	r0, r3, #24
 8001a88:	4770      	bx	lr
 8001a8a:	20b0      	movs	r0, #176	; 0xb0
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop

08001a90 <_Unwind_GetGR.constprop.0>:
 8001a90:	b500      	push	{lr}
 8001a92:	b085      	sub	sp, #20
 8001a94:	aa03      	add	r2, sp, #12
 8001a96:	2300      	movs	r3, #0
 8001a98:	9200      	str	r2, [sp, #0]
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	220c      	movs	r2, #12
 8001a9e:	f7ff fbeb 	bl	8001278 <_Unwind_VRS_Get>
 8001aa2:	9803      	ldr	r0, [sp, #12]
 8001aa4:	b005      	add	sp, #20
 8001aa6:	f85d fb04 	ldr.w	pc, [sp], #4
 8001aaa:	bf00      	nop

08001aac <unwind_UCB_from_context>:
 8001aac:	e7f0      	b.n	8001a90 <_Unwind_GetGR.constprop.0>
 8001aae:	bf00      	nop

08001ab0 <__gnu_unwind_execute>:
 8001ab0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ab4:	4605      	mov	r5, r0
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	460e      	mov	r6, r1
 8001aba:	f04f 0800 	mov.w	r8, #0
 8001abe:	4630      	mov	r0, r6
 8001ac0:	f7ff ffca 	bl	8001a58 <next_unwind_byte>
 8001ac4:	28b0      	cmp	r0, #176	; 0xb0
 8001ac6:	4604      	mov	r4, r0
 8001ac8:	f000 80b2 	beq.w	8001c30 <__gnu_unwind_execute+0x180>
 8001acc:	0607      	lsls	r7, r0, #24
 8001ace:	d520      	bpl.n	8001b12 <__gnu_unwind_execute+0x62>
 8001ad0:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001ad4:	2b80      	cmp	r3, #128	; 0x80
 8001ad6:	d04d      	beq.n	8001b74 <__gnu_unwind_execute+0xc4>
 8001ad8:	2b90      	cmp	r3, #144	; 0x90
 8001ada:	d036      	beq.n	8001b4a <__gnu_unwind_execute+0x9a>
 8001adc:	2ba0      	cmp	r3, #160	; 0xa0
 8001ade:	d060      	beq.n	8001ba2 <__gnu_unwind_execute+0xf2>
 8001ae0:	2bb0      	cmp	r3, #176	; 0xb0
 8001ae2:	d074      	beq.n	8001bce <__gnu_unwind_execute+0x11e>
 8001ae4:	2bc0      	cmp	r3, #192	; 0xc0
 8001ae6:	f000 808b 	beq.w	8001c00 <__gnu_unwind_execute+0x150>
 8001aea:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001aee:	2bd0      	cmp	r3, #208	; 0xd0
 8001af0:	d10b      	bne.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001af2:	f000 0207 	and.w	r2, r0, #7
 8001af6:	3201      	adds	r2, #1
 8001af8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001afc:	2305      	movs	r3, #5
 8001afe:	2101      	movs	r1, #1
 8001b00:	4628      	mov	r0, r5
 8001b02:	f7ff fd97 	bl	8001634 <_Unwind_VRS_Pop>
 8001b06:	2800      	cmp	r0, #0
 8001b08:	d0d9      	beq.n	8001abe <__gnu_unwind_execute+0xe>
 8001b0a:	2009      	movs	r0, #9
 8001b0c:	b005      	add	sp, #20
 8001b0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b12:	f10d 090c 	add.w	r9, sp, #12
 8001b16:	2300      	movs	r3, #0
 8001b18:	4619      	mov	r1, r3
 8001b1a:	0087      	lsls	r7, r0, #2
 8001b1c:	f8cd 9000 	str.w	r9, [sp]
 8001b20:	220d      	movs	r2, #13
 8001b22:	4628      	mov	r0, r5
 8001b24:	f7ff fba8 	bl	8001278 <_Unwind_VRS_Get>
 8001b28:	b2ff      	uxtb	r7, r7
 8001b2a:	9b03      	ldr	r3, [sp, #12]
 8001b2c:	f8cd 9000 	str.w	r9, [sp]
 8001b30:	3704      	adds	r7, #4
 8001b32:	0660      	lsls	r0, r4, #25
 8001b34:	bf4c      	ite	mi
 8001b36:	1bdf      	submi	r7, r3, r7
 8001b38:	18ff      	addpl	r7, r7, r3
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	220d      	movs	r2, #13
 8001b40:	4628      	mov	r0, r5
 8001b42:	9703      	str	r7, [sp, #12]
 8001b44:	f7ff fbbc 	bl	80012c0 <_Unwind_VRS_Set>
 8001b48:	e7b9      	b.n	8001abe <__gnu_unwind_execute+0xe>
 8001b4a:	f000 030d 	and.w	r3, r0, #13
 8001b4e:	2b0d      	cmp	r3, #13
 8001b50:	d0db      	beq.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001b52:	af03      	add	r7, sp, #12
 8001b54:	2300      	movs	r3, #0
 8001b56:	f000 020f 	and.w	r2, r0, #15
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	9700      	str	r7, [sp, #0]
 8001b5e:	4628      	mov	r0, r5
 8001b60:	f7ff fb8a 	bl	8001278 <_Unwind_VRS_Get>
 8001b64:	2300      	movs	r3, #0
 8001b66:	9700      	str	r7, [sp, #0]
 8001b68:	4619      	mov	r1, r3
 8001b6a:	220d      	movs	r2, #13
 8001b6c:	4628      	mov	r0, r5
 8001b6e:	f7ff fba7 	bl	80012c0 <_Unwind_VRS_Set>
 8001b72:	e7a4      	b.n	8001abe <__gnu_unwind_execute+0xe>
 8001b74:	4630      	mov	r0, r6
 8001b76:	f7ff ff6f 	bl	8001a58 <next_unwind_byte>
 8001b7a:	0224      	lsls	r4, r4, #8
 8001b7c:	4320      	orrs	r0, r4
 8001b7e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8001b82:	d0c2      	beq.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001b84:	0104      	lsls	r4, r0, #4
 8001b86:	2300      	movs	r3, #0
 8001b88:	b2a2      	uxth	r2, r4
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4628      	mov	r0, r5
 8001b8e:	f7ff fd51 	bl	8001634 <_Unwind_VRS_Pop>
 8001b92:	2800      	cmp	r0, #0
 8001b94:	d1b9      	bne.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001b96:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001b9a:	bf18      	it	ne
 8001b9c:	f04f 0801 	movne.w	r8, #1
 8001ba0:	e78d      	b.n	8001abe <__gnu_unwind_execute+0xe>
 8001ba2:	43c2      	mvns	r2, r0
 8001ba4:	f002 0307 	and.w	r3, r2, #7
 8001ba8:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001bac:	411a      	asrs	r2, r3
 8001bae:	0701      	lsls	r1, r0, #28
 8001bb0:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001bb4:	f04f 0300 	mov.w	r3, #0
 8001bb8:	bf48      	it	mi
 8001bba:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	4628      	mov	r0, r5
 8001bc2:	f7ff fd37 	bl	8001634 <_Unwind_VRS_Pop>
 8001bc6:	2800      	cmp	r0, #0
 8001bc8:	f43f af79 	beq.w	8001abe <__gnu_unwind_execute+0xe>
 8001bcc:	e79d      	b.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001bce:	28b1      	cmp	r0, #177	; 0xb1
 8001bd0:	d033      	beq.n	8001c3a <__gnu_unwind_execute+0x18a>
 8001bd2:	28b2      	cmp	r0, #178	; 0xb2
 8001bd4:	f000 808b 	beq.w	8001cee <__gnu_unwind_execute+0x23e>
 8001bd8:	28b3      	cmp	r0, #179	; 0xb3
 8001bda:	d039      	beq.n	8001c50 <__gnu_unwind_execute+0x1a0>
 8001bdc:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001be0:	2bb4      	cmp	r3, #180	; 0xb4
 8001be2:	d092      	beq.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001be4:	f000 0207 	and.w	r2, r0, #7
 8001be8:	3201      	adds	r2, #1
 8001bea:	2301      	movs	r3, #1
 8001bec:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4628      	mov	r0, r5
 8001bf4:	f7ff fd1e 	bl	8001634 <_Unwind_VRS_Pop>
 8001bf8:	2800      	cmp	r0, #0
 8001bfa:	f43f af60 	beq.w	8001abe <__gnu_unwind_execute+0xe>
 8001bfe:	e784      	b.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001c00:	28c6      	cmp	r0, #198	; 0xc6
 8001c02:	d042      	beq.n	8001c8a <__gnu_unwind_execute+0x1da>
 8001c04:	28c7      	cmp	r0, #199	; 0xc7
 8001c06:	d04c      	beq.n	8001ca2 <__gnu_unwind_execute+0x1f2>
 8001c08:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001c0c:	2bc0      	cmp	r3, #192	; 0xc0
 8001c0e:	d05b      	beq.n	8001cc8 <__gnu_unwind_execute+0x218>
 8001c10:	28c8      	cmp	r0, #200	; 0xc8
 8001c12:	d060      	beq.n	8001cd6 <__gnu_unwind_execute+0x226>
 8001c14:	28c9      	cmp	r0, #201	; 0xc9
 8001c16:	f47f af78 	bne.w	8001b0a <__gnu_unwind_execute+0x5a>
 8001c1a:	4630      	mov	r0, r6
 8001c1c:	f7ff ff1c 	bl	8001a58 <next_unwind_byte>
 8001c20:	0302      	lsls	r2, r0, #12
 8001c22:	f000 000f 	and.w	r0, r0, #15
 8001c26:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001c2a:	3001      	adds	r0, #1
 8001c2c:	4302      	orrs	r2, r0
 8001c2e:	e765      	b.n	8001afc <__gnu_unwind_execute+0x4c>
 8001c30:	f1b8 0f00 	cmp.w	r8, #0
 8001c34:	d018      	beq.n	8001c68 <__gnu_unwind_execute+0x1b8>
 8001c36:	2000      	movs	r0, #0
 8001c38:	e768      	b.n	8001b0c <__gnu_unwind_execute+0x5c>
 8001c3a:	4630      	mov	r0, r6
 8001c3c:	f7ff ff0c 	bl	8001a58 <next_unwind_byte>
 8001c40:	4602      	mov	r2, r0
 8001c42:	2800      	cmp	r0, #0
 8001c44:	f43f af61 	beq.w	8001b0a <__gnu_unwind_execute+0x5a>
 8001c48:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001c4c:	d0d0      	beq.n	8001bf0 <__gnu_unwind_execute+0x140>
 8001c4e:	e75c      	b.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001c50:	4630      	mov	r0, r6
 8001c52:	f7ff ff01 	bl	8001a58 <next_unwind_byte>
 8001c56:	0301      	lsls	r1, r0, #12
 8001c58:	f000 000f 	and.w	r0, r0, #15
 8001c5c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001c60:	1c42      	adds	r2, r0, #1
 8001c62:	2301      	movs	r3, #1
 8001c64:	430a      	orrs	r2, r1
 8001c66:	e7c3      	b.n	8001bf0 <__gnu_unwind_execute+0x140>
 8001c68:	ac03      	add	r4, sp, #12
 8001c6a:	4643      	mov	r3, r8
 8001c6c:	220e      	movs	r2, #14
 8001c6e:	4641      	mov	r1, r8
 8001c70:	9400      	str	r4, [sp, #0]
 8001c72:	4628      	mov	r0, r5
 8001c74:	f7ff fb00 	bl	8001278 <_Unwind_VRS_Get>
 8001c78:	9400      	str	r4, [sp, #0]
 8001c7a:	4628      	mov	r0, r5
 8001c7c:	4643      	mov	r3, r8
 8001c7e:	220f      	movs	r2, #15
 8001c80:	4641      	mov	r1, r8
 8001c82:	f7ff fb1d 	bl	80012c0 <_Unwind_VRS_Set>
 8001c86:	4640      	mov	r0, r8
 8001c88:	e740      	b.n	8001b0c <__gnu_unwind_execute+0x5c>
 8001c8a:	4630      	mov	r0, r6
 8001c8c:	f7ff fee4 	bl	8001a58 <next_unwind_byte>
 8001c90:	0301      	lsls	r1, r0, #12
 8001c92:	f000 000f 	and.w	r0, r0, #15
 8001c96:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001c9a:	1c42      	adds	r2, r0, #1
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	e7a6      	b.n	8001bf0 <__gnu_unwind_execute+0x140>
 8001ca2:	4630      	mov	r0, r6
 8001ca4:	f7ff fed8 	bl	8001a58 <next_unwind_byte>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	2800      	cmp	r0, #0
 8001cac:	f43f af2d 	beq.w	8001b0a <__gnu_unwind_execute+0x5a>
 8001cb0:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001cb4:	f47f af29 	bne.w	8001b0a <__gnu_unwind_execute+0x5a>
 8001cb8:	2104      	movs	r1, #4
 8001cba:	4628      	mov	r0, r5
 8001cbc:	f7ff fcba 	bl	8001634 <_Unwind_VRS_Pop>
 8001cc0:	2800      	cmp	r0, #0
 8001cc2:	f43f aefc 	beq.w	8001abe <__gnu_unwind_execute+0xe>
 8001cc6:	e720      	b.n	8001b0a <__gnu_unwind_execute+0x5a>
 8001cc8:	f000 020f 	and.w	r2, r0, #15
 8001ccc:	3201      	adds	r2, #1
 8001cce:	2303      	movs	r3, #3
 8001cd0:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001cd4:	e78c      	b.n	8001bf0 <__gnu_unwind_execute+0x140>
 8001cd6:	4630      	mov	r0, r6
 8001cd8:	f7ff febe 	bl	8001a58 <next_unwind_byte>
 8001cdc:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001ce0:	f000 030f 	and.w	r3, r0, #15
 8001ce4:	3210      	adds	r2, #16
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001cec:	e706      	b.n	8001afc <__gnu_unwind_execute+0x4c>
 8001cee:	2300      	movs	r3, #0
 8001cf0:	f10d 090c 	add.w	r9, sp, #12
 8001cf4:	220d      	movs	r2, #13
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	f8cd 9000 	str.w	r9, [sp]
 8001cfc:	4628      	mov	r0, r5
 8001cfe:	f7ff fabb 	bl	8001278 <_Unwind_VRS_Get>
 8001d02:	4630      	mov	r0, r6
 8001d04:	f7ff fea8 	bl	8001a58 <next_unwind_byte>
 8001d08:	0602      	lsls	r2, r0, #24
 8001d0a:	f04f 0702 	mov.w	r7, #2
 8001d0e:	d50c      	bpl.n	8001d2a <__gnu_unwind_execute+0x27a>
 8001d10:	9b03      	ldr	r3, [sp, #12]
 8001d12:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001d16:	40b8      	lsls	r0, r7
 8001d18:	4403      	add	r3, r0
 8001d1a:	4630      	mov	r0, r6
 8001d1c:	9303      	str	r3, [sp, #12]
 8001d1e:	f7ff fe9b 	bl	8001a58 <next_unwind_byte>
 8001d22:	0603      	lsls	r3, r0, #24
 8001d24:	f107 0707 	add.w	r7, r7, #7
 8001d28:	d4f2      	bmi.n	8001d10 <__gnu_unwind_execute+0x260>
 8001d2a:	9b03      	ldr	r3, [sp, #12]
 8001d2c:	f8cd 9000 	str.w	r9, [sp]
 8001d30:	f000 047f 	and.w	r4, r0, #127	; 0x7f
 8001d34:	f503 7201 	add.w	r2, r3, #516	; 0x204
 8001d38:	40bc      	lsls	r4, r7
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	4414      	add	r4, r2
 8001d3e:	4619      	mov	r1, r3
 8001d40:	220d      	movs	r2, #13
 8001d42:	4628      	mov	r0, r5
 8001d44:	9403      	str	r4, [sp, #12]
 8001d46:	f7ff fabb 	bl	80012c0 <_Unwind_VRS_Set>
 8001d4a:	e6b8      	b.n	8001abe <__gnu_unwind_execute+0xe>

08001d4c <__gnu_unwind_frame>:
 8001d4c:	b510      	push	{r4, lr}
 8001d4e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8001d50:	b084      	sub	sp, #16
 8001d52:	6853      	ldr	r3, [r2, #4]
 8001d54:	2403      	movs	r4, #3
 8001d56:	f88d 400c 	strb.w	r4, [sp, #12]
 8001d5a:	021b      	lsls	r3, r3, #8
 8001d5c:	f102 0408 	add.w	r4, r2, #8
 8001d60:	4608      	mov	r0, r1
 8001d62:	79d2      	ldrb	r2, [r2, #7]
 8001d64:	9301      	str	r3, [sp, #4]
 8001d66:	a901      	add	r1, sp, #4
 8001d68:	9402      	str	r4, [sp, #8]
 8001d6a:	f88d 200d 	strb.w	r2, [sp, #13]
 8001d6e:	f7ff fe9f 	bl	8001ab0 <__gnu_unwind_execute>
 8001d72:	b004      	add	sp, #16
 8001d74:	bd10      	pop	{r4, pc}
 8001d76:	bf00      	nop

08001d78 <_Unwind_GetRegionStart>:
 8001d78:	b508      	push	{r3, lr}
 8001d7a:	f7ff fe97 	bl	8001aac <unwind_UCB_from_context>
 8001d7e:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001d80:	bd08      	pop	{r3, pc}
 8001d82:	bf00      	nop

08001d84 <_Unwind_GetLanguageSpecificData>:
 8001d84:	b508      	push	{r3, lr}
 8001d86:	f7ff fe91 	bl	8001aac <unwind_UCB_from_context>
 8001d8a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001d8c:	79c3      	ldrb	r3, [r0, #7]
 8001d8e:	3302      	adds	r3, #2
 8001d90:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001d94:	bd08      	pop	{r3, pc}
 8001d96:	bf00      	nop

08001d98 <__aeabi_idiv0>:
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop

08001d9c <_ZN15Adafruit_BME680C1Ev>:
  _BME680_SoftwareSPI_SCK = -1;
  _filterEnabled = _tempEnabled = _humEnabled = _presEnabled = _gasEnabled =
      false;
}*/

Adafruit_BME680::Adafruit_BME680()
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
    : _cs(-1), _meas_start(0), _meas_period(0) {
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	22ff      	movs	r2, #255	; 0xff
 8001da8:	771a      	strb	r2, [r3, #28]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	621a      	str	r2, [r3, #32]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	849a      	strh	r2, [r3, #36]	; 0x24
  //_wire = theWire;
  _BME680_SoftwareSPI_MOSI = -1;
 8001db6:	4b11      	ldr	r3, [pc, #68]	; (8001dfc <_ZN15Adafruit_BME680C1Ev+0x60>)
 8001db8:	22ff      	movs	r2, #255	; 0xff
 8001dba:	701a      	strb	r2, [r3, #0]
  _BME680_SoftwareSPI_MISO = -1;
 8001dbc:	4b10      	ldr	r3, [pc, #64]	; (8001e00 <_ZN15Adafruit_BME680C1Ev+0x64>)
 8001dbe:	22ff      	movs	r2, #255	; 0xff
 8001dc0:	701a      	strb	r2, [r3, #0]
  _BME680_SoftwareSPI_SCK = -1;
 8001dc2:	4b10      	ldr	r3, [pc, #64]	; (8001e04 <_ZN15Adafruit_BME680C1Ev+0x68>)
 8001dc4:	22ff      	movs	r2, #255	; 0xff
 8001dc6:	701a      	strb	r2, [r3, #0]
  _filterEnabled = _tempEnabled = _humEnabled = _presEnabled = _gasEnabled =
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	751a      	strb	r2, [r3, #20]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	7d1a      	ldrb	r2, [r3, #20]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	74da      	strb	r2, [r3, #19]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	7cda      	ldrb	r2, [r3, #19]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	749a      	strb	r2, [r3, #18]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	7c9a      	ldrb	r2, [r3, #18]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	745a      	strb	r2, [r3, #17]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	7c5a      	ldrb	r2, [r3, #17]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	741a      	strb	r2, [r3, #16]
      false;
}
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4618      	mov	r0, r3
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	2000024c 	.word	0x2000024c
 8001e00:	2000024d 	.word	0x2000024d
 8001e04:	2000024e 	.word	0x2000024e

08001e08 <_Z5i2cOkv>:
{
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
}

bool i2cOk() {
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
	i2cOk_ii = 0;
 8001e0c:	4b06      	ldr	r3, [pc, #24]	; (8001e28 <_Z5i2cOkv+0x20>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	601a      	str	r2, [r3, #0]
	i2cOk_ret = true;
 8001e12:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <_Z5i2cOkv+0x24>)
 8001e14:	2201      	movs	r2, #1
 8001e16:	701a      	strb	r2, [r3, #0]
	HAL_Delay(100);
 8001e18:	2064      	movs	r0, #100	; 0x64
 8001e1a:	f003 fa7a 	bl	8005312 <HAL_Delay>
	return(i2cOk_ret);
 8001e1e:	4b03      	ldr	r3, [pc, #12]	; (8001e2c <_Z5i2cOkv+0x24>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
//			printf( "i2cOk() i2cOk_ii: %d \n", i2cOk_ii );
			break;
		}
	}
	return(i2cOk_ret);
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	20000250 	.word	0x20000250
 8001e2c:	20000000 	.word	0x20000000

08001e30 <_ZN13SFE_UBLOX_GPSC1Ev>:

SFE_UBLOX_GPS::SFE_UBLOX_GPS(void)
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	22ff      	movs	r2, #255	; 0xff
 8001e3c:	701a      	strb	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	f883 2235 	strb.w	r2, [r3, #565]	; 0x235
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2242      	movs	r2, #66	; 0x42
 8001e62:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 2239 	strb.w	r2, [r3, #569]	; 0x239
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f8a3 2342 	strh.w	r2, [r3, #834]	; 0x342
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f8a3 2344 	strh.w	r2, [r3, #836]	; 0x344
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f8a3 2346 	strh.w	r2, [r3, #838]	; 0x346
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f203 223a 	addw	r2, r3, #570	; 0x23a
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f8c3 2348 	str.w	r2, [r3, #840]	; 0x348
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	f883 234c 	strb.w	r2, [r3, #844]	; 0x34c
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 234d 	strb.w	r2, [r3, #845]	; 0x34d
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2202      	movs	r2, #2
 8001ebe:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2202      	movs	r2, #2
 8001ec6:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f8a3 2354 	strh.w	r2, [r3, #852]	; 0x354
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f503 720f 	add.w	r2, r3, #572	; 0x23c
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2200      	movs	r2, #0
 8001f02:	f883 235c 	strb.w	r2, [r3, #860]	; 0x35c
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 235d 	strb.w	r2, [r3, #861]	; 0x35d
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2202      	movs	r2, #2
 8001f12:	f883 235e 	strb.w	r2, [r3, #862]	; 0x35e
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2202      	movs	r2, #2
 8001f1a:	f883 235f 	strb.w	r2, [r3, #863]	; 0x35f
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	f8a3 2366 	strh.w	r2, [r3, #870]	; 0x366
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f503 724f 	add.w	r2, r3, #828	; 0x33c
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f8c3 2368 	str.w	r2, [r3, #872]	; 0x368
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 236c 	strb.w	r2, [r3, #876]	; 0x36c
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 236d 	strb.w	r2, [r3, #877]	; 0x36d
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2202      	movs	r2, #2
 8001f66:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2202      	movs	r2, #2
 8001f6e:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2202      	movs	r2, #2
 8001f7e:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2264      	movs	r2, #100	; 0x64
 8001f86:	f883 2372 	strb.w	r2, [r3, #882]	; 0x372
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	f883 2379 	strb.w	r2, [r3, #889]	; 0x379
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f883 237a 	strb.w	r2, [r3, #890]	; 0x37a
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2201      	movs	r2, #1
 8001fae:	f883 237b 	strb.w	r2, [r3, #891]	; 0x37b
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f883 2380 	strb.w	r2, [r3, #896]	; 0x380
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	f883 2381 	strb.w	r2, [r3, #897]	; 0x381
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f883 2382 	strb.w	r2, [r3, #898]	; 0x382
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	f883 2383 	strb.w	r2, [r3, #899]	; 0x383
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
{
  // Constructor
  currentGeofenceParams.numFences = 0; // Zero the number of geofences currently in use
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	711a      	strb	r2, [r3, #4]
  moduleQueried.versionNumber = false;
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 8002006:	f36f 03c3 	bfc	r3, #3, #1
 800200a:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
  // #elif defined(ARDUINO_ARCH_ESP32)

  // i2cTransactionSize = 32; //The ESP32 has an I2C buffer length of 128. We reduce it to 32 bytes to increase stability with the module

  // #endif
}
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4618      	mov	r0, r3
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	bc80      	pop	{r7}
 8002018:	4770      	bx	lr

0800201a <_ZN13SFE_UBLOX_GPS5beginEh>:

//Initialize the Serial port
//boolean SFE_UBLOX_GPS::begin(TwoWire &wirePort, uint8_t deviceAddress)
boolean SFE_UBLOX_GPS::begin(uint8_t deviceAddress)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b082      	sub	sp, #8
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
 8002022:	460b      	mov	r3, r1
 8002024:	70fb      	strb	r3, [r7, #3]
  commType = COMM_TYPE_I2C;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
  //We're moving away from the practice of starting Wire hardware in a library. This is to avoid cross platform issues.
  //ie, there are some platforms that don't handle multiple starts to the wire hardware. Also, every time you start the wire
  //hardware the clock speed reverts back to 100kHz regardless of previous Wire.setClocks().
  //_i2cPort->begin();

  _gpsI2Caddress = deviceAddress; //Store the I2C address from user
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	78fa      	ldrb	r2, [r7, #3]
 8002032:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237

  return (isConnected());
 8002036:	f240 414c 	movw	r1, #1100	; 0x44c
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f001 fbee 	bl	800381c <_ZN13SFE_UBLOX_GPS11isConnectedEt>
 8002040:	4603      	mov	r3, r0
}
 8002042:	4618      	mov	r0, r3
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>:
  return checkUbloxInternal(&packetCfg, requestedClass, requestedID);
}

//Called regularly to check for available bytes on the user' specified port
boolean SFE_UBLOX_GPS::checkUbloxInternal(ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b084      	sub	sp, #16
 800204e:	af00      	add	r7, sp, #0
 8002050:	60f8      	str	r0, [r7, #12]
 8002052:	60b9      	str	r1, [r7, #8]
 8002054:	4611      	mov	r1, r2
 8002056:	461a      	mov	r2, r3
 8002058:	460b      	mov	r3, r1
 800205a:	71fb      	strb	r3, [r7, #7]
 800205c:	4613      	mov	r3, r2
 800205e:	71bb      	strb	r3, [r7, #6]
  if (commType == COMM_TYPE_I2C) {
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	f893 3236 	ldrb.w	r3, [r3, #566]	; 0x236
 8002066:	2b00      	cmp	r3, #0
 8002068:	d107      	bne.n	800207a <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh+0x30>
    return (checkUbloxI2C(incomingUBX, requestedClass, requestedID));
 800206a:	79bb      	ldrb	r3, [r7, #6]
 800206c:	79fa      	ldrb	r2, [r7, #7]
 800206e:	68b9      	ldr	r1, [r7, #8]
 8002070:	68f8      	ldr	r0, [r7, #12]
 8002072:	f000 f807 	bl	8002084 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh>
 8002076:	4603      	mov	r3, r0
 8002078:	e000      	b.n	800207c <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh+0x32>
	} else if (commType == COMM_TYPE_SERIAL) {
    //return (checkUbloxSerial(incomingUBX, requestedClass, requestedID));
	}
  return false;
 800207a:	2300      	movs	r3, #0
}
 800207c:	4618      	mov	r0, r3
 800207e:	3710      	adds	r7, #16
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}

08002084 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh>:

//Polls I2C for data, passing any new bytes to process()
//Returns true if new bytes are available
boolean SFE_UBLOX_GPS::checkUbloxI2C(ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b0aa      	sub	sp, #168	; 0xa8
 8002088:	af02      	add	r7, sp, #8
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	4611      	mov	r1, r2
 8002090:	461a      	mov	r2, r3
 8002092:	460b      	mov	r3, r1
 8002094:	71fb      	strb	r3, [r7, #7]
 8002096:	4613      	mov	r3, r2
 8002098:	71bb      	strb	r3, [r7, #6]
//#define I2CADR  0x42 // 0x60
//HAL_StatusTypeDef HalState;
uint8_t i2cData[6];
uint8_t i2cDataXX[] = {0,0};
 800209a:	2300      	movs	r3, #0
 800209c:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
uint8_t i2cRecvData[0X80]; // 2 * 16 * 4 bytes
  //if ( millis() - lastCheck >= i2cPollingWait)
  if ( HAL_GetTick() - lastCheck >= i2cPollingWait)
 80020a0:	f003 f930 	bl	8005304 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	68fa      	ldr	r2, [r7, #12]
 80020b0:	f892 2372 	ldrb.w	r2, [r2, #882]	; 0x372
 80020b4:	4293      	cmp	r3, r2
 80020b6:	bf2c      	ite	cs
 80020b8:	2301      	movcs	r3, #1
 80020ba:	2300      	movcc	r3, #0
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2b00      	cmp	r3, #0
 80020c0:	f000 80ae 	beq.w	8002220 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19c>
    //if (_i2cPort->endTransmission(false) != 0) //Send a restart command. Do not release bus.
    //  return (false);                          //Sensor did not ACK

		//HAL_I2C_Master_Transmit( &hi2c2, ( 0x30 << 1 ), i2cDataXX, 1, 10 );
			
		i2cData[0] = 0xFD;
 80020c4:	23fd      	movs	r3, #253	; 0xfd
 80020c6:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
		HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 1, I2C_FIRST_FRAME );
 80020ca:	f107 0294 	add.w	r2, r7, #148	; 0x94
 80020ce:	2300      	movs	r3, #0
 80020d0:	9300      	str	r3, [sp, #0]
 80020d2:	2301      	movs	r3, #1
 80020d4:	2184      	movs	r1, #132	; 0x84
 80020d6:	4855      	ldr	r0, [pc, #340]	; (800222c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 80020d8:	f006 f95c 	bl	8008394 <HAL_I2C_Master_Seq_Transmit_DMA>
 80020dc:	4603      	mov	r3, r0
 80020de:	461a      	mov	r2, r3
 80020e0:	4b53      	ldr	r3, [pc, #332]	; (8002230 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 80020e2:	701a      	strb	r2, [r3, #0]
		i2cOk();
 80020e4:	f7ff fe90 	bl	8001e08 <_Z5i2cOkv>
    //if (_i2cPort->available())
    {
      //uint8_t msb = _i2cPort->read();
      //uint8_t lsb = _i2cPort->read();

			HalStateX = HAL_I2C_Master_Seq_Receive_DMA( &hi2c1, ( I2CADR << 1 ) | 1, i2cRecvData, 2, I2C_LAST_FRAME );
 80020e8:	f107 0210 	add.w	r2, r7, #16
 80020ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020f0:	9300      	str	r3, [sp, #0]
 80020f2:	2302      	movs	r3, #2
 80020f4:	2185      	movs	r1, #133	; 0x85
 80020f6:	484d      	ldr	r0, [pc, #308]	; (800222c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 80020f8:	f006 fa50 	bl	800859c <HAL_I2C_Master_Seq_Receive_DMA>
 80020fc:	4603      	mov	r3, r0
 80020fe:	461a      	mov	r2, r3
 8002100:	4b4b      	ldr	r3, [pc, #300]	; (8002230 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 8002102:	701a      	strb	r2, [r3, #0]
			i2cOk();
 8002104:	f7ff fe80 	bl	8001e08 <_Z5i2cOkv>

      uint8_t msb = i2cRecvData[0];
 8002108:	7c3b      	ldrb	r3, [r7, #16]
 800210a:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
      uint8_t lsb = i2cRecvData[1];
 800210e:	7c7b      	ldrb	r3, [r7, #17]
 8002110:	f887 309a 	strb.w	r3, [r7, #154]	; 0x9a

      if (lsb == 0xFF)
 8002114:	f897 309a 	ldrb.w	r3, [r7, #154]	; 0x9a
 8002118:	2bff      	cmp	r3, #255	; 0xff
 800211a:	d107      	bne.n	800212c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0xa8>
			{
        //I believe this is a u-blox bug. Device should never present an 0xFF.
        //lastCheck = millis(); //Put off checking to avoid I2C bus traffic
        lastCheck = HAL_GetTick(); //Put off checking to avoid I2C bus traffic
 800211c:	f003 f8f2 	bl	8005304 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
        return (false);
 8002128:	2300      	movs	r3, #0
 800212a:	e07a      	b.n	8002222 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19e>
      }
      bytesAvailable = (uint16_t)msb << 8 | lsb;
 800212c:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8002130:	021b      	lsls	r3, r3, #8
 8002132:	b21a      	sxth	r2, r3
 8002134:	f897 309a 	ldrb.w	r3, [r7, #154]	; 0x9a
 8002138:	b21b      	sxth	r3, r3
 800213a:	4313      	orrs	r3, r2
 800213c:	b21b      	sxth	r3, r3
 800213e:	b29a      	uxth	r2, r3
 8002140:	4b3c      	ldr	r3, [pc, #240]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002142:	801a      	strh	r2, [r3, #0]
    }

    if (bytesAvailable == 0)
 8002144:	4b3b      	ldr	r3, [pc, #236]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002146:	881b      	ldrh	r3, [r3, #0]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d107      	bne.n	800215c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0xd8>
    {
      //lastCheck = millis(); //Put off checking to avoid I2C bus traffic
      lastCheck = HAL_GetTick(); //Put off checking to avoid I2C bus traffic
 800214c:	f003 f8da 	bl	8005304 <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
      return (false);
 8002158:	2300      	movs	r3, #0
 800215a:	e062      	b.n	8002222 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19e>
    }

    //Check for undocumented bit error. We found this doing logic scans.
    //This error is rare but if we incorrectly interpret the first bit of the two 'data available' bytes as 1
    //then we have far too many bytes to check. May be related to I2C setup time violations: https://github.com/sparkfun/SparkFun_Ublox_Arduino_Library/issues/40
    if (bytesAvailable & ((uint16_t)1 << 15))
 800215c:	4b35      	ldr	r3, [pc, #212]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 800215e:	881b      	ldrh	r3, [r3, #0]
 8002160:	b21b      	sxth	r3, r3
 8002162:	2b00      	cmp	r3, #0
 8002164:	da06      	bge.n	8002174 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0xf0>
    {
      //Clear the MSbit
      bytesAvailable &= ~((uint16_t)1 << 15);
 8002166:	4b33      	ldr	r3, [pc, #204]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002168:	881b      	ldrh	r3, [r3, #0]
 800216a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800216e:	b29a      	uxth	r2, r3
 8002170:	4b30      	ldr	r3, [pc, #192]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002172:	801a      	strh	r2, [r3, #0]
    }

		if (bytesAvailable > 1 && bytesAvailable <= 0xFF ) {
 8002174:	4b2f      	ldr	r3, [pc, #188]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002176:	881b      	ldrh	r3, [r3, #0]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d944      	bls.n	8002206 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x182>
 800217c:	4b2d      	ldr	r3, [pc, #180]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 800217e:	881b      	ldrh	r3, [r3, #0]
 8002180:	2bff      	cmp	r3, #255	; 0xff
 8002182:	d840      	bhi.n	8002206 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x182>
			i2cData[0] = 0xFF;
 8002184:	23ff      	movs	r3, #255	; 0xff
 8002186:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
			HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 1, I2C_FIRST_FRAME );
 800218a:	f107 0294 	add.w	r2, r7, #148	; 0x94
 800218e:	2300      	movs	r3, #0
 8002190:	9300      	str	r3, [sp, #0]
 8002192:	2301      	movs	r3, #1
 8002194:	2184      	movs	r1, #132	; 0x84
 8002196:	4825      	ldr	r0, [pc, #148]	; (800222c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 8002198:	f006 f8fc 	bl	8008394 <HAL_I2C_Master_Seq_Transmit_DMA>
 800219c:	4603      	mov	r3, r0
 800219e:	461a      	mov	r2, r3
 80021a0:	4b23      	ldr	r3, [pc, #140]	; (8002230 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 80021a2:	701a      	strb	r2, [r3, #0]
			i2cOk();
 80021a4:	f7ff fe30 	bl	8001e08 <_Z5i2cOkv>
			
			HalStateX = HAL_I2C_Master_Seq_Receive_DMA( &hi2c1, ( I2CADR << 1 ) | 1, i2cRecvData, bytesAvailable, I2C_LAST_FRAME );
 80021a8:	4b22      	ldr	r3, [pc, #136]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	f107 0210 	add.w	r2, r7, #16
 80021b0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80021b4:	9100      	str	r1, [sp, #0]
 80021b6:	2185      	movs	r1, #133	; 0x85
 80021b8:	481c      	ldr	r0, [pc, #112]	; (800222c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 80021ba:	f006 f9ef 	bl	800859c <HAL_I2C_Master_Seq_Receive_DMA>
 80021be:	4603      	mov	r3, r0
 80021c0:	461a      	mov	r2, r3
 80021c2:	4b1b      	ldr	r3, [pc, #108]	; (8002230 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 80021c4:	701a      	strb	r2, [r3, #0]
			if ( ! i2cOk() )
 80021c6:	f7ff fe1f 	bl	8001e08 <_Z5i2cOkv>
				;
			
			for ( int i = 0; i < bytesAvailable; i++ ) {
 80021ca:	2300      	movs	r3, #0
 80021cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80021d0:	4b18      	ldr	r3, [pc, #96]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80021d2:	881b      	ldrh	r3, [r3, #0]
 80021d4:	461a      	mov	r2, r3
 80021d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80021da:	4293      	cmp	r3, r2
 80021dc:	da13      	bge.n	8002206 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x182>
				process(i2cRecvData[i], incomingUBX, requestedClass, requestedID); //Process this valid character
 80021de:	f107 0210 	add.w	r2, r7, #16
 80021e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80021e6:	4413      	add	r3, r2
 80021e8:	7819      	ldrb	r1, [r3, #0]
 80021ea:	79fa      	ldrb	r2, [r7, #7]
 80021ec:	79bb      	ldrb	r3, [r7, #6]
 80021ee:	9300      	str	r3, [sp, #0]
 80021f0:	4613      	mov	r3, r2
 80021f2:	68ba      	ldr	r2, [r7, #8]
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f000 f81f 	bl	8002238 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh>
			for ( int i = 0; i < bytesAvailable; i++ ) {
 80021fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80021fe:	3301      	adds	r3, #1
 8002200:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002204:	e7e4      	b.n	80021d0 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x14c>
			}
			
		}
		if (bytesAvailable > 0xFF ) {
 8002206:	4b0b      	ldr	r3, [pc, #44]	; (8002234 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002208:	881b      	ldrh	r3, [r3, #0]
 800220a:	2bff      	cmp	r3, #255	; 0xff
 800220c:	d908      	bls.n	8002220 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19c>
			HAL_I2C_Master_Transmit( &hi2c1, ( 0x33 << 1 ), i2cDataXX, 1, 10 );
 800220e:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8002212:	230a      	movs	r3, #10
 8002214:	9300      	str	r3, [sp, #0]
 8002216:	2301      	movs	r3, #1
 8002218:	2166      	movs	r1, #102	; 0x66
 800221a:	4804      	ldr	r0, [pc, #16]	; (800222c <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 800221c:	f005 ffc6 	bl	80081ac <HAL_I2C_Master_Transmit>

      bytesAvailable -= bytesToRead;
    }*/
  }

  return (true);
 8002220:	2301      	movs	r3, #1

} //end checkUbloxI2C()
 8002222:	4618      	mov	r0, r3
 8002224:	37a0      	adds	r7, #160	; 0xa0
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	2000067c 	.word	0x2000067c
 8002230:	2000024f 	.word	0x2000024f
 8002234:	20000254 	.word	0x20000254

08002238 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh>:
*/

//Processes NMEA and UBX binary sentences one byte at a time
//Take a given byte and file it into the proper array
void SFE_UBLOX_GPS::process(uint8_t incoming, ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af02      	add	r7, sp, #8
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	607a      	str	r2, [r7, #4]
 8002242:	461a      	mov	r2, r3
 8002244:	460b      	mov	r3, r1
 8002246:	72fb      	strb	r3, [r7, #11]
 8002248:	4613      	mov	r3, r2
 800224a:	72bb      	strb	r3, [r7, #10]
  if ((currentSentence == NONE) || (currentSentence == NMEA))
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002252:	2b00      	cmp	r3, #0
 8002254:	d004      	beq.n	8002260 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x28>
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 800225c:	2b01      	cmp	r3, #1
 800225e:	d12a      	bne.n	80022b6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
  {
    if (incoming == 0xB5) //UBX binary frames start with 0xB5, aka 
 8002260:	7afb      	ldrb	r3, [r7, #11]
 8002262:	2bb5      	cmp	r3, #181	; 0xb5
 8002264:	d114      	bne.n	8002290 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x58>
    {
      //This is the start of a binary sentence. Reset flags.
      //We still don't know the response class
      ubxFrameCounter = 0;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	2200      	movs	r2, #0
 800226a:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
      currentSentence = UBX;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2202      	movs	r2, #2
 8002272:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
      //Reset the packetBuf.counter even though we will need to reset it again when ubxFrameCounter == 2
      packetBuf.counter = 0;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2200      	movs	r2, #0
 800227a:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
      ignoreThisPayload = false; //We should not ignore this payload - yet
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
      //Store data in packetBuf until we know if we have a requested class and ID match
      activePacketBuffer = SFE_UBLOX_PACKET_PACKETBUF;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2202      	movs	r2, #2
 800228a:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 800228e:	e012      	b.n	80022b6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
    }
    else if (incoming == '$')
 8002290:	7afb      	ldrb	r3, [r7, #11]
 8002292:	2b24      	cmp	r3, #36	; 0x24
 8002294:	d104      	bne.n	80022a0 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x68>
    {
      currentSentence = NMEA;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2201      	movs	r2, #1
 800229a:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 800229e:	e00a      	b.n	80022b6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
    }
    else if (incoming == 0xD3) //RTCM frames start with 0xD3
 80022a0:	7afb      	ldrb	r3, [r7, #11]
 80022a2:	2bd3      	cmp	r3, #211	; 0xd3
 80022a4:	d107      	bne.n	80022b6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
    {
      rtcmFrameCounter = 0;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
      currentSentence = RTCM;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2203      	movs	r2, #3
 80022b2:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
      //This character is unknown or we missed the previous start of a sentence
    }
  }

  //Depending on the sentence, pass the character to the individual processor
  if (currentSentence == UBX)
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 80022bc:	2b02      	cmp	r3, #2
 80022be:	f040 81b5 	bne.w	800262c <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3f4>
  {
    //Decide what type of response this is
    if ((ubxFrameCounter == 0) && (incoming != 0xB5))      //ISO ''
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d107      	bne.n	80022dc <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xa4>
 80022cc:	7afb      	ldrb	r3, [r7, #11]
 80022ce:	2bb5      	cmp	r3, #181	; 0xb5
 80022d0:	d004      	beq.n	80022dc <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xa4>
      currentSentence = NONE;                              //Something went wrong. Reset.
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2200      	movs	r2, #0
 80022d6:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 80022da:	e173      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    else if ((ubxFrameCounter == 1) && (incoming != 0x62)) //ASCII 'b'
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d107      	bne.n	80022f6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xbe>
 80022e6:	7afb      	ldrb	r3, [r7, #11]
 80022e8:	2b62      	cmp	r3, #98	; 0x62
 80022ea:	d004      	beq.n	80022f6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xbe>
      currentSentence = NONE;                              //Something went wrong. Reset.
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 80022f4:	e166      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    // Note to future self:
    // There may be some duplication / redundancy in the next few lines as processUBX will also
    // load information into packetBuf, but we'll do it here too for clarity
    else if (ubxFrameCounter == 2) //Class
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d119      	bne.n	8002334 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xfc>
    {
      // Record the class in packetBuf until we know what to do with it
      packetBuf.cls = incoming; // (Duplication)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	7afa      	ldrb	r2, [r7, #11]
 8002304:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
      rollingChecksumA = 0;     //Reset our rolling checksums here (not when we receive the 0xB5)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
      rollingChecksumB = 0;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2200      	movs	r2, #0
 8002314:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
      packetBuf.counter = 0;                                   //Reset the packetBuf.counter (again)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2200      	movs	r2, #0
 800231c:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
      packetBuf.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; // Reset the packet validity (redundant?)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2202      	movs	r2, #2
 8002324:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
      packetBuf.startingSpot = incomingUBX->startingSpot;      //Copy the startingSpot
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	88da      	ldrh	r2, [r3, #6]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f8a3 2366 	strh.w	r2, [r3, #870]	; 0x366
 8002332:	e147      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    }
    else if (ubxFrameCounter == 3) //ID
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 800233a:	2b03      	cmp	r3, #3
 800233c:	f040 80a5 	bne.w	800248a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x252>
    {
      // Record the ID in packetBuf until we know what to do with it
      packetBuf.id = incoming; // (Duplication)
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	7afa      	ldrb	r2, [r7, #11]
 8002344:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
      //We can now identify the type of response
      //If the packet we are receiving is not an ACK then check for a class and ID match
      if (packetBuf.cls != UBX_CLASS_ACK)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 800234e:	2b05      	cmp	r3, #5
 8002350:	f000 8138 	beq.w	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      {
        //This is not an ACK so check for a class and ID match
        if ((packetBuf.cls == requestedClass) && (packetBuf.id == requestedID))
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 800235a:	7aba      	ldrb	r2, [r7, #10]
 800235c:	429a      	cmp	r2, r3
 800235e:	d119      	bne.n	8002394 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x15c>
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
 8002366:	7e3a      	ldrb	r2, [r7, #24]
 8002368:	429a      	cmp	r2, r3
 800236a:	d113      	bne.n	8002394 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x15c>
        {
          //This is not an ACK and we have a class and ID match
          //So start diverting data into incomingUBX (usually packetCfg)
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETCFG;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          incomingUBX->cls = packetBuf.cls; //Copy the class and ID into incomingUBX (usually packetCfg)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	701a      	strb	r2, [r3, #0]
          incomingUBX->id = packetBuf.id;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	705a      	strb	r2, [r3, #1]
          incomingUBX->counter = packetBuf.counter; //Copy over the .counter too
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	809a      	strh	r2, [r3, #4]
 8002392:	e117      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        }
        //This is not an ACK and we do not have a complete class and ID match
        //So let's check for an HPPOSLLH message arriving when we were expecting PVT and vice versa
        else if ((packetBuf.cls == requestedClass) &&
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 800239a:	7aba      	ldrb	r2, [r7, #10]
 800239c:	429a      	cmp	r2, r3
 800239e:	d134      	bne.n	800240a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1d2>
          (((packetBuf.id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
        else if ((packetBuf.cls == requestedClass) &&
 80023a6:	2b07      	cmp	r3, #7
 80023a8:	d105      	bne.n	80023b6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x17e>
          (((packetBuf.id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80023aa:	7e3b      	ldrb	r3, [r7, #24]
 80023ac:	2b14      	cmp	r3, #20
 80023ae:	d018      	beq.n	80023e2 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
 80023b0:	7e3b      	ldrb	r3, [r7, #24]
 80023b2:	2b04      	cmp	r3, #4
 80023b4:	d015      	beq.n	80023e2 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
           ((packetBuf.id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
          (((packetBuf.id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80023bc:	2b14      	cmp	r3, #20
 80023be:	d105      	bne.n	80023cc <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x194>
           ((packetBuf.id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 80023c0:	7e3b      	ldrb	r3, [r7, #24]
 80023c2:	2b07      	cmp	r3, #7
 80023c4:	d00d      	beq.n	80023e2 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
 80023c6:	7e3b      	ldrb	r3, [r7, #24]
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	d00a      	beq.n	80023e2 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
           ((packetBuf.id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
           ((packetBuf.id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 80023d2:	2b04      	cmp	r3, #4
 80023d4:	d119      	bne.n	800240a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1d2>
           ((packetBuf.id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 80023d6:	7e3b      	ldrb	r3, [r7, #24]
 80023d8:	2b07      	cmp	r3, #7
 80023da:	d002      	beq.n	80023e2 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
 80023dc:	7e3b      	ldrb	r3, [r7, #24]
 80023de:	2b14      	cmp	r3, #20
 80023e0:	d113      	bne.n	800240a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1d2>
        {
          //This is not the message we were expecting but we start diverting data into incomingUBX (usually packetCfg) and process it anyway
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETCFG;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          incomingUBX->cls = packetBuf.cls; //Copy the class and ID into incomingUBX (usually packetCfg)
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	701a      	strb	r2, [r3, #0]
          incomingUBX->id = packetBuf.id;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	705a      	strb	r2, [r3, #1]
          incomingUBX->counter = packetBuf.counter; //Copy over the .counter too
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	809a      	strh	r2, [r3, #4]
          if (_printDebug == true)
 8002408:	e0dc      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
            //_debugSerial->print(requestedID, HEX);
            //_debugSerial->print(F(" Message ID: 0x"));
            //_debugSerial->println(packetBuf.id, HEX);
          }
        }
        else if ((packetBuf.cls == requestedClass) &&
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 8002410:	7aba      	ldrb	r2, [r7, #10]
 8002412:	429a      	cmp	r2, r3
 8002414:	d134      	bne.n	8002480 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x248>
          (((packetBuf.id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
        else if ((packetBuf.cls == requestedClass) &&
 800241c:	2b01      	cmp	r3, #1
 800241e:	d105      	bne.n	800242c <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1f4>
          (((packetBuf.id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002420:	7e3b      	ldrb	r3, [r7, #24]
 8002422:	2b02      	cmp	r3, #2
 8002424:	d018      	beq.n	8002458 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
 8002426:	7e3b      	ldrb	r3, [r7, #24]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d015      	beq.n	8002458 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
           ((packetBuf.id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
          (((packetBuf.id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002432:	2b02      	cmp	r3, #2
 8002434:	d105      	bne.n	8002442 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x20a>
           ((packetBuf.id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002436:	7e3b      	ldrb	r3, [r7, #24]
 8002438:	2b01      	cmp	r3, #1
 800243a:	d00d      	beq.n	8002458 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
 800243c:	7e3b      	ldrb	r3, [r7, #24]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d00a      	beq.n	8002458 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
           ((packetBuf.id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
           ((packetBuf.id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002448:	2b00      	cmp	r3, #0
 800244a:	d119      	bne.n	8002480 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x248>
           ((packetBuf.id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 800244c:	7e3b      	ldrb	r3, [r7, #24]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d002      	beq.n	8002458 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
 8002452:	7e3b      	ldrb	r3, [r7, #24]
 8002454:	2b02      	cmp	r3, #2
 8002456:	d113      	bne.n	8002480 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x248>
        {
          //This is not the message we were expecting but we start diverting data into incomingUBX (usually packetCfg) and process it anyway
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETCFG;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          incomingUBX->cls = packetBuf.cls; //Copy the class and ID into incomingUBX (usually packetCfg)
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	701a      	strb	r2, [r3, #0]
          incomingUBX->id = packetBuf.id;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	705a      	strb	r2, [r3, #1]
          incomingUBX->counter = packetBuf.counter; //Copy over the .counter too
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	809a      	strh	r2, [r3, #4]
          if (_printDebug == true)
 800247e:	e0a1      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        }
        else
        {
          //This is not an ACK and we do not have a class and ID match
          //so we should keep diverting data into packetBuf and ignore the payload
          ignoreThisPayload = true;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2201      	movs	r2, #1
 8002484:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 8002488:	e09c      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        // This is an ACK so it is to early to do anything with it
        // We need to wait until we have received the length and data bytes
        // So we should keep diverting data into packetBuf
      }
    }
    else if (ubxFrameCounter == 4) //Length LSB
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002490:	2b04      	cmp	r3, #4
 8002492:	d105      	bne.n	80024a0 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x268>
    {
      //We should save the length in packetBuf even if activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG
      packetBuf.len = incoming; // (Duplication)
 8002494:	7afb      	ldrb	r3, [r7, #11]
 8002496:	b29a      	uxth	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
 800249e:	e091      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    }
    else if (ubxFrameCounter == 5) //Length MSB
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80024a6:	2b05      	cmp	r3, #5
 80024a8:	d10d      	bne.n	80024c6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x28e>
    {
      //We should save the length in packetBuf even if activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG
      packetBuf.len |= incoming << 8; // (Duplication)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 80024b0:	b21a      	sxth	r2, r3
 80024b2:	7afb      	ldrb	r3, [r7, #11]
 80024b4:	021b      	lsls	r3, r3, #8
 80024b6:	b21b      	sxth	r3, r3
 80024b8:	4313      	orrs	r3, r2
 80024ba:	b21b      	sxth	r3, r3
 80024bc:	b29a      	uxth	r2, r3
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
 80024c4:	e07e      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    }
    else if (ubxFrameCounter == 6) //This should be the first byte of the payload unless .len is zero
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80024cc:	2b06      	cmp	r3, #6
 80024ce:	d10f      	bne.n	80024f0 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2b8>
    {
      if (packetBuf.len == 0) // Check if length is zero (hopefully this is impossible!)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d104      	bne.n	80024e4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2ac>
          //_debugSerial->print(packetBuf.cls, HEX);
          //_debugSerial->print(F(" ID: 0x"));
          //_debugSerial->println(packetBuf.id, HEX);
        }
        //If length is zero (!) this will be the first byte of the checksum so record it
        packetBuf.checksumA = incoming;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	7afa      	ldrb	r2, [r7, #11]
 80024de:	f883 236c 	strb.w	r2, [r3, #876]	; 0x36c
 80024e2:	e06f      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      }
      else
      {
        //The length is not zero so record this byte in the payload
        packetBuf.payload[0] = incoming;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 80024ea:	7afa      	ldrb	r2, [r7, #11]
 80024ec:	701a      	strb	r2, [r3, #0]
 80024ee:	e069      	b.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      }
    }
    else if (ubxFrameCounter == 7) //This should be the second byte of the payload unless .len is zero or one
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80024f6:	2b07      	cmp	r3, #7
 80024f8:	d164      	bne.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    {
      if (packetBuf.len == 0) // Check if length is zero (hopefully this is impossible!)
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002500:	2b00      	cmp	r3, #0
 8002502:	d104      	bne.n	800250e <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2d6>
      {
        //If length is zero (!) this will be the second byte of the checksum so record it
        packetBuf.checksumB = incoming;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	7afa      	ldrb	r2, [r7, #11]
 8002508:	f883 236d 	strb.w	r2, [r3, #877]	; 0x36d
 800250c:	e00f      	b.n	800252e <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2f6>
      }
      else if (packetBuf.len == 1) // Check if length is one
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002514:	2b01      	cmp	r3, #1
 8002516:	d104      	bne.n	8002522 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2ea>
      {
        //The length is one so this is the first byte of the checksum
        packetBuf.checksumA = incoming;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	7afa      	ldrb	r2, [r7, #11]
 800251c:	f883 236c 	strb.w	r2, [r3, #876]	; 0x36c
 8002520:	e005      	b.n	800252e <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2f6>
      }
      else // Length is >= 2 so this must be a payload byte
      {
        packetBuf.payload[1] = incoming;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 8002528:	3301      	adds	r3, #1
 800252a:	7afa      	ldrb	r2, [r7, #11]
 800252c:	701a      	strb	r2, [r3, #0]
      }
      // Now that we have received two payload bytes, we can check for a matching ACK/NACK
      if ((activePacketBuffer == SFE_UBLOX_PACKET_PACKETBUF) // If we are not already processing a data packet
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8002534:	2b02      	cmp	r3, #2
 8002536:	d145      	bne.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
          && (packetBuf.cls == UBX_CLASS_ACK)                // and if this is an ACK/NACK
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 800253e:	2b05      	cmp	r3, #5
 8002540:	d140      	bne.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
          && (packetBuf.payload[0] == requestedClass)        // and if the class matches
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	7aba      	ldrb	r2, [r7, #10]
 800254c:	429a      	cmp	r2, r3
 800254e:	d139      	bne.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
          && (packetBuf.payload[1] == requestedID))          // and if the ID matches
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 8002556:	3301      	adds	r3, #1
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	7e3a      	ldrb	r2, [r7, #24]
 800255c:	429a      	cmp	r2, r3
 800255e:	d131      	bne.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      {
        if (packetBuf.len == 2) // Check if .len is 2
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002566:	2b02      	cmp	r3, #2
 8002568:	d12c      	bne.n	80025c4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        {
          // Then this is a matching ACK so copy it into packetAck
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETACK;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2201      	movs	r2, #1
 800256e:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          packetAck.cls = packetBuf.cls;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
          packetAck.id = packetBuf.id;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
          packetAck.len = packetBuf.len;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	f8b3 2362 	ldrh.w	r2, [r3, #866]	; 0x362
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f8a3 2342 	strh.w	r2, [r3, #834]	; 0x342
          packetAck.counter = packetBuf.counter;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f8a3 2344 	strh.w	r2, [r3, #836]	; 0x344
          packetAck.payload[0] = packetBuf.payload[0];
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f8d3 2368 	ldr.w	r2, [r3, #872]	; 0x368
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80025ae:	7812      	ldrb	r2, [r2, #0]
 80025b0:	701a      	strb	r2, [r3, #0]
          packetAck.payload[1] = packetBuf.payload[1];
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	f8d3 2368 	ldr.w	r2, [r3, #872]	; 0x368
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80025be:	3301      	adds	r3, #1
 80025c0:	7852      	ldrb	r2, [r2, #1]
 80025c2:	701a      	strb	r2, [r3, #0]
        }
      }
    }

    //Divert incoming into the correct buffer
    if (activePacketBuffer == SFE_UBLOX_PACKET_PACKETACK)
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d10b      	bne.n	80025e6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3ae>
      processUBX(incoming, &packetAck, requestedClass, requestedID);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f503 7250 	add.w	r2, r3, #832	; 0x340
 80025d4:	7ab8      	ldrb	r0, [r7, #10]
 80025d6:	7af9      	ldrb	r1, [r7, #11]
 80025d8:	7e3b      	ldrb	r3, [r7, #24]
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	4603      	mov	r3, r0
 80025de:	68f8      	ldr	r0, [r7, #12]
 80025e0:	f000 f89c 	bl	800271c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>
 80025e4:	e019      	b.n	800261a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3e2>
    else if (activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d109      	bne.n	8002604 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3cc>
      processUBX(incoming, incomingUBX, requestedClass, requestedID);
 80025f0:	7aba      	ldrb	r2, [r7, #10]
 80025f2:	7af9      	ldrb	r1, [r7, #11]
 80025f4:	7e3b      	ldrb	r3, [r7, #24]
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	4613      	mov	r3, r2
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	68f8      	ldr	r0, [r7, #12]
 80025fe:	f000 f88d 	bl	800271c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>
 8002602:	e00a      	b.n	800261a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3e2>
    else // if (activePacketBuffer == SFE_UBLOX_PACKET_PACKETBUF)
      processUBX(incoming, &packetBuf, requestedClass, requestedID);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f503 7258 	add.w	r2, r3, #864	; 0x360
 800260a:	7ab8      	ldrb	r0, [r7, #10]
 800260c:	7af9      	ldrb	r1, [r7, #11]
 800260e:	7e3b      	ldrb	r3, [r7, #24]
 8002610:	9300      	str	r3, [sp, #0]
 8002612:	4603      	mov	r3, r0
 8002614:	68f8      	ldr	r0, [r7, #12]
 8002616:	f000 f881 	bl	800271c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>

    //Finally, increment the frame counter
    ubxFrameCounter++;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002620:	3301      	adds	r3, #1
 8002622:	b29a      	uxth	r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
  }
  else if (currentSentence == RTCM)
  {
    processRTCMframe(incoming); //Deal with RTCM bytes
  }
}
 800262a:	e014      	b.n	8002656 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x41e>
  else if (currentSentence == NMEA)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002632:	2b01      	cmp	r3, #1
 8002634:	d105      	bne.n	8002642 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x40a>
    processNMEA(incoming); //Process each NMEA character
 8002636:	7afb      	ldrb	r3, [r7, #11]
 8002638:	4619      	mov	r1, r3
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	f000 f80f 	bl	800265e <_ZN13SFE_UBLOX_GPS11processNMEAEc>
}
 8002640:	e009      	b.n	8002656 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x41e>
  else if (currentSentence == RTCM)
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002648:	2b03      	cmp	r3, #3
 800264a:	d104      	bne.n	8002656 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x41e>
    processRTCMframe(incoming); //Deal with RTCM bytes
 800264c:	7afb      	ldrb	r3, [r7, #11]
 800264e:	4619      	mov	r1, r3
 8002650:	68f8      	ldr	r0, [r7, #12]
 8002652:	f000 f80f 	bl	8002674 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh>
}
 8002656:	bf00      	nop
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <_ZN13SFE_UBLOX_GPS11processNMEAEc>:

//This is the default or generic NMEA processor. We're only going to pipe the data to serial port so we can see it.
//User could overwrite this function to pipe characters to nmea.process(c) of tinyGPS or MicroNMEA
//Or user could pipe each character to a buffer, radio, etc.
void SFE_UBLOX_GPS::processNMEA(char incoming)
{
 800265e:	b480      	push	{r7}
 8002660:	b083      	sub	sp, #12
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
 8002666:	460b      	mov	r3, r1
 8002668:	70fb      	strb	r3, [r7, #3]
  //If user has assigned an output port then pipe the characters there
  //if (_nmeaOutputPort != NULL)
  //  _nmeaOutputPort->write(incoming); //Echo this byte to the serial port
}
 800266a:	bf00      	nop
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr

08002674 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh>:
//Byte 1: 6-bits of zero
//Byte 2: 10-bits of length of this packet including the first two-ish header bytes, + 6.
//byte 3 + 4 bits: Msg type 12 bits
//Example: D3 00 7C 43 F0 ... / 0x7C = 124+6 = 130 bytes in this packet, 0x43F = Msg type 1087
void SFE_UBLOX_GPS::processRTCMframe(uint8_t incoming)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	460b      	mov	r3, r1
 800267e:	70fb      	strb	r3, [r7, #3]
  if (rtcmFrameCounter == 1)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 8002686:	2b01      	cmp	r3, #1
 8002688:	d109      	bne.n	800269e <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x2a>
  {
    rtcmLen = (incoming & 0x03) << 8; //Get the last two bits of this byte. Bits 8&9 of 10-bit length
 800268a:	78fb      	ldrb	r3, [r7, #3]
 800268c:	021b      	lsls	r3, r3, #8
 800268e:	b29b      	uxth	r3, r3
 8002690:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002694:	b29a      	uxth	r2, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
 800269c:	e016      	b.n	80026cc <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x58>
  }
  else if (rtcmFrameCounter == 2)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	d111      	bne.n	80026cc <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x58>
  {
    rtcmLen |= incoming; //Bits 0-7 of packet length
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f8b3 2398 	ldrh.w	r2, [r3, #920]	; 0x398
 80026ae:	78fb      	ldrb	r3, [r7, #3]
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	4313      	orrs	r3, r2
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
    rtcmLen += 6;        //There are 6 additional bytes of what we presume is header, msgType, CRC, and stuff
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f8b3 3398 	ldrh.w	r3, [r3, #920]	; 0x398
 80026c2:	3306      	adds	r3, #6
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
  else if (rtcmFrameCounter == 4)
  {
    rtcmMsgType |= (incoming >> 4); //Message Type, bits 0-7
  }*/

  rtcmFrameCounter++;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 80026d2:	3301      	adds	r3, #1
 80026d4:	b29a      	uxth	r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4

  processRTCM(incoming); //Here is where we expose this byte to the user
 80026dc:	78fb      	ldrb	r3, [r7, #3]
 80026de:	4619      	mov	r1, r3
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 f810 	bl	8002706 <_ZN13SFE_UBLOX_GPS11processRTCMEh>

  if (rtcmFrameCounter == rtcmLen)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	f8b3 20f4 	ldrh.w	r2, [r3, #244]	; 0xf4
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	f8b3 3398 	ldrh.w	r3, [r3, #920]	; 0x398
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d103      	bne.n	80026fe <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x8a>
  {
    //We're done!
    currentSentence = NONE; //Reset and start looking for next sentence type
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
  }
}
 80026fe:	bf00      	nop
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <_ZN13SFE_UBLOX_GPS11processRTCMEh>:

//This function is called for each byte of an RTCM frame
//Ths user can overwrite this function and process the RTCM frame as they please
//Bytes can be piped to Serial or other interface. The consumer could be a radio or the internet (Ntrip broadcaster)
void SFE_UBLOX_GPS::processRTCM(uint8_t incoming)
{
 8002706:	b480      	push	{r7}
 8002708:	b083      	sub	sp, #12
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
 800270e:	460b      	mov	r3, r1
 8002710:	70fb      	strb	r3, [r7, #3]
  //  _debugSerial->print(F(" "));
  //  if(incoming < 0x10) _debugSerial->print(F("0"));
  //  if(incoming < 0x10) _debugSerial->print(F("0"));
  //  _debugSerial->print(incoming, HEX);
  //  if(rtcmFrameCounter % 16 == 0) _debugSerial->println();
}
 8002712:	bf00      	nop
 8002714:	370c      	adds	r7, #12
 8002716:	46bd      	mov	sp, r7
 8002718:	bc80      	pop	{r7}
 800271a:	4770      	bx	lr

0800271c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>:
//Set valid to VALID or NOT_VALID once sentence is completely received and passes or fails CRC
//The payload portion of the packet can be 100s of bytes but the max array
//size is MAX_PAYLOAD_SIZE bytes. startingSpot can be set so we only record
//a subset of bytes within a larger packet.
void SFE_UBLOX_GPS::processUBX(uint8_t incoming, ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	607a      	str	r2, [r7, #4]
 8002726:	461a      	mov	r2, r3
 8002728:	460b      	mov	r3, r1
 800272a:	72fb      	strb	r3, [r7, #11]
 800272c:	4613      	mov	r3, r2
 800272e:	72bb      	strb	r3, [r7, #10]
   size_t max_payload_size = (activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG) ? MAX_PAYLOAD_SIZE : 2;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8002736:	2b00      	cmp	r3, #0
 8002738:	d102      	bne.n	8002740 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x24>
 800273a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800273e:	e000      	b.n	8002742 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x26>
 8002740:	2302      	movs	r3, #2
 8002742:	613b      	str	r3, [r7, #16]
   bool overrun = false;
 8002744:	2300      	movs	r3, #0
 8002746:	75fb      	strb	r3, [r7, #23]

  //Add all incoming bytes to the rolling checksum
  //Stop at len+4 as this is the checksum bytes to that should not be added to the rolling checksum
  if (incomingUBX->counter < incomingUBX->len + 4)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	885b      	ldrh	r3, [r3, #2]
 800274c:	3303      	adds	r3, #3
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	8892      	ldrh	r2, [r2, #4]
 8002752:	4293      	cmp	r3, r2
 8002754:	db04      	blt.n	8002760 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x44>
    addToChecksum(incoming);
 8002756:	7afb      	ldrb	r3, [r7, #11]
 8002758:	4619      	mov	r1, r3
 800275a:	68f8      	ldr	r0, [r7, #12]
 800275c:	f001 f8f7 	bl	800394e <_ZN13SFE_UBLOX_GPS13addToChecksumEh>

  if (incomingUBX->counter == 0)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	889b      	ldrh	r3, [r3, #4]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d103      	bne.n	8002770 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x54>
  {
    incomingUBX->cls = incoming;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	7afa      	ldrb	r2, [r7, #11]
 800276c:	701a      	strb	r2, [r3, #0]
 800276e:	e15e      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == 1)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	889b      	ldrh	r3, [r3, #4]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d103      	bne.n	8002780 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x64>
  {
    incomingUBX->id = incoming;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	7afa      	ldrb	r2, [r7, #11]
 800277c:	705a      	strb	r2, [r3, #1]
 800277e:	e156      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == 2) //Len LSB
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	889b      	ldrh	r3, [r3, #4]
 8002784:	2b02      	cmp	r3, #2
 8002786:	d104      	bne.n	8002792 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x76>
  {
    incomingUBX->len = incoming;
 8002788:	7afb      	ldrb	r3, [r7, #11]
 800278a:	b29a      	uxth	r2, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	805a      	strh	r2, [r3, #2]
 8002790:	e14d      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == 3) //Len MSB
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	889b      	ldrh	r3, [r3, #4]
 8002796:	2b03      	cmp	r3, #3
 8002798:	d10b      	bne.n	80027b2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x96>
  {
    incomingUBX->len |= incoming << 8;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	885b      	ldrh	r3, [r3, #2]
 800279e:	b21a      	sxth	r2, r3
 80027a0:	7afb      	ldrb	r3, [r7, #11]
 80027a2:	021b      	lsls	r3, r3, #8
 80027a4:	b21b      	sxth	r3, r3
 80027a6:	4313      	orrs	r3, r2
 80027a8:	b21b      	sxth	r3, r3
 80027aa:	b29a      	uxth	r2, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	805a      	strh	r2, [r3, #2]
 80027b0:	e13d      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == incomingUBX->len + 4) //ChecksumA
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	889b      	ldrh	r3, [r3, #4]
 80027b6:	461a      	mov	r2, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	885b      	ldrh	r3, [r3, #2]
 80027bc:	3304      	adds	r3, #4
 80027be:	429a      	cmp	r2, r3
 80027c0:	d103      	bne.n	80027ca <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0xae>
  {
    incomingUBX->checksumA = incoming;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	7afa      	ldrb	r2, [r7, #11]
 80027c6:	731a      	strb	r2, [r3, #12]
 80027c8:	e131      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == incomingUBX->len + 5) //ChecksumB
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	889b      	ldrh	r3, [r3, #4]
 80027ce:	461a      	mov	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	885b      	ldrh	r3, [r3, #2]
 80027d4:	3305      	adds	r3, #5
 80027d6:	429a      	cmp	r2, r3
 80027d8:	f040 80fb 	bne.w	80029d2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2b6>
  {
    incomingUBX->checksumB = incoming;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	7afa      	ldrb	r2, [r7, #11]
 80027e0:	735a      	strb	r2, [r3, #13]

    currentSentence = NONE; //We're done! Reset the sentence to being looking for a new start char
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234

    //Validate this sentence
    if ((incomingUBX->checksumA == rollingChecksumA) && (incomingUBX->checksumB == rollingChecksumB))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	7b1a      	ldrb	r2, [r3, #12]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f893 3386 	ldrb.w	r3, [r3, #902]	; 0x386
 80027f4:	429a      	cmp	r2, r3
 80027f6:	f040 80b6 	bne.w	8002966 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x24a>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	7b5a      	ldrb	r2, [r3, #13]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f893 3387 	ldrb.w	r3, [r3, #903]	; 0x387
 8002804:	429a      	cmp	r2, r3
 8002806:	f040 80ae 	bne.w	8002966 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x24a>
    {
      incomingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_VALID; // Flag the packet as valid
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	739a      	strb	r2, [r3, #14]

      // Let's check if the class and ID match the requestedClass and requestedID
      // Remember - this could be a data packet or an ACK packet
      if ((incomingUBX->cls == requestedClass) && (incomingUBX->id == requestedID))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	7aba      	ldrb	r2, [r7, #10]
 8002816:	429a      	cmp	r2, r3
 8002818:	d109      	bne.n	800282e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x112>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	785b      	ldrb	r3, [r3, #1]
 800281e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002822:	429a      	cmp	r2, r3
 8002824:	d103      	bne.n	800282e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x112>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_VALID; // If we have a match, set the classAndIDmatch flag to valid
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2201      	movs	r2, #1
 800282a:	73da      	strb	r2, [r3, #15]
 800282c:	e088      	b.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      }

      // If this is an ACK then let's check if the class and ID match the requestedClass and requestedID
      else if ((incomingUBX->cls == UBX_CLASS_ACK) && (incomingUBX->id == UBX_ACK_ACK) && (incomingUBX->payload[0] == requestedClass) && (incomingUBX->payload[1] == requestedID))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	2b05      	cmp	r3, #5
 8002834:	d115      	bne.n	8002862 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	785b      	ldrb	r3, [r3, #1]
 800283a:	2b01      	cmp	r3, #1
 800283c:	d111      	bne.n	8002862 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	7aba      	ldrb	r2, [r7, #10]
 8002846:	429a      	cmp	r2, r3
 8002848:	d10b      	bne.n	8002862 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	3301      	adds	r3, #1
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002856:	429a      	cmp	r2, r3
 8002858:	d103      	bne.n	8002862 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_VALID; // If we have a match, set the classAndIDmatch flag to valid
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2201      	movs	r2, #1
 800285e:	73da      	strb	r2, [r3, #15]
 8002860:	e06e      	b.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      }

      // If this is a NACK then let's check if the class and ID match the requestedClass and requestedID
      else if ((incomingUBX->cls == UBX_CLASS_ACK) && (incomingUBX->id == UBX_ACK_NACK) && (incomingUBX->payload[0] == requestedClass) && (incomingUBX->payload[1] == requestedID))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	2b05      	cmp	r3, #5
 8002868:	d115      	bne.n	8002896 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	785b      	ldrb	r3, [r3, #1]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d111      	bne.n	8002896 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	7aba      	ldrb	r2, [r7, #10]
 800287a:	429a      	cmp	r2, r3
 800287c:	d10b      	bne.n	8002896 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	3301      	adds	r3, #1
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	f897 2020 	ldrb.w	r2, [r7, #32]
 800288a:	429a      	cmp	r2, r3
 800288c:	d103      	bne.n	8002896 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_NOTACKNOWLEDGED; // If we have a match, set the classAndIDmatch flag to NOTACKNOWLEDGED
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2203      	movs	r2, #3
 8002892:	73da      	strb	r2, [r3, #15]
        if (_printDebug == true)
 8002894:	e054      	b.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
        }
      }

      //This is not an ACK and we do not have a complete class and ID match
      //So let's check for an HPPOSLLH message arriving when we were expecting PVT and vice versa
      else if ((incomingUBX->cls == requestedClass) &&
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	7aba      	ldrb	r2, [r7, #10]
 800289c:	429a      	cmp	r2, r3
 800289e:	d123      	bne.n	80028e8 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1cc>
        (((incomingUBX->id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	785b      	ldrb	r3, [r3, #1]
      else if ((incomingUBX->cls == requestedClass) &&
 80028a4:	2b07      	cmp	r3, #7
 80028a6:	d107      	bne.n	80028b8 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x19c>
        (((incomingUBX->id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80028a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028ac:	2b14      	cmp	r3, #20
 80028ae:	d044      	beq.n	800293a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
 80028b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028b4:	2b04      	cmp	r3, #4
 80028b6:	d040      	beq.n	800293a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
        ((incomingUBX->id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	785b      	ldrb	r3, [r3, #1]
        (((incomingUBX->id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80028bc:	2b14      	cmp	r3, #20
 80028be:	d107      	bne.n	80028d0 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1b4>
        ((incomingUBX->id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 80028c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028c4:	2b07      	cmp	r3, #7
 80028c6:	d038      	beq.n	800293a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
 80028c8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028cc:	2b04      	cmp	r3, #4
 80028ce:	d034      	beq.n	800293a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
        ((incomingUBX->id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	785b      	ldrb	r3, [r3, #1]
        ((incomingUBX->id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 80028d4:	2b04      	cmp	r3, #4
 80028d6:	d107      	bne.n	80028e8 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1cc>
        ((incomingUBX->id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 80028d8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028dc:	2b07      	cmp	r3, #7
 80028de:	d02c      	beq.n	800293a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
 80028e0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028e4:	2b14      	cmp	r3, #20
 80028e6:	d028      	beq.n	800293a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
          //_debugSerial->print(F(" Message ID: 0x"));
          //_debugSerial->println(incomingUBX->id, HEX);
        }
      }
      // Let's do the same for the HNR messages
      else if ((incomingUBX->cls == requestedClass) &&
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	7aba      	ldrb	r2, [r7, #10]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d126      	bne.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
        (((incomingUBX->id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	785b      	ldrb	r3, [r3, #1]
      else if ((incomingUBX->cls == requestedClass) &&
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d107      	bne.n	800290a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1ee>
        (((incomingUBX->id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 80028fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d01d      	beq.n	800293e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
 8002902:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d019      	beq.n	800293e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
         ((incomingUBX->id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	785b      	ldrb	r3, [r3, #1]
        (((incomingUBX->id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 800290e:	2b02      	cmp	r3, #2
 8002910:	d107      	bne.n	8002922 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x206>
         ((incomingUBX->id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002912:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d011      	beq.n	800293e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
 800291a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d00d      	beq.n	800293e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
         ((incomingUBX->id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	785b      	ldrb	r3, [r3, #1]
         ((incomingUBX->id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10a      	bne.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
         ((incomingUBX->id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 800292a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800292e:	2b01      	cmp	r3, #1
 8002930:	d006      	beq.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
 8002932:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002936:	2b02      	cmp	r3, #2
 8002938:	e002      	b.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      else if ((incomingUBX->cls == requestedClass) &&
 800293a:	bf00      	nop
 800293c:	e000      	b.n	8002940 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      else if ((incomingUBX->cls == requestedClass) &&
 800293e:	bf00      	nop
           //_debugSerial->print(F(" Message ID: 0x"));
           //_debugSerial->println(incomingUBX->id, HEX);
         }
       }

      if (_printDebug == true)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 8002946:	2b01      	cmp	r3, #1
 8002948:	d103      	bne.n	8002952 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x236>
      {
        //_debugSerial->print(F("Incoming: Size: "));
        //_debugSerial->print(incomingUBX->len);
        //_debugSerial->print(F(" Received: "));
        printPacket(incomingUBX);
 800294a:	6879      	ldr	r1, [r7, #4]
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f001 f81d 	bl	800398c <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>
          //_debugSerial->println(F("packetAck classAndIDmatch"));
        }
      }

      //We've got a valid packet, now do something with it but only if ignoreThisPayload is false
      if (ignoreThisPayload == false)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8002958:	2b00      	cmp	r3, #0
 800295a:	d168      	bne.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
      {
        processUBXpacket(incomingUBX);
 800295c:	6879      	ldr	r1, [r7, #4]
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f000 f880 	bl	8002a64 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket>
      if (ignoreThisPayload == false)
 8002964:	e063      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
      }
    }
    else // Checksum failure
    {
      incomingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_NOT_VALID;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	739a      	strb	r2, [r3, #14]

      // Let's check if the class and ID match the requestedClass and requestedID.
      // This is potentially risky as we are saying that we saw the requested Class and ID
      // but that the packet checksum failed. Potentially it could be the class or ID bytes
      // that caused the checksum error!
      if ((incomingUBX->cls == requestedClass) && (incomingUBX->id == requestedID))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	7aba      	ldrb	r2, [r7, #10]
 8002972:	429a      	cmp	r2, r3
 8002974:	d109      	bne.n	800298a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x26e>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	785b      	ldrb	r3, [r3, #1]
 800297a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800297e:	429a      	cmp	r2, r3
 8002980:	d103      	bne.n	800298a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x26e>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_VALID; // If we have a match, set the classAndIDmatch flag to not valid
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	73da      	strb	r2, [r3, #15]
 8002988:	e014      	b.n	80029b4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
      }
      // If this is an ACK then let's check if the class and ID match the requestedClass and requestedID
      else if ((incomingUBX->cls == UBX_CLASS_ACK) && (incomingUBX->payload[0] == requestedClass) && (incomingUBX->payload[1] == requestedID))
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	2b05      	cmp	r3, #5
 8002990:	d110      	bne.n	80029b4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	7aba      	ldrb	r2, [r7, #10]
 800299a:	429a      	cmp	r2, r3
 800299c:	d10a      	bne.n	80029b4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	3301      	adds	r3, #1
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d102      	bne.n	80029b4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_VALID; // If we have a match, set the classAndIDmatch flag to not valid
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	73da      	strb	r2, [r3, #15]
      }

      if ((_printDebug == true) || (_printLimitedDebug == true)) // Print this if doing limited debugging
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d004      	beq.n	80029c8 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2ac>
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f893 3239 	ldrb.w	r3, [r3, #569]	; 0x239
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d132      	bne.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>

        //_debugSerial->print(F("Failed  : "));
        //_debugSerial->print(F("Size: "));
        //_debugSerial->print(incomingUBX->len);
        //_debugSerial->print(F(" Received: "));
        printPacket(incomingUBX);
 80029c8:	6879      	ldr	r1, [r7, #4]
 80029ca:	68f8      	ldr	r0, [r7, #12]
 80029cc:	f000 ffde 	bl	800398c <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>
 80029d0:	e02d      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
    }
  }
  else //Load this byte into the payload array
  {
    //If a UBX_NAV_PVT packet comes in asynchronously, we need to fudge the startingSpot
    uint16_t startingSpot = incomingUBX->startingSpot;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	88db      	ldrh	r3, [r3, #6]
 80029d6:	82bb      	strh	r3, [r7, #20]
    if (incomingUBX->cls == UBX_CLASS_NAV && incomingUBX->id == UBX_NAV_PVT)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d105      	bne.n	80029ec <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2d0>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	785b      	ldrb	r3, [r3, #1]
 80029e4:	2b07      	cmp	r3, #7
 80029e6:	d101      	bne.n	80029ec <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2d0>
      startingSpot = 0;
 80029e8:	2300      	movs	r3, #0
 80029ea:	82bb      	strh	r3, [r7, #20]
    // Check if this is payload data which should be ignored
    if (ignoreThisPayload == false)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d11b      	bne.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
    {
      //Begin recording if counter goes past startingSpot
      if ((incomingUBX->counter - 4) >= startingSpot)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	889b      	ldrh	r3, [r3, #4]
 80029fa:	1eda      	subs	r2, r3, #3
 80029fc:	8abb      	ldrh	r3, [r7, #20]
 80029fe:	429a      	cmp	r2, r3
 8002a00:	dd15      	ble.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
      {
        //Check to see if we have room for this byte
        if (((incomingUBX->counter - 4) - startingSpot) < max_payload_size) //If counter = 208, starting spot = 200, we're good to record.
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	889b      	ldrh	r3, [r3, #4]
 8002a06:	1f1a      	subs	r2, r3, #4
 8002a08:	8abb      	ldrh	r3, [r7, #20]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d90a      	bls.n	8002a2a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x30e>
        {
          incomingUBX->payload[incomingUBX->counter - 4 - startingSpot] = incoming; //Store this byte into payload array
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	8892      	ldrh	r2, [r2, #4]
 8002a1c:	1f11      	subs	r1, r2, #4
 8002a1e:	8aba      	ldrh	r2, [r7, #20]
 8002a20:	1a8a      	subs	r2, r1, r2
 8002a22:	4413      	add	r3, r2
 8002a24:	7afa      	ldrb	r2, [r7, #11]
 8002a26:	701a      	strb	r2, [r3, #0]
 8002a28:	e001      	b.n	8002a2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
        }
        else
        {
          overrun = true;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	75fb      	strb	r3, [r7, #23]
      }
    }
  }

  //Increment the counter
  incomingUBX->counter++;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	889b      	ldrh	r3, [r3, #4]
 8002a32:	3301      	adds	r3, #1
 8002a34:	b29a      	uxth	r2, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	809a      	strh	r2, [r3, #4]

  if (overrun || (incomingUBX->counter == MAX_PAYLOAD_SIZE))
 8002a3a:	7dfb      	ldrb	r3, [r7, #23]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d104      	bne.n	8002a4a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x32e>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	889b      	ldrh	r3, [r3, #4]
 8002a44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a48:	d107      	bne.n	8002a5a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x33e>
  {
    //Something has gone very wrong
    currentSentence = NONE; //Reset the sentence to being looking for a new start char
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
    if ((_printDebug == true) || (_printLimitedDebug == true)) // Print this if doing limited debugging
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 8002a58:	2b01      	cmp	r3, #1
        //_debugSerial->println(F("processUBX: buffer overrun detected"));
      //else
        //_debugSerial->println(F("processUBX: counter hit MAX_PAYLOAD_SIZE"));
    }
  }
}
 8002a5a:	bf00      	nop
 8002a5c:	3718      	adds	r7, #24
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
	...

08002a64 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket>:
//Once a packet has been received and validated, identify this packet's class/id and update internal flags
//Note: if the user requests a PVT or a HPPOSLLH message using a custom packet, the data extraction will
//      not work as expected beacuse extractLong etc are hardwired to packetCfg payloadCfg. Ideally
//      extractLong etc should be updated so they receive a pointer to the packet buffer.
void SFE_UBLOX_GPS::processUBXpacket(ubxPacket *msg)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  switch (msg->cls)
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d004      	beq.n	8002a80 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x1c>
 8002a76:	2b28      	cmp	r3, #40	; 0x28
 8002a78:	f000 83a4 	beq.w	80031c4 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x760>
      hnrPVT.headVehValid = (flags & 0x10) > 0;

      hnrPVTQueried = true;
    }
  }
}
 8002a7c:	f000 bd98 	b.w	80035b0 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
    if (msg->id == UBX_NAV_PVT && msg->len == 92)
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	785b      	ldrb	r3, [r3, #1]
 8002a84:	2b07      	cmp	r3, #7
 8002a86:	f040 8258 	bne.w	8002f3a <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x4d6>
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	885b      	ldrh	r3, [r3, #2]
 8002a8e:	2b5c      	cmp	r3, #92	; 0x5c
 8002a90:	f040 8253 	bne.w	8002f3a <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x4d6>
      constexpr int startingSpot = 0; //fixed value used in processUBX
 8002a94:	2300      	movs	r3, #0
 8002a96:	60fb      	str	r3, [r7, #12]
      timeOfWeek = extractLong(0);
 8002a98:	2100      	movs	r1, #0
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f001 f9a4 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      gpsMillisecond = extractLong(0) % 1000; //Get last three digits of iTOW
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f001 f99c 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	4bc9      	ldr	r3, [pc, #804]	; (8002dd8 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x374>)
 8002ab4:	fba3 1302 	umull	r1, r3, r3, r2
 8002ab8:	099b      	lsrs	r3, r3, #6
 8002aba:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002abe:	fb01 f303 	mul.w	r3, r1, r3
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
      gpsYear = extractInt(4);
 8002acc:	2104      	movs	r1, #4
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f001 f9d1 	bl	8003e76 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
      gpsMonth = extractByte(6);
 8002ade:	2106      	movs	r1, #6
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f001 f9ff 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	461a      	mov	r2, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
      gpsDay = extractByte(7);
 8002af0:	2107      	movs	r1, #7
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f001 f9f6 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002af8:	4603      	mov	r3, r0
 8002afa:	461a      	mov	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
      gpsHour = extractByte(8);
 8002b02:	2108      	movs	r1, #8
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f001 f9ed 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
      gpsMinute = extractByte(9);
 8002b14:	2109      	movs	r1, #9
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f001 f9e4 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	461a      	mov	r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
      gpsSecond = extractByte(10);
 8002b26:	210a      	movs	r1, #10
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f001 f9db 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	461a      	mov	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
      gpsDateValid = extractByte(11) & 0x01;
 8002b38:	210b      	movs	r1, #11
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f001 f9d2 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b40:	4603      	mov	r3, r0
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	bf14      	ite	ne
 8002b4a:	2301      	movne	r3, #1
 8002b4c:	2300      	moveq	r3, #0
 8002b4e:	b2da      	uxtb	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
      gpsTimeValid = (extractByte(11) & 0x02) >> 1;
 8002b56:	210b      	movs	r1, #11
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f001 f9c3 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	bf14      	ite	ne
 8002b68:	2301      	movne	r3, #1
 8002b6a:	2300      	moveq	r3, #0
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      gpsNanosecond = extractSignedLong(16); //Includes milliseconds
 8002b74:	2110      	movs	r1, #16
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f001 f96b 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	67da      	str	r2, [r3, #124]	; 0x7c
      fixType = extractByte(20 - startingSpot);
 8002b82:	2114      	movs	r1, #20
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f001 f9ad 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
      gnssFixOk = extractByte(21 - startingSpot) & 0x1; //Get the 1st bit
 8002b94:	2115      	movs	r1, #21
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f001 f9a4 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	bf14      	ite	ne
 8002ba6:	2301      	movne	r3, #1
 8002ba8:	2300      	moveq	r3, #0
 8002baa:	b2da      	uxtb	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
      diffSoln = (extractByte(21 - startingSpot) >> 1) & 0x1; //Get the 2nd bit
 8002bb2:	2115      	movs	r1, #21
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f001 f995 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	bf14      	ite	ne
 8002bc4:	2301      	movne	r3, #1
 8002bc6:	2300      	moveq	r3, #0
 8002bc8:	b2da      	uxtb	r2, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
      carrierSolution = extractByte(21 - startingSpot) >> 6; //Get 6th&7th bits of this byte
 8002bd0:	2115      	movs	r1, #21
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f001 f986 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	119b      	asrs	r3, r3, #6
 8002bdc:	b2da      	uxtb	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
      headVehValid = (extractByte(21 - startingSpot) >> 5) & 0x1; // Get the 5th bit
 8002be4:	2115      	movs	r1, #21
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f001 f97c 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002bec:	4603      	mov	r3, r0
 8002bee:	f003 0320 	and.w	r3, r3, #32
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	bf14      	ite	ne
 8002bf6:	2301      	movne	r3, #1
 8002bf8:	2300      	moveq	r3, #0
 8002bfa:	b2da      	uxtb	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
      SIV = extractByte(23 - startingSpot);
 8002c02:	2117      	movs	r1, #23
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f001 f96d 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
      longitude = extractSignedLong(24 - startingSpot);
 8002c14:	2118      	movs	r1, #24
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f001 f91b 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      latitude = extractSignedLong(28 - startingSpot);
 8002c24:	211c      	movs	r1, #28
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f001 f913 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      altitude = extractSignedLong(32 - startingSpot);
 8002c34:	2120      	movs	r1, #32
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f001 f90b 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      altitudeMSL = extractSignedLong(36 - startingSpot);
 8002c44:	2124      	movs	r1, #36	; 0x24
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f001 f903 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      horizontalAccEst = extractLong(40 - startingSpot);
 8002c54:	2128      	movs	r1, #40	; 0x28
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f001 f8c6 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      verticalAccEst = extractLong(44 - startingSpot);
 8002c64:	212c      	movs	r1, #44	; 0x2c
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f001 f8be 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      nedNorthVel = extractSignedLong(48 - startingSpot);
 8002c74:	2130      	movs	r1, #48	; 0x30
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f001 f8eb 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      nedEastVel = extractSignedLong(52 - startingSpot);
 8002c84:	2134      	movs	r1, #52	; 0x34
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f001 f8e3 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      nedDownVel = extractSignedLong(56 - startingSpot);
 8002c94:	2138      	movs	r1, #56	; 0x38
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f001 f8db 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
      groundSpeed = extractSignedLong(60 - startingSpot);
 8002ca4:	213c      	movs	r1, #60	; 0x3c
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f001 f8d3 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002cac:	4602      	mov	r2, r0
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      headingOfMotion = extractSignedLong(64 - startingSpot);
 8002cb4:	2140      	movs	r1, #64	; 0x40
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f001 f8cb 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
      speedAccEst = extractLong(68 - startingSpot);
 8002cc4:	2144      	movs	r1, #68	; 0x44
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f001 f88e 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
      headingAccEst = extractLong(72 - startingSpot);
 8002cd4:	2148      	movs	r1, #72	; 0x48
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f001 f886 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
      pDOP = extractInt(76 - startingSpot);
 8002ce4:	214c      	movs	r1, #76	; 0x4c
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f001 f8c5 	bl	8003e76 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8002cec:	4603      	mov	r3, r0
 8002cee:	461a      	mov	r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
      invalidLlh = extractByte(78 - startingSpot) & 0x1;
 8002cf6:	214e      	movs	r1, #78	; 0x4e
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f001 f8f3 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	f003 0301 	and.w	r3, r3, #1
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	bf14      	ite	ne
 8002d08:	2301      	movne	r3, #1
 8002d0a:	2300      	moveq	r3, #0
 8002d0c:	b2da      	uxtb	r2, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
      headVeh = extractSignedLong(84 - startingSpot);
 8002d14:	2154      	movs	r1, #84	; 0x54
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f001 f89b 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
      magDec = extractSignedInt(88 - startingSpot);
 8002d24:	2158      	movs	r1, #88	; 0x58
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f001 f8c9 	bl	8003ebe <_ZN13SFE_UBLOX_GPS16extractSignedIntEa>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	461a      	mov	r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
      magAcc = extractInt(90 - startingSpot);
 8002d36:	215a      	movs	r1, #90	; 0x5a
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f001 f89c 	bl	8003e76 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	461a      	mov	r2, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
      moduleQueried.gpsiTOW = true;
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002d4e:	f043 0301 	orr.w	r3, r3, #1
 8002d52:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsYear = true;
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002d5c:	f043 0302 	orr.w	r3, r3, #2
 8002d60:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsMonth = true;
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002d6a:	f043 0304 	orr.w	r3, r3, #4
 8002d6e:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsDay = true;
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002d78:	f043 0308 	orr.w	r3, r3, #8
 8002d7c:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsHour = true;
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002d86:	f043 0310 	orr.w	r3, r3, #16
 8002d8a:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsMinute = true;
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002d94:	f043 0320 	orr.w	r3, r3, #32
 8002d98:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsSecond = true;
 8002d9c:	687a      	ldr	r2, [r7, #4]
 8002d9e:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002da2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002da6:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsDateValid = true;
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8002db0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002db4:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsTimeValid = true;
 8002db8:	687a      	ldr	r2, [r7, #4]
 8002dba:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002dbe:	f043 0301 	orr.w	r3, r3, #1
 8002dc2:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.gpsNanosecond = true;
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002dcc:	f043 0302 	orr.w	r3, r3, #2
 8002dd0:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.all = true;
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	e001      	b.n	8002ddc <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x378>
 8002dd8:	10624dd3 	.word	0x10624dd3
 8002ddc:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002de0:	f043 0304 	orr.w	r3, r3, #4
 8002de4:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.gnssFixOk = true;
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002dee:	f043 0308 	orr.w	r3, r3, #8
 8002df2:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.diffSoln = true;
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002dfc:	f043 0310 	orr.w	r3, r3, #16
 8002e00:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.headVehValid = true;
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002e0a:	f043 0320 	orr.w	r3, r3, #32
 8002e0e:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.longitude = true;
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002e18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e1c:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.latitude = true;
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8002e26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e2a:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.altitude = true;
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e34:	f043 0301 	orr.w	r3, r3, #1
 8002e38:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.altitudeMSL = true;
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e42:	f043 0302 	orr.w	r3, r3, #2
 8002e46:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.horizontalAccEst = true;
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e50:	f043 0304 	orr.w	r3, r3, #4
 8002e54:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.verticalAccEst = true;
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e5e:	f043 0308 	orr.w	r3, r3, #8
 8002e62:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.nedNorthVel = true;
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e6c:	f043 0310 	orr.w	r3, r3, #16
 8002e70:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.nedEastVel = true;
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e7a:	f043 0320 	orr.w	r3, r3, #32
 8002e7e:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.nedDownVel = true;
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e8c:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.SIV = true;
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8002e96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e9a:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.fixType = true;
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002ea4:	f043 0301 	orr.w	r3, r3, #1
 8002ea8:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.carrierSolution = true;
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002eb2:	f043 0302 	orr.w	r3, r3, #2
 8002eb6:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.groundSpeed = true;
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002ec0:	f043 0304 	orr.w	r3, r3, #4
 8002ec4:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.headingOfMotion = true;
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002ece:	f043 0308 	orr.w	r3, r3, #8
 8002ed2:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.speedAccEst = true;
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002edc:	f043 0310 	orr.w	r3, r3, #16
 8002ee0:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.headingAccEst = true;
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002eea:	f043 0320 	orr.w	r3, r3, #32
 8002eee:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.pDOP = true;
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002ef8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002efc:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.invalidLlh = true;
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8002f06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f0a:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.headVeh = true;
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 8002f14:	f043 0301 	orr.w	r3, r3, #1
 8002f18:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
      moduleQueried.magDec = true;
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 8002f22:	f043 0302 	orr.w	r3, r3, #2
 8002f26:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
      moduleQueried.magAcc = true;
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 8002f30:	f043 0304 	orr.w	r3, r3, #4
 8002f34:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
 8002f38:	e143      	b.n	80031c2 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x75e>
    else if (msg->id == UBX_NAV_HPPOSLLH && msg->len == 36)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	785b      	ldrb	r3, [r3, #1]
 8002f3e:	2b14      	cmp	r3, #20
 8002f40:	f040 80bd 	bne.w	80030be <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x65a>
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	885b      	ldrh	r3, [r3, #2]
 8002f48:	2b24      	cmp	r3, #36	; 0x24
 8002f4a:	f040 80b8 	bne.w	80030be <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x65a>
      timeOfWeek = extractLong(4);
 8002f4e:	2104      	movs	r1, #4
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f000 ff49 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002f56:	4602      	mov	r2, r0
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      highResLongitude = extractSignedLong(8);
 8002f5e:	2108      	movs	r1, #8
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f000 ff76 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002f66:	4602      	mov	r2, r0
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      highResLatitude = extractSignedLong(12);
 8002f6e:	210c      	movs	r1, #12
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f000 ff6e 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002f76:	4602      	mov	r2, r0
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
      elipsoid = extractSignedLong(16);
 8002f7e:	2110      	movs	r1, #16
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f000 ff66 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002f86:	4602      	mov	r2, r0
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
      meanSeaLevel = extractSignedLong(20);
 8002f8e:	2114      	movs	r1, #20
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f000 ff5e 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8002f96:	4602      	mov	r2, r0
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
      highResLongitudeHp = extractSignedChar(24);
 8002f9e:	2118      	movs	r1, #24
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f000 ffaf 	bl	8003f04 <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	461a      	mov	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
      highResLatitudeHp = extractSignedChar(25);
 8002fb0:	2119      	movs	r1, #25
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f000 ffa6 	bl	8003f04 <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	461a      	mov	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
      elipsoidHp = extractSignedChar(26);
 8002fc2:	211a      	movs	r1, #26
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 ff9d 	bl	8003f04 <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	461a      	mov	r2, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
      meanSeaLevelHp = extractSignedChar(27);
 8002fd4:	211b      	movs	r1, #27
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 ff94 	bl	8003f04 <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	461a      	mov	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
      horizontalAccuracy = extractLong(28);
 8002fe6:	211c      	movs	r1, #28
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f000 fefd 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
      verticalAccuracy = extractLong(32);
 8002ff6:	2120      	movs	r1, #32
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f000 fef5 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002ffe:	4602      	mov	r2, r0
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
      highResModuleQueried.all = true;
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 800300c:	f043 0301 	orr.w	r3, r3, #1
 8003010:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.highResLatitude = true;
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 800301a:	f043 0304 	orr.w	r3, r3, #4
 800301e:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.highResLatitudeHp = true;
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 8003028:	f043 0308 	orr.w	r3, r3, #8
 800302c:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.highResLongitude = true;
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 8003036:	f043 0308 	orr.w	r3, r3, #8
 800303a:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.highResLongitudeHp = true;
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 8003044:	f043 0310 	orr.w	r3, r3, #16
 8003048:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.elipsoid = true;
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 8003052:	f043 0310 	orr.w	r3, r3, #16
 8003056:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.elipsoidHp = true;
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 8003060:	f043 0302 	orr.w	r3, r3, #2
 8003064:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.meanSeaLevel = true;
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 800306e:	f043 0320 	orr.w	r3, r3, #32
 8003072:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.meanSeaLevelHp = true;
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 800307c:	f043 0304 	orr.w	r3, r3, #4
 8003080:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.geoidSeparation = true;
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 800308a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800308e:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.horizontalAccuracy = true;
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 8003098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800309c:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.verticalAccuracy = true;
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 80030a6:	f043 0301 	orr.w	r3, r3, #1
 80030aa:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      moduleQueried.gpsiTOW = true; // this can arrive via HPPOS too.
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 80030b4:	f043 0301 	orr.w	r3, r3, #1
 80030b8:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
 80030bc:	e081      	b.n	80031c2 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x75e>
    else if (msg->id == UBX_NAV_DOP && msg->len == 18)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	785b      	ldrb	r3, [r3, #1]
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	f040 8273 	bne.w	80035ae <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4a>
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	885b      	ldrh	r3, [r3, #2]
 80030cc:	2b12      	cmp	r3, #18
 80030ce:	f040 826e 	bne.w	80035ae <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4a>
      geometricDOP = extractInt(4);
 80030d2:	2104      	movs	r1, #4
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f000 fece 	bl	8003e76 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 80030da:	4603      	mov	r3, r0
 80030dc:	461a      	mov	r2, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f8a3 20f6 	strh.w	r2, [r3, #246]	; 0xf6
      positionDOP = extractInt(6);
 80030e4:	2106      	movs	r1, #6
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 fec5 	bl	8003e76 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 80030ec:	4603      	mov	r3, r0
 80030ee:	461a      	mov	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
      timeDOP = extractInt(8);
 80030f6:	2108      	movs	r1, #8
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f000 febc 	bl	8003e76 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 80030fe:	4603      	mov	r3, r0
 8003100:	461a      	mov	r2, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
      verticalDOP = extractInt(10);
 8003108:	210a      	movs	r1, #10
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f000 feb3 	bl	8003e76 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003110:	4603      	mov	r3, r0
 8003112:	461a      	mov	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
      horizontalDOP = extractInt(12);
 800311a:	210c      	movs	r1, #12
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f000 feaa 	bl	8003e76 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003122:	4603      	mov	r3, r0
 8003124:	461a      	mov	r2, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f8a3 20fe 	strh.w	r2, [r3, #254]	; 0xfe
      northingDOP = extractInt(14);
 800312c:	210e      	movs	r1, #14
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f000 fea1 	bl	8003e76 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003134:	4603      	mov	r3, r0
 8003136:	461a      	mov	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
      eastingDOP = extractInt(16);
 800313e:	2110      	movs	r1, #16
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	f000 fe98 	bl	8003e76 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003146:	4603      	mov	r3, r0
 8003148:	461a      	mov	r2, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
      dopModuleQueried.all = true;
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 8003156:	f043 0301 	orr.w	r3, r3, #1
 800315a:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.geometricDOP = true;
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 8003164:	f043 0302 	orr.w	r3, r3, #2
 8003168:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.positionDOP = true;
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 8003172:	f043 0304 	orr.w	r3, r3, #4
 8003176:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.timeDOP = true;
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 8003180:	f043 0308 	orr.w	r3, r3, #8
 8003184:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.verticalDOP = true;
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 800318e:	f043 0310 	orr.w	r3, r3, #16
 8003192:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.horizontalDOP = true;
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 800319c:	f043 0320 	orr.w	r3, r3, #32
 80031a0:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.northingDOP = true;
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80031aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031ae:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.eastingDOP = true;
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80031b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031bc:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
    break;
 80031c0:	e1f5      	b.n	80035ae <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4a>
 80031c2:	e1f4      	b.n	80035ae <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4a>
    if (msg->id == UBX_HNR_ATT && msg->len == 32)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	785b      	ldrb	r3, [r3, #1]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d140      	bne.n	800324e <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x7ea>
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	885b      	ldrh	r3, [r3, #2]
 80031d0:	2b20      	cmp	r3, #32
 80031d2:	d13c      	bne.n	800324e <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x7ea>
      hnrAtt.iTOW = extractLong(0);
 80031d4:	2100      	movs	r1, #0
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 fe06 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80031dc:	4602      	mov	r2, r0
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
      hnrAtt.roll = extractSignedLong(8);
 80031e4:	2108      	movs	r1, #8
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f000 fe33 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80031ec:	4602      	mov	r2, r0
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
      hnrAtt.pitch = extractSignedLong(12);
 80031f4:	210c      	movs	r1, #12
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 fe2b 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80031fc:	4602      	mov	r2, r0
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
      hnrAtt.heading = extractSignedLong(16);
 8003204:	2110      	movs	r1, #16
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 fe23 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800320c:	4602      	mov	r2, r0
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
      hnrAtt.accRoll = extractLong(20);
 8003214:	2114      	movs	r1, #20
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 fde6 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800321c:	4602      	mov	r2, r0
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
      hnrAtt.accPitch = extractLong(24);
 8003224:	2118      	movs	r1, #24
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f000 fdde 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800322c:	4602      	mov	r2, r0
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
      hnrAtt.accHeading = extractLong(28);
 8003234:	211c      	movs	r1, #28
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 fdd6 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800323c:	4602      	mov	r2, r0
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
      hnrAttQueried = true;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 2394 	strb.w	r2, [r3, #916]	; 0x394
 800324c:	e1b0      	b.n	80035b0 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
    else if (msg->id == UBX_HNR_INS && msg->len == 36)
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	785b      	ldrb	r3, [r3, #1]
 8003252:	2b02      	cmp	r3, #2
 8003254:	f040 8089 	bne.w	800336a <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x906>
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	885b      	ldrh	r3, [r3, #2]
 800325c:	2b24      	cmp	r3, #36	; 0x24
 800325e:	f040 8084 	bne.w	800336a <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x906>
      hnrVehDyn.iTOW = extractLong(8);
 8003262:	2108      	movs	r1, #8
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f000 fdbf 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800326a:	4602      	mov	r2, r0
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
      hnrVehDyn.xAngRate = extractSignedLong(12);
 8003272:	210c      	movs	r1, #12
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 fdec 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800327a:	4602      	mov	r2, r0
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
      hnrVehDyn.yAngRate = extractSignedLong(16);
 8003282:	2110      	movs	r1, #16
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 fde4 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800328a:	4602      	mov	r2, r0
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
      hnrVehDyn.zAngRate = extractSignedLong(20);
 8003292:	2114      	movs	r1, #20
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f000 fddc 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800329a:	4602      	mov	r2, r0
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
      hnrVehDyn.xAccel = extractSignedLong(24);
 80032a2:	2118      	movs	r1, #24
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f000 fdd4 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80032aa:	4602      	mov	r2, r0
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
      hnrVehDyn.yAccel = extractSignedLong(28);
 80032b2:	211c      	movs	r1, #28
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f000 fdcc 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80032ba:	4602      	mov	r2, r0
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      hnrVehDyn.zAccel = extractSignedLong(32);
 80032c2:	2120      	movs	r1, #32
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f000 fdc4 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80032ca:	4602      	mov	r2, r0
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
      uint32_t bitfield0 = extractLong(0);
 80032d2:	2100      	movs	r1, #0
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f000 fd87 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80032da:	6178      	str	r0, [r7, #20]
      hnrVehDyn.xAngRateValid = (bitfield0 & 0x00000100) > 0;
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	bf14      	ite	ne
 80032e6:	2301      	movne	r3, #1
 80032e8:	2300      	moveq	r3, #0
 80032ea:	b2da      	uxtb	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
      hnrVehDyn.yAngRateValid = (bitfield0 & 0x00000200) > 0;
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	bf14      	ite	ne
 80032fc:	2301      	movne	r3, #1
 80032fe:	2300      	moveq	r3, #0
 8003300:	b2da      	uxtb	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f883 21c5 	strb.w	r2, [r3, #453]	; 0x1c5
      hnrVehDyn.zAngRateValid = (bitfield0 & 0x00000400) > 0;
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800330e:	2b00      	cmp	r3, #0
 8003310:	bf14      	ite	ne
 8003312:	2301      	movne	r3, #1
 8003314:	2300      	moveq	r3, #0
 8003316:	b2da      	uxtb	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f883 21c6 	strb.w	r2, [r3, #454]	; 0x1c6
      hnrVehDyn.xAccelValid = (bitfield0 & 0x00000800) > 0;
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003324:	2b00      	cmp	r3, #0
 8003326:	bf14      	ite	ne
 8003328:	2301      	movne	r3, #1
 800332a:	2300      	moveq	r3, #0
 800332c:	b2da      	uxtb	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
      hnrVehDyn.yAccelValid = (bitfield0 & 0x00001000) > 0;
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800333a:	2b00      	cmp	r3, #0
 800333c:	bf14      	ite	ne
 800333e:	2301      	movne	r3, #1
 8003340:	2300      	moveq	r3, #0
 8003342:	b2da      	uxtb	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
      hnrVehDyn.zAccelValid = (bitfield0 & 0x00002000) > 0;
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003350:	2b00      	cmp	r3, #0
 8003352:	bf14      	ite	ne
 8003354:	2301      	movne	r3, #1
 8003356:	2300      	moveq	r3, #0
 8003358:	b2da      	uxtb	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
      hnrDynQueried = true;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 2395 	strb.w	r2, [r3, #917]	; 0x395
 8003368:	e122      	b.n	80035b0 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
    else if (msg->id == UBX_HNR_PVT && msg->len == 72)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	785b      	ldrb	r3, [r3, #1]
 800336e:	2b00      	cmp	r3, #0
 8003370:	f040 811e 	bne.w	80035b0 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	885b      	ldrh	r3, [r3, #2]
 8003378:	2b48      	cmp	r3, #72	; 0x48
 800337a:	f040 8119 	bne.w	80035b0 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
      hnrPVT.iTOW = extractLong(0);
 800337e:	2100      	movs	r1, #0
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 fd31 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003386:	4602      	mov	r2, r0
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
      hnrPVT.year = extractInt(4);
 800338e:	2104      	movs	r1, #4
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 fd70 	bl	8003e76 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003396:	4603      	mov	r3, r0
 8003398:	461a      	mov	r2, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f8a3 21ec 	strh.w	r2, [r3, #492]	; 0x1ec
      hnrPVT.month = extractByte(6);
 80033a0:	2106      	movs	r1, #6
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 fd9e 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80033a8:	4603      	mov	r3, r0
 80033aa:	461a      	mov	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
      hnrPVT.day = extractByte(7);
 80033b2:	2107      	movs	r1, #7
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f000 fd95 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80033ba:	4603      	mov	r3, r0
 80033bc:	461a      	mov	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
      hnrPVT.hour = extractByte(8);
 80033c4:	2108      	movs	r1, #8
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 fd8c 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80033cc:	4603      	mov	r3, r0
 80033ce:	461a      	mov	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
      hnrPVT.min = extractByte(9);
 80033d6:	2109      	movs	r1, #9
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f000 fd83 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80033de:	4603      	mov	r3, r0
 80033e0:	461a      	mov	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
      hnrPVT.sec = extractByte(10);
 80033e8:	210a      	movs	r1, #10
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f000 fd7a 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80033f0:	4603      	mov	r3, r0
 80033f2:	461a      	mov	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f883 21f2 	strb.w	r2, [r3, #498]	; 0x1f2
      hnrPVT.nano = extractSignedLong(12);
 80033fa:	210c      	movs	r1, #12
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f000 fd28 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003402:	4602      	mov	r2, r0
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
      hnrPVT.gpsFix = extractByte(16);
 800340a:	2110      	movs	r1, #16
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f000 fd69 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003412:	4603      	mov	r3, r0
 8003414:	461a      	mov	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
      hnrPVT.lon = extractSignedLong(20);
 800341c:	2114      	movs	r1, #20
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f000 fd17 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003424:	4602      	mov	r2, r0
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      hnrPVT.lat = extractSignedLong(24);
 800342c:	2118      	movs	r1, #24
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 fd0f 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003434:	4602      	mov	r2, r0
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
      hnrPVT.height = extractSignedLong(28);
 800343c:	211c      	movs	r1, #28
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f000 fd07 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003444:	4602      	mov	r2, r0
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
      hnrPVT.hMSL = extractSignedLong(32);
 800344c:	2120      	movs	r1, #32
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 fcff 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003454:	4602      	mov	r2, r0
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
      hnrPVT.gSpeed = extractSignedLong(36);
 800345c:	2124      	movs	r1, #36	; 0x24
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 fcf7 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003464:	4602      	mov	r2, r0
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
      hnrPVT.speed = extractSignedLong(40);
 800346c:	2128      	movs	r1, #40	; 0x28
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f000 fcef 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003474:	4602      	mov	r2, r0
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
      hnrPVT.headMot = extractSignedLong(44);
 800347c:	212c      	movs	r1, #44	; 0x2c
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 fce7 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003484:	4602      	mov	r2, r0
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
      hnrPVT.headVeh = extractSignedLong(48);
 800348c:	2130      	movs	r1, #48	; 0x30
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 fcdf 	bl	8003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003494:	4602      	mov	r2, r0
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
      hnrPVT.hAcc = extractLong(52);
 800349c:	2134      	movs	r1, #52	; 0x34
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 fca2 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80034a4:	4602      	mov	r2, r0
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
      hnrPVT.vAcc = extractLong(56);
 80034ac:	2138      	movs	r1, #56	; 0x38
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f000 fc9a 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80034b4:	4602      	mov	r2, r0
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
      hnrPVT.sAcc = extractLong(60);
 80034bc:	213c      	movs	r1, #60	; 0x3c
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 fc92 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80034c4:	4602      	mov	r2, r0
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
      hnrPVT.headAcc = extractLong(64);
 80034cc:	2140      	movs	r1, #64	; 0x40
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f000 fc8a 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80034d4:	4602      	mov	r2, r0
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
      uint8_t valid = extractByte(11);
 80034dc:	210b      	movs	r1, #11
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f000 fd00 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80034e4:	4603      	mov	r3, r0
 80034e6:	74fb      	strb	r3, [r7, #19]
      hnrPVT.validDate = (valid & 0x01) > 0;
 80034e8:	7cfb      	ldrb	r3, [r7, #19]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	bfcc      	ite	gt
 80034f2:	2301      	movgt	r3, #1
 80034f4:	2300      	movle	r3, #0
 80034f6:	b2da      	uxtb	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f883 21f3 	strb.w	r2, [r3, #499]	; 0x1f3
      hnrPVT.validTime = (valid & 0x02) > 0;
 80034fe:	7cfb      	ldrb	r3, [r7, #19]
 8003500:	f003 0302 	and.w	r3, r3, #2
 8003504:	2b00      	cmp	r3, #0
 8003506:	bfcc      	ite	gt
 8003508:	2301      	movgt	r3, #1
 800350a:	2300      	movle	r3, #0
 800350c:	b2da      	uxtb	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f883 21f4 	strb.w	r2, [r3, #500]	; 0x1f4
      hnrPVT.fullyResolved = (valid & 0x04) > 0;
 8003514:	7cfb      	ldrb	r3, [r7, #19]
 8003516:	f003 0304 	and.w	r3, r3, #4
 800351a:	2b00      	cmp	r3, #0
 800351c:	bfcc      	ite	gt
 800351e:	2301      	movgt	r3, #1
 8003520:	2300      	movle	r3, #0
 8003522:	b2da      	uxtb	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f883 21f5 	strb.w	r2, [r3, #501]	; 0x1f5
      uint8_t flags = extractByte(17);
 800352a:	2111      	movs	r1, #17
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f000 fcd9 	bl	8003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003532:	4603      	mov	r3, r0
 8003534:	74bb      	strb	r3, [r7, #18]
      hnrPVT.gpsFixOK = (flags & 0x01) > 0;
 8003536:	7cbb      	ldrb	r3, [r7, #18]
 8003538:	f003 0301 	and.w	r3, r3, #1
 800353c:	2b00      	cmp	r3, #0
 800353e:	bfcc      	ite	gt
 8003540:	2301      	movgt	r3, #1
 8003542:	2300      	movle	r3, #0
 8003544:	b2da      	uxtb	r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
      hnrPVT.diffSoln = (flags & 0x02) > 0;
 800354c:	7cbb      	ldrb	r3, [r7, #18]
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b00      	cmp	r3, #0
 8003554:	bfcc      	ite	gt
 8003556:	2301      	movgt	r3, #1
 8003558:	2300      	movle	r3, #0
 800355a:	b2da      	uxtb	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      hnrPVT.WKNSET = (flags & 0x04) > 0;
 8003562:	7cbb      	ldrb	r3, [r7, #18]
 8003564:	f003 0304 	and.w	r3, r3, #4
 8003568:	2b00      	cmp	r3, #0
 800356a:	bfcc      	ite	gt
 800356c:	2301      	movgt	r3, #1
 800356e:	2300      	movle	r3, #0
 8003570:	b2da      	uxtb	r2, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
      hnrPVT.TOWSET = (flags & 0x08) > 0;
 8003578:	7cbb      	ldrb	r3, [r7, #18]
 800357a:	f003 0308 	and.w	r3, r3, #8
 800357e:	2b00      	cmp	r3, #0
 8003580:	bfcc      	ite	gt
 8003582:	2301      	movgt	r3, #1
 8003584:	2300      	movle	r3, #0
 8003586:	b2da      	uxtb	r2, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
      hnrPVT.headVehValid = (flags & 0x10) > 0;
 800358e:	7cbb      	ldrb	r3, [r7, #18]
 8003590:	f003 0310 	and.w	r3, r3, #16
 8003594:	2b00      	cmp	r3, #0
 8003596:	bfcc      	ite	gt
 8003598:	2301      	movgt	r3, #1
 800359a:	2300      	movle	r3, #0
 800359c:	b2da      	uxtb	r2, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
      hnrPVTQueried = true;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 2396 	strb.w	r2, [r3, #918]	; 0x396
}
 80035ac:	e000      	b.n	80035b0 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
    break;
 80035ae:	bf00      	nop
}
 80035b0:	bf00      	nop
 80035b2:	3718      	adds	r7, #24
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>:

//Given a packet and payload, send everything including CRC bytes via I2C port
sfe_ublox_status_e SFE_UBLOX_GPS::sendCommand(ubxPacket *outgoingUBX, uint16_t maxWait)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b088      	sub	sp, #32
 80035bc:	af02      	add	r7, sp, #8
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	4613      	mov	r3, r2
 80035c4:	80fb      	strh	r3, [r7, #6]
uint8_t i2cDataXX[] = {0,0};
 80035c6:	2300      	movs	r3, #0
 80035c8:	82bb      	strh	r3, [r7, #20]
  sfe_ublox_status_e retVal = SFE_UBLOX_STATUS_SUCCESS;
 80035ca:	2300      	movs	r3, #0
 80035cc:	75fb      	strb	r3, [r7, #23]

  calcChecksum(outgoingUBX); //Sets checksum A and B bytes of the packet
 80035ce:	68b9      	ldr	r1, [r7, #8]
 80035d0:	68f8      	ldr	r0, [r7, #12]
 80035d2:	f000 f94b 	bl	800386c <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket>

  if (_printDebug == true)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d103      	bne.n	80035e8 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x30>
  {
    //_debugSerial->print(F("\nSending: "));
    printPacket(outgoingUBX);
 80035e0:	68b9      	ldr	r1, [r7, #8]
 80035e2:	68f8      	ldr	r0, [r7, #12]
 80035e4:	f000 f9d2 	bl	800398c <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>
  }

  if (commType == COMM_TYPE_I2C)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f893 3236 	ldrb.w	r3, [r3, #566]	; 0x236
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d10c      	bne.n	800360c <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x54>
  {
		//__HAL_RCC_I2C1_FORCE_RESET(); __HAL_RCC_I2C1_RELEASE_RESET();
		//I2C_ClearBusyFlagErratum(&hi2c2, 1000);
		//HalStateX = HAL_I2C_Master_Transmit( &hi2c2, ( 0x30 << 1 ), i2cDataXX, 1, 10 );
    retVal = sendI2cCommand(outgoingUBX, maxWait);
 80035f2:	88fb      	ldrh	r3, [r7, #6]
 80035f4:	461a      	mov	r2, r3
 80035f6:	68b9      	ldr	r1, [r7, #8]
 80035f8:	68f8      	ldr	r0, [r7, #12]
 80035fa:	f000 f837 	bl	800366c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett>
 80035fe:	4603      	mov	r3, r0
 8003600:	75fb      	strb	r3, [r7, #23]
    if (retVal != SFE_UBLOX_STATUS_SUCCESS)
 8003602:	7dfb      	ldrb	r3, [r7, #23]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d00a      	beq.n	800361e <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x66>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("Send I2C Command failed"));
      }
      return retVal;
 8003608:	7dfb      	ldrb	r3, [r7, #23]
 800360a:	e02b      	b.n	8003664 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0xac>
    }
  }
  else if (commType == COMM_TYPE_SERIAL)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f893 3236 	ldrb.w	r3, [r3, #566]	; 0x236
 8003612:	2b01      	cmp	r3, #1
 8003614:	d103      	bne.n	800361e <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x66>
  {
    sendSerialCommand(outgoingUBX);
 8003616:	68b9      	ldr	r1, [r7, #8]
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f000 f8e9 	bl	80037f0 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket>
  }

  if (maxWait > 0)
 800361e:	88fb      	ldrh	r3, [r7, #6]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d01e      	beq.n	8003662 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0xaa>
  {
    //Depending on what we just sent, either we need to look for an ACK or not
    if (outgoingUBX->cls == UBX_CLASS_CFG)
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	2b06      	cmp	r3, #6
 800362a:	d10d      	bne.n	8003648 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x90>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("sendCommand: Waiting for ACK response"));
      }
      retVal = waitForACKResponse(outgoingUBX, outgoingUBX->cls, outgoingUBX->id, maxWait); //Wait for Ack response
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	781a      	ldrb	r2, [r3, #0]
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	7859      	ldrb	r1, [r3, #1]
 8003634:	88fb      	ldrh	r3, [r7, #6]
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	460b      	mov	r3, r1
 800363a:	68b9      	ldr	r1, [r7, #8]
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f000 f9b1 	bl	80039a4 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht>
 8003642:	4603      	mov	r3, r0
 8003644:	75fb      	strb	r3, [r7, #23]
 8003646:	e00c      	b.n	8003662 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0xaa>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("sendCommand: Waiting for No ACK response"));
      }
      retVal = waitForNoACKResponse(outgoingUBX, outgoingUBX->cls, outgoingUBX->id, maxWait); //Wait for Ack response
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	781a      	ldrb	r2, [r3, #0]
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	7859      	ldrb	r1, [r3, #1]
 8003650:	88fb      	ldrh	r3, [r7, #6]
 8003652:	9300      	str	r3, [sp, #0]
 8003654:	460b      	mov	r3, r1
 8003656:	68b9      	ldr	r1, [r7, #8]
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f000 fa80 	bl	8003b5e <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht>
 800365e:	4603      	mov	r3, r0
 8003660:	75fb      	strb	r3, [r7, #23]
    }
  }
  return retVal;
 8003662:	7dfb      	ldrb	r3, [r7, #23]
}
 8003664:	4618      	mov	r0, r3
 8003666:	3718      	adds	r7, #24
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett>:

//Returns false if sensor fails to respond to I2C traffic
sfe_ublox_status_e SFE_UBLOX_GPS::sendI2cCommand(ubxPacket *outgoingUBX, uint16_t maxWait)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b08a      	sub	sp, #40	; 0x28
 8003670:	af02      	add	r7, sp, #8
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	4613      	mov	r3, r2
 8003678:	80fb      	strh	r3, [r7, #6]

//#define I2CADR 0x42 // 0x42 // 0x60
//HAL_StatusTypeDef HalState;
uint8_t i2cData[10];

	i2cData[0] = 0xFF;
 800367a:	23ff      	movs	r3, #255	; 0xff
 800367c:	743b      	strb	r3, [r7, #16]
	//HAL_I2C_Master_Transmit( &hi2c2, ( I2CADR << 1 ), i2cData, 0, 50 );	
	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 1, I2C_FIRST_AND_NEXT_FRAME );
 800367e:	f107 0210 	add.w	r2, r7, #16
 8003682:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003686:	9300      	str	r3, [sp, #0]
 8003688:	2301      	movs	r3, #1
 800368a:	2184      	movs	r1, #132	; 0x84
 800368c:	4856      	ldr	r0, [pc, #344]	; (80037e8 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x17c>)
 800368e:	f004 fe81 	bl	8008394 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003692:	4603      	mov	r3, r0
 8003694:	461a      	mov	r2, r3
 8003696:	4b55      	ldr	r3, [pc, #340]	; (80037ec <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003698:	701a      	strb	r2, [r3, #0]
//	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR), i2cData, 1, I2C_FIRST_FRAME );
	HAL_Delay(4);
 800369a:	2004      	movs	r0, #4
 800369c:	f001 fe39 	bl	8005312 <HAL_Delay>
//	APP_LOG(TS_ON, VLEVEL_M, "HalStateMain after First: %d\r\n", HalStateX);

HAL_Delay(4);
 80036a0:	2004      	movs	r0, #4
 80036a2:	f001 fe36 	bl	8005312 <HAL_Delay>
	i2cOk();
 80036a6:	f7fe fbaf 	bl	8001e08 <_Z5i2cOkv>
  //_i2cPort->write(outgoingUBX->len >> 8);       //MSB
  //if (_i2cPort->endTransmission(false) != 0)    //Do not release bus
  //  return (SFE_UBLOX_STATUS_I2C_COMM_FAILURE); //Sensor did not ACK


	i2cData[0] = UBX_SYNCH_1;
 80036aa:	23b5      	movs	r3, #181	; 0xb5
 80036ac:	743b      	strb	r3, [r7, #16]
	i2cData[1] = UBX_SYNCH_2;
 80036ae:	2362      	movs	r3, #98	; 0x62
 80036b0:	747b      	strb	r3, [r7, #17]
	i2cData[2] = outgoingUBX->cls;
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	74bb      	strb	r3, [r7, #18]
	i2cData[3] = outgoingUBX->id;
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	785b      	ldrb	r3, [r3, #1]
 80036bc:	74fb      	strb	r3, [r7, #19]
	i2cData[4] = outgoingUBX->len & 0xFF;
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	885b      	ldrh	r3, [r3, #2]
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	753b      	strb	r3, [r7, #20]
	i2cData[5] = outgoingUBX->len >> 8;
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	885b      	ldrh	r3, [r3, #2]
 80036ca:	121b      	asrs	r3, r3, #8
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	757b      	strb	r3, [r7, #21]
//hi2c2.State = HAL_I2C_STATE_READY;
	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 6, I2C_NEXT_FRAME );
 80036d0:	f107 0210 	add.w	r2, r7, #16
 80036d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036d8:	9300      	str	r3, [sp, #0]
 80036da:	2306      	movs	r3, #6
 80036dc:	2184      	movs	r1, #132	; 0x84
 80036de:	4842      	ldr	r0, [pc, #264]	; (80037e8 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x17c>)
 80036e0:	f004 fe58 	bl	8008394 <HAL_I2C_Master_Seq_Transmit_DMA>
 80036e4:	4603      	mov	r3, r0
 80036e6:	461a      	mov	r2, r3
 80036e8:	4b40      	ldr	r3, [pc, #256]	; (80037ec <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 80036ea:	701a      	strb	r2, [r3, #0]
	i2cOk();
 80036ec:	f7fe fb8c 	bl	8001e08 <_Z5i2cOkv>



  //Write payload. Limit the sends into 32 byte chunks
  //This code based on ublox: https://forum.u-blox.com/index.php/20528/how-to-use-i2c-to-get-the-nmea-frames
  uint16_t bytesToSend = outgoingUBX->len;
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	885b      	ldrh	r3, [r3, #2]
 80036f4:	83fb      	strh	r3, [r7, #30]

  //"The number of data bytes must be at least 2 to properly distinguish
  //from the write access to set the address counter in random read accesses."
  uint16_t startSpot = 0;
 80036f6:	2300      	movs	r3, #0
 80036f8:	83bb      	strh	r3, [r7, #28]
  while (bytesToSend > 1)
 80036fa:	8bfb      	ldrh	r3, [r7, #30]
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d93f      	bls.n	8003780 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x114>
  {
    uint8_t len = bytesToSend;
 8003700:	8bfb      	ldrh	r3, [r7, #30]
 8003702:	76fb      	strb	r3, [r7, #27]
    if (len > i2cTransactionSize)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	7efa      	ldrb	r2, [r7, #27]
 800370a:	429a      	cmp	r2, r3
 800370c:	d902      	bls.n	8003714 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0xa8>
      len = i2cTransactionSize;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	76fb      	strb	r3, [r7, #27]

    //if (_i2cPort->endTransmission(false) != 0)    //Don't release bus
    //  return (SFE_UBLOX_STATUS_I2C_COMM_FAILURE); //Sensor did not ACK


		if ( bytesToSend > i2cTransactionSize ) {
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	b29b      	uxth	r3, r3
 800371a:	8bfa      	ldrh	r2, [r7, #30]
 800371c:	429a      	cmp	r2, r3
 800371e:	d911      	bls.n	8003744 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0xd8>
			HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), & ( outgoingUBX->payload[startSpot] ), len, I2C_NEXT_FRAME );
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	689a      	ldr	r2, [r3, #8]
 8003724:	8bbb      	ldrh	r3, [r7, #28]
 8003726:	441a      	add	r2, r3
 8003728:	7efb      	ldrb	r3, [r7, #27]
 800372a:	b29b      	uxth	r3, r3
 800372c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8003730:	9100      	str	r1, [sp, #0]
 8003732:	2184      	movs	r1, #132	; 0x84
 8003734:	482c      	ldr	r0, [pc, #176]	; (80037e8 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x17c>)
 8003736:	f004 fe2d 	bl	8008394 <HAL_I2C_Master_Seq_Transmit_DMA>
 800373a:	4603      	mov	r3, r0
 800373c:	461a      	mov	r2, r3
 800373e:	4b2b      	ldr	r3, [pc, #172]	; (80037ec <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003740:	701a      	strb	r2, [r3, #0]
 8003742:	e010      	b.n	8003766 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0xfa>
		} else {
			HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), & ( outgoingUBX->payload[startSpot] ), len, I2C_LAST_FRAME );
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	689a      	ldr	r2, [r3, #8]
 8003748:	8bbb      	ldrh	r3, [r7, #28]
 800374a:	441a      	add	r2, r3
 800374c:	7efb      	ldrb	r3, [r7, #27]
 800374e:	b29b      	uxth	r3, r3
 8003750:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003754:	9100      	str	r1, [sp, #0]
 8003756:	2184      	movs	r1, #132	; 0x84
 8003758:	4823      	ldr	r0, [pc, #140]	; (80037e8 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x17c>)
 800375a:	f004 fe1b 	bl	8008394 <HAL_I2C_Master_Seq_Transmit_DMA>
 800375e:	4603      	mov	r3, r0
 8003760:	461a      	mov	r2, r3
 8003762:	4b22      	ldr	r3, [pc, #136]	; (80037ec <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003764:	701a      	strb	r2, [r3, #0]
		}
		i2cOk();
 8003766:	f7fe fb4f 	bl	8001e08 <_Z5i2cOkv>
		
		
    //*outgoingUBX->payload += len; //Move the pointer forward
    startSpot += len; //Move the pointer forward
 800376a:	7efb      	ldrb	r3, [r7, #27]
 800376c:	b29a      	uxth	r2, r3
 800376e:	8bbb      	ldrh	r3, [r7, #28]
 8003770:	4413      	add	r3, r2
 8003772:	83bb      	strh	r3, [r7, #28]
    bytesToSend -= len;
 8003774:	7efb      	ldrb	r3, [r7, #27]
 8003776:	b29b      	uxth	r3, r3
 8003778:	8bfa      	ldrh	r2, [r7, #30]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	83fb      	strh	r3, [r7, #30]
  while (bytesToSend > 1)
 800377e:	e7bc      	b.n	80036fa <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x8e>
  }

  //Write checksum
  //_i2cPort->beginTransmission((uint8_t)_gpsI2Caddress);
  if (bytesToSend == 1) {
 8003780:	8bfb      	ldrh	r3, [r7, #30]
 8003782:	2b01      	cmp	r3, #1
 8003784:	d10f      	bne.n	80037a6 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x13a>
  //  _i2cPort->write(outgoingUBX->payload, 1);
		HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), outgoingUBX->payload, 1, I2C_NEXT_FRAME );
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	689a      	ldr	r2, [r3, #8]
 800378a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800378e:	9300      	str	r3, [sp, #0]
 8003790:	2301      	movs	r3, #1
 8003792:	2184      	movs	r1, #132	; 0x84
 8003794:	4814      	ldr	r0, [pc, #80]	; (80037e8 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x17c>)
 8003796:	f004 fdfd 	bl	8008394 <HAL_I2C_Master_Seq_Transmit_DMA>
 800379a:	4603      	mov	r3, r0
 800379c:	461a      	mov	r2, r3
 800379e:	4b13      	ldr	r3, [pc, #76]	; (80037ec <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 80037a0:	701a      	strb	r2, [r3, #0]
		i2cOk();
 80037a2:	f7fe fb31 	bl	8001e08 <_Z5i2cOkv>
	}
  //_i2cPort->write(outgoingUBX->checksumA);
  //_i2cPort->write(outgoingUBX->checksumB);

	i2cData[0] = outgoingUBX->checksumA;
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	7b1b      	ldrb	r3, [r3, #12]
 80037aa:	743b      	strb	r3, [r7, #16]
	i2cData[1] = outgoingUBX->checksumB;
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	7b5b      	ldrb	r3, [r3, #13]
 80037b0:	747b      	strb	r3, [r7, #17]
	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 2, I2C_LAST_FRAME );
 80037b2:	f107 0210 	add.w	r2, r7, #16
 80037b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037ba:	9300      	str	r3, [sp, #0]
 80037bc:	2302      	movs	r3, #2
 80037be:	2184      	movs	r1, #132	; 0x84
 80037c0:	4809      	ldr	r0, [pc, #36]	; (80037e8 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x17c>)
 80037c2:	f004 fde7 	bl	8008394 <HAL_I2C_Master_Seq_Transmit_DMA>
 80037c6:	4603      	mov	r3, r0
 80037c8:	461a      	mov	r2, r3
 80037ca:	4b08      	ldr	r3, [pc, #32]	; (80037ec <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 80037cc:	701a      	strb	r2, [r3, #0]
	i2cOk();
 80037ce:	f7fe fb1b 	bl	8001e08 <_Z5i2cOkv>

  //All done transmitting bytes. Release bus.
  //if (_i2cPort->endTransmission() != 0)
	if (HalStateX != HAL_OK ) { 
 80037d2:	4b06      	ldr	r3, [pc, #24]	; (80037ec <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x172>
    return (SFE_UBLOX_STATUS_I2C_COMM_FAILURE); //Sensor did not ACK
 80037da:	230c      	movs	r3, #12
 80037dc:	e000      	b.n	80037e0 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x174>
	}
  return (SFE_UBLOX_STATUS_SUCCESS);
 80037de:	2300      	movs	r3, #0
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3720      	adds	r7, #32
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	2000067c 	.word	0x2000067c
 80037ec:	2000024f 	.word	0x2000024f

080037f0 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket>:

//Given a packet and payload, send everything including CRC bytesA via Serial port
void SFE_UBLOX_GPS::sendSerialCommand(ubxPacket *outgoingUBX)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
  //_serialPort->write(outgoingUBX->id);
  //_serialPort->write(outgoingUBX->len & 0xFF); //LSB
  //_serialPort->write(outgoingUBX->len >> 8);   //MSB

  //Write payload.
  for (int i = 0; i < outgoingUBX->len; i++)
 80037fa:	2300      	movs	r3, #0
 80037fc:	60fb      	str	r3, [r7, #12]
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	885b      	ldrh	r3, [r3, #2]
 8003802:	461a      	mov	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	4293      	cmp	r3, r2
 8003808:	da03      	bge.n	8003812 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket+0x22>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	3301      	adds	r3, #1
 800380e:	60fb      	str	r3, [r7, #12]
 8003810:	e7f5      	b.n	80037fe <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket+0xe>
  }

  //Write checksum
  //_serialPort->write(outgoingUBX->checksumA);
  //_serialPort->write(outgoingUBX->checksumB);
}
 8003812:	bf00      	nop
 8003814:	3714      	adds	r7, #20
 8003816:	46bd      	mov	sp, r7
 8003818:	bc80      	pop	{r7}
 800381a:	4770      	bx	lr

0800381c <_ZN13SFE_UBLOX_GPS11isConnectedEt>:

//Returns true if I2C device ack's
boolean SFE_UBLOX_GPS::isConnected(uint16_t maxWait)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	460b      	mov	r3, r1
 8003826:	807b      	strh	r3, [r7, #2]
    //if (_i2cPort->endTransmission() != 0)
    //  return false; //Sensor did not ack
  }

  // Query navigation rate to see whether we get a meaningful response
  packetCfg.cls = UBX_CLASS_CFG;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2206      	movs	r2, #6
 800382c:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_RATE;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2208      	movs	r2, #8
 8003834:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 0;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  return (sendCommand(&packetCfg, maxWait) == SFE_UBLOX_STATUS_DATA_RECEIVED); // We are polling the RATE so we expect data and an ACK
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800384e:	887a      	ldrh	r2, [r7, #2]
 8003850:	4619      	mov	r1, r3
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f7ff feb0 	bl	80035b8 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8003858:	4603      	mov	r3, r0
 800385a:	2b0b      	cmp	r3, #11
 800385c:	bf0c      	ite	eq
 800385e:	2301      	moveq	r3, #1
 8003860:	2300      	movne	r3, #0
 8003862:	b2db      	uxtb	r3, r3
}
 8003864:	4618      	mov	r0, r3
 8003866:	3708      	adds	r7, #8
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket>:

//Given a message, calc and store the two byte "8-Bit Fletcher" checksum over the entirety of the message
//This is called before we send a command message
void SFE_UBLOX_GPS::calcChecksum(ubxPacket *msg)
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  msg->checksumA = 0;
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	2200      	movs	r2, #0
 800387a:	731a      	strb	r2, [r3, #12]
  msg->checksumB = 0;
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	2200      	movs	r2, #0
 8003880:	735a      	strb	r2, [r3, #13]

  msg->checksumA += msg->cls;
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	7b1a      	ldrb	r2, [r3, #12]
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	4413      	add	r3, r2
 800388c:	b2da      	uxtb	r2, r3
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	7b5a      	ldrb	r2, [r3, #13]
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	7b1b      	ldrb	r3, [r3, #12]
 800389a:	4413      	add	r3, r2
 800389c:	b2da      	uxtb	r2, r3
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	735a      	strb	r2, [r3, #13]

  msg->checksumA += msg->id;
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	7b1a      	ldrb	r2, [r3, #12]
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	785b      	ldrb	r3, [r3, #1]
 80038aa:	4413      	add	r3, r2
 80038ac:	b2da      	uxtb	r2, r3
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	7b5a      	ldrb	r2, [r3, #13]
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	7b1b      	ldrb	r3, [r3, #12]
 80038ba:	4413      	add	r3, r2
 80038bc:	b2da      	uxtb	r2, r3
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	735a      	strb	r2, [r3, #13]

  msg->checksumA += (msg->len & 0xFF);
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	7b1a      	ldrb	r2, [r3, #12]
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	885b      	ldrh	r3, [r3, #2]
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	4413      	add	r3, r2
 80038ce:	b2da      	uxtb	r2, r3
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	7b5a      	ldrb	r2, [r3, #13]
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	7b1b      	ldrb	r3, [r3, #12]
 80038dc:	4413      	add	r3, r2
 80038de:	b2da      	uxtb	r2, r3
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	735a      	strb	r2, [r3, #13]

  msg->checksumA += (msg->len >> 8);
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	7b1a      	ldrb	r2, [r3, #12]
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	885b      	ldrh	r3, [r3, #2]
 80038ec:	121b      	asrs	r3, r3, #8
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	4413      	add	r3, r2
 80038f2:	b2da      	uxtb	r2, r3
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	7b5a      	ldrb	r2, [r3, #13]
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	7b1b      	ldrb	r3, [r3, #12]
 8003900:	4413      	add	r3, r2
 8003902:	b2da      	uxtb	r2, r3
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	735a      	strb	r2, [r3, #13]

  for (uint16_t i = 0; i < msg->len; i++)
 8003908:	2300      	movs	r3, #0
 800390a:	81fb      	strh	r3, [r7, #14]
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	885b      	ldrh	r3, [r3, #2]
 8003910:	89fa      	ldrh	r2, [r7, #14]
 8003912:	429a      	cmp	r2, r3
 8003914:	d216      	bcs.n	8003944 <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket+0xd8>
  {
    msg->checksumA += msg->payload[i];
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	7b1a      	ldrb	r2, [r3, #12]
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	6899      	ldr	r1, [r3, #8]
 800391e:	89fb      	ldrh	r3, [r7, #14]
 8003920:	440b      	add	r3, r1
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	4413      	add	r3, r2
 8003926:	b2da      	uxtb	r2, r3
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	731a      	strb	r2, [r3, #12]
    msg->checksumB += msg->checksumA;
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	7b5a      	ldrb	r2, [r3, #13]
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	7b1b      	ldrb	r3, [r3, #12]
 8003934:	4413      	add	r3, r2
 8003936:	b2da      	uxtb	r2, r3
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	735a      	strb	r2, [r3, #13]
  for (uint16_t i = 0; i < msg->len; i++)
 800393c:	89fb      	ldrh	r3, [r7, #14]
 800393e:	3301      	adds	r3, #1
 8003940:	81fb      	strh	r3, [r7, #14]
 8003942:	e7e3      	b.n	800390c <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket+0xa0>
  }
}
 8003944:	bf00      	nop
 8003946:	3714      	adds	r7, #20
 8003948:	46bd      	mov	sp, r7
 800394a:	bc80      	pop	{r7}
 800394c:	4770      	bx	lr

0800394e <_ZN13SFE_UBLOX_GPS13addToChecksumEh>:

//Given a message and a byte, add to rolling "8-Bit Fletcher" checksum
//This is used when receiving messages from module
void SFE_UBLOX_GPS::addToChecksum(uint8_t incoming)
{
 800394e:	b480      	push	{r7}
 8003950:	b083      	sub	sp, #12
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
 8003956:	460b      	mov	r3, r1
 8003958:	70fb      	strb	r3, [r7, #3]
  rollingChecksumA += incoming;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f893 2386 	ldrb.w	r2, [r3, #902]	; 0x386
 8003960:	78fb      	ldrb	r3, [r7, #3]
 8003962:	4413      	add	r3, r2
 8003964:	b2da      	uxtb	r2, r3
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
  rollingChecksumB += rollingChecksumA;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f893 2387 	ldrb.w	r2, [r3, #903]	; 0x387
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f893 3386 	ldrb.w	r3, [r3, #902]	; 0x386
 8003978:	4413      	add	r3, r2
 800397a:	b2da      	uxtb	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
}
 8003982:	bf00      	nop
 8003984:	370c      	adds	r7, #12
 8003986:	46bd      	mov	sp, r7
 8003988:	bc80      	pop	{r7}
 800398a:	4770      	bx	lr

0800398c <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>:

//Pretty prints the current ubxPacket
void SFE_UBLOX_GPS::printPacket(ubxPacket *packet)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	6039      	str	r1, [r7, #0]
	HAL_Delay(1);
 8003996:	2001      	movs	r0, #1
 8003998:	f001 fcbb 	bl	8005312 <HAL_Delay>
      _debugSerial->print(F(" Payload: IGNORED"));
    }
    _debugSerial->println();
  }
*/	
}
 800399c:	bf00      	nop
 800399e:	3708      	adds	r7, #8
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht>:
//Returns SFE_UBLOX_STATUS_CRC_FAIL if we had a checksum failure
//Returns SFE_UBLOX_STATUS_TIMEOUT if we timed out
//Returns SFE_UBLOX_STATUS_DATA_OVERWRITTEN if we got an ACK and a valid packetCfg but that the packetCfg has been
// or is currently being overwritten (remember that Serial data can arrive very slowly)
sfe_ublox_status_e SFE_UBLOX_GPS::waitForACKResponse(ubxPacket *outgoingUBX, uint8_t requestedClass, uint8_t requestedID, uint16_t maxTime)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b086      	sub	sp, #24
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	4611      	mov	r1, r2
 80039b0:	461a      	mov	r2, r3
 80039b2:	460b      	mov	r3, r1
 80039b4:	71fb      	strb	r3, [r7, #7]
 80039b6:	4613      	mov	r3, r2
 80039b8:	71bb      	strb	r3, [r7, #6]
  outgoingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; //This will go VALID (or NOT_VALID) when we receive a response to the packet we sent
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2202      	movs	r2, #2
 80039be:	739a      	strb	r2, [r3, #14]
  packetAck.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2202      	movs	r2, #2
 80039c4:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
  packetBuf.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2202      	movs	r2, #2
 80039cc:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
  outgoingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; // This will go VALID (or NOT_VALID) when we receive a packet that matches the requested class and ID
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	2202      	movs	r2, #2
 80039d4:	73da      	strb	r2, [r3, #15]
  packetAck.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2202      	movs	r2, #2
 80039da:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
  packetBuf.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2202      	movs	r2, #2
 80039e2:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f

  //unsigned long startTime = millis();
  unsigned long startTime = HAL_GetTick();
 80039e6:	f001 fc8d 	bl	8005304 <HAL_GetTick>
 80039ea:	6178      	str	r0, [r7, #20]
  //while (millis() - startTime < maxTime)
  while (HAL_GetTick() - startTime < maxTime)
 80039ec:	f001 fc8a 	bl	8005304 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	1ad2      	subs	r2, r2, r3
 80039f6:	8c3b      	ldrh	r3, [r7, #32]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	bf34      	ite	cc
 80039fc:	2301      	movcc	r3, #1
 80039fe:	2300      	movcs	r3, #0
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	f000 808d 	beq.w	8003b22 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x17e>
  {
    if (checkUbloxInternal(outgoingUBX, requestedClass, requestedID) == true) //See if new data is available. Process bytes as they come in.
 8003a08:	79bb      	ldrb	r3, [r7, #6]
 8003a0a:	79fa      	ldrb	r2, [r7, #7]
 8003a0c:	68b9      	ldr	r1, [r7, #8]
 8003a0e:	68f8      	ldr	r0, [r7, #12]
 8003a10:	f7fe fb1b 	bl	800204a <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	bf0c      	ite	eq
 8003a1a:	2301      	moveq	r3, #1
 8003a1c:	2300      	movne	r3, #0
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d07a      	beq.n	8003b1a <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x176>
    {
      // If both the outgoingUBX->classAndIDmatch and packetAck.classAndIDmatch are VALID
      // and outgoingUBX->valid is _still_ VALID and the class and ID _still_ match
      // then we can be confident that the data in outgoingUBX is valid
      if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	7bdb      	ldrb	r3, [r3, #15]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d114      	bne.n	8003a56 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d10f      	bne.n	8003a56 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	7b9b      	ldrb	r3, [r3, #14]
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d10b      	bne.n	8003a56 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	79fa      	ldrb	r2, [r7, #7]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d106      	bne.n	8003a56 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	785b      	ldrb	r3, [r3, #1]
 8003a4c:	79ba      	ldrb	r2, [r7, #6]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d101      	bne.n	8003a56 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
        {
          //_debugSerial->print(F("waitForACKResponse: valid data and valid ACK received after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data and a correct ACK!
 8003a52:	230b      	movs	r3, #11
 8003a54:	e07f      	b.n	8003b56 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      // We can be confident that the data packet (if we are going to get one) will always arrive
      // before the matching ACK. So if we sent a config packet which only produces an ACK
      // then outgoingUBX->classAndIDmatch will be NOT_DEFINED and the packetAck.classAndIDmatch will VALID.
      // We should not check outgoingUBX->valid, outgoingUBX->cls or outgoingUBX->id
      // as these may have been changed by a PVT packet.
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID))
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	7bdb      	ldrb	r3, [r3, #15]
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d106      	bne.n	8003a6c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xc8>
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d101      	bne.n	8003a6c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xc8>
        {
          //_debugSerial->print(F("waitForACKResponse: no data and valid ACK after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_SENT); //We got an ACK but no data...
 8003a68:	230a      	movs	r3, #10
 8003a6a:	e074      	b.n	8003b56 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      // valid data but it has been or is currently being overwritten by another packet (e.g. PVT).
      // If (e.g.) a PVT packet is _being_ received: outgoingUBX->valid will be NOT_DEFINED
      // If (e.g.) a PVT packet _has been_ received: outgoingUBX->valid will be VALID (or just possibly NOT_VALID)
      // So we cannot use outgoingUBX->valid as part of this check.
      // Note: the addition of packetBuf should make this check redundant!
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && ((outgoingUBX->cls != requestedClass) || (outgoingUBX->id != requestedID)))
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	7bdb      	ldrb	r3, [r3, #15]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d110      	bne.n	8003a96 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xf2>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d10b      	bne.n	8003a96 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xf2>
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	79fa      	ldrb	r2, [r7, #7]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d104      	bne.n	8003a92 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xee>
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	785b      	ldrb	r3, [r3, #1]
 8003a8c:	79ba      	ldrb	r2, [r7, #6]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d001      	beq.n	8003a96 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xf2>
        {
          //_debugSerial->print(F("waitForACKResponse: data being OVERWRITTEN after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_OVERWRITTEN); // Data was valid but has been or is being overwritten
 8003a92:	230d      	movs	r3, #13
 8003a94:	e05f      	b.n	8003b56 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If packetAck.classAndIDmatch is VALID but both outgoingUBX->valid and outgoingUBX->classAndIDmatch
      // are NOT_VALID then we can be confident we have had a checksum failure on the data packet
      else if ((packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID))
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d109      	bne.n	8003ab4 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x110>
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	7bdb      	ldrb	r3, [r3, #15]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d105      	bne.n	8003ab4 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x110>
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	7b9b      	ldrb	r3, [r3, #14]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x110>
        {
          //_debugSerial->print(F("waitForACKResponse: CRC failed after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_CRC_FAIL); //Checksum fail
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	e050      	b.n	8003b56 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      // But if a full PVT packet arrives afterwards outgoingUBX->valid could be VALID (or just possibly NOT_VALID)
      // but outgoingUBX->cls and outgoingUBX->id would not match...
      // So I think this is telling us we need a special state for packetAck.classAndIDmatch to tell us
      // the packet was definitely NACK'd otherwise we are possibly just guessing...
      // Note: the addition of packetBuf changes the logic of this, but we'll leave the code as is for now.
      else if (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_NOTACKNOWLEDGED)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003aba:	2b03      	cmp	r3, #3
 8003abc:	d101      	bne.n	8003ac2 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x11e>
        {
          //_debugSerial->print(F("waitForACKResponse: data was NOTACKNOWLEDGED (NACK) after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_COMMAND_NACK); //We received a NACK!
 8003abe:	2304      	movs	r3, #4
 8003ac0:	e049      	b.n	8003b56 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If the outgoingUBX->classAndIDmatch is VALID but the packetAck.classAndIDmatch is NOT_VALID
      // then the ack probably had a checksum error. We will take a gamble and return DATA_RECEIVED.
      // If we were playing safe, we should return FAIL instead
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	7bdb      	ldrb	r3, [r3, #15]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d114      	bne.n	8003af4 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d10f      	bne.n	8003af4 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	7b9b      	ldrb	r3, [r3, #14]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d10b      	bne.n	8003af4 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	79fa      	ldrb	r2, [r7, #7]
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d106      	bne.n	8003af4 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	785b      	ldrb	r3, [r3, #1]
 8003aea:	79ba      	ldrb	r2, [r7, #6]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d101      	bne.n	8003af4 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
        {
          //_debugSerial->print(F("waitForACKResponse: VALID data and INVALID ACK received after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data and an invalid ACK!
 8003af0:	230b      	movs	r3, #11
 8003af2:	e030      	b.n	8003b56 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If the outgoingUBX->classAndIDmatch is NOT_VALID and the packetAck.classAndIDmatch is NOT_VALID
      // then we return a FAIL. This must be a double checksum failure?
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID))
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	7bdb      	ldrb	r3, [r3, #15]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d106      	bne.n	8003b0a <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x166>
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d101      	bne.n	8003b0a <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x166>
        {
          //_debugSerial->print(F("waitForACKResponse: INVALID data and INVALID ACK received after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_FAIL); //We received invalid data and an invalid ACK!
 8003b06:	2301      	movs	r3, #1
 8003b08:	e025      	b.n	8003b56 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If the outgoingUBX->classAndIDmatch is VALID and the packetAck.classAndIDmatch is NOT_DEFINED
      // then the ACK has not yet been received and we should keep waiting for it
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED))
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	7bdb      	ldrb	r3, [r3, #15]
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d103      	bne.n	8003b1a <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x176>
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003b18:	2b02      	cmp	r3, #2
      }

    } //checkUbloxInternal == true

    //delayMicroseconds(500);
		HAL_Delay(1);
 8003b1a:	2001      	movs	r0, #1
 8003b1c:	f001 fbf9 	bl	8005312 <HAL_Delay>
  while (HAL_GetTick() - startTime < maxTime)
 8003b20:	e764      	b.n	80039ec <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x48>
  } //while (millis() - startTime < maxTime)

  // We have timed out...
  // If the outgoingUBX->classAndIDmatch is VALID then we can take a gamble and return DATA_RECEIVED
  // even though we did not get an ACK
  if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	7bdb      	ldrb	r3, [r3, #15]
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d114      	bne.n	8003b54 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d10f      	bne.n	8003b54 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	7b9b      	ldrb	r3, [r3, #14]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d10b      	bne.n	8003b54 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	79fa      	ldrb	r2, [r7, #7]
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d106      	bne.n	8003b54 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	785b      	ldrb	r3, [r3, #1]
 8003b4a:	79ba      	ldrb	r2, [r7, #6]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d101      	bne.n	8003b54 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
    {
      //_debugSerial->print(F("waitForACKResponse: TIMEOUT with valid data after "));
      //_debugSerial->print(millis() - startTime);
      //_debugSerial->println(F(" msec. "));
    }
    return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data... But no ACK!
 8003b50:	230b      	movs	r3, #11
 8003b52:	e000      	b.n	8003b56 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
    //_debugSerial->print(F("waitForACKResponse: TIMEOUT after "));
    //_debugSerial->print(millis() - startTime);
    //_debugSerial->println(F(" msec."));
  }

  return (SFE_UBLOX_STATUS_TIMEOUT);
 8003b54:	2303      	movs	r3, #3
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3718      	adds	r7, #24
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}

08003b5e <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht>:
//Returns SFE_UBLOX_STATUS_CRC_FAIL if we got a corrupt config packet that has CLS/ID match to our query packet
//Returns SFE_UBLOX_STATUS_TIMEOUT if we timed out
//Returns SFE_UBLOX_STATUS_DATA_OVERWRITTEN if we got an a valid packetCfg but that the packetCfg has been
// or is currently being overwritten (remember that Serial data can arrive very slowly)
sfe_ublox_status_e SFE_UBLOX_GPS::waitForNoACKResponse(ubxPacket *outgoingUBX, uint8_t requestedClass, uint8_t requestedID, uint16_t maxTime)
{
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b086      	sub	sp, #24
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	60f8      	str	r0, [r7, #12]
 8003b66:	60b9      	str	r1, [r7, #8]
 8003b68:	4611      	mov	r1, r2
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	460b      	mov	r3, r1
 8003b6e:	71fb      	strb	r3, [r7, #7]
 8003b70:	4613      	mov	r3, r2
 8003b72:	71bb      	strb	r3, [r7, #6]
  outgoingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; //This will go VALID (or NOT_VALID) when we receive a response to the packet we sent
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	2202      	movs	r2, #2
 8003b78:	739a      	strb	r2, [r3, #14]
  packetAck.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2202      	movs	r2, #2
 8003b7e:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
  packetBuf.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2202      	movs	r2, #2
 8003b86:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
  outgoingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; // This will go VALID (or NOT_VALID) when we receive a packet that matches the requested class and ID
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	2202      	movs	r2, #2
 8003b8e:	73da      	strb	r2, [r3, #15]
  packetAck.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2202      	movs	r2, #2
 8003b94:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
  packetBuf.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2202      	movs	r2, #2
 8003b9c:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f

  //unsigned long startTime = millis();
  unsigned long startTime = HAL_GetTick();
 8003ba0:	f001 fbb0 	bl	8005304 <HAL_GetTick>
 8003ba4:	6178      	str	r0, [r7, #20]
  //while (millis() - startTime < maxTime)
  while (HAL_GetTick() - startTime < maxTime)
 8003ba6:	f001 fbad 	bl	8005304 <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	1ad2      	subs	r2, r2, r3
 8003bb0:	8c3b      	ldrh	r3, [r7, #32]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	bf34      	ite	cc
 8003bb6:	2301      	movcc	r3, #1
 8003bb8:	2300      	movcs	r3, #0
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d043      	beq.n	8003c48 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xea>
  {
    if (checkUbloxInternal(outgoingUBX, requestedClass, requestedID) == true) //See if new data is available. Process bytes as they come in.
 8003bc0:	79bb      	ldrb	r3, [r7, #6]
 8003bc2:	79fa      	ldrb	r2, [r7, #7]
 8003bc4:	68b9      	ldr	r1, [r7, #8]
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f7fe fa3f 	bl	800204a <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	bf0c      	ite	eq
 8003bd2:	2301      	moveq	r3, #1
 8003bd4:	2300      	movne	r3, #0
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d031      	beq.n	8003c40 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xe2>
    {

      // If outgoingUBX->classAndIDmatch is VALID
      // and outgoingUBX->valid is _still_ VALID and the class and ID _still_ match
      // then we can be confident that the data in outgoingUBX is valid
      if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	7bdb      	ldrb	r3, [r3, #15]
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d10f      	bne.n	8003c04 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	7b9b      	ldrb	r3, [r3, #14]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d10b      	bne.n	8003c04 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	79fa      	ldrb	r2, [r7, #7]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d106      	bne.n	8003c04 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	785b      	ldrb	r3, [r3, #1]
 8003bfa:	79ba      	ldrb	r2, [r7, #6]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d101      	bne.n	8003c04 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
        {
          //_debugSerial->print(F("waitForNoACKResponse: valid data with CLS/ID match after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data!
 8003c00:	230b      	movs	r3, #11
 8003c02:	e022      	b.n	8003c4a <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xec>
      // valid data but it has been or is currently being overwritten by another packet (e.g. PVT).
      // If (e.g.) a PVT packet is _being_ received: outgoingUBX->valid will be NOT_DEFINED
      // If (e.g.) a PVT packet _has been_ received: outgoingUBX->valid will be VALID (or just possibly NOT_VALID)
      // So we cannot use outgoingUBX->valid as part of this check.
      // Note: the addition of packetBuf should make this check redundant!
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && ((outgoingUBX->cls != requestedClass) || (outgoingUBX->id != requestedID)))
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	7bdb      	ldrb	r3, [r3, #15]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d10b      	bne.n	8003c24 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xc6>
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	781b      	ldrb	r3, [r3, #0]
 8003c10:	79fa      	ldrb	r2, [r7, #7]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d104      	bne.n	8003c20 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xc2>
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	785b      	ldrb	r3, [r3, #1]
 8003c1a:	79ba      	ldrb	r2, [r7, #6]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d001      	beq.n	8003c24 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xc6>
        {
          //_debugSerial->print(F("waitForNoACKResponse: data being OVERWRITTEN after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_OVERWRITTEN); // Data was valid but has been or is being overwritten
 8003c20:	230d      	movs	r3, #13
 8003c22:	e012      	b.n	8003c4a <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xec>
      }

      // If outgoingUBX->classAndIDmatch is NOT_DEFINED
      // and outgoingUBX->valid is VALID then this must be (e.g.) a PVT packet
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID))
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	7bdb      	ldrb	r3, [r3, #15]
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d103      	bne.n	8003c34 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xd6>
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	7b9b      	ldrb	r3, [r3, #14]
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d005      	beq.n	8003c40 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xe2>
        //   _debugSerial->print(outgoingUBX->id);
        // }
      }

      // If the outgoingUBX->classAndIDmatch is NOT_VALID then we return CRC failure
      else if (outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID)
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	7bdb      	ldrb	r3, [r3, #15]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d101      	bne.n	8003c40 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xe2>
        {
          //_debugSerial->print(F("waitForNoACKResponse: CLS/ID match but failed CRC after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_CRC_FAIL); //We received invalid data
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	e004      	b.n	8003c4a <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xec>
      }
    }

    //delayMicroseconds(500);
		HAL_Delay(1);
 8003c40:	2001      	movs	r0, #1
 8003c42:	f001 fb66 	bl	8005312 <HAL_Delay>
  while (HAL_GetTick() - startTime < maxTime)
 8003c46:	e7ae      	b.n	8003ba6 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0x48>
    //_debugSerial->print(F("waitForNoACKResponse: TIMEOUT after "));
    //_debugSerial->print(millis() - startTime);
    //_debugSerial->println(F(" msec. No packet received."));
  }

  return (SFE_UBLOX_STATUS_TIMEOUT);
 8003c48:	2303      	movs	r3, #3
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3718      	adds	r7, #24
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}

08003c52 <_ZN13SFE_UBLOX_GPS17saveConfigurationEt>:

//Save current configuration to flash and BBR (battery backed RAM)
//This still works but it is the old way of configuring ublox modules. See getVal and setVal for the new methods
boolean SFE_UBLOX_GPS::saveConfiguration(uint16_t maxWait)
{
 8003c52:	b580      	push	{r7, lr}
 8003c54:	b084      	sub	sp, #16
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	6078      	str	r0, [r7, #4]
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	807b      	strh	r3, [r7, #2]
  packetCfg.cls = UBX_CLASS_CFG;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2206      	movs	r2, #6
 8003c62:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_CFG;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2209      	movs	r2, #9
 8003c6a:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 12;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	220c      	movs	r2, #12
 8003c72:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  //Clear packet payload
  for (uint8_t x = 0; x < packetCfg.len; x++)
 8003c7e:	2300      	movs	r3, #0
 8003c80:	73fb      	strb	r3, [r7, #15]
 8003c82:	7bfb      	ldrb	r3, [r7, #15]
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	f8b2 2352 	ldrh.w	r2, [r2, #850]	; 0x352
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	da0a      	bge.n	8003ca4 <_ZN13SFE_UBLOX_GPS17saveConfigurationEt+0x52>
    packetCfg.payload[x] = 0;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f8d3 2358 	ldr.w	r2, [r3, #856]	; 0x358
 8003c94:	7bfb      	ldrb	r3, [r7, #15]
 8003c96:	4413      	add	r3, r2
 8003c98:	2200      	movs	r2, #0
 8003c9a:	701a      	strb	r2, [r3, #0]
  for (uint8_t x = 0; x < packetCfg.len; x++)
 8003c9c:	7bfb      	ldrb	r3, [r7, #15]
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	73fb      	strb	r3, [r7, #15]
 8003ca2:	e7ee      	b.n	8003c82 <_ZN13SFE_UBLOX_GPS17saveConfigurationEt+0x30>

  packetCfg.payload[4] = 0xFF; //Set any bit in the saveMask field to save current config to Flash and BBR
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	f8d3 3358 	ldr.w	r3, [r3, #856]	; 0x358
 8003caa:	3304      	adds	r3, #4
 8003cac:	22ff      	movs	r2, #255	; 0xff
 8003cae:	701a      	strb	r2, [r3, #0]
  packetCfg.payload[5] = 0xFF;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f8d3 3358 	ldr.w	r3, [r3, #856]	; 0x358
 8003cb6:	3305      	adds	r3, #5
 8003cb8:	22ff      	movs	r2, #255	; 0xff
 8003cba:	701a      	strb	r2, [r3, #0]

  return (sendCommand(&packetCfg, maxWait) == SFE_UBLOX_STATUS_DATA_SENT); // We are only expecting an ACK
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003cc2:	887a      	ldrh	r2, [r7, #2]
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f7ff fc76 	bl	80035b8 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b0a      	cmp	r3, #10
 8003cd0:	bf0c      	ite	eq
 8003cd2:	2301      	moveq	r3, #1
 8003cd4:	2300      	movne	r3, #0
 8003cd6:	b2db      	uxtb	r3, r3
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <_ZN13SFE_UBLOX_GPS15getPortSettingsEht>:
  return (true);
}

//Loads the payloadCfg array with the current protocol bits located the UBX-CFG-PRT register for a given port
boolean SFE_UBLOX_GPS::getPortSettings(uint8_t portID, uint16_t maxWait)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	460b      	mov	r3, r1
 8003cea:	70fb      	strb	r3, [r7, #3]
 8003cec:	4613      	mov	r3, r2
 8003cee:	803b      	strh	r3, [r7, #0]
  packetCfg.cls = UBX_CLASS_CFG;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2206      	movs	r2, #6
 8003cf4:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_PRT;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 1;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  payloadCfg[0] = portID;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	78fa      	ldrb	r2, [r7, #3]
 8003d14:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c

  return ((sendCommand(&packetCfg, maxWait)) == SFE_UBLOX_STATUS_DATA_RECEIVED); // We are expecting data and an ACK
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003d1e:	883a      	ldrh	r2, [r7, #0]
 8003d20:	4619      	mov	r1, r3
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f7ff fc48 	bl	80035b8 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b0b      	cmp	r3, #11
 8003d2c:	bf0c      	ite	eq
 8003d2e:	2301      	moveq	r3, #1
 8003d30:	2300      	movne	r3, #0
 8003d32:	b2db      	uxtb	r3, r3
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3708      	adds	r7, #8
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <_ZN13SFE_UBLOX_GPS13setPortOutputEhht>:

//Configure a given port to output UBX, NMEA, RTCM3 or a combination thereof
//Port 0=I2c, 1=UART1, 2=UART2, 3=USB, 4=SPI
//Bit:0 = UBX, :1=NMEA, :5=RTCM3
boolean SFE_UBLOX_GPS::setPortOutput(uint8_t portID, uint8_t outStreamSettings, uint16_t maxWait)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	4608      	mov	r0, r1
 8003d46:	4611      	mov	r1, r2
 8003d48:	461a      	mov	r2, r3
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	70fb      	strb	r3, [r7, #3]
 8003d4e:	460b      	mov	r3, r1
 8003d50:	70bb      	strb	r3, [r7, #2]
 8003d52:	4613      	mov	r3, r2
 8003d54:	803b      	strh	r3, [r7, #0]
  //Get the current config values for this port ID
  if (getPortSettings(portID, maxWait) == false)
 8003d56:	883a      	ldrh	r2, [r7, #0]
 8003d58:	78fb      	ldrb	r3, [r7, #3]
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f7ff ffbf 	bl	8003ce0 <_ZN13SFE_UBLOX_GPS15getPortSettingsEht>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	bf0c      	ite	eq
 8003d68:	2301      	moveq	r3, #1
 8003d6a:	2300      	movne	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <_ZN13SFE_UBLOX_GPS13setPortOutputEhht+0x3a>
    return (false); //Something went wrong. Bail.
 8003d72:	2300      	movs	r3, #0
 8003d74:	e021      	b.n	8003dba <_ZN13SFE_UBLOX_GPS13setPortOutputEhht+0x7e>

  packetCfg.cls = UBX_CLASS_CFG;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2206      	movs	r2, #6
 8003d7a:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_PRT;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 20;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2214      	movs	r2, #20
 8003d8a:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  //payloadCfg is now loaded with current bytes. Change only the ones we need to
  payloadCfg[14] = outStreamSettings; //OutProtocolMask LSB - Set outStream bits
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	78ba      	ldrb	r2, [r7, #2]
 8003d9a:	f883 224a 	strb.w	r2, [r3, #586]	; 0x24a

  return ((sendCommand(&packetCfg, maxWait)) == SFE_UBLOX_STATUS_DATA_SENT); // We are only expecting an ACK
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003da4:	883a      	ldrh	r2, [r7, #0]
 8003da6:	4619      	mov	r1, r3
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f7ff fc05 	bl	80035b8 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b0a      	cmp	r3, #10
 8003db2:	bf0c      	ite	eq
 8003db4:	2301      	moveq	r3, #1
 8003db6:	2300      	movne	r3, #0
 8003db8:	b2db      	uxtb	r3, r3
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3708      	adds	r7, #8
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}

08003dc2 <_ZN13SFE_UBLOX_GPS12setI2COutputEht>:
  return ((sendCommand(&packetCfg, maxWait)) == SFE_UBLOX_STATUS_DATA_SENT); // We are only expecting an ACK
}

//Configure a port to output UBX, NMEA, RTCM3 or a combination thereof
boolean SFE_UBLOX_GPS::setI2COutput(uint8_t comSettings, uint16_t maxWait)
{
 8003dc2:	b580      	push	{r7, lr}
 8003dc4:	b082      	sub	sp, #8
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	6078      	str	r0, [r7, #4]
 8003dca:	460b      	mov	r3, r1
 8003dcc:	70fb      	strb	r3, [r7, #3]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	803b      	strh	r3, [r7, #0]
  return (setPortOutput(COM_PORT_I2C, comSettings, maxWait));
 8003dd2:	883b      	ldrh	r3, [r7, #0]
 8003dd4:	78fa      	ldrb	r2, [r7, #3]
 8003dd6:	2100      	movs	r1, #0
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f7ff ffaf 	bl	8003d3c <_ZN13SFE_UBLOX_GPS13setPortOutputEhht>
 8003dde:	4603      	mov	r3, r0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3708      	adds	r7, #8
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>:
  return (payloadCfg[2]); // Return the dynamic model
}

//Given a spot in the payload array, extract four bytes and build a long
uint32_t SFE_UBLOX_GPS::extractLong(uint8_t spotToStart)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	460b      	mov	r3, r1
 8003df2:	70fb      	strb	r3, [r7, #3]
  uint32_t val = 0;
 8003df4:	2300      	movs	r3, #0
 8003df6:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 0] << 8 * 0;
 8003df8:	78fb      	ldrb	r3, [r7, #3]
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	4413      	add	r3, r2
 8003dfe:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003e02:	461a      	mov	r2, r3
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 1] << 8 * 1;
 8003e0a:	78fb      	ldrb	r3, [r7, #3]
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	4413      	add	r3, r2
 8003e12:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003e16:	021b      	lsls	r3, r3, #8
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 2] << 8 * 2;
 8003e1e:	78fb      	ldrb	r3, [r7, #3]
 8003e20:	3302      	adds	r3, #2
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	4413      	add	r3, r2
 8003e26:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003e2a:	041b      	lsls	r3, r3, #16
 8003e2c:	68fa      	ldr	r2, [r7, #12]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 3] << 8 * 3;
 8003e32:	78fb      	ldrb	r3, [r7, #3]
 8003e34:	3303      	adds	r3, #3
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	4413      	add	r3, r2
 8003e3a:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003e3e:	061b      	lsls	r3, r3, #24
 8003e40:	68fa      	ldr	r2, [r7, #12]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	60fb      	str	r3, [r7, #12]
  return (val);
 8003e46:	68fb      	ldr	r3, [r7, #12]
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3714      	adds	r7, #20
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bc80      	pop	{r7}
 8003e50:	4770      	bx	lr

08003e52 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>:

//Just so there is no ambiguity about whether a uint32_t will cast to a int32_t correctly...
int32_t SFE_UBLOX_GPS::extractSignedLong(uint8_t spotToStart)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b084      	sub	sp, #16
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
 8003e5a:	460b      	mov	r3, r1
 8003e5c:	70fb      	strb	r3, [r7, #3]
  {
      uint32_t unsignedLong;
      int32_t signedLong;
  } unsignedSigned;

  unsignedSigned.unsignedLong = extractLong(spotToStart);
 8003e5e:	78fb      	ldrb	r3, [r7, #3]
 8003e60:	4619      	mov	r1, r3
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f7ff ffc0 	bl	8003de8 <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	60fb      	str	r3, [r7, #12]
  return (unsignedSigned.signedLong);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3710      	adds	r7, #16
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}

08003e76 <_ZN13SFE_UBLOX_GPS10extractIntEh>:

//Given a spot in the payload array, extract two bytes and build an int
uint16_t SFE_UBLOX_GPS::extractInt(uint8_t spotToStart)
{
 8003e76:	b480      	push	{r7}
 8003e78:	b085      	sub	sp, #20
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
 8003e7e:	460b      	mov	r3, r1
 8003e80:	70fb      	strb	r3, [r7, #3]
  uint16_t val = 0;
 8003e82:	2300      	movs	r3, #0
 8003e84:	81fb      	strh	r3, [r7, #14]
  val |= (uint16_t)payloadCfg[spotToStart + 0] << 8 * 0;
 8003e86:	78fb      	ldrb	r3, [r7, #3]
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	4413      	add	r3, r2
 8003e8c:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003e90:	b29a      	uxth	r2, r3
 8003e92:	89fb      	ldrh	r3, [r7, #14]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	81fb      	strh	r3, [r7, #14]
  val |= (uint16_t)payloadCfg[spotToStart + 1] << 8 * 1;
 8003e98:	78fb      	ldrb	r3, [r7, #3]
 8003e9a:	3301      	adds	r3, #1
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003ea4:	021b      	lsls	r3, r3, #8
 8003ea6:	b21a      	sxth	r2, r3
 8003ea8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	b21b      	sxth	r3, r3
 8003eb0:	81fb      	strh	r3, [r7, #14]
  return (val);
 8003eb2:	89fb      	ldrh	r3, [r7, #14]
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3714      	adds	r7, #20
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bc80      	pop	{r7}
 8003ebc:	4770      	bx	lr

08003ebe <_ZN13SFE_UBLOX_GPS16extractSignedIntEa>:

//Just so there is no ambiguity about whether a uint16_t will cast to a int16_t correctly...
int16_t SFE_UBLOX_GPS::extractSignedInt(int8_t spotToStart)
{
 8003ebe:	b580      	push	{r7, lr}
 8003ec0:	b084      	sub	sp, #16
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	6078      	str	r0, [r7, #4]
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	70fb      	strb	r3, [r7, #3]
  {
      uint16_t unsignedInt;
      int16_t signedInt;
  } stSignedInt;

  stSignedInt.unsignedInt = extractInt(spotToStart);
 8003eca:	78fb      	ldrb	r3, [r7, #3]
 8003ecc:	4619      	mov	r1, r3
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f7ff ffd1 	bl	8003e76 <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	81bb      	strh	r3, [r7, #12]
  return (stSignedInt.signedInt);
 8003ed8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3710      	adds	r7, #16
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <_ZN13SFE_UBLOX_GPS11extractByteEh>:

//Given a spot, extract a byte from the payload
uint8_t SFE_UBLOX_GPS::extractByte(uint8_t spotToStart)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	460b      	mov	r3, r1
 8003eee:	70fb      	strb	r3, [r7, #3]
  return (payloadCfg[spotToStart]);
 8003ef0:	78fb      	ldrb	r3, [r7, #3]
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	4413      	add	r3, r2
 8003ef6:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	370c      	adds	r7, #12
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bc80      	pop	{r7}
 8003f02:	4770      	bx	lr

08003f04 <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>:

//Given a spot, extract a signed 8-bit value from the payload
int8_t SFE_UBLOX_GPS::extractSignedChar(uint8_t spotToStart)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	70fb      	strb	r3, [r7, #3]
  return ((int8_t)payloadCfg[spotToStart]);
 8003f10:	78fb      	ldrb	r3, [r7, #3]
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	4413      	add	r3, r2
 8003f16:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8003f1a:	b25b      	sxtb	r3, r3
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bc80      	pop	{r7}
 8003f24:	4770      	bx	lr

08003f26 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8003f26:	b480      	push	{r7}
 8003f28:	b085      	sub	sp, #20
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003f2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f32:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f34:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003f3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f42:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	4013      	ands	r3, r2
 8003f48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
}
 8003f4c:	bf00      	nop
 8003f4e:	3714      	adds	r7, #20
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bc80      	pop	{r7}
 8003f54:	4770      	bx	lr

08003f56 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8003f56:	b480      	push	{r7}
 8003f58:	b083      	sub	sp, #12
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8003f5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f62:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	43db      	mvns	r3, r3
 8003f68:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	660b      	str	r3, [r1, #96]	; 0x60
}
 8003f70:	bf00      	nop
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bc80      	pop	{r7}
 8003f78:	4770      	bx	lr
	...

08003f7c <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	af00      	add	r7, sp, #0

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8003f80:	4b23      	ldr	r3, [pc, #140]	; (8004010 <MX_ADC_Init+0x94>)
 8003f82:	4a24      	ldr	r2, [pc, #144]	; (8004014 <MX_ADC_Init+0x98>)
 8003f84:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003f86:	4b22      	ldr	r3, [pc, #136]	; (8004010 <MX_ADC_Init+0x94>)
 8003f88:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003f8c:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003f8e:	4b20      	ldr	r3, [pc, #128]	; (8004010 <MX_ADC_Init+0x94>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003f94:	4b1e      	ldr	r3, [pc, #120]	; (8004010 <MX_ADC_Init+0x94>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003f9a:	4b1d      	ldr	r3, [pc, #116]	; (8004010 <MX_ADC_Init+0x94>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003fa0:	4b1b      	ldr	r3, [pc, #108]	; (8004010 <MX_ADC_Init+0x94>)
 8003fa2:	2204      	movs	r2, #4
 8003fa4:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8003fa6:	4b1a      	ldr	r3, [pc, #104]	; (8004010 <MX_ADC_Init+0x94>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003fac:	4b18      	ldr	r3, [pc, #96]	; (8004010 <MX_ADC_Init+0x94>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8003fb2:	4b17      	ldr	r3, [pc, #92]	; (8004010 <MX_ADC_Init+0x94>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8003fb8:	4b15      	ldr	r3, [pc, #84]	; (8004010 <MX_ADC_Init+0x94>)
 8003fba:	2201      	movs	r2, #1
 8003fbc:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003fbe:	4b14      	ldr	r3, [pc, #80]	; (8004010 <MX_ADC_Init+0x94>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003fc6:	4b12      	ldr	r3, [pc, #72]	; (8004010 <MX_ADC_Init+0x94>)
 8003fc8:	2200      	movs	r2, #0
 8003fca:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003fcc:	4b10      	ldr	r3, [pc, #64]	; (8004010 <MX_ADC_Init+0x94>)
 8003fce:	2200      	movs	r2, #0
 8003fd0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003fd2:	4b0f      	ldr	r3, [pc, #60]	; (8004010 <MX_ADC_Init+0x94>)
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8003fda:	4b0d      	ldr	r3, [pc, #52]	; (8004010 <MX_ADC_Init+0x94>)
 8003fdc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003fe0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8003fe2:	4b0b      	ldr	r3, [pc, #44]	; (8004010 <MX_ADC_Init+0x94>)
 8003fe4:	2207      	movs	r2, #7
 8003fe6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8003fe8:	4b09      	ldr	r3, [pc, #36]	; (8004010 <MX_ADC_Init+0x94>)
 8003fea:	2207      	movs	r2, #7
 8003fec:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8003fee:	4b08      	ldr	r3, [pc, #32]	; (8004010 <MX_ADC_Init+0x94>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003ff6:	4b06      	ldr	r3, [pc, #24]	; (8004010 <MX_ADC_Init+0x94>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003ffc:	4804      	ldr	r0, [pc, #16]	; (8004010 <MX_ADC_Init+0x94>)
 8003ffe:	f002 fa2f 	bl	8006460 <HAL_ADC_Init>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d001      	beq.n	800400c <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8004008:	f000 fd76 	bl	8004af8 <Error_Handler>
  }

}
 800400c:	bf00      	nop
 800400e:	bd80      	pop	{r7, pc}
 8004010:	20001b18 	.word	0x20001b18
 8004014:	40012400 	.word	0x40012400

08004018 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b082      	sub	sp, #8
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a05      	ldr	r2, [pc, #20]	; (800403c <HAL_ADC_MspInit+0x24>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d103      	bne.n	8004032 <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800402a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800402e:	f7ff ff7a 	bl	8003f26 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 8004032:	bf00      	nop
 8004034:	3708      	adds	r7, #8
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	40012400 	.word	0x40012400

08004040 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a05      	ldr	r2, [pc, #20]	; (8004064 <HAL_ADC_MspDeInit+0x24>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d103      	bne.n	800405a <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8004052:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004056:	f7ff ff7e 	bl	8003f56 <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 800405a:	bf00      	nop
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop
 8004064:	40012400 	.word	0x40012400

08004068 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8004068:	b480      	push	{r7}
 800406a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 800406c:	4b03      	ldr	r3, [pc, #12]	; (800407c <SYS_InitMeasurement+0x14>)
 800406e:	4a04      	ldr	r2, [pc, #16]	; (8004080 <SYS_InitMeasurement+0x18>)
 8004070:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 8004072:	bf00      	nop
 8004074:	46bd      	mov	sp, r7
 8004076:	bc80      	pop	{r7}
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	20001b18 	.word	0x20001b18
 8004080:	40012400 	.word	0x40012400

08004084 <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b086      	sub	sp, #24
 8004088:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 800408a:	2300      	movs	r3, #0
 800408c:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 800408e:	2300      	movs	r3, #0
 8004090:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 8004092:	f000 f871 	bl	8004178 <SYS_GetBatteryLevel>
 8004096:	4603      	mov	r3, r0
 8004098:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 800409a:	4830      	ldr	r0, [pc, #192]	; (800415c <SYS_GetTemperatureLevel+0xd8>)
 800409c:	f000 f8a0 	bl	80041e0 <ADC_ReadChannels>
 80040a0:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 80040a2:	4b2f      	ldr	r3, [pc, #188]	; (8004160 <SYS_GetTemperatureLevel+0xdc>)
 80040a4:	881a      	ldrh	r2, [r3, #0]
 80040a6:	4b2f      	ldr	r3, [pc, #188]	; (8004164 <SYS_GetTemperatureLevel+0xe0>)
 80040a8:	881b      	ldrh	r3, [r3, #0]
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d026      	beq.n	80040fc <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 80040ae:	4b2c      	ldr	r3, [pc, #176]	; (8004160 <SYS_GetTemperatureLevel+0xdc>)
 80040b0:	881a      	ldrh	r2, [r3, #0]
 80040b2:	4b2c      	ldr	r3, [pc, #176]	; (8004164 <SYS_GetTemperatureLevel+0xe0>)
 80040b4:	881b      	ldrh	r3, [r3, #0]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d01c      	beq.n	80040f4 <SYS_GetTemperatureLevel+0x70>
 80040ba:	88fb      	ldrh	r3, [r7, #6]
 80040bc:	68ba      	ldr	r2, [r7, #8]
 80040be:	fb02 f303 	mul.w	r3, r2, r3
 80040c2:	089b      	lsrs	r3, r3, #2
 80040c4:	4a28      	ldr	r2, [pc, #160]	; (8004168 <SYS_GetTemperatureLevel+0xe4>)
 80040c6:	fba2 2303 	umull	r2, r3, r2, r3
 80040ca:	095b      	lsrs	r3, r3, #5
 80040cc:	461a      	mov	r2, r3
 80040ce:	4b25      	ldr	r3, [pc, #148]	; (8004164 <SYS_GetTemperatureLevel+0xe0>)
 80040d0:	881b      	ldrh	r3, [r3, #0]
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	2264      	movs	r2, #100	; 0x64
 80040d6:	fb02 f203 	mul.w	r2, r2, r3
 80040da:	4b21      	ldr	r3, [pc, #132]	; (8004160 <SYS_GetTemperatureLevel+0xdc>)
 80040dc:	881b      	ldrh	r3, [r3, #0]
 80040de:	4619      	mov	r1, r3
 80040e0:	4b20      	ldr	r3, [pc, #128]	; (8004164 <SYS_GetTemperatureLevel+0xe0>)
 80040e2:	881b      	ldrh	r3, [r3, #0]
 80040e4:	1acb      	subs	r3, r1, r3
 80040e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	331e      	adds	r3, #30
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	b21b      	sxth	r3, r3
 80040f2:	e001      	b.n	80040f8 <SYS_GetTemperatureLevel+0x74>
 80040f4:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80040f8:	81fb      	strh	r3, [r7, #14]
 80040fa:	e01c      	b.n	8004136 <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 80040fc:	88fb      	ldrh	r3, [r7, #6]
 80040fe:	68ba      	ldr	r2, [r7, #8]
 8004100:	fb02 f203 	mul.w	r2, r2, r3
 8004104:	4b19      	ldr	r3, [pc, #100]	; (800416c <SYS_GetTemperatureLevel+0xe8>)
 8004106:	fba3 1302 	umull	r1, r3, r3, r2
 800410a:	1ad2      	subs	r2, r2, r3
 800410c:	0852      	lsrs	r2, r2, #1
 800410e:	4413      	add	r3, r2
 8004110:	0adb      	lsrs	r3, r3, #11
 8004112:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004116:	fb02 f303 	mul.w	r3, r2, r3
 800411a:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 800411e:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 8004122:	4a13      	ldr	r2, [pc, #76]	; (8004170 <SYS_GetTemperatureLevel+0xec>)
 8004124:	fb82 1203 	smull	r1, r2, r2, r3
 8004128:	1292      	asrs	r2, r2, #10
 800412a:	17db      	asrs	r3, r3, #31
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	b29b      	uxth	r3, r3
 8004130:	331e      	adds	r3, #30
 8004132:	b29b      	uxth	r3, r3
 8004134:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 8004136:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	4b0d      	ldr	r3, [pc, #52]	; (8004174 <SYS_GetTemperatureLevel+0xf0>)
 800413e:	2201      	movs	r2, #1
 8004140:	2100      	movs	r1, #0
 8004142:	2001      	movs	r0, #1
 8004144:	f01c f9e6 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 8004148:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800414c:	021b      	lsls	r3, r3, #8
 800414e:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 8004150:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 8004154:	4618      	mov	r0, r3
 8004156:	3710      	adds	r7, #16
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}
 800415c:	b0001000 	.word	0xb0001000
 8004160:	1fff75c8 	.word	0x1fff75c8
 8004164:	1fff75a8 	.word	0x1fff75a8
 8004168:	09ee009f 	.word	0x09ee009f
 800416c:	00100101 	.word	0x00100101
 8004170:	68db8bad 	.word	0x68db8bad
 8004174:	08021bc0 	.word	0x08021bc0

08004178 <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 800417e:	2300      	movs	r3, #0
 8004180:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 8004182:	2300      	movs	r3, #0
 8004184:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 8004186:	4813      	ldr	r0, [pc, #76]	; (80041d4 <SYS_GetBatteryLevel+0x5c>)
 8004188:	f000 f82a 	bl	80041e0 <ADC_ReadChannels>
 800418c:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d102      	bne.n	800419a <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 8004194:	2300      	movs	r3, #0
 8004196:	80fb      	strh	r3, [r7, #6]
 8004198:	e016      	b.n	80041c8 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 800419a:	4b0f      	ldr	r3, [pc, #60]	; (80041d8 <SYS_GetBatteryLevel+0x60>)
 800419c:	881b      	ldrh	r3, [r3, #0]
 800419e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d00b      	beq.n	80041be <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 80041a6:	4b0c      	ldr	r3, [pc, #48]	; (80041d8 <SYS_GetBatteryLevel+0x60>)
 80041a8:	881b      	ldrh	r3, [r3, #0]
 80041aa:	461a      	mov	r2, r3
 80041ac:	f640 43e4 	movw	r3, #3300	; 0xce4
 80041b0:	fb03 f202 	mul.w	r2, r3, r2
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ba:	80fb      	strh	r3, [r7, #6]
 80041bc:	e004      	b.n	80041c8 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 80041be:	4a07      	ldr	r2, [pc, #28]	; (80041dc <SYS_GetBatteryLevel+0x64>)
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041c6:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 80041c8:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3708      	adds	r7, #8
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	b4002000 	.word	0xb4002000
 80041d8:	1fff75aa 	.word	0x1fff75aa
 80041dc:	004c08d8 	.word	0x004c08d8

080041e0 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b086      	sub	sp, #24
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 80041e8:	2300      	movs	r3, #0
 80041ea:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80041ec:	f107 0308 	add.w	r3, r7, #8
 80041f0:	2200      	movs	r2, #0
 80041f2:	601a      	str	r2, [r3, #0]
 80041f4:	605a      	str	r2, [r3, #4]
 80041f6:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 80041f8:	f7ff fec0 	bl	8003f7c <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 80041fc:	481a      	ldr	r0, [pc, #104]	; (8004268 <ADC_ReadChannels+0x88>)
 80041fe:	f002 fef2 	bl	8006fe6 <HAL_ADCEx_Calibration_Start>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d001      	beq.n	800420c <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8004208:	f000 fc76 	bl	8004af8 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004210:	2300      	movs	r3, #0
 8004212:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8004214:	2300      	movs	r3, #0
 8004216:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004218:	f107 0308 	add.w	r3, r7, #8
 800421c:	4619      	mov	r1, r3
 800421e:	4812      	ldr	r0, [pc, #72]	; (8004268 <ADC_ReadChannels+0x88>)
 8004220:	f002 fc70 	bl	8006b04 <HAL_ADC_ConfigChannel>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 800422a:	f000 fc65 	bl	8004af8 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 800422e:	480e      	ldr	r0, [pc, #56]	; (8004268 <ADC_ReadChannels+0x88>)
 8004230:	f002 fb54 	bl	80068dc <HAL_ADC_Start>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d001      	beq.n	800423e <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 800423a:	f000 fc5d 	bl	8004af8 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 800423e:	f04f 31ff 	mov.w	r1, #4294967295
 8004242:	4809      	ldr	r0, [pc, #36]	; (8004268 <ADC_ReadChannels+0x88>)
 8004244:	f002 fbc2 	bl	80069cc <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 8004248:	4807      	ldr	r0, [pc, #28]	; (8004268 <ADC_ReadChannels+0x88>)
 800424a:	f002 fb8d 	bl	8006968 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 800424e:	4806      	ldr	r0, [pc, #24]	; (8004268 <ADC_ReadChannels+0x88>)
 8004250:	f002 fc4c 	bl	8006aec <HAL_ADC_GetValue>
 8004254:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 8004256:	4804      	ldr	r0, [pc, #16]	; (8004268 <ADC_ReadChannels+0x88>)
 8004258:	f002 fac4 	bl	80067e4 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 800425c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 800425e:	4618      	mov	r0, r3
 8004260:	3718      	adds	r7, #24
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	20001b18 	.word	0x20001b18

0800426c <LL_AHB2_GRP1_EnableClock>:
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004274:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004278:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800427a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4313      	orrs	r3, r2
 8004282:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004284:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004288:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4013      	ands	r3, r2
 800428e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004290:	68fb      	ldr	r3, [r7, #12]
}
 8004292:	bf00      	nop
 8004294:	3714      	adds	r7, #20
 8004296:	46bd      	mov	sp, r7
 8004298:	bc80      	pop	{r7}
 800429a:	4770      	bx	lr

0800429c <SYS_LED_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t SYS_LED_Init(Sys_Led_TypeDef Led)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b088      	sub	sp, #32
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	4603      	mov	r3, r0
 80042a4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 80042a6:	f107 030c 	add.w	r3, r7, #12
 80042aa:	2200      	movs	r2, #0
 80042ac:	601a      	str	r2, [r3, #0]
 80042ae:	605a      	str	r2, [r3, #4]
 80042b0:	609a      	str	r2, [r3, #8]
 80042b2:	60da      	str	r2, [r3, #12]
 80042b4:	611a      	str	r2, [r3, #16]
  /* Enable the GPIO_SYS_LED Clock */
  SYS_LEDx_GPIO_CLK_ENABLE(Led);
 80042b6:	2002      	movs	r0, #2
 80042b8:	f7ff ffd8 	bl	800426c <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_SYS_LED pin */
  gpio_init_structure.Pin = SYS_LED_PIN[Led];
 80042bc:	79fb      	ldrb	r3, [r7, #7]
 80042be:	4a12      	ldr	r2, [pc, #72]	; (8004308 <SYS_LED_Init+0x6c>)
 80042c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80042c4:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 80042c6:	2301      	movs	r3, #1
 80042c8:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80042ca:	2300      	movs	r3, #0
 80042cc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80042ce:	2302      	movs	r3, #2
 80042d0:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(SYS_LED_PORT[Led], &gpio_init_structure);
 80042d2:	79fb      	ldrb	r3, [r7, #7]
 80042d4:	4a0d      	ldr	r2, [pc, #52]	; (800430c <SYS_LED_Init+0x70>)
 80042d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042da:	f107 020c 	add.w	r2, r7, #12
 80042de:	4611      	mov	r1, r2
 80042e0:	4618      	mov	r0, r3
 80042e2:	f003 fc5d 	bl	8007ba0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 80042e6:	79fb      	ldrb	r3, [r7, #7]
 80042e8:	4a08      	ldr	r2, [pc, #32]	; (800430c <SYS_LED_Init+0x70>)
 80042ea:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80042ee:	79fb      	ldrb	r3, [r7, #7]
 80042f0:	4a05      	ldr	r2, [pc, #20]	; (8004308 <SYS_LED_Init+0x6c>)
 80042f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80042f6:	2200      	movs	r2, #0
 80042f8:	4619      	mov	r1, r3
 80042fa:	f003 fe7f 	bl	8007ffc <HAL_GPIO_WritePin>

  return 0;
 80042fe:	2300      	movs	r3, #0
}
 8004300:	4618      	mov	r0, r3
 8004302:	3720      	adds	r7, #32
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	0802257c 	.word	0x0802257c
 800430c:	20000004 	.word	0x20000004

08004310 <SYS_LED_On>:

  return 0;
}

int32_t SYS_LED_On(Sys_Led_TypeDef Led)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
 8004316:	4603      	mov	r3, r0
 8004318:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_SET);
 800431a:	79fb      	ldrb	r3, [r7, #7]
 800431c:	4a07      	ldr	r2, [pc, #28]	; (800433c <SYS_LED_On+0x2c>)
 800431e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004322:	79fb      	ldrb	r3, [r7, #7]
 8004324:	4a06      	ldr	r2, [pc, #24]	; (8004340 <SYS_LED_On+0x30>)
 8004326:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800432a:	2201      	movs	r2, #1
 800432c:	4619      	mov	r1, r3
 800432e:	f003 fe65 	bl	8007ffc <HAL_GPIO_WritePin>

  return 0;
 8004332:	2300      	movs	r3, #0
}
 8004334:	4618      	mov	r0, r3
 8004336:	3708      	adds	r7, #8
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}
 800433c:	20000004 	.word	0x20000004
 8004340:	0802257c 	.word	0x0802257c

08004344 <SYS_LED_Off>:

int32_t SYS_LED_Off(Sys_Led_TypeDef Led)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	4603      	mov	r3, r0
 800434c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 800434e:	79fb      	ldrb	r3, [r7, #7]
 8004350:	4a07      	ldr	r2, [pc, #28]	; (8004370 <SYS_LED_Off+0x2c>)
 8004352:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004356:	79fb      	ldrb	r3, [r7, #7]
 8004358:	4a06      	ldr	r2, [pc, #24]	; (8004374 <SYS_LED_Off+0x30>)
 800435a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800435e:	2200      	movs	r2, #0
 8004360:	4619      	mov	r1, r3
 8004362:	f003 fe4b 	bl	8007ffc <HAL_GPIO_WritePin>

  return 0;
 8004366:	2300      	movs	r3, #0
}
 8004368:	4618      	mov	r0, r3
 800436a:	3708      	adds	r7, #8
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	20000004 	.word	0x20000004
 8004374:	0802257c 	.word	0x0802257c

08004378 <SYS_LED_Toggle>:

int32_t SYS_LED_Toggle(Sys_Led_TypeDef Led)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b082      	sub	sp, #8
 800437c:	af00      	add	r7, sp, #0
 800437e:	4603      	mov	r3, r0
 8004380:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
 8004382:	79fb      	ldrb	r3, [r7, #7]
 8004384:	4a07      	ldr	r2, [pc, #28]	; (80043a4 <SYS_LED_Toggle+0x2c>)
 8004386:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800438a:	79fb      	ldrb	r3, [r7, #7]
 800438c:	4906      	ldr	r1, [pc, #24]	; (80043a8 <SYS_LED_Toggle+0x30>)
 800438e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004392:	4619      	mov	r1, r3
 8004394:	4610      	mov	r0, r2
 8004396:	f003 fe48 	bl	800802a <HAL_GPIO_TogglePin>

  return 0;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	3708      	adds	r7, #8
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	20000004 	.word	0x20000004
 80043a8:	0802257c 	.word	0x0802257c

080043ac <SYS_PB_Init>:
{
  return (int32_t)HAL_GPIO_ReadPin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
}

int32_t SYS_PB_Init(Sys_Button_TypeDef Button, Sys_ButtonMode_TypeDef ButtonMode)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b088      	sub	sp, #32
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	4603      	mov	r3, r0
 80043b4:	460a      	mov	r2, r1
 80043b6:	71fb      	strb	r3, [r7, #7]
 80043b8:	4613      	mov	r3, r2
 80043ba:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 80043bc:	f107 030c 	add.w	r3, r7, #12
 80043c0:	2200      	movs	r2, #0
 80043c2:	601a      	str	r2, [r3, #0]
 80043c4:	605a      	str	r2, [r3, #4]
 80043c6:	609a      	str	r2, [r3, #8]
 80043c8:	60da      	str	r2, [r3, #12]
 80043ca:	611a      	str	r2, [r3, #16]
  static SYS_RES_EXTI_LineCallback button_callback[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_Callback, SYS_BUTTON2_EXTI_Callback, SYS_BUTTON3_EXTI_Callback};
  static uint32_t button_interrupt_priority[SYS_BUTTONn] = {SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY};
  static const uint32_t button_exti_line[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_LINE, SYS_BUTTON2_EXTI_LINE, SYS_BUTTON3_EXTI_LINE};

  /* Enable the SYS_BUTTON Clock */
  SYS_BUTTONx_GPIO_CLK_ENABLE(Button);
 80043cc:	79fb      	ldrb	r3, [r7, #7]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d103      	bne.n	80043da <SYS_PB_Init+0x2e>
 80043d2:	2001      	movs	r0, #1
 80043d4:	f7ff ff4a 	bl	800426c <LL_AHB2_GRP1_EnableClock>
 80043d8:	e00c      	b.n	80043f4 <SYS_PB_Init+0x48>
 80043da:	79fb      	ldrb	r3, [r7, #7]
 80043dc:	2b02      	cmp	r3, #2
 80043de:	d103      	bne.n	80043e8 <SYS_PB_Init+0x3c>
 80043e0:	2001      	movs	r0, #1
 80043e2:	f7ff ff43 	bl	800426c <LL_AHB2_GRP1_EnableClock>
 80043e6:	e005      	b.n	80043f4 <SYS_PB_Init+0x48>
 80043e8:	79fb      	ldrb	r3, [r7, #7]
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d102      	bne.n	80043f4 <SYS_PB_Init+0x48>
 80043ee:	2004      	movs	r0, #4
 80043f0:	f7ff ff3c 	bl	800426c <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = SYS_BUTTON_PIN[Button];
 80043f4:	79fb      	ldrb	r3, [r7, #7]
 80043f6:	4a29      	ldr	r2, [pc, #164]	; (800449c <SYS_PB_Init+0xf0>)
 80043f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80043fc:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80043fe:	2301      	movs	r3, #1
 8004400:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004402:	2302      	movs	r3, #2
 8004404:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == SYS_BUTTON_MODE_GPIO)
 8004406:	79bb      	ldrb	r3, [r7, #6]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d10c      	bne.n	8004426 <SYS_PB_Init+0x7a>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800440c:	2300      	movs	r3, #0
 800440e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 8004410:	79fb      	ldrb	r3, [r7, #7]
 8004412:	4a23      	ldr	r2, [pc, #140]	; (80044a0 <SYS_PB_Init+0xf4>)
 8004414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004418:	f107 020c 	add.w	r2, r7, #12
 800441c:	4611      	mov	r1, r2
 800441e:	4618      	mov	r0, r3
 8004420:	f003 fbbe 	bl	8007ba0 <HAL_GPIO_Init>
 8004424:	e034      	b.n	8004490 <SYS_PB_Init+0xe4>
  }
  else /* (ButtonMode == SYS_BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8004426:	4b1f      	ldr	r3, [pc, #124]	; (80044a4 <SYS_PB_Init+0xf8>)
 8004428:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 800442a:	79fb      	ldrb	r3, [r7, #7]
 800442c:	4a1c      	ldr	r2, [pc, #112]	; (80044a0 <SYS_PB_Init+0xf4>)
 800442e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004432:	f107 020c 	add.w	r2, r7, #12
 8004436:	4611      	mov	r1, r2
 8004438:	4618      	mov	r0, r3
 800443a:	f003 fbb1 	bl	8007ba0 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&sys_hpb_exti[Button], button_exti_line[Button]);
 800443e:	79fb      	ldrb	r3, [r7, #7]
 8004440:	00db      	lsls	r3, r3, #3
 8004442:	4a19      	ldr	r2, [pc, #100]	; (80044a8 <SYS_PB_Init+0xfc>)
 8004444:	441a      	add	r2, r3
 8004446:	79fb      	ldrb	r3, [r7, #7]
 8004448:	4918      	ldr	r1, [pc, #96]	; (80044ac <SYS_PB_Init+0x100>)
 800444a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800444e:	4619      	mov	r1, r3
 8004450:	4610      	mov	r0, r2
 8004452:	f003 fb92 	bl	8007b7a <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&sys_hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 8004456:	79fb      	ldrb	r3, [r7, #7]
 8004458:	00db      	lsls	r3, r3, #3
 800445a:	4a13      	ldr	r2, [pc, #76]	; (80044a8 <SYS_PB_Init+0xfc>)
 800445c:	1898      	adds	r0, r3, r2
 800445e:	79fb      	ldrb	r3, [r7, #7]
 8004460:	4a13      	ldr	r2, [pc, #76]	; (80044b0 <SYS_PB_Init+0x104>)
 8004462:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004466:	461a      	mov	r2, r3
 8004468:	2100      	movs	r1, #0
 800446a:	f003 fb6d 	bl	8007b48 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((SYS_BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 800446e:	79fb      	ldrb	r3, [r7, #7]
 8004470:	4a10      	ldr	r2, [pc, #64]	; (80044b4 <SYS_PB_Init+0x108>)
 8004472:	56d0      	ldrsb	r0, [r2, r3]
 8004474:	79fb      	ldrb	r3, [r7, #7]
 8004476:	4a10      	ldr	r2, [pc, #64]	; (80044b8 <SYS_PB_Init+0x10c>)
 8004478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800447c:	2200      	movs	r2, #0
 800447e:	4619      	mov	r1, r3
 8004480:	f002 ff05 	bl	800728e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((SYS_BUTTON_IRQn[Button]));
 8004484:	79fb      	ldrb	r3, [r7, #7]
 8004486:	4a0b      	ldr	r2, [pc, #44]	; (80044b4 <SYS_PB_Init+0x108>)
 8004488:	56d3      	ldrsb	r3, [r2, r3]
 800448a:	4618      	mov	r0, r3
 800448c:	f002 ff19 	bl	80072c2 <HAL_NVIC_EnableIRQ>
  }

  return 0;
 8004490:	2300      	movs	r3, #0
}
 8004492:	4618      	mov	r0, r3
 8004494:	3720      	adds	r7, #32
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	08022584 	.word	0x08022584
 80044a0:	20000010 	.word	0x20000010
 80044a4:	10210000 	.word	0x10210000
 80044a8:	20001b7c 	.word	0x20001b7c
 80044ac:	08022590 	.word	0x08022590
 80044b0:	2000001c 	.word	0x2000001c
 80044b4:	0802258c 	.word	0x0802258c
 80044b8:	20000028 	.word	0x20000028

080044bc <SYS_PB_Callback>:
{
  HAL_EXTI_IRQHandler(&sys_hpb_exti[Button]);
}

__weak void SYS_PB_Callback(Sys_Button_TypeDef Button)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	4603      	mov	r3, r0
 80044c4:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered.*/
}
 80044c6:	bf00      	nop
 80044c8:	370c      	adds	r7, #12
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bc80      	pop	{r7}
 80044ce:	4770      	bx	lr

080044d0 <SYS_BUTTON1_EXTI_Callback>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void SYS_BUTTON1_EXTI_Callback(void)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON1);
 80044d4:	2000      	movs	r0, #0
 80044d6:	f7ff fff1 	bl	80044bc <SYS_PB_Callback>
}
 80044da:	bf00      	nop
 80044dc:	bd80      	pop	{r7, pc}

080044de <SYS_BUTTON3_EXTI_Callback>:

static void SYS_BUTTON3_EXTI_Callback(void)
{
 80044de:	b580      	push	{r7, lr}
 80044e0:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON3);
 80044e2:	2001      	movs	r0, #1
 80044e4:	f7ff ffea 	bl	80044bc <SYS_PB_Callback>
}
 80044e8:	bf00      	nop
 80044ea:	bd80      	pop	{r7, pc}

080044ec <SYS_BUTTON2_EXTI_Callback>:

static void SYS_BUTTON2_EXTI_Callback(void)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON2);
 80044f0:	2002      	movs	r0, #2
 80044f2:	f7ff ffe3 	bl	80044bc <SYS_PB_Callback>
}
 80044f6:	bf00      	nop
 80044f8:	bd80      	pop	{r7, pc}

080044fa <LL_AHB1_GRP1_EnableClock>:
{
 80044fa:	b480      	push	{r7}
 80044fc:	b085      	sub	sp, #20
 80044fe:	af00      	add	r7, sp, #0
 8004500:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8004502:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004506:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004508:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4313      	orrs	r3, r2
 8004510:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8004512:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004516:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	4013      	ands	r3, r2
 800451c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800451e:	68fb      	ldr	r3, [r7, #12]
}
 8004520:	bf00      	nop
 8004522:	3714      	adds	r7, #20
 8004524:	46bd      	mov	sp, r7
 8004526:	bc80      	pop	{r7}
 8004528:	4770      	bx	lr

0800452a <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800452e:	2004      	movs	r0, #4
 8004530:	f7ff ffe3 	bl	80044fa <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004534:	2001      	movs	r0, #1
 8004536:	f7ff ffe0 	bl	80044fa <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800453a:	2200      	movs	r2, #0
 800453c:	2100      	movs	r1, #0
 800453e:	200b      	movs	r0, #11
 8004540:	f002 fea5 	bl	800728e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004544:	200b      	movs	r0, #11
 8004546:	f002 febc 	bl	80072c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800454a:	2200      	movs	r2, #0
 800454c:	2100      	movs	r1, #0
 800454e:	200c      	movs	r0, #12
 8004550:	f002 fe9d 	bl	800728e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004554:	200c      	movs	r0, #12
 8004556:	f002 feb4 	bl	80072c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 800455a:	2200      	movs	r2, #0
 800455c:	2102      	movs	r1, #2
 800455e:	200f      	movs	r0, #15
 8004560:	f002 fe95 	bl	800728e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8004564:	200f      	movs	r0, #15
 8004566:	f002 feac 	bl	80072c2 <HAL_NVIC_EnableIRQ>

}
 800456a:	bf00      	nop
 800456c:	bd80      	pop	{r7, pc}

0800456e <LL_AHB2_GRP1_EnableClock>:
{
 800456e:	b480      	push	{r7}
 8004570:	b085      	sub	sp, #20
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004576:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800457a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800457c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	4313      	orrs	r3, r2
 8004584:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004586:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800458a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	4013      	ands	r3, r2
 8004590:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004592:	68fb      	ldr	r3, [r7, #12]
}
 8004594:	bf00      	nop
 8004596:	3714      	adds	r7, #20
 8004598:	46bd      	mov	sp, r7
 800459a:	bc80      	pop	{r7}
 800459c:	4770      	bx	lr
	...

080045a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045a6:	1d3b      	adds	r3, r7, #4
 80045a8:	2200      	movs	r2, #0
 80045aa:	601a      	str	r2, [r3, #0]
 80045ac:	605a      	str	r2, [r3, #4]
 80045ae:	609a      	str	r2, [r3, #8]
 80045b0:	60da      	str	r2, [r3, #12]
 80045b2:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80045b4:	2001      	movs	r0, #1
 80045b6:	f7ff ffda 	bl	800456e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80045ba:	2002      	movs	r0, #2
 80045bc:	f7ff ffd7 	bl	800456e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80045c0:	2004      	movs	r0, #4
 80045c2:	f7ff ffd4 	bl	800456e <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|DBG3_Pin|DBG2_Pin
 80045c6:	2200      	movs	r2, #0
 80045c8:	f44f 417e 	mov.w	r1, #65024	; 0xfe00
 80045cc:	4826      	ldr	r0, [pc, #152]	; (8004668 <MX_GPIO_Init+0xc8>)
 80045ce:	f003 fd15 	bl	8007ffc <HAL_GPIO_WritePin>
                          |DBG1_Pin|LED3_Pin|DBG4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RF_CTRL3_Pin|RF_CTRL2_Pin|RF_CTRL1_Pin, GPIO_PIN_RESET);
 80045d2:	2200      	movs	r2, #0
 80045d4:	2138      	movs	r1, #56	; 0x38
 80045d6:	4825      	ldr	r0, [pc, #148]	; (800466c <MX_GPIO_Init+0xcc>)
 80045d8:	f003 fd10 	bl	8007ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|DBG3_Pin|DBG2_Pin
 80045dc:	f44f 437e 	mov.w	r3, #65024	; 0xfe00
 80045e0:	607b      	str	r3, [r7, #4]
                          |DBG1_Pin|LED3_Pin|DBG4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045e2:	2301      	movs	r3, #1
 80045e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e6:	2300      	movs	r3, #0
 80045e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045ea:	2300      	movs	r3, #0
 80045ec:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045ee:	1d3b      	adds	r3, r7, #4
 80045f0:	4619      	mov	r1, r3
 80045f2:	481d      	ldr	r0, [pc, #116]	; (8004668 <MX_GPIO_Init+0xc8>)
 80045f4:	f003 fad4 	bl	8007ba0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RF_CTRL3_Pin|RF_CTRL2_Pin|RF_CTRL1_Pin;
 80045f8:	2338      	movs	r3, #56	; 0x38
 80045fa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045fc:	2301      	movs	r3, #1
 80045fe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004600:	2300      	movs	r3, #0
 8004602:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004604:	2300      	movs	r3, #0
 8004606:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004608:	1d3b      	adds	r3, r7, #4
 800460a:	4619      	mov	r1, r3
 800460c:	4817      	ldr	r0, [pc, #92]	; (800466c <MX_GPIO_Init+0xcc>)
 800460e:	f003 fac7 	bl	8007ba0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin;
 8004612:	2303      	movs	r3, #3
 8004614:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004616:	4b16      	ldr	r3, [pc, #88]	; (8004670 <MX_GPIO_Init+0xd0>)
 8004618:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800461a:	2300      	movs	r3, #0
 800461c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800461e:	1d3b      	adds	r3, r7, #4
 8004620:	4619      	mov	r1, r3
 8004622:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004626:	f003 fabb 	bl	8007ba0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT3_Pin;
 800462a:	2340      	movs	r3, #64	; 0x40
 800462c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800462e:	4b10      	ldr	r3, [pc, #64]	; (8004670 <MX_GPIO_Init+0xd0>)
 8004630:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004632:	2300      	movs	r3, #0
 8004634:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT3_GPIO_Port, &GPIO_InitStruct);
 8004636:	1d3b      	adds	r3, r7, #4
 8004638:	4619      	mov	r1, r3
 800463a:	480c      	ldr	r0, [pc, #48]	; (800466c <MX_GPIO_Init+0xcc>)
 800463c:	f003 fab0 	bl	8007ba0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8004640:	2200      	movs	r2, #0
 8004642:	2100      	movs	r1, #0
 8004644:	2006      	movs	r0, #6
 8004646:	f002 fe22 	bl	800728e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800464a:	2006      	movs	r0, #6
 800464c:	f002 fe39 	bl	80072c2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8004650:	2200      	movs	r2, #0
 8004652:	2100      	movs	r1, #0
 8004654:	2007      	movs	r0, #7
 8004656:	f002 fe1a 	bl	800728e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800465a:	2007      	movs	r0, #7
 800465c:	f002 fe31 	bl	80072c2 <HAL_NVIC_EnableIRQ>

}
 8004660:	bf00      	nop
 8004662:	3718      	adds	r7, #24
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	48000400 	.word	0x48000400
 800466c:	48000800 	.word	0x48000800
 8004670:	10110000 	.word	0x10110000

08004674 <LL_AHB2_GRP1_EnableClock>:
{
 8004674:	b480      	push	{r7}
 8004676:	b085      	sub	sp, #20
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800467c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004680:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004682:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4313      	orrs	r3, r2
 800468a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800468c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004690:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4013      	ands	r3, r2
 8004696:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004698:	68fb      	ldr	r3, [r7, #12]
}
 800469a:	bf00      	nop
 800469c:	3714      	adds	r7, #20
 800469e:	46bd      	mov	sp, r7
 80046a0:	bc80      	pop	{r7}
 80046a2:	4770      	bx	lr

080046a4 <LL_APB1_GRP1_EnableClock>:
{
 80046a4:	b480      	push	{r7}
 80046a6:	b085      	sub	sp, #20
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80046ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046b0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80046b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80046bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046c0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4013      	ands	r3, r2
 80046c6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80046c8:	68fb      	ldr	r3, [r7, #12]
}
 80046ca:	bf00      	nop
 80046cc:	3714      	adds	r7, #20
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bc80      	pop	{r7}
 80046d2:	4770      	bx	lr

080046d4 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80046d8:	4b1b      	ldr	r3, [pc, #108]	; (8004748 <MX_I2C1_Init+0x74>)
 80046da:	4a1c      	ldr	r2, [pc, #112]	; (800474c <MX_I2C1_Init+0x78>)
 80046dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 80046de:	4b1a      	ldr	r3, [pc, #104]	; (8004748 <MX_I2C1_Init+0x74>)
 80046e0:	4a1b      	ldr	r2, [pc, #108]	; (8004750 <MX_I2C1_Init+0x7c>)
 80046e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80046e4:	4b18      	ldr	r3, [pc, #96]	; (8004748 <MX_I2C1_Init+0x74>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80046ea:	4b17      	ldr	r3, [pc, #92]	; (8004748 <MX_I2C1_Init+0x74>)
 80046ec:	2201      	movs	r2, #1
 80046ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80046f0:	4b15      	ldr	r3, [pc, #84]	; (8004748 <MX_I2C1_Init+0x74>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80046f6:	4b14      	ldr	r3, [pc, #80]	; (8004748 <MX_I2C1_Init+0x74>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80046fc:	4b12      	ldr	r3, [pc, #72]	; (8004748 <MX_I2C1_Init+0x74>)
 80046fe:	2200      	movs	r2, #0
 8004700:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004702:	4b11      	ldr	r3, [pc, #68]	; (8004748 <MX_I2C1_Init+0x74>)
 8004704:	2200      	movs	r2, #0
 8004706:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004708:	4b0f      	ldr	r3, [pc, #60]	; (8004748 <MX_I2C1_Init+0x74>)
 800470a:	2200      	movs	r2, #0
 800470c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800470e:	480e      	ldr	r0, [pc, #56]	; (8004748 <MX_I2C1_Init+0x74>)
 8004710:	f003 fcbc 	bl	800808c <HAL_I2C_Init>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d001      	beq.n	800471e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800471a:	f000 f9ed 	bl	8004af8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800471e:	2100      	movs	r1, #0
 8004720:	4809      	ldr	r0, [pc, #36]	; (8004748 <MX_I2C1_Init+0x74>)
 8004722:	f005 fc6c 	bl	8009ffe <HAL_I2CEx_ConfigAnalogFilter>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d001      	beq.n	8004730 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800472c:	f000 f9e4 	bl	8004af8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004730:	2100      	movs	r1, #0
 8004732:	4805      	ldr	r0, [pc, #20]	; (8004748 <MX_I2C1_Init+0x74>)
 8004734:	f005 fcad 	bl	800a092 <HAL_I2CEx_ConfigDigitalFilter>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800473e:	f000 f9db 	bl	8004af8 <Error_Handler>
  }

}
 8004742:	bf00      	nop
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	2000067c 	.word	0x2000067c
 800474c:	40005400 	.word	0x40005400
 8004750:	20303e5d 	.word	0x20303e5d

08004754 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b096      	sub	sp, #88	; 0x58
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800475c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004760:	2200      	movs	r2, #0
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	605a      	str	r2, [r3, #4]
 8004766:	609a      	str	r2, [r3, #8]
 8004768:	60da      	str	r2, [r3, #12]
 800476a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800476c:	f107 030c 	add.w	r3, r7, #12
 8004770:	2238      	movs	r2, #56	; 0x38
 8004772:	2100      	movs	r1, #0
 8004774:	4618      	mov	r0, r3
 8004776:	f01c f9ed 	bl	8020b54 <memset>
  if(i2cHandle->Instance==I2C1)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a5c      	ldr	r2, [pc, #368]	; (80048f0 <HAL_I2C_MspInit+0x19c>)
 8004780:	4293      	cmp	r3, r2
 8004782:	f040 80b0 	bne.w	80048e6 <HAL_I2C_MspInit+0x192>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004786:	2340      	movs	r3, #64	; 0x40
 8004788:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800478a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800478e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004790:	f107 030c 	add.w	r3, r7, #12
 8004794:	4618      	mov	r0, r3
 8004796:	f006 ffeb 	bl	800b770 <HAL_RCCEx_PeriphCLKConfig>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d001      	beq.n	80047a4 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 80047a0:	f000 f9aa 	bl	8004af8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047a4:	2001      	movs	r0, #1
 80047a6:	f7ff ff65 	bl	8004674 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047aa:	2002      	movs	r0, #2
 80047ac:	f7ff ff62 	bl	8004674 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PA10     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80047b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047b4:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047b6:	2312      	movs	r3, #18
 80047b8:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047ba:	2301      	movs	r3, #1
 80047bc:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047be:	2300      	movs	r3, #0
 80047c0:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80047c2:	2304      	movs	r3, #4
 80047c4:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047c6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80047ca:	4619      	mov	r1, r3
 80047cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047d0:	f003 f9e6 	bl	8007ba0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80047d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80047d8:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047da:	2312      	movs	r3, #18
 80047dc:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047de:	2301      	movs	r3, #1
 80047e0:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047e2:	2300      	movs	r3, #0
 80047e4:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80047e6:	2304      	movs	r3, #4
 80047e8:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047ea:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80047ee:	4619      	mov	r1, r3
 80047f0:	4840      	ldr	r0, [pc, #256]	; (80048f4 <HAL_I2C_MspInit+0x1a0>)
 80047f2:	f003 f9d5 	bl	8007ba0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80047f6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80047fa:	f7ff ff53 	bl	80046a4 <LL_APB1_GRP1_EnableClock>

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel1;
 80047fe:	4b3e      	ldr	r3, [pc, #248]	; (80048f8 <HAL_I2C_MspInit+0x1a4>)
 8004800:	4a3e      	ldr	r2, [pc, #248]	; (80048fc <HAL_I2C_MspInit+0x1a8>)
 8004802:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8004804:	4b3c      	ldr	r3, [pc, #240]	; (80048f8 <HAL_I2C_MspInit+0x1a4>)
 8004806:	220b      	movs	r2, #11
 8004808:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800480a:	4b3b      	ldr	r3, [pc, #236]	; (80048f8 <HAL_I2C_MspInit+0x1a4>)
 800480c:	2200      	movs	r2, #0
 800480e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004810:	4b39      	ldr	r3, [pc, #228]	; (80048f8 <HAL_I2C_MspInit+0x1a4>)
 8004812:	2200      	movs	r2, #0
 8004814:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004816:	4b38      	ldr	r3, [pc, #224]	; (80048f8 <HAL_I2C_MspInit+0x1a4>)
 8004818:	2280      	movs	r2, #128	; 0x80
 800481a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800481c:	4b36      	ldr	r3, [pc, #216]	; (80048f8 <HAL_I2C_MspInit+0x1a4>)
 800481e:	2200      	movs	r2, #0
 8004820:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004822:	4b35      	ldr	r3, [pc, #212]	; (80048f8 <HAL_I2C_MspInit+0x1a4>)
 8004824:	2200      	movs	r2, #0
 8004826:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8004828:	4b33      	ldr	r3, [pc, #204]	; (80048f8 <HAL_I2C_MspInit+0x1a4>)
 800482a:	2200      	movs	r2, #0
 800482c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800482e:	4b32      	ldr	r3, [pc, #200]	; (80048f8 <HAL_I2C_MspInit+0x1a4>)
 8004830:	2200      	movs	r2, #0
 8004832:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8004834:	4830      	ldr	r0, [pc, #192]	; (80048f8 <HAL_I2C_MspInit+0x1a4>)
 8004836:	f002 fd61 	bl	80072fc <HAL_DMA_Init>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <HAL_I2C_MspInit+0xf0>
    {
      Error_Handler();
 8004840:	f000 f95a 	bl	8004af8 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_i2c1_rx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8004844:	2110      	movs	r1, #16
 8004846:	482c      	ldr	r0, [pc, #176]	; (80048f8 <HAL_I2C_MspInit+0x1a4>)
 8004848:	f003 f8a5 	bl	8007996 <HAL_DMA_ConfigChannelAttributes>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <HAL_I2C_MspInit+0x102>
    {
      Error_Handler();
 8004852:	f000 f951 	bl	8004af8 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a27      	ldr	r2, [pc, #156]	; (80048f8 <HAL_I2C_MspInit+0x1a4>)
 800485a:	63da      	str	r2, [r3, #60]	; 0x3c
 800485c:	4a26      	ldr	r2, [pc, #152]	; (80048f8 <HAL_I2C_MspInit+0x1a4>)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8004862:	4b27      	ldr	r3, [pc, #156]	; (8004900 <HAL_I2C_MspInit+0x1ac>)
 8004864:	4a27      	ldr	r2, [pc, #156]	; (8004904 <HAL_I2C_MspInit+0x1b0>)
 8004866:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8004868:	4b25      	ldr	r3, [pc, #148]	; (8004900 <HAL_I2C_MspInit+0x1ac>)
 800486a:	220c      	movs	r2, #12
 800486c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800486e:	4b24      	ldr	r3, [pc, #144]	; (8004900 <HAL_I2C_MspInit+0x1ac>)
 8004870:	2210      	movs	r2, #16
 8004872:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004874:	4b22      	ldr	r3, [pc, #136]	; (8004900 <HAL_I2C_MspInit+0x1ac>)
 8004876:	2200      	movs	r2, #0
 8004878:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800487a:	4b21      	ldr	r3, [pc, #132]	; (8004900 <HAL_I2C_MspInit+0x1ac>)
 800487c:	2280      	movs	r2, #128	; 0x80
 800487e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004880:	4b1f      	ldr	r3, [pc, #124]	; (8004900 <HAL_I2C_MspInit+0x1ac>)
 8004882:	2200      	movs	r2, #0
 8004884:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004886:	4b1e      	ldr	r3, [pc, #120]	; (8004900 <HAL_I2C_MspInit+0x1ac>)
 8004888:	2200      	movs	r2, #0
 800488a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800488c:	4b1c      	ldr	r3, [pc, #112]	; (8004900 <HAL_I2C_MspInit+0x1ac>)
 800488e:	2200      	movs	r2, #0
 8004890:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004892:	4b1b      	ldr	r3, [pc, #108]	; (8004900 <HAL_I2C_MspInit+0x1ac>)
 8004894:	2200      	movs	r2, #0
 8004896:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8004898:	4819      	ldr	r0, [pc, #100]	; (8004900 <HAL_I2C_MspInit+0x1ac>)
 800489a:	f002 fd2f 	bl	80072fc <HAL_DMA_Init>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d001      	beq.n	80048a8 <HAL_I2C_MspInit+0x154>
    {
      Error_Handler();
 80048a4:	f000 f928 	bl	8004af8 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_i2c1_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 80048a8:	2110      	movs	r1, #16
 80048aa:	4815      	ldr	r0, [pc, #84]	; (8004900 <HAL_I2C_MspInit+0x1ac>)
 80048ac:	f003 f873 	bl	8007996 <HAL_DMA_ConfigChannelAttributes>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <HAL_I2C_MspInit+0x166>
    {
      Error_Handler();
 80048b6:	f000 f91f 	bl	8004af8 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a10      	ldr	r2, [pc, #64]	; (8004900 <HAL_I2C_MspInit+0x1ac>)
 80048be:	639a      	str	r2, [r3, #56]	; 0x38
 80048c0:	4a0f      	ldr	r2, [pc, #60]	; (8004900 <HAL_I2C_MspInit+0x1ac>)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80048c6:	2200      	movs	r2, #0
 80048c8:	2100      	movs	r1, #0
 80048ca:	201e      	movs	r0, #30
 80048cc:	f002 fcdf 	bl	800728e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80048d0:	201e      	movs	r0, #30
 80048d2:	f002 fcf6 	bl	80072c2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80048d6:	2200      	movs	r2, #0
 80048d8:	2100      	movs	r1, #0
 80048da:	201f      	movs	r0, #31
 80048dc:	f002 fcd7 	bl	800728e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80048e0:	201f      	movs	r0, #31
 80048e2:	f002 fcee 	bl	80072c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80048e6:	bf00      	nop
 80048e8:	3758      	adds	r7, #88	; 0x58
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	bf00      	nop
 80048f0:	40005400 	.word	0x40005400
 80048f4:	48000400 	.word	0x48000400
 80048f8:	20001bf4 	.word	0x20001bf4
 80048fc:	40020008 	.word	0x40020008
 8004900:	20001b94 	.word	0x20001b94
 8004904:	4002001c 	.word	0x4002001c

08004908 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8004908:	b480      	push	{r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8004910:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004914:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004918:	f023 0218 	bic.w	r2, r3, #24
 800491c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4313      	orrs	r3, r2
 8004924:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	bc80      	pop	{r7}
 8004930:	4770      	bx	lr
	...

08004934 <_Z8setupGPSv>:


//void setupGPS();
//void loopGPS();

void setupGPS() {
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af02      	add	r7, sp, #8

	HAL_I2C_Master_Transmit( &hi2c1, ( 0x15 << 1 ), i2cDataXX, 1, 10 );
 800493a:	230a      	movs	r3, #10
 800493c:	9300      	str	r3, [sp, #0]
 800493e:	2301      	movs	r3, #1
 8004940:	4a10      	ldr	r2, [pc, #64]	; (8004984 <_Z8setupGPSv+0x50>)
 8004942:	212a      	movs	r1, #42	; 0x2a
 8004944:	4810      	ldr	r0, [pc, #64]	; (8004988 <_Z8setupGPSv+0x54>)
 8004946:	f003 fc31 	bl	80081ac <HAL_I2C_Master_Transmit>
  while (myUblox.begin(0x42) == false) //Connect to the Ublox module using Wire port
 800494a:	2142      	movs	r1, #66	; 0x42
 800494c:	480f      	ldr	r0, [pc, #60]	; (800498c <_Z8setupGPSv+0x58>)
 800494e:	f7fd fb64 	bl	800201a <_ZN13SFE_UBLOX_GPS5beginEh>
 8004952:	4603      	mov	r3, r0
 8004954:	2b00      	cmp	r3, #0
 8004956:	bf0c      	ite	eq
 8004958:	2301      	moveq	r3, #1
 800495a:	2300      	movne	r3, #0
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b00      	cmp	r3, #0
 8004960:	d003      	beq.n	800496a <_Z8setupGPSv+0x36>
  {
    HAL_Delay(1);
 8004962:	2001      	movs	r0, #1
 8004964:	f000 fcd5 	bl	8005312 <HAL_Delay>
  while (myUblox.begin(0x42) == false) //Connect to the Ublox module using Wire port
 8004968:	e7ef      	b.n	800494a <_Z8setupGPSv+0x16>
//	APP_LOG(TS_ON, VLEVEL_M, "Enters SETUP GPS in function \r\n");
		//HAL_I2C_Master_Transmit( &hi2c2, ( 0x16 << 1 ), i2cDataXX, 1, 10 );
  }

  myUblox.setI2COutput(COM_TYPE_UBX); //Set the I2C port to output UBX only (turn off NMEA noise)
 800496a:	22fa      	movs	r2, #250	; 0xfa
 800496c:	2101      	movs	r1, #1
 800496e:	4807      	ldr	r0, [pc, #28]	; (800498c <_Z8setupGPSv+0x58>)
 8004970:	f7ff fa27 	bl	8003dc2 <_ZN13SFE_UBLOX_GPS12setI2COutputEht>

  myUblox.saveConfiguration(); //Save the current settings to flash and BBR
 8004974:	f240 414c 	movw	r1, #1100	; 0x44c
 8004978:	4804      	ldr	r0, [pc, #16]	; (800498c <_Z8setupGPSv+0x58>)
 800497a:	f7ff f96a 	bl	8003c52 <_ZN13SFE_UBLOX_GPS17saveConfigurationEt>

}
 800497e:	bf00      	nop
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	200005f4 	.word	0x200005f4
 8004988:	2000067c 	.word	0x2000067c
 800498c:	20000258 	.word	0x20000258

08004990 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b086      	sub	sp, #24
 8004994:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004996:	f001 fb7b 	bl	8006090 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800499a:	f000 f84d 	bl	8004a38 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800499e:	f7ff fdff 	bl	80045a0 <MX_GPIO_Init>
  MX_LoRaWAN_Init();					// mainly runs LoRaWAN_Init() function defined in lora_app.c
 80049a2:	f00a f81f 	bl	800e9e4 <MX_LoRaWAN_Init>
  MX_I2C1_Init();
 80049a6:	f7ff fe95 	bl	80046d4 <MX_I2C1_Init>
  MX_TIM1_Init();
 80049aa:	f000 fe85 	bl	80056b8 <MX_TIM1_Init>
//APP_LOG(TS_ON, VLEVEL_M, "test: %d\r\n", test);
//}


#if doGPS == 1
	APP_LOG(TS_ON, VLEVEL_M, "Enters SETUP GPS \r\n");
 80049ae:	4b1d      	ldr	r3, [pc, #116]	; (8004a24 <main+0x94>)
 80049b0:	2201      	movs	r2, #1
 80049b2:	2100      	movs	r1, #0
 80049b4:	2002      	movs	r0, #2
 80049b6:	f01b fdad 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
	setupGPS();
 80049ba:	f7ff ffbb 	bl	8004934 <_Z8setupGPSv>
	APP_LOG(TS_ON, VLEVEL_M, "EXIT SETUP GPS \r\n");
 80049be:	4b1a      	ldr	r3, [pc, #104]	; (8004a28 <main+0x98>)
 80049c0:	2201      	movs	r2, #1
 80049c2:	2100      	movs	r1, #0
 80049c4:	2002      	movs	r0, #2
 80049c6:	f01b fda5 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>

	long latitude, longitude;

//	long arrlatitude[10];
//	long arrlong[10];
	float distance = 0;
 80049ca:	f04f 0300 	mov.w	r3, #0
 80049ce:	60fb      	str	r3, [r7, #12]
//	int arrInd = 0;
	bool firstrun = true;
 80049d0:	2301      	movs	r3, #1
 80049d2:	72fb      	strb	r3, [r7, #11]
	long arrLastPoint[2]; 				//lati in element 0, longitude in element 1

	MX_LoRaWAN_Process();
 80049d4:	f00a f814 	bl	800ea00 <MX_LoRaWAN_Process>
  /* USER CODE BEGIN WHILE */
  while (1) {
	    //HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
	    //myMX_GPIO_Init();
		//printf("... vor ... MX_LoRaWAN_Process() ... counter: %d \n", counter++);
	if ( counter++ > 1000 ) {
 80049d8:	4b14      	ldr	r3, [pc, #80]	; (8004a2c <main+0x9c>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	1c5a      	adds	r2, r3, #1
 80049de:	4913      	ldr	r1, [pc, #76]	; (8004a2c <main+0x9c>)
 80049e0:	600a      	str	r2, [r1, #0]
 80049e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80049e6:	bfcc      	ite	gt
 80049e8:	2301      	movgt	r3, #1
 80049ea:	2300      	movle	r3, #0
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d010      	beq.n	8004a14 <main+0x84>
	  HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
 80049f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80049f6:	480e      	ldr	r0, [pc, #56]	; (8004a30 <main+0xa0>)
 80049f8:	f003 fb17 	bl	800802a <HAL_GPIO_TogglePin>
	  APP_LOG(TS_ON, VLEVEL_M, "counter: %d\r\n", counter);
 80049fc:	4b0b      	ldr	r3, [pc, #44]	; (8004a2c <main+0x9c>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	9300      	str	r3, [sp, #0]
 8004a02:	4b0c      	ldr	r3, [pc, #48]	; (8004a34 <main+0xa4>)
 8004a04:	2201      	movs	r2, #1
 8004a06:	2100      	movs	r1, #0
 8004a08:	2002      	movs	r0, #2
 8004a0a:	f01b fd83 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
	  counter = 0;
 8004a0e:	4b07      	ldr	r3, [pc, #28]	; (8004a2c <main+0x9c>)
 8004a10:	2200      	movs	r2, #0
 8004a12:	601a      	str	r2, [r3, #0]
	}
    MX_LoRaWAN_Process();							// mainly runs UTIL_SEQ_Run() defined in stm32_seq.c
 8004a14:	f009 fff4 	bl	800ea00 <MX_LoRaWAN_Process>
//    HAL_Delay(100);


//	loopGPS(&latitude, &longitude);
//	APP_LOG(TS_ON, VLEVEL_M, "lat: %d, long: %d \r\n", latitude, longitude);
	HAL_Delay(100);
 8004a18:	2064      	movs	r0, #100	; 0x64
 8004a1a:	f000 fc7a 	bl	8005312 <HAL_Delay>
//		arrLastPoint[1] = longitude;
//	}


//	arrInd++;
	firstrun = false;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	72fb      	strb	r3, [r7, #11]
	if ( counter++ > 1000 ) {
 8004a22:	e7d9      	b.n	80049d8 <main+0x48>
 8004a24:	08021be8 	.word	0x08021be8
 8004a28:	08021bfc 	.word	0x08021bfc
 8004a2c:	200005f8 	.word	0x200005f8
 8004a30:	48000400 	.word	0x48000400
 8004a34:	08021c10 	.word	0x08021c10

08004a38 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b09a      	sub	sp, #104	; 0x68
 8004a3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004a3e:	f107 0320 	add.w	r3, r7, #32
 8004a42:	2248      	movs	r2, #72	; 0x48
 8004a44:	2100      	movs	r1, #0
 8004a46:	4618      	mov	r0, r3
 8004a48:	f01c f884 	bl	8020b54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004a4c:	1d3b      	adds	r3, r7, #4
 8004a4e:	2200      	movs	r2, #0
 8004a50:	601a      	str	r2, [r3, #0]
 8004a52:	605a      	str	r2, [r3, #4]
 8004a54:	609a      	str	r2, [r3, #8]
 8004a56:	60da      	str	r2, [r3, #12]
 8004a58:	611a      	str	r2, [r3, #16]
 8004a5a:	615a      	str	r2, [r3, #20]
 8004a5c:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8004a5e:	2000      	movs	r0, #0
 8004a60:	f7ff ff52 	bl	8004908 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a64:	4b23      	ldr	r3, [pc, #140]	; (8004af4 <_Z18SystemClock_Configv+0xbc>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004a6c:	4a21      	ldr	r2, [pc, #132]	; (8004af4 <_Z18SystemClock_Configv+0xbc>)
 8004a6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a72:	6013      	str	r3, [r2, #0]
 8004a74:	4b1f      	ldr	r3, [pc, #124]	; (8004af4 <_Z18SystemClock_Configv+0xbc>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004a7c:	603b      	str	r3, [r7, #0]
 8004a7e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8004a80:	2324      	movs	r3, #36	; 0x24
 8004a82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004a84:	2381      	movs	r3, #129	; 0x81
 8004a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8004a90:	23b0      	movs	r3, #176	; 0xb0
 8004a92:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004a94:	2300      	movs	r3, #0
 8004a96:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004a98:	f107 0320 	add.w	r3, r7, #32
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f005 fee5 	bl	800a86c <HAL_RCC_OscConfig>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	bf14      	ite	ne
 8004aa8:	2301      	movne	r3, #1
 8004aaa:	2300      	moveq	r3, #0
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <_Z18SystemClock_Configv+0x7e>
  {
    Error_Handler();
 8004ab2:	f000 f821 	bl	8004af8 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8004ab6:	234f      	movs	r3, #79	; 0x4f
 8004ab8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8004aba:	2300      	movs	r3, #0
 8004abc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8004aca:	2300      	movs	r3, #0
 8004acc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004ace:	1d3b      	adds	r3, r7, #4
 8004ad0:	2102      	movs	r1, #2
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f006 fa64 	bl	800afa0 <HAL_RCC_ClockConfig>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	bf14      	ite	ne
 8004ade:	2301      	movne	r3, #1
 8004ae0:	2300      	moveq	r3, #0
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d001      	beq.n	8004aec <_Z18SystemClock_Configv+0xb4>
  {
    Error_Handler();
 8004ae8:	f000 f806 	bl	8004af8 <Error_Handler>
  }
}
 8004aec:	bf00      	nop
 8004aee:	3768      	adds	r7, #104	; 0x68
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	58000400 	.word	0x58000400

08004af8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004af8:	b480      	push	{r7}
 8004afa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004afc:	b672      	cpsid	i
}
 8004afe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004b00:	e7fe      	b.n	8004b00 <Error_Handler+0x8>
	...

08004b04 <_Z41__static_initialization_and_destruction_0ii>:
	}
  /* USER CODE END Error_Handler_Debug */
}
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d10a      	bne.n	8004b2a <_Z41__static_initialization_and_destruction_0ii+0x26>
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d105      	bne.n	8004b2a <_Z41__static_initialization_and_destruction_0ii+0x26>
SFE_UBLOX_GPS myUblox;
 8004b1e:	4805      	ldr	r0, [pc, #20]	; (8004b34 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8004b20:	f7fd f986 	bl	8001e30 <_ZN13SFE_UBLOX_GPSC1Ev>
Adafruit_BME680 bme; // I2C
 8004b24:	4804      	ldr	r0, [pc, #16]	; (8004b38 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8004b26:	f7fd f939 	bl	8001d9c <_ZN15Adafruit_BME680C1Ev>
}
 8004b2a:	bf00      	nop
 8004b2c:	3708      	adds	r7, #8
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	20000258 	.word	0x20000258
 8004b38:	200005fc 	.word	0x200005fc

08004b3c <_GLOBAL__sub_I_myUblox>:
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004b44:	2001      	movs	r0, #1
 8004b46:	f7ff ffdd 	bl	8004b04 <_Z41__static_initialization_and_destruction_0ii>
 8004b4a:	bd80      	pop	{r7, pc}

08004b4c <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8004b50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b58:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004b5c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004b64:	bf00      	nop
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bc80      	pop	{r7}
 8004b6a:	4770      	bx	lr

08004b6c <LL_APB1_GRP1_EnableClock>:
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b085      	sub	sp, #20
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004b74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b78:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004b7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004b84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b88:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004b90:	68fb      	ldr	r3, [r7, #12]
}
 8004b92:	bf00      	nop
 8004b94:	3714      	adds	r7, #20
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr

08004b9c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b08c      	sub	sp, #48	; 0x30
 8004ba0:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 8004ba2:	1d3b      	adds	r3, r7, #4
 8004ba4:	222c      	movs	r2, #44	; 0x2c
 8004ba6:	2100      	movs	r1, #0
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f01b ffd3 	bl	8020b54 <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004bae:	4b22      	ldr	r3, [pc, #136]	; (8004c38 <MX_RTC_Init+0x9c>)
 8004bb0:	4a22      	ldr	r2, [pc, #136]	; (8004c3c <MX_RTC_Init+0xa0>)
 8004bb2:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8004bb4:	4b20      	ldr	r3, [pc, #128]	; (8004c38 <MX_RTC_Init+0x9c>)
 8004bb6:	221f      	movs	r2, #31
 8004bb8:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004bba:	4b1f      	ldr	r3, [pc, #124]	; (8004c38 <MX_RTC_Init+0x9c>)
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8004bc0:	4b1d      	ldr	r3, [pc, #116]	; (8004c38 <MX_RTC_Init+0x9c>)
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004bc6:	4b1c      	ldr	r3, [pc, #112]	; (8004c38 <MX_RTC_Init+0x9c>)
 8004bc8:	2200      	movs	r2, #0
 8004bca:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004bcc:	4b1a      	ldr	r3, [pc, #104]	; (8004c38 <MX_RTC_Init+0x9c>)
 8004bce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004bd2:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8004bd4:	4b18      	ldr	r3, [pc, #96]	; (8004c38 <MX_RTC_Init+0x9c>)
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8004bda:	4b17      	ldr	r3, [pc, #92]	; (8004c38 <MX_RTC_Init+0x9c>)
 8004bdc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004be0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004be2:	4815      	ldr	r0, [pc, #84]	; (8004c38 <MX_RTC_Init+0x9c>)
 8004be4:	f006 fede 	bl	800b9a4 <HAL_RTC_Init>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d001      	beq.n	8004bf2 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8004bee:	f7ff ff83 	bl	8004af8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8004bf2:	4811      	ldr	r0, [pc, #68]	; (8004c38 <MX_RTC_Init+0x9c>)
 8004bf4:	f007 f9b8 	bl	800bf68 <HAL_RTCEx_SetSSRU_IT>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8004bfe:	f7ff ff7b 	bl	8004af8 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8004c02:	2300      	movs	r3, #0
 8004c04:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8004c06:	2300      	movs	r3, #0
 8004c08:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8004c0e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8004c12:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8004c14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c18:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8004c1a:	1d3b      	adds	r3, r7, #4
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	4619      	mov	r1, r3
 8004c20:	4805      	ldr	r0, [pc, #20]	; (8004c38 <MX_RTC_Init+0x9c>)
 8004c22:	f006 ff39 	bl	800ba98 <HAL_RTC_SetAlarm_IT>
 8004c26:	4603      	mov	r3, r0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d001      	beq.n	8004c30 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8004c2c:	f7ff ff64 	bl	8004af8 <Error_Handler>
  }

}
 8004c30:	bf00      	nop
 8004c32:	3730      	adds	r7, #48	; 0x30
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	20001c54 	.word	0x20001c54
 8004c3c:	40002800 	.word	0x40002800

08004c40 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b090      	sub	sp, #64	; 0x40
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004c48:	f107 0308 	add.w	r3, r7, #8
 8004c4c:	2238      	movs	r2, #56	; 0x38
 8004c4e:	2100      	movs	r1, #0
 8004c50:	4618      	mov	r0, r3
 8004c52:	f01b ff7f 	bl	8020b54 <memset>
  if(rtcHandle->Instance==RTC)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a16      	ldr	r2, [pc, #88]	; (8004cb4 <HAL_RTC_MspInit+0x74>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d125      	bne.n	8004cac <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004c60:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004c64:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004c66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c6a:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004c6c:	f107 0308 	add.w	r3, r7, #8
 8004c70:	4618      	mov	r0, r3
 8004c72:	f006 fd7d 	bl	800b770 <HAL_RCCEx_PeriphCLKConfig>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d001      	beq.n	8004c80 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8004c7c:	f7ff ff3c 	bl	8004af8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004c80:	f7ff ff64 	bl	8004b4c <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8004c84:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004c88:	f7ff ff70 	bl	8004b6c <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	2100      	movs	r1, #0
 8004c90:	2002      	movs	r0, #2
 8004c92:	f002 fafc 	bl	800728e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8004c96:	2002      	movs	r0, #2
 8004c98:	f002 fb13 	bl	80072c2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	202a      	movs	r0, #42	; 0x2a
 8004ca2:	f002 faf4 	bl	800728e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8004ca6:	202a      	movs	r0, #42	; 0x2a
 8004ca8:	f002 fb0b 	bl	80072c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8004cac:	bf00      	nop
 8004cae:	3740      	adds	r7, #64	; 0x40
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	40002800 	.word	0x40002800

08004cb8 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8004cbc:	4b03      	ldr	r3, [pc, #12]	; (8004ccc <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8004cc4:	bf00      	nop
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bc80      	pop	{r7}
 8004cca:	4770      	bx	lr
 8004ccc:	58000400 	.word	0x58000400

08004cd0 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8004cd4:	bf00      	nop
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bc80      	pop	{r7}
 8004cda:	4770      	bx	lr

08004cdc <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8004ce0:	bf00      	nop
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bc80      	pop	{r7}
 8004ce6:	4770      	bx	lr

08004ce8 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  /* Suspend sysTick : work around for degugger problem in dual core (tickets 71085,  72038, 71087 ) */
  HAL_SuspendTick();
 8004cec:	f001 fa02 	bl	80060f4 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8004cf0:	f7ff ffe2 	bl	8004cb8 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8004cf4:	2001      	movs	r0, #1
 8004cf6:	f005 faa9 	bl	800a24c <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8004cfa:	bf00      	nop
 8004cfc:	bd80      	pop	{r7, pc}

08004cfe <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8004cfe:	b580      	push	{r7, lr}
 8004d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for degugger problem in dual core */
  HAL_ResumeTick();
 8004d02:	f001 fa05 	bl	8006110 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8004d06:	f001 f929 	bl	8005f5c <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8004d0a:	bf00      	nop
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8004d0e:	b580      	push	{r7, lr}
 8004d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8004d12:	f001 f9ef 	bl	80060f4 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8004d16:	2101      	movs	r1, #1
 8004d18:	2000      	movs	r0, #0
 8004d1a:	f005 fa13 	bl	800a144 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8004d1e:	bf00      	nop
 8004d20:	bd80      	pop	{r7, pc}

08004d22 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8004d22:	b580      	push	{r7, lr}
 8004d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Suspend sysTick */
  HAL_ResumeTick();
 8004d26:	f001 f9f3 	bl	8006110 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8004d2a:	bf00      	nop
 8004d2c:	bd80      	pop	{r7, pc}

08004d2e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d2e:	b480      	push	{r7}
 8004d30:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d32:	bf00      	nop
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bc80      	pop	{r7}
 8004d38:	4770      	bx	lr

08004d3a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d3a:	b480      	push	{r7}
 8004d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004d3e:	e7fe      	b.n	8004d3e <NMI_Handler+0x4>

08004d40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d40:	b480      	push	{r7}
 8004d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d44:	e7fe      	b.n	8004d44 <HardFault_Handler+0x4>

08004d46 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d46:	b480      	push	{r7}
 8004d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d4a:	e7fe      	b.n	8004d4a <MemManage_Handler+0x4>

08004d4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d50:	e7fe      	b.n	8004d50 <BusFault_Handler+0x4>

08004d52 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d52:	b480      	push	{r7}
 8004d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d56:	e7fe      	b.n	8004d56 <UsageFault_Handler+0x4>

08004d58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004d5c:	bf00      	nop
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bc80      	pop	{r7}
 8004d62:	4770      	bx	lr

08004d64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d64:	b480      	push	{r7}
 8004d66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d68:	bf00      	nop
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bc80      	pop	{r7}
 8004d6e:	4770      	bx	lr

08004d70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d70:	b480      	push	{r7}
 8004d72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004d74:	bf00      	nop
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bc80      	pop	{r7}
 8004d7a:	4770      	bx	lr

08004d7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d80:	f001 f9a6 	bl	80060d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d84:	bf00      	nop
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8004d8c:	4802      	ldr	r0, [pc, #8]	; (8004d98 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8004d8e:	f007 f927 	bl	800bfe0 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8004d92:	bf00      	nop
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	20001c54 	.word	0x20001c54

08004d9c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004da0:	2001      	movs	r0, #1
 8004da2:	f003 f95b 	bl	800805c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004da6:	bf00      	nop
 8004da8:	bd80      	pop	{r7, pc}

08004daa <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004dae:	2002      	movs	r0, #2
 8004db0:	f003 f954 	bl	800805c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004db4:	bf00      	nop
 8004db6:	bd80      	pop	{r7, pc}

08004db8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8004dbc:	4802      	ldr	r0, [pc, #8]	; (8004dc8 <DMA1_Channel1_IRQHandler+0x10>)
 8004dbe:	f002 fd17 	bl	80077f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004dc2:	bf00      	nop
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	20001bf4 	.word	0x20001bf4

08004dcc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8004dd0:	4802      	ldr	r0, [pc, #8]	; (8004ddc <DMA1_Channel2_IRQHandler+0x10>)
 8004dd2:	f002 fd0d 	bl	80077f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004dd6:	bf00      	nop
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	20001b94 	.word	0x20001b94

08004de0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004de4:	4802      	ldr	r0, [pc, #8]	; (8004df0 <DMA1_Channel5_IRQHandler+0x10>)
 8004de6:	f002 fd03 	bl	80077f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8004dea:	bf00      	nop
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	20001ce4 	.word	0x20001ce4

08004df4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 Event Interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004df8:	4802      	ldr	r0, [pc, #8]	; (8004e04 <I2C1_EV_IRQHandler+0x10>)
 8004dfa:	f003 fcd3 	bl	80087a4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004dfe:	bf00      	nop
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	2000067c 	.word	0x2000067c

08004e08 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 Error Interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004e0c:	4802      	ldr	r0, [pc, #8]	; (8004e18 <I2C1_ER_IRQHandler+0x10>)
 8004e0e:	f003 fce3 	bl	80087d8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004e12:	bf00      	nop
 8004e14:	bd80      	pop	{r7, pc}
 8004e16:	bf00      	nop
 8004e18:	2000067c 	.word	0x2000067c

08004e1c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004e20:	4802      	ldr	r0, [pc, #8]	; (8004e2c <USART2_IRQHandler+0x10>)
 8004e22:	f008 f96d 	bl	800d100 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004e26:	bf00      	nop
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	bf00      	nop
 8004e2c:	20001d44 	.word	0x20001d44

08004e30 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004e34:	4802      	ldr	r0, [pc, #8]	; (8004e40 <RTC_Alarm_IRQHandler+0x10>)
 8004e36:	f006 ff83 	bl	800bd40 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8004e3a:	bf00      	nop
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	20001c54 	.word	0x20001c54

08004e44 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8004e48:	4802      	ldr	r0, [pc, #8]	; (8004e54 <SUBGHZ_Radio_IRQHandler+0x10>)
 8004e4a:	f007 fc31 	bl	800c6b0 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8004e4e:	bf00      	nop
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	bf00      	nop
 8004e54:	20001c8c 	.word	0x20001c8c

08004e58 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b085      	sub	sp, #20
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8004e60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e64:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004e66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8004e70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e74:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4013      	ands	r3, r2
 8004e7a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
}
 8004e7e:	bf00      	nop
 8004e80:	3714      	adds	r7, #20
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bc80      	pop	{r7}
 8004e86:	4770      	bx	lr

08004e88 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	af00      	add	r7, sp, #0

  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8004e8c:	4b06      	ldr	r3, [pc, #24]	; (8004ea8 <MX_SUBGHZ_Init+0x20>)
 8004e8e:	2208      	movs	r2, #8
 8004e90:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8004e92:	4805      	ldr	r0, [pc, #20]	; (8004ea8 <MX_SUBGHZ_Init+0x20>)
 8004e94:	f007 f990 	bl	800c1b8 <HAL_SUBGHZ_Init>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d001      	beq.n	8004ea2 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8004e9e:	f7ff fe2b 	bl	8004af8 <Error_Handler>
  }

}
 8004ea2:	bf00      	nop
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	20001c8c 	.word	0x20001c8c

08004eac <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8004eb4:	2001      	movs	r0, #1
 8004eb6:	f7ff ffcf 	bl	8004e58 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8004eba:	2200      	movs	r2, #0
 8004ebc:	2100      	movs	r1, #0
 8004ebe:	2032      	movs	r0, #50	; 0x32
 8004ec0:	f002 f9e5 	bl	800728e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8004ec4:	2032      	movs	r0, #50	; 0x32
 8004ec6:	f002 f9fc 	bl	80072c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8004eca:	bf00      	nop
 8004ecc:	3708      	adds	r7, #8
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}

08004ed2 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8004ed2:	b480      	push	{r7}
 8004ed4:	b083      	sub	sp, #12
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8004eda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004ee4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	608b      	str	r3, [r1, #8]
}
 8004eee:	bf00      	nop
 8004ef0:	370c      	adds	r7, #12
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bc80      	pop	{r7}
 8004ef6:	4770      	bx	lr

08004ef8 <LL_AHB2_GRP1_EnableClock>:
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b085      	sub	sp, #20
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004f00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f04:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f06:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004f10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4013      	ands	r3, r2
 8004f1a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
}
 8004f1e:	bf00      	nop
 8004f20:	3714      	adds	r7, #20
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bc80      	pop	{r7}
 8004f26:	4770      	bx	lr

08004f28 <LL_AHB2_GRP1_DisableClock>:
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8004f30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f34:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	43db      	mvns	r3, r3
 8004f3a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f3e:	4013      	ands	r3, r2
 8004f40:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 8004f42:	bf00      	nop
 8004f44:	370c      	adds	r7, #12
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bc80      	pop	{r7}
 8004f4a:	4770      	bx	lr

08004f4c <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8004f50:	4b02      	ldr	r3, [pc, #8]	; (8004f5c <LL_FLASH_GetUDN+0x10>)
 8004f52:	681b      	ldr	r3, [r3, #0]
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bc80      	pop	{r7}
 8004f5a:	4770      	bx	lr
 8004f5c:	1fff7580 	.word	0x1fff7580

08004f60 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8004f60:	b480      	push	{r7}
 8004f62:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8004f64:	4b03      	ldr	r3, [pc, #12]	; (8004f74 <LL_FLASH_GetDeviceID+0x14>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	b2db      	uxtb	r3, r3
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bc80      	pop	{r7}
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	1fff7584 	.word	0x1fff7584

08004f78 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8004f7c:	4b03      	ldr	r3, [pc, #12]	; (8004f8c <LL_FLASH_GetSTCompanyID+0x14>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	0a1b      	lsrs	r3, r3, #8
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bc80      	pop	{r7}
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	1fff7584 	.word	0x1fff7584

08004f90 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */
  printf( "... SystemApp_Init() ... \n" );
 8004f94:	4811      	ldr	r0, [pc, #68]	; (8004fdc <SystemApp_Init+0x4c>)
 8004f96:	f01b fe6b 	bl	8020c70 <puts>

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8004f9a:	2000      	movs	r0, #0
 8004f9c:	f7ff ff99 	bl	8004ed2 <LL_RCC_SetClkAfterWakeFromStop>
  /*Initialises timer and RTC*/
  UTIL_TIMER_Init();
 8004fa0:	f01b f80c 	bl	801ffbc <UTIL_TIMER_Init>

  Gpio_PreInit();
 8004fa4:	f000 f92a 	bl	80051fc <Gpio_PreInit>

  /* Configure the debug mode*/
  DBG_Init();
 8004fa8:	f000 f9ec 	bl	8005384 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8004fac:	f01b fa96 	bl	80204dc <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8004fb0:	480b      	ldr	r0, [pc, #44]	; (8004fe0 <SystemApp_Init+0x50>)
 8004fb2:	f01b fb31 	bl	8020618 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8004fb6:	2002      	movs	r0, #2
 8004fb8:	f01b fb3c 	bl	8020634 <UTIL_ADV_TRACE_SetVerboseLevel>
  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8004fbc:	f7ff f854 	bl	8004068 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8004fc0:	f000 fa96 	bl	80054f0 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8004fc4:	f01a fa40 	bl	801f448 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8004fc8:	2101      	movs	r1, #1
 8004fca:	2001      	movs	r0, #1
 8004fcc:	f01a fa7c 	bl	801f4c8 <UTIL_LPM_SetOffMode>
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
#elif !defined (LOW_POWER_DISABLE)
#error LOW_POWER_DISABLE not defined
#endif /* LOW_POWER_DISABLE */
  /* USER CODE BEGIN SystemApp_Init_2 */
  printf( "... ENDE ... SystemApp_Init() ... \n" );
 8004fd0:	4804      	ldr	r0, [pc, #16]	; (8004fe4 <SystemApp_Init+0x54>)
 8004fd2:	f01b fe4d 	bl	8020c70 <puts>

  /* USER CODE END SystemApp_Init_2 */
}
 8004fd6:	bf00      	nop
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	08021c20 	.word	0x08021c20
 8004fe0:	080051bd 	.word	0x080051bd
 8004fe4:	08021c3c 	.word	0x08021c3c

08004fe8 <UTIL_SEQ_Idle>:
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  * @param none
  * @retval  none
  */
void UTIL_SEQ_Idle(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8004fec:	f01a fa9c 	bl	801f528 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8004ff0:	bf00      	nop
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8004ffe:	f7ff f8bb 	bl	8004178 <SYS_GetBatteryLevel>
 8005002:	4603      	mov	r3, r0
 8005004:	80bb      	strh	r3, [r7, #4]

  /* Convert batterey level from mV to linea scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8005006:	88bb      	ldrh	r3, [r7, #4]
 8005008:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800500c:	4293      	cmp	r3, r2
 800500e:	d902      	bls.n	8005016 <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8005010:	23fe      	movs	r3, #254	; 0xfe
 8005012:	71fb      	strb	r3, [r7, #7]
 8005014:	e014      	b.n	8005040 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8005016:	88bb      	ldrh	r3, [r7, #4]
 8005018:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 800501c:	d202      	bcs.n	8005024 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 800501e:	2300      	movs	r3, #0
 8005020:	71fb      	strb	r3, [r7, #7]
 8005022:	e00d      	b.n	8005040 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8005024:	88bb      	ldrh	r3, [r7, #4]
 8005026:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 800502a:	461a      	mov	r2, r3
 800502c:	4613      	mov	r3, r2
 800502e:	01db      	lsls	r3, r3, #7
 8005030:	1a9b      	subs	r3, r3, r2
 8005032:	005b      	lsls	r3, r3, #1
 8005034:	461a      	mov	r2, r3
 8005036:	4b09      	ldr	r3, [pc, #36]	; (800505c <GetBatteryLevel+0x68>)
 8005038:	fba3 2302 	umull	r2, r3, r3, r2
 800503c:	09db      	lsrs	r3, r3, #7
 800503e:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 8005040:	79fb      	ldrb	r3, [r7, #7]
 8005042:	9300      	str	r3, [sp, #0]
 8005044:	4b06      	ldr	r3, [pc, #24]	; (8005060 <GetBatteryLevel+0x6c>)
 8005046:	2201      	movs	r2, #1
 8005048:	2100      	movs	r1, #0
 800504a:	2002      	movs	r0, #2
 800504c:	f01b fa62 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8005050:	79fb      	ldrb	r3, [r7, #7]
}
 8005052:	4618      	mov	r0, r3
 8005054:	3708      	adds	r7, #8
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	1b4e81b5 	.word	0x1b4e81b5
 8005060:	08021c60 	.word	0x08021c60

08005064 <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 800506a:	2300      	movs	r3, #0
 800506c:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 800506e:	f7ff f809 	bl	8004084 <SYS_GetTemperatureLevel>
 8005072:	4603      	mov	r3, r0
 8005074:	2b00      	cmp	r3, #0
 8005076:	da00      	bge.n	800507a <GetTemperatureLevel+0x16>
 8005078:	33ff      	adds	r3, #255	; 0xff
 800507a:	121b      	asrs	r3, r3, #8
 800507c:	b21b      	sxth	r3, r3
 800507e:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8005080:	88fb      	ldrh	r3, [r7, #6]
}
 8005082:	4618      	mov	r0, r3
 8005084:	3708      	adds	r7, #8
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}

0800508a <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 800508a:	b590      	push	{r4, r7, lr}
 800508c:	b087      	sub	sp, #28
 800508e:	af00      	add	r7, sp, #0
 8005090:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8005092:	2300      	movs	r3, #0
 8005094:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8005096:	f7ff ff59 	bl	8004f4c <LL_FLASH_GetUDN>
 800509a:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050a2:	d138      	bne.n	8005116 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 80050a4:	f001 f842 	bl	800612c <HAL_GetUIDw0>
 80050a8:	4604      	mov	r4, r0
 80050aa:	f001 f853 	bl	8006154 <HAL_GetUIDw2>
 80050ae:	4603      	mov	r3, r0
 80050b0:	4423      	add	r3, r4
 80050b2:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 80050b4:	f001 f844 	bl	8006140 <HAL_GetUIDw1>
 80050b8:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	0e1a      	lsrs	r2, r3, #24
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	3307      	adds	r3, #7
 80050c2:	b2d2      	uxtb	r2, r2
 80050c4:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	0c1a      	lsrs	r2, r3, #16
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	3306      	adds	r3, #6
 80050ce:	b2d2      	uxtb	r2, r2
 80050d0:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	0a1a      	lsrs	r2, r3, #8
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	3305      	adds	r3, #5
 80050da:	b2d2      	uxtb	r2, r2
 80050dc:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	3304      	adds	r3, #4
 80050e2:	693a      	ldr	r2, [r7, #16]
 80050e4:	b2d2      	uxtb	r2, r2
 80050e6:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	0e1a      	lsrs	r2, r3, #24
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	3303      	adds	r3, #3
 80050f0:	b2d2      	uxtb	r2, r2
 80050f2:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	0c1a      	lsrs	r2, r3, #16
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	3302      	adds	r3, #2
 80050fc:	b2d2      	uxtb	r2, r2
 80050fe:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	0a1a      	lsrs	r2, r3, #8
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	3301      	adds	r3, #1
 8005108:	b2d2      	uxtb	r2, r2
 800510a:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	b2da      	uxtb	r2, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8005114:	e031      	b.n	800517a <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	3307      	adds	r3, #7
 800511a:	697a      	ldr	r2, [r7, #20]
 800511c:	b2d2      	uxtb	r2, r2
 800511e:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	0a1a      	lsrs	r2, r3, #8
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	3306      	adds	r3, #6
 8005128:	b2d2      	uxtb	r2, r2
 800512a:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	0c1a      	lsrs	r2, r3, #16
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	3305      	adds	r3, #5
 8005134:	b2d2      	uxtb	r2, r2
 8005136:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	0e1a      	lsrs	r2, r3, #24
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	3304      	adds	r3, #4
 8005140:	b2d2      	uxtb	r2, r2
 8005142:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8005144:	f7ff ff0c 	bl	8004f60 <LL_FLASH_GetDeviceID>
 8005148:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	3303      	adds	r3, #3
 800514e:	697a      	ldr	r2, [r7, #20]
 8005150:	b2d2      	uxtb	r2, r2
 8005152:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8005154:	f7ff ff10 	bl	8004f78 <LL_FLASH_GetSTCompanyID>
 8005158:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	3302      	adds	r3, #2
 800515e:	697a      	ldr	r2, [r7, #20]
 8005160:	b2d2      	uxtb	r2, r2
 8005162:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	0a1a      	lsrs	r2, r3, #8
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	3301      	adds	r3, #1
 800516c:	b2d2      	uxtb	r2, r2
 800516e:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	0c1b      	lsrs	r3, r3, #16
 8005174:	b2da      	uxtb	r2, r3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	701a      	strb	r2, [r3, #0]
}
 800517a:	bf00      	nop
 800517c:	371c      	adds	r7, #28
 800517e:	46bd      	mov	sp, r7
 8005180:	bd90      	pop	{r4, r7, pc}

08005182 <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 8005182:	b590      	push	{r4, r7, lr}
 8005184:	b083      	sub	sp, #12
 8005186:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 8005188:	2300      	movs	r3, #0
 800518a:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 800518c:	f7ff fede 	bl	8004f4c <LL_FLASH_GetUDN>
 8005190:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005198:	d10b      	bne.n	80051b2 <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 800519a:	f000 ffc7 	bl	800612c <HAL_GetUIDw0>
 800519e:	4604      	mov	r4, r0
 80051a0:	f000 ffce 	bl	8006140 <HAL_GetUIDw1>
 80051a4:	4603      	mov	r3, r0
 80051a6:	405c      	eors	r4, r3
 80051a8:	f000 ffd4 	bl	8006154 <HAL_GetUIDw2>
 80051ac:	4603      	mov	r3, r0
 80051ae:	4063      	eors	r3, r4
 80051b0:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 80051b2:	687b      	ldr	r3, [r7, #4]

}
 80051b4:	4618      	mov	r0, r3
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd90      	pop	{r4, r7, pc}

080051bc <TimestampNow>:

/* USER CODE END ExF */

/* Private functions ---------------------------------------------------------*/
static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b086      	sub	sp, #24
 80051c0:	af02      	add	r7, sp, #8
 80051c2:	6078      	str	r0, [r7, #4]
 80051c4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 80051c6:	f107 0308 	add.w	r3, r7, #8
 80051ca:	4618      	mov	r0, r3
 80051cc:	f01a fabc 	bl	801f748 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80051d6:	9200      	str	r2, [sp, #0]
 80051d8:	4a07      	ldr	r2, [pc, #28]	; (80051f8 <TimestampNow+0x3c>)
 80051da:	2110      	movs	r1, #16
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f000 f871 	bl	80052c4 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f7fa ffcc 	bl	8000180 <strlen>
 80051e8:	4603      	mov	r3, r0
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 80051f0:	bf00      	nop
 80051f2:	3710      	adds	r7, #16
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	08021c6c 	.word	0x08021c6c

080051fc <Gpio_PreInit>:

static void Gpio_PreInit(void)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b086      	sub	sp, #24
 8005200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Gpio_PreInit_1 */
  printf( "... ENDE ... Gpio_PreInit() ... \n" );
 8005202:	4824      	ldr	r0, [pc, #144]	; (8005294 <Gpio_PreInit+0x98>)
 8005204:	f01b fd34 	bl	8020c70 <puts>

  /* USER CODE END Gpio_PreInit_1 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005208:	1d3b      	adds	r3, r7, #4
 800520a:	2200      	movs	r2, #0
 800520c:	601a      	str	r2, [r3, #0]
 800520e:	605a      	str	r2, [r3, #4]
 8005210:	609a      	str	r2, [r3, #8]
 8005212:	60da      	str	r2, [r3, #12]
 8005214:	611a      	str	r2, [r3, #16]
  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  /* Configure all GPIO as analog to reduce current consumption on non used IOs */
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005216:	2001      	movs	r0, #1
 8005218:	f7ff fe6e 	bl	8004ef8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800521c:	2002      	movs	r0, #2
 800521e:	f7ff fe6b 	bl	8004ef8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005222:	2004      	movs	r0, #4
 8005224:	f7ff fe68 	bl	8004ef8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005228:	2080      	movs	r0, #128	; 0x80
 800522a:	f7ff fe65 	bl	8004ef8 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800522e:	2303      	movs	r3, #3
 8005230:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005232:	2300      	movs	r3, #0
 8005234:	60fb      	str	r3, [r7, #12]
  /* All GPIOs except debug pins (SWCLK and SWD) */
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 8005236:	f649 73ff 	movw	r3, #40959	; 0x9fff
 800523a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800523c:	1d3b      	adds	r3, r7, #4
 800523e:	4619      	mov	r1, r3
 8005240:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005244:	f002 fcac 	bl	8007ba0 <HAL_GPIO_Init>

  /* All GPIOs */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 8005248:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800524c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800524e:	1d3b      	adds	r3, r7, #4
 8005250:	4619      	mov	r1, r3
 8005252:	4811      	ldr	r0, [pc, #68]	; (8005298 <Gpio_PreInit+0x9c>)
 8005254:	f002 fca4 	bl	8007ba0 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005258:	1d3b      	adds	r3, r7, #4
 800525a:	4619      	mov	r1, r3
 800525c:	480f      	ldr	r0, [pc, #60]	; (800529c <Gpio_PreInit+0xa0>)
 800525e:	f002 fc9f 	bl	8007ba0 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005262:	1d3b      	adds	r3, r7, #4
 8005264:	4619      	mov	r1, r3
 8005266:	480e      	ldr	r0, [pc, #56]	; (80052a0 <Gpio_PreInit+0xa4>)
 8005268:	f002 fc9a 	bl	8007ba0 <HAL_GPIO_Init>

  /* Disable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_DISABLE();
 800526c:	2001      	movs	r0, #1
 800526e:	f7ff fe5b 	bl	8004f28 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOB_CLK_DISABLE();
 8005272:	2002      	movs	r0, #2
 8005274:	f7ff fe58 	bl	8004f28 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 8005278:	2004      	movs	r0, #4
 800527a:	f7ff fe55 	bl	8004f28 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 800527e:	2080      	movs	r0, #128	; 0x80
 8005280:	f7ff fe52 	bl	8004f28 <LL_AHB2_GRP1_DisableClock>
  /* USER CODE BEGIN Gpio_PreInit_2 */
  printf( "... ENDE ... Gpio_PreInit() ... \n" );
 8005284:	4803      	ldr	r0, [pc, #12]	; (8005294 <Gpio_PreInit+0x98>)
 8005286:	f01b fcf3 	bl	8020c70 <puts>

  /* USER CODE END Gpio_PreInit_2 */
}
 800528a:	bf00      	nop
 800528c:	3718      	adds	r7, #24
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	08021c78 	.word	0x08021c78
 8005298:	48000400 	.word	0x48000400
 800529c:	48000800 	.word	0x48000800
 80052a0:	48001c00 	.word	0x48001c00

080052a4 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 80052a8:	2101      	movs	r1, #1
 80052aa:	2002      	movs	r0, #2
 80052ac:	f01a f8dc 	bl	801f468 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 80052b0:	bf00      	nop
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 80052b8:	2100      	movs	r1, #0
 80052ba:	2002      	movs	r0, #2
 80052bc:	f01a f8d4 	bl	801f468 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 80052c0:	bf00      	nop
 80052c2:	bd80      	pop	{r7, pc}

080052c4 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 80052c4:	b40c      	push	{r2, r3}
 80052c6:	b580      	push	{r7, lr}
 80052c8:	b084      	sub	sp, #16
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
 80052ce:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80052d0:	f107 031c 	add.w	r3, r7, #28
 80052d4:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80052d6:	6839      	ldr	r1, [r7, #0]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	69ba      	ldr	r2, [r7, #24]
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f01a fba1 	bl	801fa24 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 80052e2:	bf00      	nop
 80052e4:	3710      	adds	r7, #16
 80052e6:	46bd      	mov	sp, r7
 80052e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80052ec:	b002      	add	sp, #8
 80052ee:	4770      	bx	lr

080052f0 <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b083      	sub	sp, #12
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	370c      	adds	r7, #12
 80052fe:	46bd      	mov	sp, r7
 8005300:	bc80      	pop	{r7}
 8005302:	4770      	bx	lr

08005304 <HAL_GetTick>:
  * @brief Provide a tick value in millisecond measured using RTC
  * @note This function overwrites the __weak one from HAL
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 8005308:	f000 faf2 	bl	80058f0 <TIMER_IF_GetTimerValue>
 800530c:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 800530e:	4618      	mov	r0, r3
 8005310:	bd80      	pop	{r7, pc}

08005312 <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8005312:	b580      	push	{r7, lr}
 8005314:	b082      	sub	sp, #8
 8005316:	af00      	add	r7, sp, #0
 8005318:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4618      	mov	r0, r3
 800531e:	f000 fb55 	bl	80059cc <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8005322:	bf00      	nop
 8005324:	3708      	adds	r7, #8
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}

0800532a <LL_AHB2_GRP1_EnableClock>:
{
 800532a:	b480      	push	{r7}
 800532c:	b085      	sub	sp, #20
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005332:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005336:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005338:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4313      	orrs	r3, r2
 8005340:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005342:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005346:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4013      	ands	r3, r2
 800534c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800534e:	68fb      	ldr	r3, [r7, #12]
}
 8005350:	bf00      	nop
 8005352:	3714      	adds	r7, #20
 8005354:	46bd      	mov	sp, r7
 8005356:	bc80      	pop	{r7}
 8005358:	4770      	bx	lr
	...

0800535c <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8005364:	4b06      	ldr	r3, [pc, #24]	; (8005380 <LL_EXTI_EnableIT_32_63+0x24>)
 8005366:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800536a:	4905      	ldr	r1, [pc, #20]	; (8005380 <LL_EXTI_EnableIT_32_63+0x24>)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4313      	orrs	r3, r2
 8005370:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005374:	bf00      	nop
 8005376:	370c      	adds	r7, #12
 8005378:	46bd      	mov	sp, r7
 800537a:	bc80      	pop	{r7}
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	58000800 	.word	0x58000800

08005384 <DBG_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void DBG_Init(void)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b086      	sub	sp, #24
 8005388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DBG_Init_1 */

  /* USER CODE END DBG_Init_1 */
#if defined (DEBUGGER_ON) && ( DEBUGGER_ON == 1 )
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 800538a:	1d3b      	adds	r3, r7, #4
 800538c:	2200      	movs	r2, #0
 800538e:	601a      	str	r2, [r3, #0]
 8005390:	605a      	str	r2, [r3, #4]
 8005392:	609a      	str	r2, [r3, #8]
 8005394:	60da      	str	r2, [r3, #12]
 8005396:	611a      	str	r2, [r3, #16]

  /* Enable the GPIO Clock */
  DGB_LINE1_CLK_ENABLE();
 8005398:	2002      	movs	r0, #2
 800539a:	f7ff ffc6 	bl	800532a <LL_AHB2_GRP1_EnableClock>
  DGB_LINE2_CLK_ENABLE();
 800539e:	2002      	movs	r0, #2
 80053a0:	f7ff ffc3 	bl	800532a <LL_AHB2_GRP1_EnableClock>
  DGB_LINE3_CLK_ENABLE();
 80053a4:	2002      	movs	r0, #2
 80053a6:	f7ff ffc0 	bl	800532a <LL_AHB2_GRP1_EnableClock>
  DGB_LINE4_CLK_ENABLE();
 80053aa:	2002      	movs	r0, #2
 80053ac:	f7ff ffbd 	bl	800532a <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 80053b0:	2301      	movs	r3, #1
 80053b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_PULLUP;
 80053b4:	2301      	movs	r3, #1
 80053b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 80053b8:	2303      	movs	r3, #3
 80053ba:	613b      	str	r3, [r7, #16]

  GPIO_InitStruct.Pin    = DGB_LINE1_PIN;
 80053bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80053c0:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE1_PORT, &GPIO_InitStruct);
 80053c2:	1d3b      	adds	r3, r7, #4
 80053c4:	4619      	mov	r1, r3
 80053c6:	4835      	ldr	r0, [pc, #212]	; (800549c <DBG_Init+0x118>)
 80053c8:	f002 fbea 	bl	8007ba0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = DGB_LINE2_PIN;
 80053cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80053d0:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE2_PORT, &GPIO_InitStruct);
 80053d2:	1d3b      	adds	r3, r7, #4
 80053d4:	4619      	mov	r1, r3
 80053d6:	4831      	ldr	r0, [pc, #196]	; (800549c <DBG_Init+0x118>)
 80053d8:	f002 fbe2 	bl	8007ba0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = DGB_LINE3_PIN;
 80053dc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80053e0:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE3_PORT, &GPIO_InitStruct);
 80053e2:	1d3b      	adds	r3, r7, #4
 80053e4:	4619      	mov	r1, r3
 80053e6:	482d      	ldr	r0, [pc, #180]	; (800549c <DBG_Init+0x118>)
 80053e8:	f002 fbda 	bl	8007ba0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = DGB_LINE4_PIN;
 80053ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053f0:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE4_PORT, &GPIO_InitStruct);
 80053f2:	1d3b      	adds	r3, r7, #4
 80053f4:	4619      	mov	r1, r3
 80053f6:	4829      	ldr	r0, [pc, #164]	; (800549c <DBG_Init+0x118>)
 80053f8:	f002 fbd2 	bl	8007ba0 <HAL_GPIO_Init>

  /* Reset debug Pins */
  HAL_GPIO_WritePin(DGB_LINE1_PORT, DGB_LINE1_PIN, GPIO_PIN_RESET);
 80053fc:	2200      	movs	r2, #0
 80053fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005402:	4826      	ldr	r0, [pc, #152]	; (800549c <DBG_Init+0x118>)
 8005404:	f002 fdfa 	bl	8007ffc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DGB_LINE2_PORT, DGB_LINE2_PIN, GPIO_PIN_RESET);
 8005408:	2200      	movs	r2, #0
 800540a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800540e:	4823      	ldr	r0, [pc, #140]	; (800549c <DBG_Init+0x118>)
 8005410:	f002 fdf4 	bl	8007ffc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DGB_LINE3_PORT, DGB_LINE3_PIN, GPIO_PIN_RESET);
 8005414:	2200      	movs	r2, #0
 8005416:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800541a:	4820      	ldr	r0, [pc, #128]	; (800549c <DBG_Init+0x118>)
 800541c:	f002 fdee 	bl	8007ffc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DGB_LINE4_PORT, DGB_LINE4_PIN, GPIO_PIN_RESET);
 8005420:	2200      	movs	r2, #0
 8005422:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005426:	481d      	ldr	r0, [pc, #116]	; (800549c <DBG_Init+0x118>)
 8005428:	f002 fde8 	bl	8007ffc <HAL_GPIO_WritePin>

  /*spi dbg*/
  GPIO_InitStruct.Mode   = GPIO_MODE_AF_PP;
 800542c:	2302      	movs	r3, #2
 800542e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8005430:	2300      	movs	r3, #0
 8005432:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7);
 8005434:	23f0      	movs	r3, #240	; 0xf0
 8005436:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate  = GPIO_AF13_DEBUG_SUBGHZSPI;
 8005438:	230d      	movs	r3, #13
 800543a:	617b      	str	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800543c:	2001      	movs	r0, #1
 800543e:	f7ff ff74 	bl	800532a <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005442:	1d3b      	adds	r3, r7, #4
 8005444:	4619      	mov	r1, r3
 8005446:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800544a:	f002 fba9 	bl	8007ba0 <HAL_GPIO_Init>

  /* Busy */
  GPIO_InitStruct.Mode   = GPIO_MODE_AF_PP;
 800544e:	2302      	movs	r3, #2
 8005450:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8005452:	2300      	movs	r3, #0
 8005454:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_12);
 8005456:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800545a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate  = GPIO_AF6_RF_BUSY;
 800545c:	2306      	movs	r3, #6
 800545e:	617b      	str	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 8005460:	2001      	movs	r0, #1
 8005462:	f7ff ff62 	bl	800532a <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005466:	1d3b      	adds	r3, r7, #4
 8005468:	4619      	mov	r1, r3
 800546a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800546e:	f002 fb97 	bl	8007ba0 <HAL_GPIO_Init>

  /******** MCO OUT Config on PA8 *****/
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_16);
 8005472:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005476:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800547a:	2000      	movs	r0, #0
 800547c:	f005 fed2 	bl	800b224 <HAL_RCC_MCOConfig>

  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
 8005480:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005484:	f7ff ff6a 	bl	800535c <LL_EXTI_EnableIT_32_63>

  /* lowpower DBGmode: just needed for CORE_CM4 */
  HAL_DBGMCU_EnableDBGSleepMode();
 8005488:	f000 fe6e 	bl	8006168 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 800548c:	f000 fe72 	bl	8006174 <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 8005490:	f000 fe76 	bl	8006180 <HAL_DBGMCU_EnableDBGStandbyMode>
#error "DEBUGGER_ON not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */
  /* USER CODE BEGIN DBG_Init_Last */

  /* USER CODE END DBG_Init_Last */
}
 8005494:	bf00      	nop
 8005496:	3718      	adds	r7, #24
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	48000400 	.word	0x48000400

080054a0 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void EnvSensors_Read(sensor_t *sensor_data)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b087      	sub	sp, #28
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read_1 */

  /* USER CODE END EnvSensors_Read_1 */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 80054a8:	4b0c      	ldr	r3, [pc, #48]	; (80054dc <EnvSensors_Read+0x3c>)
 80054aa:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 80054ac:	4b0c      	ldr	r3, [pc, #48]	; (80054e0 <EnvSensors_Read+0x40>)
 80054ae:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 80054b0:	4b0c      	ldr	r3, [pc, #48]	; (80054e4 <EnvSensors_Read+0x44>)
 80054b2:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	697a      	ldr	r2, [r7, #20]
 80054b8:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	693a      	ldr	r2, [r7, #16]
 80054be:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	68fa      	ldr	r2, [r7, #12]
 80054c4:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a07      	ldr	r2, [pc, #28]	; (80054e8 <EnvSensors_Read+0x48>)
 80054ca:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a07      	ldr	r2, [pc, #28]	; (80054ec <EnvSensors_Read+0x4c>)
 80054d0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN EnvSensors_Read_Last */

  /* USER CODE END EnvSensors_Read_Last */
}
 80054d2:	bf00      	nop
 80054d4:	371c      	adds	r7, #28
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bc80      	pop	{r7}
 80054da:	4770      	bx	lr
 80054dc:	42480000 	.word	0x42480000
 80054e0:	41900000 	.word	0x41900000
 80054e4:	447a0000 	.word	0x447a0000
 80054e8:	003e090d 	.word	0x003e090d
 80054ec:	000503ab 	.word	0x000503ab

080054f0 <EnvSensors_Init>:

void  EnvSensors_Init(void)
{
 80054f0:	b480      	push	{r7}
 80054f2:	af00      	add	r7, sp, #0
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  /* USER CODE BEGIN EnvSensors_Init_Last */

  /* USER CODE END EnvSensors_Init_Last */
}
 80054f4:	bf00      	nop
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bc80      	pop	{r7}
 80054fa:	4770      	bx	lr

080054fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80054fc:	b480      	push	{r7}
 80054fe:	af00      	add	r7, sp, #0
	return 1;
 8005500:	2301      	movs	r3, #1
}
 8005502:	4618      	mov	r0, r3
 8005504:	46bd      	mov	sp, r7
 8005506:	bc80      	pop	{r7}
 8005508:	4770      	bx	lr

0800550a <_kill>:

int _kill(int pid, int sig)
{
 800550a:	b580      	push	{r7, lr}
 800550c:	b082      	sub	sp, #8
 800550e:	af00      	add	r7, sp, #0
 8005510:	6078      	str	r0, [r7, #4]
 8005512:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005514:	f01b faf4 	bl	8020b00 <__errno>
 8005518:	4603      	mov	r3, r0
 800551a:	2216      	movs	r2, #22
 800551c:	601a      	str	r2, [r3, #0]
	return -1;
 800551e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005522:	4618      	mov	r0, r3
 8005524:	3708      	adds	r7, #8
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}

0800552a <_exit>:

void _exit (int status)
{
 800552a:	b580      	push	{r7, lr}
 800552c:	b082      	sub	sp, #8
 800552e:	af00      	add	r7, sp, #0
 8005530:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005532:	f04f 31ff 	mov.w	r1, #4294967295
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f7ff ffe7 	bl	800550a <_kill>
	while (1) {}		/* Make sure we hang here */
 800553c:	e7fe      	b.n	800553c <_exit+0x12>

0800553e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800553e:	b580      	push	{r7, lr}
 8005540:	b086      	sub	sp, #24
 8005542:	af00      	add	r7, sp, #0
 8005544:	60f8      	str	r0, [r7, #12]
 8005546:	60b9      	str	r1, [r7, #8]
 8005548:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800554a:	2300      	movs	r3, #0
 800554c:	617b      	str	r3, [r7, #20]
 800554e:	e00a      	b.n	8005566 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005550:	f3af 8000 	nop.w
 8005554:	4601      	mov	r1, r0
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	1c5a      	adds	r2, r3, #1
 800555a:	60ba      	str	r2, [r7, #8]
 800555c:	b2ca      	uxtb	r2, r1
 800555e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	3301      	adds	r3, #1
 8005564:	617b      	str	r3, [r7, #20]
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	429a      	cmp	r2, r3
 800556c:	dbf0      	blt.n	8005550 <_read+0x12>
	}

return len;
 800556e:	687b      	ldr	r3, [r7, #4]
}
 8005570:	4618      	mov	r0, r3
 8005572:	3718      	adds	r7, #24
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}

08005578 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b086      	sub	sp, #24
 800557c:	af00      	add	r7, sp, #0
 800557e:	60f8      	str	r0, [r7, #12]
 8005580:	60b9      	str	r1, [r7, #8]
 8005582:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005584:	2300      	movs	r3, #0
 8005586:	617b      	str	r3, [r7, #20]
 8005588:	e009      	b.n	800559e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	1c5a      	adds	r2, r3, #1
 800558e:	60ba      	str	r2, [r7, #8]
 8005590:	781b      	ldrb	r3, [r3, #0]
 8005592:	4618      	mov	r0, r3
 8005594:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	3301      	adds	r3, #1
 800559c:	617b      	str	r3, [r7, #20]
 800559e:	697a      	ldr	r2, [r7, #20]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	dbf1      	blt.n	800558a <_write+0x12>
	}
	return len;
 80055a6:	687b      	ldr	r3, [r7, #4]
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3718      	adds	r7, #24
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <_close>:

int _close(int file)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b083      	sub	sp, #12
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
	return -1;
 80055b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80055bc:	4618      	mov	r0, r3
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bc80      	pop	{r7}
 80055c4:	4770      	bx	lr

080055c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b083      	sub	sp, #12
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
 80055ce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80055d6:	605a      	str	r2, [r3, #4]
	return 0;
 80055d8:	2300      	movs	r3, #0
}
 80055da:	4618      	mov	r0, r3
 80055dc:	370c      	adds	r7, #12
 80055de:	46bd      	mov	sp, r7
 80055e0:	bc80      	pop	{r7}
 80055e2:	4770      	bx	lr

080055e4 <_isatty>:

int _isatty(int file)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b083      	sub	sp, #12
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
	return 1;
 80055ec:	2301      	movs	r3, #1
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	370c      	adds	r7, #12
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bc80      	pop	{r7}
 80055f6:	4770      	bx	lr

080055f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80055f8:	b480      	push	{r7}
 80055fa:	b085      	sub	sp, #20
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	60f8      	str	r0, [r7, #12]
 8005600:	60b9      	str	r1, [r7, #8]
 8005602:	607a      	str	r2, [r7, #4]
	return 0;
 8005604:	2300      	movs	r3, #0
}
 8005606:	4618      	mov	r0, r3
 8005608:	3714      	adds	r7, #20
 800560a:	46bd      	mov	sp, r7
 800560c:	bc80      	pop	{r7}
 800560e:	4770      	bx	lr

08005610 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b086      	sub	sp, #24
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005618:	4a14      	ldr	r2, [pc, #80]	; (800566c <_sbrk+0x5c>)
 800561a:	4b15      	ldr	r3, [pc, #84]	; (8005670 <_sbrk+0x60>)
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005624:	4b13      	ldr	r3, [pc, #76]	; (8005674 <_sbrk+0x64>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d102      	bne.n	8005632 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800562c:	4b11      	ldr	r3, [pc, #68]	; (8005674 <_sbrk+0x64>)
 800562e:	4a12      	ldr	r2, [pc, #72]	; (8005678 <_sbrk+0x68>)
 8005630:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005632:	4b10      	ldr	r3, [pc, #64]	; (8005674 <_sbrk+0x64>)
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	4413      	add	r3, r2
 800563a:	693a      	ldr	r2, [r7, #16]
 800563c:	429a      	cmp	r2, r3
 800563e:	d207      	bcs.n	8005650 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005640:	f01b fa5e 	bl	8020b00 <__errno>
 8005644:	4603      	mov	r3, r0
 8005646:	220c      	movs	r2, #12
 8005648:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800564a:	f04f 33ff 	mov.w	r3, #4294967295
 800564e:	e009      	b.n	8005664 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005650:	4b08      	ldr	r3, [pc, #32]	; (8005674 <_sbrk+0x64>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005656:	4b07      	ldr	r3, [pc, #28]	; (8005674 <_sbrk+0x64>)
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4413      	add	r3, r2
 800565e:	4a05      	ldr	r2, [pc, #20]	; (8005674 <_sbrk+0x64>)
 8005660:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005662:	68fb      	ldr	r3, [r7, #12]
}
 8005664:	4618      	mov	r0, r3
 8005666:	3718      	adds	r7, #24
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}
 800566c:	20008000 	.word	0x20008000
 8005670:	00000800 	.word	0x00000800
 8005674:	200006c8 	.word	0x200006c8
 8005678:	20001e88 	.word	0x20001e88

0800567c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800567c:	b480      	push	{r7}
 800567e:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8005680:	bf00      	nop
 8005682:	46bd      	mov	sp, r7
 8005684:	bc80      	pop	{r7}
 8005686:	4770      	bx	lr

08005688 <LL_APB2_GRP1_EnableClock>:
{
 8005688:	b480      	push	{r7}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8005690:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005694:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005696:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4313      	orrs	r3, r2
 800569e:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80056a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056a4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4013      	ands	r3, r2
 80056aa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80056ac:	68fb      	ldr	r3, [r7, #12]
}
 80056ae:	bf00      	nop
 80056b0:	3714      	adds	r7, #20
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bc80      	pop	{r7}
 80056b6:	4770      	bx	lr

080056b8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b088      	sub	sp, #32
 80056bc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80056be:	f107 0310 	add.w	r3, r7, #16
 80056c2:	2200      	movs	r2, #0
 80056c4:	601a      	str	r2, [r3, #0]
 80056c6:	605a      	str	r2, [r3, #4]
 80056c8:	609a      	str	r2, [r3, #8]
 80056ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056cc:	1d3b      	adds	r3, r7, #4
 80056ce:	2200      	movs	r2, #0
 80056d0:	601a      	str	r2, [r3, #0]
 80056d2:	605a      	str	r2, [r3, #4]
 80056d4:	609a      	str	r2, [r3, #8]

  htim1.Instance = TIM1;
 80056d6:	4b20      	ldr	r3, [pc, #128]	; (8005758 <MX_TIM1_Init+0xa0>)
 80056d8:	4a20      	ldr	r2, [pc, #128]	; (800575c <MX_TIM1_Init+0xa4>)
 80056da:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80056dc:	4b1e      	ldr	r3, [pc, #120]	; (8005758 <MX_TIM1_Init+0xa0>)
 80056de:	2200      	movs	r2, #0
 80056e0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056e2:	4b1d      	ldr	r3, [pc, #116]	; (8005758 <MX_TIM1_Init+0xa0>)
 80056e4:	2200      	movs	r2, #0
 80056e6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80056e8:	4b1b      	ldr	r3, [pc, #108]	; (8005758 <MX_TIM1_Init+0xa0>)
 80056ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056ee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80056f0:	4b19      	ldr	r3, [pc, #100]	; (8005758 <MX_TIM1_Init+0xa0>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80056f6:	4b18      	ldr	r3, [pc, #96]	; (8005758 <MX_TIM1_Init+0xa0>)
 80056f8:	2200      	movs	r2, #0
 80056fa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80056fc:	4b16      	ldr	r3, [pc, #88]	; (8005758 <MX_TIM1_Init+0xa0>)
 80056fe:	2200      	movs	r2, #0
 8005700:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005702:	4815      	ldr	r0, [pc, #84]	; (8005758 <MX_TIM1_Init+0xa0>)
 8005704:	f007 f966 	bl	800c9d4 <HAL_TIM_Base_Init>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d001      	beq.n	8005712 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800570e:	f7ff f9f3 	bl	8004af8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005712:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005716:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005718:	f107 0310 	add.w	r3, r7, #16
 800571c:	4619      	mov	r1, r3
 800571e:	480e      	ldr	r0, [pc, #56]	; (8005758 <MX_TIM1_Init+0xa0>)
 8005720:	f007 f9af 	bl	800ca82 <HAL_TIM_ConfigClockSource>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d001      	beq.n	800572e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800572a:	f7ff f9e5 	bl	8004af8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800572e:	2300      	movs	r3, #0
 8005730:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005732:	2300      	movs	r3, #0
 8005734:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005736:	2300      	movs	r3, #0
 8005738:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800573a:	1d3b      	adds	r3, r7, #4
 800573c:	4619      	mov	r1, r3
 800573e:	4806      	ldr	r0, [pc, #24]	; (8005758 <MX_TIM1_Init+0xa0>)
 8005740:	f007 fb60 	bl	800ce04 <HAL_TIMEx_MasterConfigSynchronization>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d001      	beq.n	800574e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800574a:	f7ff f9d5 	bl	8004af8 <Error_Handler>
  }

}
 800574e:	bf00      	nop
 8005750:	3720      	adds	r7, #32
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
 8005756:	bf00      	nop
 8005758:	20001c98 	.word	0x20001c98
 800575c:	40012c00 	.word	0x40012c00

08005760 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b082      	sub	sp, #8
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a05      	ldr	r2, [pc, #20]	; (8005784 <HAL_TIM_Base_MspInit+0x24>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d103      	bne.n	800577a <HAL_TIM_Base_MspInit+0x1a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005772:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005776:	f7ff ff87 	bl	8005688 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800577a:	bf00      	nop
 800577c:	3708      	adds	r7, #8
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	40012c00 	.word	0x40012c00

08005788 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689b      	ldr	r3, [r3, #8]
}
 8005794:	4618      	mov	r0, r3
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	bc80      	pop	{r7}
 800579c:	4770      	bx	lr
	...

080057a0 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b082      	sub	sp, #8
 80057a4:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80057a6:	2300      	movs	r3, #0
 80057a8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init_1 */

  /* USER CODE END TIMER_IF_Init_1 */
  if (RTC_Initialized == false)
 80057aa:	4b14      	ldr	r3, [pc, #80]	; (80057fc <TIMER_IF_Init+0x5c>)
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	f083 0301 	eor.w	r3, r3, #1
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d01b      	beq.n	80057f0 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80057b8:	4b11      	ldr	r3, [pc, #68]	; (8005800 <TIMER_IF_Init+0x60>)
 80057ba:	f04f 32ff 	mov.w	r2, #4294967295
 80057be:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 80057c0:	f7ff f9ec 	bl	8004b9c <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 80057c4:	f000 f856 	bl	8005874 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by MX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80057c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80057cc:	480c      	ldr	r0, [pc, #48]	; (8005800 <TIMER_IF_Init+0x60>)
 80057ce:	f006 fa61 	bl	800bc94 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80057d2:	4b0b      	ldr	r3, [pc, #44]	; (8005800 <TIMER_IF_Init+0x60>)
 80057d4:	f04f 32ff 	mov.w	r2, #4294967295
 80057d8:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 80057da:	4809      	ldr	r0, [pc, #36]	; (8005800 <TIMER_IF_Init+0x60>)
 80057dc:	f006 fb92 	bl	800bf04 <HAL_RTCEx_EnableBypassShadow>
    /*Initialise MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 80057e0:	2000      	movs	r0, #0
 80057e2:	f000 f9a7 	bl	8005b34 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 80057e6:	f000 f85f 	bl	80058a8 <TIMER_IF_SetTimerContext>

    RTC_Initialized = true;
 80057ea:	4b04      	ldr	r3, [pc, #16]	; (80057fc <TIMER_IF_Init+0x5c>)
 80057ec:	2201      	movs	r2, #1
 80057ee:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 80057f0:	79fb      	ldrb	r3, [r7, #7]
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	3708      	adds	r7, #8
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}
 80057fa:	bf00      	nop
 80057fc:	200006cc 	.word	0x200006cc
 8005800:	20001c54 	.word	0x20001c54

08005804 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b08e      	sub	sp, #56	; 0x38
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800580c:	2300      	movs	r3, #0
 800580e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8005812:	f107 0308 	add.w	r3, r7, #8
 8005816:	222c      	movs	r2, #44	; 0x2c
 8005818:	2100      	movs	r1, #0
 800581a:	4618      	mov	r0, r3
 800581c:	f01b f99a 	bl	8020b54 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8005820:	f000 f828 	bl	8005874 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8005824:	4b11      	ldr	r3, [pc, #68]	; (800586c <TIMER_IF_StartTimer+0x68>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	4413      	add	r3, r2
 800582c:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 800582e:	2300      	movs	r3, #0
 8005830:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	43db      	mvns	r3, r3
 8005836:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8005838:	2300      	movs	r3, #0
 800583a:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 800583c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8005840:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8005842:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005846:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8005848:	f107 0308 	add.w	r3, r7, #8
 800584c:	2201      	movs	r2, #1
 800584e:	4619      	mov	r1, r3
 8005850:	4807      	ldr	r0, [pc, #28]	; (8005870 <TIMER_IF_StartTimer+0x6c>)
 8005852:	f006 f921 	bl	800ba98 <HAL_RTC_SetAlarm_IT>
 8005856:	4603      	mov	r3, r0
 8005858:	2b00      	cmp	r3, #0
 800585a:	d001      	beq.n	8005860 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 800585c:	f7ff f94c 	bl	8004af8 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8005860:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8005864:	4618      	mov	r0, r3
 8005866:	3738      	adds	r7, #56	; 0x38
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}
 800586c:	200006d0 	.word	0x200006d0
 8005870:	20001c54 	.word	0x20001c54

08005874 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b082      	sub	sp, #8
 8005878:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800587a:	2300      	movs	r3, #0
 800587c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 800587e:	4b08      	ldr	r3, [pc, #32]	; (80058a0 <TIMER_IF_StopTimer+0x2c>)
 8005880:	2201      	movs	r2, #1
 8005882:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8005884:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005888:	4806      	ldr	r0, [pc, #24]	; (80058a4 <TIMER_IF_StopTimer+0x30>)
 800588a:	f006 fa03 	bl	800bc94 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800588e:	4b05      	ldr	r3, [pc, #20]	; (80058a4 <TIMER_IF_StopTimer+0x30>)
 8005890:	f04f 32ff 	mov.w	r2, #4294967295
 8005894:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8005896:	79fb      	ldrb	r3, [r7, #7]
}
 8005898:	4618      	mov	r0, r3
 800589a:	3708      	adds	r7, #8
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}
 80058a0:	40002800 	.word	0x40002800
 80058a4:	20001c54 	.word	0x20001c54

080058a8 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 80058ac:	f000 f962 	bl	8005b74 <GetTimerTicks>
 80058b0:	4603      	mov	r3, r0
 80058b2:	4a03      	ldr	r2, [pc, #12]	; (80058c0 <TIMER_IF_SetTimerContext+0x18>)
 80058b4:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80058b6:	4b02      	ldr	r3, [pc, #8]	; (80058c0 <TIMER_IF_SetTimerContext+0x18>)
 80058b8:	681b      	ldr	r3, [r3, #0]
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	200006d0 	.word	0x200006d0

080058c4 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 80058c4:	b480      	push	{r7}
 80058c6:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80058c8:	4b02      	ldr	r3, [pc, #8]	; (80058d4 <TIMER_IF_GetTimerContext+0x10>)
 80058ca:	681b      	ldr	r3, [r3, #0]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bc80      	pop	{r7}
 80058d2:	4770      	bx	lr
 80058d4:	200006d0 	.word	0x200006d0

080058d8 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 80058dc:	f000 f94a 	bl	8005b74 <GetTimerTicks>
 80058e0:	4602      	mov	r2, r0
 80058e2:	4b02      	ldr	r3, [pc, #8]	; (80058ec <TIMER_IF_GetTimerElapsedTime+0x14>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	1ad3      	subs	r3, r2, r3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	bd80      	pop	{r7, pc}
 80058ec:	200006d0 	.word	0x200006d0

080058f0 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 80058f4:	4b05      	ldr	r3, [pc, #20]	; (800590c <TIMER_IF_GetTimerValue+0x1c>)
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d003      	beq.n	8005904 <TIMER_IF_GetTimerValue+0x14>
  {
    return GetTimerTicks();
 80058fc:	f000 f93a 	bl	8005b74 <GetTimerTicks>
 8005900:	4603      	mov	r3, r0
 8005902:	e000      	b.n	8005906 <TIMER_IF_GetTimerValue+0x16>
  }
  else
  {
    return 0;
 8005904:	2300      	movs	r3, #0
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
}
 8005906:	4618      	mov	r0, r3
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	200006cc 	.word	0x200006cc

08005910 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8005910:	b480      	push	{r7}
 8005912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return (MIN_ALARM_DELAY);
 8005914:	2303      	movs	r3, #3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8005916:	4618      	mov	r0, r3
 8005918:	46bd      	mov	sp, r7
 800591a:	bc80      	pop	{r7}
 800591c:	4770      	bx	lr

0800591e <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 800591e:	b5b0      	push	{r4, r5, r7, lr}
 8005920:	b082      	sub	sp, #8
 8005922:	af00      	add	r7, sp, #0
 8005924:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	461a      	mov	r2, r3
 800592a:	f04f 0300 	mov.w	r3, #0
 800592e:	0d95      	lsrs	r5, r2, #22
 8005930:	0294      	lsls	r4, r2, #10
 8005932:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005936:	f04f 0300 	mov.w	r3, #0
 800593a:	4620      	mov	r0, r4
 800593c:	4629      	mov	r1, r5
 800593e:	f7fb f961 	bl	8000c04 <__aeabi_uldivmod>
 8005942:	4602      	mov	r2, r0
 8005944:	460b      	mov	r3, r1
 8005946:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8005948:	4618      	mov	r0, r3
 800594a:	3708      	adds	r7, #8
 800594c:	46bd      	mov	sp, r7
 800594e:	bdb0      	pop	{r4, r5, r7, pc}

08005950 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8005950:	b4b0      	push	{r4, r5, r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4618      	mov	r0, r3
 800595c:	f04f 0100 	mov.w	r1, #0
 8005960:	4602      	mov	r2, r0
 8005962:	460b      	mov	r3, r1
 8005964:	f04f 0400 	mov.w	r4, #0
 8005968:	f04f 0500 	mov.w	r5, #0
 800596c:	015d      	lsls	r5, r3, #5
 800596e:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8005972:	0154      	lsls	r4, r2, #5
 8005974:	4622      	mov	r2, r4
 8005976:	462b      	mov	r3, r5
 8005978:	1a12      	subs	r2, r2, r0
 800597a:	eb63 0301 	sbc.w	r3, r3, r1
 800597e:	f04f 0400 	mov.w	r4, #0
 8005982:	f04f 0500 	mov.w	r5, #0
 8005986:	009d      	lsls	r5, r3, #2
 8005988:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 800598c:	0094      	lsls	r4, r2, #2
 800598e:	4622      	mov	r2, r4
 8005990:	462b      	mov	r3, r5
 8005992:	1812      	adds	r2, r2, r0
 8005994:	eb41 0303 	adc.w	r3, r1, r3
 8005998:	f04f 0000 	mov.w	r0, #0
 800599c:	f04f 0100 	mov.w	r1, #0
 80059a0:	00d9      	lsls	r1, r3, #3
 80059a2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80059a6:	00d0      	lsls	r0, r2, #3
 80059a8:	4602      	mov	r2, r0
 80059aa:	460b      	mov	r3, r1
 80059ac:	4610      	mov	r0, r2
 80059ae:	4619      	mov	r1, r3
 80059b0:	f04f 0200 	mov.w	r2, #0
 80059b4:	f04f 0300 	mov.w	r3, #0
 80059b8:	0a82      	lsrs	r2, r0, #10
 80059ba:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80059be:	0a8b      	lsrs	r3, r1, #10
 80059c0:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	370c      	adds	r7, #12
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bcb0      	pop	{r4, r5, r7}
 80059ca:	4770      	bx	lr

080059cc <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f7ff ffa2 	bl	800591e <TIMER_IF_Convert_ms2Tick>
 80059da:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 80059dc:	f000 f8ca 	bl	8005b74 <GetTimerTicks>
 80059e0:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 80059e2:	e000      	b.n	80059e6 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 80059e4:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 80059e6:	f000 f8c5 	bl	8005b74 <GetTimerTicks>
 80059ea:	4602      	mov	r2, r0
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	1ad3      	subs	r3, r2, r3
 80059f0:	68fa      	ldr	r2, [r7, #12]
 80059f2:	429a      	cmp	r2, r3
 80059f4:	d8f6      	bhi.n	80059e4 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 80059f6:	bf00      	nop
 80059f8:	bf00      	nop
 80059fa:	3710      	adds	r7, #16
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b082      	sub	sp, #8
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_Handler();
 8005a08:	f01a fc26 	bl	8020258 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8005a0c:	bf00      	nop
 8005a0e:	3708      	adds	r7, #8
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8005a1c:	f000 f89a 	bl	8005b54 <TIMER_IF_BkUp_Read_MSBticks>
 8005a20:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	3301      	adds	r3, #1
 8005a26:	4618      	mov	r0, r3
 8005a28:	f000 f884 	bl	8005b34 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8005a2c:	bf00      	nop
 8005a2e:	3710      	adds	r7, #16
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8005a34:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005a38:	b088      	sub	sp, #32
 8005a3a:	af00      	add	r7, sp, #0
 8005a3c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8005a3e:	f000 f899 	bl	8005b74 <GetTimerTicks>
 8005a42:	61f8      	str	r0, [r7, #28]
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8005a44:	f000 f886 	bl	8005b54 <TIMER_IF_BkUp_Read_MSBticks>
 8005a48:	61b8      	str	r0, [r7, #24]

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f04f 0100 	mov.w	r1, #0
 8005a52:	f04f 0200 	mov.w	r2, #0
 8005a56:	f04f 0300 	mov.w	r3, #0
 8005a5a:	0003      	movs	r3, r0
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	69f9      	ldr	r1, [r7, #28]
 8005a60:	4608      	mov	r0, r1
 8005a62:	f04f 0100 	mov.w	r1, #0
 8005a66:	eb12 0800 	adds.w	r8, r2, r0
 8005a6a:	eb43 0901 	adc.w	r9, r3, r1
 8005a6e:	e9c7 8904 	strd	r8, r9, [r7, #16]

  uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8005a72:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005a76:	f04f 0200 	mov.w	r2, #0
 8005a7a:	f04f 0300 	mov.w	r3, #0
 8005a7e:	0a82      	lsrs	r2, r0, #10
 8005a80:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8005a84:	0a8b      	lsrs	r3, r1, #10
 8005a86:	4613      	mov	r3, r2
 8005a88:	60fb      	str	r3, [r7, #12]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	f04f 0300 	mov.w	r3, #0
 8005a92:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8005a96:	f04f 0100 	mov.w	r1, #0
 8005a9a:	ea02 0400 	and.w	r4, r2, r0
 8005a9e:	ea03 0501 	and.w	r5, r3, r1
 8005aa2:	e9c7 4504 	strd	r4, r5, [r7, #16]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	f7ff ff51 	bl	8005950 <TIMER_IF_Convert_Tick2ms>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	b29a      	uxth	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	801a      	strh	r2, [r3, #0]

  return seconds;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3720      	adds	r7, #32
 8005abc:	46bd      	mov	sp, r7
 8005abe:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08005ac4 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b082      	sub	sp, #8
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	2100      	movs	r1, #0
 8005ad0:	4803      	ldr	r0, [pc, #12]	; (8005ae0 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8005ad2:	f006 faa9 	bl	800c028 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8005ad6:	bf00      	nop
 8005ad8:	3708      	adds	r7, #8
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	20001c54 	.word	0x20001c54

08005ae4 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b082      	sub	sp, #8
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8005aec:	687a      	ldr	r2, [r7, #4]
 8005aee:	2101      	movs	r1, #1
 8005af0:	4803      	ldr	r0, [pc, #12]	; (8005b00 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8005af2:	f006 fa99 	bl	800c028 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8005af6:	bf00      	nop
 8005af8:	3708      	adds	r7, #8
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	bf00      	nop
 8005b00:	20001c54 	.word	0x20001c54

08005b04 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8005b08:	2100      	movs	r1, #0
 8005b0a:	4803      	ldr	r0, [pc, #12]	; (8005b18 <TIMER_IF_BkUp_Read_Seconds+0x14>)
 8005b0c:	f006 faa4 	bl	800c058 <HAL_RTCEx_BKUPRead>
 8005b10:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	20001c54 	.word	0x20001c54

08005b1c <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8005b20:	2101      	movs	r1, #1
 8005b22:	4803      	ldr	r0, [pc, #12]	; (8005b30 <TIMER_IF_BkUp_Read_SubSeconds+0x14>)
 8005b24:	f006 fa98 	bl	800c058 <HAL_RTCEx_BKUPRead>
 8005b28:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	bf00      	nop
 8005b30:	20001c54 	.word	0x20001c54

08005b34 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	2102      	movs	r1, #2
 8005b40:	4803      	ldr	r0, [pc, #12]	; (8005b50 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8005b42:	f006 fa71 	bl	800c028 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8005b46:	bf00      	nop
 8005b48:	3708      	adds	r7, #8
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop
 8005b50:	20001c54 	.word	0x20001c54

08005b54 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b082      	sub	sp, #8
 8005b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8005b5a:	2102      	movs	r1, #2
 8005b5c:	4804      	ldr	r0, [pc, #16]	; (8005b70 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8005b5e:	f006 fa7b 	bl	800c058 <HAL_RTCEx_BKUPRead>
 8005b62:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8005b64:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3708      	adds	r7, #8
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	20001c54 	.word	0x20001c54

08005b74 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 8005b78:	4803      	ldr	r0, [pc, #12]	; (8005b88 <GetTimerTicks+0x14>)
 8005b7a:	f7ff fe05 	bl	8005788 <LL_RTC_TIME_GetSubSecond>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	bd80      	pop	{r7, pc}
 8005b86:	bf00      	nop
 8005b88:	40002800 	.word	0x40002800

08005b8c <LL_AHB2_GRP1_EnableClock>:
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b085      	sub	sp, #20
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005b94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b98:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b9a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005ba4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ba8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4013      	ands	r3, r2
 8005bae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
}
 8005bb2:	bf00      	nop
 8005bb4:	3714      	adds	r7, #20
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bc80      	pop	{r7}
 8005bba:	4770      	bx	lr

08005bbc <LL_APB1_GRP1_EnableClock>:
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b085      	sub	sp, #20
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8005bc4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bc8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005bca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8005bd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bd8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4013      	ands	r3, r2
 8005bde:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005be0:	68fb      	ldr	r3, [r7, #12]
}
 8005be2:	bf00      	nop
 8005be4:	3714      	adds	r7, #20
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bc80      	pop	{r7}
 8005bea:	4770      	bx	lr

08005bec <LL_APB1_GRP1_DisableClock>:
{
 8005bec:	b480      	push	{r7}
 8005bee:	b083      	sub	sp, #12
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8005bf4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bf8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	43db      	mvns	r3, r3
 8005bfe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c02:	4013      	ands	r3, r2
 8005c04:	658b      	str	r3, [r1, #88]	; 0x58
}
 8005c06:	bf00      	nop
 8005c08:	370c      	adds	r7, #12
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bc80      	pop	{r7}
 8005c0e:	4770      	bx	lr

08005c10 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8005c14:	4b22      	ldr	r3, [pc, #136]	; (8005ca0 <MX_USART2_UART_Init+0x90>)
 8005c16:	4a23      	ldr	r2, [pc, #140]	; (8005ca4 <MX_USART2_UART_Init+0x94>)
 8005c18:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = USART_BAUDRATE;
 8005c1a:	4b21      	ldr	r3, [pc, #132]	; (8005ca0 <MX_USART2_UART_Init+0x90>)
 8005c1c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005c20:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005c22:	4b1f      	ldr	r3, [pc, #124]	; (8005ca0 <MX_USART2_UART_Init+0x90>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005c28:	4b1d      	ldr	r3, [pc, #116]	; (8005ca0 <MX_USART2_UART_Init+0x90>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005c2e:	4b1c      	ldr	r3, [pc, #112]	; (8005ca0 <MX_USART2_UART_Init+0x90>)
 8005c30:	2200      	movs	r2, #0
 8005c32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005c34:	4b1a      	ldr	r3, [pc, #104]	; (8005ca0 <MX_USART2_UART_Init+0x90>)
 8005c36:	220c      	movs	r2, #12
 8005c38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005c3a:	4b19      	ldr	r3, [pc, #100]	; (8005ca0 <MX_USART2_UART_Init+0x90>)
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005c40:	4b17      	ldr	r3, [pc, #92]	; (8005ca0 <MX_USART2_UART_Init+0x90>)
 8005c42:	2200      	movs	r2, #0
 8005c44:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005c46:	4b16      	ldr	r3, [pc, #88]	; (8005ca0 <MX_USART2_UART_Init+0x90>)
 8005c48:	2200      	movs	r2, #0
 8005c4a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005c4c:	4b14      	ldr	r3, [pc, #80]	; (8005ca0 <MX_USART2_UART_Init+0x90>)
 8005c4e:	2200      	movs	r2, #0
 8005c50:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005c52:	4b13      	ldr	r3, [pc, #76]	; (8005ca0 <MX_USART2_UART_Init+0x90>)
 8005c54:	2200      	movs	r2, #0
 8005c56:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005c58:	4811      	ldr	r0, [pc, #68]	; (8005ca0 <MX_USART2_UART_Init+0x90>)
 8005c5a:	f007 f952 	bl	800cf02 <HAL_UART_Init>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d001      	beq.n	8005c68 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005c64:	f7fe ff48 	bl	8004af8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005c68:	2100      	movs	r1, #0
 8005c6a:	480d      	ldr	r0, [pc, #52]	; (8005ca0 <MX_USART2_UART_Init+0x90>)
 8005c6c:	f008 fdb6 	bl	800e7dc <HAL_UARTEx_SetTxFifoThreshold>
 8005c70:	4603      	mov	r3, r0
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d001      	beq.n	8005c7a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005c76:	f7fe ff3f 	bl	8004af8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005c7a:	2100      	movs	r1, #0
 8005c7c:	4808      	ldr	r0, [pc, #32]	; (8005ca0 <MX_USART2_UART_Init+0x90>)
 8005c7e:	f008 fdeb 	bl	800e858 <HAL_UARTEx_SetRxFifoThreshold>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d001      	beq.n	8005c8c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005c88:	f7fe ff36 	bl	8004af8 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8005c8c:	4804      	ldr	r0, [pc, #16]	; (8005ca0 <MX_USART2_UART_Init+0x90>)
 8005c8e:	f008 fd6a 	bl	800e766 <HAL_UARTEx_EnableFifoMode>
 8005c92:	4603      	mov	r3, r0
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d001      	beq.n	8005c9c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005c98:	f7fe ff2e 	bl	8004af8 <Error_Handler>
  }

}
 8005c9c:	bf00      	nop
 8005c9e:	bd80      	pop	{r7, pc}
 8005ca0:	20001d44 	.word	0x20001d44
 8005ca4:	40004400 	.word	0x40004400

08005ca8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b096      	sub	sp, #88	; 0x58
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cb0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	601a      	str	r2, [r3, #0]
 8005cb8:	605a      	str	r2, [r3, #4]
 8005cba:	609a      	str	r2, [r3, #8]
 8005cbc:	60da      	str	r2, [r3, #12]
 8005cbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005cc0:	f107 030c 	add.w	r3, r7, #12
 8005cc4:	2238      	movs	r2, #56	; 0x38
 8005cc6:	2100      	movs	r1, #0
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f01a ff43 	bl	8020b54 <memset>
  if(uartHandle->Instance==USART2)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a33      	ldr	r2, [pc, #204]	; (8005da0 <HAL_UART_MspInit+0xf8>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d15f      	bne.n	8005d98 <HAL_UART_MspInit+0xf0>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005cd8:	2302      	movs	r3, #2
 8005cda:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8005cdc:	4b31      	ldr	r3, [pc, #196]	; (8005da4 <HAL_UART_MspInit+0xfc>)
 8005cde:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005ce0:	f107 030c 	add.w	r3, r7, #12
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f005 fd43 	bl	800b770 <HAL_RCCEx_PeriphCLKConfig>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d001      	beq.n	8005cf4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005cf0:	f7fe ff02 	bl	8004af8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005cf4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005cf8:	f7ff ff60 	bl	8005bbc <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cfc:	2001      	movs	r0, #1
 8005cfe:	f7ff ff45 	bl	8005b8c <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8005d02:	230c      	movs	r3, #12
 8005d04:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d06:	2302      	movs	r3, #2
 8005d08:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005d12:	2307      	movs	r3, #7
 8005d14:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d16:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d20:	f001 ff3e 	bl	8007ba0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel5;
 8005d24:	4b20      	ldr	r3, [pc, #128]	; (8005da8 <HAL_UART_MspInit+0x100>)
 8005d26:	4a21      	ldr	r2, [pc, #132]	; (8005dac <HAL_UART_MspInit+0x104>)
 8005d28:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8005d2a:	4b1f      	ldr	r3, [pc, #124]	; (8005da8 <HAL_UART_MspInit+0x100>)
 8005d2c:	2214      	movs	r2, #20
 8005d2e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005d30:	4b1d      	ldr	r3, [pc, #116]	; (8005da8 <HAL_UART_MspInit+0x100>)
 8005d32:	2210      	movs	r2, #16
 8005d34:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d36:	4b1c      	ldr	r3, [pc, #112]	; (8005da8 <HAL_UART_MspInit+0x100>)
 8005d38:	2200      	movs	r2, #0
 8005d3a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005d3c:	4b1a      	ldr	r3, [pc, #104]	; (8005da8 <HAL_UART_MspInit+0x100>)
 8005d3e:	2280      	movs	r2, #128	; 0x80
 8005d40:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005d42:	4b19      	ldr	r3, [pc, #100]	; (8005da8 <HAL_UART_MspInit+0x100>)
 8005d44:	2200      	movs	r2, #0
 8005d46:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005d48:	4b17      	ldr	r3, [pc, #92]	; (8005da8 <HAL_UART_MspInit+0x100>)
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005d4e:	4b16      	ldr	r3, [pc, #88]	; (8005da8 <HAL_UART_MspInit+0x100>)
 8005d50:	2200      	movs	r2, #0
 8005d52:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005d54:	4b14      	ldr	r3, [pc, #80]	; (8005da8 <HAL_UART_MspInit+0x100>)
 8005d56:	2200      	movs	r2, #0
 8005d58:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005d5a:	4813      	ldr	r0, [pc, #76]	; (8005da8 <HAL_UART_MspInit+0x100>)
 8005d5c:	f001 face 	bl	80072fc <HAL_DMA_Init>
 8005d60:	4603      	mov	r3, r0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d001      	beq.n	8005d6a <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8005d66:	f7fe fec7 	bl	8004af8 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8005d6a:	2110      	movs	r1, #16
 8005d6c:	480e      	ldr	r0, [pc, #56]	; (8005da8 <HAL_UART_MspInit+0x100>)
 8005d6e:	f001 fe12 	bl	8007996 <HAL_DMA_ConfigChannelAttributes>
 8005d72:	4603      	mov	r3, r0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d001      	beq.n	8005d7c <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 8005d78:	f7fe febe 	bl	8004af8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	4a0a      	ldr	r2, [pc, #40]	; (8005da8 <HAL_UART_MspInit+0x100>)
 8005d80:	679a      	str	r2, [r3, #120]	; 0x78
 8005d82:	4a09      	ldr	r2, [pc, #36]	; (8005da8 <HAL_UART_MspInit+0x100>)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8005d88:	2200      	movs	r2, #0
 8005d8a:	2102      	movs	r1, #2
 8005d8c:	2025      	movs	r0, #37	; 0x25
 8005d8e:	f001 fa7e 	bl	800728e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005d92:	2025      	movs	r0, #37	; 0x25
 8005d94:	f001 fa95 	bl	80072c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005d98:	bf00      	nop
 8005d9a:	3758      	adds	r7, #88	; 0x58
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	40004400 	.word	0x40004400
 8005da4:	000c0004 	.word	0x000c0004
 8005da8:	20001ce4 	.word	0x20001ce4
 8005dac:	40020058 	.word	0x40020058

08005db0 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b082      	sub	sp, #8
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a0b      	ldr	r2, [pc, #44]	; (8005dec <HAL_UART_MspDeInit+0x3c>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d110      	bne.n	8005de4 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8005dc2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005dc6:	f7ff ff11 	bl	8005bec <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8005dca:	210c      	movs	r1, #12
 8005dcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005dd0:	f002 f846 	bl	8007e60 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f001 fb37 	bl	800744c <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8005dde:	2025      	movs	r0, #37	; 0x25
 8005de0:	f001 fa7d 	bl	80072de <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8005de4:	bf00      	nop
 8005de6:	3708      	adds	r7, #8
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}
 8005dec:	40004400 	.word	0x40004400

08005df0 <LL_APB1_GRP1_ForceReset>:
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8005df8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005dfe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4313      	orrs	r3, r2
 8005e06:	638b      	str	r3, [r1, #56]	; 0x38
}
 8005e08:	bf00      	nop
 8005e0a:	370c      	adds	r7, #12
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bc80      	pop	{r7}
 8005e10:	4770      	bx	lr

08005e12 <LL_APB1_GRP1_ReleaseReset>:
{
 8005e12:	b480      	push	{r7}
 8005e14:	b083      	sub	sp, #12
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8005e1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	43db      	mvns	r3, r3
 8005e24:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e28:	4013      	ands	r3, r2
 8005e2a:	638b      	str	r3, [r1, #56]	; 0x38
}
 8005e2c:	bf00      	nop
 8005e2e:	370c      	adds	r7, #12
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bc80      	pop	{r7}
 8005e34:	4770      	bx	lr
	...

08005e38 <LL_EXTI_EnableIT_0_31>:
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b083      	sub	sp, #12
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8005e40:	4b06      	ldr	r3, [pc, #24]	; (8005e5c <LL_EXTI_EnableIT_0_31+0x24>)
 8005e42:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8005e46:	4905      	ldr	r1, [pc, #20]	; (8005e5c <LL_EXTI_EnableIT_0_31+0x24>)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8005e50:	bf00      	nop
 8005e52:	370c      	adds	r7, #12
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bc80      	pop	{r7}
 8005e58:	4770      	bx	lr
 8005e5a:	bf00      	nop
 8005e5c:	58000800 	.word	0x58000800

08005e60 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b082      	sub	sp, #8
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8005e68:	4a07      	ldr	r2, [pc, #28]	; (8005e88 <vcom_Init+0x28>)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8005e6e:	f7fe fb5c 	bl	800452a <MX_DMA_Init>
  MX_USART2_UART_Init();
 8005e72:	f7ff fecd 	bl	8005c10 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 8005e76:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8005e7a:	f7ff ffdd 	bl	8005e38 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8005e7e:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3708      	adds	r7, #8
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	200006d4 	.word	0x200006d4

08005e8c <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8005e90:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005e94:	f7ff ffac 	bl	8005df0 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 8005e98:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005e9c:	f7ff ffb9 	bl	8005e12 <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8005ea0:	4804      	ldr	r0, [pc, #16]	; (8005eb4 <vcom_DeInit+0x28>)
 8005ea2:	f7ff ff85 	bl	8005db0 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* temporary while waiting CR 50840: MX implementation of  MX_DMA_DeInit() */
  /* For the time being user should change manually the channel according to the MX settings */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8005ea6:	200f      	movs	r0, #15
 8005ea8:	f001 fa19 	bl	80072de <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8005eac:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	20001d44 	.word	0x20001d44

08005eb8 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b082      	sub	sp, #8
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8005ec4:	887b      	ldrh	r3, [r7, #2]
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	6879      	ldr	r1, [r7, #4]
 8005eca:	4804      	ldr	r0, [pc, #16]	; (8005edc <vcom_Trace_DMA+0x24>)
 8005ecc:	f007 f898 	bl	800d000 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8005ed0:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3708      	adds	r7, #8
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	20001d44 	.word	0x20001d44

08005ee0 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b084      	sub	sp, #16
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8005ee8:	4a19      	ldr	r2, [pc, #100]	; (8005f50 <vcom_ReceiveInit+0x70>)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8005eee:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005ef2:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8005ef4:	f107 0308 	add.w	r3, r7, #8
 8005ef8:	e893 0006 	ldmia.w	r3, {r1, r2}
 8005efc:	4815      	ldr	r0, [pc, #84]	; (8005f54 <vcom_ReceiveInit+0x74>)
 8005efe:	f008 fbb6 	bl	800e66e <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8005f02:	bf00      	nop
 8005f04:	4b13      	ldr	r3, [pc, #76]	; (8005f54 <vcom_ReceiveInit+0x74>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	69db      	ldr	r3, [r3, #28]
 8005f0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f12:	d0f7      	beq.n	8005f04 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8005f14:	bf00      	nop
 8005f16:	4b0f      	ldr	r3, [pc, #60]	; (8005f54 <vcom_ReceiveInit+0x74>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	69db      	ldr	r3, [r3, #28]
 8005f1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005f24:	d1f7      	bne.n	8005f16 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8005f26:	4b0b      	ldr	r3, [pc, #44]	; (8005f54 <vcom_ReceiveInit+0x74>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	689a      	ldr	r2, [r3, #8]
 8005f2c:	4b09      	ldr	r3, [pc, #36]	; (8005f54 <vcom_ReceiveInit+0x74>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005f34:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 8005f36:	4807      	ldr	r0, [pc, #28]	; (8005f54 <vcom_ReceiveInit+0x74>)
 8005f38:	f008 fbf4 	bl	800e724 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	4906      	ldr	r1, [pc, #24]	; (8005f58 <vcom_ReceiveInit+0x78>)
 8005f40:	4804      	ldr	r0, [pc, #16]	; (8005f54 <vcom_ReceiveInit+0x74>)
 8005f42:	f007 f82e 	bl	800cfa2 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8005f46:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3710      	adds	r7, #16
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}
 8005f50:	200006d8 	.word	0x200006d8
 8005f54:	20001d44 	.word	0x20001d44
 8005f58:	20001dd4 	.word	0x20001dd4

08005f5c <vcom_Resume>:

void vcom_Resume(void)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005f60:	4808      	ldr	r0, [pc, #32]	; (8005f84 <vcom_Resume+0x28>)
 8005f62:	f006 ffce 	bl	800cf02 <HAL_UART_Init>
 8005f66:	4603      	mov	r3, r0
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d001      	beq.n	8005f70 <vcom_Resume+0x14>
  {
    Error_Handler();
 8005f6c:	f7fe fdc4 	bl	8004af8 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005f70:	4805      	ldr	r0, [pc, #20]	; (8005f88 <vcom_Resume+0x2c>)
 8005f72:	f001 f9c3 	bl	80072fc <HAL_DMA_Init>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d001      	beq.n	8005f80 <vcom_Resume+0x24>
  {
    Error_Handler();
 8005f7c:	f7fe fdbc 	bl	8004af8 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8005f80:	bf00      	nop
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	20001d44 	.word	0x20001d44
 8005f88:	20001ce4 	.word	0x20001ce4

08005f8c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b082      	sub	sp, #8
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8005f94:	4b03      	ldr	r3, [pc, #12]	; (8005fa4 <HAL_UART_TxCpltCallback+0x18>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	2000      	movs	r0, #0
 8005f9a:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8005f9c:	bf00      	nop
 8005f9e:	3708      	adds	r7, #8
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	200006d4 	.word	0x200006d4

08005fa8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart2->ErrorCode))
 8005fb0:	4b0b      	ldr	r3, [pc, #44]	; (8005fe0 <HAL_UART_RxCpltCallback+0x38>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d00a      	beq.n	8005fce <HAL_UART_RxCpltCallback+0x26>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d105      	bne.n	8005fce <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 8005fc2:	4b07      	ldr	r3, [pc, #28]	; (8005fe0 <HAL_UART_RxCpltCallback+0x38>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	2101      	movs	r1, #1
 8005fca:	4806      	ldr	r0, [pc, #24]	; (8005fe4 <HAL_UART_RxCpltCallback+0x3c>)
 8005fcc:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart2, &charRx, 1);
 8005fce:	2201      	movs	r2, #1
 8005fd0:	4904      	ldr	r1, [pc, #16]	; (8005fe4 <HAL_UART_RxCpltCallback+0x3c>)
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f006 ffe5 	bl	800cfa2 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8005fd8:	bf00      	nop
 8005fda:	3708      	adds	r7, #8
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}
 8005fe0:	200006d8 	.word	0x200006d8
 8005fe4:	20001dd4 	.word	0x20001dd4

08005fe8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005fe8:	480d      	ldr	r0, [pc, #52]	; (8006020 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005fea:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005fec:	f7ff fb46 	bl	800567c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005ff0:	480c      	ldr	r0, [pc, #48]	; (8006024 <LoopForever+0x6>)
  ldr r1, =_edata
 8005ff2:	490d      	ldr	r1, [pc, #52]	; (8006028 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005ff4:	4a0d      	ldr	r2, [pc, #52]	; (800602c <LoopForever+0xe>)
  movs r3, #0
 8005ff6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005ff8:	e002      	b.n	8006000 <LoopCopyDataInit>

08005ffa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005ffa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005ffc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005ffe:	3304      	adds	r3, #4

08006000 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006000:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006002:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006004:	d3f9      	bcc.n	8005ffa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006006:	4a0a      	ldr	r2, [pc, #40]	; (8006030 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006008:	4c0a      	ldr	r4, [pc, #40]	; (8006034 <LoopForever+0x16>)
  movs r3, #0
 800600a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800600c:	e001      	b.n	8006012 <LoopFillZerobss>

0800600e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800600e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006010:	3204      	adds	r2, #4

08006012 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006012:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006014:	d3fb      	bcc.n	800600e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8006016:	f01a fd79 	bl	8020b0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800601a:	f7fe fcb9 	bl	8004990 <main>

0800601e <LoopForever>:

LoopForever:
    b LoopForever
 800601e:	e7fe      	b.n	800601e <LoopForever>
  ldr   r0, =_estack
 8006020:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8006024:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006028:	20000230 	.word	0x20000230
  ldr r2, =_sidata
 800602c:	08022e20 	.word	0x08022e20
  ldr r2, =_sbss
 8006030:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 8006034:	20001e88 	.word	0x20001e88

08006038 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006038:	e7fe      	b.n	8006038 <ADC_IRQHandler>
	...

0800603c <LL_DBGMCU_EnableDBGSleepMode>:
{
 800603c:	b480      	push	{r7}
 800603e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8006040:	4b04      	ldr	r3, [pc, #16]	; (8006054 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	4a03      	ldr	r2, [pc, #12]	; (8006054 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8006046:	f043 0301 	orr.w	r3, r3, #1
 800604a:	6053      	str	r3, [r2, #4]
}
 800604c:	bf00      	nop
 800604e:	46bd      	mov	sp, r7
 8006050:	bc80      	pop	{r7}
 8006052:	4770      	bx	lr
 8006054:	e0042000 	.word	0xe0042000

08006058 <LL_DBGMCU_EnableDBGStopMode>:
{
 8006058:	b480      	push	{r7}
 800605a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800605c:	4b04      	ldr	r3, [pc, #16]	; (8006070 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	4a03      	ldr	r2, [pc, #12]	; (8006070 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8006062:	f043 0302 	orr.w	r3, r3, #2
 8006066:	6053      	str	r3, [r2, #4]
}
 8006068:	bf00      	nop
 800606a:	46bd      	mov	sp, r7
 800606c:	bc80      	pop	{r7}
 800606e:	4770      	bx	lr
 8006070:	e0042000 	.word	0xe0042000

08006074 <LL_DBGMCU_EnableDBGStandbyMode>:
{
 8006074:	b480      	push	{r7}
 8006076:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8006078:	4b04      	ldr	r3, [pc, #16]	; (800608c <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	4a03      	ldr	r2, [pc, #12]	; (800608c <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 800607e:	f043 0304 	orr.w	r3, r3, #4
 8006082:	6053      	str	r3, [r2, #4]
}
 8006084:	bf00      	nop
 8006086:	46bd      	mov	sp, r7
 8006088:	bc80      	pop	{r7}
 800608a:	4770      	bx	lr
 800608c:	e0042000 	.word	0xe0042000

08006090 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b082      	sub	sp, #8
 8006094:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006096:	2300      	movs	r3, #0
 8006098:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800609a:	2003      	movs	r0, #3
 800609c:	f001 f8ec 	bl	8007278 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80060a0:	f005 f984 	bl	800b3ac <HAL_RCC_GetHCLKFreq>
 80060a4:	4603      	mov	r3, r0
 80060a6:	4a09      	ldr	r2, [pc, #36]	; (80060cc <HAL_Init+0x3c>)
 80060a8:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80060aa:	200f      	movs	r0, #15
 80060ac:	f7ff f920 	bl	80052f0 <HAL_InitTick>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d002      	beq.n	80060bc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	71fb      	strb	r3, [r7, #7]
 80060ba:	e001      	b.n	80060c0 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80060bc:	f7fe fe37 	bl	8004d2e <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80060c0:	79fb      	ldrb	r3, [r7, #7]
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3708      	adds	r7, #8
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	bf00      	nop
 80060cc:	20000034 	.word	0x20000034

080060d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80060d0:	b480      	push	{r7}
 80060d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80060d4:	4b05      	ldr	r3, [pc, #20]	; (80060ec <HAL_IncTick+0x1c>)
 80060d6:	781b      	ldrb	r3, [r3, #0]
 80060d8:	461a      	mov	r2, r3
 80060da:	4b05      	ldr	r3, [pc, #20]	; (80060f0 <HAL_IncTick+0x20>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4413      	add	r3, r2
 80060e0:	4a03      	ldr	r2, [pc, #12]	; (80060f0 <HAL_IncTick+0x20>)
 80060e2:	6013      	str	r3, [r2, #0]
}
 80060e4:	bf00      	nop
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bc80      	pop	{r7}
 80060ea:	4770      	bx	lr
 80060ec:	2000003c 	.word	0x2000003c
 80060f0:	20001dd8 	.word	0x20001dd8

080060f4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80060f4:	b480      	push	{r7}
 80060f6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80060f8:	4b04      	ldr	r3, [pc, #16]	; (800610c <HAL_SuspendTick+0x18>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a03      	ldr	r2, [pc, #12]	; (800610c <HAL_SuspendTick+0x18>)
 80060fe:	f023 0302 	bic.w	r3, r3, #2
 8006102:	6013      	str	r3, [r2, #0]
}
 8006104:	bf00      	nop
 8006106:	46bd      	mov	sp, r7
 8006108:	bc80      	pop	{r7}
 800610a:	4770      	bx	lr
 800610c:	e000e010 	.word	0xe000e010

08006110 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8006110:	b480      	push	{r7}
 8006112:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8006114:	4b04      	ldr	r3, [pc, #16]	; (8006128 <HAL_ResumeTick+0x18>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a03      	ldr	r2, [pc, #12]	; (8006128 <HAL_ResumeTick+0x18>)
 800611a:	f043 0302 	orr.w	r3, r3, #2
 800611e:	6013      	str	r3, [r2, #0]
}
 8006120:	bf00      	nop
 8006122:	46bd      	mov	sp, r7
 8006124:	bc80      	pop	{r7}
 8006126:	4770      	bx	lr
 8006128:	e000e010 	.word	0xe000e010

0800612c <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 800612c:	b480      	push	{r7}
 800612e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8006130:	4b02      	ldr	r3, [pc, #8]	; (800613c <HAL_GetUIDw0+0x10>)
 8006132:	681b      	ldr	r3, [r3, #0]
}
 8006134:	4618      	mov	r0, r3
 8006136:	46bd      	mov	sp, r7
 8006138:	bc80      	pop	{r7}
 800613a:	4770      	bx	lr
 800613c:	1fff7590 	.word	0x1fff7590

08006140 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8006140:	b480      	push	{r7}
 8006142:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8006144:	4b02      	ldr	r3, [pc, #8]	; (8006150 <HAL_GetUIDw1+0x10>)
 8006146:	681b      	ldr	r3, [r3, #0]
}
 8006148:	4618      	mov	r0, r3
 800614a:	46bd      	mov	sp, r7
 800614c:	bc80      	pop	{r7}
 800614e:	4770      	bx	lr
 8006150:	1fff7594 	.word	0x1fff7594

08006154 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8006154:	b480      	push	{r7}
 8006156:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8006158:	4b02      	ldr	r3, [pc, #8]	; (8006164 <HAL_GetUIDw2+0x10>)
 800615a:	681b      	ldr	r3, [r3, #0]
}
 800615c:	4618      	mov	r0, r3
 800615e:	46bd      	mov	sp, r7
 8006160:	bc80      	pop	{r7}
 8006162:	4770      	bx	lr
 8006164:	1fff7598 	.word	0x1fff7598

08006168 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 800616c:	f7ff ff66 	bl	800603c <LL_DBGMCU_EnableDBGSleepMode>
}
 8006170:	bf00      	nop
 8006172:	bd80      	pop	{r7, pc}

08006174 <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8006178:	f7ff ff6e 	bl	8006058 <LL_DBGMCU_EnableDBGStopMode>
}
 800617c:	bf00      	nop
 800617e:	bd80      	pop	{r7, pc}

08006180 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 8006184:	f7ff ff76 	bl	8006074 <LL_DBGMCU_EnableDBGStandbyMode>
}
 8006188:	bf00      	nop
 800618a:	bd80      	pop	{r7, pc}

0800618c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800618c:	b480      	push	{r7}
 800618e:	b083      	sub	sp, #12
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	431a      	orrs	r2, r3
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	601a      	str	r2, [r3, #0]
}
 80061a6:	bf00      	nop
 80061a8:	370c      	adds	r7, #12
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bc80      	pop	{r7}
 80061ae:	4770      	bx	lr

080061b0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b083      	sub	sp, #12
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	370c      	adds	r7, #12
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bc80      	pop	{r7}
 80061c8:	4770      	bx	lr

080061ca <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80061ca:	b480      	push	{r7}
 80061cc:	b085      	sub	sp, #20
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	60f8      	str	r0, [r7, #12]
 80061d2:	60b9      	str	r1, [r7, #8]
 80061d4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	695a      	ldr	r2, [r3, #20]
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	f003 0304 	and.w	r3, r3, #4
 80061e0:	2107      	movs	r1, #7
 80061e2:	fa01 f303 	lsl.w	r3, r1, r3
 80061e6:	43db      	mvns	r3, r3
 80061e8:	401a      	ands	r2, r3
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	f003 0304 	and.w	r3, r3, #4
 80061f0:	6879      	ldr	r1, [r7, #4]
 80061f2:	fa01 f303 	lsl.w	r3, r1, r3
 80061f6:	431a      	orrs	r2, r3
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80061fc:	bf00      	nop
 80061fe:	3714      	adds	r7, #20
 8006200:	46bd      	mov	sp, r7
 8006202:	bc80      	pop	{r7}
 8006204:	4770      	bx	lr

08006206 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8006206:	b480      	push	{r7}
 8006208:	b083      	sub	sp, #12
 800620a:	af00      	add	r7, sp, #0
 800620c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	68db      	ldr	r3, [r3, #12]
 8006212:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006216:	2b00      	cmp	r3, #0
 8006218:	d101      	bne.n	800621e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800621a:	2301      	movs	r3, #1
 800621c:	e000      	b.n	8006220 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800621e:	2300      	movs	r3, #0
}
 8006220:	4618      	mov	r0, r3
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	bc80      	pop	{r7}
 8006228:	4770      	bx	lr

0800622a <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800622a:	b480      	push	{r7}
 800622c:	b085      	sub	sp, #20
 800622e:	af00      	add	r7, sp, #0
 8006230:	60f8      	str	r0, [r7, #12]
 8006232:	60b9      	str	r1, [r7, #8]
 8006234:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	f003 031f 	and.w	r3, r3, #31
 8006240:	210f      	movs	r1, #15
 8006242:	fa01 f303 	lsl.w	r3, r1, r3
 8006246:	43db      	mvns	r3, r3
 8006248:	401a      	ands	r2, r3
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	0e9b      	lsrs	r3, r3, #26
 800624e:	f003 010f 	and.w	r1, r3, #15
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	f003 031f 	and.w	r3, r3, #31
 8006258:	fa01 f303 	lsl.w	r3, r1, r3
 800625c:	431a      	orrs	r2, r3
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006262:	bf00      	nop
 8006264:	3714      	adds	r7, #20
 8006266:	46bd      	mov	sp, r7
 8006268:	bc80      	pop	{r7}
 800626a:	4770      	bx	lr

0800626c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800626c:	b480      	push	{r7}
 800626e:	b083      	sub	sp, #12
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8006280:	431a      	orrs	r2, r3
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006286:	bf00      	nop
 8006288:	370c      	adds	r7, #12
 800628a:	46bd      	mov	sp, r7
 800628c:	bc80      	pop	{r7}
 800628e:	4770      	bx	lr

08006290 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8006290:	b480      	push	{r7}
 8006292:	b083      	sub	sp, #12
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80062a4:	43db      	mvns	r3, r3
 80062a6:	401a      	ands	r2, r3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80062ac:	bf00      	nop
 80062ae:	370c      	adds	r7, #12
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bc80      	pop	{r7}
 80062b4:	4770      	bx	lr

080062b6 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80062b6:	b480      	push	{r7}
 80062b8:	b085      	sub	sp, #20
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	60f8      	str	r0, [r7, #12]
 80062be:	60b9      	str	r1, [r7, #8]
 80062c0:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	695a      	ldr	r2, [r3, #20]
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	021b      	lsls	r3, r3, #8
 80062ca:	43db      	mvns	r3, r3
 80062cc:	401a      	ands	r2, r3
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	0219      	lsls	r1, r3, #8
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	400b      	ands	r3, r1
 80062d6:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 80062da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80062de:	431a      	orrs	r2, r3
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80062e4:	bf00      	nop
 80062e6:	3714      	adds	r7, #20
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bc80      	pop	{r7}
 80062ec:	4770      	bx	lr

080062ee <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80062ee:	b480      	push	{r7}
 80062f0:	b083      	sub	sp, #12
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	689b      	ldr	r3, [r3, #8]
 80062fa:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80062fe:	f023 0317 	bic.w	r3, r3, #23
 8006302:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800630a:	bf00      	nop
 800630c:	370c      	adds	r7, #12
 800630e:	46bd      	mov	sp, r7
 8006310:	bc80      	pop	{r7}
 8006312:	4770      	bx	lr

08006314 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006324:	f023 0317 	bic.w	r3, r3, #23
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	6093      	str	r3, [r2, #8]
}
 800632c:	bf00      	nop
 800632e:	370c      	adds	r7, #12
 8006330:	46bd      	mov	sp, r7
 8006332:	bc80      	pop	{r7}
 8006334:	4770      	bx	lr

08006336 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8006336:	b480      	push	{r7}
 8006338:	b083      	sub	sp, #12
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006346:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800634a:	d101      	bne.n	8006350 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800634c:	2301      	movs	r3, #1
 800634e:	e000      	b.n	8006352 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	bc80      	pop	{r7}
 800635a:	4770      	bx	lr

0800635c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	689b      	ldr	r3, [r3, #8]
 8006368:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800636c:	f023 0317 	bic.w	r3, r3, #23
 8006370:	f043 0201 	orr.w	r2, r3, #1
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006378:	bf00      	nop
 800637a:	370c      	adds	r7, #12
 800637c:	46bd      	mov	sp, r7
 800637e:	bc80      	pop	{r7}
 8006380:	4770      	bx	lr

08006382 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006382:	b480      	push	{r7}
 8006384:	b083      	sub	sp, #12
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006392:	f023 0317 	bic.w	r3, r3, #23
 8006396:	f043 0202 	orr.w	r2, r3, #2
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800639e:	bf00      	nop
 80063a0:	370c      	adds	r7, #12
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bc80      	pop	{r7}
 80063a6:	4770      	bx	lr

080063a8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b083      	sub	sp, #12
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	f003 0301 	and.w	r3, r3, #1
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d101      	bne.n	80063c0 <LL_ADC_IsEnabled+0x18>
 80063bc:	2301      	movs	r3, #1
 80063be:	e000      	b.n	80063c2 <LL_ADC_IsEnabled+0x1a>
 80063c0:	2300      	movs	r3, #0
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	370c      	adds	r7, #12
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bc80      	pop	{r7}
 80063ca:	4770      	bx	lr

080063cc <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	f003 0302 	and.w	r3, r3, #2
 80063dc:	2b02      	cmp	r3, #2
 80063de:	d101      	bne.n	80063e4 <LL_ADC_IsDisableOngoing+0x18>
 80063e0:	2301      	movs	r3, #1
 80063e2:	e000      	b.n	80063e6 <LL_ADC_IsDisableOngoing+0x1a>
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	370c      	adds	r7, #12
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bc80      	pop	{r7}
 80063ee:	4770      	bx	lr

080063f0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b083      	sub	sp, #12
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006400:	f023 0317 	bic.w	r3, r3, #23
 8006404:	f043 0204 	orr.w	r2, r3, #4
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800640c:	bf00      	nop
 800640e:	370c      	adds	r7, #12
 8006410:	46bd      	mov	sp, r7
 8006412:	bc80      	pop	{r7}
 8006414:	4770      	bx	lr

08006416 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8006416:	b480      	push	{r7}
 8006418:	b083      	sub	sp, #12
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006426:	f023 0317 	bic.w	r3, r3, #23
 800642a:	f043 0210 	orr.w	r2, r3, #16
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8006432:	bf00      	nop
 8006434:	370c      	adds	r7, #12
 8006436:	46bd      	mov	sp, r7
 8006438:	bc80      	pop	{r7}
 800643a:	4770      	bx	lr

0800643c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800643c:	b480      	push	{r7}
 800643e:	b083      	sub	sp, #12
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	f003 0304 	and.w	r3, r3, #4
 800644c:	2b04      	cmp	r3, #4
 800644e:	d101      	bne.n	8006454 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006450:	2301      	movs	r3, #1
 8006452:	e000      	b.n	8006456 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006454:	2300      	movs	r3, #0
}
 8006456:	4618      	mov	r0, r3
 8006458:	370c      	adds	r7, #12
 800645a:	46bd      	mov	sp, r7
 800645c:	bc80      	pop	{r7}
 800645e:	4770      	bx	lr

08006460 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b088      	sub	sp, #32
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006468:	2300      	movs	r3, #0
 800646a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 800646c:	2300      	movs	r3, #0
 800646e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8006470:	2300      	movs	r3, #0
 8006472:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006474:	2300      	movs	r3, #0
 8006476:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d101      	bne.n	8006482 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800647e:	2301      	movs	r3, #1
 8006480:	e1a9      	b.n	80067d6 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	691b      	ldr	r3, [r3, #16]
 8006486:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800648c:	2b00      	cmp	r3, #0
 800648e:	d109      	bne.n	80064a4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f7fd fdc1 	bl	8004018 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7ff ff44 	bl	8006336 <LL_ADC_IsInternalRegulatorEnabled>
 80064ae:	4603      	mov	r3, r0
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d114      	bne.n	80064de <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4618      	mov	r0, r3
 80064ba:	f7ff ff18 	bl	80062ee <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80064be:	4b9f      	ldr	r3, [pc, #636]	; (800673c <HAL_ADC_Init+0x2dc>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	099b      	lsrs	r3, r3, #6
 80064c4:	4a9e      	ldr	r2, [pc, #632]	; (8006740 <HAL_ADC_Init+0x2e0>)
 80064c6:	fba2 2303 	umull	r2, r3, r2, r3
 80064ca:	099b      	lsrs	r3, r3, #6
 80064cc:	005b      	lsls	r3, r3, #1
 80064ce:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80064d0:	e002      	b.n	80064d8 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	3b01      	subs	r3, #1
 80064d6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d1f9      	bne.n	80064d2 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4618      	mov	r0, r3
 80064e4:	f7ff ff27 	bl	8006336 <LL_ADC_IsInternalRegulatorEnabled>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d10d      	bne.n	800650a <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064f2:	f043 0210 	orr.w	r2, r3, #16
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064fe:	f043 0201 	orr.w	r2, r3, #1
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4618      	mov	r0, r3
 8006510:	f7ff ff94 	bl	800643c <LL_ADC_REG_IsConversionOngoing>
 8006514:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800651a:	f003 0310 	and.w	r3, r3, #16
 800651e:	2b00      	cmp	r3, #0
 8006520:	f040 8150 	bne.w	80067c4 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2b00      	cmp	r3, #0
 8006528:	f040 814c 	bne.w	80067c4 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006530:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006534:	f043 0202 	orr.w	r2, r3, #2
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4618      	mov	r0, r3
 8006542:	f7ff ff31 	bl	80063a8 <LL_ADC_IsEnabled>
 8006546:	4603      	mov	r3, r0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d14a      	bne.n	80065e2 <HAL_ADC_Init+0x182>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	68db      	ldr	r3, [r3, #12]
 8006552:	f023 0118 	bic.w	r1, r3, #24
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	689a      	ldr	r2, [r3, #8]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	430a      	orrs	r2, r1
 8006560:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.Oversampling.Ratio         |
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800656e:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.RightBitShift |
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                   hadc->Init.Oversampling.Ratio         |
 8006574:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.TriggeredMode |
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                   hadc->Init.Oversampling.RightBitShift |
 800657a:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                   hadc->Init.Oversampling.TriggeredMode |
 8006580:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006582:	697a      	ldr	r2, [r7, #20]
 8006584:	4313      	orrs	r3, r2
 8006586:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800658e:	2b01      	cmp	r3, #1
 8006590:	d103      	bne.n	800659a <HAL_ADC_Init+0x13a>
      {
        SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	f043 0301 	orr.w	r3, r3, #1
 8006598:	617b      	str	r3, [r7, #20]
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	691a      	ldr	r2, [r3, #16]
 80065a0:	4b68      	ldr	r3, [pc, #416]	; (8006744 <HAL_ADC_Init+0x2e4>)
 80065a2:	4013      	ands	r3, r2
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	6812      	ldr	r2, [r2, #0]
 80065a8:	6979      	ldr	r1, [r7, #20]
 80065aa:	430b      	orrs	r3, r1
 80065ac:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80065b6:	d014      	beq.n	80065e2 <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80065bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065c0:	d00f      	beq.n	80065e2 <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80065c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80065ca:	d00a      	beq.n	80065e2 <HAL_ADC_Init+0x182>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 80065cc:	4b5e      	ldr	r3, [pc, #376]	; (8006748 <HAL_ADC_Init+0x2e8>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80065dc:	495a      	ldr	r1, [pc, #360]	; (8006748 <HAL_ADC_Init+0x2e8>)
 80065de:	4313      	orrs	r3, r2
 80065e0:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	7e1b      	ldrb	r3, [r3, #24]
 80065e6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	7e5b      	ldrb	r3, [r3, #25]
 80065ec:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80065ee:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	7e9b      	ldrb	r3, [r3, #26]
 80065f4:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80065f6:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80065fc:	2a00      	cmp	r2, #0
 80065fe:	d002      	beq.n	8006606 <HAL_ADC_Init+0x1a6>
 8006600:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006604:	e000      	b.n	8006608 <HAL_ADC_Init+0x1a8>
 8006606:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8006608:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800660e:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	2b00      	cmp	r3, #0
 8006616:	da04      	bge.n	8006622 <HAL_ADC_Init+0x1c2>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	691b      	ldr	r3, [r3, #16]
 800661c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006620:	e001      	b.n	8006626 <HAL_ADC_Init+0x1c6>
 8006622:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 8006626:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800662e:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8006630:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8006632:	69ba      	ldr	r2, [r7, #24]
 8006634:	4313      	orrs	r3, r2
 8006636:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800663e:	2b01      	cmp	r3, #1
 8006640:	d114      	bne.n	800666c <HAL_ADC_Init+0x20c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	7e9b      	ldrb	r3, [r3, #26]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d104      	bne.n	8006654 <HAL_ADC_Init+0x1f4>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006650:	61bb      	str	r3, [r7, #24]
 8006652:	e00b      	b.n	800666c <HAL_ADC_Init+0x20c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006658:	f043 0220 	orr.w	r2, r3, #32
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006664:	f043 0201 	orr.w	r2, r3, #1
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006670:	2b00      	cmp	r3, #0
 8006672:	d009      	beq.n	8006688 <HAL_ADC_Init+0x228>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006678:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006680:	4313      	orrs	r3, r2
 8006682:	69ba      	ldr	r2, [r7, #24]
 8006684:	4313      	orrs	r3, r2
 8006686:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68db      	ldr	r3, [r3, #12]
 800668e:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8006692:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 8006696:	687a      	ldr	r2, [r7, #4]
 8006698:	6812      	ldr	r2, [r2, #0]
 800669a:	69b9      	ldr	r1, [r7, #24]
 800669c:	430b      	orrs	r3, r1
 800669e:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	691a      	ldr	r2, [r3, #16]
 80066a6:	4b29      	ldr	r3, [pc, #164]	; (800674c <HAL_ADC_Init+0x2ec>)
 80066a8:	4013      	ands	r3, r2
 80066aa:	687a      	ldr	r2, [r7, #4]
 80066ac:	6812      	ldr	r2, [r2, #0]
 80066ae:	6979      	ldr	r1, [r7, #20]
 80066b0:	430b      	orrs	r3, r1
 80066b2:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6818      	ldr	r0, [r3, #0]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066bc:	461a      	mov	r2, r3
 80066be:	2100      	movs	r1, #0
 80066c0:	f7ff fd83 	bl	80061ca <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6818      	ldr	r0, [r3, #0]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066cc:	461a      	mov	r2, r3
 80066ce:	4920      	ldr	r1, [pc, #128]	; (8006750 <HAL_ADC_Init+0x2f0>)
 80066d0:	f7ff fd7b 	bl	80061ca <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d108      	bne.n	80066ee <HAL_ADC_Init+0x28e>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f062 020f 	orn	r2, r2, #15
 80066ea:	629a      	str	r2, [r3, #40]	; 0x28
 80066ec:	e045      	b.n	800677a <HAL_ADC_Init+0x31a>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80066f6:	d140      	bne.n	800677a <HAL_ADC_Init+0x31a>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80066f8:	2300      	movs	r3, #0
 80066fa:	613b      	str	r3, [r7, #16]
 80066fc:	e00c      	b.n	8006718 <HAL_ADC_Init+0x2b8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	fa22 f303 	lsr.w	r3, r2, r3
 800670a:	f003 030f 	and.w	r3, r3, #15
 800670e:	2b0f      	cmp	r3, #15
 8006710:	d006      	beq.n	8006720 <HAL_ADC_Init+0x2c0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	3301      	adds	r3, #1
 8006716:	613b      	str	r3, [r7, #16]
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	2b07      	cmp	r3, #7
 800671c:	d9ef      	bls.n	80066fe <HAL_ADC_Init+0x29e>
 800671e:	e000      	b.n	8006722 <HAL_ADC_Init+0x2c2>
            ADC_CHSELR_SQ1)
        {
          break;
 8006720:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	2b01      	cmp	r3, #1
 8006726:	d115      	bne.n	8006754 <HAL_ADC_Init+0x2f4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f062 020f 	orn	r2, r2, #15
 8006736:	629a      	str	r2, [r3, #40]	; 0x28
 8006738:	e01f      	b.n	800677a <HAL_ADC_Init+0x31a>
 800673a:	bf00      	nop
 800673c:	20000034 	.word	0x20000034
 8006740:	053e2d63 	.word	0x053e2d63
 8006744:	1ffffc02 	.word	0x1ffffc02
 8006748:	40012708 	.word	0x40012708
 800674c:	dffffc02 	.word	0xdffffc02
 8006750:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	69db      	ldr	r3, [r3, #28]
 800675e:	3b01      	subs	r3, #1
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	f003 031c 	and.w	r3, r3, #28
 8006766:	f06f 020f 	mvn.w	r2, #15
 800676a:	fa02 f103 	lsl.w	r1, r2, r3
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	430a      	orrs	r2, r1
 8006778:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	68da      	ldr	r2, [r3, #12]
 8006780:	4b17      	ldr	r3, [pc, #92]	; (80067e0 <HAL_ADC_Init+0x380>)
 8006782:	4013      	ands	r3, r2
 8006784:	69ba      	ldr	r2, [r7, #24]
 8006786:	429a      	cmp	r2, r3
 8006788:	d10b      	bne.n	80067a2 <HAL_ADC_Init+0x342>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2200      	movs	r2, #0
 800678e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006794:	f023 0303 	bic.w	r3, r3, #3
 8006798:	f043 0201 	orr.w	r2, r3, #1
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80067a0:	e018      	b.n	80067d4 <HAL_ADC_Init+0x374>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067a6:	f023 0312 	bic.w	r3, r3, #18
 80067aa:	f043 0210 	orr.w	r2, r3, #16
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067b6:	f043 0201 	orr.w	r2, r3, #1
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80067c2:	e007      	b.n	80067d4 <HAL_ADC_Init+0x374>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067c8:	f043 0210 	orr.w	r2, r3, #16
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80067d0:	2301      	movs	r3, #1
 80067d2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80067d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3720      	adds	r7, #32
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	833fffe7 	.word	0x833fffe7

080067e4 <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b084      	sub	sp, #16
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d101      	bne.n	80067f6 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 80067f2:	2301      	movs	r3, #1
 80067f4:	e06a      	b.n	80068cc <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067fa:	f043 0202 	orr.w	r2, r3, #2
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 fab6 	bl	8006d74 <ADC_ConversionStop>
 8006808:	4603      	mov	r3, r0
 800680a:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800680c:	7bfb      	ldrb	r3, [r7, #15]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d10f      	bne.n	8006832 <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 fb6a 	bl	8006eec <ADC_Disable>
 8006818:	4603      	mov	r3, r0
 800681a:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800681c:	7bfb      	ldrb	r3, [r7, #15]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d102      	bne.n	8006828 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2201      	movs	r2, #1
 8006826:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4618      	mov	r0, r3
 800682e:	f7ff fd71 	bl	8006314 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	6812      	ldr	r2, [r2, #0]
 800683c:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 8006840:	f023 0303 	bic.w	r3, r3, #3
 8006844:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f240 329f 	movw	r2, #927	; 0x39f
 800684e:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	68d9      	ldr	r1, [r3, #12]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	4b1e      	ldr	r3, [pc, #120]	; (80068d4 <HAL_ADC_DeInit+0xf0>)
 800685c:	400b      	ands	r3, r1
 800685e:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	691a      	ldr	r2, [r3, #16]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 800686e:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	695a      	ldr	r2, [r3, #20]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f022 0207 	bic.w	r2, r2, #7
 800687e:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	6a1a      	ldr	r2, [r3, #32]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 800688e:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2200      	movs	r2, #0
 800689c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 800689e:	4b0e      	ldr	r3, [pc, #56]	; (80068d8 <HAL_ADC_DeInit+0xf4>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a0d      	ldr	r2, [pc, #52]	; (80068d8 <HAL_ADC_DeInit+0xf4>)
 80068a4:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 80068a8:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f7fd fbc8 	bl	8004040 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2200      	movs	r2, #0
 80068b4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2200      	movs	r2, #0
 80068c0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2200      	movs	r2, #0
 80068c6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80068ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3710      	adds	r7, #16
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}
 80068d4:	833e0200 	.word	0x833e0200
 80068d8:	40012708 	.word	0x40012708

080068dc <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b084      	sub	sp, #16
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4618      	mov	r0, r3
 80068ea:	f7ff fda7 	bl	800643c <LL_ADC_REG_IsConversionOngoing>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d132      	bne.n	800695a <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d101      	bne.n	8006902 <HAL_ADC_Start+0x26>
 80068fe:	2302      	movs	r3, #2
 8006900:	e02e      	b.n	8006960 <HAL_ADC_Start+0x84>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2201      	movs	r2, #1
 8006906:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f000 fa70 	bl	8006df0 <ADC_Enable>
 8006910:	4603      	mov	r3, r0
 8006912:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006914:	7bfb      	ldrb	r3, [r7, #15]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d11a      	bne.n	8006950 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800691e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006922:	f023 0301 	bic.w	r3, r3, #1
 8006926:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	221c      	movs	r2, #28
 800693a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4618      	mov	r0, r3
 800694a:	f7ff fd51 	bl	80063f0 <LL_ADC_REG_StartConversion>
 800694e:	e006      	b.n	800695e <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8006958:	e001      	b.n	800695e <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800695a:	2302      	movs	r3, #2
 800695c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800695e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006960:	4618      	mov	r0, r3
 8006962:	3710      	adds	r7, #16
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b084      	sub	sp, #16
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006976:	2b01      	cmp	r3, #1
 8006978:	d101      	bne.n	800697e <HAL_ADC_Stop+0x16>
 800697a:	2302      	movs	r3, #2
 800697c:	e022      	b.n	80069c4 <HAL_ADC_Stop+0x5c>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2201      	movs	r2, #1
 8006982:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 f9f4 	bl	8006d74 <ADC_ConversionStop>
 800698c:	4603      	mov	r3, r0
 800698e:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006990:	7bfb      	ldrb	r3, [r7, #15]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d111      	bne.n	80069ba <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 faa8 	bl	8006eec <ADC_Disable>
 800699c:	4603      	mov	r3, r0
 800699e:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80069a0:	7bfb      	ldrb	r3, [r7, #15]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d109      	bne.n	80069ba <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069ae:	f023 0301 	bic.w	r3, r3, #1
 80069b2:	f043 0201 	orr.w	r2, r3, #1
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2200      	movs	r2, #0
 80069be:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80069c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3710      	adds	r7, #16
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}

080069cc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b084      	sub	sp, #16
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	695b      	ldr	r3, [r3, #20]
 80069da:	2b08      	cmp	r3, #8
 80069dc:	d102      	bne.n	80069e4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80069de:	2308      	movs	r3, #8
 80069e0:	60fb      	str	r3, [r7, #12]
 80069e2:	e010      	b.n	8006a06 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	68db      	ldr	r3, [r3, #12]
 80069ea:	f003 0301 	and.w	r3, r3, #1
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d007      	beq.n	8006a02 <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069f6:	f043 0220 	orr.w	r2, r3, #32
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80069fe:	2301      	movs	r3, #1
 8006a00:	e070      	b.n	8006ae4 <HAL_ADC_PollForConversion+0x118>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8006a02:	2304      	movs	r3, #4
 8006a04:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006a06:	f7fe fc7d 	bl	8005304 <HAL_GetTick>
 8006a0a:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006a0c:	e01a      	b.n	8006a44 <HAL_ADC_PollForConversion+0x78>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a14:	d016      	beq.n	8006a44 <HAL_ADC_PollForConversion+0x78>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006a16:	f7fe fc75 	bl	8005304 <HAL_GetTick>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	1ad3      	subs	r3, r2, r3
 8006a20:	683a      	ldr	r2, [r7, #0]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d302      	bcc.n	8006a2c <HAL_ADC_PollForConversion+0x60>
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d10b      	bne.n	8006a44 <HAL_ADC_PollForConversion+0x78>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a30:	f043 0204 	orr.w	r2, r3, #4
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	659a      	str	r2, [r3, #88]	; 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_TIMEOUT;
 8006a40:	2303      	movs	r3, #3
 8006a42:	e04f      	b.n	8006ae4 <HAL_ADC_PollForConversion+0x118>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	4013      	ands	r3, r2
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d0dd      	beq.n	8006a0e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a56:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7ff fbcf 	bl	8006206 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d031      	beq.n	8006ad2 <HAL_ADC_PollForConversion+0x106>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	7e9b      	ldrb	r3, [r3, #26]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d12d      	bne.n	8006ad2 <HAL_ADC_PollForConversion+0x106>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f003 0308 	and.w	r3, r3, #8
 8006a80:	2b08      	cmp	r3, #8
 8006a82:	d126      	bne.n	8006ad2 <HAL_ADC_PollForConversion+0x106>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f7ff fcd7 	bl	800643c <LL_ADC_REG_IsConversionOngoing>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d112      	bne.n	8006aba <HAL_ADC_PollForConversion+0xee>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	685a      	ldr	r2, [r3, #4]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f022 020c 	bic.w	r2, r2, #12
 8006aa2:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006aa8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006aac:	f023 0301 	bic.w	r3, r3, #1
 8006ab0:	f043 0201 	orr.w	r2, r3, #1
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	659a      	str	r2, [r3, #88]	; 0x58
 8006ab8:	e00b      	b.n	8006ad2 <HAL_ADC_PollForConversion+0x106>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006abe:	f043 0220 	orr.w	r2, r3, #32
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006aca:	f043 0201 	orr.w	r2, r3, #1
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	7e1b      	ldrb	r3, [r3, #24]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d103      	bne.n	8006ae2 <HAL_ADC_PollForConversion+0x116>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	220c      	movs	r2, #12
 8006ae0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ae2:	2300      	movs	r3, #0
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3710      	adds	r7, #16
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}

08006aec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b083      	sub	sp, #12
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	370c      	adds	r7, #12
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bc80      	pop	{r7}
 8006b02:	4770      	bx	lr

08006b04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b088      	sub	sp, #32
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006b12:	2300      	movs	r3, #0
 8006b14:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	691b      	ldr	r3, [r3, #16]
 8006b1a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	d101      	bne.n	8006b2c <HAL_ADC_ConfigChannel+0x28>
 8006b28:	2302      	movs	r3, #2
 8006b2a:	e110      	b.n	8006d4e <HAL_ADC_ConfigChannel+0x24a>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4618      	mov	r0, r3
 8006b3a:	f7ff fc7f 	bl	800643c <LL_ADC_REG_IsConversionOngoing>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f040 80f7 	bne.w	8006d34 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	2b02      	cmp	r3, #2
 8006b4c:	f000 80b1 	beq.w	8006cb2 <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	691b      	ldr	r3, [r3, #16]
 8006b54:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006b58:	d004      	beq.n	8006b64 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006b5e:	4a7e      	ldr	r2, [pc, #504]	; (8006d58 <HAL_ADC_ConfigChannel+0x254>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d108      	bne.n	8006b76 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681a      	ldr	r2, [r3, #0]
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	4610      	mov	r0, r2
 8006b70:	f7ff fb7c 	bl	800626c <LL_ADC_REG_SetSequencerChAdd>
 8006b74:	e041      	b.n	8006bfa <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	f003 031f 	and.w	r3, r3, #31
 8006b82:	210f      	movs	r1, #15
 8006b84:	fa01 f303 	lsl.w	r3, r1, r3
 8006b88:	43db      	mvns	r3, r3
 8006b8a:	401a      	ands	r2, r3
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d105      	bne.n	8006ba4 <HAL_ADC_ConfigChannel+0xa0>
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	0e9b      	lsrs	r3, r3, #26
 8006b9e:	f003 031f 	and.w	r3, r3, #31
 8006ba2:	e011      	b.n	8006bc8 <HAL_ADC_ConfigChannel+0xc4>
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	fa93 f3a3 	rbit	r3, r3
 8006bb0:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d101      	bne.n	8006bc0 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8006bbc:	2320      	movs	r3, #32
 8006bbe:	e003      	b.n	8006bc8 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	fab3 f383 	clz	r3, r3
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	6839      	ldr	r1, [r7, #0]
 8006bca:	6849      	ldr	r1, [r1, #4]
 8006bcc:	f001 011f 	and.w	r1, r1, #31
 8006bd0:	408b      	lsls	r3, r1
 8006bd2:	431a      	orrs	r2, r3
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	089b      	lsrs	r3, r3, #2
 8006bde:	1c5a      	adds	r2, r3, #1
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	69db      	ldr	r3, [r3, #28]
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d808      	bhi.n	8006bfa <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6818      	ldr	r0, [r3, #0]
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	6859      	ldr	r1, [r3, #4]
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	f7ff fb18 	bl	800622a <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6818      	ldr	r0, [r3, #0]
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	6819      	ldr	r1, [r3, #0]
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	461a      	mov	r2, r3
 8006c08:	f7ff fb55 	bl	80062b6 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	f280 8097 	bge.w	8006d44 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006c16:	4851      	ldr	r0, [pc, #324]	; (8006d5c <HAL_ADC_ConfigChannel+0x258>)
 8006c18:	f7ff faca 	bl	80061b0 <LL_ADC_GetCommonPathInternalCh>
 8006c1c:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a4f      	ldr	r2, [pc, #316]	; (8006d60 <HAL_ADC_ConfigChannel+0x25c>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d120      	bne.n	8006c6a <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006c28:	69bb      	ldr	r3, [r7, #24]
 8006c2a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d11b      	bne.n	8006c6a <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006c32:	69bb      	ldr	r3, [r7, #24]
 8006c34:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006c38:	4619      	mov	r1, r3
 8006c3a:	4848      	ldr	r0, [pc, #288]	; (8006d5c <HAL_ADC_ConfigChannel+0x258>)
 8006c3c:	f7ff faa6 	bl	800618c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8006c40:	4b48      	ldr	r3, [pc, #288]	; (8006d64 <HAL_ADC_ConfigChannel+0x260>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	099b      	lsrs	r3, r3, #6
 8006c46:	4a48      	ldr	r2, [pc, #288]	; (8006d68 <HAL_ADC_ConfigChannel+0x264>)
 8006c48:	fba2 2303 	umull	r2, r3, r2, r3
 8006c4c:	099a      	lsrs	r2, r3, #6
 8006c4e:	4613      	mov	r3, r2
 8006c50:	005b      	lsls	r3, r3, #1
 8006c52:	4413      	add	r3, r2
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	3301      	adds	r3, #1
 8006c58:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8006c5a:	e002      	b.n	8006c62 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	3b01      	subs	r3, #1
 8006c60:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d1f9      	bne.n	8006c5c <HAL_ADC_ConfigChannel+0x158>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006c68:	e06c      	b.n	8006d44 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a3f      	ldr	r2, [pc, #252]	; (8006d6c <HAL_ADC_ConfigChannel+0x268>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d10c      	bne.n	8006c8e <HAL_ADC_ConfigChannel+0x18a>
 8006c74:	69bb      	ldr	r3, [r7, #24]
 8006c76:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d107      	bne.n	8006c8e <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c84:	4619      	mov	r1, r3
 8006c86:	4835      	ldr	r0, [pc, #212]	; (8006d5c <HAL_ADC_ConfigChannel+0x258>)
 8006c88:	f7ff fa80 	bl	800618c <LL_ADC_SetCommonPathInternalCh>
 8006c8c:	e05a      	b.n	8006d44 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a37      	ldr	r2, [pc, #220]	; (8006d70 <HAL_ADC_ConfigChannel+0x26c>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d155      	bne.n	8006d44 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006c98:	69bb      	ldr	r3, [r7, #24]
 8006c9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d150      	bne.n	8006d44 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006ca2:	69bb      	ldr	r3, [r7, #24]
 8006ca4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006ca8:	4619      	mov	r1, r3
 8006caa:	482c      	ldr	r0, [pc, #176]	; (8006d5c <HAL_ADC_ConfigChannel+0x258>)
 8006cac:	f7ff fa6e 	bl	800618c <LL_ADC_SetCommonPathInternalCh>
 8006cb0:	e048      	b.n	8006d44 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006cba:	d004      	beq.n	8006cc6 <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006cc0:	4a25      	ldr	r2, [pc, #148]	; (8006d58 <HAL_ADC_ConfigChannel+0x254>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d107      	bne.n	8006cd6 <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4619      	mov	r1, r3
 8006cd0:	4610      	mov	r0, r2
 8006cd2:	f7ff fadd 	bl	8006290 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	da32      	bge.n	8006d44 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006cde:	481f      	ldr	r0, [pc, #124]	; (8006d5c <HAL_ADC_ConfigChannel+0x258>)
 8006ce0:	f7ff fa66 	bl	80061b0 <LL_ADC_GetCommonPathInternalCh>
 8006ce4:	61b8      	str	r0, [r7, #24]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a1d      	ldr	r2, [pc, #116]	; (8006d60 <HAL_ADC_ConfigChannel+0x25c>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d107      	bne.n	8006d00 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006cf0:	69bb      	ldr	r3, [r7, #24]
 8006cf2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006cf6:	4619      	mov	r1, r3
 8006cf8:	4818      	ldr	r0, [pc, #96]	; (8006d5c <HAL_ADC_ConfigChannel+0x258>)
 8006cfa:	f7ff fa47 	bl	800618c <LL_ADC_SetCommonPathInternalCh>
 8006cfe:	e021      	b.n	8006d44 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a19      	ldr	r2, [pc, #100]	; (8006d6c <HAL_ADC_ConfigChannel+0x268>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d107      	bne.n	8006d1a <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d10:	4619      	mov	r1, r3
 8006d12:	4812      	ldr	r0, [pc, #72]	; (8006d5c <HAL_ADC_ConfigChannel+0x258>)
 8006d14:	f7ff fa3a 	bl	800618c <LL_ADC_SetCommonPathInternalCh>
 8006d18:	e014      	b.n	8006d44 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a14      	ldr	r2, [pc, #80]	; (8006d70 <HAL_ADC_ConfigChannel+0x26c>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d10f      	bne.n	8006d44 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006d24:	69bb      	ldr	r3, [r7, #24]
 8006d26:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	480b      	ldr	r0, [pc, #44]	; (8006d5c <HAL_ADC_ConfigChannel+0x258>)
 8006d2e:	f7ff fa2d 	bl	800618c <LL_ADC_SetCommonPathInternalCh>
 8006d32:	e007      	b.n	8006d44 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d38:	f043 0220 	orr.w	r2, r3, #32
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006d4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3720      	adds	r7, #32
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}
 8006d56:	bf00      	nop
 8006d58:	80000004 	.word	0x80000004
 8006d5c:	40012708 	.word	0x40012708
 8006d60:	b0001000 	.word	0xb0001000
 8006d64:	20000034 	.word	0x20000034
 8006d68:	053e2d63 	.word	0x053e2d63
 8006d6c:	b8004000 	.word	0xb8004000
 8006d70:	b4002000 	.word	0xb4002000

08006d74 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4618      	mov	r0, r3
 8006d82:	f7ff fb5b 	bl	800643c <LL_ADC_REG_IsConversionOngoing>
 8006d86:	4603      	mov	r3, r0
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d02c      	beq.n	8006de6 <ADC_ConversionStop+0x72>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7ff fb1b 	bl	80063cc <LL_ADC_IsDisableOngoing>
 8006d96:	4603      	mov	r3, r0
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d104      	bne.n	8006da6 <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4618      	mov	r0, r3
 8006da2:	f7ff fb38 	bl	8006416 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006da6:	f7fe faad 	bl	8005304 <HAL_GetTick>
 8006daa:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8006dac:	e014      	b.n	8006dd8 <ADC_ConversionStop+0x64>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006dae:	f7fe faa9 	bl	8005304 <HAL_GetTick>
 8006db2:	4602      	mov	r2, r0
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	1ad3      	subs	r3, r2, r3
 8006db8:	2b02      	cmp	r3, #2
 8006dba:	d90d      	bls.n	8006dd8 <ADC_ConversionStop+0x64>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dc0:	f043 0210 	orr.w	r2, r3, #16
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006dcc:	f043 0201 	orr.w	r2, r3, #1
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e007      	b.n	8006de8 <ADC_ConversionStop+0x74>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	f003 0304 	and.w	r3, r3, #4
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d1e3      	bne.n	8006dae <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8006de6:	2300      	movs	r3, #0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3710      	adds	r7, #16
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b084      	sub	sp, #16
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4618      	mov	r0, r3
 8006e02:	f7ff fad1 	bl	80063a8 <LL_ADC_IsEnabled>
 8006e06:	4603      	mov	r3, r0
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d162      	bne.n	8006ed2 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	689a      	ldr	r2, [r3, #8]
 8006e12:	4b32      	ldr	r3, [pc, #200]	; (8006edc <ADC_Enable+0xec>)
 8006e14:	4013      	ands	r3, r2
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d00d      	beq.n	8006e36 <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e1e:	f043 0210 	orr.w	r2, r3, #16
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e2a:	f043 0201 	orr.w	r2, r3, #1
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8006e32:	2301      	movs	r3, #1
 8006e34:	e04e      	b.n	8006ed4 <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	f7ff fa8e 	bl	800635c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006e40:	4827      	ldr	r0, [pc, #156]	; (8006ee0 <ADC_Enable+0xf0>)
 8006e42:	f7ff f9b5 	bl	80061b0 <LL_ADC_GetCommonPathInternalCh>
 8006e46:	4603      	mov	r3, r0
 8006e48:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d00f      	beq.n	8006e70 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8006e50:	4b24      	ldr	r3, [pc, #144]	; (8006ee4 <ADC_Enable+0xf4>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	099b      	lsrs	r3, r3, #6
 8006e56:	4a24      	ldr	r2, [pc, #144]	; (8006ee8 <ADC_Enable+0xf8>)
 8006e58:	fba2 2303 	umull	r2, r3, r2, r3
 8006e5c:	099b      	lsrs	r3, r3, #6
 8006e5e:	3301      	adds	r3, #1
 8006e60:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006e62:	e002      	b.n	8006e6a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	3b01      	subs	r3, #1
 8006e68:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d1f9      	bne.n	8006e64 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	7e5b      	ldrb	r3, [r3, #25]
 8006e74:	2b01      	cmp	r3, #1
 8006e76:	d02c      	beq.n	8006ed2 <ADC_Enable+0xe2>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8006e78:	f7fe fa44 	bl	8005304 <HAL_GetTick>
 8006e7c:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006e7e:	e021      	b.n	8006ec4 <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4618      	mov	r0, r3
 8006e86:	f7ff fa8f 	bl	80063a8 <LL_ADC_IsEnabled>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d104      	bne.n	8006e9a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4618      	mov	r0, r3
 8006e96:	f7ff fa61 	bl	800635c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006e9a:	f7fe fa33 	bl	8005304 <HAL_GetTick>
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	1ad3      	subs	r3, r2, r3
 8006ea4:	2b02      	cmp	r3, #2
 8006ea6:	d90d      	bls.n	8006ec4 <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eac:	f043 0210 	orr.w	r2, r3, #16
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006eb8:	f043 0201 	orr.w	r2, r3, #1
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	e007      	b.n	8006ed4 <ADC_Enable+0xe4>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f003 0301 	and.w	r3, r3, #1
 8006ece:	2b01      	cmp	r3, #1
 8006ed0:	d1d6      	bne.n	8006e80 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006ed2:	2300      	movs	r3, #0
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	3710      	adds	r7, #16
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd80      	pop	{r7, pc}
 8006edc:	80000017 	.word	0x80000017
 8006ee0:	40012708 	.word	0x40012708
 8006ee4:	20000034 	.word	0x20000034
 8006ee8:	053e2d63 	.word	0x053e2d63

08006eec <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b084      	sub	sp, #16
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4618      	mov	r0, r3
 8006efa:	f7ff fa67 	bl	80063cc <LL_ADC_IsDisableOngoing>
 8006efe:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4618      	mov	r0, r3
 8006f06:	f7ff fa4f 	bl	80063a8 <LL_ADC_IsEnabled>
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d040      	beq.n	8006f92 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d13d      	bne.n	8006f92 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	f003 0305 	and.w	r3, r3, #5
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	d10c      	bne.n	8006f3e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4618      	mov	r0, r3
 8006f2a:	f7ff fa2a 	bl	8006382 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	2203      	movs	r2, #3
 8006f34:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006f36:	f7fe f9e5 	bl	8005304 <HAL_GetTick>
 8006f3a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006f3c:	e022      	b.n	8006f84 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f42:	f043 0210 	orr.w	r2, r3, #16
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f4e:	f043 0201 	orr.w	r2, r3, #1
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	e01c      	b.n	8006f94 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006f5a:	f7fe f9d3 	bl	8005304 <HAL_GetTick>
 8006f5e:	4602      	mov	r2, r0
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	1ad3      	subs	r3, r2, r3
 8006f64:	2b02      	cmp	r3, #2
 8006f66:	d90d      	bls.n	8006f84 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f6c:	f043 0210 	orr.w	r2, r3, #16
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f78:	f043 0201 	orr.w	r2, r3, #1
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	e007      	b.n	8006f94 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	f003 0301 	and.w	r3, r3, #1
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d1e3      	bne.n	8006f5a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006f92:	2300      	movs	r3, #0
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	3710      	adds	r7, #16
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bd80      	pop	{r7, pc}

08006f9c <LL_ADC_IsEnabled>:
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	689b      	ldr	r3, [r3, #8]
 8006fa8:	f003 0301 	and.w	r3, r3, #1
 8006fac:	2b01      	cmp	r3, #1
 8006fae:	d101      	bne.n	8006fb4 <LL_ADC_IsEnabled+0x18>
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	e000      	b.n	8006fb6 <LL_ADC_IsEnabled+0x1a>
 8006fb4:	2300      	movs	r3, #0
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	370c      	adds	r7, #12
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bc80      	pop	{r7}
 8006fbe:	4770      	bx	lr

08006fc0 <LL_ADC_IsCalibrationOnGoing>:
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b083      	sub	sp, #12
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	689b      	ldr	r3, [r3, #8]
 8006fcc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006fd0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006fd4:	d101      	bne.n	8006fda <LL_ADC_IsCalibrationOnGoing+0x1a>
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e000      	b.n	8006fdc <LL_ADC_IsCalibrationOnGoing+0x1c>
 8006fda:	2300      	movs	r3, #0
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	370c      	adds	r7, #12
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bc80      	pop	{r7}
 8006fe4:	4770      	bx	lr

08006fe6 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8006fe6:	b580      	push	{r7, lr}
 8006fe8:	b086      	sub	sp, #24
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d101      	bne.n	8007000 <HAL_ADCEx_Calibration_Start+0x1a>
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	e068      	b.n	80070d2 <HAL_ADCEx_Calibration_Start+0xec>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f7ff ff6f 	bl	8006eec <ADC_Disable>
 800700e:	4603      	mov	r3, r0
 8007010:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4618      	mov	r0, r3
 8007018:	f7ff ffc0 	bl	8006f9c <LL_ADC_IsEnabled>
 800701c:	4603      	mov	r3, r0
 800701e:	2b00      	cmp	r3, #0
 8007020:	d14c      	bne.n	80070bc <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007026:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800702a:	f043 0202 	orr.w	r2, r3, #2
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	f003 0303 	and.w	r3, r3, #3
 800703c:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	68da      	ldr	r2, [r3, #12]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f022 0203 	bic.w	r2, r2, #3
 800704c:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	689a      	ldr	r2, [r3, #8]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800705c:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800705e:	e014      	b.n	800708a <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	3301      	adds	r3, #1
 8007064:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 800706c:	d30d      	bcc.n	800708a <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007072:	f023 0312 	bic.w	r3, r3, #18
 8007076:	f043 0210 	orr.w	r2, r3, #16
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2200      	movs	r2, #0
 8007082:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	e023      	b.n	80070d2 <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4618      	mov	r0, r3
 8007090:	f7ff ff96 	bl	8006fc0 <LL_ADC_IsCalibrationOnGoing>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d1e2      	bne.n	8007060 <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	68d9      	ldr	r1, [r3, #12]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	693a      	ldr	r2, [r7, #16]
 80070a6:	430a      	orrs	r2, r1
 80070a8:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070ae:	f023 0303 	bic.w	r3, r3, #3
 80070b2:	f043 0201 	orr.w	r2, r3, #1
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	659a      	str	r2, [r3, #88]	; 0x58
 80070ba:	e005      	b.n	80070c8 <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070c0:	f043 0210 	orr.w	r2, r3, #16
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2200      	movs	r2, #0
 80070cc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80070d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	3718      	adds	r7, #24
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd80      	pop	{r7, pc}
	...

080070dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80070dc:	b480      	push	{r7}
 80070de:	b085      	sub	sp, #20
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f003 0307 	and.w	r3, r3, #7
 80070ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80070ec:	4b0c      	ldr	r3, [pc, #48]	; (8007120 <__NVIC_SetPriorityGrouping+0x44>)
 80070ee:	68db      	ldr	r3, [r3, #12]
 80070f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80070f2:	68ba      	ldr	r2, [r7, #8]
 80070f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80070f8:	4013      	ands	r3, r2
 80070fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007104:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007108:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800710c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800710e:	4a04      	ldr	r2, [pc, #16]	; (8007120 <__NVIC_SetPriorityGrouping+0x44>)
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	60d3      	str	r3, [r2, #12]
}
 8007114:	bf00      	nop
 8007116:	3714      	adds	r7, #20
 8007118:	46bd      	mov	sp, r7
 800711a:	bc80      	pop	{r7}
 800711c:	4770      	bx	lr
 800711e:	bf00      	nop
 8007120:	e000ed00 	.word	0xe000ed00

08007124 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007124:	b480      	push	{r7}
 8007126:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007128:	4b04      	ldr	r3, [pc, #16]	; (800713c <__NVIC_GetPriorityGrouping+0x18>)
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	0a1b      	lsrs	r3, r3, #8
 800712e:	f003 0307 	and.w	r3, r3, #7
}
 8007132:	4618      	mov	r0, r3
 8007134:	46bd      	mov	sp, r7
 8007136:	bc80      	pop	{r7}
 8007138:	4770      	bx	lr
 800713a:	bf00      	nop
 800713c:	e000ed00 	.word	0xe000ed00

08007140 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007140:	b480      	push	{r7}
 8007142:	b083      	sub	sp, #12
 8007144:	af00      	add	r7, sp, #0
 8007146:	4603      	mov	r3, r0
 8007148:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800714a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800714e:	2b00      	cmp	r3, #0
 8007150:	db0b      	blt.n	800716a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007152:	79fb      	ldrb	r3, [r7, #7]
 8007154:	f003 021f 	and.w	r2, r3, #31
 8007158:	4906      	ldr	r1, [pc, #24]	; (8007174 <__NVIC_EnableIRQ+0x34>)
 800715a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800715e:	095b      	lsrs	r3, r3, #5
 8007160:	2001      	movs	r0, #1
 8007162:	fa00 f202 	lsl.w	r2, r0, r2
 8007166:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800716a:	bf00      	nop
 800716c:	370c      	adds	r7, #12
 800716e:	46bd      	mov	sp, r7
 8007170:	bc80      	pop	{r7}
 8007172:	4770      	bx	lr
 8007174:	e000e100 	.word	0xe000e100

08007178 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007178:	b480      	push	{r7}
 800717a:	b083      	sub	sp, #12
 800717c:	af00      	add	r7, sp, #0
 800717e:	4603      	mov	r3, r0
 8007180:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007186:	2b00      	cmp	r3, #0
 8007188:	db12      	blt.n	80071b0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800718a:	79fb      	ldrb	r3, [r7, #7]
 800718c:	f003 021f 	and.w	r2, r3, #31
 8007190:	490a      	ldr	r1, [pc, #40]	; (80071bc <__NVIC_DisableIRQ+0x44>)
 8007192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007196:	095b      	lsrs	r3, r3, #5
 8007198:	2001      	movs	r0, #1
 800719a:	fa00 f202 	lsl.w	r2, r0, r2
 800719e:	3320      	adds	r3, #32
 80071a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80071a4:	f3bf 8f4f 	dsb	sy
}
 80071a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80071aa:	f3bf 8f6f 	isb	sy
}
 80071ae:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80071b0:	bf00      	nop
 80071b2:	370c      	adds	r7, #12
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bc80      	pop	{r7}
 80071b8:	4770      	bx	lr
 80071ba:	bf00      	nop
 80071bc:	e000e100 	.word	0xe000e100

080071c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b083      	sub	sp, #12
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	4603      	mov	r3, r0
 80071c8:	6039      	str	r1, [r7, #0]
 80071ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	db0a      	blt.n	80071ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	b2da      	uxtb	r2, r3
 80071d8:	490c      	ldr	r1, [pc, #48]	; (800720c <__NVIC_SetPriority+0x4c>)
 80071da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071de:	0112      	lsls	r2, r2, #4
 80071e0:	b2d2      	uxtb	r2, r2
 80071e2:	440b      	add	r3, r1
 80071e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80071e8:	e00a      	b.n	8007200 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	b2da      	uxtb	r2, r3
 80071ee:	4908      	ldr	r1, [pc, #32]	; (8007210 <__NVIC_SetPriority+0x50>)
 80071f0:	79fb      	ldrb	r3, [r7, #7]
 80071f2:	f003 030f 	and.w	r3, r3, #15
 80071f6:	3b04      	subs	r3, #4
 80071f8:	0112      	lsls	r2, r2, #4
 80071fa:	b2d2      	uxtb	r2, r2
 80071fc:	440b      	add	r3, r1
 80071fe:	761a      	strb	r2, [r3, #24]
}
 8007200:	bf00      	nop
 8007202:	370c      	adds	r7, #12
 8007204:	46bd      	mov	sp, r7
 8007206:	bc80      	pop	{r7}
 8007208:	4770      	bx	lr
 800720a:	bf00      	nop
 800720c:	e000e100 	.word	0xe000e100
 8007210:	e000ed00 	.word	0xe000ed00

08007214 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007214:	b480      	push	{r7}
 8007216:	b089      	sub	sp, #36	; 0x24
 8007218:	af00      	add	r7, sp, #0
 800721a:	60f8      	str	r0, [r7, #12]
 800721c:	60b9      	str	r1, [r7, #8]
 800721e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f003 0307 	and.w	r3, r3, #7
 8007226:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007228:	69fb      	ldr	r3, [r7, #28]
 800722a:	f1c3 0307 	rsb	r3, r3, #7
 800722e:	2b04      	cmp	r3, #4
 8007230:	bf28      	it	cs
 8007232:	2304      	movcs	r3, #4
 8007234:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007236:	69fb      	ldr	r3, [r7, #28]
 8007238:	3304      	adds	r3, #4
 800723a:	2b06      	cmp	r3, #6
 800723c:	d902      	bls.n	8007244 <NVIC_EncodePriority+0x30>
 800723e:	69fb      	ldr	r3, [r7, #28]
 8007240:	3b03      	subs	r3, #3
 8007242:	e000      	b.n	8007246 <NVIC_EncodePriority+0x32>
 8007244:	2300      	movs	r3, #0
 8007246:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007248:	f04f 32ff 	mov.w	r2, #4294967295
 800724c:	69bb      	ldr	r3, [r7, #24]
 800724e:	fa02 f303 	lsl.w	r3, r2, r3
 8007252:	43da      	mvns	r2, r3
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	401a      	ands	r2, r3
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800725c:	f04f 31ff 	mov.w	r1, #4294967295
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	fa01 f303 	lsl.w	r3, r1, r3
 8007266:	43d9      	mvns	r1, r3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800726c:	4313      	orrs	r3, r2
         );
}
 800726e:	4618      	mov	r0, r3
 8007270:	3724      	adds	r7, #36	; 0x24
 8007272:	46bd      	mov	sp, r7
 8007274:	bc80      	pop	{r7}
 8007276:	4770      	bx	lr

08007278 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b082      	sub	sp, #8
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f7ff ff2b 	bl	80070dc <__NVIC_SetPriorityGrouping>
}
 8007286:	bf00      	nop
 8007288:	3708      	adds	r7, #8
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}

0800728e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800728e:	b580      	push	{r7, lr}
 8007290:	b086      	sub	sp, #24
 8007292:	af00      	add	r7, sp, #0
 8007294:	4603      	mov	r3, r0
 8007296:	60b9      	str	r1, [r7, #8]
 8007298:	607a      	str	r2, [r7, #4]
 800729a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800729c:	f7ff ff42 	bl	8007124 <__NVIC_GetPriorityGrouping>
 80072a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	68b9      	ldr	r1, [r7, #8]
 80072a6:	6978      	ldr	r0, [r7, #20]
 80072a8:	f7ff ffb4 	bl	8007214 <NVIC_EncodePriority>
 80072ac:	4602      	mov	r2, r0
 80072ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072b2:	4611      	mov	r1, r2
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7ff ff83 	bl	80071c0 <__NVIC_SetPriority>
}
 80072ba:	bf00      	nop
 80072bc:	3718      	adds	r7, #24
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}

080072c2 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80072c2:	b580      	push	{r7, lr}
 80072c4:	b082      	sub	sp, #8
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	4603      	mov	r3, r0
 80072ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80072cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072d0:	4618      	mov	r0, r3
 80072d2:	f7ff ff35 	bl	8007140 <__NVIC_EnableIRQ>
}
 80072d6:	bf00      	nop
 80072d8:	3708      	adds	r7, #8
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}

080072de <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80072de:	b580      	push	{r7, lr}
 80072e0:	b082      	sub	sp, #8
 80072e2:	af00      	add	r7, sp, #0
 80072e4:	4603      	mov	r3, r0
 80072e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80072e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072ec:	4618      	mov	r0, r3
 80072ee:	f7ff ff43 	bl	8007178 <__NVIC_DisableIRQ>
}
 80072f2:	bf00      	nop
 80072f4:	3708      	adds	r7, #8
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
	...

080072fc <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b082      	sub	sp, #8
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d101      	bne.n	800730e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	e08e      	b.n	800742c <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	461a      	mov	r2, r3
 8007314:	4b47      	ldr	r3, [pc, #284]	; (8007434 <HAL_DMA_Init+0x138>)
 8007316:	429a      	cmp	r2, r3
 8007318:	d80f      	bhi.n	800733a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	461a      	mov	r2, r3
 8007320:	4b45      	ldr	r3, [pc, #276]	; (8007438 <HAL_DMA_Init+0x13c>)
 8007322:	4413      	add	r3, r2
 8007324:	4a45      	ldr	r2, [pc, #276]	; (800743c <HAL_DMA_Init+0x140>)
 8007326:	fba2 2303 	umull	r2, r3, r2, r3
 800732a:	091b      	lsrs	r3, r3, #4
 800732c:	009a      	lsls	r2, r3, #2
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	4a42      	ldr	r2, [pc, #264]	; (8007440 <HAL_DMA_Init+0x144>)
 8007336:	641a      	str	r2, [r3, #64]	; 0x40
 8007338:	e00e      	b.n	8007358 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	461a      	mov	r2, r3
 8007340:	4b40      	ldr	r3, [pc, #256]	; (8007444 <HAL_DMA_Init+0x148>)
 8007342:	4413      	add	r3, r2
 8007344:	4a3d      	ldr	r2, [pc, #244]	; (800743c <HAL_DMA_Init+0x140>)
 8007346:	fba2 2303 	umull	r2, r3, r2, r3
 800734a:	091b      	lsrs	r3, r3, #4
 800734c:	009a      	lsls	r2, r3, #2
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	4a3c      	ldr	r2, [pc, #240]	; (8007448 <HAL_DMA_Init+0x14c>)
 8007356:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2202      	movs	r2, #2
 800735c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	6812      	ldr	r2, [r2, #0]
 800736a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800736e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007372:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	6819      	ldr	r1, [r3, #0]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	689a      	ldr	r2, [r3, #8]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	68db      	ldr	r3, [r3, #12]
 8007382:	431a      	orrs	r2, r3
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	691b      	ldr	r3, [r3, #16]
 8007388:	431a      	orrs	r2, r3
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	695b      	ldr	r3, [r3, #20]
 800738e:	431a      	orrs	r2, r3
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	699b      	ldr	r3, [r3, #24]
 8007394:	431a      	orrs	r2, r3
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	69db      	ldr	r3, [r3, #28]
 800739a:	431a      	orrs	r2, r3
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6a1b      	ldr	r3, [r3, #32]
 80073a0:	431a      	orrs	r2, r3
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	430a      	orrs	r2, r1
 80073a8:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 fb60 	bl	8007a70 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80073b8:	d102      	bne.n	80073c0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2200      	movs	r2, #0
 80073be:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	685a      	ldr	r2, [r3, #4]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073c8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80073cc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80073d6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d010      	beq.n	8007402 <HAL_DMA_Init+0x106>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	2b04      	cmp	r3, #4
 80073e6:	d80c      	bhi.n	8007402 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f000 fb89 	bl	8007b00 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073f2:	2200      	movs	r2, #0
 80073f4:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073fa:	687a      	ldr	r2, [r7, #4]
 80073fc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80073fe:	605a      	str	r2, [r3, #4]
 8007400:	e008      	b.n	8007414 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2200      	movs	r2, #0
 800740c:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2200      	movs	r2, #0
 8007418:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2201      	movs	r2, #1
 800741e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2200      	movs	r2, #0
 8007426:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3708      	adds	r7, #8
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}
 8007434:	40020407 	.word	0x40020407
 8007438:	bffdfff8 	.word	0xbffdfff8
 800743c:	cccccccd 	.word	0xcccccccd
 8007440:	40020000 	.word	0x40020000
 8007444:	bffdfbf8 	.word	0xbffdfbf8
 8007448:	40020400 	.word	0x40020400

0800744c <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b082      	sub	sp, #8
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d101      	bne.n	800745e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800745a:	2301      	movs	r3, #1
 800745c:	e07b      	b.n	8007556 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f022 0201 	bic.w	r2, r2, #1
 800746c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	461a      	mov	r2, r3
 8007474:	4b3a      	ldr	r3, [pc, #232]	; (8007560 <HAL_DMA_DeInit+0x114>)
 8007476:	429a      	cmp	r2, r3
 8007478:	d80f      	bhi.n	800749a <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	461a      	mov	r2, r3
 8007480:	4b38      	ldr	r3, [pc, #224]	; (8007564 <HAL_DMA_DeInit+0x118>)
 8007482:	4413      	add	r3, r2
 8007484:	4a38      	ldr	r2, [pc, #224]	; (8007568 <HAL_DMA_DeInit+0x11c>)
 8007486:	fba2 2303 	umull	r2, r3, r2, r3
 800748a:	091b      	lsrs	r3, r3, #4
 800748c:	009a      	lsls	r2, r3, #2
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	4a35      	ldr	r2, [pc, #212]	; (800756c <HAL_DMA_DeInit+0x120>)
 8007496:	641a      	str	r2, [r3, #64]	; 0x40
 8007498:	e00e      	b.n	80074b8 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	461a      	mov	r2, r3
 80074a0:	4b33      	ldr	r3, [pc, #204]	; (8007570 <HAL_DMA_DeInit+0x124>)
 80074a2:	4413      	add	r3, r2
 80074a4:	4a30      	ldr	r2, [pc, #192]	; (8007568 <HAL_DMA_DeInit+0x11c>)
 80074a6:	fba2 2303 	umull	r2, r3, r2, r3
 80074aa:	091b      	lsrs	r3, r3, #4
 80074ac:	009a      	lsls	r2, r3, #2
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	4a2f      	ldr	r2, [pc, #188]	; (8007574 <HAL_DMA_DeInit+0x128>)
 80074b6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	2200      	movs	r2, #0
 80074be:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074c4:	f003 021c 	and.w	r2, r3, #28
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074cc:	2101      	movs	r1, #1
 80074ce:	fa01 f202 	lsl.w	r2, r1, r2
 80074d2:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f000 facb 	bl	8007a70 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074de:	2200      	movs	r2, #0
 80074e0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80074ea:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d00f      	beq.n	8007514 <HAL_DMA_DeInit+0xc8>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	2b04      	cmp	r3, #4
 80074fa:	d80b      	bhi.n	8007514 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f000 faff 	bl	8007b00 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007506:	2200      	movs	r2, #0
 8007508:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007512:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2200      	movs	r2, #0
 8007518:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2200      	movs	r2, #0
 800751e:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2200      	movs	r2, #0
 8007530:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2200      	movs	r2, #0
 8007536:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2200      	movs	r2, #0
 8007542:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2200      	movs	r2, #0
 8007548:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2200      	movs	r2, #0
 8007550:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007554:	2300      	movs	r3, #0
}
 8007556:	4618      	mov	r0, r3
 8007558:	3708      	adds	r7, #8
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
 800755e:	bf00      	nop
 8007560:	40020407 	.word	0x40020407
 8007564:	bffdfff8 	.word	0xbffdfff8
 8007568:	cccccccd 	.word	0xcccccccd
 800756c:	40020000 	.word	0x40020000
 8007570:	bffdfbf8 	.word	0xbffdfbf8
 8007574:	40020400 	.word	0x40020400

08007578 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b086      	sub	sp, #24
 800757c:	af00      	add	r7, sp, #0
 800757e:	60f8      	str	r0, [r7, #12]
 8007580:	60b9      	str	r1, [r7, #8]
 8007582:	607a      	str	r2, [r7, #4]
 8007584:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007586:	2300      	movs	r3, #0
 8007588:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007590:	2b01      	cmp	r3, #1
 8007592:	d101      	bne.n	8007598 <HAL_DMA_Start_IT+0x20>
 8007594:	2302      	movs	r3, #2
 8007596:	e069      	b.n	800766c <HAL_DMA_Start_IT+0xf4>
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2201      	movs	r2, #1
 800759c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d155      	bne.n	8007658 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2202      	movs	r2, #2
 80075b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2200      	movs	r2, #0
 80075b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	681a      	ldr	r2, [r3, #0]
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f022 0201 	bic.w	r2, r2, #1
 80075c8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	687a      	ldr	r2, [r7, #4]
 80075ce:	68b9      	ldr	r1, [r7, #8]
 80075d0:	68f8      	ldr	r0, [r7, #12]
 80075d2:	f000 fa0f 	bl	80079f4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d008      	beq.n	80075f0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	681a      	ldr	r2, [r3, #0]
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f042 020e 	orr.w	r2, r2, #14
 80075ec:	601a      	str	r2, [r3, #0]
 80075ee:	e00f      	b.n	8007610 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	681a      	ldr	r2, [r3, #0]
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f022 0204 	bic.w	r2, r2, #4
 80075fe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f042 020a 	orr.w	r2, r2, #10
 800760e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800761a:	2b00      	cmp	r3, #0
 800761c:	d007      	beq.n	800762e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007628:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800762c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007632:	2b00      	cmp	r3, #0
 8007634:	d007      	beq.n	8007646 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007640:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007644:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	681a      	ldr	r2, [r3, #0]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f042 0201 	orr.w	r2, r2, #1
 8007654:	601a      	str	r2, [r3, #0]
 8007656:	e008      	b.n	800766a <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2280      	movs	r2, #128	; 0x80
 800765c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2200      	movs	r2, #0
 8007662:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800766a:	7dfb      	ldrb	r3, [r7, #23]
}
 800766c:	4618      	mov	r0, r3
 800766e:	3718      	adds	r7, #24
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007674:	b480      	push	{r7}
 8007676:	b083      	sub	sp, #12
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d101      	bne.n	8007686 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	e04f      	b.n	8007726 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800768c:	b2db      	uxtb	r3, r3
 800768e:	2b02      	cmp	r3, #2
 8007690:	d008      	beq.n	80076a4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2204      	movs	r2, #4
 8007696:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2200      	movs	r2, #0
 800769c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	e040      	b.n	8007726 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f022 020e 	bic.w	r2, r2, #14
 80076b2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076b8:	681a      	ldr	r2, [r3, #0]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80076c2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f022 0201 	bic.w	r2, r2, #1
 80076d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076d8:	f003 021c 	and.w	r2, r3, #28
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e0:	2101      	movs	r1, #1
 80076e2:	fa01 f202 	lsl.w	r2, r1, r2
 80076e6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80076f0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d00c      	beq.n	8007714 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076fe:	681a      	ldr	r2, [r3, #0]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007704:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007708:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800770e:	687a      	ldr	r2, [r7, #4]
 8007710:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007712:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2200      	movs	r2, #0
 8007720:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8007724:	2300      	movs	r3, #0
}
 8007726:	4618      	mov	r0, r3
 8007728:	370c      	adds	r7, #12
 800772a:	46bd      	mov	sp, r7
 800772c:	bc80      	pop	{r7}
 800772e:	4770      	bx	lr

08007730 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b084      	sub	sp, #16
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007738:	2300      	movs	r3, #0
 800773a:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007742:	b2db      	uxtb	r3, r3
 8007744:	2b02      	cmp	r3, #2
 8007746:	d005      	beq.n	8007754 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2204      	movs	r2, #4
 800774c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	73fb      	strb	r3, [r7, #15]
 8007752:	e047      	b.n	80077e4 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f022 020e 	bic.w	r2, r2, #14
 8007762:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f022 0201 	bic.w	r2, r2, #1
 8007772:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007778:	681a      	ldr	r2, [r3, #0]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800777e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007782:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007788:	f003 021c 	and.w	r2, r3, #28
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007790:	2101      	movs	r1, #1
 8007792:	fa01 f202 	lsl.w	r2, r1, r2
 8007796:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800779c:	687a      	ldr	r2, [r7, #4]
 800779e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80077a0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d00c      	beq.n	80077c4 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80077b8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077be:	687a      	ldr	r2, [r7, #4]
 80077c0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80077c2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2201      	movs	r2, #1
 80077c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2200      	movs	r2, #0
 80077d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d003      	beq.n	80077e4 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	4798      	blx	r3
    }
  }
  return status;
 80077e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3710      	adds	r7, #16
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}
	...

080077f0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b084      	sub	sp, #16
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800780c:	f003 031c 	and.w	r3, r3, #28
 8007810:	2204      	movs	r2, #4
 8007812:	409a      	lsls	r2, r3
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	4013      	ands	r3, r2
 8007818:	2b00      	cmp	r3, #0
 800781a:	d027      	beq.n	800786c <HAL_DMA_IRQHandler+0x7c>
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	f003 0304 	and.w	r3, r3, #4
 8007822:	2b00      	cmp	r3, #0
 8007824:	d022      	beq.n	800786c <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f003 0320 	and.w	r3, r3, #32
 8007830:	2b00      	cmp	r3, #0
 8007832:	d107      	bne.n	8007844 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f022 0204 	bic.w	r2, r2, #4
 8007842:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007848:	f003 021c 	and.w	r2, r3, #28
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007850:	2104      	movs	r1, #4
 8007852:	fa01 f202 	lsl.w	r2, r1, r2
 8007856:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800785c:	2b00      	cmp	r3, #0
 800785e:	f000 8081 	beq.w	8007964 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800786a:	e07b      	b.n	8007964 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007870:	f003 031c 	and.w	r3, r3, #28
 8007874:	2202      	movs	r2, #2
 8007876:	409a      	lsls	r2, r3
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	4013      	ands	r3, r2
 800787c:	2b00      	cmp	r3, #0
 800787e:	d03d      	beq.n	80078fc <HAL_DMA_IRQHandler+0x10c>
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	f003 0302 	and.w	r3, r3, #2
 8007886:	2b00      	cmp	r3, #0
 8007888:	d038      	beq.n	80078fc <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f003 0320 	and.w	r3, r3, #32
 8007894:	2b00      	cmp	r3, #0
 8007896:	d10b      	bne.n	80078b0 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	681a      	ldr	r2, [r3, #0]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f022 020a 	bic.w	r2, r2, #10
 80078a6:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	461a      	mov	r2, r3
 80078b6:	4b2e      	ldr	r3, [pc, #184]	; (8007970 <HAL_DMA_IRQHandler+0x180>)
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d909      	bls.n	80078d0 <HAL_DMA_IRQHandler+0xe0>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078c0:	f003 031c 	and.w	r3, r3, #28
 80078c4:	4a2b      	ldr	r2, [pc, #172]	; (8007974 <HAL_DMA_IRQHandler+0x184>)
 80078c6:	2102      	movs	r1, #2
 80078c8:	fa01 f303 	lsl.w	r3, r1, r3
 80078cc:	6053      	str	r3, [r2, #4]
 80078ce:	e008      	b.n	80078e2 <HAL_DMA_IRQHandler+0xf2>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078d4:	f003 031c 	and.w	r3, r3, #28
 80078d8:	4a27      	ldr	r2, [pc, #156]	; (8007978 <HAL_DMA_IRQHandler+0x188>)
 80078da:	2102      	movs	r1, #2
 80078dc:	fa01 f303 	lsl.w	r3, r1, r3
 80078e0:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2200      	movs	r2, #0
 80078e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d038      	beq.n	8007964 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80078fa:	e033      	b.n	8007964 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007900:	f003 031c 	and.w	r3, r3, #28
 8007904:	2208      	movs	r2, #8
 8007906:	409a      	lsls	r2, r3
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	4013      	ands	r3, r2
 800790c:	2b00      	cmp	r3, #0
 800790e:	d02a      	beq.n	8007966 <HAL_DMA_IRQHandler+0x176>
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	f003 0308 	and.w	r3, r3, #8
 8007916:	2b00      	cmp	r3, #0
 8007918:	d025      	beq.n	8007966 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f022 020e 	bic.w	r2, r2, #14
 8007928:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800792e:	f003 021c 	and.w	r2, r3, #28
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007936:	2101      	movs	r1, #1
 8007938:	fa01 f202 	lsl.w	r2, r1, r2
 800793c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2201      	movs	r2, #1
 8007942:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2201      	movs	r2, #1
 8007948:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2200      	movs	r2, #0
 8007950:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007958:	2b00      	cmp	r3, #0
 800795a:	d004      	beq.n	8007966 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007964:	bf00      	nop
 8007966:	bf00      	nop
}
 8007968:	3710      	adds	r7, #16
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
 800796e:	bf00      	nop
 8007970:	40020080 	.word	0x40020080
 8007974:	40020400 	.word	0x40020400
 8007978:	40020000 	.word	0x40020000

0800797c <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800798a:	b2db      	uxtb	r3, r3
}
 800798c:	4618      	mov	r0, r3
 800798e:	370c      	adds	r7, #12
 8007990:	46bd      	mov	sp, r7
 8007992:	bc80      	pop	{r7}
 8007994:	4770      	bx	lr

08007996 <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 8007996:	b480      	push	{r7}
 8007998:	b085      	sub	sp, #20
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
 800799e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80079a0:	2300      	movs	r3, #0
 80079a2:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d103      	bne.n	80079b2 <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 80079aa:	2301      	movs	r3, #1
 80079ac:	72fb      	strb	r3, [r7, #11]
    return status;
 80079ae:	7afb      	ldrb	r3, [r7, #11]
 80079b0:	e01b      	b.n	80079ea <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	f003 0310 	and.w	r3, r3, #16
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d00d      	beq.n	80079e0 <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d004      	beq.n	80079d8 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80079d4:	60fb      	str	r3, [r7, #12]
 80079d6:	e003      	b.n	80079e0 <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80079de:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	68fa      	ldr	r2, [r7, #12]
 80079e6:	601a      	str	r2, [r3, #0]

  return status;
 80079e8:	7afb      	ldrb	r3, [r7, #11]
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3714      	adds	r7, #20
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bc80      	pop	{r7}
 80079f2:	4770      	bx	lr

080079f4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b085      	sub	sp, #20
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	60f8      	str	r0, [r7, #12]
 80079fc:	60b9      	str	r1, [r7, #8]
 80079fe:	607a      	str	r2, [r7, #4]
 8007a00:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a06:	68fa      	ldr	r2, [r7, #12]
 8007a08:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007a0a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d004      	beq.n	8007a1e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a18:	68fa      	ldr	r2, [r7, #12]
 8007a1a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007a1c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a22:	f003 021c 	and.w	r2, r3, #28
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a2a:	2101      	movs	r1, #1
 8007a2c:	fa01 f202 	lsl.w	r2, r1, r2
 8007a30:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	683a      	ldr	r2, [r7, #0]
 8007a38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	2b10      	cmp	r3, #16
 8007a40:	d108      	bne.n	8007a54 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	687a      	ldr	r2, [r7, #4]
 8007a48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	68ba      	ldr	r2, [r7, #8]
 8007a50:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007a52:	e007      	b.n	8007a64 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	68ba      	ldr	r2, [r7, #8]
 8007a5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	687a      	ldr	r2, [r7, #4]
 8007a62:	60da      	str	r2, [r3, #12]
}
 8007a64:	bf00      	nop
 8007a66:	3714      	adds	r7, #20
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bc80      	pop	{r7}
 8007a6c:	4770      	bx	lr
	...

08007a70 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b085      	sub	sp, #20
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	4b1c      	ldr	r3, [pc, #112]	; (8007af0 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d813      	bhi.n	8007aac <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a88:	089b      	lsrs	r3, r3, #2
 8007a8a:	009b      	lsls	r3, r3, #2
 8007a8c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007a90:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	b2db      	uxtb	r3, r3
 8007a9e:	3b08      	subs	r3, #8
 8007aa0:	4a14      	ldr	r2, [pc, #80]	; (8007af4 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8007aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8007aa6:	091b      	lsrs	r3, r3, #4
 8007aa8:	60fb      	str	r3, [r7, #12]
 8007aaa:	e011      	b.n	8007ad0 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ab0:	089b      	lsrs	r3, r3, #2
 8007ab2:	009a      	lsls	r2, r3, #2
 8007ab4:	4b10      	ldr	r3, [pc, #64]	; (8007af8 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8007ab6:	4413      	add	r3, r2
 8007ab8:	687a      	ldr	r2, [r7, #4]
 8007aba:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	3b08      	subs	r3, #8
 8007ac4:	4a0b      	ldr	r2, [pc, #44]	; (8007af4 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8007ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8007aca:	091b      	lsrs	r3, r3, #4
 8007acc:	3307      	adds	r3, #7
 8007ace:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	4a0a      	ldr	r2, [pc, #40]	; (8007afc <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8007ad4:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	f003 031f 	and.w	r3, r3, #31
 8007adc:	2201      	movs	r2, #1
 8007ade:	409a      	lsls	r2, r3
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007ae4:	bf00      	nop
 8007ae6:	3714      	adds	r7, #20
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bc80      	pop	{r7}
 8007aec:	4770      	bx	lr
 8007aee:	bf00      	nop
 8007af0:	40020407 	.word	0x40020407
 8007af4:	cccccccd 	.word	0xcccccccd
 8007af8:	4002081c 	.word	0x4002081c
 8007afc:	40020880 	.word	0x40020880

08007b00 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b085      	sub	sp, #20
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b10:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007b12:	68fa      	ldr	r2, [r7, #12]
 8007b14:	4b0a      	ldr	r3, [pc, #40]	; (8007b40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007b16:	4413      	add	r3, r2
 8007b18:	009b      	lsls	r3, r3, #2
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	4a08      	ldr	r2, [pc, #32]	; (8007b44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007b24:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	3b01      	subs	r3, #1
 8007b2a:	f003 0303 	and.w	r3, r3, #3
 8007b2e:	2201      	movs	r2, #1
 8007b30:	409a      	lsls	r2, r3
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8007b36:	bf00      	nop
 8007b38:	3714      	adds	r7, #20
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bc80      	pop	{r7}
 8007b3e:	4770      	bx	lr
 8007b40:	1000823f 	.word	0x1000823f
 8007b44:	40020940 	.word	0x40020940

08007b48 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b087      	sub	sp, #28
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	60f8      	str	r0, [r7, #12]
 8007b50:	460b      	mov	r3, r1
 8007b52:	607a      	str	r2, [r7, #4]
 8007b54:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8007b56:	2300      	movs	r3, #0
 8007b58:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8007b5a:	7afb      	ldrb	r3, [r7, #11]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d103      	bne.n	8007b68 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	687a      	ldr	r2, [r7, #4]
 8007b64:	605a      	str	r2, [r3, #4]
      break;
 8007b66:	e002      	b.n	8007b6e <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	75fb      	strb	r3, [r7, #23]
      break;
 8007b6c:	bf00      	nop
  }

  return status;
 8007b6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	371c      	adds	r7, #28
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bc80      	pop	{r7}
 8007b78:	4770      	bx	lr

08007b7a <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8007b7a:	b480      	push	{r7}
 8007b7c:	b083      	sub	sp, #12
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	6078      	str	r0, [r7, #4]
 8007b82:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d101      	bne.n	8007b8e <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	e003      	b.n	8007b96 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	683a      	ldr	r2, [r7, #0]
 8007b92:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007b94:	2300      	movs	r3, #0
  }
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	370c      	adds	r7, #12
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bc80      	pop	{r7}
 8007b9e:	4770      	bx	lr

08007ba0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b087      	sub	sp, #28
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007baa:	2300      	movs	r3, #0
 8007bac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007bae:	e140      	b.n	8007e32 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	681a      	ldr	r2, [r3, #0]
 8007bb4:	2101      	movs	r1, #1
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	fa01 f303 	lsl.w	r3, r1, r3
 8007bbc:	4013      	ands	r3, r2
 8007bbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	f000 8132 	beq.w	8007e2c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d00b      	beq.n	8007be8 <HAL_GPIO_Init+0x48>
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	2b02      	cmp	r3, #2
 8007bd6:	d007      	beq.n	8007be8 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007bdc:	2b11      	cmp	r3, #17
 8007bde:	d003      	beq.n	8007be8 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	2b12      	cmp	r3, #18
 8007be6:	d130      	bne.n	8007c4a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	005b      	lsls	r3, r3, #1
 8007bf2:	2203      	movs	r2, #3
 8007bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8007bf8:	43db      	mvns	r3, r3
 8007bfa:	693a      	ldr	r2, [r7, #16]
 8007bfc:	4013      	ands	r3, r2
 8007bfe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	68da      	ldr	r2, [r3, #12]
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	005b      	lsls	r3, r3, #1
 8007c08:	fa02 f303 	lsl.w	r3, r2, r3
 8007c0c:	693a      	ldr	r2, [r7, #16]
 8007c0e:	4313      	orrs	r3, r2
 8007c10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	693a      	ldr	r2, [r7, #16]
 8007c16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007c1e:	2201      	movs	r2, #1
 8007c20:	697b      	ldr	r3, [r7, #20]
 8007c22:	fa02 f303 	lsl.w	r3, r2, r3
 8007c26:	43db      	mvns	r3, r3
 8007c28:	693a      	ldr	r2, [r7, #16]
 8007c2a:	4013      	ands	r3, r2
 8007c2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	091b      	lsrs	r3, r3, #4
 8007c34:	f003 0201 	and.w	r2, r3, #1
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c3e:	693a      	ldr	r2, [r7, #16]
 8007c40:	4313      	orrs	r3, r2
 8007c42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	693a      	ldr	r2, [r7, #16]
 8007c48:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	68db      	ldr	r3, [r3, #12]
 8007c4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	005b      	lsls	r3, r3, #1
 8007c54:	2203      	movs	r2, #3
 8007c56:	fa02 f303 	lsl.w	r3, r2, r3
 8007c5a:	43db      	mvns	r3, r3
 8007c5c:	693a      	ldr	r2, [r7, #16]
 8007c5e:	4013      	ands	r3, r2
 8007c60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	689a      	ldr	r2, [r3, #8]
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	005b      	lsls	r3, r3, #1
 8007c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c6e:	693a      	ldr	r2, [r7, #16]
 8007c70:	4313      	orrs	r3, r2
 8007c72:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	693a      	ldr	r2, [r7, #16]
 8007c78:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	2b02      	cmp	r3, #2
 8007c80:	d003      	beq.n	8007c8a <HAL_GPIO_Init+0xea>
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	2b12      	cmp	r3, #18
 8007c88:	d123      	bne.n	8007cd2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007c8a:	697b      	ldr	r3, [r7, #20]
 8007c8c:	08da      	lsrs	r2, r3, #3
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	3208      	adds	r2, #8
 8007c92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007c98:	697b      	ldr	r3, [r7, #20]
 8007c9a:	f003 0307 	and.w	r3, r3, #7
 8007c9e:	009b      	lsls	r3, r3, #2
 8007ca0:	220f      	movs	r2, #15
 8007ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ca6:	43db      	mvns	r3, r3
 8007ca8:	693a      	ldr	r2, [r7, #16]
 8007caa:	4013      	ands	r3, r2
 8007cac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	691a      	ldr	r2, [r3, #16]
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	f003 0307 	and.w	r3, r3, #7
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	fa02 f303 	lsl.w	r3, r2, r3
 8007cbe:	693a      	ldr	r2, [r7, #16]
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007cc4:	697b      	ldr	r3, [r7, #20]
 8007cc6:	08da      	lsrs	r2, r3, #3
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	3208      	adds	r2, #8
 8007ccc:	6939      	ldr	r1, [r7, #16]
 8007cce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	005b      	lsls	r3, r3, #1
 8007cdc:	2203      	movs	r2, #3
 8007cde:	fa02 f303 	lsl.w	r3, r2, r3
 8007ce2:	43db      	mvns	r3, r3
 8007ce4:	693a      	ldr	r2, [r7, #16]
 8007ce6:	4013      	ands	r3, r2
 8007ce8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	f003 0203 	and.w	r2, r3, #3
 8007cf2:	697b      	ldr	r3, [r7, #20]
 8007cf4:	005b      	lsls	r3, r3, #1
 8007cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8007cfa:	693a      	ldr	r2, [r7, #16]
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	693a      	ldr	r2, [r7, #16]
 8007d04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	f000 808c 	beq.w	8007e2c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8007d14:	4a4e      	ldr	r2, [pc, #312]	; (8007e50 <HAL_GPIO_Init+0x2b0>)
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	089b      	lsrs	r3, r3, #2
 8007d1a:	3302      	adds	r3, #2
 8007d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	f003 0303 	and.w	r3, r3, #3
 8007d28:	009b      	lsls	r3, r3, #2
 8007d2a:	2207      	movs	r2, #7
 8007d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d30:	43db      	mvns	r3, r3
 8007d32:	693a      	ldr	r2, [r7, #16]
 8007d34:	4013      	ands	r3, r2
 8007d36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007d3e:	d00d      	beq.n	8007d5c <HAL_GPIO_Init+0x1bc>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	4a44      	ldr	r2, [pc, #272]	; (8007e54 <HAL_GPIO_Init+0x2b4>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d007      	beq.n	8007d58 <HAL_GPIO_Init+0x1b8>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	4a43      	ldr	r2, [pc, #268]	; (8007e58 <HAL_GPIO_Init+0x2b8>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d101      	bne.n	8007d54 <HAL_GPIO_Init+0x1b4>
 8007d50:	2302      	movs	r3, #2
 8007d52:	e004      	b.n	8007d5e <HAL_GPIO_Init+0x1be>
 8007d54:	2307      	movs	r3, #7
 8007d56:	e002      	b.n	8007d5e <HAL_GPIO_Init+0x1be>
 8007d58:	2301      	movs	r3, #1
 8007d5a:	e000      	b.n	8007d5e <HAL_GPIO_Init+0x1be>
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	697a      	ldr	r2, [r7, #20]
 8007d60:	f002 0203 	and.w	r2, r2, #3
 8007d64:	0092      	lsls	r2, r2, #2
 8007d66:	4093      	lsls	r3, r2
 8007d68:	693a      	ldr	r2, [r7, #16]
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007d6e:	4938      	ldr	r1, [pc, #224]	; (8007e50 <HAL_GPIO_Init+0x2b0>)
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	089b      	lsrs	r3, r3, #2
 8007d74:	3302      	adds	r3, #2
 8007d76:	693a      	ldr	r2, [r7, #16]
 8007d78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8007d7c:	4b37      	ldr	r3, [pc, #220]	; (8007e5c <HAL_GPIO_Init+0x2bc>)
 8007d7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d82:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	43db      	mvns	r3, r3
 8007d88:	693a      	ldr	r2, [r7, #16]
 8007d8a:	4013      	ands	r3, r2
 8007d8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	685b      	ldr	r3, [r3, #4]
 8007d92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d003      	beq.n	8007da2 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8007d9a:	693a      	ldr	r2, [r7, #16]
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8007da2:	4a2e      	ldr	r2, [pc, #184]	; (8007e5c <HAL_GPIO_Init+0x2bc>)
 8007da4:	693b      	ldr	r3, [r7, #16]
 8007da6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8007daa:	4b2c      	ldr	r3, [pc, #176]	; (8007e5c <HAL_GPIO_Init+0x2bc>)
 8007dac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007db0:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	43db      	mvns	r3, r3
 8007db6:	693a      	ldr	r2, [r7, #16]
 8007db8:	4013      	ands	r3, r2
 8007dba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d003      	beq.n	8007dd0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8007dc8:	693a      	ldr	r2, [r7, #16]
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8007dd0:	4a22      	ldr	r2, [pc, #136]	; (8007e5c <HAL_GPIO_Init+0x2bc>)
 8007dd2:	693b      	ldr	r3, [r7, #16]
 8007dd4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007dd8:	4b20      	ldr	r3, [pc, #128]	; (8007e5c <HAL_GPIO_Init+0x2bc>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	43db      	mvns	r3, r3
 8007de2:	693a      	ldr	r2, [r7, #16]
 8007de4:	4013      	ands	r3, r2
 8007de6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d003      	beq.n	8007dfc <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8007df4:	693a      	ldr	r2, [r7, #16]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007dfc:	4a17      	ldr	r2, [pc, #92]	; (8007e5c <HAL_GPIO_Init+0x2bc>)
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007e02:	4b16      	ldr	r3, [pc, #88]	; (8007e5c <HAL_GPIO_Init+0x2bc>)
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	43db      	mvns	r3, r3
 8007e0c:	693a      	ldr	r2, [r7, #16]
 8007e0e:	4013      	ands	r3, r2
 8007e10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d003      	beq.n	8007e26 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8007e1e:	693a      	ldr	r2, [r7, #16]
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	4313      	orrs	r3, r2
 8007e24:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007e26:	4a0d      	ldr	r2, [pc, #52]	; (8007e5c <HAL_GPIO_Init+0x2bc>)
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	3301      	adds	r3, #1
 8007e30:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	fa22 f303 	lsr.w	r3, r2, r3
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	f47f aeb7 	bne.w	8007bb0 <HAL_GPIO_Init+0x10>
  }
}
 8007e42:	bf00      	nop
 8007e44:	bf00      	nop
 8007e46:	371c      	adds	r7, #28
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bc80      	pop	{r7}
 8007e4c:	4770      	bx	lr
 8007e4e:	bf00      	nop
 8007e50:	40010000 	.word	0x40010000
 8007e54:	48000400 	.word	0x48000400
 8007e58:	48000800 	.word	0x48000800
 8007e5c:	58000800 	.word	0x58000800

08007e60 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b087      	sub	sp, #28
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8007e6e:	e0af      	b.n	8007fd0 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8007e70:	2201      	movs	r2, #1
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	fa02 f303 	lsl.w	r3, r2, r3
 8007e78:	683a      	ldr	r2, [r7, #0]
 8007e7a:	4013      	ands	r3, r2
 8007e7c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8007e7e:	693b      	ldr	r3, [r7, #16]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	f000 80a2 	beq.w	8007fca <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8007e86:	4a59      	ldr	r2, [pc, #356]	; (8007fec <HAL_GPIO_DeInit+0x18c>)
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	089b      	lsrs	r3, r3, #2
 8007e8c:	3302      	adds	r3, #2
 8007e8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e92:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	f003 0303 	and.w	r3, r3, #3
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	2207      	movs	r2, #7
 8007e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007ea2:	68fa      	ldr	r2, [r7, #12]
 8007ea4:	4013      	ands	r3, r2
 8007ea6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007eae:	d00d      	beq.n	8007ecc <HAL_GPIO_DeInit+0x6c>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	4a4f      	ldr	r2, [pc, #316]	; (8007ff0 <HAL_GPIO_DeInit+0x190>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d007      	beq.n	8007ec8 <HAL_GPIO_DeInit+0x68>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	4a4e      	ldr	r2, [pc, #312]	; (8007ff4 <HAL_GPIO_DeInit+0x194>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d101      	bne.n	8007ec4 <HAL_GPIO_DeInit+0x64>
 8007ec0:	2302      	movs	r3, #2
 8007ec2:	e004      	b.n	8007ece <HAL_GPIO_DeInit+0x6e>
 8007ec4:	2307      	movs	r3, #7
 8007ec6:	e002      	b.n	8007ece <HAL_GPIO_DeInit+0x6e>
 8007ec8:	2301      	movs	r3, #1
 8007eca:	e000      	b.n	8007ece <HAL_GPIO_DeInit+0x6e>
 8007ecc:	2300      	movs	r3, #0
 8007ece:	697a      	ldr	r2, [r7, #20]
 8007ed0:	f002 0203 	and.w	r2, r2, #3
 8007ed4:	0092      	lsls	r2, r2, #2
 8007ed6:	4093      	lsls	r3, r2
 8007ed8:	68fa      	ldr	r2, [r7, #12]
 8007eda:	429a      	cmp	r2, r3
 8007edc:	d136      	bne.n	8007f4c <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8007ede:	4b46      	ldr	r3, [pc, #280]	; (8007ff8 <HAL_GPIO_DeInit+0x198>)
 8007ee0:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	43db      	mvns	r3, r3
 8007ee8:	4943      	ldr	r1, [pc, #268]	; (8007ff8 <HAL_GPIO_DeInit+0x198>)
 8007eea:	4013      	ands	r3, r2
 8007eec:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8007ef0:	4b41      	ldr	r3, [pc, #260]	; (8007ff8 <HAL_GPIO_DeInit+0x198>)
 8007ef2:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	43db      	mvns	r3, r3
 8007efa:	493f      	ldr	r1, [pc, #252]	; (8007ff8 <HAL_GPIO_DeInit+0x198>)
 8007efc:	4013      	ands	r3, r2
 8007efe:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8007f02:	4b3d      	ldr	r3, [pc, #244]	; (8007ff8 <HAL_GPIO_DeInit+0x198>)
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	43db      	mvns	r3, r3
 8007f0a:	493b      	ldr	r1, [pc, #236]	; (8007ff8 <HAL_GPIO_DeInit+0x198>)
 8007f0c:	4013      	ands	r3, r2
 8007f0e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8007f10:	4b39      	ldr	r3, [pc, #228]	; (8007ff8 <HAL_GPIO_DeInit+0x198>)
 8007f12:	685a      	ldr	r2, [r3, #4]
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	43db      	mvns	r3, r3
 8007f18:	4937      	ldr	r1, [pc, #220]	; (8007ff8 <HAL_GPIO_DeInit+0x198>)
 8007f1a:	4013      	ands	r3, r2
 8007f1c:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	f003 0303 	and.w	r3, r3, #3
 8007f24:	009b      	lsls	r3, r3, #2
 8007f26:	2207      	movs	r2, #7
 8007f28:	fa02 f303 	lsl.w	r3, r2, r3
 8007f2c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8007f2e:	4a2f      	ldr	r2, [pc, #188]	; (8007fec <HAL_GPIO_DeInit+0x18c>)
 8007f30:	697b      	ldr	r3, [r7, #20]
 8007f32:	089b      	lsrs	r3, r3, #2
 8007f34:	3302      	adds	r3, #2
 8007f36:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	43da      	mvns	r2, r3
 8007f3e:	482b      	ldr	r0, [pc, #172]	; (8007fec <HAL_GPIO_DeInit+0x18c>)
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	089b      	lsrs	r3, r3, #2
 8007f44:	400a      	ands	r2, r1
 8007f46:	3302      	adds	r3, #2
 8007f48:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	697b      	ldr	r3, [r7, #20]
 8007f52:	005b      	lsls	r3, r3, #1
 8007f54:	2103      	movs	r1, #3
 8007f56:	fa01 f303 	lsl.w	r3, r1, r3
 8007f5a:	431a      	orrs	r2, r3
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	08da      	lsrs	r2, r3, #3
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	3208      	adds	r2, #8
 8007f68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	f003 0307 	and.w	r3, r3, #7
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	220f      	movs	r2, #15
 8007f76:	fa02 f303 	lsl.w	r3, r2, r3
 8007f7a:	43db      	mvns	r3, r3
 8007f7c:	697a      	ldr	r2, [r7, #20]
 8007f7e:	08d2      	lsrs	r2, r2, #3
 8007f80:	4019      	ands	r1, r3
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	3208      	adds	r2, #8
 8007f86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	689a      	ldr	r2, [r3, #8]
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	005b      	lsls	r3, r3, #1
 8007f92:	2103      	movs	r1, #3
 8007f94:	fa01 f303 	lsl.w	r3, r1, r3
 8007f98:	43db      	mvns	r3, r3
 8007f9a:	401a      	ands	r2, r3
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	685a      	ldr	r2, [r3, #4]
 8007fa4:	2101      	movs	r1, #1
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8007fac:	43db      	mvns	r3, r3
 8007fae:	401a      	ands	r2, r3
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	68da      	ldr	r2, [r3, #12]
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	005b      	lsls	r3, r3, #1
 8007fbc:	2103      	movs	r1, #3
 8007fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8007fc2:	43db      	mvns	r3, r3
 8007fc4:	401a      	ands	r2, r3
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	60da      	str	r2, [r3, #12]
    }

    position++;
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	3301      	adds	r3, #1
 8007fce:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8007fd0:	683a      	ldr	r2, [r7, #0]
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	fa22 f303 	lsr.w	r3, r2, r3
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	f47f af49 	bne.w	8007e70 <HAL_GPIO_DeInit+0x10>
  }
}
 8007fde:	bf00      	nop
 8007fe0:	bf00      	nop
 8007fe2:	371c      	adds	r7, #28
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bc80      	pop	{r7}
 8007fe8:	4770      	bx	lr
 8007fea:	bf00      	nop
 8007fec:	40010000 	.word	0x40010000
 8007ff0:	48000400 	.word	0x48000400
 8007ff4:	48000800 	.word	0x48000800
 8007ff8:	58000800 	.word	0x58000800

08007ffc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b083      	sub	sp, #12
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
 8008004:	460b      	mov	r3, r1
 8008006:	807b      	strh	r3, [r7, #2]
 8008008:	4613      	mov	r3, r2
 800800a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800800c:	787b      	ldrb	r3, [r7, #1]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d003      	beq.n	800801a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008012:	887a      	ldrh	r2, [r7, #2]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008018:	e002      	b.n	8008020 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800801a:	887a      	ldrh	r2, [r7, #2]
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008020:	bf00      	nop
 8008022:	370c      	adds	r7, #12
 8008024:	46bd      	mov	sp, r7
 8008026:	bc80      	pop	{r7}
 8008028:	4770      	bx	lr

0800802a <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800802a:	b480      	push	{r7}
 800802c:	b085      	sub	sp, #20
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
 8008032:	460b      	mov	r3, r1
 8008034:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	695b      	ldr	r3, [r3, #20]
 800803a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800803c:	887a      	ldrh	r2, [r7, #2]
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	4013      	ands	r3, r2
 8008042:	041a      	lsls	r2, r3, #16
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	43d9      	mvns	r1, r3
 8008048:	887b      	ldrh	r3, [r7, #2]
 800804a:	400b      	ands	r3, r1
 800804c:	431a      	orrs	r2, r3
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	619a      	str	r2, [r3, #24]
}
 8008052:	bf00      	nop
 8008054:	3714      	adds	r7, #20
 8008056:	46bd      	mov	sp, r7
 8008058:	bc80      	pop	{r7}
 800805a:	4770      	bx	lr

0800805c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b082      	sub	sp, #8
 8008060:	af00      	add	r7, sp, #0
 8008062:	4603      	mov	r3, r0
 8008064:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8008066:	4b08      	ldr	r3, [pc, #32]	; (8008088 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008068:	68da      	ldr	r2, [r3, #12]
 800806a:	88fb      	ldrh	r3, [r7, #6]
 800806c:	4013      	ands	r3, r2
 800806e:	2b00      	cmp	r3, #0
 8008070:	d006      	beq.n	8008080 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008072:	4a05      	ldr	r2, [pc, #20]	; (8008088 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008074:	88fb      	ldrh	r3, [r7, #6]
 8008076:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008078:	88fb      	ldrh	r3, [r7, #6]
 800807a:	4618      	mov	r0, r3
 800807c:	f006 fd8a 	bl	800eb94 <HAL_GPIO_EXTI_Callback>
  }
}
 8008080:	bf00      	nop
 8008082:	3708      	adds	r7, #8
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}
 8008088:	58000800 	.word	0x58000800

0800808c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b082      	sub	sp, #8
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d101      	bne.n	800809e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800809a:	2301      	movs	r3, #1
 800809c:	e081      	b.n	80081a2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080a4:	b2db      	uxtb	r3, r3
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d106      	bne.n	80080b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2200      	movs	r2, #0
 80080ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f7fc fb4e 	bl	8004754 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2224      	movs	r2, #36	; 0x24
 80080bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f022 0201 	bic.w	r2, r2, #1
 80080ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	685a      	ldr	r2, [r3, #4]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80080dc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	689a      	ldr	r2, [r3, #8]
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80080ec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	68db      	ldr	r3, [r3, #12]
 80080f2:	2b01      	cmp	r3, #1
 80080f4:	d107      	bne.n	8008106 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	689a      	ldr	r2, [r3, #8]
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008102:	609a      	str	r2, [r3, #8]
 8008104:	e006      	b.n	8008114 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	689a      	ldr	r2, [r3, #8]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008112:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	68db      	ldr	r3, [r3, #12]
 8008118:	2b02      	cmp	r3, #2
 800811a:	d104      	bne.n	8008126 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008124:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	687a      	ldr	r2, [r7, #4]
 800812e:	6812      	ldr	r2, [r2, #0]
 8008130:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008134:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008138:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	68da      	ldr	r2, [r3, #12]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008148:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	691a      	ldr	r2, [r3, #16]
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	695b      	ldr	r3, [r3, #20]
 8008152:	ea42 0103 	orr.w	r1, r2, r3
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	699b      	ldr	r3, [r3, #24]
 800815a:	021a      	lsls	r2, r3, #8
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	430a      	orrs	r2, r1
 8008162:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	69d9      	ldr	r1, [r3, #28]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6a1a      	ldr	r2, [r3, #32]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	430a      	orrs	r2, r1
 8008172:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	681a      	ldr	r2, [r3, #0]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f042 0201 	orr.w	r2, r2, #1
 8008182:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2200      	movs	r2, #0
 8008188:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2220      	movs	r2, #32
 800818e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2200      	movs	r2, #0
 8008196:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2200      	movs	r2, #0
 800819c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80081a0:	2300      	movs	r3, #0
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3708      	adds	r7, #8
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
	...

080081ac <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b088      	sub	sp, #32
 80081b0:	af02      	add	r7, sp, #8
 80081b2:	60f8      	str	r0, [r7, #12]
 80081b4:	607a      	str	r2, [r7, #4]
 80081b6:	461a      	mov	r2, r3
 80081b8:	460b      	mov	r3, r1
 80081ba:	817b      	strh	r3, [r7, #10]
 80081bc:	4613      	mov	r3, r2
 80081be:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80081c6:	b2db      	uxtb	r3, r3
 80081c8:	2b20      	cmp	r3, #32
 80081ca:	f040 80da 	bne.w	8008382 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d101      	bne.n	80081dc <HAL_I2C_Master_Transmit+0x30>
 80081d8:	2302      	movs	r3, #2
 80081da:	e0d3      	b.n	8008384 <HAL_I2C_Master_Transmit+0x1d8>
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80081e4:	f7fd f88e 	bl	8005304 <HAL_GetTick>
 80081e8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	9300      	str	r3, [sp, #0]
 80081ee:	2319      	movs	r3, #25
 80081f0:	2201      	movs	r2, #1
 80081f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80081f6:	68f8      	ldr	r0, [r7, #12]
 80081f8:	f001 fcd9 	bl	8009bae <I2C_WaitOnFlagUntilTimeout>
 80081fc:	4603      	mov	r3, r0
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d001      	beq.n	8008206 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008202:	2301      	movs	r3, #1
 8008204:	e0be      	b.n	8008384 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2221      	movs	r2, #33	; 0x21
 800820a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	2210      	movs	r2, #16
 8008212:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2200      	movs	r2, #0
 800821a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	687a      	ldr	r2, [r7, #4]
 8008220:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	893a      	ldrh	r2, [r7, #8]
 8008226:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	2200      	movs	r2, #0
 800822c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008232:	b29b      	uxth	r3, r3
 8008234:	2bff      	cmp	r3, #255	; 0xff
 8008236:	d90e      	bls.n	8008256 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	22ff      	movs	r2, #255	; 0xff
 800823c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008242:	b2da      	uxtb	r2, r3
 8008244:	8979      	ldrh	r1, [r7, #10]
 8008246:	4b51      	ldr	r3, [pc, #324]	; (800838c <HAL_I2C_Master_Transmit+0x1e0>)
 8008248:	9300      	str	r3, [sp, #0]
 800824a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800824e:	68f8      	ldr	r0, [r7, #12]
 8008250:	f001 fdd0 	bl	8009df4 <I2C_TransferConfig>
 8008254:	e06c      	b.n	8008330 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800825a:	b29a      	uxth	r2, r3
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008264:	b2da      	uxtb	r2, r3
 8008266:	8979      	ldrh	r1, [r7, #10]
 8008268:	4b48      	ldr	r3, [pc, #288]	; (800838c <HAL_I2C_Master_Transmit+0x1e0>)
 800826a:	9300      	str	r3, [sp, #0]
 800826c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008270:	68f8      	ldr	r0, [r7, #12]
 8008272:	f001 fdbf 	bl	8009df4 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8008276:	e05b      	b.n	8008330 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008278:	697a      	ldr	r2, [r7, #20]
 800827a:	6a39      	ldr	r1, [r7, #32]
 800827c:	68f8      	ldr	r0, [r7, #12]
 800827e:	f001 fcd6 	bl	8009c2e <I2C_WaitOnTXISFlagUntilTimeout>
 8008282:	4603      	mov	r3, r0
 8008284:	2b00      	cmp	r3, #0
 8008286:	d001      	beq.n	800828c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8008288:	2301      	movs	r3, #1
 800828a:	e07b      	b.n	8008384 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008290:	781a      	ldrb	r2, [r3, #0]
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800829c:	1c5a      	adds	r2, r3, #1
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	3b01      	subs	r3, #1
 80082aa:	b29a      	uxth	r2, r3
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082b4:	3b01      	subs	r3, #1
 80082b6:	b29a      	uxth	r2, r3
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d034      	beq.n	8008330 <HAL_I2C_Master_Transmit+0x184>
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d130      	bne.n	8008330 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	9300      	str	r3, [sp, #0]
 80082d2:	6a3b      	ldr	r3, [r7, #32]
 80082d4:	2200      	movs	r2, #0
 80082d6:	2180      	movs	r1, #128	; 0x80
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	f001 fc68 	bl	8009bae <I2C_WaitOnFlagUntilTimeout>
 80082de:	4603      	mov	r3, r0
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d001      	beq.n	80082e8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80082e4:	2301      	movs	r3, #1
 80082e6:	e04d      	b.n	8008384 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	2bff      	cmp	r3, #255	; 0xff
 80082f0:	d90e      	bls.n	8008310 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	22ff      	movs	r2, #255	; 0xff
 80082f6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082fc:	b2da      	uxtb	r2, r3
 80082fe:	8979      	ldrh	r1, [r7, #10]
 8008300:	2300      	movs	r3, #0
 8008302:	9300      	str	r3, [sp, #0]
 8008304:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008308:	68f8      	ldr	r0, [r7, #12]
 800830a:	f001 fd73 	bl	8009df4 <I2C_TransferConfig>
 800830e:	e00f      	b.n	8008330 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008314:	b29a      	uxth	r2, r3
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800831e:	b2da      	uxtb	r2, r3
 8008320:	8979      	ldrh	r1, [r7, #10]
 8008322:	2300      	movs	r3, #0
 8008324:	9300      	str	r3, [sp, #0]
 8008326:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800832a:	68f8      	ldr	r0, [r7, #12]
 800832c:	f001 fd62 	bl	8009df4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008334:	b29b      	uxth	r3, r3
 8008336:	2b00      	cmp	r3, #0
 8008338:	d19e      	bne.n	8008278 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800833a:	697a      	ldr	r2, [r7, #20]
 800833c:	6a39      	ldr	r1, [r7, #32]
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	f001 fcb5 	bl	8009cae <I2C_WaitOnSTOPFlagUntilTimeout>
 8008344:	4603      	mov	r3, r0
 8008346:	2b00      	cmp	r3, #0
 8008348:	d001      	beq.n	800834e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800834a:	2301      	movs	r3, #1
 800834c:	e01a      	b.n	8008384 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	2220      	movs	r2, #32
 8008354:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	6859      	ldr	r1, [r3, #4]
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	4b0b      	ldr	r3, [pc, #44]	; (8008390 <HAL_I2C_Master_Transmit+0x1e4>)
 8008362:	400b      	ands	r3, r1
 8008364:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2220      	movs	r2, #32
 800836a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	2200      	movs	r2, #0
 8008372:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	2200      	movs	r2, #0
 800837a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800837e:	2300      	movs	r3, #0
 8008380:	e000      	b.n	8008384 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8008382:	2302      	movs	r3, #2
  }
}
 8008384:	4618      	mov	r0, r3
 8008386:	3718      	adds	r7, #24
 8008388:	46bd      	mov	sp, r7
 800838a:	bd80      	pop	{r7, pc}
 800838c:	80002000 	.word	0x80002000
 8008390:	fe00e800 	.word	0xfe00e800

08008394 <HAL_I2C_Master_Seq_Transmit_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                  uint16_t Size, uint32_t XferOptions)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b08a      	sub	sp, #40	; 0x28
 8008398:	af02      	add	r7, sp, #8
 800839a:	60f8      	str	r0, [r7, #12]
 800839c:	607a      	str	r2, [r7, #4]
 800839e:	461a      	mov	r2, r3
 80083a0:	460b      	mov	r3, r1
 80083a2:	817b      	strh	r3, [r7, #10]
 80083a4:	4613      	mov	r3, r2
 80083a6:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 80083a8:	4b77      	ldr	r3, [pc, #476]	; (8008588 <HAL_I2C_Master_Seq_Transmit_DMA+0x1f4>)
 80083aa:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80083b2:	b2db      	uxtb	r3, r3
 80083b4:	2b20      	cmp	r3, #32
 80083b6:	f040 80e1 	bne.w	800857c <HAL_I2C_Master_Seq_Transmit_DMA+0x1e8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80083c0:	2b01      	cmp	r3, #1
 80083c2:	d101      	bne.n	80083c8 <HAL_I2C_Master_Seq_Transmit_DMA+0x34>
 80083c4:	2302      	movs	r3, #2
 80083c6:	e0da      	b.n	800857e <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	2201      	movs	r2, #1
 80083cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2221      	movs	r2, #33	; 0x21
 80083d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2210      	movs	r2, #16
 80083dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2200      	movs	r2, #0
 80083e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	687a      	ldr	r2, [r7, #4]
 80083ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	893a      	ldrh	r2, [r7, #8]
 80083f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80083f6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	4a64      	ldr	r2, [pc, #400]	; (800858c <HAL_I2C_Master_Seq_Transmit_DMA+0x1f8>)
 80083fc:	635a      	str	r2, [r3, #52]	; 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008402:	b29b      	uxth	r3, r3
 8008404:	2bff      	cmp	r3, #255	; 0xff
 8008406:	d906      	bls.n	8008416 <HAL_I2C_Master_Seq_Transmit_DMA+0x82>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	22ff      	movs	r2, #255	; 0xff
 800840c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800840e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008412:	61fb      	str	r3, [r7, #28]
 8008414:	e007      	b.n	8008426 <HAL_I2C_Master_Seq_Transmit_DMA+0x92>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800841a:	b29a      	uxth	r2, r3
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008424:	61fb      	str	r3, [r7, #28]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800842a:	2b11      	cmp	r3, #17
 800842c:	d10e      	bne.n	800844c <HAL_I2C_Master_Seq_Transmit_DMA+0xb8>
 800842e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008430:	2baa      	cmp	r3, #170	; 0xaa
 8008432:	d003      	beq.n	800843c <HAL_I2C_Master_Seq_Transmit_DMA+0xa8>
 8008434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008436:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 800843a:	d101      	bne.n	8008440 <HAL_I2C_Master_Seq_Transmit_DMA+0xac>
 800843c:	2301      	movs	r3, #1
 800843e:	e000      	b.n	8008442 <HAL_I2C_Master_Seq_Transmit_DMA+0xae>
 8008440:	2300      	movs	r3, #0
 8008442:	2b00      	cmp	r3, #0
 8008444:	d102      	bne.n	800844c <HAL_I2C_Master_Seq_Transmit_DMA+0xb8>
    {
      xferrequest = I2C_NO_STARTSTOP;
 8008446:	2300      	movs	r3, #0
 8008448:	61bb      	str	r3, [r7, #24]
 800844a:	e00a      	b.n	8008462 <HAL_I2C_Master_Seq_Transmit_DMA+0xce>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800844c:	68f8      	ldr	r0, [r7, #12]
 800844e:	f001 fdbc 	bl	8009fca <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008456:	b29b      	uxth	r3, r3
 8008458:	2bff      	cmp	r3, #255	; 0xff
 800845a:	d802      	bhi.n	8008462 <HAL_I2C_Master_Seq_Transmit_DMA+0xce>
      {
        xfermode = hi2c->XferOptions;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008460:	61fb      	str	r3, [r7, #28]
      }
    }

    if (hi2c->XferSize > 0U)
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008466:	2b00      	cmp	r3, #0
 8008468:	d070      	beq.n	800854c <HAL_I2C_Master_Seq_Transmit_DMA+0x1b8>
    {
      if (hi2c->hdmatx != NULL)
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800846e:	2b00      	cmp	r3, #0
 8008470:	d020      	beq.n	80084b4 <HAL_I2C_Master_Seq_Transmit_DMA+0x120>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008476:	4a46      	ldr	r2, [pc, #280]	; (8008590 <HAL_I2C_Master_Seq_Transmit_DMA+0x1fc>)
 8008478:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800847e:	4a45      	ldr	r2, [pc, #276]	; (8008594 <HAL_I2C_Master_Seq_Transmit_DMA+0x200>)
 8008480:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008486:	2200      	movs	r2, #0
 8008488:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800848e:	2200      	movs	r2, #0
 8008490:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008496:	6879      	ldr	r1, [r7, #4]
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	3328      	adds	r3, #40	; 0x28
 800849e:	461a      	mov	r2, r3
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084a4:	f7ff f868 	bl	8007578 <HAL_DMA_Start_IT>
 80084a8:	4603      	mov	r3, r0
 80084aa:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80084ac:	7dfb      	ldrb	r3, [r7, #23]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d138      	bne.n	8008524 <HAL_I2C_Master_Seq_Transmit_DMA+0x190>
 80084b2:	e013      	b.n	80084dc <HAL_I2C_Master_Seq_Transmit_DMA+0x148>
        hi2c->State     = HAL_I2C_STATE_READY;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2220      	movs	r2, #32
 80084b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	2200      	movs	r2, #0
 80084c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084c8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	2200      	movs	r2, #0
 80084d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80084d8:	2301      	movs	r3, #1
 80084da:	e050      	b.n	800857e <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address and set NBYTES to write */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084e0:	b2da      	uxtb	r2, r3
 80084e2:	8979      	ldrh	r1, [r7, #10]
 80084e4:	69bb      	ldr	r3, [r7, #24]
 80084e6:	9300      	str	r3, [sp, #0]
 80084e8:	69fb      	ldr	r3, [r7, #28]
 80084ea:	68f8      	ldr	r0, [r7, #12]
 80084ec:	f001 fc82 	bl	8009df4 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084f4:	b29a      	uxth	r2, r3
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084fa:	1ad3      	subs	r3, r2, r3
 80084fc:	b29a      	uxth	r2, r3
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2200      	movs	r2, #0
 8008506:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800850a:	2110      	movs	r1, #16
 800850c:	68f8      	ldr	r0, [r7, #12]
 800850e:	f001 fc9d 	bl	8009e4c <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	681a      	ldr	r2, [r3, #0]
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008520:	601a      	str	r2, [r3, #0]
 8008522:	e029      	b.n	8008578 <HAL_I2C_Master_Seq_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	2220      	movs	r2, #32
 8008528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2200      	movs	r2, #0
 8008530:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008538:	f043 0210 	orr.w	r2, r3, #16
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	2200      	movs	r2, #0
 8008544:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008548:	2301      	movs	r3, #1
 800854a:	e018      	b.n	800857e <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	4a12      	ldr	r2, [pc, #72]	; (8008598 <HAL_I2C_Master_Seq_Transmit_DMA+0x204>)
 8008550:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008556:	b2da      	uxtb	r2, r3
 8008558:	8979      	ldrh	r1, [r7, #10]
 800855a:	4b0b      	ldr	r3, [pc, #44]	; (8008588 <HAL_I2C_Master_Seq_Transmit_DMA+0x1f4>)
 800855c:	9300      	str	r3, [sp, #0]
 800855e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008562:	68f8      	ldr	r0, [r7, #12]
 8008564:	f001 fc46 	bl	8009df4 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2200      	movs	r2, #0
 800856c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008570:	2101      	movs	r1, #1
 8008572:	68f8      	ldr	r0, [r7, #12]
 8008574:	f001 fc6a 	bl	8009e4c <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8008578:	2300      	movs	r3, #0
 800857a:	e000      	b.n	800857e <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800857c:	2302      	movs	r3, #2
  }
}
 800857e:	4618      	mov	r0, r3
 8008580:	3720      	adds	r7, #32
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
 8008586:	bf00      	nop
 8008588:	80002000 	.word	0x80002000
 800858c:	08008dad 	.word	0x08008dad
 8008590:	08009a19 	.word	0x08009a19
 8008594:	08009b45 	.word	0x08009b45
 8008598:	08008957 	.word	0x08008957

0800859c <HAL_I2C_Master_Seq_Receive_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                 uint16_t Size, uint32_t XferOptions)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b08a      	sub	sp, #40	; 0x28
 80085a0:	af02      	add	r7, sp, #8
 80085a2:	60f8      	str	r0, [r7, #12]
 80085a4:	607a      	str	r2, [r7, #4]
 80085a6:	461a      	mov	r2, r3
 80085a8:	460b      	mov	r3, r1
 80085aa:	817b      	strh	r3, [r7, #10]
 80085ac:	4613      	mov	r3, r2
 80085ae:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 80085b0:	4b77      	ldr	r3, [pc, #476]	; (8008790 <HAL_I2C_Master_Seq_Receive_DMA+0x1f4>)
 80085b2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80085ba:	b2db      	uxtb	r3, r3
 80085bc:	2b20      	cmp	r3, #32
 80085be:	f040 80e1 	bne.w	8008784 <HAL_I2C_Master_Seq_Receive_DMA+0x1e8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	d101      	bne.n	80085d0 <HAL_I2C_Master_Seq_Receive_DMA+0x34>
 80085cc:	2302      	movs	r3, #2
 80085ce:	e0da      	b.n	8008786 <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2201      	movs	r2, #1
 80085d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2222      	movs	r2, #34	; 0x22
 80085dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2210      	movs	r2, #16
 80085e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	687a      	ldr	r2, [r7, #4]
 80085f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	893a      	ldrh	r2, [r7, #8]
 80085f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085fe:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	4a64      	ldr	r2, [pc, #400]	; (8008794 <HAL_I2C_Master_Seq_Receive_DMA+0x1f8>)
 8008604:	635a      	str	r2, [r3, #52]	; 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800860a:	b29b      	uxth	r3, r3
 800860c:	2bff      	cmp	r3, #255	; 0xff
 800860e:	d906      	bls.n	800861e <HAL_I2C_Master_Seq_Receive_DMA+0x82>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	22ff      	movs	r2, #255	; 0xff
 8008614:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8008616:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800861a:	61fb      	str	r3, [r7, #28]
 800861c:	e007      	b.n	800862e <HAL_I2C_Master_Seq_Receive_DMA+0x92>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008622:	b29a      	uxth	r2, r3
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800862c:	61fb      	str	r3, [r7, #28]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008632:	2b12      	cmp	r3, #18
 8008634:	d10e      	bne.n	8008654 <HAL_I2C_Master_Seq_Receive_DMA+0xb8>
 8008636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008638:	2baa      	cmp	r3, #170	; 0xaa
 800863a:	d003      	beq.n	8008644 <HAL_I2C_Master_Seq_Receive_DMA+0xa8>
 800863c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800863e:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 8008642:	d101      	bne.n	8008648 <HAL_I2C_Master_Seq_Receive_DMA+0xac>
 8008644:	2301      	movs	r3, #1
 8008646:	e000      	b.n	800864a <HAL_I2C_Master_Seq_Receive_DMA+0xae>
 8008648:	2300      	movs	r3, #0
 800864a:	2b00      	cmp	r3, #0
 800864c:	d102      	bne.n	8008654 <HAL_I2C_Master_Seq_Receive_DMA+0xb8>
    {
      xferrequest = I2C_NO_STARTSTOP;
 800864e:	2300      	movs	r3, #0
 8008650:	61bb      	str	r3, [r7, #24]
 8008652:	e00a      	b.n	800866a <HAL_I2C_Master_Seq_Receive_DMA+0xce>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8008654:	68f8      	ldr	r0, [r7, #12]
 8008656:	f001 fcb8 	bl	8009fca <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800865e:	b29b      	uxth	r3, r3
 8008660:	2bff      	cmp	r3, #255	; 0xff
 8008662:	d802      	bhi.n	800866a <HAL_I2C_Master_Seq_Receive_DMA+0xce>
      {
        xfermode = hi2c->XferOptions;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008668:	61fb      	str	r3, [r7, #28]
      }
    }

    if (hi2c->XferSize > 0U)
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800866e:	2b00      	cmp	r3, #0
 8008670:	d070      	beq.n	8008754 <HAL_I2C_Master_Seq_Receive_DMA+0x1b8>
    {
      if (hi2c->hdmarx != NULL)
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008676:	2b00      	cmp	r3, #0
 8008678:	d020      	beq.n	80086bc <HAL_I2C_Master_Seq_Receive_DMA+0x120>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800867e:	4a46      	ldr	r2, [pc, #280]	; (8008798 <HAL_I2C_Master_Seq_Receive_DMA+0x1fc>)
 8008680:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008686:	4a45      	ldr	r2, [pc, #276]	; (800879c <HAL_I2C_Master_Seq_Receive_DMA+0x200>)
 8008688:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800868e:	2200      	movs	r2, #0
 8008690:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008696:	2200      	movs	r2, #0
 8008698:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	3324      	adds	r3, #36	; 0x24
 80086a4:	4619      	mov	r1, r3
 80086a6:	687a      	ldr	r2, [r7, #4]
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086ac:	f7fe ff64 	bl	8007578 <HAL_DMA_Start_IT>
 80086b0:	4603      	mov	r3, r0
 80086b2:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80086b4:	7dfb      	ldrb	r3, [r7, #23]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d138      	bne.n	800872c <HAL_I2C_Master_Seq_Receive_DMA+0x190>
 80086ba:	e013      	b.n	80086e4 <HAL_I2C_Master_Seq_Receive_DMA+0x148>
        hi2c->State     = HAL_I2C_STATE_READY;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	2220      	movs	r2, #32
 80086c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2200      	movs	r2, #0
 80086c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086d0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2200      	movs	r2, #0
 80086dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80086e0:	2301      	movs	r3, #1
 80086e2:	e050      	b.n	8008786 <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
      {
        /* Send Slave Address and set NBYTES to read */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086e8:	b2da      	uxtb	r2, r3
 80086ea:	8979      	ldrh	r1, [r7, #10]
 80086ec:	69bb      	ldr	r3, [r7, #24]
 80086ee:	9300      	str	r3, [sp, #0]
 80086f0:	69fb      	ldr	r3, [r7, #28]
 80086f2:	68f8      	ldr	r0, [r7, #12]
 80086f4:	f001 fb7e 	bl	8009df4 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086fc:	b29a      	uxth	r2, r3
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008702:	1ad3      	subs	r3, r2, r3
 8008704:	b29a      	uxth	r2, r3
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2200      	movs	r2, #0
 800870e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8008712:	2110      	movs	r1, #16
 8008714:	68f8      	ldr	r0, [r7, #12]
 8008716:	f001 fb99 	bl	8009e4c <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008728:	601a      	str	r2, [r3, #0]
 800872a:	e029      	b.n	8008780 <HAL_I2C_Master_Seq_Receive_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2220      	movs	r2, #32
 8008730:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	2200      	movs	r2, #0
 8008738:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008740:	f043 0210 	orr.w	r2, r3, #16
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2200      	movs	r2, #0
 800874c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	e018      	b.n	8008786 <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	4a12      	ldr	r2, [pc, #72]	; (80087a0 <HAL_I2C_Master_Seq_Receive_DMA+0x204>)
 8008758:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800875e:	b2da      	uxtb	r2, r3
 8008760:	8979      	ldrh	r1, [r7, #10]
 8008762:	4b0b      	ldr	r3, [pc, #44]	; (8008790 <HAL_I2C_Master_Seq_Receive_DMA+0x1f4>)
 8008764:	9300      	str	r3, [sp, #0]
 8008766:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800876a:	68f8      	ldr	r0, [r7, #12]
 800876c:	f001 fb42 	bl	8009df4 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	2200      	movs	r2, #0
 8008774:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008778:	2101      	movs	r1, #1
 800877a:	68f8      	ldr	r0, [r7, #12]
 800877c:	f001 fb66 	bl	8009e4c <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8008780:	2300      	movs	r3, #0
 8008782:	e000      	b.n	8008786 <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008784:	2302      	movs	r3, #2
  }
}
 8008786:	4618      	mov	r0, r3
 8008788:	3720      	adds	r7, #32
 800878a:	46bd      	mov	sp, r7
 800878c:	bd80      	pop	{r7, pc}
 800878e:	bf00      	nop
 8008790:	80002400 	.word	0x80002400
 8008794:	08008dad 	.word	0x08008dad
 8008798:	08009aaf 	.word	0x08009aaf
 800879c:	08009b45 	.word	0x08009b45
 80087a0:	08008957 	.word	0x08008957

080087a4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b084      	sub	sp, #16
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	699b      	ldr	r3, [r3, #24]
 80087b2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d005      	beq.n	80087d0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087c8:	68ba      	ldr	r2, [r7, #8]
 80087ca:	68f9      	ldr	r1, [r7, #12]
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	4798      	blx	r3
  }
}
 80087d0:	bf00      	nop
 80087d2:	3710      	adds	r7, #16
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bd80      	pop	{r7, pc}

080087d8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b086      	sub	sp, #24
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	699b      	ldr	r3, [r3, #24]
 80087e6:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	0a1b      	lsrs	r3, r3, #8
 80087f4:	f003 0301 	and.w	r3, r3, #1
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d010      	beq.n	800881e <HAL_I2C_ER_IRQHandler+0x46>
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	09db      	lsrs	r3, r3, #7
 8008800:	f003 0301 	and.w	r3, r3, #1
 8008804:	2b00      	cmp	r3, #0
 8008806:	d00a      	beq.n	800881e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800880c:	f043 0201 	orr.w	r2, r3, #1
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f44f 7280 	mov.w	r2, #256	; 0x100
 800881c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	0a9b      	lsrs	r3, r3, #10
 8008822:	f003 0301 	and.w	r3, r3, #1
 8008826:	2b00      	cmp	r3, #0
 8008828:	d010      	beq.n	800884c <HAL_I2C_ER_IRQHandler+0x74>
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	09db      	lsrs	r3, r3, #7
 800882e:	f003 0301 	and.w	r3, r3, #1
 8008832:	2b00      	cmp	r3, #0
 8008834:	d00a      	beq.n	800884c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800883a:	f043 0208 	orr.w	r2, r3, #8
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800884a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	0a5b      	lsrs	r3, r3, #9
 8008850:	f003 0301 	and.w	r3, r3, #1
 8008854:	2b00      	cmp	r3, #0
 8008856:	d010      	beq.n	800887a <HAL_I2C_ER_IRQHandler+0xa2>
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	09db      	lsrs	r3, r3, #7
 800885c:	f003 0301 	and.w	r3, r3, #1
 8008860:	2b00      	cmp	r3, #0
 8008862:	d00a      	beq.n	800887a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008868:	f043 0202 	orr.w	r2, r3, #2
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008878:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800887e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f003 030b 	and.w	r3, r3, #11
 8008886:	2b00      	cmp	r3, #0
 8008888:	d003      	beq.n	8008892 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800888a:	68f9      	ldr	r1, [r7, #12]
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	f000 ffa9 	bl	80097e4 <I2C_ITError>
  }
}
 8008892:	bf00      	nop
 8008894:	3718      	adds	r7, #24
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}

0800889a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800889a:	b480      	push	{r7}
 800889c:	b083      	sub	sp, #12
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80088a2:	bf00      	nop
 80088a4:	370c      	adds	r7, #12
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bc80      	pop	{r7}
 80088aa:	4770      	bx	lr

080088ac <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80088ac:	b480      	push	{r7}
 80088ae:	b083      	sub	sp, #12
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80088b4:	bf00      	nop
 80088b6:	370c      	adds	r7, #12
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bc80      	pop	{r7}
 80088bc:	4770      	bx	lr

080088be <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80088be:	b480      	push	{r7}
 80088c0:	b083      	sub	sp, #12
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80088c6:	bf00      	nop
 80088c8:	370c      	adds	r7, #12
 80088ca:	46bd      	mov	sp, r7
 80088cc:	bc80      	pop	{r7}
 80088ce:	4770      	bx	lr

080088d0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80088d0:	b480      	push	{r7}
 80088d2:	b083      	sub	sp, #12
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80088d8:	bf00      	nop
 80088da:	370c      	adds	r7, #12
 80088dc:	46bd      	mov	sp, r7
 80088de:	bc80      	pop	{r7}
 80088e0:	4770      	bx	lr

080088e2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80088e2:	b480      	push	{r7}
 80088e4:	b083      	sub	sp, #12
 80088e6:	af00      	add	r7, sp, #0
 80088e8:	6078      	str	r0, [r7, #4]
 80088ea:	460b      	mov	r3, r1
 80088ec:	70fb      	strb	r3, [r7, #3]
 80088ee:	4613      	mov	r3, r2
 80088f0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80088f2:	bf00      	nop
 80088f4:	370c      	adds	r7, #12
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bc80      	pop	{r7}
 80088fa:	4770      	bx	lr

080088fc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80088fc:	b480      	push	{r7}
 80088fe:	b083      	sub	sp, #12
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8008904:	bf00      	nop
 8008906:	370c      	adds	r7, #12
 8008908:	46bd      	mov	sp, r7
 800890a:	bc80      	pop	{r7}
 800890c:	4770      	bx	lr

0800890e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800890e:	b480      	push	{r7}
 8008910:	b083      	sub	sp, #12
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8008916:	bf00      	nop
 8008918:	370c      	adds	r7, #12
 800891a:	46bd      	mov	sp, r7
 800891c:	bc80      	pop	{r7}
 800891e:	4770      	bx	lr

08008920 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008920:	b480      	push	{r7}
 8008922:	b083      	sub	sp, #12
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8008928:	bf00      	nop
 800892a:	370c      	adds	r7, #12
 800892c:	46bd      	mov	sp, r7
 800892e:	bc80      	pop	{r7}
 8008930:	4770      	bx	lr

08008932 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008932:	b480      	push	{r7}
 8008934:	b083      	sub	sp, #12
 8008936:	af00      	add	r7, sp, #0
 8008938:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800893a:	bf00      	nop
 800893c:	370c      	adds	r7, #12
 800893e:	46bd      	mov	sp, r7
 8008940:	bc80      	pop	{r7}
 8008942:	4770      	bx	lr

08008944 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800894c:	bf00      	nop
 800894e:	370c      	adds	r7, #12
 8008950:	46bd      	mov	sp, r7
 8008952:	bc80      	pop	{r7}
 8008954:	4770      	bx	lr

08008956 <I2C_Master_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8008956:	b580      	push	{r7, lr}
 8008958:	b088      	sub	sp, #32
 800895a:	af02      	add	r7, sp, #8
 800895c:	60f8      	str	r0, [r7, #12]
 800895e:	60b9      	str	r1, [r7, #8]
 8008960:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800896c:	2b01      	cmp	r3, #1
 800896e:	d101      	bne.n	8008974 <I2C_Master_ISR_IT+0x1e>
 8008970:	2302      	movs	r3, #2
 8008972:	e114      	b.n	8008b9e <I2C_Master_ISR_IT+0x248>
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2201      	movs	r2, #1
 8008978:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	091b      	lsrs	r3, r3, #4
 8008980:	f003 0301 	and.w	r3, r3, #1
 8008984:	2b00      	cmp	r3, #0
 8008986:	d013      	beq.n	80089b0 <I2C_Master_ISR_IT+0x5a>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	091b      	lsrs	r3, r3, #4
 800898c:	f003 0301 	and.w	r3, r3, #1
 8008990:	2b00      	cmp	r3, #0
 8008992:	d00d      	beq.n	80089b0 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	2210      	movs	r2, #16
 800899a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089a0:	f043 0204 	orr.w	r2, r3, #4
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80089a8:	68f8      	ldr	r0, [r7, #12]
 80089aa:	f001 f812 	bl	80099d2 <I2C_Flush_TXDR>
 80089ae:	e0e1      	b.n	8008b74 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	089b      	lsrs	r3, r3, #2
 80089b4:	f003 0301 	and.w	r3, r3, #1
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d023      	beq.n	8008a04 <I2C_Master_ISR_IT+0xae>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	089b      	lsrs	r3, r3, #2
 80089c0:	f003 0301 	and.w	r3, r3, #1
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d01d      	beq.n	8008a04 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80089c8:	697b      	ldr	r3, [r7, #20]
 80089ca:	f023 0304 	bic.w	r3, r3, #4
 80089ce:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089da:	b2d2      	uxtb	r2, r2
 80089dc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089e2:	1c5a      	adds	r2, r3, #1
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089ec:	3b01      	subs	r3, #1
 80089ee:	b29a      	uxth	r2, r3
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	3b01      	subs	r3, #1
 80089fc:	b29a      	uxth	r2, r3
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008a02:	e0b7      	b.n	8008b74 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008a04:	697b      	ldr	r3, [r7, #20]
 8008a06:	085b      	lsrs	r3, r3, #1
 8008a08:	f003 0301 	and.w	r3, r3, #1
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d01e      	beq.n	8008a4e <I2C_Master_ISR_IT+0xf8>
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	085b      	lsrs	r3, r3, #1
 8008a14:	f003 0301 	and.w	r3, r3, #1
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d018      	beq.n	8008a4e <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a20:	781a      	ldrb	r2, [r3, #0]
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a2c:	1c5a      	adds	r2, r3, #1
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a36:	3b01      	subs	r3, #1
 8008a38:	b29a      	uxth	r2, r3
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a42:	b29b      	uxth	r3, r3
 8008a44:	3b01      	subs	r3, #1
 8008a46:	b29a      	uxth	r2, r3
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008a4c:	e092      	b.n	8008b74 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	09db      	lsrs	r3, r3, #7
 8008a52:	f003 0301 	and.w	r3, r3, #1
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d05d      	beq.n	8008b16 <I2C_Master_ISR_IT+0x1c0>
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	099b      	lsrs	r3, r3, #6
 8008a5e:	f003 0301 	and.w	r3, r3, #1
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d057      	beq.n	8008b16 <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a6a:	b29b      	uxth	r3, r3
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d040      	beq.n	8008af2 <I2C_Master_ISR_IT+0x19c>
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d13c      	bne.n	8008af2 <I2C_Master_ISR_IT+0x19c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	685b      	ldr	r3, [r3, #4]
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a84:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a8a:	b29b      	uxth	r3, r3
 8008a8c:	2bff      	cmp	r3, #255	; 0xff
 8008a8e:	d90e      	bls.n	8008aae <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	22ff      	movs	r2, #255	; 0xff
 8008a94:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a9a:	b2da      	uxtb	r2, r3
 8008a9c:	8a79      	ldrh	r1, [r7, #18]
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	9300      	str	r3, [sp, #0]
 8008aa2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008aa6:	68f8      	ldr	r0, [r7, #12]
 8008aa8:	f001 f9a4 	bl	8009df4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008aac:	e032      	b.n	8008b14 <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ab2:	b29a      	uxth	r2, r3
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008abc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008ac0:	d00b      	beq.n	8008ada <I2C_Master_ISR_IT+0x184>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ac6:	b2da      	uxtb	r2, r3
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008acc:	8a79      	ldrh	r1, [r7, #18]
 8008ace:	2000      	movs	r0, #0
 8008ad0:	9000      	str	r0, [sp, #0]
 8008ad2:	68f8      	ldr	r0, [r7, #12]
 8008ad4:	f001 f98e 	bl	8009df4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008ad8:	e01c      	b.n	8008b14 <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ade:	b2da      	uxtb	r2, r3
 8008ae0:	8a79      	ldrh	r1, [r7, #18]
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	9300      	str	r3, [sp, #0]
 8008ae6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008aea:	68f8      	ldr	r0, [r7, #12]
 8008aec:	f001 f982 	bl	8009df4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008af0:	e010      	b.n	8008b14 <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	685b      	ldr	r3, [r3, #4]
 8008af8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008afc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008b00:	d003      	beq.n	8008b0a <I2C_Master_ISR_IT+0x1b4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8008b02:	68f8      	ldr	r0, [r7, #12]
 8008b04:	f000 fba9 	bl	800925a <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008b08:	e034      	b.n	8008b74 <I2C_Master_ISR_IT+0x21e>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008b0a:	2140      	movs	r1, #64	; 0x40
 8008b0c:	68f8      	ldr	r0, [r7, #12]
 8008b0e:	f000 fe69 	bl	80097e4 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008b12:	e02f      	b.n	8008b74 <I2C_Master_ISR_IT+0x21e>
 8008b14:	e02e      	b.n	8008b74 <I2C_Master_ISR_IT+0x21e>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	099b      	lsrs	r3, r3, #6
 8008b1a:	f003 0301 	and.w	r3, r3, #1
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d028      	beq.n	8008b74 <I2C_Master_ISR_IT+0x21e>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	099b      	lsrs	r3, r3, #6
 8008b26:	f003 0301 	and.w	r3, r3, #1
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d022      	beq.n	8008b74 <I2C_Master_ISR_IT+0x21e>
  {
    if (hi2c->XferCount == 0U)
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d119      	bne.n	8008b6c <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b42:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008b46:	d015      	beq.n	8008b74 <I2C_Master_ISR_IT+0x21e>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b4c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008b50:	d108      	bne.n	8008b64 <I2C_Master_ISR_IT+0x20e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	685a      	ldr	r2, [r3, #4]
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008b60:	605a      	str	r2, [r3, #4]
 8008b62:	e007      	b.n	8008b74 <I2C_Master_ISR_IT+0x21e>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008b64:	68f8      	ldr	r0, [r7, #12]
 8008b66:	f000 fb78 	bl	800925a <I2C_ITMasterSeqCplt>
 8008b6a:	e003      	b.n	8008b74 <I2C_Master_ISR_IT+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008b6c:	2140      	movs	r1, #64	; 0x40
 8008b6e:	68f8      	ldr	r0, [r7, #12]
 8008b70:	f000 fe38 	bl	80097e4 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	095b      	lsrs	r3, r3, #5
 8008b78:	f003 0301 	and.w	r3, r3, #1
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d009      	beq.n	8008b94 <I2C_Master_ISR_IT+0x23e>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	095b      	lsrs	r3, r3, #5
 8008b84:	f003 0301 	and.w	r3, r3, #1
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d003      	beq.n	8008b94 <I2C_Master_ISR_IT+0x23e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8008b8c:	6979      	ldr	r1, [r7, #20]
 8008b8e:	68f8      	ldr	r0, [r7, #12]
 8008b90:	f000 fbfe 	bl	8009390 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	2200      	movs	r2, #0
 8008b98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008b9c:	2300      	movs	r3, #0
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3718      	adds	r7, #24
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}

08008ba6 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8008ba6:	b580      	push	{r7, lr}
 8008ba8:	b086      	sub	sp, #24
 8008baa:	af00      	add	r7, sp, #0
 8008bac:	60f8      	str	r0, [r7, #12]
 8008bae:	60b9      	str	r1, [r7, #8]
 8008bb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bb6:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d101      	bne.n	8008bca <I2C_Slave_ISR_IT+0x24>
 8008bc6:	2302      	movs	r3, #2
 8008bc8:	e0ec      	b.n	8008da4 <I2C_Slave_ISR_IT+0x1fe>
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	2201      	movs	r2, #1
 8008bce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	095b      	lsrs	r3, r3, #5
 8008bd6:	f003 0301 	and.w	r3, r3, #1
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d009      	beq.n	8008bf2 <I2C_Slave_ISR_IT+0x4c>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	095b      	lsrs	r3, r3, #5
 8008be2:	f003 0301 	and.w	r3, r3, #1
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d003      	beq.n	8008bf2 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8008bea:	6939      	ldr	r1, [r7, #16]
 8008bec:	68f8      	ldr	r0, [r7, #12]
 8008bee:	f000 fc99 	bl	8009524 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	091b      	lsrs	r3, r3, #4
 8008bf6:	f003 0301 	and.w	r3, r3, #1
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d04d      	beq.n	8008c9a <I2C_Slave_ISR_IT+0xf4>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	091b      	lsrs	r3, r3, #4
 8008c02:	f003 0301 	and.w	r3, r3, #1
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d047      	beq.n	8008c9a <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c0e:	b29b      	uxth	r3, r3
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d128      	bne.n	8008c66 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c1a:	b2db      	uxtb	r3, r3
 8008c1c:	2b28      	cmp	r3, #40	; 0x28
 8008c1e:	d108      	bne.n	8008c32 <I2C_Slave_ISR_IT+0x8c>
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008c26:	d104      	bne.n	8008c32 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8008c28:	6939      	ldr	r1, [r7, #16]
 8008c2a:	68f8      	ldr	r0, [r7, #12]
 8008c2c:	f000 fd84 	bl	8009738 <I2C_ITListenCplt>
 8008c30:	e032      	b.n	8008c98 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c38:	b2db      	uxtb	r3, r3
 8008c3a:	2b29      	cmp	r3, #41	; 0x29
 8008c3c:	d10e      	bne.n	8008c5c <I2C_Slave_ISR_IT+0xb6>
 8008c3e:	697b      	ldr	r3, [r7, #20]
 8008c40:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008c44:	d00a      	beq.n	8008c5c <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	2210      	movs	r2, #16
 8008c4c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008c4e:	68f8      	ldr	r0, [r7, #12]
 8008c50:	f000 febf 	bl	80099d2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008c54:	68f8      	ldr	r0, [r7, #12]
 8008c56:	f000 fb3d 	bl	80092d4 <I2C_ITSlaveSeqCplt>
 8008c5a:	e01d      	b.n	8008c98 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	2210      	movs	r2, #16
 8008c62:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8008c64:	e096      	b.n	8008d94 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	2210      	movs	r2, #16
 8008c6c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c72:	f043 0204 	orr.w	r2, r3, #4
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d004      	beq.n	8008c8a <I2C_Slave_ISR_IT+0xe4>
 8008c80:	697b      	ldr	r3, [r7, #20]
 8008c82:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008c86:	f040 8085 	bne.w	8008d94 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c8e:	4619      	mov	r1, r3
 8008c90:	68f8      	ldr	r0, [r7, #12]
 8008c92:	f000 fda7 	bl	80097e4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008c96:	e07d      	b.n	8008d94 <I2C_Slave_ISR_IT+0x1ee>
 8008c98:	e07c      	b.n	8008d94 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008c9a:	693b      	ldr	r3, [r7, #16]
 8008c9c:	089b      	lsrs	r3, r3, #2
 8008c9e:	f003 0301 	and.w	r3, r3, #1
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d030      	beq.n	8008d08 <I2C_Slave_ISR_IT+0x162>
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	089b      	lsrs	r3, r3, #2
 8008caa:	f003 0301 	and.w	r3, r3, #1
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d02a      	beq.n	8008d08 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cb6:	b29b      	uxth	r3, r3
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d018      	beq.n	8008cee <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc6:	b2d2      	uxtb	r2, r2
 8008cc8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cce:	1c5a      	adds	r2, r3, #1
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cd8:	3b01      	subs	r3, #1
 8008cda:	b29a      	uxth	r2, r3
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	3b01      	subs	r3, #1
 8008ce8:	b29a      	uxth	r2, r3
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d14f      	bne.n	8008d98 <I2C_Slave_ISR_IT+0x1f2>
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008cfe:	d04b      	beq.n	8008d98 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8008d00:	68f8      	ldr	r0, [r7, #12]
 8008d02:	f000 fae7 	bl	80092d4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8008d06:	e047      	b.n	8008d98 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	08db      	lsrs	r3, r3, #3
 8008d0c:	f003 0301 	and.w	r3, r3, #1
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d00a      	beq.n	8008d2a <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	08db      	lsrs	r3, r3, #3
 8008d18:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d004      	beq.n	8008d2a <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008d20:	6939      	ldr	r1, [r7, #16]
 8008d22:	68f8      	ldr	r0, [r7, #12]
 8008d24:	f000 fa15 	bl	8009152 <I2C_ITAddrCplt>
 8008d28:	e037      	b.n	8008d9a <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	085b      	lsrs	r3, r3, #1
 8008d2e:	f003 0301 	and.w	r3, r3, #1
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d031      	beq.n	8008d9a <I2C_Slave_ISR_IT+0x1f4>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	085b      	lsrs	r3, r3, #1
 8008d3a:	f003 0301 	and.w	r3, r3, #1
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d02b      	beq.n	8008d9a <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d46:	b29b      	uxth	r3, r3
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d018      	beq.n	8008d7e <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d50:	781a      	ldrb	r2, [r3, #0]
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d5c:	1c5a      	adds	r2, r3, #1
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	3b01      	subs	r3, #1
 8008d6a:	b29a      	uxth	r2, r3
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d74:	3b01      	subs	r3, #1
 8008d76:	b29a      	uxth	r2, r3
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	851a      	strh	r2, [r3, #40]	; 0x28
 8008d7c:	e00d      	b.n	8008d9a <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008d84:	d002      	beq.n	8008d8c <I2C_Slave_ISR_IT+0x1e6>
 8008d86:	697b      	ldr	r3, [r7, #20]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d106      	bne.n	8008d9a <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008d8c:	68f8      	ldr	r0, [r7, #12]
 8008d8e:	f000 faa1 	bl	80092d4 <I2C_ITSlaveSeqCplt>
 8008d92:	e002      	b.n	8008d9a <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8008d94:	bf00      	nop
 8008d96:	e000      	b.n	8008d9a <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8008d98:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008da2:	2300      	movs	r3, #0
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3718      	adds	r7, #24
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}

08008dac <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b088      	sub	sp, #32
 8008db0:	af02      	add	r7, sp, #8
 8008db2:	60f8      	str	r0, [r7, #12]
 8008db4:	60b9      	str	r1, [r7, #8]
 8008db6:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008dbe:	2b01      	cmp	r3, #1
 8008dc0:	d101      	bne.n	8008dc6 <I2C_Master_ISR_DMA+0x1a>
 8008dc2:	2302      	movs	r3, #2
 8008dc4:	e0e1      	b.n	8008f8a <I2C_Master_ISR_DMA+0x1de>
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	2201      	movs	r2, #1
 8008dca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	091b      	lsrs	r3, r3, #4
 8008dd2:	f003 0301 	and.w	r3, r3, #1
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d017      	beq.n	8008e0a <I2C_Master_ISR_DMA+0x5e>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	091b      	lsrs	r3, r3, #4
 8008dde:	f003 0301 	and.w	r3, r3, #1
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d011      	beq.n	8008e0a <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	2210      	movs	r2, #16
 8008dec:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008df2:	f043 0204 	orr.w	r2, r3, #4
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008dfa:	2120      	movs	r1, #32
 8008dfc:	68f8      	ldr	r0, [r7, #12]
 8008dfe:	f001 f825 	bl	8009e4c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008e02:	68f8      	ldr	r0, [r7, #12]
 8008e04:	f000 fde5 	bl	80099d2 <I2C_Flush_TXDR>
 8008e08:	e0ba      	b.n	8008f80 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	09db      	lsrs	r3, r3, #7
 8008e0e:	f003 0301 	and.w	r3, r3, #1
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d072      	beq.n	8008efc <I2C_Master_ISR_DMA+0x150>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	099b      	lsrs	r3, r3, #6
 8008e1a:	f003 0301 	and.w	r3, r3, #1
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d06c      	beq.n	8008efc <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	681a      	ldr	r2, [r3, #0]
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e30:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e36:	b29b      	uxth	r3, r3
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d04e      	beq.n	8008eda <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	685b      	ldr	r3, [r3, #4]
 8008e42:	b29b      	uxth	r3, r3
 8008e44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e48:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	2bff      	cmp	r3, #255	; 0xff
 8008e52:	d906      	bls.n	8008e62 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	22ff      	movs	r2, #255	; 0xff
 8008e58:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8008e5a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008e5e:	617b      	str	r3, [r7, #20]
 8008e60:	e010      	b.n	8008e84 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e66:	b29a      	uxth	r2, r3
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e70:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008e74:	d003      	beq.n	8008e7e <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e7a:	617b      	str	r3, [r7, #20]
 8008e7c:	e002      	b.n	8008e84 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8008e7e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008e82:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e88:	b2da      	uxtb	r2, r3
 8008e8a:	8a79      	ldrh	r1, [r7, #18]
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	9300      	str	r3, [sp, #0]
 8008e90:	697b      	ldr	r3, [r7, #20]
 8008e92:	68f8      	ldr	r0, [r7, #12]
 8008e94:	f000 ffae 	bl	8009df4 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e9c:	b29a      	uxth	r2, r3
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ea2:	1ad3      	subs	r3, r2, r3
 8008ea4:	b29a      	uxth	r2, r3
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008eb0:	b2db      	uxtb	r3, r3
 8008eb2:	2b22      	cmp	r3, #34	; 0x22
 8008eb4:	d108      	bne.n	8008ec8 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	681a      	ldr	r2, [r3, #0]
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008ec4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008ec6:	e05b      	b.n	8008f80 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	681a      	ldr	r2, [r3, #0]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ed6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008ed8:	e052      	b.n	8008f80 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ee4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008ee8:	d003      	beq.n	8008ef2 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8008eea:	68f8      	ldr	r0, [r7, #12]
 8008eec:	f000 f9b5 	bl	800925a <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8008ef0:	e046      	b.n	8008f80 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008ef2:	2140      	movs	r1, #64	; 0x40
 8008ef4:	68f8      	ldr	r0, [r7, #12]
 8008ef6:	f000 fc75 	bl	80097e4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8008efa:	e041      	b.n	8008f80 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	099b      	lsrs	r3, r3, #6
 8008f00:	f003 0301 	and.w	r3, r3, #1
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d029      	beq.n	8008f5c <I2C_Master_ISR_DMA+0x1b0>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	099b      	lsrs	r3, r3, #6
 8008f0c:	f003 0301 	and.w	r3, r3, #1
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d023      	beq.n	8008f5c <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f18:	b29b      	uxth	r3, r3
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d119      	bne.n	8008f52 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f28:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008f2c:	d027      	beq.n	8008f7e <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f32:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008f36:	d108      	bne.n	8008f4a <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	685a      	ldr	r2, [r3, #4]
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008f46:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8008f48:	e019      	b.n	8008f7e <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008f4a:	68f8      	ldr	r0, [r7, #12]
 8008f4c:	f000 f985 	bl	800925a <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8008f50:	e015      	b.n	8008f7e <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008f52:	2140      	movs	r1, #64	; 0x40
 8008f54:	68f8      	ldr	r0, [r7, #12]
 8008f56:	f000 fc45 	bl	80097e4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008f5a:	e010      	b.n	8008f7e <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	095b      	lsrs	r3, r3, #5
 8008f60:	f003 0301 	and.w	r3, r3, #1
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d00b      	beq.n	8008f80 <I2C_Master_ISR_DMA+0x1d4>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	095b      	lsrs	r3, r3, #5
 8008f6c:	f003 0301 	and.w	r3, r3, #1
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d005      	beq.n	8008f80 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8008f74:	68b9      	ldr	r1, [r7, #8]
 8008f76:	68f8      	ldr	r0, [r7, #12]
 8008f78:	f000 fa0a 	bl	8009390 <I2C_ITMasterCplt>
 8008f7c:	e000      	b.n	8008f80 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8008f7e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	2200      	movs	r2, #0
 8008f84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008f88:	2300      	movs	r3, #0
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3718      	adds	r7, #24
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}

08008f92 <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8008f92:	b580      	push	{r7, lr}
 8008f94:	b088      	sub	sp, #32
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	60f8      	str	r0, [r7, #12]
 8008f9a:	60b9      	str	r1, [r7, #8]
 8008f9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fa2:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008fae:	2b01      	cmp	r3, #1
 8008fb0:	d101      	bne.n	8008fb6 <I2C_Slave_ISR_DMA+0x24>
 8008fb2:	2302      	movs	r3, #2
 8008fb4:	e0c9      	b.n	800914a <I2C_Slave_ISR_DMA+0x1b8>
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	2201      	movs	r2, #1
 8008fba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008fbe:	68bb      	ldr	r3, [r7, #8]
 8008fc0:	095b      	lsrs	r3, r3, #5
 8008fc2:	f003 0301 	and.w	r3, r3, #1
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d009      	beq.n	8008fde <I2C_Slave_ISR_DMA+0x4c>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	095b      	lsrs	r3, r3, #5
 8008fce:	f003 0301 	and.w	r3, r3, #1
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d003      	beq.n	8008fde <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8008fd6:	68b9      	ldr	r1, [r7, #8]
 8008fd8:	68f8      	ldr	r0, [r7, #12]
 8008fda:	f000 faa3 	bl	8009524 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	091b      	lsrs	r3, r3, #4
 8008fe2:	f003 0301 	and.w	r3, r3, #1
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	f000 809a 	beq.w	8009120 <I2C_Slave_ISR_DMA+0x18e>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	091b      	lsrs	r3, r3, #4
 8008ff0:	f003 0301 	and.w	r3, r3, #1
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	f000 8093 	beq.w	8009120 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	0b9b      	lsrs	r3, r3, #14
 8008ffe:	f003 0301 	and.w	r3, r3, #1
 8009002:	2b00      	cmp	r3, #0
 8009004:	d105      	bne.n	8009012 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	0bdb      	lsrs	r3, r3, #15
 800900a:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800900e:	2b00      	cmp	r3, #0
 8009010:	d07f      	beq.n	8009112 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009016:	2b00      	cmp	r3, #0
 8009018:	d00d      	beq.n	8009036 <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	0bdb      	lsrs	r3, r3, #15
 800901e:	f003 0301 	and.w	r3, r3, #1
 8009022:	2b00      	cmp	r3, #0
 8009024:	d007      	beq.n	8009036 <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	685b      	ldr	r3, [r3, #4]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d101      	bne.n	8009036 <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8009032:	2301      	movs	r3, #1
 8009034:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800903a:	2b00      	cmp	r3, #0
 800903c:	d00d      	beq.n	800905a <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	0b9b      	lsrs	r3, r3, #14
 8009042:	f003 0301 	and.w	r3, r3, #1
 8009046:	2b00      	cmp	r3, #0
 8009048:	d007      	beq.n	800905a <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d101      	bne.n	800905a <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 8009056:	2301      	movs	r3, #1
 8009058:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800905a:	69fb      	ldr	r3, [r7, #28]
 800905c:	2b01      	cmp	r3, #1
 800905e:	d128      	bne.n	80090b2 <I2C_Slave_ISR_DMA+0x120>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009066:	b2db      	uxtb	r3, r3
 8009068:	2b28      	cmp	r3, #40	; 0x28
 800906a:	d108      	bne.n	800907e <I2C_Slave_ISR_DMA+0xec>
 800906c:	69bb      	ldr	r3, [r7, #24]
 800906e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009072:	d104      	bne.n	800907e <I2C_Slave_ISR_DMA+0xec>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8009074:	68b9      	ldr	r1, [r7, #8]
 8009076:	68f8      	ldr	r0, [r7, #12]
 8009078:	f000 fb5e 	bl	8009738 <I2C_ITListenCplt>
 800907c:	e048      	b.n	8009110 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009084:	b2db      	uxtb	r3, r3
 8009086:	2b29      	cmp	r3, #41	; 0x29
 8009088:	d10e      	bne.n	80090a8 <I2C_Slave_ISR_DMA+0x116>
 800908a:	69bb      	ldr	r3, [r7, #24]
 800908c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009090:	d00a      	beq.n	80090a8 <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	2210      	movs	r2, #16
 8009098:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800909a:	68f8      	ldr	r0, [r7, #12]
 800909c:	f000 fc99 	bl	80099d2 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80090a0:	68f8      	ldr	r0, [r7, #12]
 80090a2:	f000 f917 	bl	80092d4 <I2C_ITSlaveSeqCplt>
 80090a6:	e033      	b.n	8009110 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	2210      	movs	r2, #16
 80090ae:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80090b0:	e034      	b.n	800911c <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	2210      	movs	r2, #16
 80090b8:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090be:	f043 0204 	orr.w	r2, r3, #4
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090cc:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80090ce:	69bb      	ldr	r3, [r7, #24]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d003      	beq.n	80090dc <I2C_Slave_ISR_DMA+0x14a>
 80090d4:	69bb      	ldr	r3, [r7, #24]
 80090d6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80090da:	d11f      	bne.n	800911c <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80090dc:	7dfb      	ldrb	r3, [r7, #23]
 80090de:	2b21      	cmp	r3, #33	; 0x21
 80090e0:	d002      	beq.n	80090e8 <I2C_Slave_ISR_DMA+0x156>
 80090e2:	7dfb      	ldrb	r3, [r7, #23]
 80090e4:	2b29      	cmp	r3, #41	; 0x29
 80090e6:	d103      	bne.n	80090f0 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2221      	movs	r2, #33	; 0x21
 80090ec:	631a      	str	r2, [r3, #48]	; 0x30
 80090ee:	e008      	b.n	8009102 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80090f0:	7dfb      	ldrb	r3, [r7, #23]
 80090f2:	2b22      	cmp	r3, #34	; 0x22
 80090f4:	d002      	beq.n	80090fc <I2C_Slave_ISR_DMA+0x16a>
 80090f6:	7dfb      	ldrb	r3, [r7, #23]
 80090f8:	2b2a      	cmp	r3, #42	; 0x2a
 80090fa:	d102      	bne.n	8009102 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2222      	movs	r2, #34	; 0x22
 8009100:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009106:	4619      	mov	r1, r3
 8009108:	68f8      	ldr	r0, [r7, #12]
 800910a:	f000 fb6b 	bl	80097e4 <I2C_ITError>
      if (treatdmanack == 1U)
 800910e:	e005      	b.n	800911c <I2C_Slave_ISR_DMA+0x18a>
 8009110:	e004      	b.n	800911c <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	2210      	movs	r2, #16
 8009118:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800911a:	e011      	b.n	8009140 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 800911c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800911e:	e00f      	b.n	8009140 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	08db      	lsrs	r3, r3, #3
 8009124:	f003 0301 	and.w	r3, r3, #1
 8009128:	2b00      	cmp	r3, #0
 800912a:	d009      	beq.n	8009140 <I2C_Slave_ISR_DMA+0x1ae>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	08db      	lsrs	r3, r3, #3
 8009130:	f003 0301 	and.w	r3, r3, #1
 8009134:	2b00      	cmp	r3, #0
 8009136:	d003      	beq.n	8009140 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8009138:	68b9      	ldr	r1, [r7, #8]
 800913a:	68f8      	ldr	r0, [r7, #12]
 800913c:	f000 f809 	bl	8009152 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2200      	movs	r2, #0
 8009144:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009148:	2300      	movs	r3, #0
}
 800914a:	4618      	mov	r0, r3
 800914c:	3720      	adds	r7, #32
 800914e:	46bd      	mov	sp, r7
 8009150:	bd80      	pop	{r7, pc}

08009152 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009152:	b580      	push	{r7, lr}
 8009154:	b084      	sub	sp, #16
 8009156:	af00      	add	r7, sp, #0
 8009158:	6078      	str	r0, [r7, #4]
 800915a:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009162:	b2db      	uxtb	r3, r3
 8009164:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009168:	2b28      	cmp	r3, #40	; 0x28
 800916a:	d16a      	bne.n	8009242 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	699b      	ldr	r3, [r3, #24]
 8009172:	0c1b      	lsrs	r3, r3, #16
 8009174:	b2db      	uxtb	r3, r3
 8009176:	f003 0301 	and.w	r3, r3, #1
 800917a:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	699b      	ldr	r3, [r3, #24]
 8009182:	0c1b      	lsrs	r3, r3, #16
 8009184:	b29b      	uxth	r3, r3
 8009186:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800918a:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	b29b      	uxth	r3, r3
 8009194:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009198:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	68db      	ldr	r3, [r3, #12]
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80091a6:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	68db      	ldr	r3, [r3, #12]
 80091ac:	2b02      	cmp	r3, #2
 80091ae:	d138      	bne.n	8009222 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 80091b0:	897b      	ldrh	r3, [r7, #10]
 80091b2:	09db      	lsrs	r3, r3, #7
 80091b4:	b29a      	uxth	r2, r3
 80091b6:	89bb      	ldrh	r3, [r7, #12]
 80091b8:	4053      	eors	r3, r2
 80091ba:	b29b      	uxth	r3, r3
 80091bc:	f003 0306 	and.w	r3, r3, #6
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d11c      	bne.n	80091fe <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80091c4:	897b      	ldrh	r3, [r7, #10]
 80091c6:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091cc:	1c5a      	adds	r2, r3, #1
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091d6:	2b02      	cmp	r3, #2
 80091d8:	d13b      	bne.n	8009252 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2200      	movs	r2, #0
 80091de:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	2208      	movs	r2, #8
 80091e6:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2200      	movs	r2, #0
 80091ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80091f0:	89ba      	ldrh	r2, [r7, #12]
 80091f2:	7bfb      	ldrb	r3, [r7, #15]
 80091f4:	4619      	mov	r1, r3
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f7ff fb73 	bl	80088e2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80091fc:	e029      	b.n	8009252 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80091fe:	893b      	ldrh	r3, [r7, #8]
 8009200:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009202:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f000 fe82 	bl	8009f10 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2200      	movs	r2, #0
 8009210:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009214:	89ba      	ldrh	r2, [r7, #12]
 8009216:	7bfb      	ldrb	r3, [r7, #15]
 8009218:	4619      	mov	r1, r3
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f7ff fb61 	bl	80088e2 <HAL_I2C_AddrCallback>
}
 8009220:	e017      	b.n	8009252 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8009222:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f000 fe72 	bl	8009f10 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2200      	movs	r2, #0
 8009230:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8009234:	89ba      	ldrh	r2, [r7, #12]
 8009236:	7bfb      	ldrb	r3, [r7, #15]
 8009238:	4619      	mov	r1, r3
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f7ff fb51 	bl	80088e2 <HAL_I2C_AddrCallback>
}
 8009240:	e007      	b.n	8009252 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	2208      	movs	r2, #8
 8009248:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	2200      	movs	r2, #0
 800924e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8009252:	bf00      	nop
 8009254:	3710      	adds	r7, #16
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}

0800925a <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800925a:	b580      	push	{r7, lr}
 800925c:	b082      	sub	sp, #8
 800925e:	af00      	add	r7, sp, #0
 8009260:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009270:	b2db      	uxtb	r3, r3
 8009272:	2b21      	cmp	r3, #33	; 0x21
 8009274:	d115      	bne.n	80092a2 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2220      	movs	r2, #32
 800927a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2211      	movs	r2, #17
 8009282:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2200      	movs	r2, #0
 8009288:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800928a:	2101      	movs	r1, #1
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f000 fe3f 	bl	8009f10 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f7ff fafd 	bl	800889a <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80092a0:	e014      	b.n	80092cc <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2220      	movs	r2, #32
 80092a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2212      	movs	r2, #18
 80092ae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2200      	movs	r2, #0
 80092b4:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80092b6:	2102      	movs	r1, #2
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f000 fe29 	bl	8009f10 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2200      	movs	r2, #0
 80092c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f7ff faf0 	bl	80088ac <HAL_I2C_MasterRxCpltCallback>
}
 80092cc:	bf00      	nop
 80092ce:	3708      	adds	r7, #8
 80092d0:	46bd      	mov	sp, r7
 80092d2:	bd80      	pop	{r7, pc}

080092d4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b084      	sub	sp, #16
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2200      	movs	r2, #0
 80092e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	0b9b      	lsrs	r3, r3, #14
 80092f0:	f003 0301 	and.w	r3, r3, #1
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d008      	beq.n	800930a <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	681a      	ldr	r2, [r3, #0]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009306:	601a      	str	r2, [r3, #0]
 8009308:	e00d      	b.n	8009326 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	0bdb      	lsrs	r3, r3, #15
 800930e:	f003 0301 	and.w	r3, r3, #1
 8009312:	2b00      	cmp	r3, #0
 8009314:	d007      	beq.n	8009326 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	681a      	ldr	r2, [r3, #0]
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009324:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800932c:	b2db      	uxtb	r3, r3
 800932e:	2b29      	cmp	r3, #41	; 0x29
 8009330:	d112      	bne.n	8009358 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2228      	movs	r2, #40	; 0x28
 8009336:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2221      	movs	r2, #33	; 0x21
 800933e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009340:	2101      	movs	r1, #1
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f000 fde4 	bl	8009f10 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2200      	movs	r2, #0
 800934c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009350:	6878      	ldr	r0, [r7, #4]
 8009352:	f7ff fab4 	bl	80088be <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009356:	e017      	b.n	8009388 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800935e:	b2db      	uxtb	r3, r3
 8009360:	2b2a      	cmp	r3, #42	; 0x2a
 8009362:	d111      	bne.n	8009388 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2228      	movs	r2, #40	; 0x28
 8009368:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2222      	movs	r2, #34	; 0x22
 8009370:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009372:	2102      	movs	r1, #2
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	f000 fdcb 	bl	8009f10 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2200      	movs	r2, #0
 800937e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f7ff faa4 	bl	80088d0 <HAL_I2C_SlaveRxCpltCallback>
}
 8009388:	bf00      	nop
 800938a:	3710      	adds	r7, #16
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}

08009390 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b086      	sub	sp, #24
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
 8009398:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	2220      	movs	r2, #32
 80093a4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80093ac:	b2db      	uxtb	r3, r3
 80093ae:	2b21      	cmp	r3, #33	; 0x21
 80093b0:	d107      	bne.n	80093c2 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80093b2:	2101      	movs	r1, #1
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f000 fdab 	bl	8009f10 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2211      	movs	r2, #17
 80093be:	631a      	str	r2, [r3, #48]	; 0x30
 80093c0:	e00c      	b.n	80093dc <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	2b22      	cmp	r3, #34	; 0x22
 80093cc:	d106      	bne.n	80093dc <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80093ce:	2102      	movs	r1, #2
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 fd9d 	bl	8009f10 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2212      	movs	r2, #18
 80093da:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	6859      	ldr	r1, [r3, #4]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681a      	ldr	r2, [r3, #0]
 80093e6:	4b4d      	ldr	r3, [pc, #308]	; (800951c <I2C_ITMasterCplt+0x18c>)
 80093e8:	400b      	ands	r3, r1
 80093ea:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2200      	movs	r2, #0
 80093f0:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	4a4a      	ldr	r2, [pc, #296]	; (8009520 <I2C_ITMasterCplt+0x190>)
 80093f6:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80093f8:	697b      	ldr	r3, [r7, #20]
 80093fa:	091b      	lsrs	r3, r3, #4
 80093fc:	f003 0301 	and.w	r3, r3, #1
 8009400:	2b00      	cmp	r3, #0
 8009402:	d009      	beq.n	8009418 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	2210      	movs	r2, #16
 800940a:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009410:	f043 0204 	orr.w	r2, r3, #4
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800941e:	b2db      	uxtb	r3, r3
 8009420:	2b60      	cmp	r3, #96	; 0x60
 8009422:	d10b      	bne.n	800943c <I2C_ITMasterCplt+0xac>
 8009424:	697b      	ldr	r3, [r7, #20]
 8009426:	089b      	lsrs	r3, r3, #2
 8009428:	f003 0301 	and.w	r3, r3, #1
 800942c:	2b00      	cmp	r3, #0
 800942e:	d005      	beq.n	800943c <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009436:	b2db      	uxtb	r3, r3
 8009438:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800943a:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	f000 fac8 	bl	80099d2 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009446:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800944e:	b2db      	uxtb	r3, r3
 8009450:	2b60      	cmp	r3, #96	; 0x60
 8009452:	d002      	beq.n	800945a <I2C_ITMasterCplt+0xca>
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d006      	beq.n	8009468 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800945e:	4619      	mov	r1, r3
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f000 f9bf 	bl	80097e4 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009466:	e054      	b.n	8009512 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800946e:	b2db      	uxtb	r3, r3
 8009470:	2b21      	cmp	r3, #33	; 0x21
 8009472:	d124      	bne.n	80094be <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2220      	movs	r2, #32
 8009478:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2200      	movs	r2, #0
 8009480:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009488:	b2db      	uxtb	r3, r3
 800948a:	2b40      	cmp	r3, #64	; 0x40
 800948c:	d10b      	bne.n	80094a6 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2200      	movs	r2, #0
 8009492:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2200      	movs	r2, #0
 800949a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f7ff fa35 	bl	800890e <HAL_I2C_MemTxCpltCallback>
}
 80094a4:	e035      	b.n	8009512 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2200      	movs	r2, #0
 80094aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2200      	movs	r2, #0
 80094b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f7ff f9ef 	bl	800889a <HAL_I2C_MasterTxCpltCallback>
}
 80094bc:	e029      	b.n	8009512 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80094c4:	b2db      	uxtb	r3, r3
 80094c6:	2b22      	cmp	r3, #34	; 0x22
 80094c8:	d123      	bne.n	8009512 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2220      	movs	r2, #32
 80094ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2200      	movs	r2, #0
 80094d6:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80094de:	b2db      	uxtb	r3, r3
 80094e0:	2b40      	cmp	r3, #64	; 0x40
 80094e2:	d10b      	bne.n	80094fc <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2200      	movs	r2, #0
 80094e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f7ff fa13 	bl	8008920 <HAL_I2C_MemRxCpltCallback>
}
 80094fa:	e00a      	b.n	8009512 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2200      	movs	r2, #0
 8009500:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2200      	movs	r2, #0
 8009508:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f7ff f9cd 	bl	80088ac <HAL_I2C_MasterRxCpltCallback>
}
 8009512:	bf00      	nop
 8009514:	3718      	adds	r7, #24
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}
 800951a:	bf00      	nop
 800951c:	fe00e800 	.word	0xfe00e800
 8009520:	ffff0000 	.word	0xffff0000

08009524 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009524:	b580      	push	{r7, lr}
 8009526:	b086      	sub	sp, #24
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
 800952c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009540:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	2220      	movs	r2, #32
 8009548:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800954a:	7bfb      	ldrb	r3, [r7, #15]
 800954c:	2b21      	cmp	r3, #33	; 0x21
 800954e:	d002      	beq.n	8009556 <I2C_ITSlaveCplt+0x32>
 8009550:	7bfb      	ldrb	r3, [r7, #15]
 8009552:	2b29      	cmp	r3, #41	; 0x29
 8009554:	d108      	bne.n	8009568 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8009556:	f248 0101 	movw	r1, #32769	; 0x8001
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f000 fcd8 	bl	8009f10 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2221      	movs	r2, #33	; 0x21
 8009564:	631a      	str	r2, [r3, #48]	; 0x30
 8009566:	e00d      	b.n	8009584 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009568:	7bfb      	ldrb	r3, [r7, #15]
 800956a:	2b22      	cmp	r3, #34	; 0x22
 800956c:	d002      	beq.n	8009574 <I2C_ITSlaveCplt+0x50>
 800956e:	7bfb      	ldrb	r3, [r7, #15]
 8009570:	2b2a      	cmp	r3, #42	; 0x2a
 8009572:	d107      	bne.n	8009584 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8009574:	f248 0102 	movw	r1, #32770	; 0x8002
 8009578:	6878      	ldr	r0, [r7, #4]
 800957a:	f000 fcc9 	bl	8009f10 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2222      	movs	r2, #34	; 0x22
 8009582:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	685a      	ldr	r2, [r3, #4]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009592:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	6859      	ldr	r1, [r3, #4]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	4b64      	ldr	r3, [pc, #400]	; (8009730 <I2C_ITSlaveCplt+0x20c>)
 80095a0:	400b      	ands	r3, r1
 80095a2:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	f000 fa14 	bl	80099d2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	0b9b      	lsrs	r3, r3, #14
 80095ae:	f003 0301 	and.w	r3, r3, #1
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d013      	beq.n	80095de <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80095c4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d020      	beq.n	8009610 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	685b      	ldr	r3, [r3, #4]
 80095d6:	b29a      	uxth	r2, r3
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	855a      	strh	r2, [r3, #42]	; 0x2a
 80095dc:	e018      	b.n	8009610 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80095de:	693b      	ldr	r3, [r7, #16]
 80095e0:	0bdb      	lsrs	r3, r3, #15
 80095e2:	f003 0301 	and.w	r3, r3, #1
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d012      	beq.n	8009610 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	681a      	ldr	r2, [r3, #0]
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80095f8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d006      	beq.n	8009610 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	685b      	ldr	r3, [r3, #4]
 800960a:	b29a      	uxth	r2, r3
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	089b      	lsrs	r3, r3, #2
 8009614:	f003 0301 	and.w	r3, r3, #1
 8009618:	2b00      	cmp	r3, #0
 800961a:	d020      	beq.n	800965e <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	f023 0304 	bic.w	r3, r3, #4
 8009622:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800962e:	b2d2      	uxtb	r2, r2
 8009630:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009636:	1c5a      	adds	r2, r3, #1
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009640:	2b00      	cmp	r3, #0
 8009642:	d00c      	beq.n	800965e <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009648:	3b01      	subs	r3, #1
 800964a:	b29a      	uxth	r2, r3
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009654:	b29b      	uxth	r3, r3
 8009656:	3b01      	subs	r3, #1
 8009658:	b29a      	uxth	r2, r3
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009662:	b29b      	uxth	r3, r3
 8009664:	2b00      	cmp	r3, #0
 8009666:	d005      	beq.n	8009674 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800966c:	f043 0204 	orr.w	r2, r3, #4
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2200      	movs	r2, #0
 8009678:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2200      	movs	r2, #0
 8009680:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009686:	2b00      	cmp	r3, #0
 8009688:	d010      	beq.n	80096ac <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800968e:	4619      	mov	r1, r3
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f000 f8a7 	bl	80097e4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800969c:	b2db      	uxtb	r3, r3
 800969e:	2b28      	cmp	r3, #40	; 0x28
 80096a0:	d141      	bne.n	8009726 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80096a2:	6979      	ldr	r1, [r7, #20]
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f000 f847 	bl	8009738 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80096aa:	e03c      	b.n	8009726 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096b0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80096b4:	d014      	beq.n	80096e0 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 80096b6:	6878      	ldr	r0, [r7, #4]
 80096b8:	f7ff fe0c 	bl	80092d4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	4a1d      	ldr	r2, [pc, #116]	; (8009734 <I2C_ITSlaveCplt+0x210>)
 80096c0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2220      	movs	r2, #32
 80096c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2200      	movs	r2, #0
 80096ce:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2200      	movs	r2, #0
 80096d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f7ff f90f 	bl	80088fc <HAL_I2C_ListenCpltCallback>
}
 80096de:	e022      	b.n	8009726 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80096e6:	b2db      	uxtb	r3, r3
 80096e8:	2b22      	cmp	r3, #34	; 0x22
 80096ea:	d10e      	bne.n	800970a <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2220      	movs	r2, #32
 80096f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2200      	movs	r2, #0
 80096f8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2200      	movs	r2, #0
 80096fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	f7ff f8e4 	bl	80088d0 <HAL_I2C_SlaveRxCpltCallback>
}
 8009708:	e00d      	b.n	8009726 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2220      	movs	r2, #32
 800970e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2200      	movs	r2, #0
 8009716:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2200      	movs	r2, #0
 800971c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009720:	6878      	ldr	r0, [r7, #4]
 8009722:	f7ff f8cc 	bl	80088be <HAL_I2C_SlaveTxCpltCallback>
}
 8009726:	bf00      	nop
 8009728:	3718      	adds	r7, #24
 800972a:	46bd      	mov	sp, r7
 800972c:	bd80      	pop	{r7, pc}
 800972e:	bf00      	nop
 8009730:	fe00e800 	.word	0xfe00e800
 8009734:	ffff0000 	.word	0xffff0000

08009738 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b082      	sub	sp, #8
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	4a26      	ldr	r2, [pc, #152]	; (80097e0 <I2C_ITListenCplt+0xa8>)
 8009746:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2200      	movs	r2, #0
 800974c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2220      	movs	r2, #32
 8009752:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2200      	movs	r2, #0
 800975a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2200      	movs	r2, #0
 8009762:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	089b      	lsrs	r3, r3, #2
 8009768:	f003 0301 	and.w	r3, r3, #1
 800976c:	2b00      	cmp	r3, #0
 800976e:	d022      	beq.n	80097b6 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800977a:	b2d2      	uxtb	r2, r2
 800977c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009782:	1c5a      	adds	r2, r3, #1
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800978c:	2b00      	cmp	r3, #0
 800978e:	d012      	beq.n	80097b6 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009794:	3b01      	subs	r3, #1
 8009796:	b29a      	uxth	r2, r3
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097a0:	b29b      	uxth	r3, r3
 80097a2:	3b01      	subs	r3, #1
 80097a4:	b29a      	uxth	r2, r3
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80097ae:	f043 0204 	orr.w	r2, r3, #4
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80097b6:	f248 0103 	movw	r1, #32771	; 0x8003
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f000 fba8 	bl	8009f10 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	2210      	movs	r2, #16
 80097c6:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2200      	movs	r2, #0
 80097cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80097d0:	6878      	ldr	r0, [r7, #4]
 80097d2:	f7ff f893 	bl	80088fc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80097d6:	bf00      	nop
 80097d8:	3708      	adds	r7, #8
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}
 80097de:	bf00      	nop
 80097e0:	ffff0000 	.word	0xffff0000

080097e4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b084      	sub	sp, #16
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
 80097ec:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80097f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2200      	movs	r2, #0
 80097fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	4a5d      	ldr	r2, [pc, #372]	; (8009978 <I2C_ITError+0x194>)
 8009802:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2200      	movs	r2, #0
 8009808:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	431a      	orrs	r2, r3
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8009816:	7bfb      	ldrb	r3, [r7, #15]
 8009818:	2b28      	cmp	r3, #40	; 0x28
 800981a:	d005      	beq.n	8009828 <I2C_ITError+0x44>
 800981c:	7bfb      	ldrb	r3, [r7, #15]
 800981e:	2b29      	cmp	r3, #41	; 0x29
 8009820:	d002      	beq.n	8009828 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8009822:	7bfb      	ldrb	r3, [r7, #15]
 8009824:	2b2a      	cmp	r3, #42	; 0x2a
 8009826:	d10b      	bne.n	8009840 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009828:	2103      	movs	r1, #3
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	f000 fb70 	bl	8009f10 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2228      	movs	r2, #40	; 0x28
 8009834:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4a50      	ldr	r2, [pc, #320]	; (800997c <I2C_ITError+0x198>)
 800983c:	635a      	str	r2, [r3, #52]	; 0x34
 800983e:	e011      	b.n	8009864 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009840:	f248 0103 	movw	r1, #32771	; 0x8003
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f000 fb63 	bl	8009f10 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009850:	b2db      	uxtb	r3, r3
 8009852:	2b60      	cmp	r3, #96	; 0x60
 8009854:	d003      	beq.n	800985e <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2220      	movs	r2, #32
 800985a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2200      	movs	r2, #0
 8009862:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009868:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800986e:	2b00      	cmp	r3, #0
 8009870:	d039      	beq.n	80098e6 <I2C_ITError+0x102>
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	2b11      	cmp	r3, #17
 8009876:	d002      	beq.n	800987e <I2C_ITError+0x9a>
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	2b21      	cmp	r3, #33	; 0x21
 800987c:	d133      	bne.n	80098e6 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009888:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800988c:	d107      	bne.n	800989e <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	681a      	ldr	r2, [r3, #0]
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800989c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098a2:	4618      	mov	r0, r3
 80098a4:	f7fe f86a 	bl	800797c <HAL_DMA_GetState>
 80098a8:	4603      	mov	r3, r0
 80098aa:	2b01      	cmp	r3, #1
 80098ac:	d017      	beq.n	80098de <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098b2:	4a33      	ldr	r2, [pc, #204]	; (8009980 <I2C_ITError+0x19c>)
 80098b4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2200      	movs	r2, #0
 80098ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098c2:	4618      	mov	r0, r3
 80098c4:	f7fd ff34 	bl	8007730 <HAL_DMA_Abort_IT>
 80098c8:	4603      	mov	r3, r0
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d04d      	beq.n	800996a <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098d4:	687a      	ldr	r2, [r7, #4]
 80098d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80098d8:	4610      	mov	r0, r2
 80098da:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80098dc:	e045      	b.n	800996a <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f000 f850 	bl	8009984 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80098e4:	e041      	b.n	800996a <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d039      	beq.n	8009962 <I2C_ITError+0x17e>
 80098ee:	68bb      	ldr	r3, [r7, #8]
 80098f0:	2b12      	cmp	r3, #18
 80098f2:	d002      	beq.n	80098fa <I2C_ITError+0x116>
 80098f4:	68bb      	ldr	r3, [r7, #8]
 80098f6:	2b22      	cmp	r3, #34	; 0x22
 80098f8:	d133      	bne.n	8009962 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009904:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009908:	d107      	bne.n	800991a <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	681a      	ldr	r2, [r3, #0]
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009918:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800991e:	4618      	mov	r0, r3
 8009920:	f7fe f82c 	bl	800797c <HAL_DMA_GetState>
 8009924:	4603      	mov	r3, r0
 8009926:	2b01      	cmp	r3, #1
 8009928:	d017      	beq.n	800995a <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800992e:	4a14      	ldr	r2, [pc, #80]	; (8009980 <I2C_ITError+0x19c>)
 8009930:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2200      	movs	r2, #0
 8009936:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800993e:	4618      	mov	r0, r3
 8009940:	f7fd fef6 	bl	8007730 <HAL_DMA_Abort_IT>
 8009944:	4603      	mov	r3, r0
 8009946:	2b00      	cmp	r3, #0
 8009948:	d011      	beq.n	800996e <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800994e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009950:	687a      	ldr	r2, [r7, #4]
 8009952:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009954:	4610      	mov	r0, r2
 8009956:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009958:	e009      	b.n	800996e <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800995a:	6878      	ldr	r0, [r7, #4]
 800995c:	f000 f812 	bl	8009984 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009960:	e005      	b.n	800996e <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f000 f80e 	bl	8009984 <I2C_TreatErrorCallback>
  }
}
 8009968:	e002      	b.n	8009970 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800996a:	bf00      	nop
 800996c:	e000      	b.n	8009970 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800996e:	bf00      	nop
}
 8009970:	bf00      	nop
 8009972:	3710      	adds	r7, #16
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}
 8009978:	ffff0000 	.word	0xffff0000
 800997c:	08008ba7 	.word	0x08008ba7
 8009980:	08009b73 	.word	0x08009b73

08009984 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b082      	sub	sp, #8
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009992:	b2db      	uxtb	r3, r3
 8009994:	2b60      	cmp	r3, #96	; 0x60
 8009996:	d10e      	bne.n	80099b6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2220      	movs	r2, #32
 800999c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2200      	movs	r2, #0
 80099a4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2200      	movs	r2, #0
 80099aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f7fe ffc8 	bl	8008944 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80099b4:	e009      	b.n	80099ca <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2200      	movs	r2, #0
 80099ba:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2200      	movs	r2, #0
 80099c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f7fe ffb4 	bl	8008932 <HAL_I2C_ErrorCallback>
}
 80099ca:	bf00      	nop
 80099cc:	3708      	adds	r7, #8
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}

080099d2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80099d2:	b480      	push	{r7}
 80099d4:	b083      	sub	sp, #12
 80099d6:	af00      	add	r7, sp, #0
 80099d8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	699b      	ldr	r3, [r3, #24]
 80099e0:	f003 0302 	and.w	r3, r3, #2
 80099e4:	2b02      	cmp	r3, #2
 80099e6:	d103      	bne.n	80099f0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	2200      	movs	r2, #0
 80099ee:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	699b      	ldr	r3, [r3, #24]
 80099f6:	f003 0301 	and.w	r3, r3, #1
 80099fa:	2b01      	cmp	r3, #1
 80099fc:	d007      	beq.n	8009a0e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	699a      	ldr	r2, [r3, #24]
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	f042 0201 	orr.w	r2, r2, #1
 8009a0c:	619a      	str	r2, [r3, #24]
  }
}
 8009a0e:	bf00      	nop
 8009a10:	370c      	adds	r7, #12
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bc80      	pop	{r7}
 8009a16:	4770      	bx	lr

08009a18 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b084      	sub	sp, #16
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a24:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009a34:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a3a:	b29b      	uxth	r3, r3
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d104      	bne.n	8009a4a <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009a40:	2120      	movs	r1, #32
 8009a42:	68f8      	ldr	r0, [r7, #12]
 8009a44:	f000 fa02 	bl	8009e4c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8009a48:	e02d      	b.n	8009aa6 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a4e:	68fa      	ldr	r2, [r7, #12]
 8009a50:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8009a52:	441a      	add	r2, r3
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a5c:	b29b      	uxth	r3, r3
 8009a5e:	2bff      	cmp	r3, #255	; 0xff
 8009a60:	d903      	bls.n	8009a6a <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	22ff      	movs	r2, #255	; 0xff
 8009a66:	851a      	strh	r2, [r3, #40]	; 0x28
 8009a68:	e004      	b.n	8009a74 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a6e:	b29a      	uxth	r2, r3
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize) != HAL_OK)
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a7c:	4619      	mov	r1, r3
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	3328      	adds	r3, #40	; 0x28
 8009a84:	461a      	mov	r2, r3
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009a8a:	f7fd fd75 	bl	8007578 <HAL_DMA_Start_IT>
 8009a8e:	4603      	mov	r3, r0
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d004      	beq.n	8009a9e <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009a94:	2110      	movs	r1, #16
 8009a96:	68f8      	ldr	r0, [r7, #12]
 8009a98:	f7ff fea4 	bl	80097e4 <I2C_ITError>
}
 8009a9c:	e003      	b.n	8009aa6 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8009a9e:	2140      	movs	r1, #64	; 0x40
 8009aa0:	68f8      	ldr	r0, [r7, #12]
 8009aa2:	f000 f9d3 	bl	8009e4c <I2C_Enable_IRQ>
}
 8009aa6:	bf00      	nop
 8009aa8:	3710      	adds	r7, #16
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}

08009aae <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009aae:	b580      	push	{r7, lr}
 8009ab0:	b084      	sub	sp, #16
 8009ab2:	af00      	add	r7, sp, #0
 8009ab4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009aba:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	681a      	ldr	r2, [r3, #0]
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009aca:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009ad0:	b29b      	uxth	r3, r3
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d104      	bne.n	8009ae0 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009ad6:	2120      	movs	r1, #32
 8009ad8:	68f8      	ldr	r0, [r7, #12]
 8009ada:	f000 f9b7 	bl	8009e4c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8009ade:	e02d      	b.n	8009b3c <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ae4:	68fa      	ldr	r2, [r7, #12]
 8009ae6:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8009ae8:	441a      	add	r2, r3
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009af2:	b29b      	uxth	r3, r3
 8009af4:	2bff      	cmp	r3, #255	; 0xff
 8009af6:	d903      	bls.n	8009b00 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	22ff      	movs	r2, #255	; 0xff
 8009afc:	851a      	strh	r2, [r3, #40]	; 0x28
 8009afe:	e004      	b.n	8009b0a <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b04:	b29a      	uxth	r2, r3
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize) != HAL_OK)
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	3324      	adds	r3, #36	; 0x24
 8009b14:	4619      	mov	r1, r3
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b1a:	461a      	mov	r2, r3
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b20:	f7fd fd2a 	bl	8007578 <HAL_DMA_Start_IT>
 8009b24:	4603      	mov	r3, r0
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d004      	beq.n	8009b34 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009b2a:	2110      	movs	r1, #16
 8009b2c:	68f8      	ldr	r0, [r7, #12]
 8009b2e:	f7ff fe59 	bl	80097e4 <I2C_ITError>
}
 8009b32:	e003      	b.n	8009b3c <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8009b34:	2140      	movs	r1, #64	; 0x40
 8009b36:	68f8      	ldr	r0, [r7, #12]
 8009b38:	f000 f988 	bl	8009e4c <I2C_Enable_IRQ>
}
 8009b3c:	bf00      	nop
 8009b3e:	3710      	adds	r7, #16
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}

08009b44 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b084      	sub	sp, #16
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b50:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	685a      	ldr	r2, [r3, #4]
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009b60:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009b62:	2110      	movs	r1, #16
 8009b64:	68f8      	ldr	r0, [r7, #12]
 8009b66:	f7ff fe3d 	bl	80097e4 <I2C_ITError>
}
 8009b6a:	bf00      	nop
 8009b6c:	3710      	adds	r7, #16
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}

08009b72 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009b72:	b580      	push	{r7, lr}
 8009b74:	b084      	sub	sp, #16
 8009b76:	af00      	add	r7, sp, #0
 8009b78:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b7e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d003      	beq.n	8009b90 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d003      	beq.n	8009ba0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8009ba0:	68f8      	ldr	r0, [r7, #12]
 8009ba2:	f7ff feef 	bl	8009984 <I2C_TreatErrorCallback>
}
 8009ba6:	bf00      	nop
 8009ba8:	3710      	adds	r7, #16
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}

08009bae <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009bae:	b580      	push	{r7, lr}
 8009bb0:	b084      	sub	sp, #16
 8009bb2:	af00      	add	r7, sp, #0
 8009bb4:	60f8      	str	r0, [r7, #12]
 8009bb6:	60b9      	str	r1, [r7, #8]
 8009bb8:	603b      	str	r3, [r7, #0]
 8009bba:	4613      	mov	r3, r2
 8009bbc:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009bbe:	e022      	b.n	8009c06 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bc6:	d01e      	beq.n	8009c06 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009bc8:	f7fb fb9c 	bl	8005304 <HAL_GetTick>
 8009bcc:	4602      	mov	r2, r0
 8009bce:	69bb      	ldr	r3, [r7, #24]
 8009bd0:	1ad3      	subs	r3, r2, r3
 8009bd2:	683a      	ldr	r2, [r7, #0]
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	d302      	bcc.n	8009bde <I2C_WaitOnFlagUntilTimeout+0x30>
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d113      	bne.n	8009c06 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009be2:	f043 0220 	orr.w	r2, r3, #32
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	2220      	movs	r2, #32
 8009bee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8009c02:	2301      	movs	r3, #1
 8009c04:	e00f      	b.n	8009c26 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	699a      	ldr	r2, [r3, #24]
 8009c0c:	68bb      	ldr	r3, [r7, #8]
 8009c0e:	4013      	ands	r3, r2
 8009c10:	68ba      	ldr	r2, [r7, #8]
 8009c12:	429a      	cmp	r2, r3
 8009c14:	bf0c      	ite	eq
 8009c16:	2301      	moveq	r3, #1
 8009c18:	2300      	movne	r3, #0
 8009c1a:	b2db      	uxtb	r3, r3
 8009c1c:	461a      	mov	r2, r3
 8009c1e:	79fb      	ldrb	r3, [r7, #7]
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d0cd      	beq.n	8009bc0 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009c24:	2300      	movs	r3, #0
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3710      	adds	r7, #16
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}

08009c2e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009c2e:	b580      	push	{r7, lr}
 8009c30:	b084      	sub	sp, #16
 8009c32:	af00      	add	r7, sp, #0
 8009c34:	60f8      	str	r0, [r7, #12]
 8009c36:	60b9      	str	r1, [r7, #8]
 8009c38:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009c3a:	e02c      	b.n	8009c96 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8009c3c:	687a      	ldr	r2, [r7, #4]
 8009c3e:	68b9      	ldr	r1, [r7, #8]
 8009c40:	68f8      	ldr	r0, [r7, #12]
 8009c42:	f000 f871 	bl	8009d28 <I2C_IsAcknowledgeFailed>
 8009c46:	4603      	mov	r3, r0
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d001      	beq.n	8009c50 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	e02a      	b.n	8009ca6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c56:	d01e      	beq.n	8009c96 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c58:	f7fb fb54 	bl	8005304 <HAL_GetTick>
 8009c5c:	4602      	mov	r2, r0
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	1ad3      	subs	r3, r2, r3
 8009c62:	68ba      	ldr	r2, [r7, #8]
 8009c64:	429a      	cmp	r2, r3
 8009c66:	d302      	bcc.n	8009c6e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d113      	bne.n	8009c96 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c72:	f043 0220 	orr.w	r2, r3, #32
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	2220      	movs	r2, #32
 8009c7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	2200      	movs	r2, #0
 8009c86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8009c92:	2301      	movs	r3, #1
 8009c94:	e007      	b.n	8009ca6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	699b      	ldr	r3, [r3, #24]
 8009c9c:	f003 0302 	and.w	r3, r3, #2
 8009ca0:	2b02      	cmp	r3, #2
 8009ca2:	d1cb      	bne.n	8009c3c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009ca4:	2300      	movs	r3, #0
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	3710      	adds	r7, #16
 8009caa:	46bd      	mov	sp, r7
 8009cac:	bd80      	pop	{r7, pc}

08009cae <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009cae:	b580      	push	{r7, lr}
 8009cb0:	b084      	sub	sp, #16
 8009cb2:	af00      	add	r7, sp, #0
 8009cb4:	60f8      	str	r0, [r7, #12]
 8009cb6:	60b9      	str	r1, [r7, #8]
 8009cb8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009cba:	e028      	b.n	8009d0e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8009cbc:	687a      	ldr	r2, [r7, #4]
 8009cbe:	68b9      	ldr	r1, [r7, #8]
 8009cc0:	68f8      	ldr	r0, [r7, #12]
 8009cc2:	f000 f831 	bl	8009d28 <I2C_IsAcknowledgeFailed>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d001      	beq.n	8009cd0 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009ccc:	2301      	movs	r3, #1
 8009cce:	e026      	b.n	8009d1e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009cd0:	f7fb fb18 	bl	8005304 <HAL_GetTick>
 8009cd4:	4602      	mov	r2, r0
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	1ad3      	subs	r3, r2, r3
 8009cda:	68ba      	ldr	r2, [r7, #8]
 8009cdc:	429a      	cmp	r2, r3
 8009cde:	d302      	bcc.n	8009ce6 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d113      	bne.n	8009d0e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009cea:	f043 0220 	orr.w	r2, r3, #32
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2220      	movs	r2, #32
 8009cf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2200      	movs	r2, #0
 8009d06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	e007      	b.n	8009d1e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	699b      	ldr	r3, [r3, #24]
 8009d14:	f003 0320 	and.w	r3, r3, #32
 8009d18:	2b20      	cmp	r3, #32
 8009d1a:	d1cf      	bne.n	8009cbc <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009d1c:	2300      	movs	r3, #0
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	3710      	adds	r7, #16
 8009d22:	46bd      	mov	sp, r7
 8009d24:	bd80      	pop	{r7, pc}
	...

08009d28 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b084      	sub	sp, #16
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	60f8      	str	r0, [r7, #12]
 8009d30:	60b9      	str	r1, [r7, #8]
 8009d32:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	699b      	ldr	r3, [r3, #24]
 8009d3a:	f003 0310 	and.w	r3, r3, #16
 8009d3e:	2b10      	cmp	r3, #16
 8009d40:	d151      	bne.n	8009de6 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009d42:	e022      	b.n	8009d8a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d4a:	d01e      	beq.n	8009d8a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d4c:	f7fb fada 	bl	8005304 <HAL_GetTick>
 8009d50:	4602      	mov	r2, r0
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	1ad3      	subs	r3, r2, r3
 8009d56:	68ba      	ldr	r2, [r7, #8]
 8009d58:	429a      	cmp	r2, r3
 8009d5a:	d302      	bcc.n	8009d62 <I2C_IsAcknowledgeFailed+0x3a>
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d113      	bne.n	8009d8a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d66:	f043 0220 	orr.w	r2, r3, #32
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2220      	movs	r2, #32
 8009d72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2200      	movs	r2, #0
 8009d82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8009d86:	2301      	movs	r3, #1
 8009d88:	e02e      	b.n	8009de8 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	699b      	ldr	r3, [r3, #24]
 8009d90:	f003 0320 	and.w	r3, r3, #32
 8009d94:	2b20      	cmp	r3, #32
 8009d96:	d1d5      	bne.n	8009d44 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	2210      	movs	r2, #16
 8009d9e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	2220      	movs	r2, #32
 8009da6:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009da8:	68f8      	ldr	r0, [r7, #12]
 8009daa:	f7ff fe12 	bl	80099d2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	6859      	ldr	r1, [r3, #4]
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	681a      	ldr	r2, [r3, #0]
 8009db8:	4b0d      	ldr	r3, [pc, #52]	; (8009df0 <I2C_IsAcknowledgeFailed+0xc8>)
 8009dba:	400b      	ands	r3, r1
 8009dbc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009dc2:	f043 0204 	orr.w	r2, r3, #4
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	2220      	movs	r2, #32
 8009dce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8009de2:	2301      	movs	r3, #1
 8009de4:	e000      	b.n	8009de8 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8009de6:	2300      	movs	r3, #0
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3710      	adds	r7, #16
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}
 8009df0:	fe00e800 	.word	0xfe00e800

08009df4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b085      	sub	sp, #20
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	60f8      	str	r0, [r7, #12]
 8009dfc:	607b      	str	r3, [r7, #4]
 8009dfe:	460b      	mov	r3, r1
 8009e00:	817b      	strh	r3, [r7, #10]
 8009e02:	4613      	mov	r3, r2
 8009e04:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	685a      	ldr	r2, [r3, #4]
 8009e0c:	69bb      	ldr	r3, [r7, #24]
 8009e0e:	0d5b      	lsrs	r3, r3, #21
 8009e10:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8009e14:	4b0c      	ldr	r3, [pc, #48]	; (8009e48 <I2C_TransferConfig+0x54>)
 8009e16:	430b      	orrs	r3, r1
 8009e18:	43db      	mvns	r3, r3
 8009e1a:	ea02 0103 	and.w	r1, r2, r3
 8009e1e:	897b      	ldrh	r3, [r7, #10]
 8009e20:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009e24:	7a7b      	ldrb	r3, [r7, #9]
 8009e26:	041b      	lsls	r3, r3, #16
 8009e28:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009e2c:	431a      	orrs	r2, r3
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	431a      	orrs	r2, r3
 8009e32:	69bb      	ldr	r3, [r7, #24]
 8009e34:	431a      	orrs	r2, r3
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	430a      	orrs	r2, r1
 8009e3c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8009e3e:	bf00      	nop
 8009e40:	3714      	adds	r7, #20
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bc80      	pop	{r7}
 8009e46:	4770      	bx	lr
 8009e48:	03ff63ff 	.word	0x03ff63ff

08009e4c <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009e4c:	b480      	push	{r7}
 8009e4e:	b085      	sub	sp, #20
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
 8009e54:	460b      	mov	r3, r1
 8009e56:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8009e58:	2300      	movs	r3, #0
 8009e5a:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e60:	4a29      	ldr	r2, [pc, #164]	; (8009f08 <I2C_Enable_IRQ+0xbc>)
 8009e62:	4293      	cmp	r3, r2
 8009e64:	d004      	beq.n	8009e70 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8009e6a:	4a28      	ldr	r2, [pc, #160]	; (8009f0c <I2C_Enable_IRQ+0xc0>)
 8009e6c:	4293      	cmp	r3, r2
 8009e6e:	d11d      	bne.n	8009eac <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009e70:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	da03      	bge.n	8009e80 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009e7e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009e80:	887b      	ldrh	r3, [r7, #2]
 8009e82:	2b10      	cmp	r3, #16
 8009e84:	d103      	bne.n	8009e8e <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8009e8c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009e8e:	887b      	ldrh	r3, [r7, #2]
 8009e90:	2b20      	cmp	r3, #32
 8009e92:	d103      	bne.n	8009e9c <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8009e9a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009e9c:	887b      	ldrh	r3, [r7, #2]
 8009e9e:	2b40      	cmp	r3, #64	; 0x40
 8009ea0:	d125      	bne.n	8009eee <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ea8:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009eaa:	e020      	b.n	8009eee <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009eac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	da03      	bge.n	8009ebc <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009eba:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009ebc:	887b      	ldrh	r3, [r7, #2]
 8009ebe:	f003 0301 	and.w	r3, r3, #1
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d003      	beq.n	8009ece <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8009ecc:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009ece:	887b      	ldrh	r3, [r7, #2]
 8009ed0:	f003 0302 	and.w	r3, r3, #2
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d003      	beq.n	8009ee0 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8009ede:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009ee0:	887b      	ldrh	r3, [r7, #2]
 8009ee2:	2b20      	cmp	r3, #32
 8009ee4:	d103      	bne.n	8009eee <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	f043 0320 	orr.w	r3, r3, #32
 8009eec:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	6819      	ldr	r1, [r3, #0]
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	68fa      	ldr	r2, [r7, #12]
 8009efa:	430a      	orrs	r2, r1
 8009efc:	601a      	str	r2, [r3, #0]
}
 8009efe:	bf00      	nop
 8009f00:	3714      	adds	r7, #20
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bc80      	pop	{r7}
 8009f06:	4770      	bx	lr
 8009f08:	08008dad 	.word	0x08008dad
 8009f0c:	08008f93 	.word	0x08008f93

08009f10 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009f10:	b480      	push	{r7}
 8009f12:	b085      	sub	sp, #20
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
 8009f18:	460b      	mov	r3, r1
 8009f1a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009f20:	887b      	ldrh	r3, [r7, #2]
 8009f22:	f003 0301 	and.w	r3, r3, #1
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d00f      	beq.n	8009f4a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8009f30:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f38:	b2db      	uxtb	r3, r3
 8009f3a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009f3e:	2b28      	cmp	r3, #40	; 0x28
 8009f40:	d003      	beq.n	8009f4a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8009f48:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009f4a:	887b      	ldrh	r3, [r7, #2]
 8009f4c:	f003 0302 	and.w	r3, r3, #2
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d00f      	beq.n	8009f74 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8009f5a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f62:	b2db      	uxtb	r3, r3
 8009f64:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009f68:	2b28      	cmp	r3, #40	; 0x28
 8009f6a:	d003      	beq.n	8009f74 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8009f72:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009f74:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	da03      	bge.n	8009f84 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009f82:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009f84:	887b      	ldrh	r3, [r7, #2]
 8009f86:	2b10      	cmp	r3, #16
 8009f88:	d103      	bne.n	8009f92 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8009f90:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009f92:	887b      	ldrh	r3, [r7, #2]
 8009f94:	2b20      	cmp	r3, #32
 8009f96:	d103      	bne.n	8009fa0 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	f043 0320 	orr.w	r3, r3, #32
 8009f9e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009fa0:	887b      	ldrh	r3, [r7, #2]
 8009fa2:	2b40      	cmp	r3, #64	; 0x40
 8009fa4:	d103      	bne.n	8009fae <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fac:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	6819      	ldr	r1, [r3, #0]
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	43da      	mvns	r2, r3
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	400a      	ands	r2, r1
 8009fbe:	601a      	str	r2, [r3, #0]
}
 8009fc0:	bf00      	nop
 8009fc2:	3714      	adds	r7, #20
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	bc80      	pop	{r7}
 8009fc8:	4770      	bx	lr

08009fca <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8009fca:	b480      	push	{r7}
 8009fcc:	b083      	sub	sp, #12
 8009fce:	af00      	add	r7, sp, #0
 8009fd0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fd6:	2baa      	cmp	r3, #170	; 0xaa
 8009fd8:	d103      	bne.n	8009fe2 <I2C_ConvertOtherXferOptions+0x18>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8009fe0:	e008      	b.n	8009ff4 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fe6:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 8009fea:	d103      	bne.n	8009ff4 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009ff2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8009ff4:	bf00      	nop
 8009ff6:	370c      	adds	r7, #12
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	bc80      	pop	{r7}
 8009ffc:	4770      	bx	lr

08009ffe <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009ffe:	b480      	push	{r7}
 800a000:	b083      	sub	sp, #12
 800a002:	af00      	add	r7, sp, #0
 800a004:	6078      	str	r0, [r7, #4]
 800a006:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a00e:	b2db      	uxtb	r3, r3
 800a010:	2b20      	cmp	r3, #32
 800a012:	d138      	bne.n	800a086 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a01a:	2b01      	cmp	r3, #1
 800a01c:	d101      	bne.n	800a022 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a01e:	2302      	movs	r3, #2
 800a020:	e032      	b.n	800a088 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2201      	movs	r2, #1
 800a026:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2224      	movs	r2, #36	; 0x24
 800a02e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	681a      	ldr	r2, [r3, #0]
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	f022 0201 	bic.w	r2, r2, #1
 800a040:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	681a      	ldr	r2, [r3, #0]
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a050:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	6819      	ldr	r1, [r3, #0]
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	683a      	ldr	r2, [r7, #0]
 800a05e:	430a      	orrs	r2, r1
 800a060:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	681a      	ldr	r2, [r3, #0]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	f042 0201 	orr.w	r2, r2, #1
 800a070:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2220      	movs	r2, #32
 800a076:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	2200      	movs	r2, #0
 800a07e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a082:	2300      	movs	r3, #0
 800a084:	e000      	b.n	800a088 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a086:	2302      	movs	r3, #2
  }
}
 800a088:	4618      	mov	r0, r3
 800a08a:	370c      	adds	r7, #12
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bc80      	pop	{r7}
 800a090:	4770      	bx	lr

0800a092 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a092:	b480      	push	{r7}
 800a094:	b085      	sub	sp, #20
 800a096:	af00      	add	r7, sp, #0
 800a098:	6078      	str	r0, [r7, #4]
 800a09a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	2b20      	cmp	r3, #32
 800a0a6:	d139      	bne.n	800a11c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a0ae:	2b01      	cmp	r3, #1
 800a0b0:	d101      	bne.n	800a0b6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a0b2:	2302      	movs	r3, #2
 800a0b4:	e033      	b.n	800a11e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2201      	movs	r2, #1
 800a0ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2224      	movs	r2, #36	; 0x24
 800a0c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	681a      	ldr	r2, [r3, #0]
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f022 0201 	bic.w	r2, r2, #1
 800a0d4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a0e4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	021b      	lsls	r3, r3, #8
 800a0ea:	68fa      	ldr	r2, [r7, #12]
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	68fa      	ldr	r2, [r7, #12]
 800a0f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	681a      	ldr	r2, [r3, #0]
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	f042 0201 	orr.w	r2, r2, #1
 800a106:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2220      	movs	r2, #32
 800a10c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2200      	movs	r2, #0
 800a114:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a118:	2300      	movs	r3, #0
 800a11a:	e000      	b.n	800a11e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a11c:	2302      	movs	r3, #2
  }
}
 800a11e:	4618      	mov	r0, r3
 800a120:	3714      	adds	r7, #20
 800a122:	46bd      	mov	sp, r7
 800a124:	bc80      	pop	{r7}
 800a126:	4770      	bx	lr

0800a128 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800a128:	b480      	push	{r7}
 800a12a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a12c:	4b04      	ldr	r3, [pc, #16]	; (800a140 <HAL_PWR_EnableBkUpAccess+0x18>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	4a03      	ldr	r2, [pc, #12]	; (800a140 <HAL_PWR_EnableBkUpAccess+0x18>)
 800a132:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a136:	6013      	str	r3, [r2, #0]
}
 800a138:	bf00      	nop
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bc80      	pop	{r7}
 800a13e:	4770      	bx	lr
 800a140:	58000400 	.word	0x58000400

0800a144 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b082      	sub	sp, #8
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
 800a14c:	460b      	mov	r3, r1
 800a14e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d10c      	bne.n	800a170 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 800a156:	4b13      	ldr	r3, [pc, #76]	; (800a1a4 <HAL_PWR_EnterSLEEPMode+0x60>)
 800a158:	695b      	ldr	r3, [r3, #20]
 800a15a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a15e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a162:	d10d      	bne.n	800a180 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800a164:	f000 f83c 	bl	800a1e0 <HAL_PWREx_DisableLowPowerRunMode>
 800a168:	4603      	mov	r3, r0
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d008      	beq.n	800a180 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 800a16e:	e015      	b.n	800a19c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 800a170:	4b0c      	ldr	r3, [pc, #48]	; (800a1a4 <HAL_PWR_EnterSLEEPMode+0x60>)
 800a172:	695b      	ldr	r3, [r3, #20]
 800a174:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d101      	bne.n	800a180 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 800a17c:	f000 f822 	bl	800a1c4 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a180:	4b09      	ldr	r3, [pc, #36]	; (800a1a8 <HAL_PWR_EnterSLEEPMode+0x64>)
 800a182:	691b      	ldr	r3, [r3, #16]
 800a184:	4a08      	ldr	r2, [pc, #32]	; (800a1a8 <HAL_PWR_EnterSLEEPMode+0x64>)
 800a186:	f023 0304 	bic.w	r3, r3, #4
 800a18a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800a18c:	78fb      	ldrb	r3, [r7, #3]
 800a18e:	2b01      	cmp	r3, #1
 800a190:	d101      	bne.n	800a196 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800a192:	bf30      	wfi
 800a194:	e002      	b.n	800a19c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800a196:	bf40      	sev
    __WFE();
 800a198:	bf20      	wfe
    __WFE();
 800a19a:	bf20      	wfe
  }
}
 800a19c:	3708      	adds	r7, #8
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	bd80      	pop	{r7, pc}
 800a1a2:	bf00      	nop
 800a1a4:	58000400 	.word	0x58000400
 800a1a8:	e000ed00 	.word	0xe000ed00

0800a1ac <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800a1b0:	4b03      	ldr	r3, [pc, #12]	; (800a1c0 <HAL_PWREx_GetVoltageRange+0x14>)
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bc80      	pop	{r7}
 800a1be:	4770      	bx	lr
 800a1c0:	58000400 	.word	0x58000400

0800a1c4 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 800a1c8:	4b04      	ldr	r3, [pc, #16]	; (800a1dc <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	4a03      	ldr	r2, [pc, #12]	; (800a1dc <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800a1ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a1d2:	6013      	str	r3, [r2, #0]
}
 800a1d4:	bf00      	nop
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bc80      	pop	{r7}
 800a1da:	4770      	bx	lr
 800a1dc:	58000400 	.word	0x58000400

0800a1e0 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b083      	sub	sp, #12
 800a1e4:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800a1e6:	4b16      	ldr	r3, [pc, #88]	; (800a240 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	4a15      	ldr	r2, [pc, #84]	; (800a240 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800a1ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a1f0:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 800a1f2:	4b14      	ldr	r3, [pc, #80]	; (800a244 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	2232      	movs	r2, #50	; 0x32
 800a1f8:	fb02 f303 	mul.w	r3, r2, r3
 800a1fc:	4a12      	ldr	r2, [pc, #72]	; (800a248 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 800a1fe:	fba2 2303 	umull	r2, r3, r2, r3
 800a202:	0c9b      	lsrs	r3, r3, #18
 800a204:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800a206:	e002      	b.n	800a20e <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	3b01      	subs	r3, #1
 800a20c:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800a20e:	4b0c      	ldr	r3, [pc, #48]	; (800a240 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800a210:	695b      	ldr	r3, [r3, #20]
 800a212:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a216:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a21a:	d102      	bne.n	800a222 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d1f2      	bne.n	800a208 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 800a222:	4b07      	ldr	r3, [pc, #28]	; (800a240 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800a224:	695b      	ldr	r3, [r3, #20]
 800a226:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a22a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a22e:	d101      	bne.n	800a234 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 800a230:	2303      	movs	r3, #3
 800a232:	e000      	b.n	800a236 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 800a234:	2300      	movs	r3, #0
}
 800a236:	4618      	mov	r0, r3
 800a238:	370c      	adds	r7, #12
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bc80      	pop	{r7}
 800a23e:	4770      	bx	lr
 800a240:	58000400 	.word	0x58000400
 800a244:	20000034 	.word	0x20000034
 800a248:	431bde83 	.word	0x431bde83

0800a24c <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 800a24c:	b480      	push	{r7}
 800a24e:	b083      	sub	sp, #12
 800a250:	af00      	add	r7, sp, #0
 800a252:	4603      	mov	r3, r0
 800a254:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 800a256:	4b10      	ldr	r3, [pc, #64]	; (800a298 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f023 0307 	bic.w	r3, r3, #7
 800a25e:	4a0e      	ldr	r2, [pc, #56]	; (800a298 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 800a260:	f043 0302 	orr.w	r3, r3, #2
 800a264:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a266:	4b0d      	ldr	r3, [pc, #52]	; (800a29c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800a268:	691b      	ldr	r3, [r3, #16]
 800a26a:	4a0c      	ldr	r2, [pc, #48]	; (800a29c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800a26c:	f043 0304 	orr.w	r3, r3, #4
 800a270:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 800a272:	79fb      	ldrb	r3, [r7, #7]
 800a274:	2b01      	cmp	r3, #1
 800a276:	d101      	bne.n	800a27c <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800a278:	bf30      	wfi
 800a27a:	e002      	b.n	800a282 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800a27c:	bf40      	sev
    __WFE();
 800a27e:	bf20      	wfe
    __WFE();
 800a280:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a282:	4b06      	ldr	r3, [pc, #24]	; (800a29c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800a284:	691b      	ldr	r3, [r3, #16]
 800a286:	4a05      	ldr	r2, [pc, #20]	; (800a29c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800a288:	f023 0304 	bic.w	r3, r3, #4
 800a28c:	6113      	str	r3, [r2, #16]
}
 800a28e:	bf00      	nop
 800a290:	370c      	adds	r7, #12
 800a292:	46bd      	mov	sp, r7
 800a294:	bc80      	pop	{r7}
 800a296:	4770      	bx	lr
 800a298:	58000400 	.word	0x58000400
 800a29c:	e000ed00 	.word	0xe000ed00

0800a2a0 <LL_PWR_IsEnabledBkUpAccess>:
{
 800a2a0:	b480      	push	{r7}
 800a2a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 800a2a4:	4b06      	ldr	r3, [pc, #24]	; (800a2c0 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a2b0:	d101      	bne.n	800a2b6 <LL_PWR_IsEnabledBkUpAccess+0x16>
 800a2b2:	2301      	movs	r3, #1
 800a2b4:	e000      	b.n	800a2b8 <LL_PWR_IsEnabledBkUpAccess+0x18>
 800a2b6:	2300      	movs	r3, #0
}
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bc80      	pop	{r7}
 800a2be:	4770      	bx	lr
 800a2c0:	58000400 	.word	0x58000400

0800a2c4 <LL_RCC_HSE_EnableTcxo>:
{
 800a2c4:	b480      	push	{r7}
 800a2c6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800a2c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a2d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a2d6:	6013      	str	r3, [r2, #0]
}
 800a2d8:	bf00      	nop
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	bc80      	pop	{r7}
 800a2de:	4770      	bx	lr

0800a2e0 <LL_RCC_HSE_DisableTcxo>:
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800a2e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a2ee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a2f2:	6013      	str	r3, [r2, #0]
}
 800a2f4:	bf00      	nop
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bc80      	pop	{r7}
 800a2fa:	4770      	bx	lr

0800a2fc <LL_RCC_HSE_IsEnabledDiv2>:
{
 800a2fc:	b480      	push	{r7}
 800a2fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800a300:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a30a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a30e:	d101      	bne.n	800a314 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800a310:	2301      	movs	r3, #1
 800a312:	e000      	b.n	800a316 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800a314:	2300      	movs	r3, #0
}
 800a316:	4618      	mov	r0, r3
 800a318:	46bd      	mov	sp, r7
 800a31a:	bc80      	pop	{r7}
 800a31c:	4770      	bx	lr

0800a31e <LL_RCC_HSE_Enable>:
{
 800a31e:	b480      	push	{r7}
 800a320:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800a322:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a32c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a330:	6013      	str	r3, [r2, #0]
}
 800a332:	bf00      	nop
 800a334:	46bd      	mov	sp, r7
 800a336:	bc80      	pop	{r7}
 800a338:	4770      	bx	lr

0800a33a <LL_RCC_HSE_Disable>:
{
 800a33a:	b480      	push	{r7}
 800a33c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800a33e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a348:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a34c:	6013      	str	r3, [r2, #0]
}
 800a34e:	bf00      	nop
 800a350:	46bd      	mov	sp, r7
 800a352:	bc80      	pop	{r7}
 800a354:	4770      	bx	lr

0800a356 <LL_RCC_HSE_IsReady>:
{
 800a356:	b480      	push	{r7}
 800a358:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800a35a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a364:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a368:	d101      	bne.n	800a36e <LL_RCC_HSE_IsReady+0x18>
 800a36a:	2301      	movs	r3, #1
 800a36c:	e000      	b.n	800a370 <LL_RCC_HSE_IsReady+0x1a>
 800a36e:	2300      	movs	r3, #0
}
 800a370:	4618      	mov	r0, r3
 800a372:	46bd      	mov	sp, r7
 800a374:	bc80      	pop	{r7}
 800a376:	4770      	bx	lr

0800a378 <LL_RCC_HSI_Enable>:
{
 800a378:	b480      	push	{r7}
 800a37a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800a37c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a386:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a38a:	6013      	str	r3, [r2, #0]
}
 800a38c:	bf00      	nop
 800a38e:	46bd      	mov	sp, r7
 800a390:	bc80      	pop	{r7}
 800a392:	4770      	bx	lr

0800a394 <LL_RCC_HSI_Disable>:
{
 800a394:	b480      	push	{r7}
 800a396:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800a398:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a3a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a3a6:	6013      	str	r3, [r2, #0]
}
 800a3a8:	bf00      	nop
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bc80      	pop	{r7}
 800a3ae:	4770      	bx	lr

0800a3b0 <LL_RCC_HSI_IsReady>:
{
 800a3b0:	b480      	push	{r7}
 800a3b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800a3b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a3be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3c2:	d101      	bne.n	800a3c8 <LL_RCC_HSI_IsReady+0x18>
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	e000      	b.n	800a3ca <LL_RCC_HSI_IsReady+0x1a>
 800a3c8:	2300      	movs	r3, #0
}
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bc80      	pop	{r7}
 800a3d0:	4770      	bx	lr

0800a3d2 <LL_RCC_HSI_SetCalibTrimming>:
{
 800a3d2:	b480      	push	{r7}
 800a3d4:	b083      	sub	sp, #12
 800a3d6:	af00      	add	r7, sp, #0
 800a3d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800a3da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a3de:	685b      	ldr	r3, [r3, #4]
 800a3e0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	061b      	lsls	r3, r3, #24
 800a3e8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a3ec:	4313      	orrs	r3, r2
 800a3ee:	604b      	str	r3, [r1, #4]
}
 800a3f0:	bf00      	nop
 800a3f2:	370c      	adds	r7, #12
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bc80      	pop	{r7}
 800a3f8:	4770      	bx	lr

0800a3fa <LL_RCC_LSE_IsReady>:
{
 800a3fa:	b480      	push	{r7}
 800a3fc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800a3fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a402:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a406:	f003 0302 	and.w	r3, r3, #2
 800a40a:	2b02      	cmp	r3, #2
 800a40c:	d101      	bne.n	800a412 <LL_RCC_LSE_IsReady+0x18>
 800a40e:	2301      	movs	r3, #1
 800a410:	e000      	b.n	800a414 <LL_RCC_LSE_IsReady+0x1a>
 800a412:	2300      	movs	r3, #0
}
 800a414:	4618      	mov	r0, r3
 800a416:	46bd      	mov	sp, r7
 800a418:	bc80      	pop	{r7}
 800a41a:	4770      	bx	lr

0800a41c <LL_RCC_LSI_Enable>:
{
 800a41c:	b480      	push	{r7}
 800a41e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 800a420:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a424:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a428:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a42c:	f043 0301 	orr.w	r3, r3, #1
 800a430:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800a434:	bf00      	nop
 800a436:	46bd      	mov	sp, r7
 800a438:	bc80      	pop	{r7}
 800a43a:	4770      	bx	lr

0800a43c <LL_RCC_LSI_Disable>:
{
 800a43c:	b480      	push	{r7}
 800a43e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800a440:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a444:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a448:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a44c:	f023 0301 	bic.w	r3, r3, #1
 800a450:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800a454:	bf00      	nop
 800a456:	46bd      	mov	sp, r7
 800a458:	bc80      	pop	{r7}
 800a45a:	4770      	bx	lr

0800a45c <LL_RCC_LSI_IsReady>:
{
 800a45c:	b480      	push	{r7}
 800a45e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800a460:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a464:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a468:	f003 0302 	and.w	r3, r3, #2
 800a46c:	2b02      	cmp	r3, #2
 800a46e:	d101      	bne.n	800a474 <LL_RCC_LSI_IsReady+0x18>
 800a470:	2301      	movs	r3, #1
 800a472:	e000      	b.n	800a476 <LL_RCC_LSI_IsReady+0x1a>
 800a474:	2300      	movs	r3, #0
}
 800a476:	4618      	mov	r0, r3
 800a478:	46bd      	mov	sp, r7
 800a47a:	bc80      	pop	{r7}
 800a47c:	4770      	bx	lr

0800a47e <LL_RCC_MSI_Enable>:
{
 800a47e:	b480      	push	{r7}
 800a480:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800a482:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a48c:	f043 0301 	orr.w	r3, r3, #1
 800a490:	6013      	str	r3, [r2, #0]
}
 800a492:	bf00      	nop
 800a494:	46bd      	mov	sp, r7
 800a496:	bc80      	pop	{r7}
 800a498:	4770      	bx	lr

0800a49a <LL_RCC_MSI_Disable>:
{
 800a49a:	b480      	push	{r7}
 800a49c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800a49e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a4a8:	f023 0301 	bic.w	r3, r3, #1
 800a4ac:	6013      	str	r3, [r2, #0]
}
 800a4ae:	bf00      	nop
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	bc80      	pop	{r7}
 800a4b4:	4770      	bx	lr

0800a4b6 <LL_RCC_MSI_IsReady>:
{
 800a4b6:	b480      	push	{r7}
 800a4b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800a4ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	f003 0302 	and.w	r3, r3, #2
 800a4c4:	2b02      	cmp	r3, #2
 800a4c6:	d101      	bne.n	800a4cc <LL_RCC_MSI_IsReady+0x16>
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	e000      	b.n	800a4ce <LL_RCC_MSI_IsReady+0x18>
 800a4cc:	2300      	movs	r3, #0
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bc80      	pop	{r7}
 800a4d4:	4770      	bx	lr

0800a4d6 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 800a4d6:	b480      	push	{r7}
 800a4d8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800a4da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f003 0308 	and.w	r3, r3, #8
 800a4e4:	2b08      	cmp	r3, #8
 800a4e6:	d101      	bne.n	800a4ec <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	e000      	b.n	800a4ee <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 800a4ec:	2300      	movs	r3, #0
}
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bc80      	pop	{r7}
 800a4f4:	4770      	bx	lr

0800a4f6 <LL_RCC_MSI_GetRange>:
{
 800a4f6:	b480      	push	{r7}
 800a4f8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800a4fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800a504:	4618      	mov	r0, r3
 800a506:	46bd      	mov	sp, r7
 800a508:	bc80      	pop	{r7}
 800a50a:	4770      	bx	lr

0800a50c <LL_RCC_MSI_GetRangeAfterStandby>:
{
 800a50c:	b480      	push	{r7}
 800a50e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800a510:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a514:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a518:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	46bd      	mov	sp, r7
 800a520:	bc80      	pop	{r7}
 800a522:	4770      	bx	lr

0800a524 <LL_RCC_MSI_SetCalibTrimming>:
{
 800a524:	b480      	push	{r7}
 800a526:	b083      	sub	sp, #12
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800a52c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a530:	685b      	ldr	r3, [r3, #4]
 800a532:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	021b      	lsls	r3, r3, #8
 800a53a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a53e:	4313      	orrs	r3, r2
 800a540:	604b      	str	r3, [r1, #4]
}
 800a542:	bf00      	nop
 800a544:	370c      	adds	r7, #12
 800a546:	46bd      	mov	sp, r7
 800a548:	bc80      	pop	{r7}
 800a54a:	4770      	bx	lr

0800a54c <LL_RCC_SetSysClkSource>:
{
 800a54c:	b480      	push	{r7}
 800a54e:	b083      	sub	sp, #12
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800a554:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a558:	689b      	ldr	r3, [r3, #8]
 800a55a:	f023 0203 	bic.w	r2, r3, #3
 800a55e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	4313      	orrs	r3, r2
 800a566:	608b      	str	r3, [r1, #8]
}
 800a568:	bf00      	nop
 800a56a:	370c      	adds	r7, #12
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bc80      	pop	{r7}
 800a570:	4770      	bx	lr

0800a572 <LL_RCC_GetSysClkSource>:
{
 800a572:	b480      	push	{r7}
 800a574:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800a576:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a57a:	689b      	ldr	r3, [r3, #8]
 800a57c:	f003 030c 	and.w	r3, r3, #12
}
 800a580:	4618      	mov	r0, r3
 800a582:	46bd      	mov	sp, r7
 800a584:	bc80      	pop	{r7}
 800a586:	4770      	bx	lr

0800a588 <LL_RCC_SetAHBPrescaler>:
{
 800a588:	b480      	push	{r7}
 800a58a:	b083      	sub	sp, #12
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800a590:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a594:	689b      	ldr	r3, [r3, #8]
 800a596:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a59a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	4313      	orrs	r3, r2
 800a5a2:	608b      	str	r3, [r1, #8]
}
 800a5a4:	bf00      	nop
 800a5a6:	370c      	adds	r7, #12
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bc80      	pop	{r7}
 800a5ac:	4770      	bx	lr

0800a5ae <LL_C2_RCC_SetAHBPrescaler>:
{
 800a5ae:	b480      	push	{r7}
 800a5b0:	b083      	sub	sp, #12
 800a5b2:	af00      	add	r7, sp, #0
 800a5b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800a5b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a5ba:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800a5be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a5c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	4313      	orrs	r3, r2
 800a5ca:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800a5ce:	bf00      	nop
 800a5d0:	370c      	adds	r7, #12
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bc80      	pop	{r7}
 800a5d6:	4770      	bx	lr

0800a5d8 <LL_RCC_SetAHB3Prescaler>:
{
 800a5d8:	b480      	push	{r7}
 800a5da:	b083      	sub	sp, #12
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800a5e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a5e4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800a5e8:	f023 020f 	bic.w	r2, r3, #15
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	091b      	lsrs	r3, r3, #4
 800a5f0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a5f4:	4313      	orrs	r3, r2
 800a5f6:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800a5fa:	bf00      	nop
 800a5fc:	370c      	adds	r7, #12
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bc80      	pop	{r7}
 800a602:	4770      	bx	lr

0800a604 <LL_RCC_SetAPB1Prescaler>:
{
 800a604:	b480      	push	{r7}
 800a606:	b083      	sub	sp, #12
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800a60c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a610:	689b      	ldr	r3, [r3, #8]
 800a612:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a616:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	4313      	orrs	r3, r2
 800a61e:	608b      	str	r3, [r1, #8]
}
 800a620:	bf00      	nop
 800a622:	370c      	adds	r7, #12
 800a624:	46bd      	mov	sp, r7
 800a626:	bc80      	pop	{r7}
 800a628:	4770      	bx	lr

0800a62a <LL_RCC_SetAPB2Prescaler>:
{
 800a62a:	b480      	push	{r7}
 800a62c:	b083      	sub	sp, #12
 800a62e:	af00      	add	r7, sp, #0
 800a630:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800a632:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a636:	689b      	ldr	r3, [r3, #8]
 800a638:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a63c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	4313      	orrs	r3, r2
 800a644:	608b      	str	r3, [r1, #8]
}
 800a646:	bf00      	nop
 800a648:	370c      	adds	r7, #12
 800a64a:	46bd      	mov	sp, r7
 800a64c:	bc80      	pop	{r7}
 800a64e:	4770      	bx	lr

0800a650 <LL_RCC_GetAHBPrescaler>:
{
 800a650:	b480      	push	{r7}
 800a652:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800a654:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a658:	689b      	ldr	r3, [r3, #8]
 800a65a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800a65e:	4618      	mov	r0, r3
 800a660:	46bd      	mov	sp, r7
 800a662:	bc80      	pop	{r7}
 800a664:	4770      	bx	lr

0800a666 <LL_RCC_GetAHB3Prescaler>:
{
 800a666:	b480      	push	{r7}
 800a668:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800a66a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a66e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800a672:	011b      	lsls	r3, r3, #4
 800a674:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800a678:	4618      	mov	r0, r3
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bc80      	pop	{r7}
 800a67e:	4770      	bx	lr

0800a680 <LL_RCC_GetAPB1Prescaler>:
{
 800a680:	b480      	push	{r7}
 800a682:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800a684:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a688:	689b      	ldr	r3, [r3, #8]
 800a68a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800a68e:	4618      	mov	r0, r3
 800a690:	46bd      	mov	sp, r7
 800a692:	bc80      	pop	{r7}
 800a694:	4770      	bx	lr

0800a696 <LL_RCC_GetAPB2Prescaler>:
{
 800a696:	b480      	push	{r7}
 800a698:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800a69a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a69e:	689b      	ldr	r3, [r3, #8]
 800a6a0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	bc80      	pop	{r7}
 800a6aa:	4770      	bx	lr

0800a6ac <LL_RCC_ConfigMCO>:
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b083      	sub	sp, #12
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
 800a6b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
 800a6b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a6ba:	689b      	ldr	r3, [r3, #8]
 800a6bc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a6c0:	6879      	ldr	r1, [r7, #4]
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	430b      	orrs	r3, r1
 800a6c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a6ca:	4313      	orrs	r3, r2
 800a6cc:	608b      	str	r3, [r1, #8]
}
 800a6ce:	bf00      	nop
 800a6d0:	370c      	adds	r7, #12
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bc80      	pop	{r7}
 800a6d6:	4770      	bx	lr

0800a6d8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800a6d8:	b480      	push	{r7}
 800a6da:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800a6dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a6e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a6ea:	6013      	str	r3, [r2, #0]
}
 800a6ec:	bf00      	nop
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bc80      	pop	{r7}
 800a6f2:	4770      	bx	lr

0800a6f4 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800a6f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a702:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a706:	6013      	str	r3, [r2, #0]
}
 800a708:	bf00      	nop
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bc80      	pop	{r7}
 800a70e:	4770      	bx	lr

0800a710 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800a710:	b480      	push	{r7}
 800a712:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800a714:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a71e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a722:	d101      	bne.n	800a728 <LL_RCC_PLL_IsReady+0x18>
 800a724:	2301      	movs	r3, #1
 800a726:	e000      	b.n	800a72a <LL_RCC_PLL_IsReady+0x1a>
 800a728:	2300      	movs	r3, #0
}
 800a72a:	4618      	mov	r0, r3
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bc80      	pop	{r7}
 800a730:	4770      	bx	lr

0800a732 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800a732:	b480      	push	{r7}
 800a734:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800a736:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a73a:	68db      	ldr	r3, [r3, #12]
 800a73c:	0a1b      	lsrs	r3, r3, #8
 800a73e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800a742:	4618      	mov	r0, r3
 800a744:	46bd      	mov	sp, r7
 800a746:	bc80      	pop	{r7}
 800a748:	4770      	bx	lr

0800a74a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800a74a:	b480      	push	{r7}
 800a74c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800a74e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a752:	68db      	ldr	r3, [r3, #12]
 800a754:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 800a758:	4618      	mov	r0, r3
 800a75a:	46bd      	mov	sp, r7
 800a75c:	bc80      	pop	{r7}
 800a75e:	4770      	bx	lr

0800a760 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800a760:	b480      	push	{r7}
 800a762:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800a764:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a768:	68db      	ldr	r3, [r3, #12]
 800a76a:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800a76e:	4618      	mov	r0, r3
 800a770:	46bd      	mov	sp, r7
 800a772:	bc80      	pop	{r7}
 800a774:	4770      	bx	lr

0800a776 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800a776:	b480      	push	{r7}
 800a778:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800a77a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a77e:	68db      	ldr	r3, [r3, #12]
 800a780:	f003 0303 	and.w	r3, r3, #3
}
 800a784:	4618      	mov	r0, r3
 800a786:	46bd      	mov	sp, r7
 800a788:	bc80      	pop	{r7}
 800a78a:	4770      	bx	lr

0800a78c <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800a78c:	b480      	push	{r7}
 800a78e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800a790:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a794:	689b      	ldr	r3, [r3, #8]
 800a796:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a79a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a79e:	d101      	bne.n	800a7a4 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800a7a0:	2301      	movs	r3, #1
 800a7a2:	e000      	b.n	800a7a6 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800a7a4:	2300      	movs	r3, #0
}
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	bc80      	pop	{r7}
 800a7ac:	4770      	bx	lr

0800a7ae <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800a7ae:	b480      	push	{r7}
 800a7b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800a7b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a7b6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800a7ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7be:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a7c2:	d101      	bne.n	800a7c8 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	e000      	b.n	800a7ca <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800a7c8:	2300      	movs	r3, #0
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bc80      	pop	{r7}
 800a7d0:	4770      	bx	lr

0800a7d2 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800a7d2:	b480      	push	{r7}
 800a7d4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800a7d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a7da:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800a7de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a7e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a7e6:	d101      	bne.n	800a7ec <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800a7e8:	2301      	movs	r3, #1
 800a7ea:	e000      	b.n	800a7ee <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800a7ec:	2300      	movs	r3, #0
}
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	bc80      	pop	{r7}
 800a7f4:	4770      	bx	lr

0800a7f6 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800a7f6:	b480      	push	{r7}
 800a7f8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800a7fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a7fe:	689b      	ldr	r3, [r3, #8]
 800a800:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a804:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a808:	d101      	bne.n	800a80e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800a80a:	2301      	movs	r3, #1
 800a80c:	e000      	b.n	800a810 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800a80e:	2300      	movs	r3, #0
}
 800a810:	4618      	mov	r0, r3
 800a812:	46bd      	mov	sp, r7
 800a814:	bc80      	pop	{r7}
 800a816:	4770      	bx	lr

0800a818 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800a818:	b480      	push	{r7}
 800a81a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800a81c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a820:	689b      	ldr	r3, [r3, #8]
 800a822:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a826:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a82a:	d101      	bne.n	800a830 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800a82c:	2301      	movs	r3, #1
 800a82e:	e000      	b.n	800a832 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800a830:	2300      	movs	r3, #0
}
 800a832:	4618      	mov	r0, r3
 800a834:	46bd      	mov	sp, r7
 800a836:	bc80      	pop	{r7}
 800a838:	4770      	bx	lr

0800a83a <LL_AHB2_GRP1_EnableClock>:
{
 800a83a:	b480      	push	{r7}
 800a83c:	b085      	sub	sp, #20
 800a83e:	af00      	add	r7, sp, #0
 800a840:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800a842:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a846:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a848:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	4313      	orrs	r3, r2
 800a850:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800a852:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a856:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	4013      	ands	r3, r2
 800a85c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800a85e:	68fb      	ldr	r3, [r7, #12]
}
 800a860:	bf00      	nop
 800a862:	3714      	adds	r7, #20
 800a864:	46bd      	mov	sp, r7
 800a866:	bc80      	pop	{r7}
 800a868:	4770      	bx	lr
	...

0800a86c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b088      	sub	sp, #32
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d101      	bne.n	800a87e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a87a:	2301      	movs	r3, #1
 800a87c:	e38a      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a87e:	f7ff fe78 	bl	800a572 <LL_RCC_GetSysClkSource>
 800a882:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a884:	f7ff ff77 	bl	800a776 <LL_RCC_PLL_GetMainSource>
 800a888:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f003 0320 	and.w	r3, r3, #32
 800a892:	2b00      	cmp	r3, #0
 800a894:	f000 80c9 	beq.w	800aa2a <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800a898:	69fb      	ldr	r3, [r7, #28]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d005      	beq.n	800a8aa <HAL_RCC_OscConfig+0x3e>
 800a89e:	69fb      	ldr	r3, [r7, #28]
 800a8a0:	2b0c      	cmp	r3, #12
 800a8a2:	d17b      	bne.n	800a99c <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800a8a4:	69bb      	ldr	r3, [r7, #24]
 800a8a6:	2b01      	cmp	r3, #1
 800a8a8:	d178      	bne.n	800a99c <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a8aa:	f7ff fe04 	bl	800a4b6 <LL_RCC_MSI_IsReady>
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d005      	beq.n	800a8c0 <HAL_RCC_OscConfig+0x54>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	6a1b      	ldr	r3, [r3, #32]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d101      	bne.n	800a8c0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800a8bc:	2301      	movs	r3, #1
 800a8be:	e369      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a8c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	f003 0308 	and.w	r3, r3, #8
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d005      	beq.n	800a8de <HAL_RCC_OscConfig+0x72>
 800a8d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a8dc:	e006      	b.n	800a8ec <HAL_RCC_OscConfig+0x80>
 800a8de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a8e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a8e6:	091b      	lsrs	r3, r3, #4
 800a8e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a8ec:	4293      	cmp	r3, r2
 800a8ee:	d222      	bcs.n	800a936 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f000 fd91 	bl	800b41c <RCC_SetFlashLatencyFromMSIRange>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d001      	beq.n	800a904 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 800a900:	2301      	movs	r3, #1
 800a902:	e347      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a904:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a90e:	f043 0308 	orr.w	r3, r3, #8
 800a912:	6013      	str	r3, [r2, #0]
 800a914:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a922:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a926:	4313      	orrs	r3, r2
 800a928:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a92e:	4618      	mov	r0, r3
 800a930:	f7ff fdf8 	bl	800a524 <LL_RCC_MSI_SetCalibTrimming>
 800a934:	e021      	b.n	800a97a <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a936:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a940:	f043 0308 	orr.w	r3, r3, #8
 800a944:	6013      	str	r3, [r2, #0]
 800a946:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a954:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a958:	4313      	orrs	r3, r2
 800a95a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a960:	4618      	mov	r0, r3
 800a962:	f7ff fddf 	bl	800a524 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a96a:	4618      	mov	r0, r3
 800a96c:	f000 fd56 	bl	800b41c <RCC_SetFlashLatencyFromMSIRange>
 800a970:	4603      	mov	r3, r0
 800a972:	2b00      	cmp	r3, #0
 800a974:	d001      	beq.n	800a97a <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 800a976:	2301      	movs	r3, #1
 800a978:	e30c      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800a97a:	f000 fd17 	bl	800b3ac <HAL_RCC_GetHCLKFreq>
 800a97e:	4603      	mov	r3, r0
 800a980:	4ab4      	ldr	r2, [pc, #720]	; (800ac54 <HAL_RCC_OscConfig+0x3e8>)
 800a982:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800a984:	4bb4      	ldr	r3, [pc, #720]	; (800ac58 <HAL_RCC_OscConfig+0x3ec>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	4618      	mov	r0, r3
 800a98a:	f7fa fcb1 	bl	80052f0 <HAL_InitTick>
 800a98e:	4603      	mov	r3, r0
 800a990:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800a992:	7cfb      	ldrb	r3, [r7, #19]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d047      	beq.n	800aa28 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 800a998:	7cfb      	ldrb	r3, [r7, #19]
 800a99a:	e2fb      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	6a1b      	ldr	r3, [r3, #32]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d02c      	beq.n	800a9fe <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a9a4:	f7ff fd6b 	bl	800a47e <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a9a8:	f7fa fcac 	bl	8005304 <HAL_GetTick>
 800a9ac:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800a9ae:	e008      	b.n	800a9c2 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a9b0:	f7fa fca8 	bl	8005304 <HAL_GetTick>
 800a9b4:	4602      	mov	r2, r0
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	1ad3      	subs	r3, r2, r3
 800a9ba:	2b02      	cmp	r3, #2
 800a9bc:	d901      	bls.n	800a9c2 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 800a9be:	2303      	movs	r3, #3
 800a9c0:	e2e8      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 800a9c2:	f7ff fd78 	bl	800a4b6 <LL_RCC_MSI_IsReady>
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d0f1      	beq.n	800a9b0 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a9cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a9d6:	f043 0308 	orr.w	r3, r3, #8
 800a9da:	6013      	str	r3, [r2, #0]
 800a9dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a9ee:	4313      	orrs	r3, r2
 800a9f0:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	f7ff fd94 	bl	800a524 <LL_RCC_MSI_SetCalibTrimming>
 800a9fc:	e015      	b.n	800aa2a <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a9fe:	f7ff fd4c 	bl	800a49a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800aa02:	f7fa fc7f 	bl	8005304 <HAL_GetTick>
 800aa06:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800aa08:	e008      	b.n	800aa1c <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800aa0a:	f7fa fc7b 	bl	8005304 <HAL_GetTick>
 800aa0e:	4602      	mov	r2, r0
 800aa10:	697b      	ldr	r3, [r7, #20]
 800aa12:	1ad3      	subs	r3, r2, r3
 800aa14:	2b02      	cmp	r3, #2
 800aa16:	d901      	bls.n	800aa1c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800aa18:	2303      	movs	r3, #3
 800aa1a:	e2bb      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 800aa1c:	f7ff fd4b 	bl	800a4b6 <LL_RCC_MSI_IsReady>
 800aa20:	4603      	mov	r3, r0
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d1f1      	bne.n	800aa0a <HAL_RCC_OscConfig+0x19e>
 800aa26:	e000      	b.n	800aa2a <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800aa28:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f003 0301 	and.w	r3, r3, #1
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d05f      	beq.n	800aaf6 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800aa36:	69fb      	ldr	r3, [r7, #28]
 800aa38:	2b08      	cmp	r3, #8
 800aa3a:	d005      	beq.n	800aa48 <HAL_RCC_OscConfig+0x1dc>
 800aa3c:	69fb      	ldr	r3, [r7, #28]
 800aa3e:	2b0c      	cmp	r3, #12
 800aa40:	d10d      	bne.n	800aa5e <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800aa42:	69bb      	ldr	r3, [r7, #24]
 800aa44:	2b03      	cmp	r3, #3
 800aa46:	d10a      	bne.n	800aa5e <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aa48:	f7ff fc85 	bl	800a356 <LL_RCC_HSE_IsReady>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d050      	beq.n	800aaf4 <HAL_RCC_OscConfig+0x288>
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	685b      	ldr	r3, [r3, #4]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d14c      	bne.n	800aaf4 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	e29a      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800aa5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	689b      	ldr	r3, [r3, #8]
 800aa6c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800aa70:	4313      	orrs	r3, r2
 800aa72:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	685b      	ldr	r3, [r3, #4]
 800aa78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aa7c:	d102      	bne.n	800aa84 <HAL_RCC_OscConfig+0x218>
 800aa7e:	f7ff fc4e 	bl	800a31e <LL_RCC_HSE_Enable>
 800aa82:	e00d      	b.n	800aaa0 <HAL_RCC_OscConfig+0x234>
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	685b      	ldr	r3, [r3, #4]
 800aa88:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 800aa8c:	d104      	bne.n	800aa98 <HAL_RCC_OscConfig+0x22c>
 800aa8e:	f7ff fc19 	bl	800a2c4 <LL_RCC_HSE_EnableTcxo>
 800aa92:	f7ff fc44 	bl	800a31e <LL_RCC_HSE_Enable>
 800aa96:	e003      	b.n	800aaa0 <HAL_RCC_OscConfig+0x234>
 800aa98:	f7ff fc4f 	bl	800a33a <LL_RCC_HSE_Disable>
 800aa9c:	f7ff fc20 	bl	800a2e0 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	685b      	ldr	r3, [r3, #4]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d012      	beq.n	800aace <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aaa8:	f7fa fc2c 	bl	8005304 <HAL_GetTick>
 800aaac:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800aaae:	e008      	b.n	800aac2 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800aab0:	f7fa fc28 	bl	8005304 <HAL_GetTick>
 800aab4:	4602      	mov	r2, r0
 800aab6:	697b      	ldr	r3, [r7, #20]
 800aab8:	1ad3      	subs	r3, r2, r3
 800aaba:	2b64      	cmp	r3, #100	; 0x64
 800aabc:	d901      	bls.n	800aac2 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800aabe:	2303      	movs	r3, #3
 800aac0:	e268      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 800aac2:	f7ff fc48 	bl	800a356 <LL_RCC_HSE_IsReady>
 800aac6:	4603      	mov	r3, r0
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d0f1      	beq.n	800aab0 <HAL_RCC_OscConfig+0x244>
 800aacc:	e013      	b.n	800aaf6 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aace:	f7fa fc19 	bl	8005304 <HAL_GetTick>
 800aad2:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800aad4:	e008      	b.n	800aae8 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800aad6:	f7fa fc15 	bl	8005304 <HAL_GetTick>
 800aada:	4602      	mov	r2, r0
 800aadc:	697b      	ldr	r3, [r7, #20]
 800aade:	1ad3      	subs	r3, r2, r3
 800aae0:	2b64      	cmp	r3, #100	; 0x64
 800aae2:	d901      	bls.n	800aae8 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 800aae4:	2303      	movs	r3, #3
 800aae6:	e255      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 800aae8:	f7ff fc35 	bl	800a356 <LL_RCC_HSE_IsReady>
 800aaec:	4603      	mov	r3, r0
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d1f1      	bne.n	800aad6 <HAL_RCC_OscConfig+0x26a>
 800aaf2:	e000      	b.n	800aaf6 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aaf4:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	f003 0302 	and.w	r3, r3, #2
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d04b      	beq.n	800ab9a <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800ab02:	69fb      	ldr	r3, [r7, #28]
 800ab04:	2b04      	cmp	r3, #4
 800ab06:	d005      	beq.n	800ab14 <HAL_RCC_OscConfig+0x2a8>
 800ab08:	69fb      	ldr	r3, [r7, #28]
 800ab0a:	2b0c      	cmp	r3, #12
 800ab0c:	d113      	bne.n	800ab36 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800ab0e:	69bb      	ldr	r3, [r7, #24]
 800ab10:	2b02      	cmp	r3, #2
 800ab12:	d110      	bne.n	800ab36 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ab14:	f7ff fc4c 	bl	800a3b0 <LL_RCC_HSI_IsReady>
 800ab18:	4603      	mov	r3, r0
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d005      	beq.n	800ab2a <HAL_RCC_OscConfig+0x2be>
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	691b      	ldr	r3, [r3, #16]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d101      	bne.n	800ab2a <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 800ab26:	2301      	movs	r3, #1
 800ab28:	e234      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	695b      	ldr	r3, [r3, #20]
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7ff fc4f 	bl	800a3d2 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ab34:	e031      	b.n	800ab9a <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	691b      	ldr	r3, [r3, #16]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d019      	beq.n	800ab72 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ab3e:	f7ff fc1b 	bl	800a378 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab42:	f7fa fbdf 	bl	8005304 <HAL_GetTick>
 800ab46:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800ab48:	e008      	b.n	800ab5c <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ab4a:	f7fa fbdb 	bl	8005304 <HAL_GetTick>
 800ab4e:	4602      	mov	r2, r0
 800ab50:	697b      	ldr	r3, [r7, #20]
 800ab52:	1ad3      	subs	r3, r2, r3
 800ab54:	2b02      	cmp	r3, #2
 800ab56:	d901      	bls.n	800ab5c <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 800ab58:	2303      	movs	r3, #3
 800ab5a:	e21b      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 800ab5c:	f7ff fc28 	bl	800a3b0 <LL_RCC_HSI_IsReady>
 800ab60:	4603      	mov	r3, r0
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d0f1      	beq.n	800ab4a <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	695b      	ldr	r3, [r3, #20]
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	f7ff fc31 	bl	800a3d2 <LL_RCC_HSI_SetCalibTrimming>
 800ab70:	e013      	b.n	800ab9a <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ab72:	f7ff fc0f 	bl	800a394 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab76:	f7fa fbc5 	bl	8005304 <HAL_GetTick>
 800ab7a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800ab7c:	e008      	b.n	800ab90 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ab7e:	f7fa fbc1 	bl	8005304 <HAL_GetTick>
 800ab82:	4602      	mov	r2, r0
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	1ad3      	subs	r3, r2, r3
 800ab88:	2b02      	cmp	r3, #2
 800ab8a:	d901      	bls.n	800ab90 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 800ab8c:	2303      	movs	r3, #3
 800ab8e:	e201      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 800ab90:	f7ff fc0e 	bl	800a3b0 <LL_RCC_HSI_IsReady>
 800ab94:	4603      	mov	r3, r0
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d1f1      	bne.n	800ab7e <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f003 0308 	and.w	r3, r3, #8
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d06e      	beq.n	800ac84 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	699b      	ldr	r3, [r3, #24]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d056      	beq.n	800ac5c <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 800abae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800abb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800abb6:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	69da      	ldr	r2, [r3, #28]
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	f003 0310 	and.w	r3, r3, #16
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d031      	beq.n	800ac2a <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	f003 0302 	and.w	r3, r3, #2
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d006      	beq.n	800abde <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d101      	bne.n	800abde <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 800abda:	2301      	movs	r3, #1
 800abdc:	e1da      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	f003 0301 	and.w	r3, r3, #1
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d013      	beq.n	800ac10 <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 800abe8:	f7ff fc28 	bl	800a43c <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800abec:	f7fa fb8a 	bl	8005304 <HAL_GetTick>
 800abf0:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800abf2:	e008      	b.n	800ac06 <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800abf4:	f7fa fb86 	bl	8005304 <HAL_GetTick>
 800abf8:	4602      	mov	r2, r0
 800abfa:	697b      	ldr	r3, [r7, #20]
 800abfc:	1ad3      	subs	r3, r2, r3
 800abfe:	2b11      	cmp	r3, #17
 800ac00:	d901      	bls.n	800ac06 <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 800ac02:	2303      	movs	r3, #3
 800ac04:	e1c6      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 800ac06:	f7ff fc29 	bl	800a45c <LL_RCC_LSI_IsReady>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d1f1      	bne.n	800abf4 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800ac10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ac14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ac18:	f023 0210 	bic.w	r2, r3, #16
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	69db      	ldr	r3, [r3, #28]
 800ac20:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800ac24:	4313      	orrs	r3, r2
 800ac26:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ac2a:	f7ff fbf7 	bl	800a41c <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac2e:	f7fa fb69 	bl	8005304 <HAL_GetTick>
 800ac32:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 800ac34:	e008      	b.n	800ac48 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ac36:	f7fa fb65 	bl	8005304 <HAL_GetTick>
 800ac3a:	4602      	mov	r2, r0
 800ac3c:	697b      	ldr	r3, [r7, #20]
 800ac3e:	1ad3      	subs	r3, r2, r3
 800ac40:	2b11      	cmp	r3, #17
 800ac42:	d901      	bls.n	800ac48 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 800ac44:	2303      	movs	r3, #3
 800ac46:	e1a5      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 800ac48:	f7ff fc08 	bl	800a45c <LL_RCC_LSI_IsReady>
 800ac4c:	4603      	mov	r3, r0
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d0f1      	beq.n	800ac36 <HAL_RCC_OscConfig+0x3ca>
 800ac52:	e017      	b.n	800ac84 <HAL_RCC_OscConfig+0x418>
 800ac54:	20000034 	.word	0x20000034
 800ac58:	20000038 	.word	0x20000038
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ac5c:	f7ff fbee 	bl	800a43c <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac60:	f7fa fb50 	bl	8005304 <HAL_GetTick>
 800ac64:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 800ac66:	e008      	b.n	800ac7a <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ac68:	f7fa fb4c 	bl	8005304 <HAL_GetTick>
 800ac6c:	4602      	mov	r2, r0
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	1ad3      	subs	r3, r2, r3
 800ac72:	2b11      	cmp	r3, #17
 800ac74:	d901      	bls.n	800ac7a <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 800ac76:	2303      	movs	r3, #3
 800ac78:	e18c      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 800ac7a:	f7ff fbef 	bl	800a45c <LL_RCC_LSI_IsReady>
 800ac7e:	4603      	mov	r3, r0
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d1f1      	bne.n	800ac68 <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	f003 0304 	and.w	r3, r3, #4
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	f000 80d8 	beq.w	800ae42 <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800ac92:	f7ff fb05 	bl	800a2a0 <LL_PWR_IsEnabledBkUpAccess>
 800ac96:	4603      	mov	r3, r0
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d113      	bne.n	800acc4 <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800ac9c:	f7ff fa44 	bl	800a128 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800aca0:	f7fa fb30 	bl	8005304 <HAL_GetTick>
 800aca4:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800aca6:	e008      	b.n	800acba <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aca8:	f7fa fb2c 	bl	8005304 <HAL_GetTick>
 800acac:	4602      	mov	r2, r0
 800acae:	697b      	ldr	r3, [r7, #20]
 800acb0:	1ad3      	subs	r3, r2, r3
 800acb2:	2b02      	cmp	r3, #2
 800acb4:	d901      	bls.n	800acba <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800acb6:	2303      	movs	r3, #3
 800acb8:	e16c      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800acba:	f7ff faf1 	bl	800a2a0 <LL_PWR_IsEnabledBkUpAccess>
 800acbe:	4603      	mov	r3, r0
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d0f1      	beq.n	800aca8 <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	68db      	ldr	r3, [r3, #12]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d07b      	beq.n	800adc4 <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	68db      	ldr	r3, [r3, #12]
 800acd0:	2b85      	cmp	r3, #133	; 0x85
 800acd2:	d003      	beq.n	800acdc <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	68db      	ldr	r3, [r3, #12]
 800acd8:	2b05      	cmp	r3, #5
 800acda:	d109      	bne.n	800acf0 <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800acdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ace0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ace4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ace8:	f043 0304 	orr.w	r3, r3, #4
 800acec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800acf0:	f7fa fb08 	bl	8005304 <HAL_GetTick>
 800acf4:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800acf6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800acfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800acfe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ad02:	f043 0301 	orr.w	r3, r3, #1
 800ad06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800ad0a:	e00a      	b.n	800ad22 <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ad0c:	f7fa fafa 	bl	8005304 <HAL_GetTick>
 800ad10:	4602      	mov	r2, r0
 800ad12:	697b      	ldr	r3, [r7, #20]
 800ad14:	1ad3      	subs	r3, r2, r3
 800ad16:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad1a:	4293      	cmp	r3, r2
 800ad1c:	d901      	bls.n	800ad22 <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 800ad1e:	2303      	movs	r3, #3
 800ad20:	e138      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 800ad22:	f7ff fb6a 	bl	800a3fa <LL_RCC_LSE_IsReady>
 800ad26:	4603      	mov	r3, r0
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d0ef      	beq.n	800ad0c <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	68db      	ldr	r3, [r3, #12]
 800ad30:	2b81      	cmp	r3, #129	; 0x81
 800ad32:	d003      	beq.n	800ad3c <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	68db      	ldr	r3, [r3, #12]
 800ad38:	2b85      	cmp	r3, #133	; 0x85
 800ad3a:	d121      	bne.n	800ad80 <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad3c:	f7fa fae2 	bl	8005304 <HAL_GetTick>
 800ad40:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800ad42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ad46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ad4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad52:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800ad56:	e00a      	b.n	800ad6e <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ad58:	f7fa fad4 	bl	8005304 <HAL_GetTick>
 800ad5c:	4602      	mov	r2, r0
 800ad5e:	697b      	ldr	r3, [r7, #20]
 800ad60:	1ad3      	subs	r3, r2, r3
 800ad62:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d901      	bls.n	800ad6e <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 800ad6a:	2303      	movs	r3, #3
 800ad6c:	e112      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800ad6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ad72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d0ec      	beq.n	800ad58 <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800ad7e:	e060      	b.n	800ae42 <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad80:	f7fa fac0 	bl	8005304 <HAL_GetTick>
 800ad84:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800ad86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ad8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad8e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ad92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ad96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800ad9a:	e00a      	b.n	800adb2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ad9c:	f7fa fab2 	bl	8005304 <HAL_GetTick>
 800ada0:	4602      	mov	r2, r0
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	1ad3      	subs	r3, r2, r3
 800ada6:	f241 3288 	movw	r2, #5000	; 0x1388
 800adaa:	4293      	cmp	r3, r2
 800adac:	d901      	bls.n	800adb2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800adae:	2303      	movs	r3, #3
 800adb0:	e0f0      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800adb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800adb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d1ec      	bne.n	800ad9c <HAL_RCC_OscConfig+0x530>
 800adc2:	e03e      	b.n	800ae42 <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adc4:	f7fa fa9e 	bl	8005304 <HAL_GetTick>
 800adc8:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800adca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800adce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800add2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800add6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800adda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800adde:	e00a      	b.n	800adf6 <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ade0:	f7fa fa90 	bl	8005304 <HAL_GetTick>
 800ade4:	4602      	mov	r2, r0
 800ade6:	697b      	ldr	r3, [r7, #20]
 800ade8:	1ad3      	subs	r3, r2, r3
 800adea:	f241 3288 	movw	r2, #5000	; 0x1388
 800adee:	4293      	cmp	r3, r2
 800adf0:	d901      	bls.n	800adf6 <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 800adf2:	2303      	movs	r3, #3
 800adf4:	e0ce      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800adf6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800adfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d1ec      	bne.n	800ade0 <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae06:	f7fa fa7d 	bl	8005304 <HAL_GetTick>
 800ae0a:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800ae0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ae10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ae18:	f023 0301 	bic.w	r3, r3, #1
 800ae1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800ae20:	e00a      	b.n	800ae38 <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ae22:	f7fa fa6f 	bl	8005304 <HAL_GetTick>
 800ae26:	4602      	mov	r2, r0
 800ae28:	697b      	ldr	r3, [r7, #20]
 800ae2a:	1ad3      	subs	r3, r2, r3
 800ae2c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae30:	4293      	cmp	r3, r2
 800ae32:	d901      	bls.n	800ae38 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 800ae34:	2303      	movs	r3, #3
 800ae36:	e0ad      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 800ae38:	f7ff fadf 	bl	800a3fa <LL_RCC_LSE_IsReady>
 800ae3c:	4603      	mov	r3, r0
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d1ef      	bne.n	800ae22 <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	f000 80a3 	beq.w	800af92 <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ae4c:	69fb      	ldr	r3, [r7, #28]
 800ae4e:	2b0c      	cmp	r3, #12
 800ae50:	d076      	beq.n	800af40 <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae56:	2b02      	cmp	r3, #2
 800ae58:	d14b      	bne.n	800aef2 <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ae5a:	f7ff fc4b 	bl	800a6f4 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae5e:	f7fa fa51 	bl	8005304 <HAL_GetTick>
 800ae62:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800ae64:	e008      	b.n	800ae78 <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ae66:	f7fa fa4d 	bl	8005304 <HAL_GetTick>
 800ae6a:	4602      	mov	r2, r0
 800ae6c:	697b      	ldr	r3, [r7, #20]
 800ae6e:	1ad3      	subs	r3, r2, r3
 800ae70:	2b0a      	cmp	r3, #10
 800ae72:	d901      	bls.n	800ae78 <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 800ae74:	2303      	movs	r3, #3
 800ae76:	e08d      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 800ae78:	f7ff fc4a 	bl	800a710 <LL_RCC_PLL_IsReady>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d1f1      	bne.n	800ae66 <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ae82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ae86:	68da      	ldr	r2, [r3, #12]
 800ae88:	4b44      	ldr	r3, [pc, #272]	; (800af9c <HAL_RCC_OscConfig+0x730>)
 800ae8a:	4013      	ands	r3, r2
 800ae8c:	687a      	ldr	r2, [r7, #4]
 800ae8e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800ae90:	687a      	ldr	r2, [r7, #4]
 800ae92:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800ae94:	4311      	orrs	r1, r2
 800ae96:	687a      	ldr	r2, [r7, #4]
 800ae98:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800ae9a:	0212      	lsls	r2, r2, #8
 800ae9c:	4311      	orrs	r1, r2
 800ae9e:	687a      	ldr	r2, [r7, #4]
 800aea0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800aea2:	4311      	orrs	r1, r2
 800aea4:	687a      	ldr	r2, [r7, #4]
 800aea6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800aea8:	4311      	orrs	r1, r2
 800aeaa:	687a      	ldr	r2, [r7, #4]
 800aeac:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800aeae:	430a      	orrs	r2, r1
 800aeb0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800aeb4:	4313      	orrs	r3, r2
 800aeb6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aeb8:	f7ff fc0e 	bl	800a6d8 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800aebc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aec0:	68db      	ldr	r3, [r3, #12]
 800aec2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800aec6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aeca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aecc:	f7fa fa1a 	bl	8005304 <HAL_GetTick>
 800aed0:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 800aed2:	e008      	b.n	800aee6 <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aed4:	f7fa fa16 	bl	8005304 <HAL_GetTick>
 800aed8:	4602      	mov	r2, r0
 800aeda:	697b      	ldr	r3, [r7, #20]
 800aedc:	1ad3      	subs	r3, r2, r3
 800aede:	2b0a      	cmp	r3, #10
 800aee0:	d901      	bls.n	800aee6 <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 800aee2:	2303      	movs	r3, #3
 800aee4:	e056      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 800aee6:	f7ff fc13 	bl	800a710 <LL_RCC_PLL_IsReady>
 800aeea:	4603      	mov	r3, r0
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d0f1      	beq.n	800aed4 <HAL_RCC_OscConfig+0x668>
 800aef0:	e04f      	b.n	800af92 <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aef2:	f7ff fbff 	bl	800a6f4 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800aef6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800aefa:	68db      	ldr	r3, [r3, #12]
 800aefc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800af00:	f023 0303 	bic.w	r3, r3, #3
 800af04:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 800af06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800af0a:	68db      	ldr	r3, [r3, #12]
 800af0c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800af10:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800af14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800af18:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af1a:	f7fa f9f3 	bl	8005304 <HAL_GetTick>
 800af1e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 800af20:	e008      	b.n	800af34 <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800af22:	f7fa f9ef 	bl	8005304 <HAL_GetTick>
 800af26:	4602      	mov	r2, r0
 800af28:	697b      	ldr	r3, [r7, #20]
 800af2a:	1ad3      	subs	r3, r2, r3
 800af2c:	2b0a      	cmp	r3, #10
 800af2e:	d901      	bls.n	800af34 <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 800af30:	2303      	movs	r3, #3
 800af32:	e02f      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 800af34:	f7ff fbec 	bl	800a710 <LL_RCC_PLL_IsReady>
 800af38:	4603      	mov	r3, r0
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d1f1      	bne.n	800af22 <HAL_RCC_OscConfig+0x6b6>
 800af3e:	e028      	b.n	800af92 <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af44:	2b01      	cmp	r3, #1
 800af46:	d101      	bne.n	800af4c <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 800af48:	2301      	movs	r3, #1
 800af4a:	e023      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800af4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800af50:	68db      	ldr	r3, [r3, #12]
 800af52:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800af54:	69bb      	ldr	r3, [r7, #24]
 800af56:	f003 0203 	and.w	r2, r3, #3
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af5e:	429a      	cmp	r2, r3
 800af60:	d115      	bne.n	800af8e <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 800af62:	69bb      	ldr	r3, [r7, #24]
 800af64:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af6c:	429a      	cmp	r2, r3
 800af6e:	d10e      	bne.n	800af8e <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800af70:	69bb      	ldr	r3, [r7, #24]
 800af72:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af7a:	021b      	lsls	r3, r3, #8
 800af7c:	429a      	cmp	r2, r3
 800af7e:	d106      	bne.n	800af8e <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800af80:	69bb      	ldr	r3, [r7, #24]
 800af82:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af8a:	429a      	cmp	r2, r3
 800af8c:	d001      	beq.n	800af92 <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 800af8e:	2301      	movs	r3, #1
 800af90:	e000      	b.n	800af94 <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 800af92:	2300      	movs	r3, #0
}
 800af94:	4618      	mov	r0, r3
 800af96:	3720      	adds	r7, #32
 800af98:	46bd      	mov	sp, r7
 800af9a:	bd80      	pop	{r7, pc}
 800af9c:	11c1808c 	.word	0x11c1808c

0800afa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
 800afa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d101      	bne.n	800afb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800afb0:	2301      	movs	r3, #1
 800afb2:	e12c      	b.n	800b20e <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800afb4:	4b98      	ldr	r3, [pc, #608]	; (800b218 <HAL_RCC_ClockConfig+0x278>)
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	f003 0307 	and.w	r3, r3, #7
 800afbc:	683a      	ldr	r2, [r7, #0]
 800afbe:	429a      	cmp	r2, r3
 800afc0:	d91b      	bls.n	800affa <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800afc2:	4b95      	ldr	r3, [pc, #596]	; (800b218 <HAL_RCC_ClockConfig+0x278>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	f023 0207 	bic.w	r2, r3, #7
 800afca:	4993      	ldr	r1, [pc, #588]	; (800b218 <HAL_RCC_ClockConfig+0x278>)
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	4313      	orrs	r3, r2
 800afd0:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800afd2:	f7fa f997 	bl	8005304 <HAL_GetTick>
 800afd6:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800afd8:	e008      	b.n	800afec <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800afda:	f7fa f993 	bl	8005304 <HAL_GetTick>
 800afde:	4602      	mov	r2, r0
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	1ad3      	subs	r3, r2, r3
 800afe4:	2b02      	cmp	r3, #2
 800afe6:	d901      	bls.n	800afec <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800afe8:	2303      	movs	r3, #3
 800afea:	e110      	b.n	800b20e <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800afec:	4b8a      	ldr	r3, [pc, #552]	; (800b218 <HAL_RCC_ClockConfig+0x278>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f003 0307 	and.w	r3, r3, #7
 800aff4:	683a      	ldr	r2, [r7, #0]
 800aff6:	429a      	cmp	r2, r3
 800aff8:	d1ef      	bne.n	800afda <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f003 0302 	and.w	r3, r3, #2
 800b002:	2b00      	cmp	r3, #0
 800b004:	d016      	beq.n	800b034 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	689b      	ldr	r3, [r3, #8]
 800b00a:	4618      	mov	r0, r3
 800b00c:	f7ff fabc 	bl	800a588 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b010:	f7fa f978 	bl	8005304 <HAL_GetTick>
 800b014:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800b016:	e008      	b.n	800b02a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b018:	f7fa f974 	bl	8005304 <HAL_GetTick>
 800b01c:	4602      	mov	r2, r0
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	1ad3      	subs	r3, r2, r3
 800b022:	2b02      	cmp	r3, #2
 800b024:	d901      	bls.n	800b02a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800b026:	2303      	movs	r3, #3
 800b028:	e0f1      	b.n	800b20e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800b02a:	f7ff fbaf 	bl	800a78c <LL_RCC_IsActiveFlag_HPRE>
 800b02e:	4603      	mov	r3, r0
 800b030:	2b00      	cmp	r3, #0
 800b032:	d0f1      	beq.n	800b018 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f003 0320 	and.w	r3, r3, #32
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d016      	beq.n	800b06e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	695b      	ldr	r3, [r3, #20]
 800b044:	4618      	mov	r0, r3
 800b046:	f7ff fab2 	bl	800a5ae <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b04a:	f7fa f95b 	bl	8005304 <HAL_GetTick>
 800b04e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800b050:	e008      	b.n	800b064 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b052:	f7fa f957 	bl	8005304 <HAL_GetTick>
 800b056:	4602      	mov	r2, r0
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	1ad3      	subs	r3, r2, r3
 800b05c:	2b02      	cmp	r3, #2
 800b05e:	d901      	bls.n	800b064 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800b060:	2303      	movs	r3, #3
 800b062:	e0d4      	b.n	800b20e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800b064:	f7ff fba3 	bl	800a7ae <LL_RCC_IsActiveFlag_C2HPRE>
 800b068:	4603      	mov	r3, r0
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d0f1      	beq.n	800b052 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b076:	2b00      	cmp	r3, #0
 800b078:	d016      	beq.n	800b0a8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	699b      	ldr	r3, [r3, #24]
 800b07e:	4618      	mov	r0, r3
 800b080:	f7ff faaa 	bl	800a5d8 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b084:	f7fa f93e 	bl	8005304 <HAL_GetTick>
 800b088:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800b08a:	e008      	b.n	800b09e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b08c:	f7fa f93a 	bl	8005304 <HAL_GetTick>
 800b090:	4602      	mov	r2, r0
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	1ad3      	subs	r3, r2, r3
 800b096:	2b02      	cmp	r3, #2
 800b098:	d901      	bls.n	800b09e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800b09a:	2303      	movs	r3, #3
 800b09c:	e0b7      	b.n	800b20e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800b09e:	f7ff fb98 	bl	800a7d2 <LL_RCC_IsActiveFlag_SHDHPRE>
 800b0a2:	4603      	mov	r3, r0
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d0f1      	beq.n	800b08c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	f003 0304 	and.w	r3, r3, #4
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d016      	beq.n	800b0e2 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	68db      	ldr	r3, [r3, #12]
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	f7ff faa3 	bl	800a604 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b0be:	f7fa f921 	bl	8005304 <HAL_GetTick>
 800b0c2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800b0c4:	e008      	b.n	800b0d8 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b0c6:	f7fa f91d 	bl	8005304 <HAL_GetTick>
 800b0ca:	4602      	mov	r2, r0
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	1ad3      	subs	r3, r2, r3
 800b0d0:	2b02      	cmp	r3, #2
 800b0d2:	d901      	bls.n	800b0d8 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800b0d4:	2303      	movs	r3, #3
 800b0d6:	e09a      	b.n	800b20e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800b0d8:	f7ff fb8d 	bl	800a7f6 <LL_RCC_IsActiveFlag_PPRE1>
 800b0dc:	4603      	mov	r3, r0
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d0f1      	beq.n	800b0c6 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	f003 0308 	and.w	r3, r3, #8
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d017      	beq.n	800b11e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	691b      	ldr	r3, [r3, #16]
 800b0f2:	00db      	lsls	r3, r3, #3
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	f7ff fa98 	bl	800a62a <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800b0fa:	f7fa f903 	bl	8005304 <HAL_GetTick>
 800b0fe:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800b100:	e008      	b.n	800b114 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800b102:	f7fa f8ff 	bl	8005304 <HAL_GetTick>
 800b106:	4602      	mov	r2, r0
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	1ad3      	subs	r3, r2, r3
 800b10c:	2b02      	cmp	r3, #2
 800b10e:	d901      	bls.n	800b114 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800b110:	2303      	movs	r3, #3
 800b112:	e07c      	b.n	800b20e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800b114:	f7ff fb80 	bl	800a818 <LL_RCC_IsActiveFlag_PPRE2>
 800b118:	4603      	mov	r3, r0
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d0f1      	beq.n	800b102 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	f003 0301 	and.w	r3, r3, #1
 800b126:	2b00      	cmp	r3, #0
 800b128:	d043      	beq.n	800b1b2 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	685b      	ldr	r3, [r3, #4]
 800b12e:	2b02      	cmp	r3, #2
 800b130:	d106      	bne.n	800b140 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800b132:	f7ff f910 	bl	800a356 <LL_RCC_HSE_IsReady>
 800b136:	4603      	mov	r3, r0
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d11e      	bne.n	800b17a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b13c:	2301      	movs	r3, #1
 800b13e:	e066      	b.n	800b20e <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	685b      	ldr	r3, [r3, #4]
 800b144:	2b03      	cmp	r3, #3
 800b146:	d106      	bne.n	800b156 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800b148:	f7ff fae2 	bl	800a710 <LL_RCC_PLL_IsReady>
 800b14c:	4603      	mov	r3, r0
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d113      	bne.n	800b17a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b152:	2301      	movs	r3, #1
 800b154:	e05b      	b.n	800b20e <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	685b      	ldr	r3, [r3, #4]
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d106      	bne.n	800b16c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800b15e:	f7ff f9aa 	bl	800a4b6 <LL_RCC_MSI_IsReady>
 800b162:	4603      	mov	r3, r0
 800b164:	2b00      	cmp	r3, #0
 800b166:	d108      	bne.n	800b17a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b168:	2301      	movs	r3, #1
 800b16a:	e050      	b.n	800b20e <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800b16c:	f7ff f920 	bl	800a3b0 <LL_RCC_HSI_IsReady>
 800b170:	4603      	mov	r3, r0
 800b172:	2b00      	cmp	r3, #0
 800b174:	d101      	bne.n	800b17a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800b176:	2301      	movs	r3, #1
 800b178:	e049      	b.n	800b20e <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	685b      	ldr	r3, [r3, #4]
 800b17e:	4618      	mov	r0, r3
 800b180:	f7ff f9e4 	bl	800a54c <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b184:	f7fa f8be 	bl	8005304 <HAL_GetTick>
 800b188:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b18a:	e00a      	b.n	800b1a2 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b18c:	f7fa f8ba 	bl	8005304 <HAL_GetTick>
 800b190:	4602      	mov	r2, r0
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	1ad3      	subs	r3, r2, r3
 800b196:	f241 3288 	movw	r2, #5000	; 0x1388
 800b19a:	4293      	cmp	r3, r2
 800b19c:	d901      	bls.n	800b1a2 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800b19e:	2303      	movs	r3, #3
 800b1a0:	e035      	b.n	800b20e <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b1a2:	f7ff f9e6 	bl	800a572 <LL_RCC_GetSysClkSource>
 800b1a6:	4602      	mov	r2, r0
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	685b      	ldr	r3, [r3, #4]
 800b1ac:	009b      	lsls	r3, r3, #2
 800b1ae:	429a      	cmp	r2, r3
 800b1b0:	d1ec      	bne.n	800b18c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b1b2:	4b19      	ldr	r3, [pc, #100]	; (800b218 <HAL_RCC_ClockConfig+0x278>)
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	f003 0307 	and.w	r3, r3, #7
 800b1ba:	683a      	ldr	r2, [r7, #0]
 800b1bc:	429a      	cmp	r2, r3
 800b1be:	d21b      	bcs.n	800b1f8 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b1c0:	4b15      	ldr	r3, [pc, #84]	; (800b218 <HAL_RCC_ClockConfig+0x278>)
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f023 0207 	bic.w	r2, r3, #7
 800b1c8:	4913      	ldr	r1, [pc, #76]	; (800b218 <HAL_RCC_ClockConfig+0x278>)
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	4313      	orrs	r3, r2
 800b1ce:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b1d0:	f7fa f898 	bl	8005304 <HAL_GetTick>
 800b1d4:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b1d6:	e008      	b.n	800b1ea <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800b1d8:	f7fa f894 	bl	8005304 <HAL_GetTick>
 800b1dc:	4602      	mov	r2, r0
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	1ad3      	subs	r3, r2, r3
 800b1e2:	2b02      	cmp	r3, #2
 800b1e4:	d901      	bls.n	800b1ea <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800b1e6:	2303      	movs	r3, #3
 800b1e8:	e011      	b.n	800b20e <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b1ea:	4b0b      	ldr	r3, [pc, #44]	; (800b218 <HAL_RCC_ClockConfig+0x278>)
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	f003 0307 	and.w	r3, r3, #7
 800b1f2:	683a      	ldr	r2, [r7, #0]
 800b1f4:	429a      	cmp	r2, r3
 800b1f6:	d1ef      	bne.n	800b1d8 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800b1f8:	f000 f8d8 	bl	800b3ac <HAL_RCC_GetHCLKFreq>
 800b1fc:	4603      	mov	r3, r0
 800b1fe:	4a07      	ldr	r2, [pc, #28]	; (800b21c <HAL_RCC_ClockConfig+0x27c>)
 800b200:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b202:	4b07      	ldr	r3, [pc, #28]	; (800b220 <HAL_RCC_ClockConfig+0x280>)
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	4618      	mov	r0, r3
 800b208:	f7fa f872 	bl	80052f0 <HAL_InitTick>
 800b20c:	4603      	mov	r3, r0
}
 800b20e:	4618      	mov	r0, r3
 800b210:	3710      	adds	r7, #16
 800b212:	46bd      	mov	sp, r7
 800b214:	bd80      	pop	{r7, pc}
 800b216:	bf00      	nop
 800b218:	58004000 	.word	0x58004000
 800b21c:	20000034 	.word	0x20000034
 800b220:	20000038 	.word	0x20000038

0800b224 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b08a      	sub	sp, #40	; 0x28
 800b228:	af00      	add	r7, sp, #0
 800b22a:	60f8      	str	r0, [r7, #12]
 800b22c:	60b9      	str	r1, [r7, #8]
 800b22e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

  /* MCO1 Clock Enable */
  __MCO1_CLK_ENABLE();
 800b230:	2001      	movs	r0, #1
 800b232:	f7ff fb02 	bl	800a83a <LL_AHB2_GRP1_EnableClock>

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin       = MCO1_PIN;
 800b236:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b23a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800b23c:	2302      	movs	r3, #2
 800b23e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800b240:	2303      	movs	r3, #3
 800b242:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800b244:	2300      	movs	r3, #0
 800b246:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b248:	2300      	movs	r3, #0
 800b24a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800b24c:	f107 0314 	add.w	r3, r7, #20
 800b250:	4619      	mov	r1, r3
 800b252:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b256:	f7fc fca3 	bl	8007ba0 <HAL_GPIO_Init>

  /* Configure the microcontroller clock output (MCO) */
  LL_RCC_ConfigMCO(RCC_MCOSource, RCC_MCODiv);
 800b25a:	6879      	ldr	r1, [r7, #4]
 800b25c:	68b8      	ldr	r0, [r7, #8]
 800b25e:	f7ff fa25 	bl	800a6ac <LL_RCC_ConfigMCO>
}
 800b262:	bf00      	nop
 800b264:	3728      	adds	r7, #40	; 0x28
 800b266:	46bd      	mov	sp, r7
 800b268:	bd80      	pop	{r7, pc}
	...

0800b26c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b26c:	b590      	push	{r4, r7, lr}
 800b26e:	b087      	sub	sp, #28
 800b270:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 800b272:	2300      	movs	r3, #0
 800b274:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 800b276:	2300      	movs	r3, #0
 800b278:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b27a:	f7ff f97a 	bl	800a572 <LL_RCC_GetSysClkSource>
 800b27e:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b280:	f7ff fa79 	bl	800a776 <LL_RCC_PLL_GetMainSource>
 800b284:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800b286:	68bb      	ldr	r3, [r7, #8]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d005      	beq.n	800b298 <HAL_RCC_GetSysClockFreq+0x2c>
 800b28c:	68bb      	ldr	r3, [r7, #8]
 800b28e:	2b0c      	cmp	r3, #12
 800b290:	d139      	bne.n	800b306 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	2b01      	cmp	r3, #1
 800b296:	d136      	bne.n	800b306 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800b298:	f7ff f91d 	bl	800a4d6 <LL_RCC_MSI_IsEnabledRangeSelect>
 800b29c:	4603      	mov	r3, r0
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d115      	bne.n	800b2ce <HAL_RCC_GetSysClockFreq+0x62>
 800b2a2:	f7ff f918 	bl	800a4d6 <LL_RCC_MSI_IsEnabledRangeSelect>
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	2b01      	cmp	r3, #1
 800b2aa:	d106      	bne.n	800b2ba <HAL_RCC_GetSysClockFreq+0x4e>
 800b2ac:	f7ff f923 	bl	800a4f6 <LL_RCC_MSI_GetRange>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	0a1b      	lsrs	r3, r3, #8
 800b2b4:	f003 030f 	and.w	r3, r3, #15
 800b2b8:	e005      	b.n	800b2c6 <HAL_RCC_GetSysClockFreq+0x5a>
 800b2ba:	f7ff f927 	bl	800a50c <LL_RCC_MSI_GetRangeAfterStandby>
 800b2be:	4603      	mov	r3, r0
 800b2c0:	0a1b      	lsrs	r3, r3, #8
 800b2c2:	f003 030f 	and.w	r3, r3, #15
 800b2c6:	4a36      	ldr	r2, [pc, #216]	; (800b3a0 <HAL_RCC_GetSysClockFreq+0x134>)
 800b2c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2cc:	e014      	b.n	800b2f8 <HAL_RCC_GetSysClockFreq+0x8c>
 800b2ce:	f7ff f902 	bl	800a4d6 <LL_RCC_MSI_IsEnabledRangeSelect>
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	2b01      	cmp	r3, #1
 800b2d6:	d106      	bne.n	800b2e6 <HAL_RCC_GetSysClockFreq+0x7a>
 800b2d8:	f7ff f90d 	bl	800a4f6 <LL_RCC_MSI_GetRange>
 800b2dc:	4603      	mov	r3, r0
 800b2de:	091b      	lsrs	r3, r3, #4
 800b2e0:	f003 030f 	and.w	r3, r3, #15
 800b2e4:	e005      	b.n	800b2f2 <HAL_RCC_GetSysClockFreq+0x86>
 800b2e6:	f7ff f911 	bl	800a50c <LL_RCC_MSI_GetRangeAfterStandby>
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	091b      	lsrs	r3, r3, #4
 800b2ee:	f003 030f 	and.w	r3, r3, #15
 800b2f2:	4a2b      	ldr	r2, [pc, #172]	; (800b3a0 <HAL_RCC_GetSysClockFreq+0x134>)
 800b2f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2f8:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d115      	bne.n	800b32c <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 800b300:	693b      	ldr	r3, [r7, #16]
 800b302:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800b304:	e012      	b.n	800b32c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	2b04      	cmp	r3, #4
 800b30a:	d102      	bne.n	800b312 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b30c:	4b25      	ldr	r3, [pc, #148]	; (800b3a4 <HAL_RCC_GetSysClockFreq+0x138>)
 800b30e:	617b      	str	r3, [r7, #20]
 800b310:	e00c      	b.n	800b32c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800b312:	68bb      	ldr	r3, [r7, #8]
 800b314:	2b08      	cmp	r3, #8
 800b316:	d109      	bne.n	800b32c <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800b318:	f7fe fff0 	bl	800a2fc <LL_RCC_HSE_IsEnabledDiv2>
 800b31c:	4603      	mov	r3, r0
 800b31e:	2b01      	cmp	r3, #1
 800b320:	d102      	bne.n	800b328 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800b322:	4b20      	ldr	r3, [pc, #128]	; (800b3a4 <HAL_RCC_GetSysClockFreq+0x138>)
 800b324:	617b      	str	r3, [r7, #20]
 800b326:	e001      	b.n	800b32c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800b328:	4b1f      	ldr	r3, [pc, #124]	; (800b3a8 <HAL_RCC_GetSysClockFreq+0x13c>)
 800b32a:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b32c:	f7ff f921 	bl	800a572 <LL_RCC_GetSysClkSource>
 800b330:	4603      	mov	r3, r0
 800b332:	2b0c      	cmp	r3, #12
 800b334:	d12f      	bne.n	800b396 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800b336:	f7ff fa1e 	bl	800a776 <LL_RCC_PLL_GetMainSource>
 800b33a:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	2b02      	cmp	r3, #2
 800b340:	d003      	beq.n	800b34a <HAL_RCC_GetSysClockFreq+0xde>
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2b03      	cmp	r3, #3
 800b346:	d003      	beq.n	800b350 <HAL_RCC_GetSysClockFreq+0xe4>
 800b348:	e00d      	b.n	800b366 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800b34a:	4b16      	ldr	r3, [pc, #88]	; (800b3a4 <HAL_RCC_GetSysClockFreq+0x138>)
 800b34c:	60fb      	str	r3, [r7, #12]
        break;
 800b34e:	e00d      	b.n	800b36c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800b350:	f7fe ffd4 	bl	800a2fc <LL_RCC_HSE_IsEnabledDiv2>
 800b354:	4603      	mov	r3, r0
 800b356:	2b01      	cmp	r3, #1
 800b358:	d102      	bne.n	800b360 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800b35a:	4b12      	ldr	r3, [pc, #72]	; (800b3a4 <HAL_RCC_GetSysClockFreq+0x138>)
 800b35c:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800b35e:	e005      	b.n	800b36c <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 800b360:	4b11      	ldr	r3, [pc, #68]	; (800b3a8 <HAL_RCC_GetSysClockFreq+0x13c>)
 800b362:	60fb      	str	r3, [r7, #12]
        break;
 800b364:	e002      	b.n	800b36c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 800b366:	693b      	ldr	r3, [r7, #16]
 800b368:	60fb      	str	r3, [r7, #12]
        break;
 800b36a:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800b36c:	f7ff f9e1 	bl	800a732 <LL_RCC_PLL_GetN>
 800b370:	4602      	mov	r2, r0
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	fb03 f402 	mul.w	r4, r3, r2
 800b378:	f7ff f9f2 	bl	800a760 <LL_RCC_PLL_GetDivider>
 800b37c:	4603      	mov	r3, r0
 800b37e:	091b      	lsrs	r3, r3, #4
 800b380:	3301      	adds	r3, #1
 800b382:	fbb4 f4f3 	udiv	r4, r4, r3
 800b386:	f7ff f9e0 	bl	800a74a <LL_RCC_PLL_GetR>
 800b38a:	4603      	mov	r3, r0
 800b38c:	0f5b      	lsrs	r3, r3, #29
 800b38e:	3301      	adds	r3, #1
 800b390:	fbb4 f3f3 	udiv	r3, r4, r3
 800b394:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800b396:	697b      	ldr	r3, [r7, #20]
}
 800b398:	4618      	mov	r0, r3
 800b39a:	371c      	adds	r7, #28
 800b39c:	46bd      	mov	sp, r7
 800b39e:	bd90      	pop	{r4, r7, pc}
 800b3a0:	08022614 	.word	0x08022614
 800b3a4:	00f42400 	.word	0x00f42400
 800b3a8:	01e84800 	.word	0x01e84800

0800b3ac <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b3ac:	b598      	push	{r3, r4, r7, lr}
 800b3ae:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800b3b0:	f7ff ff5c 	bl	800b26c <HAL_RCC_GetSysClockFreq>
 800b3b4:	4604      	mov	r4, r0
 800b3b6:	f7ff f94b 	bl	800a650 <LL_RCC_GetAHBPrescaler>
 800b3ba:	4603      	mov	r3, r0
 800b3bc:	091b      	lsrs	r3, r3, #4
 800b3be:	f003 030f 	and.w	r3, r3, #15
 800b3c2:	4a03      	ldr	r2, [pc, #12]	; (800b3d0 <HAL_RCC_GetHCLKFreq+0x24>)
 800b3c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b3c8:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	bd98      	pop	{r3, r4, r7, pc}
 800b3d0:	080225b4 	.word	0x080225b4

0800b3d4 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b3d4:	b598      	push	{r3, r4, r7, lr}
 800b3d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800b3d8:	f7ff ffe8 	bl	800b3ac <HAL_RCC_GetHCLKFreq>
 800b3dc:	4604      	mov	r4, r0
 800b3de:	f7ff f94f 	bl	800a680 <LL_RCC_GetAPB1Prescaler>
 800b3e2:	4603      	mov	r3, r0
 800b3e4:	0a1b      	lsrs	r3, r3, #8
 800b3e6:	4a03      	ldr	r2, [pc, #12]	; (800b3f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b3e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b3ec:	fa24 f303 	lsr.w	r3, r4, r3
}
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	bd98      	pop	{r3, r4, r7, pc}
 800b3f4:	080225f4 	.word	0x080225f4

0800b3f8 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b3f8:	b598      	push	{r3, r4, r7, lr}
 800b3fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800b3fc:	f7ff ffd6 	bl	800b3ac <HAL_RCC_GetHCLKFreq>
 800b400:	4604      	mov	r4, r0
 800b402:	f7ff f948 	bl	800a696 <LL_RCC_GetAPB2Prescaler>
 800b406:	4603      	mov	r3, r0
 800b408:	0adb      	lsrs	r3, r3, #11
 800b40a:	4a03      	ldr	r2, [pc, #12]	; (800b418 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b40c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b410:	fa24 f303 	lsr.w	r3, r4, r3
}
 800b414:	4618      	mov	r0, r3
 800b416:	bd98      	pop	{r3, r4, r7, pc}
 800b418:	080225f4 	.word	0x080225f4

0800b41c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800b41c:	b590      	push	{r4, r7, lr}
 800b41e:	b085      	sub	sp, #20
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	091b      	lsrs	r3, r3, #4
 800b428:	f003 030f 	and.w	r3, r3, #15
 800b42c:	4a10      	ldr	r2, [pc, #64]	; (800b470 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800b42e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b432:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 800b434:	f7ff f917 	bl	800a666 <LL_RCC_GetAHB3Prescaler>
 800b438:	4603      	mov	r3, r0
 800b43a:	091b      	lsrs	r3, r3, #4
 800b43c:	f003 030f 	and.w	r3, r3, #15
 800b440:	4a0c      	ldr	r2, [pc, #48]	; (800b474 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800b442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b446:	68fa      	ldr	r2, [r7, #12]
 800b448:	fbb2 f3f3 	udiv	r3, r2, r3
 800b44c:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800b44e:	68bb      	ldr	r3, [r7, #8]
 800b450:	4a09      	ldr	r2, [pc, #36]	; (800b478 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800b452:	fba2 2303 	umull	r2, r3, r2, r3
 800b456:	0c9c      	lsrs	r4, r3, #18
 800b458:	f7fe fea8 	bl	800a1ac <HAL_PWREx_GetVoltageRange>
 800b45c:	4603      	mov	r3, r0
 800b45e:	4619      	mov	r1, r3
 800b460:	4620      	mov	r0, r4
 800b462:	f000 f80b 	bl	800b47c <RCC_SetFlashLatency>
 800b466:	4603      	mov	r3, r0
}
 800b468:	4618      	mov	r0, r3
 800b46a:	3714      	adds	r7, #20
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd90      	pop	{r4, r7, pc}
 800b470:	08022614 	.word	0x08022614
 800b474:	080225b4 	.word	0x080225b4
 800b478:	431bde83 	.word	0x431bde83

0800b47c <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b08e      	sub	sp, #56	; 0x38
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
 800b484:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800b486:	4a3c      	ldr	r2, [pc, #240]	; (800b578 <RCC_SetFlashLatency+0xfc>)
 800b488:	f107 0320 	add.w	r3, r7, #32
 800b48c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b490:	6018      	str	r0, [r3, #0]
 800b492:	3304      	adds	r3, #4
 800b494:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800b496:	4a39      	ldr	r2, [pc, #228]	; (800b57c <RCC_SetFlashLatency+0x100>)
 800b498:	f107 0318 	add.w	r3, r7, #24
 800b49c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b4a0:	6018      	str	r0, [r3, #0]
 800b4a2:	3304      	adds	r3, #4
 800b4a4:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800b4a6:	4a36      	ldr	r2, [pc, #216]	; (800b580 <RCC_SetFlashLatency+0x104>)
 800b4a8:	f107 030c 	add.w	r3, r7, #12
 800b4ac:	ca07      	ldmia	r2, {r0, r1, r2}
 800b4ae:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b4bc:	d11d      	bne.n	800b4fa <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800b4be:	2300      	movs	r3, #0
 800b4c0:	633b      	str	r3, [r7, #48]	; 0x30
 800b4c2:	e016      	b.n	800b4f2 <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800b4c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4c6:	005b      	lsls	r3, r3, #1
 800b4c8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800b4cc:	4413      	add	r3, r2
 800b4ce:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800b4d2:	461a      	mov	r2, r3
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	4293      	cmp	r3, r2
 800b4d8:	d808      	bhi.n	800b4ec <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800b4da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4dc:	009b      	lsls	r3, r3, #2
 800b4de:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800b4e2:	4413      	add	r3, r2
 800b4e4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800b4e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b4ea:	e023      	b.n	800b534 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800b4ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4ee:	3301      	adds	r3, #1
 800b4f0:	633b      	str	r3, [r7, #48]	; 0x30
 800b4f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4f4:	2b02      	cmp	r3, #2
 800b4f6:	d9e5      	bls.n	800b4c4 <RCC_SetFlashLatency+0x48>
 800b4f8:	e01c      	b.n	800b534 <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b4fe:	e016      	b.n	800b52e <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800b500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b502:	005b      	lsls	r3, r3, #1
 800b504:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800b508:	4413      	add	r3, r2
 800b50a:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800b50e:	461a      	mov	r2, r3
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	4293      	cmp	r3, r2
 800b514:	d808      	bhi.n	800b528 <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800b516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b518:	009b      	lsls	r3, r3, #2
 800b51a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800b51e:	4413      	add	r3, r2
 800b520:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800b524:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800b526:	e005      	b.n	800b534 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800b528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b52a:	3301      	adds	r3, #1
 800b52c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b52e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b530:	2b02      	cmp	r3, #2
 800b532:	d9e5      	bls.n	800b500 <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800b534:	4b13      	ldr	r3, [pc, #76]	; (800b584 <RCC_SetFlashLatency+0x108>)
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	f023 0207 	bic.w	r2, r3, #7
 800b53c:	4911      	ldr	r1, [pc, #68]	; (800b584 <RCC_SetFlashLatency+0x108>)
 800b53e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b540:	4313      	orrs	r3, r2
 800b542:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b544:	f7f9 fede 	bl	8005304 <HAL_GetTick>
 800b548:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800b54a:	e008      	b.n	800b55e <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800b54c:	f7f9 feda 	bl	8005304 <HAL_GetTick>
 800b550:	4602      	mov	r2, r0
 800b552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b554:	1ad3      	subs	r3, r2, r3
 800b556:	2b02      	cmp	r3, #2
 800b558:	d901      	bls.n	800b55e <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 800b55a:	2303      	movs	r3, #3
 800b55c:	e007      	b.n	800b56e <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800b55e:	4b09      	ldr	r3, [pc, #36]	; (800b584 <RCC_SetFlashLatency+0x108>)
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f003 0307 	and.w	r3, r3, #7
 800b566:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b568:	429a      	cmp	r2, r3
 800b56a:	d1ef      	bne.n	800b54c <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 800b56c:	2300      	movs	r3, #0
}
 800b56e:	4618      	mov	r0, r3
 800b570:	3738      	adds	r7, #56	; 0x38
 800b572:	46bd      	mov	sp, r7
 800b574:	bd80      	pop	{r7, pc}
 800b576:	bf00      	nop
 800b578:	08021c9c 	.word	0x08021c9c
 800b57c:	08021ca4 	.word	0x08021ca4
 800b580:	08021cac 	.word	0x08021cac
 800b584:	58004000 	.word	0x58004000

0800b588 <LL_RCC_LSE_IsReady>:
{
 800b588:	b480      	push	{r7}
 800b58a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800b58c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b594:	f003 0302 	and.w	r3, r3, #2
 800b598:	2b02      	cmp	r3, #2
 800b59a:	d101      	bne.n	800b5a0 <LL_RCC_LSE_IsReady+0x18>
 800b59c:	2301      	movs	r3, #1
 800b59e:	e000      	b.n	800b5a2 <LL_RCC_LSE_IsReady+0x1a>
 800b5a0:	2300      	movs	r3, #0
}
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	bc80      	pop	{r7}
 800b5a8:	4770      	bx	lr

0800b5aa <LL_RCC_SetUSARTClockSource>:
{
 800b5aa:	b480      	push	{r7}
 800b5ac:	b083      	sub	sp, #12
 800b5ae:	af00      	add	r7, sp, #0
 800b5b0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800b5b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b5b6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	0c1b      	lsrs	r3, r3, #16
 800b5be:	43db      	mvns	r3, r3
 800b5c0:	401a      	ands	r2, r3
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	b29b      	uxth	r3, r3
 800b5c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b5ca:	4313      	orrs	r3, r2
 800b5cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800b5d0:	bf00      	nop
 800b5d2:	370c      	adds	r7, #12
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	bc80      	pop	{r7}
 800b5d8:	4770      	bx	lr

0800b5da <LL_RCC_SetI2SClockSource>:
{
 800b5da:	b480      	push	{r7}
 800b5dc:	b083      	sub	sp, #12
 800b5de:	af00      	add	r7, sp, #0
 800b5e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800b5e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b5e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b5ea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b5ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	4313      	orrs	r3, r2
 800b5f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800b5fa:	bf00      	nop
 800b5fc:	370c      	adds	r7, #12
 800b5fe:	46bd      	mov	sp, r7
 800b600:	bc80      	pop	{r7}
 800b602:	4770      	bx	lr

0800b604 <LL_RCC_SetLPUARTClockSource>:
{
 800b604:	b480      	push	{r7}
 800b606:	b083      	sub	sp, #12
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800b60c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b610:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b614:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b618:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	4313      	orrs	r3, r2
 800b620:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800b624:	bf00      	nop
 800b626:	370c      	adds	r7, #12
 800b628:	46bd      	mov	sp, r7
 800b62a:	bc80      	pop	{r7}
 800b62c:	4770      	bx	lr

0800b62e <LL_RCC_SetI2CClockSource>:
{
 800b62e:	b480      	push	{r7}
 800b630:	b083      	sub	sp, #12
 800b632:	af00      	add	r7, sp, #0
 800b634:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800b636:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b63a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	091b      	lsrs	r3, r3, #4
 800b642:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800b646:	43db      	mvns	r3, r3
 800b648:	401a      	ands	r2, r3
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	011b      	lsls	r3, r3, #4
 800b64e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800b652:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b656:	4313      	orrs	r3, r2
 800b658:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800b65c:	bf00      	nop
 800b65e:	370c      	adds	r7, #12
 800b660:	46bd      	mov	sp, r7
 800b662:	bc80      	pop	{r7}
 800b664:	4770      	bx	lr

0800b666 <LL_RCC_SetLPTIMClockSource>:
{
 800b666:	b480      	push	{r7}
 800b668:	b083      	sub	sp, #12
 800b66a:	af00      	add	r7, sp, #0
 800b66c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800b66e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b672:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	0c1b      	lsrs	r3, r3, #16
 800b67a:	041b      	lsls	r3, r3, #16
 800b67c:	43db      	mvns	r3, r3
 800b67e:	401a      	ands	r2, r3
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	041b      	lsls	r3, r3, #16
 800b684:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b688:	4313      	orrs	r3, r2
 800b68a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800b68e:	bf00      	nop
 800b690:	370c      	adds	r7, #12
 800b692:	46bd      	mov	sp, r7
 800b694:	bc80      	pop	{r7}
 800b696:	4770      	bx	lr

0800b698 <LL_RCC_SetRNGClockSource>:
{
 800b698:	b480      	push	{r7}
 800b69a:	b083      	sub	sp, #12
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800b6a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b6a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b6a8:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800b6ac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	4313      	orrs	r3, r2
 800b6b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800b6b8:	bf00      	nop
 800b6ba:	370c      	adds	r7, #12
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	bc80      	pop	{r7}
 800b6c0:	4770      	bx	lr

0800b6c2 <LL_RCC_SetADCClockSource>:
{
 800b6c2:	b480      	push	{r7}
 800b6c4:	b083      	sub	sp, #12
 800b6c6:	af00      	add	r7, sp, #0
 800b6c8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800b6ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b6ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b6d2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b6d6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	4313      	orrs	r3, r2
 800b6de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800b6e2:	bf00      	nop
 800b6e4:	370c      	adds	r7, #12
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	bc80      	pop	{r7}
 800b6ea:	4770      	bx	lr

0800b6ec <LL_RCC_SetRTCClockSource>:
{
 800b6ec:	b480      	push	{r7}
 800b6ee:	b083      	sub	sp, #12
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800b6f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b6f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b6fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b700:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	4313      	orrs	r3, r2
 800b708:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800b70c:	bf00      	nop
 800b70e:	370c      	adds	r7, #12
 800b710:	46bd      	mov	sp, r7
 800b712:	bc80      	pop	{r7}
 800b714:	4770      	bx	lr

0800b716 <LL_RCC_GetRTCClockSource>:
{
 800b716:	b480      	push	{r7}
 800b718:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800b71a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b71e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b722:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800b726:	4618      	mov	r0, r3
 800b728:	46bd      	mov	sp, r7
 800b72a:	bc80      	pop	{r7}
 800b72c:	4770      	bx	lr

0800b72e <LL_RCC_ForceBackupDomainReset>:
{
 800b72e:	b480      	push	{r7}
 800b730:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800b732:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b736:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b73a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b73e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b742:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800b746:	bf00      	nop
 800b748:	46bd      	mov	sp, r7
 800b74a:	bc80      	pop	{r7}
 800b74c:	4770      	bx	lr

0800b74e <LL_RCC_ReleaseBackupDomainReset>:
{
 800b74e:	b480      	push	{r7}
 800b750:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800b752:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b756:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b75a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b75e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b762:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800b766:	bf00      	nop
 800b768:	46bd      	mov	sp, r7
 800b76a:	bc80      	pop	{r7}
 800b76c:	4770      	bx	lr
	...

0800b770 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b086      	sub	sp, #24
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 800b778:	2300      	movs	r3, #0
 800b77a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 800b77c:	2300      	movs	r3, #0
 800b77e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800b780:	2300      	movs	r3, #0
 800b782:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d058      	beq.n	800b842 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800b790:	f7fe fcca 	bl	800a128 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b794:	f7f9 fdb6 	bl	8005304 <HAL_GetTick>
 800b798:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800b79a:	e009      	b.n	800b7b0 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b79c:	f7f9 fdb2 	bl	8005304 <HAL_GetTick>
 800b7a0:	4602      	mov	r2, r0
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	1ad3      	subs	r3, r2, r3
 800b7a6:	2b02      	cmp	r3, #2
 800b7a8:	d902      	bls.n	800b7b0 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 800b7aa:	2303      	movs	r3, #3
 800b7ac:	74fb      	strb	r3, [r7, #19]
        break;
 800b7ae:	e006      	b.n	800b7be <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800b7b0:	4b7b      	ldr	r3, [pc, #492]	; (800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b7b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b7bc:	d1ee      	bne.n	800b79c <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800b7be:	7cfb      	ldrb	r3, [r7, #19]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d13c      	bne.n	800b83e <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800b7c4:	f7ff ffa7 	bl	800b716 <LL_RCC_GetRTCClockSource>
 800b7c8:	4602      	mov	r2, r0
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7ce:	429a      	cmp	r2, r3
 800b7d0:	d00f      	beq.n	800b7f2 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b7d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b7d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b7de:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b7e0:	f7ff ffa5 	bl	800b72e <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b7e4:	f7ff ffb3 	bl	800b74e <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b7e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b7ec:	697b      	ldr	r3, [r7, #20]
 800b7ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800b7f2:	697b      	ldr	r3, [r7, #20]
 800b7f4:	f003 0302 	and.w	r3, r3, #2
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d014      	beq.n	800b826 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b7fc:	f7f9 fd82 	bl	8005304 <HAL_GetTick>
 800b800:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800b802:	e00b      	b.n	800b81c <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b804:	f7f9 fd7e 	bl	8005304 <HAL_GetTick>
 800b808:	4602      	mov	r2, r0
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	1ad3      	subs	r3, r2, r3
 800b80e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b812:	4293      	cmp	r3, r2
 800b814:	d902      	bls.n	800b81c <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800b816:	2303      	movs	r3, #3
 800b818:	74fb      	strb	r3, [r7, #19]
            break;
 800b81a:	e004      	b.n	800b826 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 800b81c:	f7ff feb4 	bl	800b588 <LL_RCC_LSE_IsReady>
 800b820:	4603      	mov	r3, r0
 800b822:	2b01      	cmp	r3, #1
 800b824:	d1ee      	bne.n	800b804 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800b826:	7cfb      	ldrb	r3, [r7, #19]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d105      	bne.n	800b838 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b830:	4618      	mov	r0, r3
 800b832:	f7ff ff5b 	bl	800b6ec <LL_RCC_SetRTCClockSource>
 800b836:	e004      	b.n	800b842 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b838:	7cfb      	ldrb	r3, [r7, #19]
 800b83a:	74bb      	strb	r3, [r7, #18]
 800b83c:	e001      	b.n	800b842 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b83e:	7cfb      	ldrb	r3, [r7, #19]
 800b840:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	f003 0301 	and.w	r3, r3, #1
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d004      	beq.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	685b      	ldr	r3, [r3, #4]
 800b852:	4618      	mov	r0, r3
 800b854:	f7ff fea9 	bl	800b5aa <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	f003 0302 	and.w	r3, r3, #2
 800b860:	2b00      	cmp	r3, #0
 800b862:	d004      	beq.n	800b86e <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	689b      	ldr	r3, [r3, #8]
 800b868:	4618      	mov	r0, r3
 800b86a:	f7ff fe9e 	bl	800b5aa <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	f003 0320 	and.w	r3, r3, #32
 800b876:	2b00      	cmp	r3, #0
 800b878:	d004      	beq.n	800b884 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	691b      	ldr	r3, [r3, #16]
 800b87e:	4618      	mov	r0, r3
 800b880:	f7ff fec0 	bl	800b604 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d004      	beq.n	800b89a <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6a1b      	ldr	r3, [r3, #32]
 800b894:	4618      	mov	r0, r3
 800b896:	f7ff fee6 	bl	800b666 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d004      	beq.n	800b8b0 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f7ff fedb 	bl	800b666 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d004      	beq.n	800b8c6 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	f7ff fed0 	bl	800b666 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d004      	beq.n	800b8dc <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	695b      	ldr	r3, [r3, #20]
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	f7ff fea9 	bl	800b62e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d004      	beq.n	800b8f2 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	699b      	ldr	r3, [r3, #24]
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	f7ff fe9e 	bl	800b62e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d004      	beq.n	800b908 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	69db      	ldr	r3, [r3, #28]
 800b902:	4618      	mov	r0, r3
 800b904:	f7ff fe93 	bl	800b62e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	f003 0310 	and.w	r3, r3, #16
 800b910:	2b00      	cmp	r3, #0
 800b912:	d011      	beq.n	800b938 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	68db      	ldr	r3, [r3, #12]
 800b918:	4618      	mov	r0, r3
 800b91a:	f7ff fe5e 	bl	800b5da <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	68db      	ldr	r3, [r3, #12]
 800b922:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b926:	d107      	bne.n	800b938 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 800b928:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b92c:	68db      	ldr	r3, [r3, #12]
 800b92e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b932:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b936:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b940:	2b00      	cmp	r3, #0
 800b942:	d010      	beq.n	800b966 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b948:	4618      	mov	r0, r3
 800b94a:	f7ff fea5 	bl	800b698 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b952:	2b00      	cmp	r3, #0
 800b954:	d107      	bne.n	800b966 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800b956:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b95a:	68db      	ldr	r3, [r3, #12]
 800b95c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b960:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b964:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d011      	beq.n	800b996 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b976:	4618      	mov	r0, r3
 800b978:	f7ff fea3 	bl	800b6c2 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b980:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b984:	d107      	bne.n	800b996 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b986:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b98a:	68db      	ldr	r3, [r3, #12]
 800b98c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b990:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b994:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800b996:	7cbb      	ldrb	r3, [r7, #18]
}
 800b998:	4618      	mov	r0, r3
 800b99a:	3718      	adds	r7, #24
 800b99c:	46bd      	mov	sp, r7
 800b99e:	bd80      	pop	{r7, pc}
 800b9a0:	58000400 	.word	0x58000400

0800b9a4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b9a4:	b580      	push	{r7, lr}
 800b9a6:	b084      	sub	sp, #16
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b9ac:	2301      	movs	r3, #1
 800b9ae:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d068      	beq.n	800ba88 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b9bc:	b2db      	uxtb	r3, r3
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d106      	bne.n	800b9d0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	2200      	movs	r2, #0
 800b9c6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800b9ca:	6878      	ldr	r0, [r7, #4]
 800b9cc:	f7f9 f938 	bl	8004c40 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2202      	movs	r2, #2
 800b9d4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b9d8:	4b2e      	ldr	r3, [pc, #184]	; (800ba94 <HAL_RTC_Init+0xf0>)
 800b9da:	22ca      	movs	r2, #202	; 0xca
 800b9dc:	625a      	str	r2, [r3, #36]	; 0x24
 800b9de:	4b2d      	ldr	r3, [pc, #180]	; (800ba94 <HAL_RTC_Init+0xf0>)
 800b9e0:	2253      	movs	r2, #83	; 0x53
 800b9e2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800b9e4:	6878      	ldr	r0, [r7, #4]
 800b9e6:	f000 f9fb 	bl	800bde0 <RTC_EnterInitMode>
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 800b9ee:	7bfb      	ldrb	r3, [r7, #15]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d13f      	bne.n	800ba74 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800b9f4:	4b27      	ldr	r3, [pc, #156]	; (800ba94 <HAL_RTC_Init+0xf0>)
 800b9f6:	699b      	ldr	r3, [r3, #24]
 800b9f8:	4a26      	ldr	r2, [pc, #152]	; (800ba94 <HAL_RTC_Init+0xf0>)
 800b9fa:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800b9fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ba02:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800ba04:	4b23      	ldr	r3, [pc, #140]	; (800ba94 <HAL_RTC_Init+0xf0>)
 800ba06:	699a      	ldr	r2, [r3, #24]
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	6859      	ldr	r1, [r3, #4]
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	691b      	ldr	r3, [r3, #16]
 800ba10:	4319      	orrs	r1, r3
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	699b      	ldr	r3, [r3, #24]
 800ba16:	430b      	orrs	r3, r1
 800ba18:	491e      	ldr	r1, [pc, #120]	; (800ba94 <HAL_RTC_Init+0xf0>)
 800ba1a:	4313      	orrs	r3, r2
 800ba1c:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	68da      	ldr	r2, [r3, #12]
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	689b      	ldr	r3, [r3, #8]
 800ba26:	041b      	lsls	r3, r3, #16
 800ba28:	491a      	ldr	r1, [pc, #104]	; (800ba94 <HAL_RTC_Init+0xf0>)
 800ba2a:	4313      	orrs	r3, r2
 800ba2c:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800ba2e:	4b19      	ldr	r3, [pc, #100]	; (800ba94 <HAL_RTC_Init+0xf0>)
 800ba30:	68db      	ldr	r3, [r3, #12]
 800ba32:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba3e:	430b      	orrs	r3, r1
 800ba40:	4914      	ldr	r1, [pc, #80]	; (800ba94 <HAL_RTC_Init+0xf0>)
 800ba42:	4313      	orrs	r3, r2
 800ba44:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800ba46:	6878      	ldr	r0, [r7, #4]
 800ba48:	f000 f9fe 	bl	800be48 <RTC_ExitInitMode>
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800ba50:	7bfb      	ldrb	r3, [r7, #15]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d10e      	bne.n	800ba74 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 800ba56:	4b0f      	ldr	r3, [pc, #60]	; (800ba94 <HAL_RTC_Init+0xf0>)
 800ba58:	699b      	ldr	r3, [r3, #24]
 800ba5a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	6a19      	ldr	r1, [r3, #32]
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	69db      	ldr	r3, [r3, #28]
 800ba66:	4319      	orrs	r1, r3
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	695b      	ldr	r3, [r3, #20]
 800ba6c:	430b      	orrs	r3, r1
 800ba6e:	4909      	ldr	r1, [pc, #36]	; (800ba94 <HAL_RTC_Init+0xf0>)
 800ba70:	4313      	orrs	r3, r2
 800ba72:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ba74:	4b07      	ldr	r3, [pc, #28]	; (800ba94 <HAL_RTC_Init+0xf0>)
 800ba76:	22ff      	movs	r2, #255	; 0xff
 800ba78:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800ba7a:	7bfb      	ldrb	r3, [r7, #15]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d103      	bne.n	800ba88 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	2201      	movs	r2, #1
 800ba84:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 800ba88:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	3710      	adds	r7, #16
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	bd80      	pop	{r7, pc}
 800ba92:	bf00      	nop
 800ba94:	40002800 	.word	0x40002800

0800ba98 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800ba98:	b590      	push	{r4, r7, lr}
 800ba9a:	b087      	sub	sp, #28
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	60f8      	str	r0, [r7, #12]
 800baa0:	60b9      	str	r1, [r7, #8]
 800baa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800baa4:	2300      	movs	r3, #0
 800baa6:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800baae:	2b01      	cmp	r3, #1
 800bab0:	d101      	bne.n	800bab6 <HAL_RTC_SetAlarm_IT+0x1e>
 800bab2:	2302      	movs	r3, #2
 800bab4:	e0e5      	b.n	800bc82 <HAL_RTC_SetAlarm_IT+0x1ea>
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	2201      	movs	r2, #1
 800baba:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	2202      	movs	r2, #2
 800bac2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800bac6:	4b71      	ldr	r3, [pc, #452]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bac8:	68db      	ldr	r3, [r3, #12]
 800baca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bace:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 800bad0:	693b      	ldr	r3, [r7, #16]
 800bad2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bad6:	d05c      	beq.n	800bb92 <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d136      	bne.n	800bb4c <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800bade:	4b6b      	ldr	r3, [pc, #428]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bae0:	699b      	ldr	r3, [r3, #24]
 800bae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d102      	bne.n	800baf0 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	2200      	movs	r2, #0
 800baee:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800baf0:	68bb      	ldr	r3, [r7, #8]
 800baf2:	781b      	ldrb	r3, [r3, #0]
 800baf4:	4618      	mov	r0, r3
 800baf6:	f000 f9e5 	bl	800bec4 <RTC_ByteToBcd2>
 800bafa:	4603      	mov	r3, r0
 800bafc:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800bafe:	68bb      	ldr	r3, [r7, #8]
 800bb00:	785b      	ldrb	r3, [r3, #1]
 800bb02:	4618      	mov	r0, r3
 800bb04:	f000 f9de 	bl	800bec4 <RTC_ByteToBcd2>
 800bb08:	4603      	mov	r3, r0
 800bb0a:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800bb0c:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800bb0e:	68bb      	ldr	r3, [r7, #8]
 800bb10:	789b      	ldrb	r3, [r3, #2]
 800bb12:	4618      	mov	r0, r3
 800bb14:	f000 f9d6 	bl	800bec4 <RTC_ByteToBcd2>
 800bb18:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800bb1a:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800bb1e:	68bb      	ldr	r3, [r7, #8]
 800bb20:	78db      	ldrb	r3, [r3, #3]
 800bb22:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800bb24:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800bb28:	68bb      	ldr	r3, [r7, #8]
 800bb2a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800bb2e:	4618      	mov	r0, r3
 800bb30:	f000 f9c8 	bl	800bec4 <RTC_ByteToBcd2>
 800bb34:	4603      	mov	r3, r0
 800bb36:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800bb38:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800bb3c:	68bb      	ldr	r3, [r7, #8]
 800bb3e:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800bb40:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800bb42:	68bb      	ldr	r3, [r7, #8]
 800bb44:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800bb46:	4313      	orrs	r3, r2
 800bb48:	617b      	str	r3, [r7, #20]
 800bb4a:	e022      	b.n	800bb92 <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800bb4c:	4b4f      	ldr	r3, [pc, #316]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bb4e:	699b      	ldr	r3, [r3, #24]
 800bb50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d102      	bne.n	800bb5e <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800bb5e:	68bb      	ldr	r3, [r7, #8]
 800bb60:	781b      	ldrb	r3, [r3, #0]
 800bb62:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800bb64:	68bb      	ldr	r3, [r7, #8]
 800bb66:	785b      	ldrb	r3, [r3, #1]
 800bb68:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800bb6a:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800bb6c:	68ba      	ldr	r2, [r7, #8]
 800bb6e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800bb70:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800bb72:	68bb      	ldr	r3, [r7, #8]
 800bb74:	78db      	ldrb	r3, [r3, #3]
 800bb76:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800bb78:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800bb7a:	68bb      	ldr	r3, [r7, #8]
 800bb7c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800bb80:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800bb82:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800bb84:	68bb      	ldr	r3, [r7, #8]
 800bb86:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800bb88:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800bb8a:	68bb      	ldr	r3, [r7, #8]
 800bb8c:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800bb8e:	4313      	orrs	r3, r2
 800bb90:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bb92:	4b3e      	ldr	r3, [pc, #248]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bb94:	22ca      	movs	r2, #202	; 0xca
 800bb96:	625a      	str	r2, [r3, #36]	; 0x24
 800bb98:	4b3c      	ldr	r3, [pc, #240]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bb9a:	2253      	movs	r2, #83	; 0x53
 800bb9c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800bb9e:	68bb      	ldr	r3, [r7, #8]
 800bba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bba2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bba6:	d12c      	bne.n	800bc02 <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800bba8:	4b38      	ldr	r3, [pc, #224]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bbaa:	699b      	ldr	r3, [r3, #24]
 800bbac:	4a37      	ldr	r2, [pc, #220]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bbae:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800bbb2:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800bbb4:	4b35      	ldr	r3, [pc, #212]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bbb6:	2201      	movs	r2, #1
 800bbb8:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800bbba:	693b      	ldr	r3, [r7, #16]
 800bbbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bbc0:	d107      	bne.n	800bbd2 <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800bbc2:	68bb      	ldr	r3, [r7, #8]
 800bbc4:	699a      	ldr	r2, [r3, #24]
 800bbc6:	68bb      	ldr	r3, [r7, #8]
 800bbc8:	69db      	ldr	r3, [r3, #28]
 800bbca:	4930      	ldr	r1, [pc, #192]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bbcc:	4313      	orrs	r3, r2
 800bbce:	644b      	str	r3, [r1, #68]	; 0x44
 800bbd0:	e006      	b.n	800bbe0 <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800bbd2:	4a2e      	ldr	r2, [pc, #184]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bbd4:	697b      	ldr	r3, [r7, #20]
 800bbd6:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 800bbd8:	4a2c      	ldr	r2, [pc, #176]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bbda:	68bb      	ldr	r3, [r7, #8]
 800bbdc:	699b      	ldr	r3, [r3, #24]
 800bbde:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 800bbe0:	4a2a      	ldr	r2, [pc, #168]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bbe2:	68bb      	ldr	r3, [r7, #8]
 800bbe4:	685b      	ldr	r3, [r3, #4]
 800bbe6:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbec:	f043 0201 	orr.w	r2, r3, #1
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800bbf4:	4b25      	ldr	r3, [pc, #148]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bbf6:	699b      	ldr	r3, [r3, #24]
 800bbf8:	4a24      	ldr	r2, [pc, #144]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bbfa:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 800bbfe:	6193      	str	r3, [r2, #24]
 800bc00:	e02b      	b.n	800bc5a <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800bc02:	4b22      	ldr	r3, [pc, #136]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc04:	699b      	ldr	r3, [r3, #24]
 800bc06:	4a21      	ldr	r2, [pc, #132]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc08:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800bc0c:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800bc0e:	4b1f      	ldr	r3, [pc, #124]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc10:	2202      	movs	r2, #2
 800bc12:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800bc14:	693b      	ldr	r3, [r7, #16]
 800bc16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bc1a:	d107      	bne.n	800bc2c <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 800bc1c:	68bb      	ldr	r3, [r7, #8]
 800bc1e:	699a      	ldr	r2, [r3, #24]
 800bc20:	68bb      	ldr	r3, [r7, #8]
 800bc22:	69db      	ldr	r3, [r3, #28]
 800bc24:	4919      	ldr	r1, [pc, #100]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc26:	4313      	orrs	r3, r2
 800bc28:	64cb      	str	r3, [r1, #76]	; 0x4c
 800bc2a:	e006      	b.n	800bc3a <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 800bc2c:	4a17      	ldr	r2, [pc, #92]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc2e:	697b      	ldr	r3, [r7, #20]
 800bc30:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800bc32:	4a16      	ldr	r2, [pc, #88]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc34:	68bb      	ldr	r3, [r7, #8]
 800bc36:	699b      	ldr	r3, [r3, #24]
 800bc38:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800bc3a:	4a14      	ldr	r2, [pc, #80]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc3c:	68bb      	ldr	r3, [r7, #8]
 800bc3e:	685b      	ldr	r3, [r3, #4]
 800bc40:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc46:	f043 0202 	orr.w	r2, r3, #2
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800bc4e:	4b0f      	ldr	r3, [pc, #60]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc50:	699b      	ldr	r3, [r3, #24]
 800bc52:	4a0e      	ldr	r2, [pc, #56]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc54:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 800bc58:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800bc5a:	4b0d      	ldr	r3, [pc, #52]	; (800bc90 <HAL_RTC_SetAlarm_IT+0x1f8>)
 800bc5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bc60:	4a0b      	ldr	r2, [pc, #44]	; (800bc90 <HAL_RTC_SetAlarm_IT+0x1f8>)
 800bc62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bc66:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bc6a:	4b08      	ldr	r3, [pc, #32]	; (800bc8c <HAL_RTC_SetAlarm_IT+0x1f4>)
 800bc6c:	22ff      	movs	r2, #255	; 0xff
 800bc6e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	2201      	movs	r2, #1
 800bc74:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	2200      	movs	r2, #0
 800bc7c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800bc80:	2300      	movs	r3, #0
}
 800bc82:	4618      	mov	r0, r3
 800bc84:	371c      	adds	r7, #28
 800bc86:	46bd      	mov	sp, r7
 800bc88:	bd90      	pop	{r4, r7, pc}
 800bc8a:	bf00      	nop
 800bc8c:	40002800 	.word	0x40002800
 800bc90:	58000800 	.word	0x58000800

0800bc94 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800bc94:	b480      	push	{r7}
 800bc96:	b083      	sub	sp, #12
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
 800bc9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800bca4:	2b01      	cmp	r3, #1
 800bca6:	d101      	bne.n	800bcac <HAL_RTC_DeactivateAlarm+0x18>
 800bca8:	2302      	movs	r3, #2
 800bcaa:	e042      	b.n	800bd32 <HAL_RTC_DeactivateAlarm+0x9e>
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	2201      	movs	r2, #1
 800bcb0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	2202      	movs	r2, #2
 800bcb8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bcbc:	4b1f      	ldr	r3, [pc, #124]	; (800bd3c <HAL_RTC_DeactivateAlarm+0xa8>)
 800bcbe:	22ca      	movs	r2, #202	; 0xca
 800bcc0:	625a      	str	r2, [r3, #36]	; 0x24
 800bcc2:	4b1e      	ldr	r3, [pc, #120]	; (800bd3c <HAL_RTC_DeactivateAlarm+0xa8>)
 800bcc4:	2253      	movs	r2, #83	; 0x53
 800bcc6:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 800bcc8:	683b      	ldr	r3, [r7, #0]
 800bcca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bcce:	d112      	bne.n	800bcf6 <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 800bcd0:	4b1a      	ldr	r3, [pc, #104]	; (800bd3c <HAL_RTC_DeactivateAlarm+0xa8>)
 800bcd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bcd4:	4a19      	ldr	r2, [pc, #100]	; (800bd3c <HAL_RTC_DeactivateAlarm+0xa8>)
 800bcd6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bcda:	6453      	str	r3, [r2, #68]	; 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800bcdc:	4b17      	ldr	r3, [pc, #92]	; (800bd3c <HAL_RTC_DeactivateAlarm+0xa8>)
 800bcde:	699b      	ldr	r3, [r3, #24]
 800bce0:	4a16      	ldr	r2, [pc, #88]	; (800bd3c <HAL_RTC_DeactivateAlarm+0xa8>)
 800bce2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800bce6:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcec:	f023 0201 	bic.w	r2, r3, #1
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	631a      	str	r2, [r3, #48]	; 0x30
 800bcf4:	e011      	b.n	800bd1a <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 800bcf6:	4b11      	ldr	r3, [pc, #68]	; (800bd3c <HAL_RTC_DeactivateAlarm+0xa8>)
 800bcf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bcfa:	4a10      	ldr	r2, [pc, #64]	; (800bd3c <HAL_RTC_DeactivateAlarm+0xa8>)
 800bcfc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bd00:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800bd02:	4b0e      	ldr	r3, [pc, #56]	; (800bd3c <HAL_RTC_DeactivateAlarm+0xa8>)
 800bd04:	699b      	ldr	r3, [r3, #24]
 800bd06:	4a0d      	ldr	r2, [pc, #52]	; (800bd3c <HAL_RTC_DeactivateAlarm+0xa8>)
 800bd08:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800bd0c:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd12:	f023 0202 	bic.w	r2, r3, #2
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bd1a:	4b08      	ldr	r3, [pc, #32]	; (800bd3c <HAL_RTC_DeactivateAlarm+0xa8>)
 800bd1c:	22ff      	movs	r2, #255	; 0xff
 800bd1e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	2201      	movs	r2, #1
 800bd24:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800bd30:	2300      	movs	r3, #0
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	370c      	adds	r7, #12
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bc80      	pop	{r7}
 800bd3a:	4770      	bx	lr
 800bd3c:	40002800 	.word	0x40002800

0800bd40 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b084      	sub	sp, #16
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 800bd48:	4b11      	ldr	r3, [pc, #68]	; (800bd90 <HAL_RTC_AlarmIRQHandler+0x50>)
 800bd4a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd50:	4013      	ands	r3, r2
 800bd52:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	f003 0301 	and.w	r3, r3, #1
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d005      	beq.n	800bd6a <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800bd5e:	4b0c      	ldr	r3, [pc, #48]	; (800bd90 <HAL_RTC_AlarmIRQHandler+0x50>)
 800bd60:	2201      	movs	r2, #1
 800bd62:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 800bd64:	6878      	ldr	r0, [r7, #4]
 800bd66:	f7f9 fe4b 	bl	8005a00 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	f003 0302 	and.w	r3, r3, #2
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d005      	beq.n	800bd80 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800bd74:	4b06      	ldr	r3, [pc, #24]	; (800bd90 <HAL_RTC_AlarmIRQHandler+0x50>)
 800bd76:	2202      	movs	r2, #2
 800bd78:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800bd7a:	6878      	ldr	r0, [r7, #4]
 800bd7c:	f000 f94a 	bl	800c014 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	2201      	movs	r2, #1
 800bd84:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800bd88:	bf00      	nop
 800bd8a:	3710      	adds	r7, #16
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}
 800bd90:	40002800 	.word	0x40002800

0800bd94 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b084      	sub	sp, #16
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 800bd9c:	4b0f      	ldr	r3, [pc, #60]	; (800bddc <HAL_RTC_WaitForSynchro+0x48>)
 800bd9e:	68db      	ldr	r3, [r3, #12]
 800bda0:	4a0e      	ldr	r2, [pc, #56]	; (800bddc <HAL_RTC_WaitForSynchro+0x48>)
 800bda2:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 800bda6:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800bda8:	f7f9 faac 	bl	8005304 <HAL_GetTick>
 800bdac:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800bdae:	e009      	b.n	800bdc4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bdb0:	f7f9 faa8 	bl	8005304 <HAL_GetTick>
 800bdb4:	4602      	mov	r2, r0
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	1ad3      	subs	r3, r2, r3
 800bdba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bdbe:	d901      	bls.n	800bdc4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800bdc0:	2303      	movs	r3, #3
 800bdc2:	e006      	b.n	800bdd2 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800bdc4:	4b05      	ldr	r3, [pc, #20]	; (800bddc <HAL_RTC_WaitForSynchro+0x48>)
 800bdc6:	68db      	ldr	r3, [r3, #12]
 800bdc8:	f003 0320 	and.w	r3, r3, #32
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d0ef      	beq.n	800bdb0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800bdd0:	2300      	movs	r3, #0
}
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	3710      	adds	r7, #16
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}
 800bdda:	bf00      	nop
 800bddc:	40002800 	.word	0x40002800

0800bde0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b084      	sub	sp, #16
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bde8:	2300      	movs	r3, #0
 800bdea:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800bdec:	4b15      	ldr	r3, [pc, #84]	; (800be44 <RTC_EnterInitMode+0x64>)
 800bdee:	68db      	ldr	r3, [r3, #12]
 800bdf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d120      	bne.n	800be3a <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800bdf8:	4b12      	ldr	r3, [pc, #72]	; (800be44 <RTC_EnterInitMode+0x64>)
 800bdfa:	68db      	ldr	r3, [r3, #12]
 800bdfc:	4a11      	ldr	r2, [pc, #68]	; (800be44 <RTC_EnterInitMode+0x64>)
 800bdfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be02:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800be04:	f7f9 fa7e 	bl	8005304 <HAL_GetTick>
 800be08:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800be0a:	e00d      	b.n	800be28 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800be0c:	f7f9 fa7a 	bl	8005304 <HAL_GetTick>
 800be10:	4602      	mov	r2, r0
 800be12:	68bb      	ldr	r3, [r7, #8]
 800be14:	1ad3      	subs	r3, r2, r3
 800be16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800be1a:	d905      	bls.n	800be28 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800be1c:	2303      	movs	r3, #3
 800be1e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	2203      	movs	r2, #3
 800be24:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800be28:	4b06      	ldr	r3, [pc, #24]	; (800be44 <RTC_EnterInitMode+0x64>)
 800be2a:	68db      	ldr	r3, [r3, #12]
 800be2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be30:	2b00      	cmp	r3, #0
 800be32:	d102      	bne.n	800be3a <RTC_EnterInitMode+0x5a>
 800be34:	7bfb      	ldrb	r3, [r7, #15]
 800be36:	2b03      	cmp	r3, #3
 800be38:	d1e8      	bne.n	800be0c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800be3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be3c:	4618      	mov	r0, r3
 800be3e:	3710      	adds	r7, #16
 800be40:	46bd      	mov	sp, r7
 800be42:	bd80      	pop	{r7, pc}
 800be44:	40002800 	.word	0x40002800

0800be48 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b084      	sub	sp, #16
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800be50:	2300      	movs	r3, #0
 800be52:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800be54:	4b1a      	ldr	r3, [pc, #104]	; (800bec0 <RTC_ExitInitMode+0x78>)
 800be56:	68db      	ldr	r3, [r3, #12]
 800be58:	4a19      	ldr	r2, [pc, #100]	; (800bec0 <RTC_ExitInitMode+0x78>)
 800be5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800be5e:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800be60:	4b17      	ldr	r3, [pc, #92]	; (800bec0 <RTC_ExitInitMode+0x78>)
 800be62:	699b      	ldr	r3, [r3, #24]
 800be64:	f003 0320 	and.w	r3, r3, #32
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d10c      	bne.n	800be86 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800be6c:	6878      	ldr	r0, [r7, #4]
 800be6e:	f7ff ff91 	bl	800bd94 <HAL_RTC_WaitForSynchro>
 800be72:	4603      	mov	r3, r0
 800be74:	2b00      	cmp	r3, #0
 800be76:	d01e      	beq.n	800beb6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2203      	movs	r2, #3
 800be7c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800be80:	2303      	movs	r3, #3
 800be82:	73fb      	strb	r3, [r7, #15]
 800be84:	e017      	b.n	800beb6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800be86:	4b0e      	ldr	r3, [pc, #56]	; (800bec0 <RTC_ExitInitMode+0x78>)
 800be88:	699b      	ldr	r3, [r3, #24]
 800be8a:	4a0d      	ldr	r2, [pc, #52]	; (800bec0 <RTC_ExitInitMode+0x78>)
 800be8c:	f023 0320 	bic.w	r3, r3, #32
 800be90:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800be92:	6878      	ldr	r0, [r7, #4]
 800be94:	f7ff ff7e 	bl	800bd94 <HAL_RTC_WaitForSynchro>
 800be98:	4603      	mov	r3, r0
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d005      	beq.n	800beaa <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	2203      	movs	r2, #3
 800bea2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800bea6:	2303      	movs	r3, #3
 800bea8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800beaa:	4b05      	ldr	r3, [pc, #20]	; (800bec0 <RTC_ExitInitMode+0x78>)
 800beac:	699b      	ldr	r3, [r3, #24]
 800beae:	4a04      	ldr	r2, [pc, #16]	; (800bec0 <RTC_ExitInitMode+0x78>)
 800beb0:	f043 0320 	orr.w	r3, r3, #32
 800beb4:	6193      	str	r3, [r2, #24]
  }

  return status;
 800beb6:	7bfb      	ldrb	r3, [r7, #15]
}
 800beb8:	4618      	mov	r0, r3
 800beba:	3710      	adds	r7, #16
 800bebc:	46bd      	mov	sp, r7
 800bebe:	bd80      	pop	{r7, pc}
 800bec0:	40002800 	.word	0x40002800

0800bec4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800bec4:	b480      	push	{r7}
 800bec6:	b085      	sub	sp, #20
 800bec8:	af00      	add	r7, sp, #0
 800beca:	4603      	mov	r3, r0
 800becc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800bece:	2300      	movs	r3, #0
 800bed0:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800bed2:	79fb      	ldrb	r3, [r7, #7]
 800bed4:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800bed6:	e005      	b.n	800bee4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	3301      	adds	r3, #1
 800bedc:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800bede:	7afb      	ldrb	r3, [r7, #11]
 800bee0:	3b0a      	subs	r3, #10
 800bee2:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 800bee4:	7afb      	ldrb	r3, [r7, #11]
 800bee6:	2b09      	cmp	r3, #9
 800bee8:	d8f6      	bhi.n	800bed8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	b2db      	uxtb	r3, r3
 800beee:	011b      	lsls	r3, r3, #4
 800bef0:	b2da      	uxtb	r2, r3
 800bef2:	7afb      	ldrb	r3, [r7, #11]
 800bef4:	4313      	orrs	r3, r2
 800bef6:	b2db      	uxtb	r3, r3
}
 800bef8:	4618      	mov	r0, r3
 800befa:	3714      	adds	r7, #20
 800befc:	46bd      	mov	sp, r7
 800befe:	bc80      	pop	{r7}
 800bf00:	4770      	bx	lr
	...

0800bf04 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800bf04:	b480      	push	{r7}
 800bf06:	b083      	sub	sp, #12
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800bf12:	2b01      	cmp	r3, #1
 800bf14:	d101      	bne.n	800bf1a <HAL_RTCEx_EnableBypassShadow+0x16>
 800bf16:	2302      	movs	r3, #2
 800bf18:	e01f      	b.n	800bf5a <HAL_RTCEx_EnableBypassShadow+0x56>
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	2201      	movs	r2, #1
 800bf1e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	2202      	movs	r2, #2
 800bf26:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bf2a:	4b0e      	ldr	r3, [pc, #56]	; (800bf64 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800bf2c:	22ca      	movs	r2, #202	; 0xca
 800bf2e:	625a      	str	r2, [r3, #36]	; 0x24
 800bf30:	4b0c      	ldr	r3, [pc, #48]	; (800bf64 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800bf32:	2253      	movs	r2, #83	; 0x53
 800bf34:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800bf36:	4b0b      	ldr	r3, [pc, #44]	; (800bf64 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800bf38:	699b      	ldr	r3, [r3, #24]
 800bf3a:	4a0a      	ldr	r2, [pc, #40]	; (800bf64 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800bf3c:	f043 0320 	orr.w	r3, r3, #32
 800bf40:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bf42:	4b08      	ldr	r3, [pc, #32]	; (800bf64 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800bf44:	22ff      	movs	r2, #255	; 0xff
 800bf46:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	2201      	movs	r2, #1
 800bf4c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2200      	movs	r2, #0
 800bf54:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800bf58:	2300      	movs	r3, #0
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	370c      	adds	r7, #12
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	bc80      	pop	{r7}
 800bf62:	4770      	bx	lr
 800bf64:	40002800 	.word	0x40002800

0800bf68 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 800bf68:	b480      	push	{r7}
 800bf6a:	b083      	sub	sp, #12
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800bf76:	2b01      	cmp	r3, #1
 800bf78:	d101      	bne.n	800bf7e <HAL_RTCEx_SetSSRU_IT+0x16>
 800bf7a:	2302      	movs	r3, #2
 800bf7c:	e027      	b.n	800bfce <HAL_RTCEx_SetSSRU_IT+0x66>
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	2201      	movs	r2, #1
 800bf82:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2202      	movs	r2, #2
 800bf8a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bf8e:	4b12      	ldr	r3, [pc, #72]	; (800bfd8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800bf90:	22ca      	movs	r2, #202	; 0xca
 800bf92:	625a      	str	r2, [r3, #36]	; 0x24
 800bf94:	4b10      	ldr	r3, [pc, #64]	; (800bfd8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800bf96:	2253      	movs	r2, #83	; 0x53
 800bf98:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800bf9a:	4b0f      	ldr	r3, [pc, #60]	; (800bfd8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800bf9c:	699b      	ldr	r3, [r3, #24]
 800bf9e:	4a0e      	ldr	r2, [pc, #56]	; (800bfd8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800bfa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bfa4:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800bfa6:	4b0d      	ldr	r3, [pc, #52]	; (800bfdc <HAL_RTCEx_SetSSRU_IT+0x74>)
 800bfa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bfac:	4a0b      	ldr	r2, [pc, #44]	; (800bfdc <HAL_RTCEx_SetSSRU_IT+0x74>)
 800bfae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800bfb2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bfb6:	4b08      	ldr	r3, [pc, #32]	; (800bfd8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800bfb8:	22ff      	movs	r2, #255	; 0xff
 800bfba:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2201      	movs	r2, #1
 800bfc0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800bfcc:	2300      	movs	r3, #0
}
 800bfce:	4618      	mov	r0, r3
 800bfd0:	370c      	adds	r7, #12
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	bc80      	pop	{r7}
 800bfd6:	4770      	bx	lr
 800bfd8:	40002800 	.word	0x40002800
 800bfdc:	58000800 	.word	0x58000800

0800bfe0 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b082      	sub	sp, #8
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 800bfe8:	4b09      	ldr	r3, [pc, #36]	; (800c010 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800bfea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d005      	beq.n	800c000 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 800bff4:	4b06      	ldr	r3, [pc, #24]	; (800c010 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800bff6:	2240      	movs	r2, #64	; 0x40
 800bff8:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 800bffa:	6878      	ldr	r0, [r7, #4]
 800bffc:	f7f9 fd0a 	bl	8005a14 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	2201      	movs	r2, #1
 800c004:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800c008:	bf00      	nop
 800c00a:	3708      	adds	r7, #8
 800c00c:	46bd      	mov	sp, r7
 800c00e:	bd80      	pop	{r7, pc}
 800c010:	40002800 	.word	0x40002800

0800c014 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800c014:	b480      	push	{r7}
 800c016:	b083      	sub	sp, #12
 800c018:	af00      	add	r7, sp, #0
 800c01a:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800c01c:	bf00      	nop
 800c01e:	370c      	adds	r7, #12
 800c020:	46bd      	mov	sp, r7
 800c022:	bc80      	pop	{r7}
 800c024:	4770      	bx	lr
	...

0800c028 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800c028:	b480      	push	{r7}
 800c02a:	b087      	sub	sp, #28
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	60f8      	str	r0, [r7, #12]
 800c030:	60b9      	str	r1, [r7, #8]
 800c032:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800c034:	4b07      	ldr	r3, [pc, #28]	; (800c054 <HAL_RTCEx_BKUPWrite+0x2c>)
 800c036:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800c038:	68bb      	ldr	r3, [r7, #8]
 800c03a:	009b      	lsls	r3, r3, #2
 800c03c:	697a      	ldr	r2, [r7, #20]
 800c03e:	4413      	add	r3, r2
 800c040:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800c042:	697b      	ldr	r3, [r7, #20]
 800c044:	687a      	ldr	r2, [r7, #4]
 800c046:	601a      	str	r2, [r3, #0]
}
 800c048:	bf00      	nop
 800c04a:	371c      	adds	r7, #28
 800c04c:	46bd      	mov	sp, r7
 800c04e:	bc80      	pop	{r7}
 800c050:	4770      	bx	lr
 800c052:	bf00      	nop
 800c054:	4000b100 	.word	0x4000b100

0800c058 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800c058:	b480      	push	{r7}
 800c05a:	b085      	sub	sp, #20
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
 800c060:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800c062:	4b07      	ldr	r3, [pc, #28]	; (800c080 <HAL_RTCEx_BKUPRead+0x28>)
 800c064:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800c066:	683b      	ldr	r3, [r7, #0]
 800c068:	009b      	lsls	r3, r3, #2
 800c06a:	68fa      	ldr	r2, [r7, #12]
 800c06c:	4413      	add	r3, r2
 800c06e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	681b      	ldr	r3, [r3, #0]
}
 800c074:	4618      	mov	r0, r3
 800c076:	3714      	adds	r7, #20
 800c078:	46bd      	mov	sp, r7
 800c07a:	bc80      	pop	{r7}
 800c07c:	4770      	bx	lr
 800c07e:	bf00      	nop
 800c080:	4000b100 	.word	0x4000b100

0800c084 <LL_PWR_SetRadioBusyTrigger>:
{
 800c084:	b480      	push	{r7}
 800c086:	b083      	sub	sp, #12
 800c088:	af00      	add	r7, sp, #0
 800c08a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 800c08c:	4b06      	ldr	r3, [pc, #24]	; (800c0a8 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800c08e:	689b      	ldr	r3, [r3, #8]
 800c090:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c094:	4904      	ldr	r1, [pc, #16]	; (800c0a8 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	4313      	orrs	r3, r2
 800c09a:	608b      	str	r3, [r1, #8]
}
 800c09c:	bf00      	nop
 800c09e:	370c      	adds	r7, #12
 800c0a0:	46bd      	mov	sp, r7
 800c0a2:	bc80      	pop	{r7}
 800c0a4:	4770      	bx	lr
 800c0a6:	bf00      	nop
 800c0a8:	58000400 	.word	0x58000400

0800c0ac <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 800c0ac:	b480      	push	{r7}
 800c0ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800c0b0:	4b05      	ldr	r3, [pc, #20]	; (800c0c8 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800c0b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c0b6:	4a04      	ldr	r2, [pc, #16]	; (800c0c8 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800c0b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c0bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800c0c0:	bf00      	nop
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	bc80      	pop	{r7}
 800c0c6:	4770      	bx	lr
 800c0c8:	58000400 	.word	0x58000400

0800c0cc <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 800c0cc:	b480      	push	{r7}
 800c0ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800c0d0:	4b05      	ldr	r3, [pc, #20]	; (800c0e8 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800c0d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c0d6:	4a04      	ldr	r2, [pc, #16]	; (800c0e8 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800c0d8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c0dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800c0e0:	bf00      	nop
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	bc80      	pop	{r7}
 800c0e6:	4770      	bx	lr
 800c0e8:	58000400 	.word	0x58000400

0800c0ec <LL_PWR_ClearFlag_RFBUSY>:
{
 800c0ec:	b480      	push	{r7}
 800c0ee:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 800c0f0:	4b03      	ldr	r3, [pc, #12]	; (800c100 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800c0f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c0f6:	619a      	str	r2, [r3, #24]
}
 800c0f8:	bf00      	nop
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	bc80      	pop	{r7}
 800c0fe:	4770      	bx	lr
 800c100:	58000400 	.word	0x58000400

0800c104 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 800c104:	b480      	push	{r7}
 800c106:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 800c108:	4b06      	ldr	r3, [pc, #24]	; (800c124 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 800c10a:	695b      	ldr	r3, [r3, #20]
 800c10c:	f003 0302 	and.w	r3, r3, #2
 800c110:	2b02      	cmp	r3, #2
 800c112:	d101      	bne.n	800c118 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 800c114:	2301      	movs	r3, #1
 800c116:	e000      	b.n	800c11a <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 800c118:	2300      	movs	r3, #0
}
 800c11a:	4618      	mov	r0, r3
 800c11c:	46bd      	mov	sp, r7
 800c11e:	bc80      	pop	{r7}
 800c120:	4770      	bx	lr
 800c122:	bf00      	nop
 800c124:	58000400 	.word	0x58000400

0800c128 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 800c128:	b480      	push	{r7}
 800c12a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 800c12c:	4b06      	ldr	r3, [pc, #24]	; (800c148 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800c12e:	695b      	ldr	r3, [r3, #20]
 800c130:	f003 0304 	and.w	r3, r3, #4
 800c134:	2b04      	cmp	r3, #4
 800c136:	d101      	bne.n	800c13c <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 800c138:	2301      	movs	r3, #1
 800c13a:	e000      	b.n	800c13e <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 800c13c:	2300      	movs	r3, #0
}
 800c13e:	4618      	mov	r0, r3
 800c140:	46bd      	mov	sp, r7
 800c142:	bc80      	pop	{r7}
 800c144:	4770      	bx	lr
 800c146:	bf00      	nop
 800c148:	58000400 	.word	0x58000400

0800c14c <LL_RCC_RF_DisableReset>:
{
 800c14c:	b480      	push	{r7}
 800c14e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800c150:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c154:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c158:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c15c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c160:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800c164:	bf00      	nop
 800c166:	46bd      	mov	sp, r7
 800c168:	bc80      	pop	{r7}
 800c16a:	4770      	bx	lr

0800c16c <LL_RCC_IsRFUnderReset>:
{
 800c16c:	b480      	push	{r7}
 800c16e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 800c170:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c174:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c178:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c17c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c180:	d101      	bne.n	800c186 <LL_RCC_IsRFUnderReset+0x1a>
 800c182:	2301      	movs	r3, #1
 800c184:	e000      	b.n	800c188 <LL_RCC_IsRFUnderReset+0x1c>
 800c186:	2300      	movs	r3, #0
}
 800c188:	4618      	mov	r0, r3
 800c18a:	46bd      	mov	sp, r7
 800c18c:	bc80      	pop	{r7}
 800c18e:	4770      	bx	lr

0800c190 <LL_EXTI_EnableIT_32_63>:
{
 800c190:	b480      	push	{r7}
 800c192:	b083      	sub	sp, #12
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800c198:	4b06      	ldr	r3, [pc, #24]	; (800c1b4 <LL_EXTI_EnableIT_32_63+0x24>)
 800c19a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800c19e:	4905      	ldr	r1, [pc, #20]	; (800c1b4 <LL_EXTI_EnableIT_32_63+0x24>)
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	4313      	orrs	r3, r2
 800c1a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800c1a8:	bf00      	nop
 800c1aa:	370c      	adds	r7, #12
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bc80      	pop	{r7}
 800c1b0:	4770      	bx	lr
 800c1b2:	bf00      	nop
 800c1b4:	58000800 	.word	0x58000800

0800c1b8 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b084      	sub	sp, #16
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d103      	bne.n	800c1ce <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800c1c6:	2301      	movs	r3, #1
 800c1c8:	73fb      	strb	r3, [r7, #15]
    return status;
 800c1ca:	7bfb      	ldrb	r3, [r7, #15]
 800c1cc:	e04b      	b.n	800c266 <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	799b      	ldrb	r3, [r3, #6]
 800c1d6:	b2db      	uxtb	r3, r3
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d105      	bne.n	800c1e8 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	2200      	movs	r2, #0
 800c1e0:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800c1e2:	6878      	ldr	r0, [r7, #4]
 800c1e4:	f7f8 fe62 	bl	8004eac <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	2202      	movs	r2, #2
 800c1ec:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 800c1ee:	f7ff ffad 	bl	800c14c <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800c1f2:	4b1f      	ldr	r3, [pc, #124]	; (800c270 <HAL_SUBGHZ_Init+0xb8>)
 800c1f4:	681a      	ldr	r2, [r3, #0]
 800c1f6:	4613      	mov	r3, r2
 800c1f8:	00db      	lsls	r3, r3, #3
 800c1fa:	1a9b      	subs	r3, r3, r2
 800c1fc:	009b      	lsls	r3, r3, #2
 800c1fe:	0cdb      	lsrs	r3, r3, #19
 800c200:	2264      	movs	r2, #100	; 0x64
 800c202:	fb02 f303 	mul.w	r3, r2, r3
 800c206:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 800c208:	68bb      	ldr	r3, [r7, #8]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d105      	bne.n	800c21a <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 800c20e:	2301      	movs	r3, #1
 800c210:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	2201      	movs	r2, #1
 800c216:	609a      	str	r2, [r3, #8]
      break;
 800c218:	e007      	b.n	800c22a <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 800c21a:	68bb      	ldr	r3, [r7, #8]
 800c21c:	3b01      	subs	r3, #1
 800c21e:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 800c220:	f7ff ffa4 	bl	800c16c <LL_RCC_IsRFUnderReset>
 800c224:	4603      	mov	r3, r0
 800c226:	2b00      	cmp	r3, #0
 800c228:	d1ee      	bne.n	800c208 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 800c22a:	f7ff ff3f 	bl	800c0ac <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 800c22e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800c232:	f7ff ffad 	bl	800c190 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 800c236:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c23a:	f7ff ff23 	bl	800c084 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 800c23e:	f7ff ff55 	bl	800c0ec <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 800c242:	7bfb      	ldrb	r3, [r7, #15]
 800c244:	2b00      	cmp	r3, #0
 800c246:	d10a      	bne.n	800c25e <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	4618      	mov	r0, r3
 800c24e:	f000 faad 	bl	800c7ac <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	2201      	movs	r2, #1
 800c256:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	2200      	movs	r2, #0
 800c25c:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	2201      	movs	r2, #1
 800c262:	719a      	strb	r2, [r3, #6]

  return status;
 800c264:	7bfb      	ldrb	r3, [r7, #15]
}
 800c266:	4618      	mov	r0, r3
 800c268:	3710      	adds	r7, #16
 800c26a:	46bd      	mov	sp, r7
 800c26c:	bd80      	pop	{r7, pc}
 800c26e:	bf00      	nop
 800c270:	20000034 	.word	0x20000034

0800c274 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b086      	sub	sp, #24
 800c278:	af00      	add	r7, sp, #0
 800c27a:	60f8      	str	r0, [r7, #12]
 800c27c:	607a      	str	r2, [r7, #4]
 800c27e:	461a      	mov	r2, r3
 800c280:	460b      	mov	r3, r1
 800c282:	817b      	strh	r3, [r7, #10]
 800c284:	4613      	mov	r3, r2
 800c286:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	799b      	ldrb	r3, [r3, #6]
 800c28c:	b2db      	uxtb	r3, r3
 800c28e:	2b01      	cmp	r3, #1
 800c290:	d14a      	bne.n	800c328 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	795b      	ldrb	r3, [r3, #5]
 800c296:	2b01      	cmp	r3, #1
 800c298:	d101      	bne.n	800c29e <HAL_SUBGHZ_WriteRegisters+0x2a>
 800c29a:	2302      	movs	r3, #2
 800c29c:	e045      	b.n	800c32a <HAL_SUBGHZ_WriteRegisters+0xb6>
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	2201      	movs	r2, #1
 800c2a2:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	2202      	movs	r2, #2
 800c2a8:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800c2aa:	68f8      	ldr	r0, [r7, #12]
 800c2ac:	f000 fb4c 	bl	800c948 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800c2b0:	f7ff ff0c 	bl	800c0cc <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 800c2b4:	210d      	movs	r1, #13
 800c2b6:	68f8      	ldr	r0, [r7, #12]
 800c2b8:	f000 fa98 	bl	800c7ec <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800c2bc:	897b      	ldrh	r3, [r7, #10]
 800c2be:	0a1b      	lsrs	r3, r3, #8
 800c2c0:	b29b      	uxth	r3, r3
 800c2c2:	b2db      	uxtb	r3, r3
 800c2c4:	4619      	mov	r1, r3
 800c2c6:	68f8      	ldr	r0, [r7, #12]
 800c2c8:	f000 fa90 	bl	800c7ec <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800c2cc:	897b      	ldrh	r3, [r7, #10]
 800c2ce:	b2db      	uxtb	r3, r3
 800c2d0:	4619      	mov	r1, r3
 800c2d2:	68f8      	ldr	r0, [r7, #12]
 800c2d4:	f000 fa8a 	bl	800c7ec <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800c2d8:	2300      	movs	r3, #0
 800c2da:	82bb      	strh	r3, [r7, #20]
 800c2dc:	e00a      	b.n	800c2f4 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800c2de:	8abb      	ldrh	r3, [r7, #20]
 800c2e0:	687a      	ldr	r2, [r7, #4]
 800c2e2:	4413      	add	r3, r2
 800c2e4:	781b      	ldrb	r3, [r3, #0]
 800c2e6:	4619      	mov	r1, r3
 800c2e8:	68f8      	ldr	r0, [r7, #12]
 800c2ea:	f000 fa7f 	bl	800c7ec <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800c2ee:	8abb      	ldrh	r3, [r7, #20]
 800c2f0:	3301      	adds	r3, #1
 800c2f2:	82bb      	strh	r3, [r7, #20]
 800c2f4:	8aba      	ldrh	r2, [r7, #20]
 800c2f6:	893b      	ldrh	r3, [r7, #8]
 800c2f8:	429a      	cmp	r2, r3
 800c2fa:	d3f0      	bcc.n	800c2de <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800c2fc:	f7ff fed6 	bl	800c0ac <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800c300:	68f8      	ldr	r0, [r7, #12]
 800c302:	f000 fb39 	bl	800c978 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	689b      	ldr	r3, [r3, #8]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d002      	beq.n	800c314 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 800c30e:	2301      	movs	r3, #1
 800c310:	75fb      	strb	r3, [r7, #23]
 800c312:	e001      	b.n	800c318 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 800c314:	2300      	movs	r3, #0
 800c316:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	2201      	movs	r2, #1
 800c31c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	2200      	movs	r2, #0
 800c322:	715a      	strb	r2, [r3, #5]

    return status;
 800c324:	7dfb      	ldrb	r3, [r7, #23]
 800c326:	e000      	b.n	800c32a <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800c328:	2302      	movs	r3, #2
  }
}
 800c32a:	4618      	mov	r0, r3
 800c32c:	3718      	adds	r7, #24
 800c32e:	46bd      	mov	sp, r7
 800c330:	bd80      	pop	{r7, pc}

0800c332 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 800c332:	b580      	push	{r7, lr}
 800c334:	b088      	sub	sp, #32
 800c336:	af00      	add	r7, sp, #0
 800c338:	60f8      	str	r0, [r7, #12]
 800c33a:	607a      	str	r2, [r7, #4]
 800c33c:	461a      	mov	r2, r3
 800c33e:	460b      	mov	r3, r1
 800c340:	817b      	strh	r3, [r7, #10]
 800c342:	4613      	mov	r3, r2
 800c344:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	799b      	ldrb	r3, [r3, #6]
 800c34e:	b2db      	uxtb	r3, r3
 800c350:	2b01      	cmp	r3, #1
 800c352:	d14a      	bne.n	800c3ea <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	795b      	ldrb	r3, [r3, #5]
 800c358:	2b01      	cmp	r3, #1
 800c35a:	d101      	bne.n	800c360 <HAL_SUBGHZ_ReadRegisters+0x2e>
 800c35c:	2302      	movs	r3, #2
 800c35e:	e045      	b.n	800c3ec <HAL_SUBGHZ_ReadRegisters+0xba>
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	2201      	movs	r2, #1
 800c364:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800c366:	68f8      	ldr	r0, [r7, #12]
 800c368:	f000 faee 	bl	800c948 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800c36c:	f7ff feae 	bl	800c0cc <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 800c370:	211d      	movs	r1, #29
 800c372:	68f8      	ldr	r0, [r7, #12]
 800c374:	f000 fa3a 	bl	800c7ec <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800c378:	897b      	ldrh	r3, [r7, #10]
 800c37a:	0a1b      	lsrs	r3, r3, #8
 800c37c:	b29b      	uxth	r3, r3
 800c37e:	b2db      	uxtb	r3, r3
 800c380:	4619      	mov	r1, r3
 800c382:	68f8      	ldr	r0, [r7, #12]
 800c384:	f000 fa32 	bl	800c7ec <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800c388:	897b      	ldrh	r3, [r7, #10]
 800c38a:	b2db      	uxtb	r3, r3
 800c38c:	4619      	mov	r1, r3
 800c38e:	68f8      	ldr	r0, [r7, #12]
 800c390:	f000 fa2c 	bl	800c7ec <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 800c394:	2100      	movs	r1, #0
 800c396:	68f8      	ldr	r0, [r7, #12]
 800c398:	f000 fa28 	bl	800c7ec <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800c39c:	2300      	movs	r3, #0
 800c39e:	82fb      	strh	r3, [r7, #22]
 800c3a0:	e009      	b.n	800c3b6 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800c3a2:	69b9      	ldr	r1, [r7, #24]
 800c3a4:	68f8      	ldr	r0, [r7, #12]
 800c3a6:	f000 fa77 	bl	800c898 <SUBGHZSPI_Receive>
      pData++;
 800c3aa:	69bb      	ldr	r3, [r7, #24]
 800c3ac:	3301      	adds	r3, #1
 800c3ae:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800c3b0:	8afb      	ldrh	r3, [r7, #22]
 800c3b2:	3301      	adds	r3, #1
 800c3b4:	82fb      	strh	r3, [r7, #22]
 800c3b6:	8afa      	ldrh	r2, [r7, #22]
 800c3b8:	893b      	ldrh	r3, [r7, #8]
 800c3ba:	429a      	cmp	r2, r3
 800c3bc:	d3f1      	bcc.n	800c3a2 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800c3be:	f7ff fe75 	bl	800c0ac <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800c3c2:	68f8      	ldr	r0, [r7, #12]
 800c3c4:	f000 fad8 	bl	800c978 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	689b      	ldr	r3, [r3, #8]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d002      	beq.n	800c3d6 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 800c3d0:	2301      	movs	r3, #1
 800c3d2:	77fb      	strb	r3, [r7, #31]
 800c3d4:	e001      	b.n	800c3da <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	2201      	movs	r2, #1
 800c3de:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	715a      	strb	r2, [r3, #5]

    return status;
 800c3e6:	7ffb      	ldrb	r3, [r7, #31]
 800c3e8:	e000      	b.n	800c3ec <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 800c3ea:	2302      	movs	r3, #2
  }
}
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	3720      	adds	r7, #32
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	bd80      	pop	{r7, pc}

0800c3f4 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b086      	sub	sp, #24
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	60f8      	str	r0, [r7, #12]
 800c3fc:	607a      	str	r2, [r7, #4]
 800c3fe:	461a      	mov	r2, r3
 800c400:	460b      	mov	r3, r1
 800c402:	72fb      	strb	r3, [r7, #11]
 800c404:	4613      	mov	r3, r2
 800c406:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	799b      	ldrb	r3, [r3, #6]
 800c40c:	b2db      	uxtb	r3, r3
 800c40e:	2b01      	cmp	r3, #1
 800c410:	d14a      	bne.n	800c4a8 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	795b      	ldrb	r3, [r3, #5]
 800c416:	2b01      	cmp	r3, #1
 800c418:	d101      	bne.n	800c41e <HAL_SUBGHZ_ExecSetCmd+0x2a>
 800c41a:	2302      	movs	r3, #2
 800c41c:	e045      	b.n	800c4aa <HAL_SUBGHZ_ExecSetCmd+0xb6>
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	2201      	movs	r2, #1
 800c422:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800c424:	68f8      	ldr	r0, [r7, #12]
 800c426:	f000 fa8f 	bl	800c948 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 800c42a:	7afb      	ldrb	r3, [r7, #11]
 800c42c:	2b84      	cmp	r3, #132	; 0x84
 800c42e:	d002      	beq.n	800c436 <HAL_SUBGHZ_ExecSetCmd+0x42>
 800c430:	7afb      	ldrb	r3, [r7, #11]
 800c432:	2b94      	cmp	r3, #148	; 0x94
 800c434:	d103      	bne.n	800c43e <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	2201      	movs	r2, #1
 800c43a:	711a      	strb	r2, [r3, #4]
 800c43c:	e002      	b.n	800c444 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	2200      	movs	r2, #0
 800c442:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800c444:	f7ff fe42 	bl	800c0cc <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800c448:	7afb      	ldrb	r3, [r7, #11]
 800c44a:	4619      	mov	r1, r3
 800c44c:	68f8      	ldr	r0, [r7, #12]
 800c44e:	f000 f9cd 	bl	800c7ec <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800c452:	2300      	movs	r3, #0
 800c454:	82bb      	strh	r3, [r7, #20]
 800c456:	e00a      	b.n	800c46e <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800c458:	8abb      	ldrh	r3, [r7, #20]
 800c45a:	687a      	ldr	r2, [r7, #4]
 800c45c:	4413      	add	r3, r2
 800c45e:	781b      	ldrb	r3, [r3, #0]
 800c460:	4619      	mov	r1, r3
 800c462:	68f8      	ldr	r0, [r7, #12]
 800c464:	f000 f9c2 	bl	800c7ec <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800c468:	8abb      	ldrh	r3, [r7, #20]
 800c46a:	3301      	adds	r3, #1
 800c46c:	82bb      	strh	r3, [r7, #20]
 800c46e:	8aba      	ldrh	r2, [r7, #20]
 800c470:	893b      	ldrh	r3, [r7, #8]
 800c472:	429a      	cmp	r2, r3
 800c474:	d3f0      	bcc.n	800c458 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800c476:	f7ff fe19 	bl	800c0ac <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 800c47a:	7afb      	ldrb	r3, [r7, #11]
 800c47c:	2b84      	cmp	r3, #132	; 0x84
 800c47e:	d002      	beq.n	800c486 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 800c480:	68f8      	ldr	r0, [r7, #12]
 800c482:	f000 fa79 	bl	800c978 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	689b      	ldr	r3, [r3, #8]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d002      	beq.n	800c494 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 800c48e:	2301      	movs	r3, #1
 800c490:	75fb      	strb	r3, [r7, #23]
 800c492:	e001      	b.n	800c498 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 800c494:	2300      	movs	r3, #0
 800c496:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	2201      	movs	r2, #1
 800c49c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	715a      	strb	r2, [r3, #5]

    return status;
 800c4a4:	7dfb      	ldrb	r3, [r7, #23]
 800c4a6:	e000      	b.n	800c4aa <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800c4a8:	2302      	movs	r3, #2
  }
}
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	3718      	adds	r7, #24
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bd80      	pop	{r7, pc}

0800c4b2 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800c4b2:	b580      	push	{r7, lr}
 800c4b4:	b088      	sub	sp, #32
 800c4b6:	af00      	add	r7, sp, #0
 800c4b8:	60f8      	str	r0, [r7, #12]
 800c4ba:	607a      	str	r2, [r7, #4]
 800c4bc:	461a      	mov	r2, r3
 800c4be:	460b      	mov	r3, r1
 800c4c0:	72fb      	strb	r3, [r7, #11]
 800c4c2:	4613      	mov	r3, r2
 800c4c4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	799b      	ldrb	r3, [r3, #6]
 800c4ce:	b2db      	uxtb	r3, r3
 800c4d0:	2b01      	cmp	r3, #1
 800c4d2:	d13d      	bne.n	800c550 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	795b      	ldrb	r3, [r3, #5]
 800c4d8:	2b01      	cmp	r3, #1
 800c4da:	d101      	bne.n	800c4e0 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 800c4dc:	2302      	movs	r3, #2
 800c4de:	e038      	b.n	800c552 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	2201      	movs	r2, #1
 800c4e4:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800c4e6:	68f8      	ldr	r0, [r7, #12]
 800c4e8:	f000 fa2e 	bl	800c948 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800c4ec:	f7ff fdee 	bl	800c0cc <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800c4f0:	7afb      	ldrb	r3, [r7, #11]
 800c4f2:	4619      	mov	r1, r3
 800c4f4:	68f8      	ldr	r0, [r7, #12]
 800c4f6:	f000 f979 	bl	800c7ec <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800c4fa:	2100      	movs	r1, #0
 800c4fc:	68f8      	ldr	r0, [r7, #12]
 800c4fe:	f000 f975 	bl	800c7ec <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800c502:	2300      	movs	r3, #0
 800c504:	82fb      	strh	r3, [r7, #22]
 800c506:	e009      	b.n	800c51c <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800c508:	69b9      	ldr	r1, [r7, #24]
 800c50a:	68f8      	ldr	r0, [r7, #12]
 800c50c:	f000 f9c4 	bl	800c898 <SUBGHZSPI_Receive>
      pData++;
 800c510:	69bb      	ldr	r3, [r7, #24]
 800c512:	3301      	adds	r3, #1
 800c514:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800c516:	8afb      	ldrh	r3, [r7, #22]
 800c518:	3301      	adds	r3, #1
 800c51a:	82fb      	strh	r3, [r7, #22]
 800c51c:	8afa      	ldrh	r2, [r7, #22]
 800c51e:	893b      	ldrh	r3, [r7, #8]
 800c520:	429a      	cmp	r2, r3
 800c522:	d3f1      	bcc.n	800c508 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800c524:	f7ff fdc2 	bl	800c0ac <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800c528:	68f8      	ldr	r0, [r7, #12]
 800c52a:	f000 fa25 	bl	800c978 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	689b      	ldr	r3, [r3, #8]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d002      	beq.n	800c53c <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 800c536:	2301      	movs	r3, #1
 800c538:	77fb      	strb	r3, [r7, #31]
 800c53a:	e001      	b.n	800c540 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 800c53c:	2300      	movs	r3, #0
 800c53e:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	2201      	movs	r2, #1
 800c544:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	2200      	movs	r2, #0
 800c54a:	715a      	strb	r2, [r3, #5]

    return status;
 800c54c:	7ffb      	ldrb	r3, [r7, #31]
 800c54e:	e000      	b.n	800c552 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800c550:	2302      	movs	r3, #2
  }
}
 800c552:	4618      	mov	r0, r3
 800c554:	3720      	adds	r7, #32
 800c556:	46bd      	mov	sp, r7
 800c558:	bd80      	pop	{r7, pc}

0800c55a <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 800c55a:	b580      	push	{r7, lr}
 800c55c:	b086      	sub	sp, #24
 800c55e:	af00      	add	r7, sp, #0
 800c560:	60f8      	str	r0, [r7, #12]
 800c562:	607a      	str	r2, [r7, #4]
 800c564:	461a      	mov	r2, r3
 800c566:	460b      	mov	r3, r1
 800c568:	72fb      	strb	r3, [r7, #11]
 800c56a:	4613      	mov	r3, r2
 800c56c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	799b      	ldrb	r3, [r3, #6]
 800c572:	b2db      	uxtb	r3, r3
 800c574:	2b01      	cmp	r3, #1
 800c576:	d13e      	bne.n	800c5f6 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	795b      	ldrb	r3, [r3, #5]
 800c57c:	2b01      	cmp	r3, #1
 800c57e:	d101      	bne.n	800c584 <HAL_SUBGHZ_WriteBuffer+0x2a>
 800c580:	2302      	movs	r3, #2
 800c582:	e039      	b.n	800c5f8 <HAL_SUBGHZ_WriteBuffer+0x9e>
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	2201      	movs	r2, #1
 800c588:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800c58a:	68f8      	ldr	r0, [r7, #12]
 800c58c:	f000 f9dc 	bl	800c948 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800c590:	f7ff fd9c 	bl	800c0cc <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 800c594:	210e      	movs	r1, #14
 800c596:	68f8      	ldr	r0, [r7, #12]
 800c598:	f000 f928 	bl	800c7ec <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800c59c:	7afb      	ldrb	r3, [r7, #11]
 800c59e:	4619      	mov	r1, r3
 800c5a0:	68f8      	ldr	r0, [r7, #12]
 800c5a2:	f000 f923 	bl	800c7ec <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	82bb      	strh	r3, [r7, #20]
 800c5aa:	e00a      	b.n	800c5c2 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800c5ac:	8abb      	ldrh	r3, [r7, #20]
 800c5ae:	687a      	ldr	r2, [r7, #4]
 800c5b0:	4413      	add	r3, r2
 800c5b2:	781b      	ldrb	r3, [r3, #0]
 800c5b4:	4619      	mov	r1, r3
 800c5b6:	68f8      	ldr	r0, [r7, #12]
 800c5b8:	f000 f918 	bl	800c7ec <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800c5bc:	8abb      	ldrh	r3, [r7, #20]
 800c5be:	3301      	adds	r3, #1
 800c5c0:	82bb      	strh	r3, [r7, #20]
 800c5c2:	8aba      	ldrh	r2, [r7, #20]
 800c5c4:	893b      	ldrh	r3, [r7, #8]
 800c5c6:	429a      	cmp	r2, r3
 800c5c8:	d3f0      	bcc.n	800c5ac <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800c5ca:	f7ff fd6f 	bl	800c0ac <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800c5ce:	68f8      	ldr	r0, [r7, #12]
 800c5d0:	f000 f9d2 	bl	800c978 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	689b      	ldr	r3, [r3, #8]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d002      	beq.n	800c5e2 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 800c5dc:	2301      	movs	r3, #1
 800c5de:	75fb      	strb	r3, [r7, #23]
 800c5e0:	e001      	b.n	800c5e6 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	2201      	movs	r2, #1
 800c5ea:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	2200      	movs	r2, #0
 800c5f0:	715a      	strb	r2, [r3, #5]

    return status;
 800c5f2:	7dfb      	ldrb	r3, [r7, #23]
 800c5f4:	e000      	b.n	800c5f8 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800c5f6:	2302      	movs	r3, #2
  }
}
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	3718      	adds	r7, #24
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	bd80      	pop	{r7, pc}

0800c600 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800c600:	b580      	push	{r7, lr}
 800c602:	b088      	sub	sp, #32
 800c604:	af00      	add	r7, sp, #0
 800c606:	60f8      	str	r0, [r7, #12]
 800c608:	607a      	str	r2, [r7, #4]
 800c60a:	461a      	mov	r2, r3
 800c60c:	460b      	mov	r3, r1
 800c60e:	72fb      	strb	r3, [r7, #11]
 800c610:	4613      	mov	r3, r2
 800c612:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	799b      	ldrb	r3, [r3, #6]
 800c61c:	b2db      	uxtb	r3, r3
 800c61e:	2b01      	cmp	r3, #1
 800c620:	d141      	bne.n	800c6a6 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	795b      	ldrb	r3, [r3, #5]
 800c626:	2b01      	cmp	r3, #1
 800c628:	d101      	bne.n	800c62e <HAL_SUBGHZ_ReadBuffer+0x2e>
 800c62a:	2302      	movs	r3, #2
 800c62c:	e03c      	b.n	800c6a8 <HAL_SUBGHZ_ReadBuffer+0xa8>
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	2201      	movs	r2, #1
 800c632:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800c634:	68f8      	ldr	r0, [r7, #12]
 800c636:	f000 f987 	bl	800c948 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800c63a:	f7ff fd47 	bl	800c0cc <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 800c63e:	211e      	movs	r1, #30
 800c640:	68f8      	ldr	r0, [r7, #12]
 800c642:	f000 f8d3 	bl	800c7ec <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800c646:	7afb      	ldrb	r3, [r7, #11]
 800c648:	4619      	mov	r1, r3
 800c64a:	68f8      	ldr	r0, [r7, #12]
 800c64c:	f000 f8ce 	bl	800c7ec <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800c650:	2100      	movs	r1, #0
 800c652:	68f8      	ldr	r0, [r7, #12]
 800c654:	f000 f8ca 	bl	800c7ec <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800c658:	2300      	movs	r3, #0
 800c65a:	82fb      	strh	r3, [r7, #22]
 800c65c:	e009      	b.n	800c672 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800c65e:	69b9      	ldr	r1, [r7, #24]
 800c660:	68f8      	ldr	r0, [r7, #12]
 800c662:	f000 f919 	bl	800c898 <SUBGHZSPI_Receive>
      pData++;
 800c666:	69bb      	ldr	r3, [r7, #24]
 800c668:	3301      	adds	r3, #1
 800c66a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800c66c:	8afb      	ldrh	r3, [r7, #22]
 800c66e:	3301      	adds	r3, #1
 800c670:	82fb      	strh	r3, [r7, #22]
 800c672:	8afa      	ldrh	r2, [r7, #22]
 800c674:	893b      	ldrh	r3, [r7, #8]
 800c676:	429a      	cmp	r2, r3
 800c678:	d3f1      	bcc.n	800c65e <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800c67a:	f7ff fd17 	bl	800c0ac <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800c67e:	68f8      	ldr	r0, [r7, #12]
 800c680:	f000 f97a 	bl	800c978 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	689b      	ldr	r3, [r3, #8]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d002      	beq.n	800c692 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 800c68c:	2301      	movs	r3, #1
 800c68e:	77fb      	strb	r3, [r7, #31]
 800c690:	e001      	b.n	800c696 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 800c692:	2300      	movs	r3, #0
 800c694:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	2201      	movs	r2, #1
 800c69a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	2200      	movs	r2, #0
 800c6a0:	715a      	strb	r2, [r3, #5]

    return status;
 800c6a2:	7ffb      	ldrb	r3, [r7, #31]
 800c6a4:	e000      	b.n	800c6a8 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800c6a6:	2302      	movs	r3, #2
  }
}
 800c6a8:	4618      	mov	r0, r3
 800c6aa:	3720      	adds	r7, #32
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	bd80      	pop	{r7, pc}

0800c6b0 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b084      	sub	sp, #16
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 800c6bc:	f107 020c 	add.w	r2, r7, #12
 800c6c0:	2302      	movs	r3, #2
 800c6c2:	2112      	movs	r1, #18
 800c6c4:	6878      	ldr	r0, [r7, #4]
 800c6c6:	f7ff fef4 	bl	800c4b2 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 800c6ca:	7b3b      	ldrb	r3, [r7, #12]
 800c6cc:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 800c6ce:	89fb      	ldrh	r3, [r7, #14]
 800c6d0:	021b      	lsls	r3, r3, #8
 800c6d2:	b21a      	sxth	r2, r3
 800c6d4:	7b7b      	ldrb	r3, [r7, #13]
 800c6d6:	b21b      	sxth	r3, r3
 800c6d8:	4313      	orrs	r3, r2
 800c6da:	b21b      	sxth	r3, r3
 800c6dc:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800c6de:	89fb      	ldrh	r3, [r7, #14]
 800c6e0:	f003 0301 	and.w	r3, r3, #1
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d002      	beq.n	800c6ee <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800c6e8:	6878      	ldr	r0, [r7, #4]
 800c6ea:	f012 fdfb 	bl	801f2e4 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 800c6ee:	89fb      	ldrh	r3, [r7, #14]
 800c6f0:	085b      	lsrs	r3, r3, #1
 800c6f2:	f003 0301 	and.w	r3, r3, #1
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d002      	beq.n	800c700 <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 800c6fa:	6878      	ldr	r0, [r7, #4]
 800c6fc:	f012 fe00 	bl	801f300 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 800c700:	89fb      	ldrh	r3, [r7, #14]
 800c702:	089b      	lsrs	r3, r3, #2
 800c704:	f003 0301 	and.w	r3, r3, #1
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d002      	beq.n	800c712 <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 800c70c:	6878      	ldr	r0, [r7, #4]
 800c70e:	f012 fe4f 	bl	801f3b0 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 800c712:	89fb      	ldrh	r3, [r7, #14]
 800c714:	08db      	lsrs	r3, r3, #3
 800c716:	f003 0301 	and.w	r3, r3, #1
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d002      	beq.n	800c724 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 800c71e:	6878      	ldr	r0, [r7, #4]
 800c720:	f012 fe54 	bl	801f3cc <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 800c724:	89fb      	ldrh	r3, [r7, #14]
 800c726:	091b      	lsrs	r3, r3, #4
 800c728:	f003 0301 	and.w	r3, r3, #1
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d002      	beq.n	800c736 <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 800c730:	6878      	ldr	r0, [r7, #4]
 800c732:	f012 fe59 	bl	801f3e8 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 800c736:	89fb      	ldrh	r3, [r7, #14]
 800c738:	095b      	lsrs	r3, r3, #5
 800c73a:	f003 0301 	and.w	r3, r3, #1
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d002      	beq.n	800c748 <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 800c742:	6878      	ldr	r0, [r7, #4]
 800c744:	f012 fe26 	bl	801f394 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 800c748:	89fb      	ldrh	r3, [r7, #14]
 800c74a:	099b      	lsrs	r3, r3, #6
 800c74c:	f003 0301 	and.w	r3, r3, #1
 800c750:	2b00      	cmp	r3, #0
 800c752:	d002      	beq.n	800c75a <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	f012 fde1 	bl	801f31c <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 800c75a:	89fb      	ldrh	r3, [r7, #14]
 800c75c:	09db      	lsrs	r3, r3, #7
 800c75e:	f003 0301 	and.w	r3, r3, #1
 800c762:	2b00      	cmp	r3, #0
 800c764:	d00e      	beq.n	800c784 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800c766:	89fb      	ldrh	r3, [r7, #14]
 800c768:	0a1b      	lsrs	r3, r3, #8
 800c76a:	f003 0301 	and.w	r3, r3, #1
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d004      	beq.n	800c77c <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 800c772:	2101      	movs	r1, #1
 800c774:	6878      	ldr	r0, [r7, #4]
 800c776:	f012 fddf 	bl	801f338 <HAL_SUBGHZ_CADStatusCallback>
 800c77a:	e003      	b.n	800c784 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 800c77c:	2100      	movs	r1, #0
 800c77e:	6878      	ldr	r0, [r7, #4]
 800c780:	f012 fdda 	bl	801f338 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 800c784:	89fb      	ldrh	r3, [r7, #14]
 800c786:	0a5b      	lsrs	r3, r3, #9
 800c788:	f003 0301 	and.w	r3, r3, #1
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d002      	beq.n	800c796 <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 800c790:	6878      	ldr	r0, [r7, #4]
 800c792:	f012 fdef 	bl	801f374 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 800c796:	f107 020c 	add.w	r2, r7, #12
 800c79a:	2302      	movs	r3, #2
 800c79c:	2102      	movs	r1, #2
 800c79e:	6878      	ldr	r0, [r7, #4]
 800c7a0:	f7ff fe28 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 800c7a4:	bf00      	nop
 800c7a6:	3710      	adds	r7, #16
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	bd80      	pop	{r7, pc}

0800c7ac <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 800c7ac:	b480      	push	{r7}
 800c7ae:	b083      	sub	sp, #12
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800c7b4:	4b0c      	ldr	r3, [pc, #48]	; (800c7e8 <SUBGHZSPI_Init+0x3c>)
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	4a0b      	ldr	r2, [pc, #44]	; (800c7e8 <SUBGHZSPI_Init+0x3c>)
 800c7ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c7be:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800c7c0:	4a09      	ldr	r2, [pc, #36]	; (800c7e8 <SUBGHZSPI_Init+0x3c>)
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 800c7c8:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800c7ca:	4b07      	ldr	r3, [pc, #28]	; (800c7e8 <SUBGHZSPI_Init+0x3c>)
 800c7cc:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 800c7d0:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800c7d2:	4b05      	ldr	r3, [pc, #20]	; (800c7e8 <SUBGHZSPI_Init+0x3c>)
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	4a04      	ldr	r2, [pc, #16]	; (800c7e8 <SUBGHZSPI_Init+0x3c>)
 800c7d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c7dc:	6013      	str	r3, [r2, #0]
}
 800c7de:	bf00      	nop
 800c7e0:	370c      	adds	r7, #12
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	bc80      	pop	{r7}
 800c7e6:	4770      	bx	lr
 800c7e8:	58010000 	.word	0x58010000

0800c7ec <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 800c7ec:	b480      	push	{r7}
 800c7ee:	b087      	sub	sp, #28
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
 800c7f4:	460b      	mov	r3, r1
 800c7f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800c7fc:	4b23      	ldr	r3, [pc, #140]	; (800c88c <SUBGHZSPI_Transmit+0xa0>)
 800c7fe:	681a      	ldr	r2, [r3, #0]
 800c800:	4613      	mov	r3, r2
 800c802:	00db      	lsls	r3, r3, #3
 800c804:	1a9b      	subs	r3, r3, r2
 800c806:	009b      	lsls	r3, r3, #2
 800c808:	0cdb      	lsrs	r3, r3, #19
 800c80a:	2264      	movs	r2, #100	; 0x64
 800c80c:	fb02 f303 	mul.w	r3, r2, r3
 800c810:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d105      	bne.n	800c824 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 800c818:	2301      	movs	r3, #1
 800c81a:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	2201      	movs	r2, #1
 800c820:	609a      	str	r2, [r3, #8]
      break;
 800c822:	e008      	b.n	800c836 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	3b01      	subs	r3, #1
 800c828:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800c82a:	4b19      	ldr	r3, [pc, #100]	; (800c890 <SUBGHZSPI_Transmit+0xa4>)
 800c82c:	689b      	ldr	r3, [r3, #8]
 800c82e:	f003 0302 	and.w	r3, r3, #2
 800c832:	2b02      	cmp	r3, #2
 800c834:	d1ed      	bne.n	800c812 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800c836:	4b17      	ldr	r3, [pc, #92]	; (800c894 <SUBGHZSPI_Transmit+0xa8>)
 800c838:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 800c83a:	693b      	ldr	r3, [r7, #16]
 800c83c:	78fa      	ldrb	r2, [r7, #3]
 800c83e:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800c840:	4b12      	ldr	r3, [pc, #72]	; (800c88c <SUBGHZSPI_Transmit+0xa0>)
 800c842:	681a      	ldr	r2, [r3, #0]
 800c844:	4613      	mov	r3, r2
 800c846:	00db      	lsls	r3, r3, #3
 800c848:	1a9b      	subs	r3, r3, r2
 800c84a:	009b      	lsls	r3, r3, #2
 800c84c:	0cdb      	lsrs	r3, r3, #19
 800c84e:	2264      	movs	r2, #100	; 0x64
 800c850:	fb02 f303 	mul.w	r3, r2, r3
 800c854:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d105      	bne.n	800c868 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 800c85c:	2301      	movs	r3, #1
 800c85e:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	2201      	movs	r2, #1
 800c864:	609a      	str	r2, [r3, #8]
      break;
 800c866:	e008      	b.n	800c87a <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	3b01      	subs	r3, #1
 800c86c:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800c86e:	4b08      	ldr	r3, [pc, #32]	; (800c890 <SUBGHZSPI_Transmit+0xa4>)
 800c870:	689b      	ldr	r3, [r3, #8]
 800c872:	f003 0301 	and.w	r3, r3, #1
 800c876:	2b01      	cmp	r3, #1
 800c878:	d1ed      	bne.n	800c856 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800c87a:	4b05      	ldr	r3, [pc, #20]	; (800c890 <SUBGHZSPI_Transmit+0xa4>)
 800c87c:	68db      	ldr	r3, [r3, #12]

  return status;
 800c87e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c880:	4618      	mov	r0, r3
 800c882:	371c      	adds	r7, #28
 800c884:	46bd      	mov	sp, r7
 800c886:	bc80      	pop	{r7}
 800c888:	4770      	bx	lr
 800c88a:	bf00      	nop
 800c88c:	20000034 	.word	0x20000034
 800c890:	58010000 	.word	0x58010000
 800c894:	5801000c 	.word	0x5801000c

0800c898 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 800c898:	b480      	push	{r7}
 800c89a:	b087      	sub	sp, #28
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	6078      	str	r0, [r7, #4]
 800c8a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800c8a6:	4b25      	ldr	r3, [pc, #148]	; (800c93c <SUBGHZSPI_Receive+0xa4>)
 800c8a8:	681a      	ldr	r2, [r3, #0]
 800c8aa:	4613      	mov	r3, r2
 800c8ac:	00db      	lsls	r3, r3, #3
 800c8ae:	1a9b      	subs	r3, r3, r2
 800c8b0:	009b      	lsls	r3, r3, #2
 800c8b2:	0cdb      	lsrs	r3, r3, #19
 800c8b4:	2264      	movs	r2, #100	; 0x64
 800c8b6:	fb02 f303 	mul.w	r3, r2, r3
 800c8ba:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d105      	bne.n	800c8ce <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800c8c2:	2301      	movs	r3, #1
 800c8c4:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	2201      	movs	r2, #1
 800c8ca:	609a      	str	r2, [r3, #8]
      break;
 800c8cc:	e008      	b.n	800c8e0 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	3b01      	subs	r3, #1
 800c8d2:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800c8d4:	4b1a      	ldr	r3, [pc, #104]	; (800c940 <SUBGHZSPI_Receive+0xa8>)
 800c8d6:	689b      	ldr	r3, [r3, #8]
 800c8d8:	f003 0302 	and.w	r3, r3, #2
 800c8dc:	2b02      	cmp	r3, #2
 800c8de:	d1ed      	bne.n	800c8bc <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800c8e0:	4b18      	ldr	r3, [pc, #96]	; (800c944 <SUBGHZSPI_Receive+0xac>)
 800c8e2:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 800c8e4:	693b      	ldr	r3, [r7, #16]
 800c8e6:	22ff      	movs	r2, #255	; 0xff
 800c8e8:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800c8ea:	4b14      	ldr	r3, [pc, #80]	; (800c93c <SUBGHZSPI_Receive+0xa4>)
 800c8ec:	681a      	ldr	r2, [r3, #0]
 800c8ee:	4613      	mov	r3, r2
 800c8f0:	00db      	lsls	r3, r3, #3
 800c8f2:	1a9b      	subs	r3, r3, r2
 800c8f4:	009b      	lsls	r3, r3, #2
 800c8f6:	0cdb      	lsrs	r3, r3, #19
 800c8f8:	2264      	movs	r2, #100	; 0x64
 800c8fa:	fb02 f303 	mul.w	r3, r2, r3
 800c8fe:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d105      	bne.n	800c912 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 800c906:	2301      	movs	r3, #1
 800c908:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	2201      	movs	r2, #1
 800c90e:	609a      	str	r2, [r3, #8]
      break;
 800c910:	e008      	b.n	800c924 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	3b01      	subs	r3, #1
 800c916:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800c918:	4b09      	ldr	r3, [pc, #36]	; (800c940 <SUBGHZSPI_Receive+0xa8>)
 800c91a:	689b      	ldr	r3, [r3, #8]
 800c91c:	f003 0301 	and.w	r3, r3, #1
 800c920:	2b01      	cmp	r3, #1
 800c922:	d1ed      	bne.n	800c900 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 800c924:	4b06      	ldr	r3, [pc, #24]	; (800c940 <SUBGHZSPI_Receive+0xa8>)
 800c926:	68db      	ldr	r3, [r3, #12]
 800c928:	b2da      	uxtb	r2, r3
 800c92a:	683b      	ldr	r3, [r7, #0]
 800c92c:	701a      	strb	r2, [r3, #0]

  return status;
 800c92e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c930:	4618      	mov	r0, r3
 800c932:	371c      	adds	r7, #28
 800c934:	46bd      	mov	sp, r7
 800c936:	bc80      	pop	{r7}
 800c938:	4770      	bx	lr
 800c93a:	bf00      	nop
 800c93c:	20000034 	.word	0x20000034
 800c940:	58010000 	.word	0x58010000
 800c944:	5801000c 	.word	0x5801000c

0800c948 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b082      	sub	sp, #8
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	791b      	ldrb	r3, [r3, #4]
 800c954:	2b01      	cmp	r3, #1
 800c956:	d106      	bne.n	800c966 <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800c958:	f7ff fbb8 	bl	800c0cc <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 800c95c:	2001      	movs	r0, #1
 800c95e:	f7f8 fcd8 	bl	8005312 <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800c962:	f7ff fba3 	bl	800c0ac <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800c966:	6878      	ldr	r0, [r7, #4]
 800c968:	f000 f806 	bl	800c978 <SUBGHZ_WaitOnBusy>
 800c96c:	4603      	mov	r3, r0
}
 800c96e:	4618      	mov	r0, r3
 800c970:	3708      	adds	r7, #8
 800c972:	46bd      	mov	sp, r7
 800c974:	bd80      	pop	{r7, pc}
	...

0800c978 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 800c978:	b580      	push	{r7, lr}
 800c97a:	b086      	sub	sp, #24
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 800c980:	2300      	movs	r3, #0
 800c982:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 800c984:	4b12      	ldr	r3, [pc, #72]	; (800c9d0 <SUBGHZ_WaitOnBusy+0x58>)
 800c986:	681a      	ldr	r2, [r3, #0]
 800c988:	4613      	mov	r3, r2
 800c98a:	005b      	lsls	r3, r3, #1
 800c98c:	4413      	add	r3, r2
 800c98e:	00db      	lsls	r3, r3, #3
 800c990:	0d1b      	lsrs	r3, r3, #20
 800c992:	2264      	movs	r2, #100	; 0x64
 800c994:	fb02 f303 	mul.w	r3, r2, r3
 800c998:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800c99a:	f7ff fbc5 	bl	800c128 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800c99e:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d105      	bne.n	800c9b2 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800c9a6:	2301      	movs	r3, #1
 800c9a8:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	2202      	movs	r2, #2
 800c9ae:	609a      	str	r2, [r3, #8]
      break;
 800c9b0:	e009      	b.n	800c9c6 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	3b01      	subs	r3, #1
 800c9b6:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800c9b8:	f7ff fba4 	bl	800c104 <LL_PWR_IsActiveFlag_RFBUSYS>
 800c9bc:	4602      	mov	r2, r0
 800c9be:	693b      	ldr	r3, [r7, #16]
 800c9c0:	4013      	ands	r3, r2
 800c9c2:	2b01      	cmp	r3, #1
 800c9c4:	d0e9      	beq.n	800c99a <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800c9c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	3718      	adds	r7, #24
 800c9cc:	46bd      	mov	sp, r7
 800c9ce:	bd80      	pop	{r7, pc}
 800c9d0:	20000034 	.word	0x20000034

0800c9d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b082      	sub	sp, #8
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d101      	bne.n	800c9e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	e049      	b.n	800ca7a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c9ec:	b2db      	uxtb	r3, r3
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d106      	bne.n	800ca00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c9fa:	6878      	ldr	r0, [r7, #4]
 800c9fc:	f7f8 feb0 	bl	8005760 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	2202      	movs	r2, #2
 800ca04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681a      	ldr	r2, [r3, #0]
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	3304      	adds	r3, #4
 800ca10:	4619      	mov	r1, r3
 800ca12:	4610      	mov	r0, r2
 800ca14:	f000 f8fc 	bl	800cc10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	2201      	movs	r2, #1
 800ca1c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2201      	movs	r2, #1
 800ca24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	2201      	movs	r2, #1
 800ca2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	2201      	movs	r2, #1
 800ca34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2201      	movs	r2, #1
 800ca3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	2201      	movs	r2, #1
 800ca44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	2201      	movs	r2, #1
 800ca4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2201      	movs	r2, #1
 800ca54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2201      	movs	r2, #1
 800ca5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2201      	movs	r2, #1
 800ca64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2201      	movs	r2, #1
 800ca6c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2201      	movs	r2, #1
 800ca74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ca78:	2300      	movs	r3, #0
}
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	3708      	adds	r7, #8
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}

0800ca82 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ca82:	b580      	push	{r7, lr}
 800ca84:	b084      	sub	sp, #16
 800ca86:	af00      	add	r7, sp, #0
 800ca88:	6078      	str	r0, [r7, #4]
 800ca8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ca92:	2b01      	cmp	r3, #1
 800ca94:	d101      	bne.n	800ca9a <HAL_TIM_ConfigClockSource+0x18>
 800ca96:	2302      	movs	r3, #2
 800ca98:	e0b5      	b.n	800cc06 <HAL_TIM_ConfigClockSource+0x184>
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	2201      	movs	r2, #1
 800ca9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	2202      	movs	r2, #2
 800caa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	689b      	ldr	r3, [r3, #8]
 800cab0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800cab8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800cabc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cac4:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	68fa      	ldr	r2, [r7, #12]
 800cacc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cace:	683b      	ldr	r3, [r7, #0]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cad6:	d03e      	beq.n	800cb56 <HAL_TIM_ConfigClockSource+0xd4>
 800cad8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cadc:	f200 8087 	bhi.w	800cbee <HAL_TIM_ConfigClockSource+0x16c>
 800cae0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cae4:	f000 8085 	beq.w	800cbf2 <HAL_TIM_ConfigClockSource+0x170>
 800cae8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800caec:	d87f      	bhi.n	800cbee <HAL_TIM_ConfigClockSource+0x16c>
 800caee:	2b70      	cmp	r3, #112	; 0x70
 800caf0:	d01a      	beq.n	800cb28 <HAL_TIM_ConfigClockSource+0xa6>
 800caf2:	2b70      	cmp	r3, #112	; 0x70
 800caf4:	d87b      	bhi.n	800cbee <HAL_TIM_ConfigClockSource+0x16c>
 800caf6:	2b60      	cmp	r3, #96	; 0x60
 800caf8:	d050      	beq.n	800cb9c <HAL_TIM_ConfigClockSource+0x11a>
 800cafa:	2b60      	cmp	r3, #96	; 0x60
 800cafc:	d877      	bhi.n	800cbee <HAL_TIM_ConfigClockSource+0x16c>
 800cafe:	2b50      	cmp	r3, #80	; 0x50
 800cb00:	d03c      	beq.n	800cb7c <HAL_TIM_ConfigClockSource+0xfa>
 800cb02:	2b50      	cmp	r3, #80	; 0x50
 800cb04:	d873      	bhi.n	800cbee <HAL_TIM_ConfigClockSource+0x16c>
 800cb06:	2b40      	cmp	r3, #64	; 0x40
 800cb08:	d058      	beq.n	800cbbc <HAL_TIM_ConfigClockSource+0x13a>
 800cb0a:	2b40      	cmp	r3, #64	; 0x40
 800cb0c:	d86f      	bhi.n	800cbee <HAL_TIM_ConfigClockSource+0x16c>
 800cb0e:	2b30      	cmp	r3, #48	; 0x30
 800cb10:	d064      	beq.n	800cbdc <HAL_TIM_ConfigClockSource+0x15a>
 800cb12:	2b30      	cmp	r3, #48	; 0x30
 800cb14:	d86b      	bhi.n	800cbee <HAL_TIM_ConfigClockSource+0x16c>
 800cb16:	2b20      	cmp	r3, #32
 800cb18:	d060      	beq.n	800cbdc <HAL_TIM_ConfigClockSource+0x15a>
 800cb1a:	2b20      	cmp	r3, #32
 800cb1c:	d867      	bhi.n	800cbee <HAL_TIM_ConfigClockSource+0x16c>
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d05c      	beq.n	800cbdc <HAL_TIM_ConfigClockSource+0x15a>
 800cb22:	2b10      	cmp	r3, #16
 800cb24:	d05a      	beq.n	800cbdc <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800cb26:	e062      	b.n	800cbee <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	6818      	ldr	r0, [r3, #0]
 800cb2c:	683b      	ldr	r3, [r7, #0]
 800cb2e:	6899      	ldr	r1, [r3, #8]
 800cb30:	683b      	ldr	r3, [r7, #0]
 800cb32:	685a      	ldr	r2, [r3, #4]
 800cb34:	683b      	ldr	r3, [r7, #0]
 800cb36:	68db      	ldr	r3, [r3, #12]
 800cb38:	f000 f945 	bl	800cdc6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	689b      	ldr	r3, [r3, #8]
 800cb42:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800cb4a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	68fa      	ldr	r2, [r7, #12]
 800cb52:	609a      	str	r2, [r3, #8]
      break;
 800cb54:	e04e      	b.n	800cbf4 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	6818      	ldr	r0, [r3, #0]
 800cb5a:	683b      	ldr	r3, [r7, #0]
 800cb5c:	6899      	ldr	r1, [r3, #8]
 800cb5e:	683b      	ldr	r3, [r7, #0]
 800cb60:	685a      	ldr	r2, [r3, #4]
 800cb62:	683b      	ldr	r3, [r7, #0]
 800cb64:	68db      	ldr	r3, [r3, #12]
 800cb66:	f000 f92e 	bl	800cdc6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	689a      	ldr	r2, [r3, #8]
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cb78:	609a      	str	r2, [r3, #8]
      break;
 800cb7a:	e03b      	b.n	800cbf4 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	6818      	ldr	r0, [r3, #0]
 800cb80:	683b      	ldr	r3, [r7, #0]
 800cb82:	6859      	ldr	r1, [r3, #4]
 800cb84:	683b      	ldr	r3, [r7, #0]
 800cb86:	68db      	ldr	r3, [r3, #12]
 800cb88:	461a      	mov	r2, r3
 800cb8a:	f000 f8a3 	bl	800ccd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	2150      	movs	r1, #80	; 0x50
 800cb94:	4618      	mov	r0, r3
 800cb96:	f000 f8fa 	bl	800cd8e <TIM_ITRx_SetConfig>
      break;
 800cb9a:	e02b      	b.n	800cbf4 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	6818      	ldr	r0, [r3, #0]
 800cba0:	683b      	ldr	r3, [r7, #0]
 800cba2:	6859      	ldr	r1, [r3, #4]
 800cba4:	683b      	ldr	r3, [r7, #0]
 800cba6:	68db      	ldr	r3, [r3, #12]
 800cba8:	461a      	mov	r2, r3
 800cbaa:	f000 f8c1 	bl	800cd30 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	2160      	movs	r1, #96	; 0x60
 800cbb4:	4618      	mov	r0, r3
 800cbb6:	f000 f8ea 	bl	800cd8e <TIM_ITRx_SetConfig>
      break;
 800cbba:	e01b      	b.n	800cbf4 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	6818      	ldr	r0, [r3, #0]
 800cbc0:	683b      	ldr	r3, [r7, #0]
 800cbc2:	6859      	ldr	r1, [r3, #4]
 800cbc4:	683b      	ldr	r3, [r7, #0]
 800cbc6:	68db      	ldr	r3, [r3, #12]
 800cbc8:	461a      	mov	r2, r3
 800cbca:	f000 f883 	bl	800ccd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	2140      	movs	r1, #64	; 0x40
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	f000 f8da 	bl	800cd8e <TIM_ITRx_SetConfig>
      break;
 800cbda:	e00b      	b.n	800cbf4 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681a      	ldr	r2, [r3, #0]
 800cbe0:	683b      	ldr	r3, [r7, #0]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	4619      	mov	r1, r3
 800cbe6:	4610      	mov	r0, r2
 800cbe8:	f000 f8d1 	bl	800cd8e <TIM_ITRx_SetConfig>
        break;
 800cbec:	e002      	b.n	800cbf4 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800cbee:	bf00      	nop
 800cbf0:	e000      	b.n	800cbf4 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800cbf2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2201      	movs	r2, #1
 800cbf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	2200      	movs	r2, #0
 800cc00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cc04:	2300      	movs	r3, #0
}
 800cc06:	4618      	mov	r0, r3
 800cc08:	3710      	adds	r7, #16
 800cc0a:	46bd      	mov	sp, r7
 800cc0c:	bd80      	pop	{r7, pc}
	...

0800cc10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800cc10:	b480      	push	{r7}
 800cc12:	b085      	sub	sp, #20
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	6078      	str	r0, [r7, #4]
 800cc18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	4a29      	ldr	r2, [pc, #164]	; (800ccc8 <TIM_Base_SetConfig+0xb8>)
 800cc24:	4293      	cmp	r3, r2
 800cc26:	d003      	beq.n	800cc30 <TIM_Base_SetConfig+0x20>
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc2e:	d108      	bne.n	800cc42 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cc38:	683b      	ldr	r3, [r7, #0]
 800cc3a:	685b      	ldr	r3, [r3, #4]
 800cc3c:	68fa      	ldr	r2, [r7, #12]
 800cc3e:	4313      	orrs	r3, r2
 800cc40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	4a20      	ldr	r2, [pc, #128]	; (800ccc8 <TIM_Base_SetConfig+0xb8>)
 800cc46:	4293      	cmp	r3, r2
 800cc48:	d00b      	beq.n	800cc62 <TIM_Base_SetConfig+0x52>
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc50:	d007      	beq.n	800cc62 <TIM_Base_SetConfig+0x52>
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	4a1d      	ldr	r2, [pc, #116]	; (800cccc <TIM_Base_SetConfig+0xbc>)
 800cc56:	4293      	cmp	r3, r2
 800cc58:	d003      	beq.n	800cc62 <TIM_Base_SetConfig+0x52>
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	4a1c      	ldr	r2, [pc, #112]	; (800ccd0 <TIM_Base_SetConfig+0xc0>)
 800cc5e:	4293      	cmp	r3, r2
 800cc60:	d108      	bne.n	800cc74 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cc68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cc6a:	683b      	ldr	r3, [r7, #0]
 800cc6c:	68db      	ldr	r3, [r3, #12]
 800cc6e:	68fa      	ldr	r2, [r7, #12]
 800cc70:	4313      	orrs	r3, r2
 800cc72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cc7a:	683b      	ldr	r3, [r7, #0]
 800cc7c:	695b      	ldr	r3, [r3, #20]
 800cc7e:	4313      	orrs	r3, r2
 800cc80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	68fa      	ldr	r2, [r7, #12]
 800cc86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	689a      	ldr	r2, [r3, #8]
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cc90:	683b      	ldr	r3, [r7, #0]
 800cc92:	681a      	ldr	r2, [r3, #0]
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	4a0b      	ldr	r2, [pc, #44]	; (800ccc8 <TIM_Base_SetConfig+0xb8>)
 800cc9c:	4293      	cmp	r3, r2
 800cc9e:	d007      	beq.n	800ccb0 <TIM_Base_SetConfig+0xa0>
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	4a0a      	ldr	r2, [pc, #40]	; (800cccc <TIM_Base_SetConfig+0xbc>)
 800cca4:	4293      	cmp	r3, r2
 800cca6:	d003      	beq.n	800ccb0 <TIM_Base_SetConfig+0xa0>
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	4a09      	ldr	r2, [pc, #36]	; (800ccd0 <TIM_Base_SetConfig+0xc0>)
 800ccac:	4293      	cmp	r3, r2
 800ccae:	d103      	bne.n	800ccb8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ccb0:	683b      	ldr	r3, [r7, #0]
 800ccb2:	691a      	ldr	r2, [r3, #16]
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	2201      	movs	r2, #1
 800ccbc:	615a      	str	r2, [r3, #20]
}
 800ccbe:	bf00      	nop
 800ccc0:	3714      	adds	r7, #20
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	bc80      	pop	{r7}
 800ccc6:	4770      	bx	lr
 800ccc8:	40012c00 	.word	0x40012c00
 800cccc:	40014400 	.word	0x40014400
 800ccd0:	40014800 	.word	0x40014800

0800ccd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ccd4:	b480      	push	{r7}
 800ccd6:	b087      	sub	sp, #28
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	60f8      	str	r0, [r7, #12]
 800ccdc:	60b9      	str	r1, [r7, #8]
 800ccde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	6a1b      	ldr	r3, [r3, #32]
 800cce4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	6a1b      	ldr	r3, [r3, #32]
 800ccea:	f023 0201 	bic.w	r2, r3, #1
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	699b      	ldr	r3, [r3, #24]
 800ccf6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ccf8:	693b      	ldr	r3, [r7, #16]
 800ccfa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ccfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	011b      	lsls	r3, r3, #4
 800cd04:	693a      	ldr	r2, [r7, #16]
 800cd06:	4313      	orrs	r3, r2
 800cd08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cd0a:	697b      	ldr	r3, [r7, #20]
 800cd0c:	f023 030a 	bic.w	r3, r3, #10
 800cd10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cd12:	697a      	ldr	r2, [r7, #20]
 800cd14:	68bb      	ldr	r3, [r7, #8]
 800cd16:	4313      	orrs	r3, r2
 800cd18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	693a      	ldr	r2, [r7, #16]
 800cd1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	697a      	ldr	r2, [r7, #20]
 800cd24:	621a      	str	r2, [r3, #32]
}
 800cd26:	bf00      	nop
 800cd28:	371c      	adds	r7, #28
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	bc80      	pop	{r7}
 800cd2e:	4770      	bx	lr

0800cd30 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cd30:	b480      	push	{r7}
 800cd32:	b087      	sub	sp, #28
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	60f8      	str	r0, [r7, #12]
 800cd38:	60b9      	str	r1, [r7, #8]
 800cd3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	6a1b      	ldr	r3, [r3, #32]
 800cd40:	f023 0210 	bic.w	r2, r3, #16
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	699b      	ldr	r3, [r3, #24]
 800cd4c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	6a1b      	ldr	r3, [r3, #32]
 800cd52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cd54:	697b      	ldr	r3, [r7, #20]
 800cd56:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cd5a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	031b      	lsls	r3, r3, #12
 800cd60:	697a      	ldr	r2, [r7, #20]
 800cd62:	4313      	orrs	r3, r2
 800cd64:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cd66:	693b      	ldr	r3, [r7, #16]
 800cd68:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800cd6c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cd6e:	68bb      	ldr	r3, [r7, #8]
 800cd70:	011b      	lsls	r3, r3, #4
 800cd72:	693a      	ldr	r2, [r7, #16]
 800cd74:	4313      	orrs	r3, r2
 800cd76:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	697a      	ldr	r2, [r7, #20]
 800cd7c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	693a      	ldr	r2, [r7, #16]
 800cd82:	621a      	str	r2, [r3, #32]
}
 800cd84:	bf00      	nop
 800cd86:	371c      	adds	r7, #28
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	bc80      	pop	{r7}
 800cd8c:	4770      	bx	lr

0800cd8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cd8e:	b480      	push	{r7}
 800cd90:	b085      	sub	sp, #20
 800cd92:	af00      	add	r7, sp, #0
 800cd94:	6078      	str	r0, [r7, #4]
 800cd96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	689b      	ldr	r3, [r3, #8]
 800cd9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800cda4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cda8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cdaa:	683a      	ldr	r2, [r7, #0]
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	4313      	orrs	r3, r2
 800cdb0:	f043 0307 	orr.w	r3, r3, #7
 800cdb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	68fa      	ldr	r2, [r7, #12]
 800cdba:	609a      	str	r2, [r3, #8]
}
 800cdbc:	bf00      	nop
 800cdbe:	3714      	adds	r7, #20
 800cdc0:	46bd      	mov	sp, r7
 800cdc2:	bc80      	pop	{r7}
 800cdc4:	4770      	bx	lr

0800cdc6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cdc6:	b480      	push	{r7}
 800cdc8:	b087      	sub	sp, #28
 800cdca:	af00      	add	r7, sp, #0
 800cdcc:	60f8      	str	r0, [r7, #12]
 800cdce:	60b9      	str	r1, [r7, #8]
 800cdd0:	607a      	str	r2, [r7, #4]
 800cdd2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	689b      	ldr	r3, [r3, #8]
 800cdd8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cdda:	697b      	ldr	r3, [r7, #20]
 800cddc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cde0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cde2:	683b      	ldr	r3, [r7, #0]
 800cde4:	021a      	lsls	r2, r3, #8
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	431a      	orrs	r2, r3
 800cdea:	68bb      	ldr	r3, [r7, #8]
 800cdec:	4313      	orrs	r3, r2
 800cdee:	697a      	ldr	r2, [r7, #20]
 800cdf0:	4313      	orrs	r3, r2
 800cdf2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	697a      	ldr	r2, [r7, #20]
 800cdf8:	609a      	str	r2, [r3, #8]
}
 800cdfa:	bf00      	nop
 800cdfc:	371c      	adds	r7, #28
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	bc80      	pop	{r7}
 800ce02:	4770      	bx	lr

0800ce04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ce04:	b480      	push	{r7}
 800ce06:	b085      	sub	sp, #20
 800ce08:	af00      	add	r7, sp, #0
 800ce0a:	6078      	str	r0, [r7, #4]
 800ce0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ce14:	2b01      	cmp	r3, #1
 800ce16:	d101      	bne.n	800ce1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ce18:	2302      	movs	r3, #2
 800ce1a:	e04a      	b.n	800ceb2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	2201      	movs	r2, #1
 800ce20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	2202      	movs	r2, #2
 800ce28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	685b      	ldr	r3, [r3, #4]
 800ce32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	689b      	ldr	r3, [r3, #8]
 800ce3a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	4a1e      	ldr	r2, [pc, #120]	; (800cebc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800ce42:	4293      	cmp	r3, r2
 800ce44:	d108      	bne.n	800ce58 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ce4c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ce4e:	683b      	ldr	r3, [r7, #0]
 800ce50:	685b      	ldr	r3, [r3, #4]
 800ce52:	68fa      	ldr	r2, [r7, #12]
 800ce54:	4313      	orrs	r3, r2
 800ce56:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ce5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ce60:	683b      	ldr	r3, [r7, #0]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	68fa      	ldr	r2, [r7, #12]
 800ce66:	4313      	orrs	r3, r2
 800ce68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	68fa      	ldr	r2, [r7, #12]
 800ce70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	4a11      	ldr	r2, [pc, #68]	; (800cebc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800ce78:	4293      	cmp	r3, r2
 800ce7a:	d004      	beq.n	800ce86 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ce84:	d10c      	bne.n	800cea0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ce86:	68bb      	ldr	r3, [r7, #8]
 800ce88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ce8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ce8e:	683b      	ldr	r3, [r7, #0]
 800ce90:	689b      	ldr	r3, [r3, #8]
 800ce92:	68ba      	ldr	r2, [r7, #8]
 800ce94:	4313      	orrs	r3, r2
 800ce96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	68ba      	ldr	r2, [r7, #8]
 800ce9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	2201      	movs	r2, #1
 800cea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	2200      	movs	r2, #0
 800ceac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ceb0:	2300      	movs	r3, #0
}
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	3714      	adds	r7, #20
 800ceb6:	46bd      	mov	sp, r7
 800ceb8:	bc80      	pop	{r7}
 800ceba:	4770      	bx	lr
 800cebc:	40012c00 	.word	0x40012c00

0800cec0 <LL_RCC_GetUSARTClockSource>:
{
 800cec0:	b480      	push	{r7}
 800cec2:	b083      	sub	sp, #12
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800cec8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800cecc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	401a      	ands	r2, r3
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	041b      	lsls	r3, r3, #16
 800ced8:	4313      	orrs	r3, r2
}
 800ceda:	4618      	mov	r0, r3
 800cedc:	370c      	adds	r7, #12
 800cede:	46bd      	mov	sp, r7
 800cee0:	bc80      	pop	{r7}
 800cee2:	4770      	bx	lr

0800cee4 <LL_RCC_GetLPUARTClockSource>:
{
 800cee4:	b480      	push	{r7}
 800cee6:	b083      	sub	sp, #12
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800ceec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800cef0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	4013      	ands	r3, r2
}
 800cef8:	4618      	mov	r0, r3
 800cefa:	370c      	adds	r7, #12
 800cefc:	46bd      	mov	sp, r7
 800cefe:	bc80      	pop	{r7}
 800cf00:	4770      	bx	lr

0800cf02 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cf02:	b580      	push	{r7, lr}
 800cf04:	b082      	sub	sp, #8
 800cf06:	af00      	add	r7, sp, #0
 800cf08:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d101      	bne.n	800cf14 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cf10:	2301      	movs	r3, #1
 800cf12:	e042      	b.n	800cf9a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d106      	bne.n	800cf2c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	2200      	movs	r2, #0
 800cf22:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cf26:	6878      	ldr	r0, [r7, #4]
 800cf28:	f7f8 febe 	bl	8005ca8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	2224      	movs	r2, #36	; 0x24
 800cf30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	681a      	ldr	r2, [r3, #0]
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	f022 0201 	bic.w	r2, r2, #1
 800cf42:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cf44:	6878      	ldr	r0, [r7, #4]
 800cf46:	f000 fb2d 	bl	800d5a4 <UART_SetConfig>
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	2b01      	cmp	r3, #1
 800cf4e:	d101      	bne.n	800cf54 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800cf50:	2301      	movs	r3, #1
 800cf52:	e022      	b.n	800cf9a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d002      	beq.n	800cf62 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800cf5c:	6878      	ldr	r0, [r7, #4]
 800cf5e:	f000 fd71 	bl	800da44 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	685a      	ldr	r2, [r3, #4]
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800cf70:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	689a      	ldr	r2, [r3, #8]
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800cf80:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	681a      	ldr	r2, [r3, #0]
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	f042 0201 	orr.w	r2, r2, #1
 800cf90:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800cf92:	6878      	ldr	r0, [r7, #4]
 800cf94:	f000 fdf7 	bl	800db86 <UART_CheckIdleState>
 800cf98:	4603      	mov	r3, r0
}
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	3708      	adds	r7, #8
 800cf9e:	46bd      	mov	sp, r7
 800cfa0:	bd80      	pop	{r7, pc}

0800cfa2 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cfa2:	b580      	push	{r7, lr}
 800cfa4:	b084      	sub	sp, #16
 800cfa6:	af00      	add	r7, sp, #0
 800cfa8:	60f8      	str	r0, [r7, #12]
 800cfaa:	60b9      	str	r1, [r7, #8]
 800cfac:	4613      	mov	r3, r2
 800cfae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cfb6:	2b20      	cmp	r3, #32
 800cfb8:	d11d      	bne.n	800cff6 <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 800cfba:	68bb      	ldr	r3, [r7, #8]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d002      	beq.n	800cfc6 <HAL_UART_Receive_IT+0x24>
 800cfc0:	88fb      	ldrh	r3, [r7, #6]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d101      	bne.n	800cfca <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800cfc6:	2301      	movs	r3, #1
 800cfc8:	e016      	b.n	800cff8 <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800cfd0:	2b01      	cmp	r3, #1
 800cfd2:	d101      	bne.n	800cfd8 <HAL_UART_Receive_IT+0x36>
 800cfd4:	2302      	movs	r3, #2
 800cfd6:	e00f      	b.n	800cff8 <HAL_UART_Receive_IT+0x56>
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	2201      	movs	r2, #1
 800cfdc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 800cfe6:	88fb      	ldrh	r3, [r7, #6]
 800cfe8:	461a      	mov	r2, r3
 800cfea:	68b9      	ldr	r1, [r7, #8]
 800cfec:	68f8      	ldr	r0, [r7, #12]
 800cfee:	f000 fe95 	bl	800dd1c <UART_Start_Receive_IT>
 800cff2:	4603      	mov	r3, r0
 800cff4:	e000      	b.n	800cff8 <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 800cff6:	2302      	movs	r3, #2
  }
}
 800cff8:	4618      	mov	r0, r3
 800cffa:	3710      	adds	r7, #16
 800cffc:	46bd      	mov	sp, r7
 800cffe:	bd80      	pop	{r7, pc}

0800d000 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d000:	b580      	push	{r7, lr}
 800d002:	b084      	sub	sp, #16
 800d004:	af00      	add	r7, sp, #0
 800d006:	60f8      	str	r0, [r7, #12]
 800d008:	60b9      	str	r1, [r7, #8]
 800d00a:	4613      	mov	r3, r2
 800d00c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d014:	2b20      	cmp	r3, #32
 800d016:	d168      	bne.n	800d0ea <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 800d018:	68bb      	ldr	r3, [r7, #8]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d002      	beq.n	800d024 <HAL_UART_Transmit_DMA+0x24>
 800d01e:	88fb      	ldrh	r3, [r7, #6]
 800d020:	2b00      	cmp	r3, #0
 800d022:	d101      	bne.n	800d028 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800d024:	2301      	movs	r3, #1
 800d026:	e061      	b.n	800d0ec <HAL_UART_Transmit_DMA+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d02e:	2b01      	cmp	r3, #1
 800d030:	d101      	bne.n	800d036 <HAL_UART_Transmit_DMA+0x36>
 800d032:	2302      	movs	r3, #2
 800d034:	e05a      	b.n	800d0ec <HAL_UART_Transmit_DMA+0xec>
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	2201      	movs	r2, #1
 800d03a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	68ba      	ldr	r2, [r7, #8]
 800d042:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	88fa      	ldrh	r2, [r7, #6]
 800d048:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	88fa      	ldrh	r2, [r7, #6]
 800d050:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	2200      	movs	r2, #0
 800d058:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	2221      	movs	r2, #33	; 0x21
 800d060:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d02c      	beq.n	800d0c6 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d070:	4a20      	ldr	r2, [pc, #128]	; (800d0f4 <HAL_UART_Transmit_DMA+0xf4>)
 800d072:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d078:	4a1f      	ldr	r2, [pc, #124]	; (800d0f8 <HAL_UART_Transmit_DMA+0xf8>)
 800d07a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d080:	4a1e      	ldr	r2, [pc, #120]	; (800d0fc <HAL_UART_Transmit_DMA+0xfc>)
 800d082:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d088:	2200      	movs	r2, #0
 800d08a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d094:	4619      	mov	r1, r3
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	3328      	adds	r3, #40	; 0x28
 800d09c:	461a      	mov	r2, r3
 800d09e:	88fb      	ldrh	r3, [r7, #6]
 800d0a0:	f7fa fa6a 	bl	8007578 <HAL_DMA_Start_IT>
 800d0a4:	4603      	mov	r3, r0
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d00d      	beq.n	800d0c6 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	2210      	movs	r2, #16
 800d0ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	2220      	movs	r2, #32
 800d0be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800d0c2:	2301      	movs	r3, #1
 800d0c4:	e012      	b.n	800d0ec <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	2240      	movs	r2, #64	; 0x40
 800d0cc:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	689a      	ldr	r2, [r3, #8]
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d0e4:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	e000      	b.n	800d0ec <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 800d0ea:	2302      	movs	r3, #2
  }
}
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	3710      	adds	r7, #16
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	bd80      	pop	{r7, pc}
 800d0f4:	0800df31 	.word	0x0800df31
 800d0f8:	0800df85 	.word	0x0800df85
 800d0fc:	0800dfa1 	.word	0x0800dfa1

0800d100 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d100:	b580      	push	{r7, lr}
 800d102:	b088      	sub	sp, #32
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	69db      	ldr	r3, [r3, #28]
 800d10e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	689b      	ldr	r3, [r3, #8]
 800d11e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d120:	69fa      	ldr	r2, [r7, #28]
 800d122:	f640 030f 	movw	r3, #2063	; 0x80f
 800d126:	4013      	ands	r3, r2
 800d128:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800d12a:	693b      	ldr	r3, [r7, #16]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d118      	bne.n	800d162 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d130:	69fb      	ldr	r3, [r7, #28]
 800d132:	f003 0320 	and.w	r3, r3, #32
 800d136:	2b00      	cmp	r3, #0
 800d138:	d013      	beq.n	800d162 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d13a:	69bb      	ldr	r3, [r7, #24]
 800d13c:	f003 0320 	and.w	r3, r3, #32
 800d140:	2b00      	cmp	r3, #0
 800d142:	d104      	bne.n	800d14e <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d144:	697b      	ldr	r3, [r7, #20]
 800d146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d009      	beq.n	800d162 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d152:	2b00      	cmp	r3, #0
 800d154:	f000 81fb 	beq.w	800d54e <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d15c:	6878      	ldr	r0, [r7, #4]
 800d15e:	4798      	blx	r3
      }
      return;
 800d160:	e1f5      	b.n	800d54e <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d162:	693b      	ldr	r3, [r7, #16]
 800d164:	2b00      	cmp	r3, #0
 800d166:	f000 80ef 	beq.w	800d348 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d16a:	697a      	ldr	r2, [r7, #20]
 800d16c:	4b73      	ldr	r3, [pc, #460]	; (800d33c <HAL_UART_IRQHandler+0x23c>)
 800d16e:	4013      	ands	r3, r2
 800d170:	2b00      	cmp	r3, #0
 800d172:	d105      	bne.n	800d180 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d174:	69ba      	ldr	r2, [r7, #24]
 800d176:	4b72      	ldr	r3, [pc, #456]	; (800d340 <HAL_UART_IRQHandler+0x240>)
 800d178:	4013      	ands	r3, r2
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	f000 80e4 	beq.w	800d348 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d180:	69fb      	ldr	r3, [r7, #28]
 800d182:	f003 0301 	and.w	r3, r3, #1
 800d186:	2b00      	cmp	r3, #0
 800d188:	d010      	beq.n	800d1ac <HAL_UART_IRQHandler+0xac>
 800d18a:	69bb      	ldr	r3, [r7, #24]
 800d18c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d190:	2b00      	cmp	r3, #0
 800d192:	d00b      	beq.n	800d1ac <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	2201      	movs	r2, #1
 800d19a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d1a2:	f043 0201 	orr.w	r2, r3, #1
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d1ac:	69fb      	ldr	r3, [r7, #28]
 800d1ae:	f003 0302 	and.w	r3, r3, #2
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d010      	beq.n	800d1d8 <HAL_UART_IRQHandler+0xd8>
 800d1b6:	697b      	ldr	r3, [r7, #20]
 800d1b8:	f003 0301 	and.w	r3, r3, #1
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d00b      	beq.n	800d1d8 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	2202      	movs	r2, #2
 800d1c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d1ce:	f043 0204 	orr.w	r2, r3, #4
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d1d8:	69fb      	ldr	r3, [r7, #28]
 800d1da:	f003 0304 	and.w	r3, r3, #4
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d010      	beq.n	800d204 <HAL_UART_IRQHandler+0x104>
 800d1e2:	697b      	ldr	r3, [r7, #20]
 800d1e4:	f003 0301 	and.w	r3, r3, #1
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d00b      	beq.n	800d204 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	2204      	movs	r2, #4
 800d1f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d1fa:	f043 0202 	orr.w	r2, r3, #2
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d204:	69fb      	ldr	r3, [r7, #28]
 800d206:	f003 0308 	and.w	r3, r3, #8
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d015      	beq.n	800d23a <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d20e:	69bb      	ldr	r3, [r7, #24]
 800d210:	f003 0320 	and.w	r3, r3, #32
 800d214:	2b00      	cmp	r3, #0
 800d216:	d104      	bne.n	800d222 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d218:	697a      	ldr	r2, [r7, #20]
 800d21a:	4b48      	ldr	r3, [pc, #288]	; (800d33c <HAL_UART_IRQHandler+0x23c>)
 800d21c:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d00b      	beq.n	800d23a <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	2208      	movs	r2, #8
 800d228:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d230:	f043 0208 	orr.w	r2, r3, #8
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d23a:	69fb      	ldr	r3, [r7, #28]
 800d23c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d240:	2b00      	cmp	r3, #0
 800d242:	d011      	beq.n	800d268 <HAL_UART_IRQHandler+0x168>
 800d244:	69bb      	ldr	r3, [r7, #24]
 800d246:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d00c      	beq.n	800d268 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d256:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d25e:	f043 0220 	orr.w	r2, r3, #32
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d26e:	2b00      	cmp	r3, #0
 800d270:	f000 816f 	beq.w	800d552 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d274:	69fb      	ldr	r3, [r7, #28]
 800d276:	f003 0320 	and.w	r3, r3, #32
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d011      	beq.n	800d2a2 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d27e:	69bb      	ldr	r3, [r7, #24]
 800d280:	f003 0320 	and.w	r3, r3, #32
 800d284:	2b00      	cmp	r3, #0
 800d286:	d104      	bne.n	800d292 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d288:	697b      	ldr	r3, [r7, #20]
 800d28a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d007      	beq.n	800d2a2 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d296:	2b00      	cmp	r3, #0
 800d298:	d003      	beq.n	800d2a2 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d29e:	6878      	ldr	r0, [r7, #4]
 800d2a0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d2a8:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	689b      	ldr	r3, [r3, #8]
 800d2b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d2b4:	2b40      	cmp	r3, #64	; 0x40
 800d2b6:	d004      	beq.n	800d2c2 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d031      	beq.n	800d326 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d2c2:	6878      	ldr	r0, [r7, #4]
 800d2c4:	f000 fe03 	bl	800dece <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	689b      	ldr	r3, [r3, #8]
 800d2ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d2d2:	2b40      	cmp	r3, #64	; 0x40
 800d2d4:	d123      	bne.n	800d31e <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	689a      	ldr	r2, [r3, #8]
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d2e4:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d013      	beq.n	800d316 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d2f2:	4a14      	ldr	r2, [pc, #80]	; (800d344 <HAL_UART_IRQHandler+0x244>)
 800d2f4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	f7fa fa18 	bl	8007730 <HAL_DMA_Abort_IT>
 800d300:	4603      	mov	r3, r0
 800d302:	2b00      	cmp	r3, #0
 800d304:	d017      	beq.n	800d336 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d30a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d30c:	687a      	ldr	r2, [r7, #4]
 800d30e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800d310:	4610      	mov	r0, r2
 800d312:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d314:	e00f      	b.n	800d336 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d316:	6878      	ldr	r0, [r7, #4]
 800d318:	f000 f92f 	bl	800d57a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d31c:	e00b      	b.n	800d336 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d31e:	6878      	ldr	r0, [r7, #4]
 800d320:	f000 f92b 	bl	800d57a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d324:	e007      	b.n	800d336 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d326:	6878      	ldr	r0, [r7, #4]
 800d328:	f000 f927 	bl	800d57a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	2200      	movs	r2, #0
 800d330:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800d334:	e10d      	b.n	800d552 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d336:	bf00      	nop
    return;
 800d338:	e10b      	b.n	800d552 <HAL_UART_IRQHandler+0x452>
 800d33a:	bf00      	nop
 800d33c:	10000001 	.word	0x10000001
 800d340:	04000120 	.word	0x04000120
 800d344:	0800e021 	.word	0x0800e021

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d34c:	2b01      	cmp	r3, #1
 800d34e:	f040 80ab 	bne.w	800d4a8 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800d352:	69fb      	ldr	r3, [r7, #28]
 800d354:	f003 0310 	and.w	r3, r3, #16
 800d358:	2b00      	cmp	r3, #0
 800d35a:	f000 80a5 	beq.w	800d4a8 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800d35e:	69bb      	ldr	r3, [r7, #24]
 800d360:	f003 0310 	and.w	r3, r3, #16
 800d364:	2b00      	cmp	r3, #0
 800d366:	f000 809f 	beq.w	800d4a8 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	2210      	movs	r2, #16
 800d370:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	689b      	ldr	r3, [r3, #8]
 800d378:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d37c:	2b40      	cmp	r3, #64	; 0x40
 800d37e:	d155      	bne.n	800d42c <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	685b      	ldr	r3, [r3, #4]
 800d388:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800d38a:	893b      	ldrh	r3, [r7, #8]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	f000 80e2 	beq.w	800d556 <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d398:	893a      	ldrh	r2, [r7, #8]
 800d39a:	429a      	cmp	r2, r3
 800d39c:	f080 80db 	bcs.w	800d556 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	893a      	ldrh	r2, [r7, #8]
 800d3a4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	f003 0320 	and.w	r3, r3, #32
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d12b      	bne.n	800d410 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	681a      	ldr	r2, [r3, #0]
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d3c6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	689a      	ldr	r2, [r3, #8]
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	f022 0201 	bic.w	r2, r2, #1
 800d3d6:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	689a      	ldr	r2, [r3, #8]
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d3e6:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	2220      	movs	r2, #32
 800d3ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	2200      	movs	r2, #0
 800d3f4:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	681a      	ldr	r2, [r3, #0]
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	f022 0210 	bic.w	r2, r2, #16
 800d404:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d40a:	4618      	mov	r0, r3
 800d40c:	f7fa f932 	bl	8007674 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d41c:	b29b      	uxth	r3, r3
 800d41e:	1ad3      	subs	r3, r2, r3
 800d420:	b29b      	uxth	r3, r3
 800d422:	4619      	mov	r1, r3
 800d424:	6878      	ldr	r0, [r7, #4]
 800d426:	f000 f8b1 	bl	800d58c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800d42a:	e094      	b.n	800d556 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d438:	b29b      	uxth	r3, r3
 800d43a:	1ad3      	subs	r3, r2, r3
 800d43c:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d444:	b29b      	uxth	r3, r3
 800d446:	2b00      	cmp	r3, #0
 800d448:	f000 8087 	beq.w	800d55a <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 800d44c:	897b      	ldrh	r3, [r7, #10]
 800d44e:	2b00      	cmp	r3, #0
 800d450:	f000 8083 	beq.w	800d55a <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	681a      	ldr	r2, [r3, #0]
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d462:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	689b      	ldr	r3, [r3, #8]
 800d46a:	687a      	ldr	r2, [r7, #4]
 800d46c:	6812      	ldr	r2, [r2, #0]
 800d46e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d472:	f023 0301 	bic.w	r3, r3, #1
 800d476:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	2220      	movs	r2, #32
 800d47c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	2200      	movs	r2, #0
 800d484:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	2200      	movs	r2, #0
 800d48a:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	681a      	ldr	r2, [r3, #0]
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	f022 0210 	bic.w	r2, r2, #16
 800d49a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d49c:	897b      	ldrh	r3, [r7, #10]
 800d49e:	4619      	mov	r1, r3
 800d4a0:	6878      	ldr	r0, [r7, #4]
 800d4a2:	f000 f873 	bl	800d58c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800d4a6:	e058      	b.n	800d55a <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d4a8:	69fb      	ldr	r3, [r7, #28]
 800d4aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d00d      	beq.n	800d4ce <HAL_UART_IRQHandler+0x3ce>
 800d4b2:	697b      	ldr	r3, [r7, #20]
 800d4b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d008      	beq.n	800d4ce <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800d4c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f001 f8b6 	bl	800e638 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d4cc:	e048      	b.n	800d560 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d4ce:	69fb      	ldr	r3, [r7, #28]
 800d4d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d012      	beq.n	800d4fe <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d4d8:	69bb      	ldr	r3, [r7, #24]
 800d4da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d104      	bne.n	800d4ec <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d4e2:	697b      	ldr	r3, [r7, #20]
 800d4e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d008      	beq.n	800d4fe <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d034      	beq.n	800d55e <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d4f8:	6878      	ldr	r0, [r7, #4]
 800d4fa:	4798      	blx	r3
    }
    return;
 800d4fc:	e02f      	b.n	800d55e <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d4fe:	69fb      	ldr	r3, [r7, #28]
 800d500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d504:	2b00      	cmp	r3, #0
 800d506:	d008      	beq.n	800d51a <HAL_UART_IRQHandler+0x41a>
 800d508:	69bb      	ldr	r3, [r7, #24]
 800d50a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d003      	beq.n	800d51a <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800d512:	6878      	ldr	r0, [r7, #4]
 800d514:	f000 fd9a 	bl	800e04c <UART_EndTransmit_IT>
    return;
 800d518:	e022      	b.n	800d560 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d51a:	69fb      	ldr	r3, [r7, #28]
 800d51c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d520:	2b00      	cmp	r3, #0
 800d522:	d008      	beq.n	800d536 <HAL_UART_IRQHandler+0x436>
 800d524:	69bb      	ldr	r3, [r7, #24]
 800d526:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d003      	beq.n	800d536 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d52e:	6878      	ldr	r0, [r7, #4]
 800d530:	f001 f894 	bl	800e65c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d534:	e014      	b.n	800d560 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d536:	69fb      	ldr	r3, [r7, #28]
 800d538:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d00f      	beq.n	800d560 <HAL_UART_IRQHandler+0x460>
 800d540:	69bb      	ldr	r3, [r7, #24]
 800d542:	2b00      	cmp	r3, #0
 800d544:	da0c      	bge.n	800d560 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d546:	6878      	ldr	r0, [r7, #4]
 800d548:	f001 f87f 	bl	800e64a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d54c:	e008      	b.n	800d560 <HAL_UART_IRQHandler+0x460>
      return;
 800d54e:	bf00      	nop
 800d550:	e006      	b.n	800d560 <HAL_UART_IRQHandler+0x460>
    return;
 800d552:	bf00      	nop
 800d554:	e004      	b.n	800d560 <HAL_UART_IRQHandler+0x460>
      return;
 800d556:	bf00      	nop
 800d558:	e002      	b.n	800d560 <HAL_UART_IRQHandler+0x460>
      return;
 800d55a:	bf00      	nop
 800d55c:	e000      	b.n	800d560 <HAL_UART_IRQHandler+0x460>
    return;
 800d55e:	bf00      	nop
  }
}
 800d560:	3720      	adds	r7, #32
 800d562:	46bd      	mov	sp, r7
 800d564:	bd80      	pop	{r7, pc}
 800d566:	bf00      	nop

0800d568 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d568:	b480      	push	{r7}
 800d56a:	b083      	sub	sp, #12
 800d56c:	af00      	add	r7, sp, #0
 800d56e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800d570:	bf00      	nop
 800d572:	370c      	adds	r7, #12
 800d574:	46bd      	mov	sp, r7
 800d576:	bc80      	pop	{r7}
 800d578:	4770      	bx	lr

0800d57a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d57a:	b480      	push	{r7}
 800d57c:	b083      	sub	sp, #12
 800d57e:	af00      	add	r7, sp, #0
 800d580:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d582:	bf00      	nop
 800d584:	370c      	adds	r7, #12
 800d586:	46bd      	mov	sp, r7
 800d588:	bc80      	pop	{r7}
 800d58a:	4770      	bx	lr

0800d58c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d58c:	b480      	push	{r7}
 800d58e:	b083      	sub	sp, #12
 800d590:	af00      	add	r7, sp, #0
 800d592:	6078      	str	r0, [r7, #4]
 800d594:	460b      	mov	r3, r1
 800d596:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d598:	bf00      	nop
 800d59a:	370c      	adds	r7, #12
 800d59c:	46bd      	mov	sp, r7
 800d59e:	bc80      	pop	{r7}
 800d5a0:	4770      	bx	lr
	...

0800d5a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d5a4:	b5b0      	push	{r4, r5, r7, lr}
 800d5a6:	b088      	sub	sp, #32
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	689a      	ldr	r2, [r3, #8]
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	691b      	ldr	r3, [r3, #16]
 800d5b8:	431a      	orrs	r2, r3
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	695b      	ldr	r3, [r3, #20]
 800d5be:	431a      	orrs	r2, r3
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	69db      	ldr	r3, [r3, #28]
 800d5c4:	4313      	orrs	r3, r2
 800d5c6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	681a      	ldr	r2, [r3, #0]
 800d5ce:	4bab      	ldr	r3, [pc, #684]	; (800d87c <UART_SetConfig+0x2d8>)
 800d5d0:	4013      	ands	r3, r2
 800d5d2:	687a      	ldr	r2, [r7, #4]
 800d5d4:	6812      	ldr	r2, [r2, #0]
 800d5d6:	69f9      	ldr	r1, [r7, #28]
 800d5d8:	430b      	orrs	r3, r1
 800d5da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	685b      	ldr	r3, [r3, #4]
 800d5e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	68da      	ldr	r2, [r3, #12]
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	430a      	orrs	r2, r1
 800d5f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	699b      	ldr	r3, [r3, #24]
 800d5f6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	4aa0      	ldr	r2, [pc, #640]	; (800d880 <UART_SetConfig+0x2dc>)
 800d5fe:	4293      	cmp	r3, r2
 800d600:	d004      	beq.n	800d60c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	6a1b      	ldr	r3, [r3, #32]
 800d606:	69fa      	ldr	r2, [r7, #28]
 800d608:	4313      	orrs	r3, r2
 800d60a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	689b      	ldr	r3, [r3, #8]
 800d612:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800d616:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800d61a:	687a      	ldr	r2, [r7, #4]
 800d61c:	6812      	ldr	r2, [r2, #0]
 800d61e:	69f9      	ldr	r1, [r7, #28]
 800d620:	430b      	orrs	r3, r1
 800d622:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d62a:	f023 010f 	bic.w	r1, r3, #15
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	430a      	orrs	r2, r1
 800d638:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	4a91      	ldr	r2, [pc, #580]	; (800d884 <UART_SetConfig+0x2e0>)
 800d640:	4293      	cmp	r3, r2
 800d642:	d122      	bne.n	800d68a <UART_SetConfig+0xe6>
 800d644:	2003      	movs	r0, #3
 800d646:	f7ff fc3b 	bl	800cec0 <LL_RCC_GetUSARTClockSource>
 800d64a:	4603      	mov	r3, r0
 800d64c:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800d650:	2b03      	cmp	r3, #3
 800d652:	d817      	bhi.n	800d684 <UART_SetConfig+0xe0>
 800d654:	a201      	add	r2, pc, #4	; (adr r2, 800d65c <UART_SetConfig+0xb8>)
 800d656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d65a:	bf00      	nop
 800d65c:	0800d66d 	.word	0x0800d66d
 800d660:	0800d679 	.word	0x0800d679
 800d664:	0800d673 	.word	0x0800d673
 800d668:	0800d67f 	.word	0x0800d67f
 800d66c:	2301      	movs	r3, #1
 800d66e:	76fb      	strb	r3, [r7, #27]
 800d670:	e072      	b.n	800d758 <UART_SetConfig+0x1b4>
 800d672:	2302      	movs	r3, #2
 800d674:	76fb      	strb	r3, [r7, #27]
 800d676:	e06f      	b.n	800d758 <UART_SetConfig+0x1b4>
 800d678:	2304      	movs	r3, #4
 800d67a:	76fb      	strb	r3, [r7, #27]
 800d67c:	e06c      	b.n	800d758 <UART_SetConfig+0x1b4>
 800d67e:	2308      	movs	r3, #8
 800d680:	76fb      	strb	r3, [r7, #27]
 800d682:	e069      	b.n	800d758 <UART_SetConfig+0x1b4>
 800d684:	2310      	movs	r3, #16
 800d686:	76fb      	strb	r3, [r7, #27]
 800d688:	e066      	b.n	800d758 <UART_SetConfig+0x1b4>
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	4a7e      	ldr	r2, [pc, #504]	; (800d888 <UART_SetConfig+0x2e4>)
 800d690:	4293      	cmp	r3, r2
 800d692:	d134      	bne.n	800d6fe <UART_SetConfig+0x15a>
 800d694:	200c      	movs	r0, #12
 800d696:	f7ff fc13 	bl	800cec0 <LL_RCC_GetUSARTClockSource>
 800d69a:	4603      	mov	r3, r0
 800d69c:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 800d6a0:	2b0c      	cmp	r3, #12
 800d6a2:	d829      	bhi.n	800d6f8 <UART_SetConfig+0x154>
 800d6a4:	a201      	add	r2, pc, #4	; (adr r2, 800d6ac <UART_SetConfig+0x108>)
 800d6a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6aa:	bf00      	nop
 800d6ac:	0800d6e1 	.word	0x0800d6e1
 800d6b0:	0800d6f9 	.word	0x0800d6f9
 800d6b4:	0800d6f9 	.word	0x0800d6f9
 800d6b8:	0800d6f9 	.word	0x0800d6f9
 800d6bc:	0800d6ed 	.word	0x0800d6ed
 800d6c0:	0800d6f9 	.word	0x0800d6f9
 800d6c4:	0800d6f9 	.word	0x0800d6f9
 800d6c8:	0800d6f9 	.word	0x0800d6f9
 800d6cc:	0800d6e7 	.word	0x0800d6e7
 800d6d0:	0800d6f9 	.word	0x0800d6f9
 800d6d4:	0800d6f9 	.word	0x0800d6f9
 800d6d8:	0800d6f9 	.word	0x0800d6f9
 800d6dc:	0800d6f3 	.word	0x0800d6f3
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	76fb      	strb	r3, [r7, #27]
 800d6e4:	e038      	b.n	800d758 <UART_SetConfig+0x1b4>
 800d6e6:	2302      	movs	r3, #2
 800d6e8:	76fb      	strb	r3, [r7, #27]
 800d6ea:	e035      	b.n	800d758 <UART_SetConfig+0x1b4>
 800d6ec:	2304      	movs	r3, #4
 800d6ee:	76fb      	strb	r3, [r7, #27]
 800d6f0:	e032      	b.n	800d758 <UART_SetConfig+0x1b4>
 800d6f2:	2308      	movs	r3, #8
 800d6f4:	76fb      	strb	r3, [r7, #27]
 800d6f6:	e02f      	b.n	800d758 <UART_SetConfig+0x1b4>
 800d6f8:	2310      	movs	r3, #16
 800d6fa:	76fb      	strb	r3, [r7, #27]
 800d6fc:	e02c      	b.n	800d758 <UART_SetConfig+0x1b4>
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	4a5f      	ldr	r2, [pc, #380]	; (800d880 <UART_SetConfig+0x2dc>)
 800d704:	4293      	cmp	r3, r2
 800d706:	d125      	bne.n	800d754 <UART_SetConfig+0x1b0>
 800d708:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800d70c:	f7ff fbea 	bl	800cee4 <LL_RCC_GetLPUARTClockSource>
 800d710:	4603      	mov	r3, r0
 800d712:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d716:	d017      	beq.n	800d748 <UART_SetConfig+0x1a4>
 800d718:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d71c:	d817      	bhi.n	800d74e <UART_SetConfig+0x1aa>
 800d71e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d722:	d00b      	beq.n	800d73c <UART_SetConfig+0x198>
 800d724:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d728:	d811      	bhi.n	800d74e <UART_SetConfig+0x1aa>
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d003      	beq.n	800d736 <UART_SetConfig+0x192>
 800d72e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d732:	d006      	beq.n	800d742 <UART_SetConfig+0x19e>
 800d734:	e00b      	b.n	800d74e <UART_SetConfig+0x1aa>
 800d736:	2300      	movs	r3, #0
 800d738:	76fb      	strb	r3, [r7, #27]
 800d73a:	e00d      	b.n	800d758 <UART_SetConfig+0x1b4>
 800d73c:	2302      	movs	r3, #2
 800d73e:	76fb      	strb	r3, [r7, #27]
 800d740:	e00a      	b.n	800d758 <UART_SetConfig+0x1b4>
 800d742:	2304      	movs	r3, #4
 800d744:	76fb      	strb	r3, [r7, #27]
 800d746:	e007      	b.n	800d758 <UART_SetConfig+0x1b4>
 800d748:	2308      	movs	r3, #8
 800d74a:	76fb      	strb	r3, [r7, #27]
 800d74c:	e004      	b.n	800d758 <UART_SetConfig+0x1b4>
 800d74e:	2310      	movs	r3, #16
 800d750:	76fb      	strb	r3, [r7, #27]
 800d752:	e001      	b.n	800d758 <UART_SetConfig+0x1b4>
 800d754:	2310      	movs	r3, #16
 800d756:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	4a48      	ldr	r2, [pc, #288]	; (800d880 <UART_SetConfig+0x2dc>)
 800d75e:	4293      	cmp	r3, r2
 800d760:	f040 8098 	bne.w	800d894 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d764:	7efb      	ldrb	r3, [r7, #27]
 800d766:	2b08      	cmp	r3, #8
 800d768:	d823      	bhi.n	800d7b2 <UART_SetConfig+0x20e>
 800d76a:	a201      	add	r2, pc, #4	; (adr r2, 800d770 <UART_SetConfig+0x1cc>)
 800d76c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d770:	0800d795 	.word	0x0800d795
 800d774:	0800d7b3 	.word	0x0800d7b3
 800d778:	0800d79d 	.word	0x0800d79d
 800d77c:	0800d7b3 	.word	0x0800d7b3
 800d780:	0800d7a3 	.word	0x0800d7a3
 800d784:	0800d7b3 	.word	0x0800d7b3
 800d788:	0800d7b3 	.word	0x0800d7b3
 800d78c:	0800d7b3 	.word	0x0800d7b3
 800d790:	0800d7ab 	.word	0x0800d7ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d794:	f7fd fe1e 	bl	800b3d4 <HAL_RCC_GetPCLK1Freq>
 800d798:	6178      	str	r0, [r7, #20]
        break;
 800d79a:	e00f      	b.n	800d7bc <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d79c:	4b3b      	ldr	r3, [pc, #236]	; (800d88c <UART_SetConfig+0x2e8>)
 800d79e:	617b      	str	r3, [r7, #20]
        break;
 800d7a0:	e00c      	b.n	800d7bc <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d7a2:	f7fd fd63 	bl	800b26c <HAL_RCC_GetSysClockFreq>
 800d7a6:	6178      	str	r0, [r7, #20]
        break;
 800d7a8:	e008      	b.n	800d7bc <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d7aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d7ae:	617b      	str	r3, [r7, #20]
        break;
 800d7b0:	e004      	b.n	800d7bc <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 800d7b2:	2300      	movs	r3, #0
 800d7b4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800d7b6:	2301      	movs	r3, #1
 800d7b8:	76bb      	strb	r3, [r7, #26]
        break;
 800d7ba:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d7bc:	697b      	ldr	r3, [r7, #20]
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	f000 8128 	beq.w	800da14 <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7c8:	4a31      	ldr	r2, [pc, #196]	; (800d890 <UART_SetConfig+0x2ec>)
 800d7ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d7ce:	461a      	mov	r2, r3
 800d7d0:	697b      	ldr	r3, [r7, #20]
 800d7d2:	fbb3 f3f2 	udiv	r3, r3, r2
 800d7d6:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	685a      	ldr	r2, [r3, #4]
 800d7dc:	4613      	mov	r3, r2
 800d7de:	005b      	lsls	r3, r3, #1
 800d7e0:	4413      	add	r3, r2
 800d7e2:	68ba      	ldr	r2, [r7, #8]
 800d7e4:	429a      	cmp	r2, r3
 800d7e6:	d305      	bcc.n	800d7f4 <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	685b      	ldr	r3, [r3, #4]
 800d7ec:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d7ee:	68ba      	ldr	r2, [r7, #8]
 800d7f0:	429a      	cmp	r2, r3
 800d7f2:	d902      	bls.n	800d7fa <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 800d7f4:	2301      	movs	r3, #1
 800d7f6:	76bb      	strb	r3, [r7, #26]
 800d7f8:	e10c      	b.n	800da14 <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d7fa:	697b      	ldr	r3, [r7, #20]
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	f04f 0100 	mov.w	r1, #0
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d806:	4a22      	ldr	r2, [pc, #136]	; (800d890 <UART_SetConfig+0x2ec>)
 800d808:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d80c:	b29a      	uxth	r2, r3
 800d80e:	f04f 0300 	mov.w	r3, #0
 800d812:	f7f3 f9f7 	bl	8000c04 <__aeabi_uldivmod>
 800d816:	4602      	mov	r2, r0
 800d818:	460b      	mov	r3, r1
 800d81a:	4610      	mov	r0, r2
 800d81c:	4619      	mov	r1, r3
 800d81e:	f04f 0200 	mov.w	r2, #0
 800d822:	f04f 0300 	mov.w	r3, #0
 800d826:	020b      	lsls	r3, r1, #8
 800d828:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d82c:	0202      	lsls	r2, r0, #8
 800d82e:	6879      	ldr	r1, [r7, #4]
 800d830:	6849      	ldr	r1, [r1, #4]
 800d832:	0849      	lsrs	r1, r1, #1
 800d834:	4608      	mov	r0, r1
 800d836:	f04f 0100 	mov.w	r1, #0
 800d83a:	1814      	adds	r4, r2, r0
 800d83c:	eb43 0501 	adc.w	r5, r3, r1
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	685b      	ldr	r3, [r3, #4]
 800d844:	461a      	mov	r2, r3
 800d846:	f04f 0300 	mov.w	r3, #0
 800d84a:	4620      	mov	r0, r4
 800d84c:	4629      	mov	r1, r5
 800d84e:	f7f3 f9d9 	bl	8000c04 <__aeabi_uldivmod>
 800d852:	4602      	mov	r2, r0
 800d854:	460b      	mov	r3, r1
 800d856:	4613      	mov	r3, r2
 800d858:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d85a:	693b      	ldr	r3, [r7, #16]
 800d85c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d860:	d308      	bcc.n	800d874 <UART_SetConfig+0x2d0>
 800d862:	693b      	ldr	r3, [r7, #16]
 800d864:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d868:	d204      	bcs.n	800d874 <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	693a      	ldr	r2, [r7, #16]
 800d870:	60da      	str	r2, [r3, #12]
 800d872:	e0cf      	b.n	800da14 <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 800d874:	2301      	movs	r3, #1
 800d876:	76bb      	strb	r3, [r7, #26]
 800d878:	e0cc      	b.n	800da14 <UART_SetConfig+0x470>
 800d87a:	bf00      	nop
 800d87c:	cfff69f3 	.word	0xcfff69f3
 800d880:	40008000 	.word	0x40008000
 800d884:	40013800 	.word	0x40013800
 800d888:	40004400 	.word	0x40004400
 800d88c:	00f42400 	.word	0x00f42400
 800d890:	080226a4 	.word	0x080226a4
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	69db      	ldr	r3, [r3, #28]
 800d898:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d89c:	d165      	bne.n	800d96a <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 800d89e:	7efb      	ldrb	r3, [r7, #27]
 800d8a0:	2b08      	cmp	r3, #8
 800d8a2:	d828      	bhi.n	800d8f6 <UART_SetConfig+0x352>
 800d8a4:	a201      	add	r2, pc, #4	; (adr r2, 800d8ac <UART_SetConfig+0x308>)
 800d8a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8aa:	bf00      	nop
 800d8ac:	0800d8d1 	.word	0x0800d8d1
 800d8b0:	0800d8d9 	.word	0x0800d8d9
 800d8b4:	0800d8e1 	.word	0x0800d8e1
 800d8b8:	0800d8f7 	.word	0x0800d8f7
 800d8bc:	0800d8e7 	.word	0x0800d8e7
 800d8c0:	0800d8f7 	.word	0x0800d8f7
 800d8c4:	0800d8f7 	.word	0x0800d8f7
 800d8c8:	0800d8f7 	.word	0x0800d8f7
 800d8cc:	0800d8ef 	.word	0x0800d8ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d8d0:	f7fd fd80 	bl	800b3d4 <HAL_RCC_GetPCLK1Freq>
 800d8d4:	6178      	str	r0, [r7, #20]
        break;
 800d8d6:	e013      	b.n	800d900 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d8d8:	f7fd fd8e 	bl	800b3f8 <HAL_RCC_GetPCLK2Freq>
 800d8dc:	6178      	str	r0, [r7, #20]
        break;
 800d8de:	e00f      	b.n	800d900 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d8e0:	4b56      	ldr	r3, [pc, #344]	; (800da3c <UART_SetConfig+0x498>)
 800d8e2:	617b      	str	r3, [r7, #20]
        break;
 800d8e4:	e00c      	b.n	800d900 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d8e6:	f7fd fcc1 	bl	800b26c <HAL_RCC_GetSysClockFreq>
 800d8ea:	6178      	str	r0, [r7, #20]
        break;
 800d8ec:	e008      	b.n	800d900 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d8ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d8f2:	617b      	str	r3, [r7, #20]
        break;
 800d8f4:	e004      	b.n	800d900 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800d8fa:	2301      	movs	r3, #1
 800d8fc:	76bb      	strb	r3, [r7, #26]
        break;
 800d8fe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d900:	697b      	ldr	r3, [r7, #20]
 800d902:	2b00      	cmp	r3, #0
 800d904:	f000 8086 	beq.w	800da14 <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d90c:	4a4c      	ldr	r2, [pc, #304]	; (800da40 <UART_SetConfig+0x49c>)
 800d90e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d912:	461a      	mov	r2, r3
 800d914:	697b      	ldr	r3, [r7, #20]
 800d916:	fbb3 f3f2 	udiv	r3, r3, r2
 800d91a:	005a      	lsls	r2, r3, #1
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	685b      	ldr	r3, [r3, #4]
 800d920:	085b      	lsrs	r3, r3, #1
 800d922:	441a      	add	r2, r3
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	685b      	ldr	r3, [r3, #4]
 800d928:	fbb2 f3f3 	udiv	r3, r2, r3
 800d92c:	b29b      	uxth	r3, r3
 800d92e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d930:	693b      	ldr	r3, [r7, #16]
 800d932:	2b0f      	cmp	r3, #15
 800d934:	d916      	bls.n	800d964 <UART_SetConfig+0x3c0>
 800d936:	693b      	ldr	r3, [r7, #16]
 800d938:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d93c:	d212      	bcs.n	800d964 <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d93e:	693b      	ldr	r3, [r7, #16]
 800d940:	b29b      	uxth	r3, r3
 800d942:	f023 030f 	bic.w	r3, r3, #15
 800d946:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d948:	693b      	ldr	r3, [r7, #16]
 800d94a:	085b      	lsrs	r3, r3, #1
 800d94c:	b29b      	uxth	r3, r3
 800d94e:	f003 0307 	and.w	r3, r3, #7
 800d952:	b29a      	uxth	r2, r3
 800d954:	89fb      	ldrh	r3, [r7, #14]
 800d956:	4313      	orrs	r3, r2
 800d958:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	89fa      	ldrh	r2, [r7, #14]
 800d960:	60da      	str	r2, [r3, #12]
 800d962:	e057      	b.n	800da14 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 800d964:	2301      	movs	r3, #1
 800d966:	76bb      	strb	r3, [r7, #26]
 800d968:	e054      	b.n	800da14 <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d96a:	7efb      	ldrb	r3, [r7, #27]
 800d96c:	2b08      	cmp	r3, #8
 800d96e:	d828      	bhi.n	800d9c2 <UART_SetConfig+0x41e>
 800d970:	a201      	add	r2, pc, #4	; (adr r2, 800d978 <UART_SetConfig+0x3d4>)
 800d972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d976:	bf00      	nop
 800d978:	0800d99d 	.word	0x0800d99d
 800d97c:	0800d9a5 	.word	0x0800d9a5
 800d980:	0800d9ad 	.word	0x0800d9ad
 800d984:	0800d9c3 	.word	0x0800d9c3
 800d988:	0800d9b3 	.word	0x0800d9b3
 800d98c:	0800d9c3 	.word	0x0800d9c3
 800d990:	0800d9c3 	.word	0x0800d9c3
 800d994:	0800d9c3 	.word	0x0800d9c3
 800d998:	0800d9bb 	.word	0x0800d9bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d99c:	f7fd fd1a 	bl	800b3d4 <HAL_RCC_GetPCLK1Freq>
 800d9a0:	6178      	str	r0, [r7, #20]
        break;
 800d9a2:	e013      	b.n	800d9cc <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d9a4:	f7fd fd28 	bl	800b3f8 <HAL_RCC_GetPCLK2Freq>
 800d9a8:	6178      	str	r0, [r7, #20]
        break;
 800d9aa:	e00f      	b.n	800d9cc <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d9ac:	4b23      	ldr	r3, [pc, #140]	; (800da3c <UART_SetConfig+0x498>)
 800d9ae:	617b      	str	r3, [r7, #20]
        break;
 800d9b0:	e00c      	b.n	800d9cc <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d9b2:	f7fd fc5b 	bl	800b26c <HAL_RCC_GetSysClockFreq>
 800d9b6:	6178      	str	r0, [r7, #20]
        break;
 800d9b8:	e008      	b.n	800d9cc <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d9ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d9be:	617b      	str	r3, [r7, #20]
        break;
 800d9c0:	e004      	b.n	800d9cc <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800d9c6:	2301      	movs	r3, #1
 800d9c8:	76bb      	strb	r3, [r7, #26]
        break;
 800d9ca:	bf00      	nop
    }

    if (pclk != 0U)
 800d9cc:	697b      	ldr	r3, [r7, #20]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d020      	beq.n	800da14 <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9d6:	4a1a      	ldr	r2, [pc, #104]	; (800da40 <UART_SetConfig+0x49c>)
 800d9d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d9dc:	461a      	mov	r2, r3
 800d9de:	697b      	ldr	r3, [r7, #20]
 800d9e0:	fbb3 f2f2 	udiv	r2, r3, r2
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	685b      	ldr	r3, [r3, #4]
 800d9e8:	085b      	lsrs	r3, r3, #1
 800d9ea:	441a      	add	r2, r3
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	685b      	ldr	r3, [r3, #4]
 800d9f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9f4:	b29b      	uxth	r3, r3
 800d9f6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d9f8:	693b      	ldr	r3, [r7, #16]
 800d9fa:	2b0f      	cmp	r3, #15
 800d9fc:	d908      	bls.n	800da10 <UART_SetConfig+0x46c>
 800d9fe:	693b      	ldr	r3, [r7, #16]
 800da00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800da04:	d204      	bcs.n	800da10 <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	693a      	ldr	r2, [r7, #16]
 800da0c:	60da      	str	r2, [r3, #12]
 800da0e:	e001      	b.n	800da14 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 800da10:	2301      	movs	r3, #1
 800da12:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	2201      	movs	r2, #1
 800da18:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	2201      	movs	r2, #1
 800da20:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	2200      	movs	r2, #0
 800da28:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	2200      	movs	r2, #0
 800da2e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800da30:	7ebb      	ldrb	r3, [r7, #26]
}
 800da32:	4618      	mov	r0, r3
 800da34:	3720      	adds	r7, #32
 800da36:	46bd      	mov	sp, r7
 800da38:	bdb0      	pop	{r4, r5, r7, pc}
 800da3a:	bf00      	nop
 800da3c:	00f42400 	.word	0x00f42400
 800da40:	080226a4 	.word	0x080226a4

0800da44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800da44:	b480      	push	{r7}
 800da46:	b083      	sub	sp, #12
 800da48:	af00      	add	r7, sp, #0
 800da4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da50:	f003 0301 	and.w	r3, r3, #1
 800da54:	2b00      	cmp	r3, #0
 800da56:	d00a      	beq.n	800da6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	685b      	ldr	r3, [r3, #4]
 800da5e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	430a      	orrs	r2, r1
 800da6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da72:	f003 0302 	and.w	r3, r3, #2
 800da76:	2b00      	cmp	r3, #0
 800da78:	d00a      	beq.n	800da90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	685b      	ldr	r3, [r3, #4]
 800da80:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	430a      	orrs	r2, r1
 800da8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da94:	f003 0304 	and.w	r3, r3, #4
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d00a      	beq.n	800dab2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	685b      	ldr	r3, [r3, #4]
 800daa2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	430a      	orrs	r2, r1
 800dab0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dab6:	f003 0308 	and.w	r3, r3, #8
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d00a      	beq.n	800dad4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	685b      	ldr	r3, [r3, #4]
 800dac4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	430a      	orrs	r2, r1
 800dad2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dad8:	f003 0310 	and.w	r3, r3, #16
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d00a      	beq.n	800daf6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	689b      	ldr	r3, [r3, #8]
 800dae6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	430a      	orrs	r2, r1
 800daf4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dafa:	f003 0320 	and.w	r3, r3, #32
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d00a      	beq.n	800db18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	689b      	ldr	r3, [r3, #8]
 800db08:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	430a      	orrs	r2, r1
 800db16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800db20:	2b00      	cmp	r3, #0
 800db22:	d01a      	beq.n	800db5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	685b      	ldr	r3, [r3, #4]
 800db2a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	430a      	orrs	r2, r1
 800db38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800db3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800db42:	d10a      	bne.n	800db5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	685b      	ldr	r3, [r3, #4]
 800db4a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	430a      	orrs	r2, r1
 800db58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800db62:	2b00      	cmp	r3, #0
 800db64:	d00a      	beq.n	800db7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	685b      	ldr	r3, [r3, #4]
 800db6c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	430a      	orrs	r2, r1
 800db7a:	605a      	str	r2, [r3, #4]
  }
}
 800db7c:	bf00      	nop
 800db7e:	370c      	adds	r7, #12
 800db80:	46bd      	mov	sp, r7
 800db82:	bc80      	pop	{r7}
 800db84:	4770      	bx	lr

0800db86 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800db86:	b580      	push	{r7, lr}
 800db88:	b086      	sub	sp, #24
 800db8a:	af02      	add	r7, sp, #8
 800db8c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	2200      	movs	r2, #0
 800db92:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800db96:	f7f7 fbb5 	bl	8005304 <HAL_GetTick>
 800db9a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	f003 0308 	and.w	r3, r3, #8
 800dba6:	2b08      	cmp	r3, #8
 800dba8:	d10e      	bne.n	800dbc8 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dbaa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800dbae:	9300      	str	r3, [sp, #0]
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	2200      	movs	r2, #0
 800dbb4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800dbb8:	6878      	ldr	r0, [r7, #4]
 800dbba:	f000 f82f 	bl	800dc1c <UART_WaitOnFlagUntilTimeout>
 800dbbe:	4603      	mov	r3, r0
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d001      	beq.n	800dbc8 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dbc4:	2303      	movs	r3, #3
 800dbc6:	e025      	b.n	800dc14 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	f003 0304 	and.w	r3, r3, #4
 800dbd2:	2b04      	cmp	r3, #4
 800dbd4:	d10e      	bne.n	800dbf4 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dbd6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800dbda:	9300      	str	r3, [sp, #0]
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	2200      	movs	r2, #0
 800dbe0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800dbe4:	6878      	ldr	r0, [r7, #4]
 800dbe6:	f000 f819 	bl	800dc1c <UART_WaitOnFlagUntilTimeout>
 800dbea:	4603      	mov	r3, r0
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d001      	beq.n	800dbf4 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dbf0:	2303      	movs	r3, #3
 800dbf2:	e00f      	b.n	800dc14 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	2220      	movs	r2, #32
 800dbf8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	2220      	movs	r2, #32
 800dc00:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	2200      	movs	r2, #0
 800dc08:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	2200      	movs	r2, #0
 800dc0e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800dc12:	2300      	movs	r3, #0
}
 800dc14:	4618      	mov	r0, r3
 800dc16:	3710      	adds	r7, #16
 800dc18:	46bd      	mov	sp, r7
 800dc1a:	bd80      	pop	{r7, pc}

0800dc1c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800dc1c:	b580      	push	{r7, lr}
 800dc1e:	b084      	sub	sp, #16
 800dc20:	af00      	add	r7, sp, #0
 800dc22:	60f8      	str	r0, [r7, #12]
 800dc24:	60b9      	str	r1, [r7, #8]
 800dc26:	603b      	str	r3, [r7, #0]
 800dc28:	4613      	mov	r3, r2
 800dc2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dc2c:	e062      	b.n	800dcf4 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800dc2e:	69bb      	ldr	r3, [r7, #24]
 800dc30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc34:	d05e      	beq.n	800dcf4 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dc36:	f7f7 fb65 	bl	8005304 <HAL_GetTick>
 800dc3a:	4602      	mov	r2, r0
 800dc3c:	683b      	ldr	r3, [r7, #0]
 800dc3e:	1ad3      	subs	r3, r2, r3
 800dc40:	69ba      	ldr	r2, [r7, #24]
 800dc42:	429a      	cmp	r2, r3
 800dc44:	d302      	bcc.n	800dc4c <UART_WaitOnFlagUntilTimeout+0x30>
 800dc46:	69bb      	ldr	r3, [r7, #24]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d11d      	bne.n	800dc88 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	681a      	ldr	r2, [r3, #0]
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800dc5a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	689a      	ldr	r2, [r3, #8]
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	f022 0201 	bic.w	r2, r2, #1
 800dc6a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	2220      	movs	r2, #32
 800dc70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	2220      	movs	r2, #32
 800dc78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	2200      	movs	r2, #0
 800dc80:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800dc84:	2303      	movs	r3, #3
 800dc86:	e045      	b.n	800dd14 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	f003 0304 	and.w	r3, r3, #4
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d02e      	beq.n	800dcf4 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	69db      	ldr	r3, [r3, #28]
 800dc9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dca0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dca4:	d126      	bne.n	800dcf4 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dcae:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	681a      	ldr	r2, [r3, #0]
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800dcbe:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	689a      	ldr	r2, [r3, #8]
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f022 0201 	bic.w	r2, r2, #1
 800dcce:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	2220      	movs	r2, #32
 800dcd4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	2220      	movs	r2, #32
 800dcdc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	2220      	movs	r2, #32
 800dce4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	2200      	movs	r2, #0
 800dcec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800dcf0:	2303      	movs	r3, #3
 800dcf2:	e00f      	b.n	800dd14 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	69da      	ldr	r2, [r3, #28]
 800dcfa:	68bb      	ldr	r3, [r7, #8]
 800dcfc:	4013      	ands	r3, r2
 800dcfe:	68ba      	ldr	r2, [r7, #8]
 800dd00:	429a      	cmp	r2, r3
 800dd02:	bf0c      	ite	eq
 800dd04:	2301      	moveq	r3, #1
 800dd06:	2300      	movne	r3, #0
 800dd08:	b2db      	uxtb	r3, r3
 800dd0a:	461a      	mov	r2, r3
 800dd0c:	79fb      	ldrb	r3, [r7, #7]
 800dd0e:	429a      	cmp	r2, r3
 800dd10:	d08d      	beq.n	800dc2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800dd12:	2300      	movs	r3, #0
}
 800dd14:	4618      	mov	r0, r3
 800dd16:	3710      	adds	r7, #16
 800dd18:	46bd      	mov	sp, r7
 800dd1a:	bd80      	pop	{r7, pc}

0800dd1c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dd1c:	b480      	push	{r7}
 800dd1e:	b085      	sub	sp, #20
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	60f8      	str	r0, [r7, #12]
 800dd24:	60b9      	str	r1, [r7, #8]
 800dd26:	4613      	mov	r3, r2
 800dd28:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	68ba      	ldr	r2, [r7, #8]
 800dd2e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	88fa      	ldrh	r2, [r7, #6]
 800dd34:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	88fa      	ldrh	r2, [r7, #6]
 800dd3c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	2200      	movs	r2, #0
 800dd44:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	689b      	ldr	r3, [r3, #8]
 800dd4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dd4e:	d10e      	bne.n	800dd6e <UART_Start_Receive_IT+0x52>
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	691b      	ldr	r3, [r3, #16]
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d105      	bne.n	800dd64 <UART_Start_Receive_IT+0x48>
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800dd5e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800dd62:	e02d      	b.n	800ddc0 <UART_Start_Receive_IT+0xa4>
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	22ff      	movs	r2, #255	; 0xff
 800dd68:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800dd6c:	e028      	b.n	800ddc0 <UART_Start_Receive_IT+0xa4>
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	689b      	ldr	r3, [r3, #8]
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d10d      	bne.n	800dd92 <UART_Start_Receive_IT+0x76>
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	691b      	ldr	r3, [r3, #16]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d104      	bne.n	800dd88 <UART_Start_Receive_IT+0x6c>
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	22ff      	movs	r2, #255	; 0xff
 800dd82:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800dd86:	e01b      	b.n	800ddc0 <UART_Start_Receive_IT+0xa4>
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	227f      	movs	r2, #127	; 0x7f
 800dd8c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800dd90:	e016      	b.n	800ddc0 <UART_Start_Receive_IT+0xa4>
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	689b      	ldr	r3, [r3, #8]
 800dd96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800dd9a:	d10d      	bne.n	800ddb8 <UART_Start_Receive_IT+0x9c>
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	691b      	ldr	r3, [r3, #16]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d104      	bne.n	800ddae <UART_Start_Receive_IT+0x92>
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	227f      	movs	r2, #127	; 0x7f
 800dda8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ddac:	e008      	b.n	800ddc0 <UART_Start_Receive_IT+0xa4>
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	223f      	movs	r2, #63	; 0x3f
 800ddb2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ddb6:	e003      	b.n	800ddc0 <UART_Start_Receive_IT+0xa4>
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	2200      	movs	r2, #0
 800ddbc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	2200      	movs	r2, #0
 800ddc4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	2222      	movs	r2, #34	; 0x22
 800ddcc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	689a      	ldr	r2, [r3, #8]
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	f042 0201 	orr.w	r2, r2, #1
 800ddde:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dde4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800dde8:	d12a      	bne.n	800de40 <UART_Start_Receive_IT+0x124>
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800ddf0:	88fa      	ldrh	r2, [r7, #6]
 800ddf2:	429a      	cmp	r2, r3
 800ddf4:	d324      	bcc.n	800de40 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	689b      	ldr	r3, [r3, #8]
 800ddfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ddfe:	d107      	bne.n	800de10 <UART_Start_Receive_IT+0xf4>
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	691b      	ldr	r3, [r3, #16]
 800de04:	2b00      	cmp	r3, #0
 800de06:	d103      	bne.n	800de10 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	4a1e      	ldr	r2, [pc, #120]	; (800de84 <UART_Start_Receive_IT+0x168>)
 800de0c:	671a      	str	r2, [r3, #112]	; 0x70
 800de0e:	e002      	b.n	800de16 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	4a1d      	ldr	r2, [pc, #116]	; (800de88 <UART_Start_Receive_IT+0x16c>)
 800de14:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	2200      	movs	r2, #0
 800de1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	681a      	ldr	r2, [r3, #0]
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800de2c:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	689a      	ldr	r2, [r3, #8]
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800de3c:	609a      	str	r2, [r3, #8]
 800de3e:	e01b      	b.n	800de78 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	689b      	ldr	r3, [r3, #8]
 800de44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800de48:	d107      	bne.n	800de5a <UART_Start_Receive_IT+0x13e>
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	691b      	ldr	r3, [r3, #16]
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d103      	bne.n	800de5a <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	4a0d      	ldr	r2, [pc, #52]	; (800de8c <UART_Start_Receive_IT+0x170>)
 800de56:	671a      	str	r2, [r3, #112]	; 0x70
 800de58:	e002      	b.n	800de60 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	4a0c      	ldr	r2, [pc, #48]	; (800de90 <UART_Start_Receive_IT+0x174>)
 800de5e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	2200      	movs	r2, #0
 800de64:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	681a      	ldr	r2, [r3, #0]
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800de76:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800de78:	2300      	movs	r3, #0
}
 800de7a:	4618      	mov	r0, r3
 800de7c:	3714      	adds	r7, #20
 800de7e:	46bd      	mov	sp, r7
 800de80:	bc80      	pop	{r7}
 800de82:	4770      	bx	lr
 800de84:	0800e435 	.word	0x0800e435
 800de88:	0800e231 	.word	0x0800e231
 800de8c:	0800e159 	.word	0x0800e159
 800de90:	0800e081 	.word	0x0800e081

0800de94 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800de94:	b480      	push	{r7}
 800de96:	b083      	sub	sp, #12
 800de98:	af00      	add	r7, sp, #0
 800de9a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	681a      	ldr	r2, [r3, #0]
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800deaa:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	689a      	ldr	r2, [r3, #8]
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800deba:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	2220      	movs	r2, #32
 800dec0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800dec4:	bf00      	nop
 800dec6:	370c      	adds	r7, #12
 800dec8:	46bd      	mov	sp, r7
 800deca:	bc80      	pop	{r7}
 800decc:	4770      	bx	lr

0800dece <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dece:	b480      	push	{r7}
 800ded0:	b083      	sub	sp, #12
 800ded2:	af00      	add	r7, sp, #0
 800ded4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	681a      	ldr	r2, [r3, #0]
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800dee4:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	689b      	ldr	r3, [r3, #8]
 800deec:	687a      	ldr	r2, [r7, #4]
 800deee:	6812      	ldr	r2, [r2, #0]
 800def0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800def4:	f023 0301 	bic.w	r3, r3, #1
 800def8:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800defe:	2b01      	cmp	r3, #1
 800df00:	d107      	bne.n	800df12 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	681a      	ldr	r2, [r3, #0]
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	f022 0210 	bic.w	r2, r2, #16
 800df10:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	2220      	movs	r2, #32
 800df16:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	2200      	movs	r2, #0
 800df1e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	2200      	movs	r2, #0
 800df24:	671a      	str	r2, [r3, #112]	; 0x70
}
 800df26:	bf00      	nop
 800df28:	370c      	adds	r7, #12
 800df2a:	46bd      	mov	sp, r7
 800df2c:	bc80      	pop	{r7}
 800df2e:	4770      	bx	lr

0800df30 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b084      	sub	sp, #16
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df3c:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	f003 0320 	and.w	r3, r3, #32
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d114      	bne.n	800df76 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	2200      	movs	r2, #0
 800df50:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	689a      	ldr	r2, [r3, #8]
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800df62:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	681a      	ldr	r2, [r3, #0]
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800df72:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800df74:	e002      	b.n	800df7c <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800df76:	68f8      	ldr	r0, [r7, #12]
 800df78:	f7f8 f808 	bl	8005f8c <HAL_UART_TxCpltCallback>
}
 800df7c:	bf00      	nop
 800df7e:	3710      	adds	r7, #16
 800df80:	46bd      	mov	sp, r7
 800df82:	bd80      	pop	{r7, pc}

0800df84 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b084      	sub	sp, #16
 800df88:	af00      	add	r7, sp, #0
 800df8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df90:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800df92:	68f8      	ldr	r0, [r7, #12]
 800df94:	f7ff fae8 	bl	800d568 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800df98:	bf00      	nop
 800df9a:	3710      	adds	r7, #16
 800df9c:	46bd      	mov	sp, r7
 800df9e:	bd80      	pop	{r7, pc}

0800dfa0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800dfa0:	b580      	push	{r7, lr}
 800dfa2:	b086      	sub	sp, #24
 800dfa4:	af00      	add	r7, sp, #0
 800dfa6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfac:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800dfae:	697b      	ldr	r3, [r7, #20]
 800dfb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dfb4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800dfb6:	697b      	ldr	r3, [r7, #20]
 800dfb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dfbc:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800dfbe:	697b      	ldr	r3, [r7, #20]
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	689b      	ldr	r3, [r3, #8]
 800dfc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dfc8:	2b80      	cmp	r3, #128	; 0x80
 800dfca:	d109      	bne.n	800dfe0 <UART_DMAError+0x40>
 800dfcc:	693b      	ldr	r3, [r7, #16]
 800dfce:	2b21      	cmp	r3, #33	; 0x21
 800dfd0:	d106      	bne.n	800dfe0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800dfd2:	697b      	ldr	r3, [r7, #20]
 800dfd4:	2200      	movs	r2, #0
 800dfd6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800dfda:	6978      	ldr	r0, [r7, #20]
 800dfdc:	f7ff ff5a 	bl	800de94 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800dfe0:	697b      	ldr	r3, [r7, #20]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	689b      	ldr	r3, [r3, #8]
 800dfe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dfea:	2b40      	cmp	r3, #64	; 0x40
 800dfec:	d109      	bne.n	800e002 <UART_DMAError+0x62>
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	2b22      	cmp	r3, #34	; 0x22
 800dff2:	d106      	bne.n	800e002 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800dff4:	697b      	ldr	r3, [r7, #20]
 800dff6:	2200      	movs	r2, #0
 800dff8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800dffc:	6978      	ldr	r0, [r7, #20]
 800dffe:	f7ff ff66 	bl	800dece <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e002:	697b      	ldr	r3, [r7, #20]
 800e004:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e008:	f043 0210 	orr.w	r2, r3, #16
 800e00c:	697b      	ldr	r3, [r7, #20]
 800e00e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e012:	6978      	ldr	r0, [r7, #20]
 800e014:	f7ff fab1 	bl	800d57a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e018:	bf00      	nop
 800e01a:	3718      	adds	r7, #24
 800e01c:	46bd      	mov	sp, r7
 800e01e:	bd80      	pop	{r7, pc}

0800e020 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	b084      	sub	sp, #16
 800e024:	af00      	add	r7, sp, #0
 800e026:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e02c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	2200      	movs	r2, #0
 800e032:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	2200      	movs	r2, #0
 800e03a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e03e:	68f8      	ldr	r0, [r7, #12]
 800e040:	f7ff fa9b 	bl	800d57a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e044:	bf00      	nop
 800e046:	3710      	adds	r7, #16
 800e048:	46bd      	mov	sp, r7
 800e04a:	bd80      	pop	{r7, pc}

0800e04c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e04c:	b580      	push	{r7, lr}
 800e04e:	b082      	sub	sp, #8
 800e050:	af00      	add	r7, sp, #0
 800e052:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	681a      	ldr	r2, [r3, #0]
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e062:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	2220      	movs	r2, #32
 800e068:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	2200      	movs	r2, #0
 800e070:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e072:	6878      	ldr	r0, [r7, #4]
 800e074:	f7f7 ff8a 	bl	8005f8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e078:	bf00      	nop
 800e07a:	3708      	adds	r7, #8
 800e07c:	46bd      	mov	sp, r7
 800e07e:	bd80      	pop	{r7, pc}

0800e080 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e080:	b580      	push	{r7, lr}
 800e082:	b084      	sub	sp, #16
 800e084:	af00      	add	r7, sp, #0
 800e086:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e08e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e096:	2b22      	cmp	r3, #34	; 0x22
 800e098:	d152      	bne.n	800e140 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0a0:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e0a2:	89bb      	ldrh	r3, [r7, #12]
 800e0a4:	b2d9      	uxtb	r1, r3
 800e0a6:	89fb      	ldrh	r3, [r7, #14]
 800e0a8:	b2da      	uxtb	r2, r3
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e0ae:	400a      	ands	r2, r1
 800e0b0:	b2d2      	uxtb	r2, r2
 800e0b2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e0b8:	1c5a      	adds	r2, r3, #1
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e0c4:	b29b      	uxth	r3, r3
 800e0c6:	3b01      	subs	r3, #1
 800e0c8:	b29a      	uxth	r2, r3
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e0d6:	b29b      	uxth	r3, r3
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d139      	bne.n	800e150 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	681a      	ldr	r2, [r3, #0]
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e0ea:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	689a      	ldr	r2, [r3, #8]
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	f022 0201 	bic.w	r2, r2, #1
 800e0fa:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	2220      	movs	r2, #32
 800e100:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	2200      	movs	r2, #0
 800e108:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e10e:	2b01      	cmp	r3, #1
 800e110:	d10f      	bne.n	800e132 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	681a      	ldr	r2, [r3, #0]
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	f022 0210 	bic.w	r2, r2, #16
 800e120:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e128:	4619      	mov	r1, r3
 800e12a:	6878      	ldr	r0, [r7, #4]
 800e12c:	f7ff fa2e 	bl	800d58c <HAL_UARTEx_RxEventCallback>
 800e130:	e002      	b.n	800e138 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800e132:	6878      	ldr	r0, [r7, #4]
 800e134:	f7f7 ff38 	bl	8005fa8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	2200      	movs	r2, #0
 800e13c:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e13e:	e007      	b.n	800e150 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	699a      	ldr	r2, [r3, #24]
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	f042 0208 	orr.w	r2, r2, #8
 800e14e:	619a      	str	r2, [r3, #24]
}
 800e150:	bf00      	nop
 800e152:	3710      	adds	r7, #16
 800e154:	46bd      	mov	sp, r7
 800e156:	bd80      	pop	{r7, pc}

0800e158 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e158:	b580      	push	{r7, lr}
 800e15a:	b084      	sub	sp, #16
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e166:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e16e:	2b22      	cmp	r3, #34	; 0x22
 800e170:	d152      	bne.n	800e218 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e178:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e17e:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800e180:	89ba      	ldrh	r2, [r7, #12]
 800e182:	89fb      	ldrh	r3, [r7, #14]
 800e184:	4013      	ands	r3, r2
 800e186:	b29a      	uxth	r2, r3
 800e188:	68bb      	ldr	r3, [r7, #8]
 800e18a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e190:	1c9a      	adds	r2, r3, #2
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e19c:	b29b      	uxth	r3, r3
 800e19e:	3b01      	subs	r3, #1
 800e1a0:	b29a      	uxth	r2, r3
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e1ae:	b29b      	uxth	r3, r3
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d139      	bne.n	800e228 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	681a      	ldr	r2, [r3, #0]
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e1c2:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	689a      	ldr	r2, [r3, #8]
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	f022 0201 	bic.w	r2, r2, #1
 800e1d2:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	2220      	movs	r2, #32
 800e1d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	2200      	movs	r2, #0
 800e1e0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e1e6:	2b01      	cmp	r3, #1
 800e1e8:	d10f      	bne.n	800e20a <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	681a      	ldr	r2, [r3, #0]
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	f022 0210 	bic.w	r2, r2, #16
 800e1f8:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e200:	4619      	mov	r1, r3
 800e202:	6878      	ldr	r0, [r7, #4]
 800e204:	f7ff f9c2 	bl	800d58c <HAL_UARTEx_RxEventCallback>
 800e208:	e002      	b.n	800e210 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800e20a:	6878      	ldr	r0, [r7, #4]
 800e20c:	f7f7 fecc 	bl	8005fa8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	2200      	movs	r2, #0
 800e214:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e216:	e007      	b.n	800e228 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	699a      	ldr	r2, [r3, #24]
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	f042 0208 	orr.w	r2, r2, #8
 800e226:	619a      	str	r2, [r3, #24]
}
 800e228:	bf00      	nop
 800e22a:	3710      	adds	r7, #16
 800e22c:	46bd      	mov	sp, r7
 800e22e:	bd80      	pop	{r7, pc}

0800e230 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e230:	b580      	push	{r7, lr}
 800e232:	b088      	sub	sp, #32
 800e234:	af00      	add	r7, sp, #0
 800e236:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e23e:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	69db      	ldr	r3, [r3, #28]
 800e246:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	689b      	ldr	r3, [r3, #8]
 800e256:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e25e:	2b22      	cmp	r3, #34	; 0x22
 800e260:	f040 80da 	bne.w	800e418 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800e26a:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e26c:	e0aa      	b.n	800e3c4 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e274:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e276:	89bb      	ldrh	r3, [r7, #12]
 800e278:	b2d9      	uxtb	r1, r3
 800e27a:	8b7b      	ldrh	r3, [r7, #26]
 800e27c:	b2da      	uxtb	r2, r3
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e282:	400a      	ands	r2, r1
 800e284:	b2d2      	uxtb	r2, r2
 800e286:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e28c:	1c5a      	adds	r2, r3, #1
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e298:	b29b      	uxth	r3, r3
 800e29a:	3b01      	subs	r3, #1
 800e29c:	b29a      	uxth	r2, r3
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	69db      	ldr	r3, [r3, #28]
 800e2aa:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e2ac:	69fb      	ldr	r3, [r7, #28]
 800e2ae:	f003 0307 	and.w	r3, r3, #7
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d04d      	beq.n	800e352 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e2b6:	69fb      	ldr	r3, [r7, #28]
 800e2b8:	f003 0301 	and.w	r3, r3, #1
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d010      	beq.n	800e2e2 <UART_RxISR_8BIT_FIFOEN+0xb2>
 800e2c0:	697b      	ldr	r3, [r7, #20]
 800e2c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d00b      	beq.n	800e2e2 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	2201      	movs	r2, #1
 800e2d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e2d8:	f043 0201 	orr.w	r2, r3, #1
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e2e2:	69fb      	ldr	r3, [r7, #28]
 800e2e4:	f003 0302 	and.w	r3, r3, #2
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d010      	beq.n	800e30e <UART_RxISR_8BIT_FIFOEN+0xde>
 800e2ec:	693b      	ldr	r3, [r7, #16]
 800e2ee:	f003 0301 	and.w	r3, r3, #1
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d00b      	beq.n	800e30e <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	2202      	movs	r2, #2
 800e2fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e304:	f043 0204 	orr.w	r2, r3, #4
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e30e:	69fb      	ldr	r3, [r7, #28]
 800e310:	f003 0304 	and.w	r3, r3, #4
 800e314:	2b00      	cmp	r3, #0
 800e316:	d010      	beq.n	800e33a <UART_RxISR_8BIT_FIFOEN+0x10a>
 800e318:	693b      	ldr	r3, [r7, #16]
 800e31a:	f003 0301 	and.w	r3, r3, #1
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d00b      	beq.n	800e33a <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	2204      	movs	r2, #4
 800e328:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e330:	f043 0202 	orr.w	r2, r3, #2
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e340:	2b00      	cmp	r3, #0
 800e342:	d006      	beq.n	800e352 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e344:	6878      	ldr	r0, [r7, #4]
 800e346:	f7ff f918 	bl	800d57a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	2200      	movs	r2, #0
 800e34e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e358:	b29b      	uxth	r3, r3
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d132      	bne.n	800e3c4 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	681a      	ldr	r2, [r3, #0]
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e36c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	689b      	ldr	r3, [r3, #8]
 800e374:	687a      	ldr	r2, [r7, #4]
 800e376:	6812      	ldr	r2, [r2, #0]
 800e378:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e37c:	f023 0301 	bic.w	r3, r3, #1
 800e380:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	2220      	movs	r2, #32
 800e386:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	2200      	movs	r2, #0
 800e38e:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e394:	2b01      	cmp	r3, #1
 800e396:	d10f      	bne.n	800e3b8 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	681a      	ldr	r2, [r3, #0]
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	f022 0210 	bic.w	r2, r2, #16
 800e3a6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e3ae:	4619      	mov	r1, r3
 800e3b0:	6878      	ldr	r0, [r7, #4]
 800e3b2:	f7ff f8eb 	bl	800d58c <HAL_UARTEx_RxEventCallback>
 800e3b6:	e002      	b.n	800e3be <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800e3b8:	6878      	ldr	r0, [r7, #4]
 800e3ba:	f7f7 fdf5 	bl	8005fa8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	2200      	movs	r2, #0
 800e3c2:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e3c4:	89fb      	ldrh	r3, [r7, #14]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d005      	beq.n	800e3d6 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800e3ca:	69fb      	ldr	r3, [r7, #28]
 800e3cc:	f003 0320 	and.w	r3, r3, #32
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	f47f af4c 	bne.w	800e26e <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e3dc:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e3de:	897b      	ldrh	r3, [r7, #10]
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d021      	beq.n	800e428 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800e3ea:	897a      	ldrh	r2, [r7, #10]
 800e3ec:	429a      	cmp	r2, r3
 800e3ee:	d21b      	bcs.n	800e428 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	689a      	ldr	r2, [r3, #8]
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800e3fe:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	4a0b      	ldr	r2, [pc, #44]	; (800e430 <UART_RxISR_8BIT_FIFOEN+0x200>)
 800e404:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	681a      	ldr	r2, [r3, #0]
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	f042 0220 	orr.w	r2, r2, #32
 800e414:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e416:	e007      	b.n	800e428 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	699a      	ldr	r2, [r3, #24]
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	f042 0208 	orr.w	r2, r2, #8
 800e426:	619a      	str	r2, [r3, #24]
}
 800e428:	bf00      	nop
 800e42a:	3720      	adds	r7, #32
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bd80      	pop	{r7, pc}
 800e430:	0800e081 	.word	0x0800e081

0800e434 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e434:	b580      	push	{r7, lr}
 800e436:	b08a      	sub	sp, #40	; 0x28
 800e438:	af00      	add	r7, sp, #0
 800e43a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e442:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	69db      	ldr	r3, [r3, #28]
 800e44a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	689b      	ldr	r3, [r3, #8]
 800e45a:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e462:	2b22      	cmp	r3, #34	; 0x22
 800e464:	f040 80da 	bne.w	800e61c <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800e46e:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e470:	e0aa      	b.n	800e5c8 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e478:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e47e:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800e480:	8aba      	ldrh	r2, [r7, #20]
 800e482:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e484:	4013      	ands	r3, r2
 800e486:	b29a      	uxth	r2, r3
 800e488:	693b      	ldr	r3, [r7, #16]
 800e48a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e490:	1c9a      	adds	r2, r3, #2
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e49c:	b29b      	uxth	r3, r3
 800e49e:	3b01      	subs	r3, #1
 800e4a0:	b29a      	uxth	r2, r3
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	69db      	ldr	r3, [r3, #28]
 800e4ae:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e4b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4b2:	f003 0307 	and.w	r3, r3, #7
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d04d      	beq.n	800e556 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e4ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4bc:	f003 0301 	and.w	r3, r3, #1
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d010      	beq.n	800e4e6 <UART_RxISR_16BIT_FIFOEN+0xb2>
 800e4c4:	69fb      	ldr	r3, [r7, #28]
 800e4c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d00b      	beq.n	800e4e6 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	2201      	movs	r2, #1
 800e4d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e4dc:	f043 0201 	orr.w	r2, r3, #1
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e4e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4e8:	f003 0302 	and.w	r3, r3, #2
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d010      	beq.n	800e512 <UART_RxISR_16BIT_FIFOEN+0xde>
 800e4f0:	69bb      	ldr	r3, [r7, #24]
 800e4f2:	f003 0301 	and.w	r3, r3, #1
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d00b      	beq.n	800e512 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	2202      	movs	r2, #2
 800e500:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e508:	f043 0204 	orr.w	r2, r3, #4
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e514:	f003 0304 	and.w	r3, r3, #4
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d010      	beq.n	800e53e <UART_RxISR_16BIT_FIFOEN+0x10a>
 800e51c:	69bb      	ldr	r3, [r7, #24]
 800e51e:	f003 0301 	and.w	r3, r3, #1
 800e522:	2b00      	cmp	r3, #0
 800e524:	d00b      	beq.n	800e53e <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	2204      	movs	r2, #4
 800e52c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e534:	f043 0202 	orr.w	r2, r3, #2
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e544:	2b00      	cmp	r3, #0
 800e546:	d006      	beq.n	800e556 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e548:	6878      	ldr	r0, [r7, #4]
 800e54a:	f7ff f816 	bl	800d57a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	2200      	movs	r2, #0
 800e552:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e55c:	b29b      	uxth	r3, r3
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d132      	bne.n	800e5c8 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	681a      	ldr	r2, [r3, #0]
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e570:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	689b      	ldr	r3, [r3, #8]
 800e578:	687a      	ldr	r2, [r7, #4]
 800e57a:	6812      	ldr	r2, [r2, #0]
 800e57c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e580:	f023 0301 	bic.w	r3, r3, #1
 800e584:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	2220      	movs	r2, #32
 800e58a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	2200      	movs	r2, #0
 800e592:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e598:	2b01      	cmp	r3, #1
 800e59a:	d10f      	bne.n	800e5bc <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	681a      	ldr	r2, [r3, #0]
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	f022 0210 	bic.w	r2, r2, #16
 800e5aa:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e5b2:	4619      	mov	r1, r3
 800e5b4:	6878      	ldr	r0, [r7, #4]
 800e5b6:	f7fe ffe9 	bl	800d58c <HAL_UARTEx_RxEventCallback>
 800e5ba:	e002      	b.n	800e5c2 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800e5bc:	6878      	ldr	r0, [r7, #4]
 800e5be:	f7f7 fcf3 	bl	8005fa8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	2200      	movs	r2, #0
 800e5c6:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e5c8:	8afb      	ldrh	r3, [r7, #22]
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d005      	beq.n	800e5da <UART_RxISR_16BIT_FIFOEN+0x1a6>
 800e5ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5d0:	f003 0320 	and.w	r3, r3, #32
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	f47f af4c 	bne.w	800e472 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e5e0:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e5e2:	89fb      	ldrh	r3, [r7, #14]
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d021      	beq.n	800e62c <UART_RxISR_16BIT_FIFOEN+0x1f8>
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800e5ee:	89fa      	ldrh	r2, [r7, #14]
 800e5f0:	429a      	cmp	r2, r3
 800e5f2:	d21b      	bcs.n	800e62c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	689a      	ldr	r2, [r3, #8]
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800e602:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	4a0b      	ldr	r2, [pc, #44]	; (800e634 <UART_RxISR_16BIT_FIFOEN+0x200>)
 800e608:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	681a      	ldr	r2, [r3, #0]
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	f042 0220 	orr.w	r2, r2, #32
 800e618:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e61a:	e007      	b.n	800e62c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	699a      	ldr	r2, [r3, #24]
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	f042 0208 	orr.w	r2, r2, #8
 800e62a:	619a      	str	r2, [r3, #24]
}
 800e62c:	bf00      	nop
 800e62e:	3728      	adds	r7, #40	; 0x28
 800e630:	46bd      	mov	sp, r7
 800e632:	bd80      	pop	{r7, pc}
 800e634:	0800e159 	.word	0x0800e159

0800e638 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e638:	b480      	push	{r7}
 800e63a:	b083      	sub	sp, #12
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e640:	bf00      	nop
 800e642:	370c      	adds	r7, #12
 800e644:	46bd      	mov	sp, r7
 800e646:	bc80      	pop	{r7}
 800e648:	4770      	bx	lr

0800e64a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e64a:	b480      	push	{r7}
 800e64c:	b083      	sub	sp, #12
 800e64e:	af00      	add	r7, sp, #0
 800e650:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e652:	bf00      	nop
 800e654:	370c      	adds	r7, #12
 800e656:	46bd      	mov	sp, r7
 800e658:	bc80      	pop	{r7}
 800e65a:	4770      	bx	lr

0800e65c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e65c:	b480      	push	{r7}
 800e65e:	b083      	sub	sp, #12
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e664:	bf00      	nop
 800e666:	370c      	adds	r7, #12
 800e668:	46bd      	mov	sp, r7
 800e66a:	bc80      	pop	{r7}
 800e66c:	4770      	bx	lr

0800e66e <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800e66e:	b580      	push	{r7, lr}
 800e670:	b088      	sub	sp, #32
 800e672:	af02      	add	r7, sp, #8
 800e674:	60f8      	str	r0, [r7, #12]
 800e676:	1d3b      	adds	r3, r7, #4
 800e678:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800e67c:	2300      	movs	r3, #0
 800e67e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e686:	2b01      	cmp	r3, #1
 800e688:	d101      	bne.n	800e68e <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800e68a:	2302      	movs	r3, #2
 800e68c:	e046      	b.n	800e71c <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	2201      	movs	r2, #1
 800e692:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	2224      	movs	r2, #36	; 0x24
 800e69a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	681a      	ldr	r2, [r3, #0]
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	f022 0201 	bic.w	r2, r2, #1
 800e6ac:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800e6ae:	68fb      	ldr	r3, [r7, #12]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	689b      	ldr	r3, [r3, #8]
 800e6b4:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800e6b8:	687a      	ldr	r2, [r7, #4]
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	430a      	orrs	r2, r1
 800e6c0:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d105      	bne.n	800e6d4 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800e6c8:	1d3b      	adds	r3, r7, #4
 800e6ca:	e893 0006 	ldmia.w	r3, {r1, r2}
 800e6ce:	68f8      	ldr	r0, [r7, #12]
 800e6d0:	f000 f900 	bl	800e8d4 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	681a      	ldr	r2, [r3, #0]
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	f042 0201 	orr.w	r2, r2, #1
 800e6e2:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e6e4:	f7f6 fe0e 	bl	8005304 <HAL_GetTick>
 800e6e8:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e6ea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e6ee:	9300      	str	r3, [sp, #0]
 800e6f0:	693b      	ldr	r3, [r7, #16]
 800e6f2:	2200      	movs	r2, #0
 800e6f4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e6f8:	68f8      	ldr	r0, [r7, #12]
 800e6fa:	f7ff fa8f 	bl	800dc1c <UART_WaitOnFlagUntilTimeout>
 800e6fe:	4603      	mov	r3, r0
 800e700:	2b00      	cmp	r3, #0
 800e702:	d002      	beq.n	800e70a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800e704:	2303      	movs	r3, #3
 800e706:	75fb      	strb	r3, [r7, #23]
 800e708:	e003      	b.n	800e712 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	2220      	movs	r2, #32
 800e70e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	2200      	movs	r2, #0
 800e716:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 800e71a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e71c:	4618      	mov	r0, r3
 800e71e:	3718      	adds	r7, #24
 800e720:	46bd      	mov	sp, r7
 800e722:	bd80      	pop	{r7, pc}

0800e724 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800e724:	b480      	push	{r7}
 800e726:	b083      	sub	sp, #12
 800e728:	af00      	add	r7, sp, #0
 800e72a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e732:	2b01      	cmp	r3, #1
 800e734:	d101      	bne.n	800e73a <HAL_UARTEx_EnableStopMode+0x16>
 800e736:	2302      	movs	r3, #2
 800e738:	e010      	b.n	800e75c <HAL_UARTEx_EnableStopMode+0x38>
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	2201      	movs	r2, #1
 800e73e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	681a      	ldr	r2, [r3, #0]
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	f042 0202 	orr.w	r2, r2, #2
 800e750:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	2200      	movs	r2, #0
 800e756:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e75a:	2300      	movs	r3, #0
}
 800e75c:	4618      	mov	r0, r3
 800e75e:	370c      	adds	r7, #12
 800e760:	46bd      	mov	sp, r7
 800e762:	bc80      	pop	{r7}
 800e764:	4770      	bx	lr

0800e766 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800e766:	b580      	push	{r7, lr}
 800e768:	b084      	sub	sp, #16
 800e76a:	af00      	add	r7, sp, #0
 800e76c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e774:	2b01      	cmp	r3, #1
 800e776:	d101      	bne.n	800e77c <HAL_UARTEx_EnableFifoMode+0x16>
 800e778:	2302      	movs	r3, #2
 800e77a:	e02b      	b.n	800e7d4 <HAL_UARTEx_EnableFifoMode+0x6e>
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	2201      	movs	r2, #1
 800e780:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	2224      	movs	r2, #36	; 0x24
 800e788:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	681a      	ldr	r2, [r3, #0]
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	681b      	ldr	r3, [r3, #0]
 800e79e:	f022 0201 	bic.w	r2, r2, #1
 800e7a2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e7aa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800e7b2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	68fa      	ldr	r2, [r7, #12]
 800e7ba:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e7bc:	6878      	ldr	r0, [r7, #4]
 800e7be:	f000 f8ab 	bl	800e918 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	2220      	movs	r2, #32
 800e7c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	2200      	movs	r2, #0
 800e7ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e7d2:	2300      	movs	r3, #0
}
 800e7d4:	4618      	mov	r0, r3
 800e7d6:	3710      	adds	r7, #16
 800e7d8:	46bd      	mov	sp, r7
 800e7da:	bd80      	pop	{r7, pc}

0800e7dc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e7dc:	b580      	push	{r7, lr}
 800e7de:	b084      	sub	sp, #16
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	6078      	str	r0, [r7, #4]
 800e7e4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e7ec:	2b01      	cmp	r3, #1
 800e7ee:	d101      	bne.n	800e7f4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e7f0:	2302      	movs	r3, #2
 800e7f2:	e02d      	b.n	800e850 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	2201      	movs	r2, #1
 800e7f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	2224      	movs	r2, #36	; 0x24
 800e800:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	681a      	ldr	r2, [r3, #0]
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	f022 0201 	bic.w	r2, r2, #1
 800e81a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	689b      	ldr	r3, [r3, #8]
 800e822:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	683a      	ldr	r2, [r7, #0]
 800e82c:	430a      	orrs	r2, r1
 800e82e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e830:	6878      	ldr	r0, [r7, #4]
 800e832:	f000 f871 	bl	800e918 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	68fa      	ldr	r2, [r7, #12]
 800e83c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	2220      	movs	r2, #32
 800e842:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	2200      	movs	r2, #0
 800e84a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e84e:	2300      	movs	r3, #0
}
 800e850:	4618      	mov	r0, r3
 800e852:	3710      	adds	r7, #16
 800e854:	46bd      	mov	sp, r7
 800e856:	bd80      	pop	{r7, pc}

0800e858 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e858:	b580      	push	{r7, lr}
 800e85a:	b084      	sub	sp, #16
 800e85c:	af00      	add	r7, sp, #0
 800e85e:	6078      	str	r0, [r7, #4]
 800e860:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e868:	2b01      	cmp	r3, #1
 800e86a:	d101      	bne.n	800e870 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e86c:	2302      	movs	r3, #2
 800e86e:	e02d      	b.n	800e8cc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	2201      	movs	r2, #1
 800e874:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	2224      	movs	r2, #36	; 0x24
 800e87c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	681a      	ldr	r2, [r3, #0]
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	f022 0201 	bic.w	r2, r2, #1
 800e896:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	689b      	ldr	r3, [r3, #8]
 800e89e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	683a      	ldr	r2, [r7, #0]
 800e8a8:	430a      	orrs	r2, r1
 800e8aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e8ac:	6878      	ldr	r0, [r7, #4]
 800e8ae:	f000 f833 	bl	800e918 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	68fa      	ldr	r2, [r7, #12]
 800e8b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	2220      	movs	r2, #32
 800e8be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	2200      	movs	r2, #0
 800e8c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e8ca:	2300      	movs	r3, #0
}
 800e8cc:	4618      	mov	r0, r3
 800e8ce:	3710      	adds	r7, #16
 800e8d0:	46bd      	mov	sp, r7
 800e8d2:	bd80      	pop	{r7, pc}

0800e8d4 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800e8d4:	b480      	push	{r7}
 800e8d6:	b085      	sub	sp, #20
 800e8d8:	af00      	add	r7, sp, #0
 800e8da:	60f8      	str	r0, [r7, #12]
 800e8dc:	1d3b      	adds	r3, r7, #4
 800e8de:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	685b      	ldr	r3, [r3, #4]
 800e8e8:	f023 0210 	bic.w	r2, r3, #16
 800e8ec:	893b      	ldrh	r3, [r7, #8]
 800e8ee:	4619      	mov	r1, r3
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	430a      	orrs	r2, r1
 800e8f6:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	685b      	ldr	r3, [r3, #4]
 800e8fe:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 800e902:	7abb      	ldrb	r3, [r7, #10]
 800e904:	061a      	lsls	r2, r3, #24
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	430a      	orrs	r2, r1
 800e90c:	605a      	str	r2, [r3, #4]
}
 800e90e:	bf00      	nop
 800e910:	3714      	adds	r7, #20
 800e912:	46bd      	mov	sp, r7
 800e914:	bc80      	pop	{r7}
 800e916:	4770      	bx	lr

0800e918 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e918:	b480      	push	{r7}
 800e91a:	b089      	sub	sp, #36	; 0x24
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800e920:	4a2e      	ldr	r2, [pc, #184]	; (800e9dc <UARTEx_SetNbDataToProcess+0xc4>)
 800e922:	f107 0314 	add.w	r3, r7, #20
 800e926:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e92a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800e92e:	4a2c      	ldr	r2, [pc, #176]	; (800e9e0 <UARTEx_SetNbDataToProcess+0xc8>)
 800e930:	f107 030c 	add.w	r3, r7, #12
 800e934:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e938:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e940:	2b00      	cmp	r3, #0
 800e942:	d108      	bne.n	800e956 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	2201      	movs	r2, #1
 800e948:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	2201      	movs	r2, #1
 800e950:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e954:	e03d      	b.n	800e9d2 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e956:	2308      	movs	r3, #8
 800e958:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e95a:	2308      	movs	r3, #8
 800e95c:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	689b      	ldr	r3, [r3, #8]
 800e964:	0e5b      	lsrs	r3, r3, #25
 800e966:	b2db      	uxtb	r3, r3
 800e968:	f003 0307 	and.w	r3, r3, #7
 800e96c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	689b      	ldr	r3, [r3, #8]
 800e974:	0f5b      	lsrs	r3, r3, #29
 800e976:	b2db      	uxtb	r3, r3
 800e978:	f003 0307 	and.w	r3, r3, #7
 800e97c:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e97e:	7fbb      	ldrb	r3, [r7, #30]
 800e980:	7f3a      	ldrb	r2, [r7, #28]
 800e982:	f107 0120 	add.w	r1, r7, #32
 800e986:	440a      	add	r2, r1
 800e988:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800e98c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e990:	7f3a      	ldrb	r2, [r7, #28]
 800e992:	f107 0120 	add.w	r1, r7, #32
 800e996:	440a      	add	r2, r1
 800e998:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e99c:	fb93 f3f2 	sdiv	r3, r3, r2
 800e9a0:	b29a      	uxth	r2, r3
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e9a8:	7ffb      	ldrb	r3, [r7, #31]
 800e9aa:	7f7a      	ldrb	r2, [r7, #29]
 800e9ac:	f107 0120 	add.w	r1, r7, #32
 800e9b0:	440a      	add	r2, r1
 800e9b2:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800e9b6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e9ba:	7f7a      	ldrb	r2, [r7, #29]
 800e9bc:	f107 0120 	add.w	r1, r7, #32
 800e9c0:	440a      	add	r2, r1
 800e9c2:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e9c6:	fb93 f3f2 	sdiv	r3, r3, r2
 800e9ca:	b29a      	uxth	r2, r3
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800e9d2:	bf00      	nop
 800e9d4:	3724      	adds	r7, #36	; 0x24
 800e9d6:	46bd      	mov	sp, r7
 800e9d8:	bc80      	pop	{r7}
 800e9da:	4770      	bx	lr
 800e9dc:	08021cb8 	.word	0x08021cb8
 800e9e0:	08021cc0 	.word	0x08021cc0

0800e9e4 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800e9e4:	b580      	push	{r7, lr}
 800e9e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */
  //sprintf( myString, "... vor ... SystemApp_Init() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  //ITM_SendChar('x');
  printf( "... MX_LoRaWAN_init() ... \n" );
 800e9e8:	4804      	ldr	r0, [pc, #16]	; (800e9fc <MX_LoRaWAN_Init+0x18>)
 800e9ea:	f012 f941 	bl	8020c70 <puts>
  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800e9ee:	f7f6 facf 	bl	8004f90 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */
  //sprintf( myString, "... nach ... SystemApp_Init() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800e9f2:	f000 f813 	bl	800ea1c <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */
  //sprintf( myString, "... nach ... LoRaWAN_Init() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800e9f6:	bf00      	nop
 800e9f8:	bd80      	pop	{r7, pc}
 800e9fa:	bf00      	nop
 800e9fc:	08021cc8 	.word	0x08021cc8

0800ea00 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800ea00:	b580      	push	{r7, lr}
 800ea02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */
  //sprintf( myString, "... nach ... SystemClock_Config() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  printf( "... MX_LoRaWAN_Process() ... \n" );
 800ea04:	4804      	ldr	r0, [pc, #16]	; (800ea18 <MX_LoRaWAN_Process+0x18>)
 800ea06:	f012 f933 	bl	8020c70 <puts>

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800ea0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ea0e:	f011 f95f 	bl	801fcd0 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800ea12:	bf00      	nop
 800ea14:	bd80      	pop	{r7, pc}
 800ea16:	bf00      	nop
 800ea18:	08021ce4 	.word	0x08021ce4

0800ea1c <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800ea1c:	b580      	push	{r7, lr}
 800ea1e:	b084      	sub	sp, #16
 800ea20:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_1 */
  printf( "... LoRaWAN_Init() ... \n" );
 800ea22:	484a      	ldr	r0, [pc, #296]	; (800eb4c <LoRaWAN_Init+0x130>)
 800ea24:	f012 f924 	bl	8020c70 <puts>
  BSP_LED_Init(LED_BLUE);
  BSP_LED_Init(LED_GREEN);
  BSP_LED_Init(LED_RED);
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
#elif defined(MX_BOARD_PSEUDODRIVER)
  SYS_LED_Init(SYS_LED_BLUE);
 800ea28:	2002      	movs	r0, #2
 800ea2a:	f7f5 fc37 	bl	800429c <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_GREEN);
 800ea2e:	2001      	movs	r0, #1
 800ea30:	f7f5 fc34 	bl	800429c <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_RED);
 800ea34:	2000      	movs	r0, #0
 800ea36:	f7f5 fc31 	bl	800429c <SYS_LED_Init>
  SYS_PB_Init(SYS_BUTTON2, SYS_BUTTON_MODE_EXTI);
 800ea3a:	2101      	movs	r1, #1
 800ea3c:	2002      	movs	r0, #2
 800ea3e:	f7f5 fcb5 	bl	80043ac <SYS_PB_Init>
#else
#error user to provide its board code or to call his board driver functions
#endif  /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

  /* Get LoRa APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 800ea42:	2300      	movs	r3, #0
 800ea44:	9302      	str	r3, [sp, #8]
 800ea46:	2300      	movs	r3, #0
 800ea48:	9301      	str	r3, [sp, #4]
 800ea4a:	2301      	movs	r3, #1
 800ea4c:	9300      	str	r3, [sp, #0]
 800ea4e:	4b40      	ldr	r3, [pc, #256]	; (800eb50 <LoRaWAN_Init+0x134>)
 800ea50:	2200      	movs	r2, #0
 800ea52:	2100      	movs	r1, #0
 800ea54:	2002      	movs	r0, #2
 800ea56:	f011 fd5d 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 800ea5a:	2301      	movs	r3, #1
 800ea5c:	9302      	str	r3, [sp, #8]
 800ea5e:	2302      	movs	r3, #2
 800ea60:	9301      	str	r3, [sp, #4]
 800ea62:	2302      	movs	r3, #2
 800ea64:	9300      	str	r3, [sp, #0]
 800ea66:	4b3b      	ldr	r3, [pc, #236]	; (800eb54 <LoRaWAN_Init+0x138>)
 800ea68:	2200      	movs	r2, #0
 800ea6a:	2100      	movs	r1, #0
 800ea6c:	2002      	movs	r0, #2
 800ea6e:	f011 fd51 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 800ea72:	2301      	movs	r3, #1
 800ea74:	9302      	str	r3, [sp, #8]
 800ea76:	2306      	movs	r3, #6
 800ea78:	9301      	str	r3, [sp, #4]
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	9300      	str	r3, [sp, #0]
 800ea7e:	4b36      	ldr	r3, [pc, #216]	; (800eb58 <LoRaWAN_Init+0x13c>)
 800ea80:	2200      	movs	r2, #0
 800ea82:	2100      	movs	r1, #0
 800ea84:	2002      	movs	r0, #2
 800ea86:	f011 fd45 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));

  UTIL_TIMER_Create(&TxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800ea8a:	2300      	movs	r3, #0
 800ea8c:	9300      	str	r3, [sp, #0]
 800ea8e:	4b33      	ldr	r3, [pc, #204]	; (800eb5c <LoRaWAN_Init+0x140>)
 800ea90:	2200      	movs	r2, #0
 800ea92:	f04f 31ff 	mov.w	r1, #4294967295
 800ea96:	4832      	ldr	r0, [pc, #200]	; (800eb60 <LoRaWAN_Init+0x144>)
 800ea98:	f011 faa0 	bl	801ffdc <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800ea9c:	2300      	movs	r3, #0
 800ea9e:	9300      	str	r3, [sp, #0]
 800eaa0:	4b30      	ldr	r3, [pc, #192]	; (800eb64 <LoRaWAN_Init+0x148>)
 800eaa2:	2200      	movs	r2, #0
 800eaa4:	f04f 31ff 	mov.w	r1, #4294967295
 800eaa8:	482f      	ldr	r0, [pc, #188]	; (800eb68 <LoRaWAN_Init+0x14c>)
 800eaaa:	f011 fa97 	bl	801ffdc <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, 0xFFFFFFFFU, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800eaae:	2300      	movs	r3, #0
 800eab0:	9300      	str	r3, [sp, #0]
 800eab2:	4b2e      	ldr	r3, [pc, #184]	; (800eb6c <LoRaWAN_Init+0x150>)
 800eab4:	2201      	movs	r2, #1
 800eab6:	f04f 31ff 	mov.w	r1, #4294967295
 800eaba:	482d      	ldr	r0, [pc, #180]	; (800eb70 <LoRaWAN_Init+0x154>)
 800eabc:	f011 fa8e 	bl	801ffdc <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&TxLedTimer, 500);
 800eac0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800eac4:	4826      	ldr	r0, [pc, #152]	; (800eb60 <LoRaWAN_Init+0x144>)
 800eac6:	f011 fb9d 	bl	8020204 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&RxLedTimer, 500);
 800eaca:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800eace:	4826      	ldr	r0, [pc, #152]	; (800eb68 <LoRaWAN_Init+0x14c>)
 800ead0:	f011 fb98 	bl	8020204 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&JoinLedTimer, 500);
 800ead4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800ead8:	4825      	ldr	r0, [pc, #148]	; (800eb70 <LoRaWAN_Init+0x154>)
 800eada:	f011 fb93 	bl	8020204 <UTIL_TIMER_SetPeriod>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800eade:	4a25      	ldr	r2, [pc, #148]	; (800eb74 <LoRaWAN_Init+0x158>)
 800eae0:	2100      	movs	r1, #0
 800eae2:	2001      	movs	r0, #1
 800eae4:	f011 f9d8 	bl	801fe98 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800eae8:	4a23      	ldr	r2, [pc, #140]	; (800eb78 <LoRaWAN_Init+0x15c>)
 800eaea:	2100      	movs	r1, #0
 800eaec:	2002      	movs	r0, #2
 800eaee:	f011 f9d3 	bl	801fe98 <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800eaf2:	f000 fb3f 	bl	800f174 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 800eaf6:	4821      	ldr	r0, [pc, #132]	; (800eb7c <LoRaWAN_Init+0x160>)
 800eaf8:	f002 f8a6 	bl	8010c48 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800eafc:	4820      	ldr	r0, [pc, #128]	; (800eb80 <LoRaWAN_Init+0x164>)
 800eafe:	f002 f8e9 	bl	8010cd4 <LmHandlerConfigure>

  UTIL_TIMER_Start(&JoinLedTimer);
 800eb02:	481b      	ldr	r0, [pc, #108]	; (800eb70 <LoRaWAN_Init+0x154>)
 800eb04:	f011 faa0 	bl	8020048 <UTIL_TIMER_Start>

  LmHandlerJoin(ActivationType);
 800eb08:	4b1e      	ldr	r3, [pc, #120]	; (800eb84 <LoRaWAN_Init+0x168>)
 800eb0a:	781b      	ldrb	r3, [r3, #0]
 800eb0c:	4618      	mov	r0, r3
 800eb0e:	f002 fa27 	bl	8010f60 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800eb12:	4b1d      	ldr	r3, [pc, #116]	; (800eb88 <LoRaWAN_Init+0x16c>)
 800eb14:	781b      	ldrb	r3, [r3, #0]
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d111      	bne.n	800eb3e <LoRaWAN_Init+0x122>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800eb1a:	2300      	movs	r3, #0
 800eb1c:	9300      	str	r3, [sp, #0]
 800eb1e:	4b1b      	ldr	r3, [pc, #108]	; (800eb8c <LoRaWAN_Init+0x170>)
 800eb20:	2200      	movs	r2, #0
 800eb22:	f04f 31ff 	mov.w	r1, #4294967295
 800eb26:	481a      	ldr	r0, [pc, #104]	; (800eb90 <LoRaWAN_Init+0x174>)
 800eb28:	f011 fa58 	bl	801ffdc <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&TxTimer,  APP_TX_DUTYCYCLE);
 800eb2c:	f242 7110 	movw	r1, #10000	; 0x2710
 800eb30:	4817      	ldr	r0, [pc, #92]	; (800eb90 <LoRaWAN_Init+0x174>)
 800eb32:	f011 fb67 	bl	8020204 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800eb36:	4816      	ldr	r0, [pc, #88]	; (800eb90 <LoRaWAN_Init+0x174>)
 800eb38:	f011 fa86 	bl	8020048 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800eb3c:	e003      	b.n	800eb46 <LoRaWAN_Init+0x12a>
    SYS_PB_Init(SYS_BUTTON1, SYS_BUTTON_MODE_EXTI);
 800eb3e:	2101      	movs	r1, #1
 800eb40:	2000      	movs	r0, #0
 800eb42:	f7f5 fc33 	bl	80043ac <SYS_PB_Init>
}
 800eb46:	bf00      	nop
 800eb48:	46bd      	mov	sp, r7
 800eb4a:	bd80      	pop	{r7, pc}
 800eb4c:	08021d04 	.word	0x08021d04
 800eb50:	08021d1c 	.word	0x08021d1c
 800eb54:	08021d3c 	.word	0x08021d3c
 800eb58:	08021d5c 	.word	0x08021d5c
 800eb5c:	0800efa5 	.word	0x0800efa5
 800eb60:	200007e8 	.word	0x200007e8
 800eb64:	0800efc5 	.word	0x0800efc5
 800eb68:	20000800 	.word	0x20000800
 800eb6c:	0800efe5 	.word	0x0800efe5
 800eb70:	20000818 	.word	0x20000818
 800eb74:	08010eb9 	.word	0x08010eb9
 800eb78:	0800ed0d 	.word	0x0800ed0d
 800eb7c:	2000004c 	.word	0x2000004c
 800eb80:	20000064 	.word	0x20000064
 800eb84:	20000048 	.word	0x20000048
 800eb88:	200007cf 	.word	0x200007cf
 800eb8c:	0800ef79 	.word	0x0800ef79
 800eb90:	200007d0 	.word	0x200007d0

0800eb94 <HAL_GPIO_EXTI_Callback>:
/* Calling BSP_PB_Callback() from here it shortcuts the BSP. */
/* If users wants to go through the BSP, it can remove BSP_PB_Callback() from here */
/* and add a call to BSP_PB_IRQHandler() in the USER CODE SESSION of the */
/* correspondent EXTIn_IRQHandler() in the stm32wlxx_it.c */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800eb94:	b580      	push	{r7, lr}
 800eb96:	b082      	sub	sp, #8
 800eb98:	af00      	add	r7, sp, #0
 800eb9a:	4603      	mov	r3, r0
 800eb9c:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_1 */
   printf( "... HAL_GPIO_EXTI_Callback() ... GPIO_Pin: %d \n", GPIO_Pin );
 800eb9e:	88fb      	ldrh	r3, [r7, #6]
 800eba0:	4619      	mov	r1, r3
 800eba2:	4809      	ldr	r0, [pc, #36]	; (800ebc8 <HAL_GPIO_EXTI_Callback+0x34>)
 800eba4:	f011 ffde 	bl	8020b64 <iprintf>

  /* USER CODE END HAL_GPIO_EXTI_Callback_1 */
  switch (GPIO_Pin)
 800eba8:	88fb      	ldrh	r3, [r7, #6]
 800ebaa:	2b01      	cmp	r3, #1
 800ebac:	d002      	beq.n	800ebb4 <HAL_GPIO_EXTI_Callback+0x20>
 800ebae:	2b02      	cmp	r3, #2
 800ebb0:	d005      	beq.n	800ebbe <HAL_GPIO_EXTI_Callback+0x2a>

    /* USER CODE END EXTI_Callback_Switch_case */
    default:
    /* USER CODE BEGIN EXTI_Callback_Switch_default */
    /* USER CODE END EXTI_Callback_Switch_default */
      break;
 800ebb2:	e005      	b.n	800ebc0 <HAL_GPIO_EXTI_Callback+0x2c>
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800ebb4:	2100      	movs	r1, #0
 800ebb6:	2002      	movs	r0, #2
 800ebb8:	f011 f990 	bl	801fedc <UTIL_SEQ_SetTask>
      break;
 800ebbc:	e000      	b.n	800ebc0 <HAL_GPIO_EXTI_Callback+0x2c>
      break;
 800ebbe:	bf00      	nop
  }
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_Last */

  /* USER CODE END HAL_GPIO_EXTI_Callback_Last */
}
 800ebc0:	bf00      	nop
 800ebc2:	3708      	adds	r7, #8
 800ebc4:	46bd      	mov	sp, r7
 800ebc6:	bd80      	pop	{r7, pc}
 800ebc8:	08021d7c 	.word	0x08021d7c

0800ebcc <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800ebcc:	b5b0      	push	{r4, r5, r7, lr}
 800ebce:	b088      	sub	sp, #32
 800ebd0:	af06      	add	r7, sp, #24
 800ebd2:	6078      	str	r0, [r7, #4]
 800ebd4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  printf( "... OnRxData() ... \n" );
 800ebd6:	4845      	ldr	r0, [pc, #276]	; (800ecec <OnRxData+0x120>)
 800ebd8:	f012 f84a 	bl	8020c70 <puts>

  /* USER CODE END OnRxData_1 */
  if ((appData != NULL) && (params != NULL))
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d07b      	beq.n	800ecda <OnRxData+0x10e>
 800ebe2:	683b      	ldr	r3, [r7, #0]
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d078      	beq.n	800ecda <OnRxData+0x10e>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_BLUE) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_BLUE) ;
 800ebe8:	2002      	movs	r0, #2
 800ebea:	f7f5 fb91 	bl	8004310 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&RxLedTimer);
 800ebee:	4840      	ldr	r0, [pc, #256]	; (800ecf0 <OnRxData+0x124>)
 800ebf0:	f011 fa2a 	bl	8020048 <UTIL_TIMER_Start>

    static const char *slotStrings[] = { "1", "2", "C", "C Multicast", "B Ping-Slot", "B Multicast Ping-Slot" };

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Indication ==========\r\n");
 800ebf4:	4b3f      	ldr	r3, [pc, #252]	; (800ecf4 <OnRxData+0x128>)
 800ebf6:	2200      	movs	r2, #0
 800ebf8:	2100      	movs	r1, #0
 800ebfa:	2002      	movs	r0, #2
 800ebfc:	f011 fc8a 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | SLOT:%s | PORT:%d | DR:%d | RSSI:%d | SNR:%d\r\n",
 800ec00:	683b      	ldr	r3, [r7, #0]
 800ec02:	689b      	ldr	r3, [r3, #8]
 800ec04:	683a      	ldr	r2, [r7, #0]
 800ec06:	f992 200c 	ldrsb.w	r2, [r2, #12]
 800ec0a:	4611      	mov	r1, r2
 800ec0c:	4a3a      	ldr	r2, [pc, #232]	; (800ecf8 <OnRxData+0x12c>)
 800ec0e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800ec12:	6879      	ldr	r1, [r7, #4]
 800ec14:	7809      	ldrb	r1, [r1, #0]
 800ec16:	4608      	mov	r0, r1
 800ec18:	6839      	ldr	r1, [r7, #0]
 800ec1a:	f991 1002 	ldrsb.w	r1, [r1, #2]
 800ec1e:	460c      	mov	r4, r1
 800ec20:	6839      	ldr	r1, [r7, #0]
 800ec22:	f991 1003 	ldrsb.w	r1, [r1, #3]
 800ec26:	460d      	mov	r5, r1
 800ec28:	6839      	ldr	r1, [r7, #0]
 800ec2a:	f991 1004 	ldrsb.w	r1, [r1, #4]
 800ec2e:	9105      	str	r1, [sp, #20]
 800ec30:	9504      	str	r5, [sp, #16]
 800ec32:	9403      	str	r4, [sp, #12]
 800ec34:	9002      	str	r0, [sp, #8]
 800ec36:	9201      	str	r2, [sp, #4]
 800ec38:	9300      	str	r3, [sp, #0]
 800ec3a:	4b30      	ldr	r3, [pc, #192]	; (800ecfc <OnRxData+0x130>)
 800ec3c:	2200      	movs	r2, #0
 800ec3e:	2100      	movs	r1, #0
 800ec40:	2003      	movs	r0, #3
 800ec42:	f011 fc67 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
            params->DownlinkCounter, slotStrings[params->RxSlot], appData->Port, params->Datarate, params->Rssi, params->Snr);
    switch (appData->Port)
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	781b      	ldrb	r3, [r3, #0]
 800ec4a:	2b02      	cmp	r3, #2
 800ec4c:	d021      	beq.n	800ec92 <OnRxData+0xc6>
 800ec4e:	2b03      	cmp	r3, #3
 800ec50:	d145      	bne.n	800ecde <OnRxData+0x112>
    {
      case LORAWAN_SWITCH_CLASS_PORT:
        /*this port switches the class*/
        if (appData->BufferSize == 1)
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	785b      	ldrb	r3, [r3, #1]
 800ec56:	2b01      	cmp	r3, #1
 800ec58:	d117      	bne.n	800ec8a <OnRxData+0xbe>
        {
          switch (appData->Buffer[0])
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	685b      	ldr	r3, [r3, #4]
 800ec5e:	781b      	ldrb	r3, [r3, #0]
 800ec60:	2b02      	cmp	r3, #2
 800ec62:	d00e      	beq.n	800ec82 <OnRxData+0xb6>
 800ec64:	2b02      	cmp	r3, #2
 800ec66:	dc12      	bgt.n	800ec8e <OnRxData+0xc2>
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d002      	beq.n	800ec72 <OnRxData+0xa6>
 800ec6c:	2b01      	cmp	r3, #1
 800ec6e:	d004      	beq.n	800ec7a <OnRxData+0xae>
            {
              LmHandlerRequestClass(CLASS_C);
              break;
            }
            default:
              break;
 800ec70:	e00d      	b.n	800ec8e <OnRxData+0xc2>
              LmHandlerRequestClass(CLASS_A);
 800ec72:	2000      	movs	r0, #0
 800ec74:	f002 fac4 	bl	8011200 <LmHandlerRequestClass>
              break;
 800ec78:	e00a      	b.n	800ec90 <OnRxData+0xc4>
              LmHandlerRequestClass(CLASS_B);
 800ec7a:	2001      	movs	r0, #1
 800ec7c:	f002 fac0 	bl	8011200 <LmHandlerRequestClass>
              break;
 800ec80:	e006      	b.n	800ec90 <OnRxData+0xc4>
              LmHandlerRequestClass(CLASS_C);
 800ec82:	2002      	movs	r0, #2
 800ec84:	f002 fabc 	bl	8011200 <LmHandlerRequestClass>
              break;
 800ec88:	e002      	b.n	800ec90 <OnRxData+0xc4>
          }
        }
 800ec8a:	bf00      	nop
 800ec8c:	e02a      	b.n	800ece4 <OnRxData+0x118>
              break;
 800ec8e:	bf00      	nop
        break;
 800ec90:	e028      	b.n	800ece4 <OnRxData+0x118>
      case LORAWAN_USER_APP_PORT:
        if (appData->BufferSize == 1)
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	785b      	ldrb	r3, [r3, #1]
 800ec96:	2b01      	cmp	r3, #1
 800ec98:	d123      	bne.n	800ece2 <OnRxData+0x116>
        {
          AppLedStateOn = appData->Buffer[0] & 0x01;
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	685b      	ldr	r3, [r3, #4]
 800ec9e:	781b      	ldrb	r3, [r3, #0]
 800eca0:	f003 0301 	and.w	r3, r3, #1
 800eca4:	b2da      	uxtb	r2, r3
 800eca6:	4b16      	ldr	r3, [pc, #88]	; (800ed00 <OnRxData+0x134>)
 800eca8:	701a      	strb	r2, [r3, #0]
          if (AppLedStateOn == RESET)
 800ecaa:	4b15      	ldr	r3, [pc, #84]	; (800ed00 <OnRxData+0x134>)
 800ecac:	781b      	ldrb	r3, [r3, #0]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d109      	bne.n	800ecc6 <OnRxData+0xfa>
          {
            APP_LOG(TS_OFF, VLEVEL_H,   "LED OFF\r\n");
 800ecb2:	4b14      	ldr	r3, [pc, #80]	; (800ed04 <OnRxData+0x138>)
 800ecb4:	2200      	movs	r2, #0
 800ecb6:	2100      	movs	r1, #0
 800ecb8:	2003      	movs	r0, #3
 800ecba:	f011 fc2b 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>

#if defined(USE_BSP_DRIVER)
            BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
            SYS_LED_Off(SYS_LED_RED) ;
 800ecbe:	2000      	movs	r0, #0
 800ecc0:	f7f5 fb40 	bl	8004344 <SYS_LED_Off>
#elif defined(MX_BOARD_PSEUDODRIVER)
            SYS_LED_On(SYS_LED_RED) ;
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
          }
        }
        break;
 800ecc4:	e00d      	b.n	800ece2 <OnRxData+0x116>
            APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800ecc6:	4b10      	ldr	r3, [pc, #64]	; (800ed08 <OnRxData+0x13c>)
 800ecc8:	2200      	movs	r2, #0
 800ecca:	2100      	movs	r1, #0
 800eccc:	2003      	movs	r0, #3
 800ecce:	f011 fc21 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
            SYS_LED_On(SYS_LED_RED) ;
 800ecd2:	2000      	movs	r0, #0
 800ecd4:	f7f5 fb1c 	bl	8004310 <SYS_LED_On>
        break;
 800ecd8:	e003      	b.n	800ece2 <OnRxData+0x116>
    /* USER CODE BEGIN OnRxData_Switch_default */

    /* USER CODE END OnRxData_Switch_default */
        break;
    }
  }
 800ecda:	bf00      	nop
 800ecdc:	e002      	b.n	800ece4 <OnRxData+0x118>
        break;
 800ecde:	bf00      	nop
 800ece0:	e000      	b.n	800ece4 <OnRxData+0x118>
        break;
 800ece2:	bf00      	nop

  /* USER CODE BEGIN OnRxData_2 */

  /* USER CODE END OnRxData_2 */
}
 800ece4:	bf00      	nop
 800ece6:	3708      	adds	r7, #8
 800ece8:	46bd      	mov	sp, r7
 800ecea:	bdb0      	pop	{r4, r5, r7, pc}
 800ecec:	08021dac 	.word	0x08021dac
 800ecf0:	20000800 	.word	0x20000800
 800ecf4:	08021dc0 	.word	0x08021dc0
 800ecf8:	2000006c 	.word	0x2000006c
 800ecfc:	08021df4 	.word	0x08021df4
 800ed00:	200007ce 	.word	0x200007ce
 800ed04:	08021e3c 	.word	0x08021e3c
 800ed08:	08021e48 	.word	0x08021e48

0800ed0c <SendTxData>:

static void SendTxData(void)
{
 800ed0c:	b590      	push	{r4, r7, lr}
 800ed0e:	b091      	sub	sp, #68	; 0x44
 800ed10:	af02      	add	r7, sp, #8
  uint16_t pressure = 0;
 800ed12:	2300      	movs	r3, #0
 800ed14:	867b      	strh	r3, [r7, #50]	; 0x32
  int16_t temperature = 0;
 800ed16:	2300      	movs	r3, #0
 800ed18:	863b      	strh	r3, [r7, #48]	; 0x30
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 800ed1a:	2300      	movs	r3, #0
 800ed1c:	607b      	str	r3, [r7, #4]

#ifdef CAYENNE_LPP
  uint8_t channel = 0;
#else
  uint16_t humidity = 0;
 800ed1e:	2300      	movs	r3, #0
 800ed20:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint32_t i = 0;
 800ed22:	2300      	movs	r3, #0
 800ed24:	637b      	str	r3, [r7, #52]	; 0x34
  int32_t latitude = 0;
 800ed26:	2300      	movs	r3, #0
 800ed28:	62bb      	str	r3, [r7, #40]	; 0x28
  int32_t longitude = 0;
 800ed2a:	2300      	movs	r3, #0
 800ed2c:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t altitudeGps = 0;
 800ed2e:	2300      	movs	r3, #0
 800ed30:	847b      	strh	r3, [r7, #34]	; 0x22
#endif /* CAYENNE_LPP */
  /* USER CODE BEGIN SendTxData_1 */

  /* USER CODE END SendTxData_1 */

  EnvSensors_Read(&sensor_data);
 800ed32:	f107 0308 	add.w	r3, r7, #8
 800ed36:	4618      	mov	r0, r3
 800ed38:	f7f6 fbb2 	bl	80054a0 <EnvSensors_Read>
  temperature = (SYS_GetTemperatureLevel() >> 8);
 800ed3c:	f7f5 f9a2 	bl	8004084 <SYS_GetTemperatureLevel>
 800ed40:	4603      	mov	r3, r0
 800ed42:	121b      	asrs	r3, r3, #8
 800ed44:	863b      	strh	r3, [r7, #48]	; 0x30
  pressure    = (uint16_t)(sensor_data.pressure * 100 / 10);      /* in hPa / 10 */
 800ed46:	68bb      	ldr	r3, [r7, #8]
 800ed48:	4983      	ldr	r1, [pc, #524]	; (800ef58 <SendTxData+0x24c>)
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	f7f1 fdea 	bl	8000924 <__aeabi_fmul>
 800ed50:	4603      	mov	r3, r0
 800ed52:	4982      	ldr	r1, [pc, #520]	; (800ef5c <SendTxData+0x250>)
 800ed54:	4618      	mov	r0, r3
 800ed56:	f7f1 fe99 	bl	8000a8c <__aeabi_fdiv>
 800ed5a:	4603      	mov	r3, r0
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	f7f1 ff31 	bl	8000bc4 <__aeabi_f2uiz>
 800ed62:	4603      	mov	r3, r0
 800ed64:	867b      	strh	r3, [r7, #50]	; 0x32

  AppData.Port = LORAWAN_USER_APP_PORT;
 800ed66:	4b7e      	ldr	r3, [pc, #504]	; (800ef60 <SendTxData+0x254>)
 800ed68:	2202      	movs	r2, #2
 800ed6a:	701a      	strb	r2, [r3, #0]
  }

  CayenneLppCopy(AppData.Buffer);
  AppData.BufferSize = CayenneLppGetSize();
#else  /* not CAYENNE_LPP */
  humidity    = (uint16_t)(sensor_data.humidity * 10);            /* in %*10     */
 800ed6c:	693b      	ldr	r3, [r7, #16]
 800ed6e:	497b      	ldr	r1, [pc, #492]	; (800ef5c <SendTxData+0x250>)
 800ed70:	4618      	mov	r0, r3
 800ed72:	f7f1 fdd7 	bl	8000924 <__aeabi_fmul>
 800ed76:	4603      	mov	r3, r0
 800ed78:	4618      	mov	r0, r3
 800ed7a:	f7f1 ff23 	bl	8000bc4 <__aeabi_f2uiz>
 800ed7e:	4603      	mov	r3, r0
 800ed80:	85fb      	strh	r3, [r7, #46]	; 0x2e

  AppData.Buffer[i++] = AppLedStateOn;
 800ed82:	4b77      	ldr	r3, [pc, #476]	; (800ef60 <SendTxData+0x254>)
 800ed84:	685a      	ldr	r2, [r3, #4]
 800ed86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed88:	1c59      	adds	r1, r3, #1
 800ed8a:	6379      	str	r1, [r7, #52]	; 0x34
 800ed8c:	4413      	add	r3, r2
 800ed8e:	4a75      	ldr	r2, [pc, #468]	; (800ef64 <SendTxData+0x258>)
 800ed90:	7812      	ldrb	r2, [r2, #0]
 800ed92:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((pressure >> 8) & 0xFF);
 800ed94:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800ed96:	0a1b      	lsrs	r3, r3, #8
 800ed98:	b298      	uxth	r0, r3
 800ed9a:	4b71      	ldr	r3, [pc, #452]	; (800ef60 <SendTxData+0x254>)
 800ed9c:	685a      	ldr	r2, [r3, #4]
 800ed9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eda0:	1c59      	adds	r1, r3, #1
 800eda2:	6379      	str	r1, [r7, #52]	; 0x34
 800eda4:	4413      	add	r3, r2
 800eda6:	b2c2      	uxtb	r2, r0
 800eda8:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(pressure & 0xFF);
 800edaa:	4b6d      	ldr	r3, [pc, #436]	; (800ef60 <SendTxData+0x254>)
 800edac:	685a      	ldr	r2, [r3, #4]
 800edae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800edb0:	1c59      	adds	r1, r3, #1
 800edb2:	6379      	str	r1, [r7, #52]	; 0x34
 800edb4:	4413      	add	r3, r2
 800edb6:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 800edb8:	b2d2      	uxtb	r2, r2
 800edba:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(temperature & 0xFF);
 800edbc:	4b68      	ldr	r3, [pc, #416]	; (800ef60 <SendTxData+0x254>)
 800edbe:	685a      	ldr	r2, [r3, #4]
 800edc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800edc2:	1c59      	adds	r1, r3, #1
 800edc4:	6379      	str	r1, [r7, #52]	; 0x34
 800edc6:	4413      	add	r3, r2
 800edc8:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800edca:	b2d2      	uxtb	r2, r2
 800edcc:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
 800edce:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800edd0:	0a1b      	lsrs	r3, r3, #8
 800edd2:	b298      	uxth	r0, r3
 800edd4:	4b62      	ldr	r3, [pc, #392]	; (800ef60 <SendTxData+0x254>)
 800edd6:	685a      	ldr	r2, [r3, #4]
 800edd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800edda:	1c59      	adds	r1, r3, #1
 800eddc:	6379      	str	r1, [r7, #52]	; 0x34
 800edde:	4413      	add	r3, r2
 800ede0:	b2c2      	uxtb	r2, r0
 800ede2:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);
 800ede4:	4b5e      	ldr	r3, [pc, #376]	; (800ef60 <SendTxData+0x254>)
 800ede6:	685a      	ldr	r2, [r3, #4]
 800ede8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800edea:	1c59      	adds	r1, r3, #1
 800edec:	6379      	str	r1, [r7, #52]	; 0x34
 800edee:	4413      	add	r3, r2
 800edf0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800edf2:	b2d2      	uxtb	r2, r2
 800edf4:	701a      	strb	r2, [r3, #0]

  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915)
 800edf6:	4b5c      	ldr	r3, [pc, #368]	; (800ef68 <SendTxData+0x25c>)
 800edf8:	781b      	ldrb	r3, [r3, #0]
 800edfa:	2b08      	cmp	r3, #8
 800edfc:	d007      	beq.n	800ee0e <SendTxData+0x102>
 800edfe:	4b5a      	ldr	r3, [pc, #360]	; (800ef68 <SendTxData+0x25c>)
 800ee00:	781b      	ldrb	r3, [r3, #0]
 800ee02:	2b01      	cmp	r3, #1
 800ee04:	d003      	beq.n	800ee0e <SendTxData+0x102>
      || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923))
 800ee06:	4b58      	ldr	r3, [pc, #352]	; (800ef68 <SendTxData+0x25c>)
 800ee08:	781b      	ldrb	r3, [r3, #0]
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d120      	bne.n	800ee50 <SendTxData+0x144>
  {
    AppData.Buffer[i++] = 0;
 800ee0e:	4b54      	ldr	r3, [pc, #336]	; (800ef60 <SendTxData+0x254>)
 800ee10:	685a      	ldr	r2, [r3, #4]
 800ee12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee14:	1c59      	adds	r1, r3, #1
 800ee16:	6379      	str	r1, [r7, #52]	; 0x34
 800ee18:	4413      	add	r3, r2
 800ee1a:	2200      	movs	r2, #0
 800ee1c:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800ee1e:	4b50      	ldr	r3, [pc, #320]	; (800ef60 <SendTxData+0x254>)
 800ee20:	685a      	ldr	r2, [r3, #4]
 800ee22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee24:	1c59      	adds	r1, r3, #1
 800ee26:	6379      	str	r1, [r7, #52]	; 0x34
 800ee28:	4413      	add	r3, r2
 800ee2a:	2200      	movs	r2, #0
 800ee2c:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800ee2e:	4b4c      	ldr	r3, [pc, #304]	; (800ef60 <SendTxData+0x254>)
 800ee30:	685a      	ldr	r2, [r3, #4]
 800ee32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee34:	1c59      	adds	r1, r3, #1
 800ee36:	6379      	str	r1, [r7, #52]	; 0x34
 800ee38:	4413      	add	r3, r2
 800ee3a:	2200      	movs	r2, #0
 800ee3c:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800ee3e:	4b48      	ldr	r3, [pc, #288]	; (800ef60 <SendTxData+0x254>)
 800ee40:	685a      	ldr	r2, [r3, #4]
 800ee42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee44:	1c59      	adds	r1, r3, #1
 800ee46:	6379      	str	r1, [r7, #52]	; 0x34
 800ee48:	4413      	add	r3, r2
 800ee4a:	2200      	movs	r2, #0
 800ee4c:	701a      	strb	r2, [r3, #0]
 800ee4e:	e05b      	b.n	800ef08 <SendTxData+0x1fc>
  }
  else
  {
    latitude = sensor_data.latitude;
 800ee50:	697b      	ldr	r3, [r7, #20]
 800ee52:	62bb      	str	r3, [r7, #40]	; 0x28
    longitude = sensor_data.longitude;
 800ee54:	69bb      	ldr	r3, [r7, #24]
 800ee56:	627b      	str	r3, [r7, #36]	; 0x24

    AppData.Buffer[i++] = GetBatteryLevel();        /* 1 (very low) to 254 (fully charged) */
 800ee58:	4b41      	ldr	r3, [pc, #260]	; (800ef60 <SendTxData+0x254>)
 800ee5a:	685a      	ldr	r2, [r3, #4]
 800ee5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee5e:	1c59      	adds	r1, r3, #1
 800ee60:	6379      	str	r1, [r7, #52]	; 0x34
 800ee62:	18d4      	adds	r4, r2, r3
 800ee64:	f7f6 f8c6 	bl	8004ff4 <GetBatteryLevel>
 800ee68:	4603      	mov	r3, r0
 800ee6a:	7023      	strb	r3, [r4, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 16) & 0xFF);
 800ee6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee6e:	1418      	asrs	r0, r3, #16
 800ee70:	4b3b      	ldr	r3, [pc, #236]	; (800ef60 <SendTxData+0x254>)
 800ee72:	685a      	ldr	r2, [r3, #4]
 800ee74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee76:	1c59      	adds	r1, r3, #1
 800ee78:	6379      	str	r1, [r7, #52]	; 0x34
 800ee7a:	4413      	add	r3, r2
 800ee7c:	b2c2      	uxtb	r2, r0
 800ee7e:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 8) & 0xFF);
 800ee80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee82:	1218      	asrs	r0, r3, #8
 800ee84:	4b36      	ldr	r3, [pc, #216]	; (800ef60 <SendTxData+0x254>)
 800ee86:	685a      	ldr	r2, [r3, #4]
 800ee88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee8a:	1c59      	adds	r1, r3, #1
 800ee8c:	6379      	str	r1, [r7, #52]	; 0x34
 800ee8e:	4413      	add	r3, r2
 800ee90:	b2c2      	uxtb	r2, r0
 800ee92:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(latitude & 0xFF);
 800ee94:	4b32      	ldr	r3, [pc, #200]	; (800ef60 <SendTxData+0x254>)
 800ee96:	685a      	ldr	r2, [r3, #4]
 800ee98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee9a:	1c59      	adds	r1, r3, #1
 800ee9c:	6379      	str	r1, [r7, #52]	; 0x34
 800ee9e:	4413      	add	r3, r2
 800eea0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800eea2:	b2d2      	uxtb	r2, r2
 800eea4:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 16) & 0xFF);
 800eea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eea8:	1418      	asrs	r0, r3, #16
 800eeaa:	4b2d      	ldr	r3, [pc, #180]	; (800ef60 <SendTxData+0x254>)
 800eeac:	685a      	ldr	r2, [r3, #4]
 800eeae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eeb0:	1c59      	adds	r1, r3, #1
 800eeb2:	6379      	str	r1, [r7, #52]	; 0x34
 800eeb4:	4413      	add	r3, r2
 800eeb6:	b2c2      	uxtb	r2, r0
 800eeb8:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 8) & 0xFF);
 800eeba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eebc:	1218      	asrs	r0, r3, #8
 800eebe:	4b28      	ldr	r3, [pc, #160]	; (800ef60 <SendTxData+0x254>)
 800eec0:	685a      	ldr	r2, [r3, #4]
 800eec2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eec4:	1c59      	adds	r1, r3, #1
 800eec6:	6379      	str	r1, [r7, #52]	; 0x34
 800eec8:	4413      	add	r3, r2
 800eeca:	b2c2      	uxtb	r2, r0
 800eecc:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(longitude & 0xFF);
 800eece:	4b24      	ldr	r3, [pc, #144]	; (800ef60 <SendTxData+0x254>)
 800eed0:	685a      	ldr	r2, [r3, #4]
 800eed2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eed4:	1c59      	adds	r1, r3, #1
 800eed6:	6379      	str	r1, [r7, #52]	; 0x34
 800eed8:	4413      	add	r3, r2
 800eeda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eedc:	b2d2      	uxtb	r2, r2
 800eede:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((altitudeGps >> 8) & 0xFF);
 800eee0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800eee2:	0a1b      	lsrs	r3, r3, #8
 800eee4:	b298      	uxth	r0, r3
 800eee6:	4b1e      	ldr	r3, [pc, #120]	; (800ef60 <SendTxData+0x254>)
 800eee8:	685a      	ldr	r2, [r3, #4]
 800eeea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eeec:	1c59      	adds	r1, r3, #1
 800eeee:	6379      	str	r1, [r7, #52]	; 0x34
 800eef0:	4413      	add	r3, r2
 800eef2:	b2c2      	uxtb	r2, r0
 800eef4:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(altitudeGps & 0xFF);
 800eef6:	4b1a      	ldr	r3, [pc, #104]	; (800ef60 <SendTxData+0x254>)
 800eef8:	685a      	ldr	r2, [r3, #4]
 800eefa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eefc:	1c59      	adds	r1, r3, #1
 800eefe:	6379      	str	r1, [r7, #52]	; 0x34
 800ef00:	4413      	add	r3, r2
 800ef02:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800ef04:	b2d2      	uxtb	r2, r2
 800ef06:	701a      	strb	r2, [r3, #0]
  }

  AppData.BufferSize = i;
 800ef08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ef0a:	b2da      	uxtb	r2, r3
 800ef0c:	4b14      	ldr	r3, [pc, #80]	; (800ef60 <SendTxData+0x254>)
 800ef0e:	705a      	strb	r2, [r3, #1]
#endif /* CAYENNE_LPP */

  if (LORAMAC_HANDLER_SUCCESS == LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, &nextTxIn, false))
 800ef10:	1d3a      	adds	r2, r7, #4
 800ef12:	2300      	movs	r3, #0
 800ef14:	2100      	movs	r1, #0
 800ef16:	4812      	ldr	r0, [pc, #72]	; (800ef60 <SendTxData+0x254>)
 800ef18:	f002 f89c 	bl	8011054 <LmHandlerSend>
 800ef1c:	4603      	mov	r3, r0
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d106      	bne.n	800ef30 <SendTxData+0x224>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800ef22:	4b12      	ldr	r3, [pc, #72]	; (800ef6c <SendTxData+0x260>)
 800ef24:	2201      	movs	r2, #1
 800ef26:	2100      	movs	r1, #0
 800ef28:	2001      	movs	r0, #1
 800ef2a:	f011 faf3 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
  }
  /* USER CODE BEGIN SendTxData_2 */

  /* USER CODE END SendTxData_2 */
}
 800ef2e:	e00e      	b.n	800ef4e <SendTxData+0x242>
  else if (nextTxIn > 0)
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d00b      	beq.n	800ef4e <SendTxData+0x242>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	4a0d      	ldr	r2, [pc, #52]	; (800ef70 <SendTxData+0x264>)
 800ef3a:	fba2 2303 	umull	r2, r3, r2, r3
 800ef3e:	099b      	lsrs	r3, r3, #6
 800ef40:	9300      	str	r3, [sp, #0]
 800ef42:	4b0c      	ldr	r3, [pc, #48]	; (800ef74 <SendTxData+0x268>)
 800ef44:	2201      	movs	r2, #1
 800ef46:	2100      	movs	r1, #0
 800ef48:	2001      	movs	r0, #1
 800ef4a:	f011 fae3 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
}
 800ef4e:	bf00      	nop
 800ef50:	373c      	adds	r7, #60	; 0x3c
 800ef52:	46bd      	mov	sp, r7
 800ef54:	bd90      	pop	{r4, r7, pc}
 800ef56:	bf00      	nop
 800ef58:	42c80000 	.word	0x42c80000
 800ef5c:	41200000 	.word	0x41200000
 800ef60:	20000040 	.word	0x20000040
 800ef64:	200007ce 	.word	0x200007ce
 800ef68:	20000064 	.word	0x20000064
 800ef6c:	08021e54 	.word	0x08021e54
 800ef70:	10624dd3 	.word	0x10624dd3
 800ef74:	08021e64 	.word	0x08021e64

0800ef78 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800ef78:	b580      	push	{r7, lr}
 800ef7a:	b082      	sub	sp, #8
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */
  printf( "... OnTxTimerEvent() ... \n" );
 800ef80:	4806      	ldr	r0, [pc, #24]	; (800ef9c <OnTxTimerEvent+0x24>)
 800ef82:	f011 fe75 	bl	8020c70 <puts>

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800ef86:	2100      	movs	r1, #0
 800ef88:	2002      	movs	r0, #2
 800ef8a:	f010 ffa7 	bl	801fedc <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800ef8e:	4804      	ldr	r0, [pc, #16]	; (800efa0 <OnTxTimerEvent+0x28>)
 800ef90:	f011 f85a 	bl	8020048 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800ef94:	bf00      	nop
 800ef96:	3708      	adds	r7, #8
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	bd80      	pop	{r7, pc}
 800ef9c:	08021e84 	.word	0x08021e84
 800efa0:	200007d0 	.word	0x200007d0

0800efa4 <OnTxTimerLedEvent>:

static void OnTxTimerLedEvent(void *context)
{
 800efa4:	b580      	push	{r7, lr}
 800efa6:	b082      	sub	sp, #8
 800efa8:	af00      	add	r7, sp, #0
 800efaa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerLedEvent_1 */
  printf( "... OnTxTimerLedEvent() ... \n" );
 800efac:	4804      	ldr	r0, [pc, #16]	; (800efc0 <OnTxTimerLedEvent+0x1c>)
 800efae:	f011 fe5f 	bl	8020c70 <puts>

  /* USER CODE END OnTxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_GREEN) ;
#else
  SYS_LED_Off(SYS_LED_GREEN) ;
 800efb2:	2001      	movs	r0, #1
 800efb4:	f7f5 f9c6 	bl	8004344 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnTxTimerLedEvent_2 */

  /* USER CODE END OnTxTimerLedEvent_2 */
}
 800efb8:	bf00      	nop
 800efba:	3708      	adds	r7, #8
 800efbc:	46bd      	mov	sp, r7
 800efbe:	bd80      	pop	{r7, pc}
 800efc0:	08021ea0 	.word	0x08021ea0

0800efc4 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800efc4:	b580      	push	{r7, lr}
 800efc6:	b082      	sub	sp, #8
 800efc8:	af00      	add	r7, sp, #0
 800efca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnRxTimerLedEvent_1 */
  printf( "... OnRxTimerLedEvent() ... \n" );
 800efcc:	4804      	ldr	r0, [pc, #16]	; (800efe0 <OnRxTimerLedEvent+0x1c>)
 800efce:	f011 fe4f 	bl	8020c70 <puts>

  /* USER CODE END OnRxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_BLUE) ;
#else
  SYS_LED_Off(SYS_LED_BLUE) ;
 800efd2:	2002      	movs	r0, #2
 800efd4:	f7f5 f9b6 	bl	8004344 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnRxTimerLedEvent_2 */

  /* USER CODE END OnRxTimerLedEvent_2 */
}
 800efd8:	bf00      	nop
 800efda:	3708      	adds	r7, #8
 800efdc:	46bd      	mov	sp, r7
 800efde:	bd80      	pop	{r7, pc}
 800efe0:	08021ec0 	.word	0x08021ec0

0800efe4 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800efe4:	b580      	push	{r7, lr}
 800efe6:	b082      	sub	sp, #8
 800efe8:	af00      	add	r7, sp, #0
 800efea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinTimerLedEvent_1 */
  printf( "... OnJoinTimerLedEvent() ... \n" );
 800efec:	4804      	ldr	r0, [pc, #16]	; (800f000 <OnJoinTimerLedEvent+0x1c>)
 800efee:	f011 fe3f 	bl	8020c70 <puts>

  /* USER CODE END OnJoinTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Toggle(LED_RED) ;
#else
  SYS_LED_Toggle(SYS_LED_RED) ;
 800eff2:	2000      	movs	r0, #0
 800eff4:	f7f5 f9c0 	bl	8004378 <SYS_LED_Toggle>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnJoinTimerLedEvent_2 */

  /* USER CODE END OnJoinTimerLedEvent_2 */
}
 800eff8:	bf00      	nop
 800effa:	3708      	adds	r7, #8
 800effc:	46bd      	mov	sp, r7
 800effe:	bd80      	pop	{r7, pc}
 800f000:	08021ee0 	.word	0x08021ee0

0800f004 <OnTxData>:

static void OnTxData(LmHandlerTxParams_t *params)
{
 800f004:	b580      	push	{r7, lr}
 800f006:	b086      	sub	sp, #24
 800f008:	af04      	add	r7, sp, #16
 800f00a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  printf( "... OnTxData() ... \n" );
 800f00c:	4827      	ldr	r0, [pc, #156]	; (800f0ac <OnTxData+0xa8>)
 800f00e:	f011 fe2f 	bl	8020c70 <puts>

  /* USER CODE END OnTxData_1 */
  if ((params != NULL) && (params->IsMcpsConfirm != 0))
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	2b00      	cmp	r3, #0
 800f016:	d044      	beq.n	800f0a2 <OnTxData+0x9e>
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	781b      	ldrb	r3, [r3, #0]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d040      	beq.n	800f0a2 <OnTxData+0x9e>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_GREEN) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_GREEN) ;
 800f020:	2001      	movs	r0, #1
 800f022:	f7f5 f975 	bl	8004310 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&TxLedTimer);
 800f026:	4822      	ldr	r0, [pc, #136]	; (800f0b0 <OnTxData+0xac>)
 800f028:	f011 f80e 	bl	8020048 <UTIL_TIMER_Start>

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800f02c:	4b21      	ldr	r3, [pc, #132]	; (800f0b4 <OnTxData+0xb0>)
 800f02e:	2200      	movs	r2, #0
 800f030:	2100      	movs	r1, #0
 800f032:	2002      	movs	r0, #2
 800f034:	f011 fa6e 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	689b      	ldr	r3, [r3, #8]
 800f03c:	687a      	ldr	r2, [r7, #4]
 800f03e:	7b12      	ldrb	r2, [r2, #12]
 800f040:	4611      	mov	r1, r2
 800f042:	687a      	ldr	r2, [r7, #4]
 800f044:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800f048:	4610      	mov	r0, r2
 800f04a:	687a      	ldr	r2, [r7, #4]
 800f04c:	f992 2014 	ldrsb.w	r2, [r2, #20]
 800f050:	9203      	str	r2, [sp, #12]
 800f052:	9002      	str	r0, [sp, #8]
 800f054:	9101      	str	r1, [sp, #4]
 800f056:	9300      	str	r3, [sp, #0]
 800f058:	4b17      	ldr	r3, [pc, #92]	; (800f0b8 <OnTxData+0xb4>)
 800f05a:	2200      	movs	r2, #0
 800f05c:	2100      	movs	r1, #0
 800f05e:	2003      	movs	r0, #3
 800f060:	f011 fa58 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
            params->AppData.Port, params->Datarate, params->TxPower);

    APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800f064:	4b15      	ldr	r3, [pc, #84]	; (800f0bc <OnTxData+0xb8>)
 800f066:	2200      	movs	r2, #0
 800f068:	2100      	movs	r1, #0
 800f06a:	2003      	movs	r0, #3
 800f06c:	f011 fa52 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
    if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	789b      	ldrb	r3, [r3, #2]
 800f074:	2b01      	cmp	r3, #1
 800f076:	d10e      	bne.n	800f096 <OnTxData+0x92>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	78db      	ldrb	r3, [r3, #3]
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d001      	beq.n	800f084 <OnTxData+0x80>
 800f080:	4b0f      	ldr	r3, [pc, #60]	; (800f0c0 <OnTxData+0xbc>)
 800f082:	e000      	b.n	800f086 <OnTxData+0x82>
 800f084:	4b0f      	ldr	r3, [pc, #60]	; (800f0c4 <OnTxData+0xc0>)
 800f086:	9300      	str	r3, [sp, #0]
 800f088:	4b0f      	ldr	r3, [pc, #60]	; (800f0c8 <OnTxData+0xc4>)
 800f08a:	2200      	movs	r2, #0
 800f08c:	2100      	movs	r1, #0
 800f08e:	2003      	movs	r0, #3
 800f090:	f011 fa40 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnTxData_2 */

  /* USER CODE END OnTxData_2 */
}
 800f094:	e005      	b.n	800f0a2 <OnTxData+0x9e>
      APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800f096:	4b0d      	ldr	r3, [pc, #52]	; (800f0cc <OnTxData+0xc8>)
 800f098:	2200      	movs	r2, #0
 800f09a:	2100      	movs	r1, #0
 800f09c:	2003      	movs	r0, #3
 800f09e:	f011 fa39 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
}
 800f0a2:	bf00      	nop
 800f0a4:	3708      	adds	r7, #8
 800f0a6:	46bd      	mov	sp, r7
 800f0a8:	bd80      	pop	{r7, pc}
 800f0aa:	bf00      	nop
 800f0ac:	08021f00 	.word	0x08021f00
 800f0b0:	200007e8 	.word	0x200007e8
 800f0b4:	08021f14 	.word	0x08021f14
 800f0b8:	08021f48 	.word	0x08021f48
 800f0bc:	08021f7c 	.word	0x08021f7c
 800f0c0:	08021f8c 	.word	0x08021f8c
 800f0c4:	08021f90 	.word	0x08021f90
 800f0c8:	08021f98 	.word	0x08021f98
 800f0cc:	08021fac 	.word	0x08021fac

0800f0d0 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800f0d0:	b580      	push	{r7, lr}
 800f0d2:	b082      	sub	sp, #8
 800f0d4:	af00      	add	r7, sp, #0
 800f0d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  printf( "... OnJoinRequest() ... \n" );
 800f0d8:	4819      	ldr	r0, [pc, #100]	; (800f140 <OnJoinRequest+0x70>)
 800f0da:	f011 fdc9 	bl	8020c70 <puts>

  /* USER CODE END OnJoinRequest_1 */
  if (joinParams != NULL)
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d028      	beq.n	800f136 <OnJoinRequest+0x66>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d11d      	bne.n	800f12a <OnJoinRequest+0x5a>
    {
      UTIL_TIMER_Stop(&JoinLedTimer);
 800f0ee:	4815      	ldr	r0, [pc, #84]	; (800f144 <OnJoinRequest+0x74>)
 800f0f0:	f011 f818 	bl	8020124 <UTIL_TIMER_Stop>

#if defined(USE_BSP_DRIVER)
      BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
      SYS_LED_Off(SYS_LED_RED) ;
 800f0f4:	2000      	movs	r0, #0
 800f0f6:	f7f5 f925 	bl	8004344 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800f0fa:	4b13      	ldr	r3, [pc, #76]	; (800f148 <OnJoinRequest+0x78>)
 800f0fc:	2200      	movs	r2, #0
 800f0fe:	2100      	movs	r1, #0
 800f100:	2002      	movs	r0, #2
 800f102:	f011 fa07 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	789b      	ldrb	r3, [r3, #2]
 800f10a:	2b01      	cmp	r3, #1
 800f10c:	d106      	bne.n	800f11c <OnJoinRequest+0x4c>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800f10e:	4b0f      	ldr	r3, [pc, #60]	; (800f14c <OnJoinRequest+0x7c>)
 800f110:	2200      	movs	r2, #0
 800f112:	2100      	movs	r1, #0
 800f114:	2002      	movs	r0, #2
 800f116:	f011 f9fd 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnJoinRequest_2 */

  /* USER CODE END OnJoinRequest_2 */
}
 800f11a:	e00c      	b.n	800f136 <OnJoinRequest+0x66>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800f11c:	4b0c      	ldr	r3, [pc, #48]	; (800f150 <OnJoinRequest+0x80>)
 800f11e:	2200      	movs	r2, #0
 800f120:	2100      	movs	r1, #0
 800f122:	2002      	movs	r0, #2
 800f124:	f011 f9f6 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
}
 800f128:	e005      	b.n	800f136 <OnJoinRequest+0x66>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED this?\r\n");
 800f12a:	4b0a      	ldr	r3, [pc, #40]	; (800f154 <OnJoinRequest+0x84>)
 800f12c:	2200      	movs	r2, #0
 800f12e:	2100      	movs	r1, #0
 800f130:	2002      	movs	r0, #2
 800f132:	f011 f9ef 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
}
 800f136:	bf00      	nop
 800f138:	3708      	adds	r7, #8
 800f13a:	46bd      	mov	sp, r7
 800f13c:	bd80      	pop	{r7, pc}
 800f13e:	bf00      	nop
 800f140:	08021fbc 	.word	0x08021fbc
 800f144:	20000818 	.word	0x20000818
 800f148:	08021fd8 	.word	0x08021fd8
 800f14c:	08021ff0 	.word	0x08021ff0
 800f150:	08022010 	.word	0x08022010
 800f154:	08022030 	.word	0x08022030

0800f158 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800f158:	b580      	push	{r7, lr}
 800f15a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */
  printf( "... OnMacProcessNotify() ... \n" );
 800f15c:	4804      	ldr	r0, [pc, #16]	; (800f170 <OnMacProcessNotify+0x18>)
 800f15e:	f011 fd87 	bl	8020c70 <puts>

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800f162:	2100      	movs	r1, #0
 800f164:	2001      	movs	r0, #1
 800f166:	f010 feb9 	bl	801fedc <UTIL_SEQ_SetTask>
  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800f16a:	bf00      	nop
 800f16c:	bd80      	pop	{r7, pc}
 800f16e:	bf00      	nop
 800f170:	08022050 	.word	0x08022050

0800f174 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800f174:	b580      	push	{r7, lr}
 800f176:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 800f178:	4b15      	ldr	r3, [pc, #84]	; (800f1d0 <LoraInfo_Init+0x5c>)
 800f17a:	2200      	movs	r2, #0
 800f17c:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800f17e:	4b14      	ldr	r3, [pc, #80]	; (800f1d0 <LoraInfo_Init+0x5c>)
 800f180:	2200      	movs	r2, #0
 800f182:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800f184:	4b12      	ldr	r3, [pc, #72]	; (800f1d0 <LoraInfo_Init+0x5c>)
 800f186:	2200      	movs	r2, #0
 800f188:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800f18a:	4b11      	ldr	r3, [pc, #68]	; (800f1d0 <LoraInfo_Init+0x5c>)
 800f18c:	2200      	movs	r2, #0
 800f18e:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433) ;
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868) ;
 800f190:	4b0f      	ldr	r3, [pc, #60]	; (800f1d0 <LoraInfo_Init+0x5c>)
 800f192:	685b      	ldr	r3, [r3, #4]
 800f194:	f043 0320 	orr.w	r3, r3, #32
 800f198:	4a0d      	ldr	r2, [pc, #52]	; (800f1d0 <LoraInfo_Init+0x5c>)
 800f19a:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865) ;
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915) ;
 800f19c:	4b0c      	ldr	r3, [pc, #48]	; (800f1d0 <LoraInfo_Init+0x5c>)
 800f19e:	685b      	ldr	r3, [r3, #4]
 800f1a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f1a4:	4a0a      	ldr	r2, [pc, #40]	; (800f1d0 <LoraInfo_Init+0x5c>)
 800f1a6:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800f1a8:	4b09      	ldr	r3, [pc, #36]	; (800f1d0 <LoraInfo_Init+0x5c>)
 800f1aa:	685b      	ldr	r3, [r3, #4]
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d106      	bne.n	800f1be <LoraInfo_Init+0x4a>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800f1b0:	4b08      	ldr	r3, [pc, #32]	; (800f1d4 <LoraInfo_Init+0x60>)
 800f1b2:	2200      	movs	r2, #0
 800f1b4:	2100      	movs	r1, #0
 800f1b6:	2000      	movs	r0, #0
 800f1b8:	f011 f9ac 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {} /* At least one region shall be defined */
 800f1bc:	e7fe      	b.n	800f1bc <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800f1be:	4b04      	ldr	r3, [pc, #16]	; (800f1d0 <LoraInfo_Init+0x5c>)
 800f1c0:	2200      	movs	r2, #0
 800f1c2:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 800f1c4:	4b02      	ldr	r3, [pc, #8]	; (800f1d0 <LoraInfo_Init+0x5c>)
 800f1c6:	2203      	movs	r2, #3
 800f1c8:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALISATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800f1ca:	bf00      	nop
 800f1cc:	bd80      	pop	{r7, pc}
 800f1ce:	bf00      	nop
 800f1d0:	20000830 	.word	0x20000830
 800f1d4:	080220ac 	.word	0x080220ac

0800f1d8 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800f1d8:	b480      	push	{r7}
 800f1da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800f1dc:	4b02      	ldr	r3, [pc, #8]	; (800f1e8 <LoraInfo_GetPtr+0x10>)
}
 800f1de:	4618      	mov	r0, r3
 800f1e0:	46bd      	mov	sp, r7
 800f1e2:	bc80      	pop	{r7}
 800f1e4:	4770      	bx	lr
 800f1e6:	bf00      	nop
 800f1e8:	20000830 	.word	0x20000830

0800f1ec <LL_AHB2_GRP1_EnableClock>:
{
 800f1ec:	b480      	push	{r7}
 800f1ee:	b085      	sub	sp, #20
 800f1f0:	af00      	add	r7, sp, #0
 800f1f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800f1f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800f1f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f1fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	4313      	orrs	r3, r2
 800f202:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800f204:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800f208:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	4013      	ands	r3, r2
 800f20e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800f210:	68fb      	ldr	r3, [r7, #12]
}
 800f212:	bf00      	nop
 800f214:	3714      	adds	r7, #20
 800f216:	46bd      	mov	sp, r7
 800f218:	bc80      	pop	{r7}
 800f21a:	4770      	bx	lr

0800f21c <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800f21c:	b580      	push	{r7, lr}
 800f21e:	b086      	sub	sp, #24
 800f220:	af00      	add	r7, sp, #0
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
#elif defined(MX_NUCLEO_WL55JC1)
  /* should be calling BSP_RADIO_Init() but not supported by MX*/

  GPIO_InitTypeDef  gpio_init_structure = {0};
 800f222:	1d3b      	adds	r3, r7, #4
 800f224:	2200      	movs	r2, #0
 800f226:	601a      	str	r2, [r3, #0]
 800f228:	605a      	str	r2, [r3, #4]
 800f22a:	609a      	str	r2, [r3, #8]
 800f22c:	60da      	str	r2, [r3, #12]
 800f22e:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 800f230:	2004      	movs	r0, #4
 800f232:	f7ff ffdb 	bl	800f1ec <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800f236:	2310      	movs	r3, #16
 800f238:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800f23a:	2301      	movs	r3, #1
 800f23c:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800f23e:	2300      	movs	r3, #0
 800f240:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f242:	2303      	movs	r3, #3
 800f244:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 800f246:	1d3b      	adds	r3, r7, #4
 800f248:	4619      	mov	r1, r3
 800f24a:	4812      	ldr	r0, [pc, #72]	; (800f294 <RBI_Init+0x78>)
 800f24c:	f7f8 fca8 	bl	8007ba0 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800f250:	2320      	movs	r3, #32
 800f252:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 800f254:	1d3b      	adds	r3, r7, #4
 800f256:	4619      	mov	r1, r3
 800f258:	480e      	ldr	r0, [pc, #56]	; (800f294 <RBI_Init+0x78>)
 800f25a:	f7f8 fca1 	bl	8007ba0 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 800f25e:	2308      	movs	r3, #8
 800f260:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 800f262:	1d3b      	adds	r3, r7, #4
 800f264:	4619      	mov	r1, r3
 800f266:	480b      	ldr	r0, [pc, #44]	; (800f294 <RBI_Init+0x78>)
 800f268:	f7f8 fc9a 	bl	8007ba0 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800f26c:	2200      	movs	r2, #0
 800f26e:	2120      	movs	r1, #32
 800f270:	4808      	ldr	r0, [pc, #32]	; (800f294 <RBI_Init+0x78>)
 800f272:	f7f8 fec3 	bl	8007ffc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800f276:	2200      	movs	r2, #0
 800f278:	2110      	movs	r1, #16
 800f27a:	4806      	ldr	r0, [pc, #24]	; (800f294 <RBI_Init+0x78>)
 800f27c:	f7f8 febe 	bl	8007ffc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800f280:	2200      	movs	r2, #0
 800f282:	2108      	movs	r1, #8
 800f284:	4803      	ldr	r0, [pc, #12]	; (800f294 <RBI_Init+0x78>)
 800f286:	f7f8 feb9 	bl	8007ffc <HAL_GPIO_WritePin>

  return 0;
 800f28a:	2300      	movs	r3, #0
  /* USER CODE END RBI_Init_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 800f28c:	4618      	mov	r0, r3
 800f28e:	3718      	adds	r7, #24
 800f290:	46bd      	mov	sp, r7
 800f292:	bd80      	pop	{r7, pc}
 800f294:	48000800 	.word	0x48000800

0800f298 <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b082      	sub	sp, #8
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	4603      	mov	r3, r0
 800f2a0:	71fb      	strb	r3, [r7, #7]
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#elif defined(MX_NUCLEO_WL55JC1)
  switch (Config)
 800f2a2:	79fb      	ldrb	r3, [r7, #7]
 800f2a4:	2b03      	cmp	r3, #3
 800f2a6:	d84b      	bhi.n	800f340 <RBI_ConfigRFSwitch+0xa8>
 800f2a8:	a201      	add	r2, pc, #4	; (adr r2, 800f2b0 <RBI_ConfigRFSwitch+0x18>)
 800f2aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2ae:	bf00      	nop
 800f2b0:	0800f2c1 	.word	0x0800f2c1
 800f2b4:	0800f2e1 	.word	0x0800f2e1
 800f2b8:	0800f301 	.word	0x0800f301
 800f2bc:	0800f321 	.word	0x0800f321
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800f2c0:	2200      	movs	r2, #0
 800f2c2:	2108      	movs	r1, #8
 800f2c4:	4821      	ldr	r0, [pc, #132]	; (800f34c <RBI_ConfigRFSwitch+0xb4>)
 800f2c6:	f7f8 fe99 	bl	8007ffc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800f2ca:	2200      	movs	r2, #0
 800f2cc:	2110      	movs	r1, #16
 800f2ce:	481f      	ldr	r0, [pc, #124]	; (800f34c <RBI_ConfigRFSwitch+0xb4>)
 800f2d0:	f7f8 fe94 	bl	8007ffc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800f2d4:	2200      	movs	r2, #0
 800f2d6:	2120      	movs	r1, #32
 800f2d8:	481c      	ldr	r0, [pc, #112]	; (800f34c <RBI_ConfigRFSwitch+0xb4>)
 800f2da:	f7f8 fe8f 	bl	8007ffc <HAL_GPIO_WritePin>
      break;
 800f2de:	e030      	b.n	800f342 <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800f2e0:	2201      	movs	r2, #1
 800f2e2:	2108      	movs	r1, #8
 800f2e4:	4819      	ldr	r0, [pc, #100]	; (800f34c <RBI_ConfigRFSwitch+0xb4>)
 800f2e6:	f7f8 fe89 	bl	8007ffc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 800f2ea:	2201      	movs	r2, #1
 800f2ec:	2110      	movs	r1, #16
 800f2ee:	4817      	ldr	r0, [pc, #92]	; (800f34c <RBI_ConfigRFSwitch+0xb4>)
 800f2f0:	f7f8 fe84 	bl	8007ffc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800f2f4:	2200      	movs	r2, #0
 800f2f6:	2120      	movs	r1, #32
 800f2f8:	4814      	ldr	r0, [pc, #80]	; (800f34c <RBI_ConfigRFSwitch+0xb4>)
 800f2fa:	f7f8 fe7f 	bl	8007ffc <HAL_GPIO_WritePin>
      break;
 800f2fe:	e020      	b.n	800f342 <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800f300:	2201      	movs	r2, #1
 800f302:	2108      	movs	r1, #8
 800f304:	4811      	ldr	r0, [pc, #68]	; (800f34c <RBI_ConfigRFSwitch+0xb4>)
 800f306:	f7f8 fe79 	bl	8007ffc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 800f30a:	2201      	movs	r2, #1
 800f30c:	2110      	movs	r1, #16
 800f30e:	480f      	ldr	r0, [pc, #60]	; (800f34c <RBI_ConfigRFSwitch+0xb4>)
 800f310:	f7f8 fe74 	bl	8007ffc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 800f314:	2201      	movs	r2, #1
 800f316:	2120      	movs	r1, #32
 800f318:	480c      	ldr	r0, [pc, #48]	; (800f34c <RBI_ConfigRFSwitch+0xb4>)
 800f31a:	f7f8 fe6f 	bl	8007ffc <HAL_GPIO_WritePin>
      break;
 800f31e:	e010      	b.n	800f342 <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800f320:	2201      	movs	r2, #1
 800f322:	2108      	movs	r1, #8
 800f324:	4809      	ldr	r0, [pc, #36]	; (800f34c <RBI_ConfigRFSwitch+0xb4>)
 800f326:	f7f8 fe69 	bl	8007ffc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800f32a:	2200      	movs	r2, #0
 800f32c:	2110      	movs	r1, #16
 800f32e:	4807      	ldr	r0, [pc, #28]	; (800f34c <RBI_ConfigRFSwitch+0xb4>)
 800f330:	f7f8 fe64 	bl	8007ffc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 800f334:	2201      	movs	r2, #1
 800f336:	2120      	movs	r1, #32
 800f338:	4804      	ldr	r0, [pc, #16]	; (800f34c <RBI_ConfigRFSwitch+0xb4>)
 800f33a:	f7f8 fe5f 	bl	8007ffc <HAL_GPIO_WritePin>
      break;
 800f33e:	e000      	b.n	800f342 <RBI_ConfigRFSwitch+0xaa>
    }
    default:
      break;
 800f340:	bf00      	nop
  }

  return 0;
 800f342:	2300      	movs	r3, #0
  /* USER CODE END RBI_ConfigRFSwitch_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 800f344:	4618      	mov	r0, r3
 800f346:	3708      	adds	r7, #8
 800f348:	46bd      	mov	sp, r7
 800f34a:	bd80      	pop	{r7, pc}
 800f34c:	48000800 	.word	0x48000800

0800f350 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800f350:	b480      	push	{r7}
 800f352:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();

#elif defined(MX_NUCLEO_WL55JC1)
  return RBI_CONF_RFO;
 800f354:	2300      	movs	r3, #0
  /* USER CODE END RBI_GetTxConfig_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 800f356:	4618      	mov	r0, r3
 800f358:	46bd      	mov	sp, r7
 800f35a:	bc80      	pop	{r7}
 800f35c:	4770      	bx	lr

0800f35e <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 800f35e:	b480      	push	{r7}
 800f360:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();

#elif defined(MX_NUCLEO_WL55JC1)
  return RF_WAKEUP_TIME;
 800f362:	230a      	movs	r3, #10
  /* USER CODE END RBI_GetWakeUpTime_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 800f364:	4618      	mov	r0, r3
 800f366:	46bd      	mov	sp, r7
 800f368:	bc80      	pop	{r7}
 800f36a:	4770      	bx	lr

0800f36c <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800f36c:	b480      	push	{r7}
 800f36e:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_TCXO_SUPPORTED;
 800f370:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsTCXO_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 800f372:	4618      	mov	r0, r3
 800f374:	46bd      	mov	sp, r7
 800f376:	bc80      	pop	{r7}
 800f378:	4770      	bx	lr

0800f37a <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800f37a:	b480      	push	{r7}
 800f37c:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_DCDC_SUPPORTED;
 800f37e:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsDCDC_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 800f380:	4618      	mov	r0, r3
 800f382:	46bd      	mov	sp, r7
 800f384:	bc80      	pop	{r7}
 800f386:	4770      	bx	lr

0800f388 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800f388:	b580      	push	{r7, lr}
 800f38a:	b082      	sub	sp, #8
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	33f1      	adds	r3, #241	; 0xf1
 800f394:	2210      	movs	r2, #16
 800f396:	2100      	movs	r1, #0
 800f398:	4618      	mov	r0, r3
 800f39a:	f00d f9a5 	bl	801c6e8 <memset1>
    ctx->M_n = 0;
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	2200      	movs	r2, #0
 800f3a2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	22f0      	movs	r2, #240	; 0xf0
 800f3aa:	2100      	movs	r1, #0
 800f3ac:	4618      	mov	r0, r3
 800f3ae:	f00d f99b 	bl	801c6e8 <memset1>
}
 800f3b2:	bf00      	nop
 800f3b4:	3708      	adds	r7, #8
 800f3b6:	46bd      	mov	sp, r7
 800f3b8:	bd80      	pop	{r7, pc}

0800f3ba <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800f3ba:	b580      	push	{r7, lr}
 800f3bc:	b082      	sub	sp, #8
 800f3be:	af00      	add	r7, sp, #0
 800f3c0:	6078      	str	r0, [r7, #4]
 800f3c2:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	461a      	mov	r2, r3
 800f3c8:	2110      	movs	r1, #16
 800f3ca:	6838      	ldr	r0, [r7, #0]
 800f3cc:	f000 fe60 	bl	8010090 <lorawan_aes_set_key>
}
 800f3d0:	bf00      	nop
 800f3d2:	3708      	adds	r7, #8
 800f3d4:	46bd      	mov	sp, r7
 800f3d6:	bd80      	pop	{r7, pc}

0800f3d8 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800f3d8:	b580      	push	{r7, lr}
 800f3da:	b08c      	sub	sp, #48	; 0x30
 800f3dc:	af00      	add	r7, sp, #0
 800f3de:	60f8      	str	r0, [r7, #12]
 800f3e0:	60b9      	str	r1, [r7, #8]
 800f3e2:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800f3e4:	68fb      	ldr	r3, [r7, #12]
 800f3e6:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	f000 80a1 	beq.w	800f532 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f3f6:	f1c3 0310 	rsb	r3, r3, #16
 800f3fa:	687a      	ldr	r2, [r7, #4]
 800f3fc:	4293      	cmp	r3, r2
 800f3fe:	bf28      	it	cs
 800f400:	4613      	movcs	r3, r2
 800f402:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	f203 1201 	addw	r2, r3, #257	; 0x101
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f410:	4413      	add	r3, r2
 800f412:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f414:	b292      	uxth	r2, r2
 800f416:	68b9      	ldr	r1, [r7, #8]
 800f418:	4618      	mov	r0, r3
 800f41a:	f00d f92a 	bl	801c672 <memcpy1>
        ctx->M_n += mlen;
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800f424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f426:	441a      	add	r2, r3
 800f428:	68fb      	ldr	r3, [r7, #12]
 800f42a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f434:	2b0f      	cmp	r3, #15
 800f436:	f240 808d 	bls.w	800f554 <AES_CMAC_Update+0x17c>
 800f43a:	687a      	ldr	r2, [r7, #4]
 800f43c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f43e:	429a      	cmp	r2, r3
 800f440:	f000 8088 	beq.w	800f554 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800f444:	2300      	movs	r3, #0
 800f446:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f448:	e015      	b.n	800f476 <AES_CMAC_Update+0x9e>
 800f44a:	68fa      	ldr	r2, [r7, #12]
 800f44c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f44e:	4413      	add	r3, r2
 800f450:	33f1      	adds	r3, #241	; 0xf1
 800f452:	781a      	ldrb	r2, [r3, #0]
 800f454:	68f9      	ldr	r1, [r7, #12]
 800f456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f458:	440b      	add	r3, r1
 800f45a:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f45e:	781b      	ldrb	r3, [r3, #0]
 800f460:	4053      	eors	r3, r2
 800f462:	b2d9      	uxtb	r1, r3
 800f464:	68fa      	ldr	r2, [r7, #12]
 800f466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f468:	4413      	add	r3, r2
 800f46a:	33f1      	adds	r3, #241	; 0xf1
 800f46c:	460a      	mov	r2, r1
 800f46e:	701a      	strb	r2, [r3, #0]
 800f470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f472:	3301      	adds	r3, #1
 800f474:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f478:	2b0f      	cmp	r3, #15
 800f47a:	dde6      	ble.n	800f44a <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800f47c:	68fb      	ldr	r3, [r7, #12]
 800f47e:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800f482:	f107 0314 	add.w	r3, r7, #20
 800f486:	2210      	movs	r2, #16
 800f488:	4618      	mov	r0, r3
 800f48a:	f00d f8f2 	bl	801c672 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800f48e:	68fa      	ldr	r2, [r7, #12]
 800f490:	f107 0114 	add.w	r1, r7, #20
 800f494:	f107 0314 	add.w	r3, r7, #20
 800f498:	4618      	mov	r0, r3
 800f49a:	f000 fed7 	bl	801024c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	33f1      	adds	r3, #241	; 0xf1
 800f4a2:	f107 0114 	add.w	r1, r7, #20
 800f4a6:	2210      	movs	r2, #16
 800f4a8:	4618      	mov	r0, r3
 800f4aa:	f00d f8e2 	bl	801c672 <memcpy1>

        data += mlen;
 800f4ae:	68ba      	ldr	r2, [r7, #8]
 800f4b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4b2:	4413      	add	r3, r2
 800f4b4:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800f4b6:	687a      	ldr	r2, [r7, #4]
 800f4b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4ba:	1ad3      	subs	r3, r2, r3
 800f4bc:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800f4be:	e038      	b.n	800f532 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	62bb      	str	r3, [r7, #40]	; 0x28
 800f4c4:	e013      	b.n	800f4ee <AES_CMAC_Update+0x116>
 800f4c6:	68fa      	ldr	r2, [r7, #12]
 800f4c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4ca:	4413      	add	r3, r2
 800f4cc:	33f1      	adds	r3, #241	; 0xf1
 800f4ce:	781a      	ldrb	r2, [r3, #0]
 800f4d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4d2:	68b9      	ldr	r1, [r7, #8]
 800f4d4:	440b      	add	r3, r1
 800f4d6:	781b      	ldrb	r3, [r3, #0]
 800f4d8:	4053      	eors	r3, r2
 800f4da:	b2d9      	uxtb	r1, r3
 800f4dc:	68fa      	ldr	r2, [r7, #12]
 800f4de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4e0:	4413      	add	r3, r2
 800f4e2:	33f1      	adds	r3, #241	; 0xf1
 800f4e4:	460a      	mov	r2, r1
 800f4e6:	701a      	strb	r2, [r3, #0]
 800f4e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4ea:	3301      	adds	r3, #1
 800f4ec:	62bb      	str	r3, [r7, #40]	; 0x28
 800f4ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4f0:	2b0f      	cmp	r3, #15
 800f4f2:	dde8      	ble.n	800f4c6 <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800f4fa:	f107 0314 	add.w	r3, r7, #20
 800f4fe:	2210      	movs	r2, #16
 800f500:	4618      	mov	r0, r3
 800f502:	f00d f8b6 	bl	801c672 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800f506:	68fa      	ldr	r2, [r7, #12]
 800f508:	f107 0114 	add.w	r1, r7, #20
 800f50c:	f107 0314 	add.w	r3, r7, #20
 800f510:	4618      	mov	r0, r3
 800f512:	f000 fe9b 	bl	801024c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	33f1      	adds	r3, #241	; 0xf1
 800f51a:	f107 0114 	add.w	r1, r7, #20
 800f51e:	2210      	movs	r2, #16
 800f520:	4618      	mov	r0, r3
 800f522:	f00d f8a6 	bl	801c672 <memcpy1>

        data += 16;
 800f526:	68bb      	ldr	r3, [r7, #8]
 800f528:	3310      	adds	r3, #16
 800f52a:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	3b10      	subs	r3, #16
 800f530:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	2b10      	cmp	r3, #16
 800f536:	d8c3      	bhi.n	800f4c0 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f53e:	687a      	ldr	r2, [r7, #4]
 800f540:	b292      	uxth	r2, r2
 800f542:	68b9      	ldr	r1, [r7, #8]
 800f544:	4618      	mov	r0, r3
 800f546:	f00d f894 	bl	801c672 <memcpy1>
    ctx->M_n = len;
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	687a      	ldr	r2, [r7, #4]
 800f54e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800f552:	e000      	b.n	800f556 <AES_CMAC_Update+0x17e>
            return;
 800f554:	bf00      	nop
}
 800f556:	3730      	adds	r7, #48	; 0x30
 800f558:	46bd      	mov	sp, r7
 800f55a:	bd80      	pop	{r7, pc}

0800f55c <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800f55c:	b580      	push	{r7, lr}
 800f55e:	b092      	sub	sp, #72	; 0x48
 800f560:	af00      	add	r7, sp, #0
 800f562:	6078      	str	r0, [r7, #4]
 800f564:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800f566:	f107 031c 	add.w	r3, r7, #28
 800f56a:	2210      	movs	r2, #16
 800f56c:	2100      	movs	r1, #0
 800f56e:	4618      	mov	r0, r3
 800f570:	f00d f8ba 	bl	801c6e8 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800f574:	683a      	ldr	r2, [r7, #0]
 800f576:	f107 011c 	add.w	r1, r7, #28
 800f57a:	f107 031c 	add.w	r3, r7, #28
 800f57e:	4618      	mov	r0, r3
 800f580:	f000 fe64 	bl	801024c <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800f584:	7f3b      	ldrb	r3, [r7, #28]
 800f586:	b25b      	sxtb	r3, r3
 800f588:	2b00      	cmp	r3, #0
 800f58a:	da31      	bge.n	800f5f0 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 800f58c:	2300      	movs	r3, #0
 800f58e:	647b      	str	r3, [r7, #68]	; 0x44
 800f590:	e01c      	b.n	800f5cc <AES_CMAC_Final+0x70>
 800f592:	f107 021c 	add.w	r2, r7, #28
 800f596:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f598:	4413      	add	r3, r2
 800f59a:	781b      	ldrb	r3, [r3, #0]
 800f59c:	005b      	lsls	r3, r3, #1
 800f59e:	b25a      	sxtb	r2, r3
 800f5a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5a2:	3301      	adds	r3, #1
 800f5a4:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800f5a8:	440b      	add	r3, r1
 800f5aa:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800f5ae:	09db      	lsrs	r3, r3, #7
 800f5b0:	b2db      	uxtb	r3, r3
 800f5b2:	b25b      	sxtb	r3, r3
 800f5b4:	4313      	orrs	r3, r2
 800f5b6:	b25b      	sxtb	r3, r3
 800f5b8:	b2d9      	uxtb	r1, r3
 800f5ba:	f107 021c 	add.w	r2, r7, #28
 800f5be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5c0:	4413      	add	r3, r2
 800f5c2:	460a      	mov	r2, r1
 800f5c4:	701a      	strb	r2, [r3, #0]
 800f5c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5c8:	3301      	adds	r3, #1
 800f5ca:	647b      	str	r3, [r7, #68]	; 0x44
 800f5cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5ce:	2b0e      	cmp	r3, #14
 800f5d0:	dddf      	ble.n	800f592 <AES_CMAC_Final+0x36>
 800f5d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f5d6:	005b      	lsls	r3, r3, #1
 800f5d8:	b2db      	uxtb	r3, r3
 800f5da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 800f5de:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f5e2:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800f5e6:	43db      	mvns	r3, r3
 800f5e8:	b2db      	uxtb	r3, r3
 800f5ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f5ee:	e028      	b.n	800f642 <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 800f5f0:	2300      	movs	r3, #0
 800f5f2:	643b      	str	r3, [r7, #64]	; 0x40
 800f5f4:	e01c      	b.n	800f630 <AES_CMAC_Final+0xd4>
 800f5f6:	f107 021c 	add.w	r2, r7, #28
 800f5fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f5fc:	4413      	add	r3, r2
 800f5fe:	781b      	ldrb	r3, [r3, #0]
 800f600:	005b      	lsls	r3, r3, #1
 800f602:	b25a      	sxtb	r2, r3
 800f604:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f606:	3301      	adds	r3, #1
 800f608:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800f60c:	440b      	add	r3, r1
 800f60e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800f612:	09db      	lsrs	r3, r3, #7
 800f614:	b2db      	uxtb	r3, r3
 800f616:	b25b      	sxtb	r3, r3
 800f618:	4313      	orrs	r3, r2
 800f61a:	b25b      	sxtb	r3, r3
 800f61c:	b2d9      	uxtb	r1, r3
 800f61e:	f107 021c 	add.w	r2, r7, #28
 800f622:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f624:	4413      	add	r3, r2
 800f626:	460a      	mov	r2, r1
 800f628:	701a      	strb	r2, [r3, #0]
 800f62a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f62c:	3301      	adds	r3, #1
 800f62e:	643b      	str	r3, [r7, #64]	; 0x40
 800f630:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f632:	2b0e      	cmp	r3, #14
 800f634:	dddf      	ble.n	800f5f6 <AES_CMAC_Final+0x9a>
 800f636:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f63a:	005b      	lsls	r3, r3, #1
 800f63c:	b2db      	uxtb	r3, r3
 800f63e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 800f642:	683b      	ldr	r3, [r7, #0]
 800f644:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f648:	2b10      	cmp	r3, #16
 800f64a:	d11d      	bne.n	800f688 <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800f64c:	2300      	movs	r3, #0
 800f64e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f650:	e016      	b.n	800f680 <AES_CMAC_Final+0x124>
 800f652:	683a      	ldr	r2, [r7, #0]
 800f654:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f656:	4413      	add	r3, r2
 800f658:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f65c:	781a      	ldrb	r2, [r3, #0]
 800f65e:	f107 011c 	add.w	r1, r7, #28
 800f662:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f664:	440b      	add	r3, r1
 800f666:	781b      	ldrb	r3, [r3, #0]
 800f668:	4053      	eors	r3, r2
 800f66a:	b2d9      	uxtb	r1, r3
 800f66c:	683a      	ldr	r2, [r7, #0]
 800f66e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f670:	4413      	add	r3, r2
 800f672:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f676:	460a      	mov	r2, r1
 800f678:	701a      	strb	r2, [r3, #0]
 800f67a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f67c:	3301      	adds	r3, #1
 800f67e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f680:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f682:	2b0f      	cmp	r3, #15
 800f684:	dde5      	ble.n	800f652 <AES_CMAC_Final+0xf6>
 800f686:	e098      	b.n	800f7ba <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800f688:	7f3b      	ldrb	r3, [r7, #28]
 800f68a:	b25b      	sxtb	r3, r3
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	da31      	bge.n	800f6f4 <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 800f690:	2300      	movs	r3, #0
 800f692:	63bb      	str	r3, [r7, #56]	; 0x38
 800f694:	e01c      	b.n	800f6d0 <AES_CMAC_Final+0x174>
 800f696:	f107 021c 	add.w	r2, r7, #28
 800f69a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f69c:	4413      	add	r3, r2
 800f69e:	781b      	ldrb	r3, [r3, #0]
 800f6a0:	005b      	lsls	r3, r3, #1
 800f6a2:	b25a      	sxtb	r2, r3
 800f6a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6a6:	3301      	adds	r3, #1
 800f6a8:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800f6ac:	440b      	add	r3, r1
 800f6ae:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800f6b2:	09db      	lsrs	r3, r3, #7
 800f6b4:	b2db      	uxtb	r3, r3
 800f6b6:	b25b      	sxtb	r3, r3
 800f6b8:	4313      	orrs	r3, r2
 800f6ba:	b25b      	sxtb	r3, r3
 800f6bc:	b2d9      	uxtb	r1, r3
 800f6be:	f107 021c 	add.w	r2, r7, #28
 800f6c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6c4:	4413      	add	r3, r2
 800f6c6:	460a      	mov	r2, r1
 800f6c8:	701a      	strb	r2, [r3, #0]
 800f6ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6cc:	3301      	adds	r3, #1
 800f6ce:	63bb      	str	r3, [r7, #56]	; 0x38
 800f6d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6d2:	2b0e      	cmp	r3, #14
 800f6d4:	dddf      	ble.n	800f696 <AES_CMAC_Final+0x13a>
 800f6d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f6da:	005b      	lsls	r3, r3, #1
 800f6dc:	b2db      	uxtb	r3, r3
 800f6de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 800f6e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f6e6:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800f6ea:	43db      	mvns	r3, r3
 800f6ec:	b2db      	uxtb	r3, r3
 800f6ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f6f2:	e028      	b.n	800f746 <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 800f6f4:	2300      	movs	r3, #0
 800f6f6:	637b      	str	r3, [r7, #52]	; 0x34
 800f6f8:	e01c      	b.n	800f734 <AES_CMAC_Final+0x1d8>
 800f6fa:	f107 021c 	add.w	r2, r7, #28
 800f6fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f700:	4413      	add	r3, r2
 800f702:	781b      	ldrb	r3, [r3, #0]
 800f704:	005b      	lsls	r3, r3, #1
 800f706:	b25a      	sxtb	r2, r3
 800f708:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f70a:	3301      	adds	r3, #1
 800f70c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800f710:	440b      	add	r3, r1
 800f712:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800f716:	09db      	lsrs	r3, r3, #7
 800f718:	b2db      	uxtb	r3, r3
 800f71a:	b25b      	sxtb	r3, r3
 800f71c:	4313      	orrs	r3, r2
 800f71e:	b25b      	sxtb	r3, r3
 800f720:	b2d9      	uxtb	r1, r3
 800f722:	f107 021c 	add.w	r2, r7, #28
 800f726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f728:	4413      	add	r3, r2
 800f72a:	460a      	mov	r2, r1
 800f72c:	701a      	strb	r2, [r3, #0]
 800f72e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f730:	3301      	adds	r3, #1
 800f732:	637b      	str	r3, [r7, #52]	; 0x34
 800f734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f736:	2b0e      	cmp	r3, #14
 800f738:	dddf      	ble.n	800f6fa <AES_CMAC_Final+0x19e>
 800f73a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f73e:	005b      	lsls	r3, r3, #1
 800f740:	b2db      	uxtb	r3, r3
 800f742:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800f746:	683b      	ldr	r3, [r7, #0]
 800f748:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f74c:	683a      	ldr	r2, [r7, #0]
 800f74e:	4413      	add	r3, r2
 800f750:	2280      	movs	r2, #128	; 0x80
 800f752:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800f756:	e007      	b.n	800f768 <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 800f758:	683b      	ldr	r3, [r7, #0]
 800f75a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f75e:	683a      	ldr	r2, [r7, #0]
 800f760:	4413      	add	r3, r2
 800f762:	2200      	movs	r2, #0
 800f764:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800f768:	683b      	ldr	r3, [r7, #0]
 800f76a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f76e:	1c5a      	adds	r2, r3, #1
 800f770:	683b      	ldr	r3, [r7, #0]
 800f772:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800f776:	683b      	ldr	r3, [r7, #0]
 800f778:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f77c:	2b0f      	cmp	r3, #15
 800f77e:	d9eb      	bls.n	800f758 <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 800f780:	2300      	movs	r3, #0
 800f782:	633b      	str	r3, [r7, #48]	; 0x30
 800f784:	e016      	b.n	800f7b4 <AES_CMAC_Final+0x258>
 800f786:	683a      	ldr	r2, [r7, #0]
 800f788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f78a:	4413      	add	r3, r2
 800f78c:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f790:	781a      	ldrb	r2, [r3, #0]
 800f792:	f107 011c 	add.w	r1, r7, #28
 800f796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f798:	440b      	add	r3, r1
 800f79a:	781b      	ldrb	r3, [r3, #0]
 800f79c:	4053      	eors	r3, r2
 800f79e:	b2d9      	uxtb	r1, r3
 800f7a0:	683a      	ldr	r2, [r7, #0]
 800f7a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7a4:	4413      	add	r3, r2
 800f7a6:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f7aa:	460a      	mov	r2, r1
 800f7ac:	701a      	strb	r2, [r3, #0]
 800f7ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7b0:	3301      	adds	r3, #1
 800f7b2:	633b      	str	r3, [r7, #48]	; 0x30
 800f7b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7b6:	2b0f      	cmp	r3, #15
 800f7b8:	dde5      	ble.n	800f786 <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 800f7ba:	2300      	movs	r3, #0
 800f7bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f7be:	e015      	b.n	800f7ec <AES_CMAC_Final+0x290>
 800f7c0:	683a      	ldr	r2, [r7, #0]
 800f7c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7c4:	4413      	add	r3, r2
 800f7c6:	33f1      	adds	r3, #241	; 0xf1
 800f7c8:	781a      	ldrb	r2, [r3, #0]
 800f7ca:	6839      	ldr	r1, [r7, #0]
 800f7cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7ce:	440b      	add	r3, r1
 800f7d0:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f7d4:	781b      	ldrb	r3, [r3, #0]
 800f7d6:	4053      	eors	r3, r2
 800f7d8:	b2d9      	uxtb	r1, r3
 800f7da:	683a      	ldr	r2, [r7, #0]
 800f7dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7de:	4413      	add	r3, r2
 800f7e0:	33f1      	adds	r3, #241	; 0xf1
 800f7e2:	460a      	mov	r2, r1
 800f7e4:	701a      	strb	r2, [r3, #0]
 800f7e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7e8:	3301      	adds	r3, #1
 800f7ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f7ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7ee:	2b0f      	cmp	r3, #15
 800f7f0:	dde6      	ble.n	800f7c0 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800f7f2:	683b      	ldr	r3, [r7, #0]
 800f7f4:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800f7f8:	f107 030c 	add.w	r3, r7, #12
 800f7fc:	2210      	movs	r2, #16
 800f7fe:	4618      	mov	r0, r3
 800f800:	f00c ff37 	bl	801c672 <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800f804:	683a      	ldr	r2, [r7, #0]
 800f806:	f107 030c 	add.w	r3, r7, #12
 800f80a:	6879      	ldr	r1, [r7, #4]
 800f80c:	4618      	mov	r0, r3
 800f80e:	f000 fd1d 	bl	801024c <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800f812:	f107 031c 	add.w	r3, r7, #28
 800f816:	2210      	movs	r2, #16
 800f818:	2100      	movs	r1, #0
 800f81a:	4618      	mov	r0, r3
 800f81c:	f00c ff64 	bl	801c6e8 <memset1>
}
 800f820:	bf00      	nop
 800f822:	3748      	adds	r7, #72	; 0x48
 800f824:	46bd      	mov	sp, r7
 800f826:	bd80      	pop	{r7, pc}

0800f828 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800f828:	b480      	push	{r7}
 800f82a:	b083      	sub	sp, #12
 800f82c:	af00      	add	r7, sp, #0
 800f82e:	6078      	str	r0, [r7, #4]
 800f830:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800f832:	683b      	ldr	r3, [r7, #0]
 800f834:	781a      	ldrb	r2, [r3, #0]
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	3301      	adds	r3, #1
 800f83e:	683a      	ldr	r2, [r7, #0]
 800f840:	7852      	ldrb	r2, [r2, #1]
 800f842:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	3302      	adds	r3, #2
 800f848:	683a      	ldr	r2, [r7, #0]
 800f84a:	7892      	ldrb	r2, [r2, #2]
 800f84c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	3303      	adds	r3, #3
 800f852:	683a      	ldr	r2, [r7, #0]
 800f854:	78d2      	ldrb	r2, [r2, #3]
 800f856:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	3304      	adds	r3, #4
 800f85c:	683a      	ldr	r2, [r7, #0]
 800f85e:	7912      	ldrb	r2, [r2, #4]
 800f860:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	3305      	adds	r3, #5
 800f866:	683a      	ldr	r2, [r7, #0]
 800f868:	7952      	ldrb	r2, [r2, #5]
 800f86a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	3306      	adds	r3, #6
 800f870:	683a      	ldr	r2, [r7, #0]
 800f872:	7992      	ldrb	r2, [r2, #6]
 800f874:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	3307      	adds	r3, #7
 800f87a:	683a      	ldr	r2, [r7, #0]
 800f87c:	79d2      	ldrb	r2, [r2, #7]
 800f87e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	3308      	adds	r3, #8
 800f884:	683a      	ldr	r2, [r7, #0]
 800f886:	7a12      	ldrb	r2, [r2, #8]
 800f888:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	3309      	adds	r3, #9
 800f88e:	683a      	ldr	r2, [r7, #0]
 800f890:	7a52      	ldrb	r2, [r2, #9]
 800f892:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	330a      	adds	r3, #10
 800f898:	683a      	ldr	r2, [r7, #0]
 800f89a:	7a92      	ldrb	r2, [r2, #10]
 800f89c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	330b      	adds	r3, #11
 800f8a2:	683a      	ldr	r2, [r7, #0]
 800f8a4:	7ad2      	ldrb	r2, [r2, #11]
 800f8a6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	330c      	adds	r3, #12
 800f8ac:	683a      	ldr	r2, [r7, #0]
 800f8ae:	7b12      	ldrb	r2, [r2, #12]
 800f8b0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	330d      	adds	r3, #13
 800f8b6:	683a      	ldr	r2, [r7, #0]
 800f8b8:	7b52      	ldrb	r2, [r2, #13]
 800f8ba:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	330e      	adds	r3, #14
 800f8c0:	683a      	ldr	r2, [r7, #0]
 800f8c2:	7b92      	ldrb	r2, [r2, #14]
 800f8c4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	330f      	adds	r3, #15
 800f8ca:	683a      	ldr	r2, [r7, #0]
 800f8cc:	7bd2      	ldrb	r2, [r2, #15]
 800f8ce:	701a      	strb	r2, [r3, #0]
#endif
}
 800f8d0:	bf00      	nop
 800f8d2:	370c      	adds	r7, #12
 800f8d4:	46bd      	mov	sp, r7
 800f8d6:	bc80      	pop	{r7}
 800f8d8:	4770      	bx	lr

0800f8da <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800f8da:	b480      	push	{r7}
 800f8dc:	b085      	sub	sp, #20
 800f8de:	af00      	add	r7, sp, #0
 800f8e0:	60f8      	str	r0, [r7, #12]
 800f8e2:	60b9      	str	r1, [r7, #8]
 800f8e4:	4613      	mov	r3, r2
 800f8e6:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800f8e8:	e007      	b.n	800f8fa <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800f8ea:	68ba      	ldr	r2, [r7, #8]
 800f8ec:	1c53      	adds	r3, r2, #1
 800f8ee:	60bb      	str	r3, [r7, #8]
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	1c59      	adds	r1, r3, #1
 800f8f4:	60f9      	str	r1, [r7, #12]
 800f8f6:	7812      	ldrb	r2, [r2, #0]
 800f8f8:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800f8fa:	79fb      	ldrb	r3, [r7, #7]
 800f8fc:	1e5a      	subs	r2, r3, #1
 800f8fe:	71fa      	strb	r2, [r7, #7]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d1f2      	bne.n	800f8ea <copy_block_nn+0x10>
}
 800f904:	bf00      	nop
 800f906:	bf00      	nop
 800f908:	3714      	adds	r7, #20
 800f90a:	46bd      	mov	sp, r7
 800f90c:	bc80      	pop	{r7}
 800f90e:	4770      	bx	lr

0800f910 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800f910:	b480      	push	{r7}
 800f912:	b083      	sub	sp, #12
 800f914:	af00      	add	r7, sp, #0
 800f916:	6078      	str	r0, [r7, #4]
 800f918:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	781a      	ldrb	r2, [r3, #0]
 800f91e:	683b      	ldr	r3, [r7, #0]
 800f920:	781b      	ldrb	r3, [r3, #0]
 800f922:	4053      	eors	r3, r2
 800f924:	b2da      	uxtb	r2, r3
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	3301      	adds	r3, #1
 800f92e:	7819      	ldrb	r1, [r3, #0]
 800f930:	683b      	ldr	r3, [r7, #0]
 800f932:	3301      	adds	r3, #1
 800f934:	781a      	ldrb	r2, [r3, #0]
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	3301      	adds	r3, #1
 800f93a:	404a      	eors	r2, r1
 800f93c:	b2d2      	uxtb	r2, r2
 800f93e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	3302      	adds	r3, #2
 800f944:	7819      	ldrb	r1, [r3, #0]
 800f946:	683b      	ldr	r3, [r7, #0]
 800f948:	3302      	adds	r3, #2
 800f94a:	781a      	ldrb	r2, [r3, #0]
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	3302      	adds	r3, #2
 800f950:	404a      	eors	r2, r1
 800f952:	b2d2      	uxtb	r2, r2
 800f954:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	3303      	adds	r3, #3
 800f95a:	7819      	ldrb	r1, [r3, #0]
 800f95c:	683b      	ldr	r3, [r7, #0]
 800f95e:	3303      	adds	r3, #3
 800f960:	781a      	ldrb	r2, [r3, #0]
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	3303      	adds	r3, #3
 800f966:	404a      	eors	r2, r1
 800f968:	b2d2      	uxtb	r2, r2
 800f96a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	3304      	adds	r3, #4
 800f970:	7819      	ldrb	r1, [r3, #0]
 800f972:	683b      	ldr	r3, [r7, #0]
 800f974:	3304      	adds	r3, #4
 800f976:	781a      	ldrb	r2, [r3, #0]
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	3304      	adds	r3, #4
 800f97c:	404a      	eors	r2, r1
 800f97e:	b2d2      	uxtb	r2, r2
 800f980:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	3305      	adds	r3, #5
 800f986:	7819      	ldrb	r1, [r3, #0]
 800f988:	683b      	ldr	r3, [r7, #0]
 800f98a:	3305      	adds	r3, #5
 800f98c:	781a      	ldrb	r2, [r3, #0]
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	3305      	adds	r3, #5
 800f992:	404a      	eors	r2, r1
 800f994:	b2d2      	uxtb	r2, r2
 800f996:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	3306      	adds	r3, #6
 800f99c:	7819      	ldrb	r1, [r3, #0]
 800f99e:	683b      	ldr	r3, [r7, #0]
 800f9a0:	3306      	adds	r3, #6
 800f9a2:	781a      	ldrb	r2, [r3, #0]
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	3306      	adds	r3, #6
 800f9a8:	404a      	eors	r2, r1
 800f9aa:	b2d2      	uxtb	r2, r2
 800f9ac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	3307      	adds	r3, #7
 800f9b2:	7819      	ldrb	r1, [r3, #0]
 800f9b4:	683b      	ldr	r3, [r7, #0]
 800f9b6:	3307      	adds	r3, #7
 800f9b8:	781a      	ldrb	r2, [r3, #0]
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	3307      	adds	r3, #7
 800f9be:	404a      	eors	r2, r1
 800f9c0:	b2d2      	uxtb	r2, r2
 800f9c2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	3308      	adds	r3, #8
 800f9c8:	7819      	ldrb	r1, [r3, #0]
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	3308      	adds	r3, #8
 800f9ce:	781a      	ldrb	r2, [r3, #0]
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	3308      	adds	r3, #8
 800f9d4:	404a      	eors	r2, r1
 800f9d6:	b2d2      	uxtb	r2, r2
 800f9d8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	3309      	adds	r3, #9
 800f9de:	7819      	ldrb	r1, [r3, #0]
 800f9e0:	683b      	ldr	r3, [r7, #0]
 800f9e2:	3309      	adds	r3, #9
 800f9e4:	781a      	ldrb	r2, [r3, #0]
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	3309      	adds	r3, #9
 800f9ea:	404a      	eors	r2, r1
 800f9ec:	b2d2      	uxtb	r2, r2
 800f9ee:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	330a      	adds	r3, #10
 800f9f4:	7819      	ldrb	r1, [r3, #0]
 800f9f6:	683b      	ldr	r3, [r7, #0]
 800f9f8:	330a      	adds	r3, #10
 800f9fa:	781a      	ldrb	r2, [r3, #0]
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	330a      	adds	r3, #10
 800fa00:	404a      	eors	r2, r1
 800fa02:	b2d2      	uxtb	r2, r2
 800fa04:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	330b      	adds	r3, #11
 800fa0a:	7819      	ldrb	r1, [r3, #0]
 800fa0c:	683b      	ldr	r3, [r7, #0]
 800fa0e:	330b      	adds	r3, #11
 800fa10:	781a      	ldrb	r2, [r3, #0]
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	330b      	adds	r3, #11
 800fa16:	404a      	eors	r2, r1
 800fa18:	b2d2      	uxtb	r2, r2
 800fa1a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	330c      	adds	r3, #12
 800fa20:	7819      	ldrb	r1, [r3, #0]
 800fa22:	683b      	ldr	r3, [r7, #0]
 800fa24:	330c      	adds	r3, #12
 800fa26:	781a      	ldrb	r2, [r3, #0]
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	330c      	adds	r3, #12
 800fa2c:	404a      	eors	r2, r1
 800fa2e:	b2d2      	uxtb	r2, r2
 800fa30:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	330d      	adds	r3, #13
 800fa36:	7819      	ldrb	r1, [r3, #0]
 800fa38:	683b      	ldr	r3, [r7, #0]
 800fa3a:	330d      	adds	r3, #13
 800fa3c:	781a      	ldrb	r2, [r3, #0]
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	330d      	adds	r3, #13
 800fa42:	404a      	eors	r2, r1
 800fa44:	b2d2      	uxtb	r2, r2
 800fa46:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	330e      	adds	r3, #14
 800fa4c:	7819      	ldrb	r1, [r3, #0]
 800fa4e:	683b      	ldr	r3, [r7, #0]
 800fa50:	330e      	adds	r3, #14
 800fa52:	781a      	ldrb	r2, [r3, #0]
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	330e      	adds	r3, #14
 800fa58:	404a      	eors	r2, r1
 800fa5a:	b2d2      	uxtb	r2, r2
 800fa5c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	330f      	adds	r3, #15
 800fa62:	7819      	ldrb	r1, [r3, #0]
 800fa64:	683b      	ldr	r3, [r7, #0]
 800fa66:	330f      	adds	r3, #15
 800fa68:	781a      	ldrb	r2, [r3, #0]
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	330f      	adds	r3, #15
 800fa6e:	404a      	eors	r2, r1
 800fa70:	b2d2      	uxtb	r2, r2
 800fa72:	701a      	strb	r2, [r3, #0]
#endif
}
 800fa74:	bf00      	nop
 800fa76:	370c      	adds	r7, #12
 800fa78:	46bd      	mov	sp, r7
 800fa7a:	bc80      	pop	{r7}
 800fa7c:	4770      	bx	lr

0800fa7e <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800fa7e:	b480      	push	{r7}
 800fa80:	b085      	sub	sp, #20
 800fa82:	af00      	add	r7, sp, #0
 800fa84:	60f8      	str	r0, [r7, #12]
 800fa86:	60b9      	str	r1, [r7, #8]
 800fa88:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800fa8a:	68bb      	ldr	r3, [r7, #8]
 800fa8c:	781a      	ldrb	r2, [r3, #0]
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	781b      	ldrb	r3, [r3, #0]
 800fa92:	4053      	eors	r3, r2
 800fa94:	b2da      	uxtb	r2, r3
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800fa9a:	68bb      	ldr	r3, [r7, #8]
 800fa9c:	3301      	adds	r3, #1
 800fa9e:	7819      	ldrb	r1, [r3, #0]
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	3301      	adds	r3, #1
 800faa4:	781a      	ldrb	r2, [r3, #0]
 800faa6:	68fb      	ldr	r3, [r7, #12]
 800faa8:	3301      	adds	r3, #1
 800faaa:	404a      	eors	r2, r1
 800faac:	b2d2      	uxtb	r2, r2
 800faae:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800fab0:	68bb      	ldr	r3, [r7, #8]
 800fab2:	3302      	adds	r3, #2
 800fab4:	7819      	ldrb	r1, [r3, #0]
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	3302      	adds	r3, #2
 800faba:	781a      	ldrb	r2, [r3, #0]
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	3302      	adds	r3, #2
 800fac0:	404a      	eors	r2, r1
 800fac2:	b2d2      	uxtb	r2, r2
 800fac4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800fac6:	68bb      	ldr	r3, [r7, #8]
 800fac8:	3303      	adds	r3, #3
 800faca:	7819      	ldrb	r1, [r3, #0]
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	3303      	adds	r3, #3
 800fad0:	781a      	ldrb	r2, [r3, #0]
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	3303      	adds	r3, #3
 800fad6:	404a      	eors	r2, r1
 800fad8:	b2d2      	uxtb	r2, r2
 800fada:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800fadc:	68bb      	ldr	r3, [r7, #8]
 800fade:	3304      	adds	r3, #4
 800fae0:	7819      	ldrb	r1, [r3, #0]
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	3304      	adds	r3, #4
 800fae6:	781a      	ldrb	r2, [r3, #0]
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	3304      	adds	r3, #4
 800faec:	404a      	eors	r2, r1
 800faee:	b2d2      	uxtb	r2, r2
 800faf0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800faf2:	68bb      	ldr	r3, [r7, #8]
 800faf4:	3305      	adds	r3, #5
 800faf6:	7819      	ldrb	r1, [r3, #0]
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	3305      	adds	r3, #5
 800fafc:	781a      	ldrb	r2, [r3, #0]
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	3305      	adds	r3, #5
 800fb02:	404a      	eors	r2, r1
 800fb04:	b2d2      	uxtb	r2, r2
 800fb06:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800fb08:	68bb      	ldr	r3, [r7, #8]
 800fb0a:	3306      	adds	r3, #6
 800fb0c:	7819      	ldrb	r1, [r3, #0]
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	3306      	adds	r3, #6
 800fb12:	781a      	ldrb	r2, [r3, #0]
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	3306      	adds	r3, #6
 800fb18:	404a      	eors	r2, r1
 800fb1a:	b2d2      	uxtb	r2, r2
 800fb1c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800fb1e:	68bb      	ldr	r3, [r7, #8]
 800fb20:	3307      	adds	r3, #7
 800fb22:	7819      	ldrb	r1, [r3, #0]
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	3307      	adds	r3, #7
 800fb28:	781a      	ldrb	r2, [r3, #0]
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	3307      	adds	r3, #7
 800fb2e:	404a      	eors	r2, r1
 800fb30:	b2d2      	uxtb	r2, r2
 800fb32:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800fb34:	68bb      	ldr	r3, [r7, #8]
 800fb36:	3308      	adds	r3, #8
 800fb38:	7819      	ldrb	r1, [r3, #0]
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	3308      	adds	r3, #8
 800fb3e:	781a      	ldrb	r2, [r3, #0]
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	3308      	adds	r3, #8
 800fb44:	404a      	eors	r2, r1
 800fb46:	b2d2      	uxtb	r2, r2
 800fb48:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800fb4a:	68bb      	ldr	r3, [r7, #8]
 800fb4c:	3309      	adds	r3, #9
 800fb4e:	7819      	ldrb	r1, [r3, #0]
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	3309      	adds	r3, #9
 800fb54:	781a      	ldrb	r2, [r3, #0]
 800fb56:	68fb      	ldr	r3, [r7, #12]
 800fb58:	3309      	adds	r3, #9
 800fb5a:	404a      	eors	r2, r1
 800fb5c:	b2d2      	uxtb	r2, r2
 800fb5e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800fb60:	68bb      	ldr	r3, [r7, #8]
 800fb62:	330a      	adds	r3, #10
 800fb64:	7819      	ldrb	r1, [r3, #0]
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	330a      	adds	r3, #10
 800fb6a:	781a      	ldrb	r2, [r3, #0]
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	330a      	adds	r3, #10
 800fb70:	404a      	eors	r2, r1
 800fb72:	b2d2      	uxtb	r2, r2
 800fb74:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800fb76:	68bb      	ldr	r3, [r7, #8]
 800fb78:	330b      	adds	r3, #11
 800fb7a:	7819      	ldrb	r1, [r3, #0]
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	330b      	adds	r3, #11
 800fb80:	781a      	ldrb	r2, [r3, #0]
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	330b      	adds	r3, #11
 800fb86:	404a      	eors	r2, r1
 800fb88:	b2d2      	uxtb	r2, r2
 800fb8a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800fb8c:	68bb      	ldr	r3, [r7, #8]
 800fb8e:	330c      	adds	r3, #12
 800fb90:	7819      	ldrb	r1, [r3, #0]
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	330c      	adds	r3, #12
 800fb96:	781a      	ldrb	r2, [r3, #0]
 800fb98:	68fb      	ldr	r3, [r7, #12]
 800fb9a:	330c      	adds	r3, #12
 800fb9c:	404a      	eors	r2, r1
 800fb9e:	b2d2      	uxtb	r2, r2
 800fba0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800fba2:	68bb      	ldr	r3, [r7, #8]
 800fba4:	330d      	adds	r3, #13
 800fba6:	7819      	ldrb	r1, [r3, #0]
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	330d      	adds	r3, #13
 800fbac:	781a      	ldrb	r2, [r3, #0]
 800fbae:	68fb      	ldr	r3, [r7, #12]
 800fbb0:	330d      	adds	r3, #13
 800fbb2:	404a      	eors	r2, r1
 800fbb4:	b2d2      	uxtb	r2, r2
 800fbb6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800fbb8:	68bb      	ldr	r3, [r7, #8]
 800fbba:	330e      	adds	r3, #14
 800fbbc:	7819      	ldrb	r1, [r3, #0]
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	330e      	adds	r3, #14
 800fbc2:	781a      	ldrb	r2, [r3, #0]
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	330e      	adds	r3, #14
 800fbc8:	404a      	eors	r2, r1
 800fbca:	b2d2      	uxtb	r2, r2
 800fbcc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800fbce:	68bb      	ldr	r3, [r7, #8]
 800fbd0:	330f      	adds	r3, #15
 800fbd2:	7819      	ldrb	r1, [r3, #0]
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	330f      	adds	r3, #15
 800fbd8:	781a      	ldrb	r2, [r3, #0]
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	330f      	adds	r3, #15
 800fbde:	404a      	eors	r2, r1
 800fbe0:	b2d2      	uxtb	r2, r2
 800fbe2:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800fbe4:	bf00      	nop
 800fbe6:	3714      	adds	r7, #20
 800fbe8:	46bd      	mov	sp, r7
 800fbea:	bc80      	pop	{r7}
 800fbec:	4770      	bx	lr

0800fbee <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800fbee:	b580      	push	{r7, lr}
 800fbf0:	b082      	sub	sp, #8
 800fbf2:	af00      	add	r7, sp, #0
 800fbf4:	6078      	str	r0, [r7, #4]
 800fbf6:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800fbf8:	6839      	ldr	r1, [r7, #0]
 800fbfa:	6878      	ldr	r0, [r7, #4]
 800fbfc:	f7ff fe88 	bl	800f910 <xor_block>
}
 800fc00:	bf00      	nop
 800fc02:	3708      	adds	r7, #8
 800fc04:	46bd      	mov	sp, r7
 800fc06:	bd80      	pop	{r7, pc}

0800fc08 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800fc08:	b480      	push	{r7}
 800fc0a:	b085      	sub	sp, #20
 800fc0c:	af00      	add	r7, sp, #0
 800fc0e:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	781b      	ldrb	r3, [r3, #0]
 800fc14:	461a      	mov	r2, r3
 800fc16:	4b48      	ldr	r3, [pc, #288]	; (800fd38 <shift_sub_rows+0x130>)
 800fc18:	5c9a      	ldrb	r2, [r3, r2]
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	701a      	strb	r2, [r3, #0]
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	3304      	adds	r3, #4
 800fc22:	781b      	ldrb	r3, [r3, #0]
 800fc24:	4619      	mov	r1, r3
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	3304      	adds	r3, #4
 800fc2a:	4a43      	ldr	r2, [pc, #268]	; (800fd38 <shift_sub_rows+0x130>)
 800fc2c:	5c52      	ldrb	r2, [r2, r1]
 800fc2e:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	3308      	adds	r3, #8
 800fc34:	781b      	ldrb	r3, [r3, #0]
 800fc36:	4619      	mov	r1, r3
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	3308      	adds	r3, #8
 800fc3c:	4a3e      	ldr	r2, [pc, #248]	; (800fd38 <shift_sub_rows+0x130>)
 800fc3e:	5c52      	ldrb	r2, [r2, r1]
 800fc40:	701a      	strb	r2, [r3, #0]
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	330c      	adds	r3, #12
 800fc46:	781b      	ldrb	r3, [r3, #0]
 800fc48:	4619      	mov	r1, r3
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	330c      	adds	r3, #12
 800fc4e:	4a3a      	ldr	r2, [pc, #232]	; (800fd38 <shift_sub_rows+0x130>)
 800fc50:	5c52      	ldrb	r2, [r2, r1]
 800fc52:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	785b      	ldrb	r3, [r3, #1]
 800fc58:	73fb      	strb	r3, [r7, #15]
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	3305      	adds	r3, #5
 800fc5e:	781b      	ldrb	r3, [r3, #0]
 800fc60:	4619      	mov	r1, r3
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	3301      	adds	r3, #1
 800fc66:	4a34      	ldr	r2, [pc, #208]	; (800fd38 <shift_sub_rows+0x130>)
 800fc68:	5c52      	ldrb	r2, [r2, r1]
 800fc6a:	701a      	strb	r2, [r3, #0]
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	3309      	adds	r3, #9
 800fc70:	781b      	ldrb	r3, [r3, #0]
 800fc72:	4619      	mov	r1, r3
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	3305      	adds	r3, #5
 800fc78:	4a2f      	ldr	r2, [pc, #188]	; (800fd38 <shift_sub_rows+0x130>)
 800fc7a:	5c52      	ldrb	r2, [r2, r1]
 800fc7c:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	330d      	adds	r3, #13
 800fc82:	781b      	ldrb	r3, [r3, #0]
 800fc84:	4619      	mov	r1, r3
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	3309      	adds	r3, #9
 800fc8a:	4a2b      	ldr	r2, [pc, #172]	; (800fd38 <shift_sub_rows+0x130>)
 800fc8c:	5c52      	ldrb	r2, [r2, r1]
 800fc8e:	701a      	strb	r2, [r3, #0]
 800fc90:	7bfa      	ldrb	r2, [r7, #15]
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	330d      	adds	r3, #13
 800fc96:	4928      	ldr	r1, [pc, #160]	; (800fd38 <shift_sub_rows+0x130>)
 800fc98:	5c8a      	ldrb	r2, [r1, r2]
 800fc9a:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	789b      	ldrb	r3, [r3, #2]
 800fca0:	73fb      	strb	r3, [r7, #15]
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	330a      	adds	r3, #10
 800fca6:	781b      	ldrb	r3, [r3, #0]
 800fca8:	4619      	mov	r1, r3
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	3302      	adds	r3, #2
 800fcae:	4a22      	ldr	r2, [pc, #136]	; (800fd38 <shift_sub_rows+0x130>)
 800fcb0:	5c52      	ldrb	r2, [r2, r1]
 800fcb2:	701a      	strb	r2, [r3, #0]
 800fcb4:	7bfa      	ldrb	r2, [r7, #15]
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	330a      	adds	r3, #10
 800fcba:	491f      	ldr	r1, [pc, #124]	; (800fd38 <shift_sub_rows+0x130>)
 800fcbc:	5c8a      	ldrb	r2, [r1, r2]
 800fcbe:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	799b      	ldrb	r3, [r3, #6]
 800fcc4:	73fb      	strb	r3, [r7, #15]
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	330e      	adds	r3, #14
 800fcca:	781b      	ldrb	r3, [r3, #0]
 800fccc:	4619      	mov	r1, r3
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	3306      	adds	r3, #6
 800fcd2:	4a19      	ldr	r2, [pc, #100]	; (800fd38 <shift_sub_rows+0x130>)
 800fcd4:	5c52      	ldrb	r2, [r2, r1]
 800fcd6:	701a      	strb	r2, [r3, #0]
 800fcd8:	7bfa      	ldrb	r2, [r7, #15]
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	330e      	adds	r3, #14
 800fcde:	4916      	ldr	r1, [pc, #88]	; (800fd38 <shift_sub_rows+0x130>)
 800fce0:	5c8a      	ldrb	r2, [r1, r2]
 800fce2:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	7bdb      	ldrb	r3, [r3, #15]
 800fce8:	73fb      	strb	r3, [r7, #15]
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	330b      	adds	r3, #11
 800fcee:	781b      	ldrb	r3, [r3, #0]
 800fcf0:	4619      	mov	r1, r3
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	330f      	adds	r3, #15
 800fcf6:	4a10      	ldr	r2, [pc, #64]	; (800fd38 <shift_sub_rows+0x130>)
 800fcf8:	5c52      	ldrb	r2, [r2, r1]
 800fcfa:	701a      	strb	r2, [r3, #0]
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	3307      	adds	r3, #7
 800fd00:	781b      	ldrb	r3, [r3, #0]
 800fd02:	4619      	mov	r1, r3
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	330b      	adds	r3, #11
 800fd08:	4a0b      	ldr	r2, [pc, #44]	; (800fd38 <shift_sub_rows+0x130>)
 800fd0a:	5c52      	ldrb	r2, [r2, r1]
 800fd0c:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	3303      	adds	r3, #3
 800fd12:	781b      	ldrb	r3, [r3, #0]
 800fd14:	4619      	mov	r1, r3
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	3307      	adds	r3, #7
 800fd1a:	4a07      	ldr	r2, [pc, #28]	; (800fd38 <shift_sub_rows+0x130>)
 800fd1c:	5c52      	ldrb	r2, [r2, r1]
 800fd1e:	701a      	strb	r2, [r3, #0]
 800fd20:	7bfa      	ldrb	r2, [r7, #15]
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	3303      	adds	r3, #3
 800fd26:	4904      	ldr	r1, [pc, #16]	; (800fd38 <shift_sub_rows+0x130>)
 800fd28:	5c8a      	ldrb	r2, [r1, r2]
 800fd2a:	701a      	strb	r2, [r3, #0]
}
 800fd2c:	bf00      	nop
 800fd2e:	3714      	adds	r7, #20
 800fd30:	46bd      	mov	sp, r7
 800fd32:	bc80      	pop	{r7}
 800fd34:	4770      	bx	lr
 800fd36:	bf00      	nop
 800fd38:	080226bc 	.word	0x080226bc

0800fd3c <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800fd3c:	b580      	push	{r7, lr}
 800fd3e:	b086      	sub	sp, #24
 800fd40:	af00      	add	r7, sp, #0
 800fd42:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800fd44:	f107 0308 	add.w	r3, r7, #8
 800fd48:	6879      	ldr	r1, [r7, #4]
 800fd4a:	4618      	mov	r0, r3
 800fd4c:	f7ff fd6c 	bl	800f828 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800fd50:	7a3b      	ldrb	r3, [r7, #8]
 800fd52:	461a      	mov	r2, r3
 800fd54:	4b9a      	ldr	r3, [pc, #616]	; (800ffc0 <mix_sub_columns+0x284>)
 800fd56:	5c9a      	ldrb	r2, [r3, r2]
 800fd58:	7b7b      	ldrb	r3, [r7, #13]
 800fd5a:	4619      	mov	r1, r3
 800fd5c:	4b99      	ldr	r3, [pc, #612]	; (800ffc4 <mix_sub_columns+0x288>)
 800fd5e:	5c5b      	ldrb	r3, [r3, r1]
 800fd60:	4053      	eors	r3, r2
 800fd62:	b2da      	uxtb	r2, r3
 800fd64:	7cbb      	ldrb	r3, [r7, #18]
 800fd66:	4619      	mov	r1, r3
 800fd68:	4b97      	ldr	r3, [pc, #604]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fd6a:	5c5b      	ldrb	r3, [r3, r1]
 800fd6c:	4053      	eors	r3, r2
 800fd6e:	b2da      	uxtb	r2, r3
 800fd70:	7dfb      	ldrb	r3, [r7, #23]
 800fd72:	4619      	mov	r1, r3
 800fd74:	4b94      	ldr	r3, [pc, #592]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fd76:	5c5b      	ldrb	r3, [r3, r1]
 800fd78:	4053      	eors	r3, r2
 800fd7a:	b2da      	uxtb	r2, r3
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800fd80:	7a3b      	ldrb	r3, [r7, #8]
 800fd82:	461a      	mov	r2, r3
 800fd84:	4b90      	ldr	r3, [pc, #576]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fd86:	5c9a      	ldrb	r2, [r3, r2]
 800fd88:	7b7b      	ldrb	r3, [r7, #13]
 800fd8a:	4619      	mov	r1, r3
 800fd8c:	4b8c      	ldr	r3, [pc, #560]	; (800ffc0 <mix_sub_columns+0x284>)
 800fd8e:	5c5b      	ldrb	r3, [r3, r1]
 800fd90:	4053      	eors	r3, r2
 800fd92:	b2da      	uxtb	r2, r3
 800fd94:	7cbb      	ldrb	r3, [r7, #18]
 800fd96:	4619      	mov	r1, r3
 800fd98:	4b8a      	ldr	r3, [pc, #552]	; (800ffc4 <mix_sub_columns+0x288>)
 800fd9a:	5c5b      	ldrb	r3, [r3, r1]
 800fd9c:	4053      	eors	r3, r2
 800fd9e:	b2d9      	uxtb	r1, r3
 800fda0:	7dfb      	ldrb	r3, [r7, #23]
 800fda2:	461a      	mov	r2, r3
 800fda4:	4b88      	ldr	r3, [pc, #544]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fda6:	5c9a      	ldrb	r2, [r3, r2]
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	3301      	adds	r3, #1
 800fdac:	404a      	eors	r2, r1
 800fdae:	b2d2      	uxtb	r2, r2
 800fdb0:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800fdb2:	7a3b      	ldrb	r3, [r7, #8]
 800fdb4:	461a      	mov	r2, r3
 800fdb6:	4b84      	ldr	r3, [pc, #528]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fdb8:	5c9a      	ldrb	r2, [r3, r2]
 800fdba:	7b7b      	ldrb	r3, [r7, #13]
 800fdbc:	4619      	mov	r1, r3
 800fdbe:	4b82      	ldr	r3, [pc, #520]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fdc0:	5c5b      	ldrb	r3, [r3, r1]
 800fdc2:	4053      	eors	r3, r2
 800fdc4:	b2da      	uxtb	r2, r3
 800fdc6:	7cbb      	ldrb	r3, [r7, #18]
 800fdc8:	4619      	mov	r1, r3
 800fdca:	4b7d      	ldr	r3, [pc, #500]	; (800ffc0 <mix_sub_columns+0x284>)
 800fdcc:	5c5b      	ldrb	r3, [r3, r1]
 800fdce:	4053      	eors	r3, r2
 800fdd0:	b2d9      	uxtb	r1, r3
 800fdd2:	7dfb      	ldrb	r3, [r7, #23]
 800fdd4:	461a      	mov	r2, r3
 800fdd6:	4b7b      	ldr	r3, [pc, #492]	; (800ffc4 <mix_sub_columns+0x288>)
 800fdd8:	5c9a      	ldrb	r2, [r3, r2]
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	3302      	adds	r3, #2
 800fdde:	404a      	eors	r2, r1
 800fde0:	b2d2      	uxtb	r2, r2
 800fde2:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800fde4:	7a3b      	ldrb	r3, [r7, #8]
 800fde6:	461a      	mov	r2, r3
 800fde8:	4b76      	ldr	r3, [pc, #472]	; (800ffc4 <mix_sub_columns+0x288>)
 800fdea:	5c9a      	ldrb	r2, [r3, r2]
 800fdec:	7b7b      	ldrb	r3, [r7, #13]
 800fdee:	4619      	mov	r1, r3
 800fdf0:	4b75      	ldr	r3, [pc, #468]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fdf2:	5c5b      	ldrb	r3, [r3, r1]
 800fdf4:	4053      	eors	r3, r2
 800fdf6:	b2da      	uxtb	r2, r3
 800fdf8:	7cbb      	ldrb	r3, [r7, #18]
 800fdfa:	4619      	mov	r1, r3
 800fdfc:	4b72      	ldr	r3, [pc, #456]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fdfe:	5c5b      	ldrb	r3, [r3, r1]
 800fe00:	4053      	eors	r3, r2
 800fe02:	b2d9      	uxtb	r1, r3
 800fe04:	7dfb      	ldrb	r3, [r7, #23]
 800fe06:	461a      	mov	r2, r3
 800fe08:	4b6d      	ldr	r3, [pc, #436]	; (800ffc0 <mix_sub_columns+0x284>)
 800fe0a:	5c9a      	ldrb	r2, [r3, r2]
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	3303      	adds	r3, #3
 800fe10:	404a      	eors	r2, r1
 800fe12:	b2d2      	uxtb	r2, r2
 800fe14:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800fe16:	7b3b      	ldrb	r3, [r7, #12]
 800fe18:	461a      	mov	r2, r3
 800fe1a:	4b69      	ldr	r3, [pc, #420]	; (800ffc0 <mix_sub_columns+0x284>)
 800fe1c:	5c9a      	ldrb	r2, [r3, r2]
 800fe1e:	7c7b      	ldrb	r3, [r7, #17]
 800fe20:	4619      	mov	r1, r3
 800fe22:	4b68      	ldr	r3, [pc, #416]	; (800ffc4 <mix_sub_columns+0x288>)
 800fe24:	5c5b      	ldrb	r3, [r3, r1]
 800fe26:	4053      	eors	r3, r2
 800fe28:	b2da      	uxtb	r2, r3
 800fe2a:	7dbb      	ldrb	r3, [r7, #22]
 800fe2c:	4619      	mov	r1, r3
 800fe2e:	4b66      	ldr	r3, [pc, #408]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fe30:	5c5b      	ldrb	r3, [r3, r1]
 800fe32:	4053      	eors	r3, r2
 800fe34:	b2d9      	uxtb	r1, r3
 800fe36:	7afb      	ldrb	r3, [r7, #11]
 800fe38:	461a      	mov	r2, r3
 800fe3a:	4b63      	ldr	r3, [pc, #396]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fe3c:	5c9a      	ldrb	r2, [r3, r2]
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	3304      	adds	r3, #4
 800fe42:	404a      	eors	r2, r1
 800fe44:	b2d2      	uxtb	r2, r2
 800fe46:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800fe48:	7b3b      	ldrb	r3, [r7, #12]
 800fe4a:	461a      	mov	r2, r3
 800fe4c:	4b5e      	ldr	r3, [pc, #376]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fe4e:	5c9a      	ldrb	r2, [r3, r2]
 800fe50:	7c7b      	ldrb	r3, [r7, #17]
 800fe52:	4619      	mov	r1, r3
 800fe54:	4b5a      	ldr	r3, [pc, #360]	; (800ffc0 <mix_sub_columns+0x284>)
 800fe56:	5c5b      	ldrb	r3, [r3, r1]
 800fe58:	4053      	eors	r3, r2
 800fe5a:	b2da      	uxtb	r2, r3
 800fe5c:	7dbb      	ldrb	r3, [r7, #22]
 800fe5e:	4619      	mov	r1, r3
 800fe60:	4b58      	ldr	r3, [pc, #352]	; (800ffc4 <mix_sub_columns+0x288>)
 800fe62:	5c5b      	ldrb	r3, [r3, r1]
 800fe64:	4053      	eors	r3, r2
 800fe66:	b2d9      	uxtb	r1, r3
 800fe68:	7afb      	ldrb	r3, [r7, #11]
 800fe6a:	461a      	mov	r2, r3
 800fe6c:	4b56      	ldr	r3, [pc, #344]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fe6e:	5c9a      	ldrb	r2, [r3, r2]
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	3305      	adds	r3, #5
 800fe74:	404a      	eors	r2, r1
 800fe76:	b2d2      	uxtb	r2, r2
 800fe78:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800fe7a:	7b3b      	ldrb	r3, [r7, #12]
 800fe7c:	461a      	mov	r2, r3
 800fe7e:	4b52      	ldr	r3, [pc, #328]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fe80:	5c9a      	ldrb	r2, [r3, r2]
 800fe82:	7c7b      	ldrb	r3, [r7, #17]
 800fe84:	4619      	mov	r1, r3
 800fe86:	4b50      	ldr	r3, [pc, #320]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fe88:	5c5b      	ldrb	r3, [r3, r1]
 800fe8a:	4053      	eors	r3, r2
 800fe8c:	b2da      	uxtb	r2, r3
 800fe8e:	7dbb      	ldrb	r3, [r7, #22]
 800fe90:	4619      	mov	r1, r3
 800fe92:	4b4b      	ldr	r3, [pc, #300]	; (800ffc0 <mix_sub_columns+0x284>)
 800fe94:	5c5b      	ldrb	r3, [r3, r1]
 800fe96:	4053      	eors	r3, r2
 800fe98:	b2d9      	uxtb	r1, r3
 800fe9a:	7afb      	ldrb	r3, [r7, #11]
 800fe9c:	461a      	mov	r2, r3
 800fe9e:	4b49      	ldr	r3, [pc, #292]	; (800ffc4 <mix_sub_columns+0x288>)
 800fea0:	5c9a      	ldrb	r2, [r3, r2]
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	3306      	adds	r3, #6
 800fea6:	404a      	eors	r2, r1
 800fea8:	b2d2      	uxtb	r2, r2
 800feaa:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800feac:	7b3b      	ldrb	r3, [r7, #12]
 800feae:	461a      	mov	r2, r3
 800feb0:	4b44      	ldr	r3, [pc, #272]	; (800ffc4 <mix_sub_columns+0x288>)
 800feb2:	5c9a      	ldrb	r2, [r3, r2]
 800feb4:	7c7b      	ldrb	r3, [r7, #17]
 800feb6:	4619      	mov	r1, r3
 800feb8:	4b43      	ldr	r3, [pc, #268]	; (800ffc8 <mix_sub_columns+0x28c>)
 800feba:	5c5b      	ldrb	r3, [r3, r1]
 800febc:	4053      	eors	r3, r2
 800febe:	b2da      	uxtb	r2, r3
 800fec0:	7dbb      	ldrb	r3, [r7, #22]
 800fec2:	4619      	mov	r1, r3
 800fec4:	4b40      	ldr	r3, [pc, #256]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fec6:	5c5b      	ldrb	r3, [r3, r1]
 800fec8:	4053      	eors	r3, r2
 800feca:	b2d9      	uxtb	r1, r3
 800fecc:	7afb      	ldrb	r3, [r7, #11]
 800fece:	461a      	mov	r2, r3
 800fed0:	4b3b      	ldr	r3, [pc, #236]	; (800ffc0 <mix_sub_columns+0x284>)
 800fed2:	5c9a      	ldrb	r2, [r3, r2]
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	3307      	adds	r3, #7
 800fed8:	404a      	eors	r2, r1
 800feda:	b2d2      	uxtb	r2, r2
 800fedc:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800fede:	7c3b      	ldrb	r3, [r7, #16]
 800fee0:	461a      	mov	r2, r3
 800fee2:	4b37      	ldr	r3, [pc, #220]	; (800ffc0 <mix_sub_columns+0x284>)
 800fee4:	5c9a      	ldrb	r2, [r3, r2]
 800fee6:	7d7b      	ldrb	r3, [r7, #21]
 800fee8:	4619      	mov	r1, r3
 800feea:	4b36      	ldr	r3, [pc, #216]	; (800ffc4 <mix_sub_columns+0x288>)
 800feec:	5c5b      	ldrb	r3, [r3, r1]
 800feee:	4053      	eors	r3, r2
 800fef0:	b2da      	uxtb	r2, r3
 800fef2:	7abb      	ldrb	r3, [r7, #10]
 800fef4:	4619      	mov	r1, r3
 800fef6:	4b34      	ldr	r3, [pc, #208]	; (800ffc8 <mix_sub_columns+0x28c>)
 800fef8:	5c5b      	ldrb	r3, [r3, r1]
 800fefa:	4053      	eors	r3, r2
 800fefc:	b2d9      	uxtb	r1, r3
 800fefe:	7bfb      	ldrb	r3, [r7, #15]
 800ff00:	461a      	mov	r2, r3
 800ff02:	4b31      	ldr	r3, [pc, #196]	; (800ffc8 <mix_sub_columns+0x28c>)
 800ff04:	5c9a      	ldrb	r2, [r3, r2]
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	3308      	adds	r3, #8
 800ff0a:	404a      	eors	r2, r1
 800ff0c:	b2d2      	uxtb	r2, r2
 800ff0e:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800ff10:	7c3b      	ldrb	r3, [r7, #16]
 800ff12:	461a      	mov	r2, r3
 800ff14:	4b2c      	ldr	r3, [pc, #176]	; (800ffc8 <mix_sub_columns+0x28c>)
 800ff16:	5c9a      	ldrb	r2, [r3, r2]
 800ff18:	7d7b      	ldrb	r3, [r7, #21]
 800ff1a:	4619      	mov	r1, r3
 800ff1c:	4b28      	ldr	r3, [pc, #160]	; (800ffc0 <mix_sub_columns+0x284>)
 800ff1e:	5c5b      	ldrb	r3, [r3, r1]
 800ff20:	4053      	eors	r3, r2
 800ff22:	b2da      	uxtb	r2, r3
 800ff24:	7abb      	ldrb	r3, [r7, #10]
 800ff26:	4619      	mov	r1, r3
 800ff28:	4b26      	ldr	r3, [pc, #152]	; (800ffc4 <mix_sub_columns+0x288>)
 800ff2a:	5c5b      	ldrb	r3, [r3, r1]
 800ff2c:	4053      	eors	r3, r2
 800ff2e:	b2d9      	uxtb	r1, r3
 800ff30:	7bfb      	ldrb	r3, [r7, #15]
 800ff32:	461a      	mov	r2, r3
 800ff34:	4b24      	ldr	r3, [pc, #144]	; (800ffc8 <mix_sub_columns+0x28c>)
 800ff36:	5c9a      	ldrb	r2, [r3, r2]
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	3309      	adds	r3, #9
 800ff3c:	404a      	eors	r2, r1
 800ff3e:	b2d2      	uxtb	r2, r2
 800ff40:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800ff42:	7c3b      	ldrb	r3, [r7, #16]
 800ff44:	461a      	mov	r2, r3
 800ff46:	4b20      	ldr	r3, [pc, #128]	; (800ffc8 <mix_sub_columns+0x28c>)
 800ff48:	5c9a      	ldrb	r2, [r3, r2]
 800ff4a:	7d7b      	ldrb	r3, [r7, #21]
 800ff4c:	4619      	mov	r1, r3
 800ff4e:	4b1e      	ldr	r3, [pc, #120]	; (800ffc8 <mix_sub_columns+0x28c>)
 800ff50:	5c5b      	ldrb	r3, [r3, r1]
 800ff52:	4053      	eors	r3, r2
 800ff54:	b2da      	uxtb	r2, r3
 800ff56:	7abb      	ldrb	r3, [r7, #10]
 800ff58:	4619      	mov	r1, r3
 800ff5a:	4b19      	ldr	r3, [pc, #100]	; (800ffc0 <mix_sub_columns+0x284>)
 800ff5c:	5c5b      	ldrb	r3, [r3, r1]
 800ff5e:	4053      	eors	r3, r2
 800ff60:	b2d9      	uxtb	r1, r3
 800ff62:	7bfb      	ldrb	r3, [r7, #15]
 800ff64:	461a      	mov	r2, r3
 800ff66:	4b17      	ldr	r3, [pc, #92]	; (800ffc4 <mix_sub_columns+0x288>)
 800ff68:	5c9a      	ldrb	r2, [r3, r2]
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	330a      	adds	r3, #10
 800ff6e:	404a      	eors	r2, r1
 800ff70:	b2d2      	uxtb	r2, r2
 800ff72:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800ff74:	7c3b      	ldrb	r3, [r7, #16]
 800ff76:	461a      	mov	r2, r3
 800ff78:	4b12      	ldr	r3, [pc, #72]	; (800ffc4 <mix_sub_columns+0x288>)
 800ff7a:	5c9a      	ldrb	r2, [r3, r2]
 800ff7c:	7d7b      	ldrb	r3, [r7, #21]
 800ff7e:	4619      	mov	r1, r3
 800ff80:	4b11      	ldr	r3, [pc, #68]	; (800ffc8 <mix_sub_columns+0x28c>)
 800ff82:	5c5b      	ldrb	r3, [r3, r1]
 800ff84:	4053      	eors	r3, r2
 800ff86:	b2da      	uxtb	r2, r3
 800ff88:	7abb      	ldrb	r3, [r7, #10]
 800ff8a:	4619      	mov	r1, r3
 800ff8c:	4b0e      	ldr	r3, [pc, #56]	; (800ffc8 <mix_sub_columns+0x28c>)
 800ff8e:	5c5b      	ldrb	r3, [r3, r1]
 800ff90:	4053      	eors	r3, r2
 800ff92:	b2d9      	uxtb	r1, r3
 800ff94:	7bfb      	ldrb	r3, [r7, #15]
 800ff96:	461a      	mov	r2, r3
 800ff98:	4b09      	ldr	r3, [pc, #36]	; (800ffc0 <mix_sub_columns+0x284>)
 800ff9a:	5c9a      	ldrb	r2, [r3, r2]
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	330b      	adds	r3, #11
 800ffa0:	404a      	eors	r2, r1
 800ffa2:	b2d2      	uxtb	r2, r2
 800ffa4:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800ffa6:	7d3b      	ldrb	r3, [r7, #20]
 800ffa8:	461a      	mov	r2, r3
 800ffaa:	4b05      	ldr	r3, [pc, #20]	; (800ffc0 <mix_sub_columns+0x284>)
 800ffac:	5c9a      	ldrb	r2, [r3, r2]
 800ffae:	7a7b      	ldrb	r3, [r7, #9]
 800ffb0:	4619      	mov	r1, r3
 800ffb2:	4b04      	ldr	r3, [pc, #16]	; (800ffc4 <mix_sub_columns+0x288>)
 800ffb4:	5c5b      	ldrb	r3, [r3, r1]
 800ffb6:	4053      	eors	r3, r2
 800ffb8:	b2da      	uxtb	r2, r3
 800ffba:	7bbb      	ldrb	r3, [r7, #14]
 800ffbc:	4619      	mov	r1, r3
 800ffbe:	e005      	b.n	800ffcc <mix_sub_columns+0x290>
 800ffc0:	080227bc 	.word	0x080227bc
 800ffc4:	080228bc 	.word	0x080228bc
 800ffc8:	080226bc 	.word	0x080226bc
 800ffcc:	4b2d      	ldr	r3, [pc, #180]	; (8010084 <mix_sub_columns+0x348>)
 800ffce:	5c5b      	ldrb	r3, [r3, r1]
 800ffd0:	4053      	eors	r3, r2
 800ffd2:	b2d9      	uxtb	r1, r3
 800ffd4:	7cfb      	ldrb	r3, [r7, #19]
 800ffd6:	461a      	mov	r2, r3
 800ffd8:	4b2a      	ldr	r3, [pc, #168]	; (8010084 <mix_sub_columns+0x348>)
 800ffda:	5c9a      	ldrb	r2, [r3, r2]
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	330c      	adds	r3, #12
 800ffe0:	404a      	eors	r2, r1
 800ffe2:	b2d2      	uxtb	r2, r2
 800ffe4:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800ffe6:	7d3b      	ldrb	r3, [r7, #20]
 800ffe8:	461a      	mov	r2, r3
 800ffea:	4b26      	ldr	r3, [pc, #152]	; (8010084 <mix_sub_columns+0x348>)
 800ffec:	5c9a      	ldrb	r2, [r3, r2]
 800ffee:	7a7b      	ldrb	r3, [r7, #9]
 800fff0:	4619      	mov	r1, r3
 800fff2:	4b25      	ldr	r3, [pc, #148]	; (8010088 <mix_sub_columns+0x34c>)
 800fff4:	5c5b      	ldrb	r3, [r3, r1]
 800fff6:	4053      	eors	r3, r2
 800fff8:	b2da      	uxtb	r2, r3
 800fffa:	7bbb      	ldrb	r3, [r7, #14]
 800fffc:	4619      	mov	r1, r3
 800fffe:	4b23      	ldr	r3, [pc, #140]	; (801008c <mix_sub_columns+0x350>)
 8010000:	5c5b      	ldrb	r3, [r3, r1]
 8010002:	4053      	eors	r3, r2
 8010004:	b2d9      	uxtb	r1, r3
 8010006:	7cfb      	ldrb	r3, [r7, #19]
 8010008:	461a      	mov	r2, r3
 801000a:	4b1e      	ldr	r3, [pc, #120]	; (8010084 <mix_sub_columns+0x348>)
 801000c:	5c9a      	ldrb	r2, [r3, r2]
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	330d      	adds	r3, #13
 8010012:	404a      	eors	r2, r1
 8010014:	b2d2      	uxtb	r2, r2
 8010016:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8010018:	7d3b      	ldrb	r3, [r7, #20]
 801001a:	461a      	mov	r2, r3
 801001c:	4b19      	ldr	r3, [pc, #100]	; (8010084 <mix_sub_columns+0x348>)
 801001e:	5c9a      	ldrb	r2, [r3, r2]
 8010020:	7a7b      	ldrb	r3, [r7, #9]
 8010022:	4619      	mov	r1, r3
 8010024:	4b17      	ldr	r3, [pc, #92]	; (8010084 <mix_sub_columns+0x348>)
 8010026:	5c5b      	ldrb	r3, [r3, r1]
 8010028:	4053      	eors	r3, r2
 801002a:	b2da      	uxtb	r2, r3
 801002c:	7bbb      	ldrb	r3, [r7, #14]
 801002e:	4619      	mov	r1, r3
 8010030:	4b15      	ldr	r3, [pc, #84]	; (8010088 <mix_sub_columns+0x34c>)
 8010032:	5c5b      	ldrb	r3, [r3, r1]
 8010034:	4053      	eors	r3, r2
 8010036:	b2d9      	uxtb	r1, r3
 8010038:	7cfb      	ldrb	r3, [r7, #19]
 801003a:	461a      	mov	r2, r3
 801003c:	4b13      	ldr	r3, [pc, #76]	; (801008c <mix_sub_columns+0x350>)
 801003e:	5c9a      	ldrb	r2, [r3, r2]
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	330e      	adds	r3, #14
 8010044:	404a      	eors	r2, r1
 8010046:	b2d2      	uxtb	r2, r2
 8010048:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 801004a:	7d3b      	ldrb	r3, [r7, #20]
 801004c:	461a      	mov	r2, r3
 801004e:	4b0f      	ldr	r3, [pc, #60]	; (801008c <mix_sub_columns+0x350>)
 8010050:	5c9a      	ldrb	r2, [r3, r2]
 8010052:	7a7b      	ldrb	r3, [r7, #9]
 8010054:	4619      	mov	r1, r3
 8010056:	4b0b      	ldr	r3, [pc, #44]	; (8010084 <mix_sub_columns+0x348>)
 8010058:	5c5b      	ldrb	r3, [r3, r1]
 801005a:	4053      	eors	r3, r2
 801005c:	b2da      	uxtb	r2, r3
 801005e:	7bbb      	ldrb	r3, [r7, #14]
 8010060:	4619      	mov	r1, r3
 8010062:	4b08      	ldr	r3, [pc, #32]	; (8010084 <mix_sub_columns+0x348>)
 8010064:	5c5b      	ldrb	r3, [r3, r1]
 8010066:	4053      	eors	r3, r2
 8010068:	b2d9      	uxtb	r1, r3
 801006a:	7cfb      	ldrb	r3, [r7, #19]
 801006c:	461a      	mov	r2, r3
 801006e:	4b06      	ldr	r3, [pc, #24]	; (8010088 <mix_sub_columns+0x34c>)
 8010070:	5c9a      	ldrb	r2, [r3, r2]
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	330f      	adds	r3, #15
 8010076:	404a      	eors	r2, r1
 8010078:	b2d2      	uxtb	r2, r2
 801007a:	701a      	strb	r2, [r3, #0]
  }
 801007c:	bf00      	nop
 801007e:	3718      	adds	r7, #24
 8010080:	46bd      	mov	sp, r7
 8010082:	bd80      	pop	{r7, pc}
 8010084:	080226bc 	.word	0x080226bc
 8010088:	080227bc 	.word	0x080227bc
 801008c:	080228bc 	.word	0x080228bc

08010090 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 8010090:	b580      	push	{r7, lr}
 8010092:	b086      	sub	sp, #24
 8010094:	af00      	add	r7, sp, #0
 8010096:	60f8      	str	r0, [r7, #12]
 8010098:	460b      	mov	r3, r1
 801009a:	607a      	str	r2, [r7, #4]
 801009c:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 801009e:	7afb      	ldrb	r3, [r7, #11]
 80100a0:	3b10      	subs	r3, #16
 80100a2:	2b10      	cmp	r3, #16
 80100a4:	bf8c      	ite	hi
 80100a6:	2201      	movhi	r2, #1
 80100a8:	2200      	movls	r2, #0
 80100aa:	b2d2      	uxtb	r2, r2
 80100ac:	2a00      	cmp	r2, #0
 80100ae:	d10d      	bne.n	80100cc <lorawan_aes_set_key+0x3c>
 80100b0:	2201      	movs	r2, #1
 80100b2:	fa02 f303 	lsl.w	r3, r2, r3
 80100b6:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 80100ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80100be:	2b00      	cmp	r3, #0
 80100c0:	bf14      	ite	ne
 80100c2:	2301      	movne	r3, #1
 80100c4:	2300      	moveq	r3, #0
 80100c6:	b2db      	uxtb	r3, r3
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d105      	bne.n	80100d8 <lorawan_aes_set_key+0x48>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	2200      	movs	r2, #0
 80100d0:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 80100d4:	23ff      	movs	r3, #255	; 0xff
 80100d6:	e0b2      	b.n	801023e <lorawan_aes_set_key+0x1ae>
        break;
 80100d8:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	7afa      	ldrb	r2, [r7, #11]
 80100de:	68f9      	ldr	r1, [r7, #12]
 80100e0:	4618      	mov	r0, r3
 80100e2:	f7ff fbfa 	bl	800f8da <copy_block_nn>
    hi = (keylen + 28) << 2;
 80100e6:	7afb      	ldrb	r3, [r7, #11]
 80100e8:	331c      	adds	r3, #28
 80100ea:	b2db      	uxtb	r3, r3
 80100ec:	009b      	lsls	r3, r3, #2
 80100ee:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 80100f0:	7c7b      	ldrb	r3, [r7, #17]
 80100f2:	091b      	lsrs	r3, r3, #4
 80100f4:	b2db      	uxtb	r3, r3
 80100f6:	3b01      	subs	r3, #1
 80100f8:	b2da      	uxtb	r2, r3
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8010100:	7afb      	ldrb	r3, [r7, #11]
 8010102:	75fb      	strb	r3, [r7, #23]
 8010104:	2301      	movs	r3, #1
 8010106:	75bb      	strb	r3, [r7, #22]
 8010108:	e093      	b.n	8010232 <lorawan_aes_set_key+0x1a2>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 801010a:	7dfb      	ldrb	r3, [r7, #23]
 801010c:	3b04      	subs	r3, #4
 801010e:	687a      	ldr	r2, [r7, #4]
 8010110:	5cd3      	ldrb	r3, [r2, r3]
 8010112:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 8010114:	7dfb      	ldrb	r3, [r7, #23]
 8010116:	3b03      	subs	r3, #3
 8010118:	687a      	ldr	r2, [r7, #4]
 801011a:	5cd3      	ldrb	r3, [r2, r3]
 801011c:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 801011e:	7dfb      	ldrb	r3, [r7, #23]
 8010120:	3b02      	subs	r3, #2
 8010122:	687a      	ldr	r2, [r7, #4]
 8010124:	5cd3      	ldrb	r3, [r2, r3]
 8010126:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 8010128:	7dfb      	ldrb	r3, [r7, #23]
 801012a:	3b01      	subs	r3, #1
 801012c:	687a      	ldr	r2, [r7, #4]
 801012e:	5cd3      	ldrb	r3, [r2, r3]
 8010130:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 8010132:	7dfb      	ldrb	r3, [r7, #23]
 8010134:	7afa      	ldrb	r2, [r7, #11]
 8010136:	fbb3 f1f2 	udiv	r1, r3, r2
 801013a:	fb02 f201 	mul.w	r2, r2, r1
 801013e:	1a9b      	subs	r3, r3, r2
 8010140:	b2db      	uxtb	r3, r3
 8010142:	2b00      	cmp	r3, #0
 8010144:	d127      	bne.n	8010196 <lorawan_aes_set_key+0x106>
        {
            tt = t0;
 8010146:	7d7b      	ldrb	r3, [r7, #21]
 8010148:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 801014a:	7d3b      	ldrb	r3, [r7, #20]
 801014c:	4a3e      	ldr	r2, [pc, #248]	; (8010248 <lorawan_aes_set_key+0x1b8>)
 801014e:	5cd2      	ldrb	r2, [r2, r3]
 8010150:	7dbb      	ldrb	r3, [r7, #22]
 8010152:	4053      	eors	r3, r2
 8010154:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 8010156:	7cfb      	ldrb	r3, [r7, #19]
 8010158:	4a3b      	ldr	r2, [pc, #236]	; (8010248 <lorawan_aes_set_key+0x1b8>)
 801015a:	5cd3      	ldrb	r3, [r2, r3]
 801015c:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 801015e:	7cbb      	ldrb	r3, [r7, #18]
 8010160:	4a39      	ldr	r2, [pc, #228]	; (8010248 <lorawan_aes_set_key+0x1b8>)
 8010162:	5cd3      	ldrb	r3, [r2, r3]
 8010164:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 8010166:	7c3b      	ldrb	r3, [r7, #16]
 8010168:	4a37      	ldr	r2, [pc, #220]	; (8010248 <lorawan_aes_set_key+0x1b8>)
 801016a:	5cd3      	ldrb	r3, [r2, r3]
 801016c:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 801016e:	7dbb      	ldrb	r3, [r7, #22]
 8010170:	005b      	lsls	r3, r3, #1
 8010172:	b25a      	sxtb	r2, r3
 8010174:	7dbb      	ldrb	r3, [r7, #22]
 8010176:	09db      	lsrs	r3, r3, #7
 8010178:	b2db      	uxtb	r3, r3
 801017a:	4619      	mov	r1, r3
 801017c:	0049      	lsls	r1, r1, #1
 801017e:	440b      	add	r3, r1
 8010180:	4619      	mov	r1, r3
 8010182:	00c8      	lsls	r0, r1, #3
 8010184:	4619      	mov	r1, r3
 8010186:	4603      	mov	r3, r0
 8010188:	440b      	add	r3, r1
 801018a:	b2db      	uxtb	r3, r3
 801018c:	b25b      	sxtb	r3, r3
 801018e:	4053      	eors	r3, r2
 8010190:	b25b      	sxtb	r3, r3
 8010192:	75bb      	strb	r3, [r7, #22]
 8010194:	e01c      	b.n	80101d0 <lorawan_aes_set_key+0x140>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 8010196:	7afb      	ldrb	r3, [r7, #11]
 8010198:	2b18      	cmp	r3, #24
 801019a:	d919      	bls.n	80101d0 <lorawan_aes_set_key+0x140>
 801019c:	7dfb      	ldrb	r3, [r7, #23]
 801019e:	7afa      	ldrb	r2, [r7, #11]
 80101a0:	fbb3 f1f2 	udiv	r1, r3, r2
 80101a4:	fb02 f201 	mul.w	r2, r2, r1
 80101a8:	1a9b      	subs	r3, r3, r2
 80101aa:	b2db      	uxtb	r3, r3
 80101ac:	2b10      	cmp	r3, #16
 80101ae:	d10f      	bne.n	80101d0 <lorawan_aes_set_key+0x140>
        {
            t0 = s_box(t0);
 80101b0:	7d7b      	ldrb	r3, [r7, #21]
 80101b2:	4a25      	ldr	r2, [pc, #148]	; (8010248 <lorawan_aes_set_key+0x1b8>)
 80101b4:	5cd3      	ldrb	r3, [r2, r3]
 80101b6:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 80101b8:	7d3b      	ldrb	r3, [r7, #20]
 80101ba:	4a23      	ldr	r2, [pc, #140]	; (8010248 <lorawan_aes_set_key+0x1b8>)
 80101bc:	5cd3      	ldrb	r3, [r2, r3]
 80101be:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 80101c0:	7cfb      	ldrb	r3, [r7, #19]
 80101c2:	4a21      	ldr	r2, [pc, #132]	; (8010248 <lorawan_aes_set_key+0x1b8>)
 80101c4:	5cd3      	ldrb	r3, [r2, r3]
 80101c6:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 80101c8:	7cbb      	ldrb	r3, [r7, #18]
 80101ca:	4a1f      	ldr	r2, [pc, #124]	; (8010248 <lorawan_aes_set_key+0x1b8>)
 80101cc:	5cd3      	ldrb	r3, [r2, r3]
 80101ce:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 80101d0:	7dfa      	ldrb	r2, [r7, #23]
 80101d2:	7afb      	ldrb	r3, [r7, #11]
 80101d4:	1ad3      	subs	r3, r2, r3
 80101d6:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 80101d8:	7c3b      	ldrb	r3, [r7, #16]
 80101da:	687a      	ldr	r2, [r7, #4]
 80101dc:	5cd1      	ldrb	r1, [r2, r3]
 80101de:	7dfb      	ldrb	r3, [r7, #23]
 80101e0:	7d7a      	ldrb	r2, [r7, #21]
 80101e2:	404a      	eors	r2, r1
 80101e4:	b2d1      	uxtb	r1, r2
 80101e6:	687a      	ldr	r2, [r7, #4]
 80101e8:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 80101ea:	7c3b      	ldrb	r3, [r7, #16]
 80101ec:	3301      	adds	r3, #1
 80101ee:	687a      	ldr	r2, [r7, #4]
 80101f0:	5cd1      	ldrb	r1, [r2, r3]
 80101f2:	7dfb      	ldrb	r3, [r7, #23]
 80101f4:	3301      	adds	r3, #1
 80101f6:	7d3a      	ldrb	r2, [r7, #20]
 80101f8:	404a      	eors	r2, r1
 80101fa:	b2d1      	uxtb	r1, r2
 80101fc:	687a      	ldr	r2, [r7, #4]
 80101fe:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 8010200:	7c3b      	ldrb	r3, [r7, #16]
 8010202:	3302      	adds	r3, #2
 8010204:	687a      	ldr	r2, [r7, #4]
 8010206:	5cd1      	ldrb	r1, [r2, r3]
 8010208:	7dfb      	ldrb	r3, [r7, #23]
 801020a:	3302      	adds	r3, #2
 801020c:	7cfa      	ldrb	r2, [r7, #19]
 801020e:	404a      	eors	r2, r1
 8010210:	b2d1      	uxtb	r1, r2
 8010212:	687a      	ldr	r2, [r7, #4]
 8010214:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8010216:	7c3b      	ldrb	r3, [r7, #16]
 8010218:	3303      	adds	r3, #3
 801021a:	687a      	ldr	r2, [r7, #4]
 801021c:	5cd1      	ldrb	r1, [r2, r3]
 801021e:	7dfb      	ldrb	r3, [r7, #23]
 8010220:	3303      	adds	r3, #3
 8010222:	7cba      	ldrb	r2, [r7, #18]
 8010224:	404a      	eors	r2, r1
 8010226:	b2d1      	uxtb	r1, r2
 8010228:	687a      	ldr	r2, [r7, #4]
 801022a:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 801022c:	7dfb      	ldrb	r3, [r7, #23]
 801022e:	3304      	adds	r3, #4
 8010230:	75fb      	strb	r3, [r7, #23]
 8010232:	7dfa      	ldrb	r2, [r7, #23]
 8010234:	7c7b      	ldrb	r3, [r7, #17]
 8010236:	429a      	cmp	r2, r3
 8010238:	f4ff af67 	bcc.w	801010a <lorawan_aes_set_key+0x7a>
    }
    return 0;
 801023c:	2300      	movs	r3, #0
}
 801023e:	4618      	mov	r0, r3
 8010240:	3718      	adds	r7, #24
 8010242:	46bd      	mov	sp, r7
 8010244:	bd80      	pop	{r7, pc}
 8010246:	bf00      	nop
 8010248:	080226bc 	.word	0x080226bc

0801024c <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 801024c:	b580      	push	{r7, lr}
 801024e:	b08a      	sub	sp, #40	; 0x28
 8010250:	af00      	add	r7, sp, #0
 8010252:	60f8      	str	r0, [r7, #12]
 8010254:	60b9      	str	r1, [r7, #8]
 8010256:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 801025e:	2b00      	cmp	r3, #0
 8010260:	d038      	beq.n	80102d4 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 8010262:	687a      	ldr	r2, [r7, #4]
 8010264:	f107 0314 	add.w	r3, r7, #20
 8010268:	68f9      	ldr	r1, [r7, #12]
 801026a:	4618      	mov	r0, r3
 801026c:	f7ff fc07 	bl	800fa7e <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 8010270:	2301      	movs	r3, #1
 8010272:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010276:	e014      	b.n	80102a2 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 8010278:	f107 0314 	add.w	r3, r7, #20
 801027c:	4618      	mov	r0, r3
 801027e:	f7ff fd5d 	bl	800fd3c <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8010288:	0112      	lsls	r2, r2, #4
 801028a:	441a      	add	r2, r3
 801028c:	f107 0314 	add.w	r3, r7, #20
 8010290:	4611      	mov	r1, r2
 8010292:	4618      	mov	r0, r3
 8010294:	f7ff fcab 	bl	800fbee <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 8010298:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801029c:	3301      	adds	r3, #1
 801029e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80102a8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80102ac:	429a      	cmp	r2, r3
 80102ae:	d3e3      	bcc.n	8010278 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 80102b0:	f107 0314 	add.w	r3, r7, #20
 80102b4:	4618      	mov	r0, r3
 80102b6:	f7ff fca7 	bl	800fc08 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80102c0:	0112      	lsls	r2, r2, #4
 80102c2:	441a      	add	r2, r3
 80102c4:	f107 0314 	add.w	r3, r7, #20
 80102c8:	4619      	mov	r1, r3
 80102ca:	68b8      	ldr	r0, [r7, #8]
 80102cc:	f7ff fbd7 	bl	800fa7e <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 80102d0:	2300      	movs	r3, #0
 80102d2:	e000      	b.n	80102d6 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 80102d4:	23ff      	movs	r3, #255	; 0xff
}
 80102d6:	4618      	mov	r0, r3
 80102d8:	3728      	adds	r7, #40	; 0x28
 80102da:	46bd      	mov	sp, r7
 80102dc:	bd80      	pop	{r7, pc}
	...

080102e0 <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID(KeyIdentifier_t keyID, Key_t **keyItem)
{
 80102e0:	b480      	push	{r7}
 80102e2:	b085      	sub	sp, #20
 80102e4:	af00      	add	r7, sp, #0
 80102e6:	4603      	mov	r3, r0
 80102e8:	6039      	str	r1, [r7, #0]
 80102ea:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 80102ec:	2300      	movs	r3, #0
 80102ee:	73fb      	strb	r3, [r7, #15]
 80102f0:	e018      	b.n	8010324 <GetKeyByID+0x44>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 80102f2:	7bfa      	ldrb	r2, [r7, #15]
 80102f4:	4910      	ldr	r1, [pc, #64]	; (8010338 <GetKeyByID+0x58>)
 80102f6:	4613      	mov	r3, r2
 80102f8:	011b      	lsls	r3, r3, #4
 80102fa:	4413      	add	r3, r2
 80102fc:	440b      	add	r3, r1
 80102fe:	3310      	adds	r3, #16
 8010300:	781b      	ldrb	r3, [r3, #0]
 8010302:	79fa      	ldrb	r2, [r7, #7]
 8010304:	429a      	cmp	r2, r3
 8010306:	d10a      	bne.n	801031e <GetKeyByID+0x3e>
    {
      *keyItem = &(SeNvmCtx.KeyList[i]);
 8010308:	7bfa      	ldrb	r2, [r7, #15]
 801030a:	4613      	mov	r3, r2
 801030c:	011b      	lsls	r3, r3, #4
 801030e:	4413      	add	r3, r2
 8010310:	3310      	adds	r3, #16
 8010312:	4a09      	ldr	r2, [pc, #36]	; (8010338 <GetKeyByID+0x58>)
 8010314:	441a      	add	r2, r3
 8010316:	683b      	ldr	r3, [r7, #0]
 8010318:	601a      	str	r2, [r3, #0]
      return SECURE_ELEMENT_SUCCESS;
 801031a:	2300      	movs	r3, #0
 801031c:	e006      	b.n	801032c <GetKeyByID+0x4c>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 801031e:	7bfb      	ldrb	r3, [r7, #15]
 8010320:	3301      	adds	r3, #1
 8010322:	73fb      	strb	r3, [r7, #15]
 8010324:	7bfb      	ldrb	r3, [r7, #15]
 8010326:	2b09      	cmp	r3, #9
 8010328:	d9e3      	bls.n	80102f2 <GetKeyByID+0x12>
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 801032a:	2303      	movs	r3, #3
}
 801032c:	4618      	mov	r0, r3
 801032e:	3714      	adds	r7, #20
 8010330:	46bd      	mov	sp, r7
 8010332:	bc80      	pop	{r7}
 8010334:	4770      	bx	lr
 8010336:	bf00      	nop
 8010338:	20000084 	.word	0x20000084

0801033c <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB(void)
{
 801033c:	b480      	push	{r7}
 801033e:	af00      	add	r7, sp, #0
  return;
 8010340:	bf00      	nop
}
 8010342:	46bd      	mov	sp, r7
 8010344:	bc80      	pop	{r7}
 8010346:	4770      	bx	lr

08010348 <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac)
{
 8010348:	b590      	push	{r4, r7, lr}
 801034a:	b0d1      	sub	sp, #324	; 0x144
 801034c:	af00      	add	r7, sp, #0
 801034e:	f107 040c 	add.w	r4, r7, #12
 8010352:	6020      	str	r0, [r4, #0]
 8010354:	f107 0008 	add.w	r0, r7, #8
 8010358:	6001      	str	r1, [r0, #0]
 801035a:	4619      	mov	r1, r3
 801035c:	1dbb      	adds	r3, r7, #6
 801035e:	801a      	strh	r2, [r3, #0]
 8010360:	1d7b      	adds	r3, r7, #5
 8010362:	460a      	mov	r2, r1
 8010364:	701a      	strb	r2, [r3, #0]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8010366:	2306      	movs	r3, #6
 8010368:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
  if ((buffer == NULL) || (cmac == NULL))
 801036c:	f107 0308 	add.w	r3, r7, #8
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	2b00      	cmp	r3, #0
 8010374:	d003      	beq.n	801037e <ComputeCmac+0x36>
 8010376:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 801037a:	2b00      	cmp	r3, #0
 801037c:	d101      	bne.n	8010382 <ComputeCmac+0x3a>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 801037e:	2302      	movs	r3, #2
 8010380:	e04e      	b.n	8010420 <ComputeCmac+0xd8>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t Cmac[16];
  AES_CMAC_CTX aesCmacCtx[1];

  AES_CMAC_Init(aesCmacCtx);
 8010382:	f107 0314 	add.w	r3, r7, #20
 8010386:	4618      	mov	r0, r3
 8010388:	f7fe fffe 	bl	800f388 <AES_CMAC_Init>

  Key_t *keyItem;
  retval = GetKeyByID(keyID, &keyItem);
 801038c:	f107 0210 	add.w	r2, r7, #16
 8010390:	1d7b      	adds	r3, r7, #5
 8010392:	781b      	ldrb	r3, [r3, #0]
 8010394:	4611      	mov	r1, r2
 8010396:	4618      	mov	r0, r3
 8010398:	f7ff ffa2 	bl	80102e0 <GetKeyByID>
 801039c:	4603      	mov	r3, r0
 801039e:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

  if (retval == SECURE_ELEMENT_SUCCESS)
 80103a2:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d138      	bne.n	801041c <ComputeCmac+0xd4>
  {
    AES_CMAC_SetKey(aesCmacCtx, keyItem->KeyValue);
 80103aa:	f107 0310 	add.w	r3, r7, #16
 80103ae:	681b      	ldr	r3, [r3, #0]
 80103b0:	1c5a      	adds	r2, r3, #1
 80103b2:	f107 0314 	add.w	r3, r7, #20
 80103b6:	4611      	mov	r1, r2
 80103b8:	4618      	mov	r0, r3
 80103ba:	f7fe fffe 	bl	800f3ba <AES_CMAC_SetKey>

    if (micBxBuffer != NULL)
 80103be:	f107 030c 	add.w	r3, r7, #12
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d007      	beq.n	80103d8 <ComputeCmac+0x90>
    {
      AES_CMAC_Update(aesCmacCtx, micBxBuffer, 16);
 80103c8:	f107 030c 	add.w	r3, r7, #12
 80103cc:	f107 0014 	add.w	r0, r7, #20
 80103d0:	2210      	movs	r2, #16
 80103d2:	6819      	ldr	r1, [r3, #0]
 80103d4:	f7ff f800 	bl	800f3d8 <AES_CMAC_Update>
    }

    AES_CMAC_Update(aesCmacCtx, buffer, size);
 80103d8:	1dbb      	adds	r3, r7, #6
 80103da:	881a      	ldrh	r2, [r3, #0]
 80103dc:	f107 0308 	add.w	r3, r7, #8
 80103e0:	f107 0014 	add.w	r0, r7, #20
 80103e4:	6819      	ldr	r1, [r3, #0]
 80103e6:	f7fe fff7 	bl	800f3d8 <AES_CMAC_Update>

    AES_CMAC_Final(Cmac, aesCmacCtx);
 80103ea:	f107 0214 	add.w	r2, r7, #20
 80103ee:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 80103f2:	4611      	mov	r1, r2
 80103f4:	4618      	mov	r0, r3
 80103f6:	f7ff f8b1 	bl	800f55c <AES_CMAC_Final>

    /* Bring into the required format */
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 80103fa:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80103fe:	061a      	lsls	r2, r3, #24
 8010400:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8010404:	041b      	lsls	r3, r3, #16
 8010406:	431a      	orrs	r2, r3
 8010408:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 801040c:	021b      	lsls	r3, r3, #8
 801040e:	4313      	orrs	r3, r2
                       (uint32_t) Cmac[0]);
 8010410:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 8010414:	431a      	orrs	r2, r3
 8010416:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 801041a:	601a      	str	r2, [r3, #0]
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 801041c:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 8010420:	4618      	mov	r0, r3
 8010422:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 8010426:	46bd      	mov	sp, r7
 8010428:	bd90      	pop	{r4, r7, pc}
	...

0801042c <SecureElementInit>:
/*
 * API functions
 */

SecureElementStatus_t SecureElementInit(SecureElementNvmEvent seNvmCtxChanged)
{
 801042c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801042e:	b09d      	sub	sp, #116	; 0x74
 8010430:	af10      	add	r7, sp, #64	; 0x40
 8010432:	6278      	str	r0, [r7, #36]	; 0x24
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  Key_t *keyItem;
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8010434:	2306      	movs	r3, #6
 8010436:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Initialize LoRaWAN Key List buffer */
  memcpy1((uint8_t *)(SeNvmCtx.KeyList), (const uint8_t *)InitialKeyList, sizeof(Key_t)*NUM_OF_KEYS);
 801043a:	22aa      	movs	r2, #170	; 0xaa
 801043c:	4990      	ldr	r1, [pc, #576]	; (8010680 <SecureElementInit+0x254>)
 801043e:	4891      	ldr	r0, [pc, #580]	; (8010684 <SecureElementInit+0x258>)
 8010440:	f00c f917 	bl	801c672 <memcpy1>

  retval = GetKeyByID(APP_KEY, &keyItem);
 8010444:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8010448:	4619      	mov	r1, r3
 801044a:	2000      	movs	r0, #0
 801044c:	f7ff ff48 	bl	80102e0 <GetKeyByID>
 8010450:	4603      	mov	r3, r0
 8010452:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  KEY_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 8010456:	4b8c      	ldr	r3, [pc, #560]	; (8010688 <SecureElementInit+0x25c>)
 8010458:	2200      	movs	r2, #0
 801045a:	2100      	movs	r1, #0
 801045c:	2002      	movs	r0, #2
 801045e:	f010 f859 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
  if (retval == SECURE_ELEMENT_SUCCESS)
 8010462:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010466:	2b00      	cmp	r3, #0
 8010468:	d14d      	bne.n	8010506 <SecureElementInit+0xda>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 801046a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801046c:	785b      	ldrb	r3, [r3, #1]
 801046e:	4618      	mov	r0, r3
 8010470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010472:	789b      	ldrb	r3, [r3, #2]
 8010474:	461c      	mov	r4, r3
 8010476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010478:	78db      	ldrb	r3, [r3, #3]
 801047a:	461d      	mov	r5, r3
 801047c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801047e:	791b      	ldrb	r3, [r3, #4]
 8010480:	461e      	mov	r6, r3
 8010482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010484:	795b      	ldrb	r3, [r3, #5]
 8010486:	623b      	str	r3, [r7, #32]
 8010488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801048a:	799b      	ldrb	r3, [r3, #6]
 801048c:	61fb      	str	r3, [r7, #28]
 801048e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010490:	79db      	ldrb	r3, [r3, #7]
 8010492:	61bb      	str	r3, [r7, #24]
 8010494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010496:	7a1b      	ldrb	r3, [r3, #8]
 8010498:	617b      	str	r3, [r7, #20]
 801049a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801049c:	7a5b      	ldrb	r3, [r3, #9]
 801049e:	613b      	str	r3, [r7, #16]
 80104a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104a2:	7a9b      	ldrb	r3, [r3, #10]
 80104a4:	60fb      	str	r3, [r7, #12]
 80104a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104a8:	7adb      	ldrb	r3, [r3, #11]
 80104aa:	60bb      	str	r3, [r7, #8]
 80104ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104ae:	7b1b      	ldrb	r3, [r3, #12]
 80104b0:	607b      	str	r3, [r7, #4]
 80104b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104b4:	7b5b      	ldrb	r3, [r3, #13]
 80104b6:	603b      	str	r3, [r7, #0]
 80104b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104ba:	7b9b      	ldrb	r3, [r3, #14]
 80104bc:	4619      	mov	r1, r3
 80104be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104c0:	7bdb      	ldrb	r3, [r3, #15]
 80104c2:	461a      	mov	r2, r3
 80104c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104c6:	7c1b      	ldrb	r3, [r3, #16]
 80104c8:	930f      	str	r3, [sp, #60]	; 0x3c
 80104ca:	920e      	str	r2, [sp, #56]	; 0x38
 80104cc:	910d      	str	r1, [sp, #52]	; 0x34
 80104ce:	683a      	ldr	r2, [r7, #0]
 80104d0:	920c      	str	r2, [sp, #48]	; 0x30
 80104d2:	687a      	ldr	r2, [r7, #4]
 80104d4:	920b      	str	r2, [sp, #44]	; 0x2c
 80104d6:	68ba      	ldr	r2, [r7, #8]
 80104d8:	920a      	str	r2, [sp, #40]	; 0x28
 80104da:	68fa      	ldr	r2, [r7, #12]
 80104dc:	9209      	str	r2, [sp, #36]	; 0x24
 80104de:	693a      	ldr	r2, [r7, #16]
 80104e0:	9208      	str	r2, [sp, #32]
 80104e2:	697a      	ldr	r2, [r7, #20]
 80104e4:	9207      	str	r2, [sp, #28]
 80104e6:	69ba      	ldr	r2, [r7, #24]
 80104e8:	9206      	str	r2, [sp, #24]
 80104ea:	69fa      	ldr	r2, [r7, #28]
 80104ec:	9205      	str	r2, [sp, #20]
 80104ee:	6a3b      	ldr	r3, [r7, #32]
 80104f0:	9304      	str	r3, [sp, #16]
 80104f2:	9603      	str	r6, [sp, #12]
 80104f4:	9502      	str	r5, [sp, #8]
 80104f6:	9401      	str	r4, [sp, #4]
 80104f8:	9000      	str	r0, [sp, #0]
 80104fa:	4b64      	ldr	r3, [pc, #400]	; (801068c <SecureElementInit+0x260>)
 80104fc:	2200      	movs	r2, #0
 80104fe:	2100      	movs	r1, #0
 8010500:	2002      	movs	r0, #2
 8010502:	f010 f807 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
  }
  retval = GetKeyByID(NWK_KEY, &keyItem);
 8010506:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801050a:	4619      	mov	r1, r3
 801050c:	2001      	movs	r0, #1
 801050e:	f7ff fee7 	bl	80102e0 <GetKeyByID>
 8010512:	4603      	mov	r3, r0
 8010514:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 8010518:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801051c:	2b00      	cmp	r3, #0
 801051e:	d14d      	bne.n	80105bc <SecureElementInit+0x190>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 8010520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010522:	785b      	ldrb	r3, [r3, #1]
 8010524:	4618      	mov	r0, r3
 8010526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010528:	789b      	ldrb	r3, [r3, #2]
 801052a:	461c      	mov	r4, r3
 801052c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801052e:	78db      	ldrb	r3, [r3, #3]
 8010530:	461d      	mov	r5, r3
 8010532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010534:	791b      	ldrb	r3, [r3, #4]
 8010536:	461e      	mov	r6, r3
 8010538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801053a:	795b      	ldrb	r3, [r3, #5]
 801053c:	623b      	str	r3, [r7, #32]
 801053e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010540:	799b      	ldrb	r3, [r3, #6]
 8010542:	61fb      	str	r3, [r7, #28]
 8010544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010546:	79db      	ldrb	r3, [r3, #7]
 8010548:	61bb      	str	r3, [r7, #24]
 801054a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801054c:	7a1b      	ldrb	r3, [r3, #8]
 801054e:	617b      	str	r3, [r7, #20]
 8010550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010552:	7a5b      	ldrb	r3, [r3, #9]
 8010554:	613b      	str	r3, [r7, #16]
 8010556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010558:	7a9b      	ldrb	r3, [r3, #10]
 801055a:	60fb      	str	r3, [r7, #12]
 801055c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801055e:	7adb      	ldrb	r3, [r3, #11]
 8010560:	60bb      	str	r3, [r7, #8]
 8010562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010564:	7b1b      	ldrb	r3, [r3, #12]
 8010566:	607b      	str	r3, [r7, #4]
 8010568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801056a:	7b5b      	ldrb	r3, [r3, #13]
 801056c:	603b      	str	r3, [r7, #0]
 801056e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010570:	7b9b      	ldrb	r3, [r3, #14]
 8010572:	4619      	mov	r1, r3
 8010574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010576:	7bdb      	ldrb	r3, [r3, #15]
 8010578:	461a      	mov	r2, r3
 801057a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801057c:	7c1b      	ldrb	r3, [r3, #16]
 801057e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010580:	920e      	str	r2, [sp, #56]	; 0x38
 8010582:	910d      	str	r1, [sp, #52]	; 0x34
 8010584:	683a      	ldr	r2, [r7, #0]
 8010586:	920c      	str	r2, [sp, #48]	; 0x30
 8010588:	687a      	ldr	r2, [r7, #4]
 801058a:	920b      	str	r2, [sp, #44]	; 0x2c
 801058c:	68ba      	ldr	r2, [r7, #8]
 801058e:	920a      	str	r2, [sp, #40]	; 0x28
 8010590:	68fa      	ldr	r2, [r7, #12]
 8010592:	9209      	str	r2, [sp, #36]	; 0x24
 8010594:	693a      	ldr	r2, [r7, #16]
 8010596:	9208      	str	r2, [sp, #32]
 8010598:	697a      	ldr	r2, [r7, #20]
 801059a:	9207      	str	r2, [sp, #28]
 801059c:	69ba      	ldr	r2, [r7, #24]
 801059e:	9206      	str	r2, [sp, #24]
 80105a0:	69fa      	ldr	r2, [r7, #28]
 80105a2:	9205      	str	r2, [sp, #20]
 80105a4:	6a3b      	ldr	r3, [r7, #32]
 80105a6:	9304      	str	r3, [sp, #16]
 80105a8:	9603      	str	r6, [sp, #12]
 80105aa:	9502      	str	r5, [sp, #8]
 80105ac:	9401      	str	r4, [sp, #4]
 80105ae:	9000      	str	r0, [sp, #0]
 80105b0:	4b37      	ldr	r3, [pc, #220]	; (8010690 <SecureElementInit+0x264>)
 80105b2:	2200      	movs	r2, #0
 80105b4:	2100      	movs	r1, #0
 80105b6:	2002      	movs	r0, #2
 80105b8:	f00f ffac 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
  }
  KEY_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 80105bc:	4b35      	ldr	r3, [pc, #212]	; (8010694 <SecureElementInit+0x268>)
 80105be:	2200      	movs	r2, #0
 80105c0:	2100      	movs	r1, #0
 80105c2:	2002      	movs	r0, #2
 80105c4:	f00f ffa6 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
  retval = GetKeyByID(APP_S_KEY, &keyItem);
 80105c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80105cc:	4619      	mov	r1, r3
 80105ce:	2003      	movs	r0, #3
 80105d0:	f7ff fe86 	bl	80102e0 <GetKeyByID>
 80105d4:	4603      	mov	r3, r0
 80105d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 80105da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80105de:	2b00      	cmp	r3, #0
 80105e0:	d15c      	bne.n	801069c <SecureElementInit+0x270>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 80105e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105e4:	785b      	ldrb	r3, [r3, #1]
 80105e6:	4618      	mov	r0, r3
 80105e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105ea:	789b      	ldrb	r3, [r3, #2]
 80105ec:	461c      	mov	r4, r3
 80105ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105f0:	78db      	ldrb	r3, [r3, #3]
 80105f2:	461d      	mov	r5, r3
 80105f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105f6:	791b      	ldrb	r3, [r3, #4]
 80105f8:	461e      	mov	r6, r3
 80105fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105fc:	795b      	ldrb	r3, [r3, #5]
 80105fe:	623b      	str	r3, [r7, #32]
 8010600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010602:	799b      	ldrb	r3, [r3, #6]
 8010604:	61fb      	str	r3, [r7, #28]
 8010606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010608:	79db      	ldrb	r3, [r3, #7]
 801060a:	61bb      	str	r3, [r7, #24]
 801060c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801060e:	7a1b      	ldrb	r3, [r3, #8]
 8010610:	617b      	str	r3, [r7, #20]
 8010612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010614:	7a5b      	ldrb	r3, [r3, #9]
 8010616:	613b      	str	r3, [r7, #16]
 8010618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801061a:	7a9b      	ldrb	r3, [r3, #10]
 801061c:	60fb      	str	r3, [r7, #12]
 801061e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010620:	7adb      	ldrb	r3, [r3, #11]
 8010622:	60bb      	str	r3, [r7, #8]
 8010624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010626:	7b1b      	ldrb	r3, [r3, #12]
 8010628:	607b      	str	r3, [r7, #4]
 801062a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801062c:	7b5b      	ldrb	r3, [r3, #13]
 801062e:	603b      	str	r3, [r7, #0]
 8010630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010632:	7b9b      	ldrb	r3, [r3, #14]
 8010634:	4619      	mov	r1, r3
 8010636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010638:	7bdb      	ldrb	r3, [r3, #15]
 801063a:	461a      	mov	r2, r3
 801063c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801063e:	7c1b      	ldrb	r3, [r3, #16]
 8010640:	930f      	str	r3, [sp, #60]	; 0x3c
 8010642:	920e      	str	r2, [sp, #56]	; 0x38
 8010644:	910d      	str	r1, [sp, #52]	; 0x34
 8010646:	683a      	ldr	r2, [r7, #0]
 8010648:	920c      	str	r2, [sp, #48]	; 0x30
 801064a:	687a      	ldr	r2, [r7, #4]
 801064c:	920b      	str	r2, [sp, #44]	; 0x2c
 801064e:	68ba      	ldr	r2, [r7, #8]
 8010650:	920a      	str	r2, [sp, #40]	; 0x28
 8010652:	68fa      	ldr	r2, [r7, #12]
 8010654:	9209      	str	r2, [sp, #36]	; 0x24
 8010656:	693a      	ldr	r2, [r7, #16]
 8010658:	9208      	str	r2, [sp, #32]
 801065a:	697a      	ldr	r2, [r7, #20]
 801065c:	9207      	str	r2, [sp, #28]
 801065e:	69ba      	ldr	r2, [r7, #24]
 8010660:	9206      	str	r2, [sp, #24]
 8010662:	69fa      	ldr	r2, [r7, #28]
 8010664:	9205      	str	r2, [sp, #20]
 8010666:	6a3b      	ldr	r3, [r7, #32]
 8010668:	9304      	str	r3, [sp, #16]
 801066a:	9603      	str	r6, [sp, #12]
 801066c:	9502      	str	r5, [sp, #8]
 801066e:	9401      	str	r4, [sp, #4]
 8010670:	9000      	str	r0, [sp, #0]
 8010672:	4b09      	ldr	r3, [pc, #36]	; (8010698 <SecureElementInit+0x26c>)
 8010674:	2200      	movs	r2, #0
 8010676:	2100      	movs	r1, #0
 8010678:	2002      	movs	r0, #2
 801067a:	f00f ff4b 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
 801067e:	e00d      	b.n	801069c <SecureElementInit+0x270>
 8010680:	080229bc 	.word	0x080229bc
 8010684:	20000094 	.word	0x20000094
 8010688:	080220fc 	.word	0x080220fc
 801068c:	08022114 	.word	0x08022114
 8010690:	08022178 	.word	0x08022178
 8010694:	080221dc 	.word	0x080221dc
 8010698:	080221f4 	.word	0x080221f4
  }
  retval = GetKeyByID(NWK_S_KEY, &keyItem);
 801069c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80106a0:	4619      	mov	r1, r3
 80106a2:	2002      	movs	r0, #2
 80106a4:	f7ff fe1c 	bl	80102e0 <GetKeyByID>
 80106a8:	4603      	mov	r3, r0
 80106aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 80106ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d14d      	bne.n	8010752 <SecureElementInit+0x326>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 80106b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106b8:	785b      	ldrb	r3, [r3, #1]
 80106ba:	4618      	mov	r0, r3
 80106bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106be:	789b      	ldrb	r3, [r3, #2]
 80106c0:	461c      	mov	r4, r3
 80106c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106c4:	78db      	ldrb	r3, [r3, #3]
 80106c6:	461d      	mov	r5, r3
 80106c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106ca:	791b      	ldrb	r3, [r3, #4]
 80106cc:	461e      	mov	r6, r3
 80106ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106d0:	795b      	ldrb	r3, [r3, #5]
 80106d2:	623b      	str	r3, [r7, #32]
 80106d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106d6:	799b      	ldrb	r3, [r3, #6]
 80106d8:	61fb      	str	r3, [r7, #28]
 80106da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106dc:	79db      	ldrb	r3, [r3, #7]
 80106de:	61bb      	str	r3, [r7, #24]
 80106e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106e2:	7a1b      	ldrb	r3, [r3, #8]
 80106e4:	617b      	str	r3, [r7, #20]
 80106e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106e8:	7a5b      	ldrb	r3, [r3, #9]
 80106ea:	613b      	str	r3, [r7, #16]
 80106ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106ee:	7a9b      	ldrb	r3, [r3, #10]
 80106f0:	60fb      	str	r3, [r7, #12]
 80106f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106f4:	7adb      	ldrb	r3, [r3, #11]
 80106f6:	60bb      	str	r3, [r7, #8]
 80106f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106fa:	7b1b      	ldrb	r3, [r3, #12]
 80106fc:	607b      	str	r3, [r7, #4]
 80106fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010700:	7b5b      	ldrb	r3, [r3, #13]
 8010702:	603b      	str	r3, [r7, #0]
 8010704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010706:	7b9b      	ldrb	r3, [r3, #14]
 8010708:	4619      	mov	r1, r3
 801070a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801070c:	7bdb      	ldrb	r3, [r3, #15]
 801070e:	461a      	mov	r2, r3
 8010710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010712:	7c1b      	ldrb	r3, [r3, #16]
 8010714:	930f      	str	r3, [sp, #60]	; 0x3c
 8010716:	920e      	str	r2, [sp, #56]	; 0x38
 8010718:	910d      	str	r1, [sp, #52]	; 0x34
 801071a:	683a      	ldr	r2, [r7, #0]
 801071c:	920c      	str	r2, [sp, #48]	; 0x30
 801071e:	687a      	ldr	r2, [r7, #4]
 8010720:	920b      	str	r2, [sp, #44]	; 0x2c
 8010722:	68ba      	ldr	r2, [r7, #8]
 8010724:	920a      	str	r2, [sp, #40]	; 0x28
 8010726:	68fa      	ldr	r2, [r7, #12]
 8010728:	9209      	str	r2, [sp, #36]	; 0x24
 801072a:	693a      	ldr	r2, [r7, #16]
 801072c:	9208      	str	r2, [sp, #32]
 801072e:	697a      	ldr	r2, [r7, #20]
 8010730:	9207      	str	r2, [sp, #28]
 8010732:	69ba      	ldr	r2, [r7, #24]
 8010734:	9206      	str	r2, [sp, #24]
 8010736:	69fa      	ldr	r2, [r7, #28]
 8010738:	9205      	str	r2, [sp, #20]
 801073a:	6a3b      	ldr	r3, [r7, #32]
 801073c:	9304      	str	r3, [sp, #16]
 801073e:	9603      	str	r6, [sp, #12]
 8010740:	9502      	str	r5, [sp, #8]
 8010742:	9401      	str	r4, [sp, #4]
 8010744:	9000      	str	r0, [sp, #0]
 8010746:	4b0d      	ldr	r3, [pc, #52]	; (801077c <SecureElementInit+0x350>)
 8010748:	2200      	movs	r2, #0
 801074a:	2100      	movs	r1, #0
 801074c:	2002      	movs	r0, #2
 801074e:	f00f fee1 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
  SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;

#endif /* LORAWAN_KMS */

  /* Assign callback */
  if (seNvmCtxChanged != 0)
 8010752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010754:	2b00      	cmp	r3, #0
 8010756:	d003      	beq.n	8010760 <SecureElementInit+0x334>
  {
    SeNvmCtxChanged = seNvmCtxChanged;
 8010758:	4a09      	ldr	r2, [pc, #36]	; (8010780 <SecureElementInit+0x354>)
 801075a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801075c:	6013      	str	r3, [r2, #0]
 801075e:	e002      	b.n	8010766 <SecureElementInit+0x33a>
  }
  else
  {
    SeNvmCtxChanged = DummyCB;
 8010760:	4b07      	ldr	r3, [pc, #28]	; (8010780 <SecureElementInit+0x354>)
 8010762:	4a08      	ldr	r2, [pc, #32]	; (8010784 <SecureElementInit+0x358>)
 8010764:	601a      	str	r2, [r3, #0]
  }

#if !defined( SECURE_ELEMENT_PRE_PROVISIONED )
#if ( STATIC_DEVICE_EUI == 0 )
  /* Get a DevEUI from MCU unique ID */
  GetUniqueId(SeNvmCtx.DevEui);
 8010766:	4808      	ldr	r0, [pc, #32]	; (8010788 <SecureElementInit+0x35c>)
 8010768:	f7f4 fc8f 	bl	800508a <GetUniqueId>
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
  SeNvmCtxChanged();
 801076c:	4b04      	ldr	r3, [pc, #16]	; (8010780 <SecureElementInit+0x354>)
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	4798      	blx	r3

  return SECURE_ELEMENT_SUCCESS;
 8010772:	2300      	movs	r3, #0
}
 8010774:	4618      	mov	r0, r3
 8010776:	3734      	adds	r7, #52	; 0x34
 8010778:	46bd      	mov	sp, r7
 801077a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801077c:	08022258 	.word	0x08022258
 8010780:	20000840 	.word	0x20000840
 8010784:	0801033d 	.word	0x0801033d
 8010788:	20000084 	.word	0x20000084

0801078c <SecureElementRestoreNvmCtx>:
  return SECURE_ELEMENT_SUCCESS;
#endif /* LORAWAN_KMS == 1 */
}

SecureElementStatus_t SecureElementRestoreNvmCtx(void *seNvmCtx)
{
 801078c:	b580      	push	{r7, lr}
 801078e:	b082      	sub	sp, #8
 8010790:	af00      	add	r7, sp, #0
 8010792:	6078      	str	r0, [r7, #4]
  /* Restore nvm context */
  if (seNvmCtx != 0)
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	2b00      	cmp	r3, #0
 8010798:	d006      	beq.n	80107a8 <SecureElementRestoreNvmCtx+0x1c>
  {
    memcpy1((uint8_t *) &SeNvmCtx, (uint8_t *) seNvmCtx, sizeof(SeNvmCtx));
 801079a:	22ba      	movs	r2, #186	; 0xba
 801079c:	6879      	ldr	r1, [r7, #4]
 801079e:	4805      	ldr	r0, [pc, #20]	; (80107b4 <SecureElementRestoreNvmCtx+0x28>)
 80107a0:	f00b ff67 	bl	801c672 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 80107a4:	2300      	movs	r3, #0
 80107a6:	e000      	b.n	80107aa <SecureElementRestoreNvmCtx+0x1e>
  }
  else
  {
    return SECURE_ELEMENT_ERROR_NPE;
 80107a8:	2302      	movs	r3, #2
  }
}
 80107aa:	4618      	mov	r0, r3
 80107ac:	3708      	adds	r7, #8
 80107ae:	46bd      	mov	sp, r7
 80107b0:	bd80      	pop	{r7, pc}
 80107b2:	bf00      	nop
 80107b4:	20000084 	.word	0x20000084

080107b8 <SecureElementGetNvmCtx>:

void *SecureElementGetNvmCtx(size_t *seNvmCtxSize)
{
 80107b8:	b480      	push	{r7}
 80107ba:	b083      	sub	sp, #12
 80107bc:	af00      	add	r7, sp, #0
 80107be:	6078      	str	r0, [r7, #4]
  *seNvmCtxSize = sizeof(SeNvmCtx);
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	22ba      	movs	r2, #186	; 0xba
 80107c4:	601a      	str	r2, [r3, #0]
  return &SeNvmCtx;
 80107c6:	4b03      	ldr	r3, [pc, #12]	; (80107d4 <SecureElementGetNvmCtx+0x1c>)
}
 80107c8:	4618      	mov	r0, r3
 80107ca:	370c      	adds	r7, #12
 80107cc:	46bd      	mov	sp, r7
 80107ce:	bc80      	pop	{r7}
 80107d0:	4770      	bx	lr
 80107d2:	bf00      	nop
 80107d4:	20000084 	.word	0x20000084

080107d8 <SecureElementSetKey>:

SecureElementStatus_t SecureElementSetKey(KeyIdentifier_t keyID, uint8_t *key)
{
 80107d8:	b580      	push	{r7, lr}
 80107da:	b088      	sub	sp, #32
 80107dc:	af00      	add	r7, sp, #0
 80107de:	4603      	mov	r3, r0
 80107e0:	6039      	str	r1, [r7, #0]
 80107e2:	71fb      	strb	r3, [r7, #7]
  if (key == NULL)
 80107e4:	683b      	ldr	r3, [r7, #0]
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d101      	bne.n	80107ee <SecureElementSetKey+0x16>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 80107ea:	2302      	movs	r3, #2
 80107ec:	e04f      	b.n	801088e <SecureElementSetKey+0xb6>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 80107ee:	2300      	movs	r3, #0
 80107f0:	77fb      	strb	r3, [r7, #31]
 80107f2:	e048      	b.n	8010886 <SecureElementSetKey+0xae>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 80107f4:	7ffa      	ldrb	r2, [r7, #31]
 80107f6:	4928      	ldr	r1, [pc, #160]	; (8010898 <SecureElementSetKey+0xc0>)
 80107f8:	4613      	mov	r3, r2
 80107fa:	011b      	lsls	r3, r3, #4
 80107fc:	4413      	add	r3, r2
 80107fe:	440b      	add	r3, r1
 8010800:	3310      	adds	r3, #16
 8010802:	781b      	ldrb	r3, [r3, #0]
 8010804:	79fa      	ldrb	r2, [r7, #7]
 8010806:	429a      	cmp	r2, r3
 8010808:	d13a      	bne.n	8010880 <SecureElementSetKey+0xa8>
    {
#if ( LORAMAC_MAX_MC_CTX == 1 )
      if (keyID == MC_KEY_0)
 801080a:	79fb      	ldrb	r3, [r7, #7]
 801080c:	2b80      	cmp	r3, #128	; 0x80
 801080e:	d125      	bne.n	801085c <SecureElementSetKey+0x84>
#else /* LORAMAC_MAX_MC_CTX > 1 */
      if ((keyID == MC_KEY_0) || (keyID == MC_KEY_1) || (keyID == MC_KEY_2) || (keyID == MC_KEY_3))
#endif /* LORAMAC_MAX_MC_CTX */
      {
        /* Decrypt the key if its a Mckey */
        SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8010810:	2306      	movs	r3, #6
 8010812:	77bb      	strb	r3, [r7, #30]
        uint8_t decryptedKey[16] = { 0 };
 8010814:	2300      	movs	r3, #0
 8010816:	60fb      	str	r3, [r7, #12]
 8010818:	f107 0310 	add.w	r3, r7, #16
 801081c:	2200      	movs	r2, #0
 801081e:	601a      	str	r2, [r3, #0]
 8010820:	605a      	str	r2, [r3, #4]
 8010822:	609a      	str	r2, [r3, #8]

        retval = SecureElementAesEncrypt(key, 16, MC_KE_KEY, decryptedKey);
 8010824:	f107 030c 	add.w	r3, r7, #12
 8010828:	227f      	movs	r2, #127	; 0x7f
 801082a:	2110      	movs	r1, #16
 801082c:	6838      	ldr	r0, [r7, #0]
 801082e:	f000 f884 	bl	801093a <SecureElementAesEncrypt>
 8010832:	4603      	mov	r3, r0
 8010834:	77bb      	strb	r3, [r7, #30]

        memcpy1(SeNvmCtx.KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE);
 8010836:	7ffa      	ldrb	r2, [r7, #31]
 8010838:	4613      	mov	r3, r2
 801083a:	011b      	lsls	r3, r3, #4
 801083c:	4413      	add	r3, r2
 801083e:	3310      	adds	r3, #16
 8010840:	4a15      	ldr	r2, [pc, #84]	; (8010898 <SecureElementSetKey+0xc0>)
 8010842:	4413      	add	r3, r2
 8010844:	3301      	adds	r3, #1
 8010846:	f107 010c 	add.w	r1, r7, #12
 801084a:	2210      	movs	r2, #16
 801084c:	4618      	mov	r0, r3
 801084e:	f00b ff10 	bl	801c672 <memcpy1>
        SeNvmCtxChanged();
 8010852:	4b12      	ldr	r3, [pc, #72]	; (801089c <SecureElementSetKey+0xc4>)
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	4798      	blx	r3

        return retval;
 8010858:	7fbb      	ldrb	r3, [r7, #30]
 801085a:	e018      	b.n	801088e <SecureElementSetKey+0xb6>
      }
      else
      {
        memcpy1(SeNvmCtx.KeyList[i].KeyValue, key, SE_KEY_SIZE);
 801085c:	7ffa      	ldrb	r2, [r7, #31]
 801085e:	4613      	mov	r3, r2
 8010860:	011b      	lsls	r3, r3, #4
 8010862:	4413      	add	r3, r2
 8010864:	3310      	adds	r3, #16
 8010866:	4a0c      	ldr	r2, [pc, #48]	; (8010898 <SecureElementSetKey+0xc0>)
 8010868:	4413      	add	r3, r2
 801086a:	3301      	adds	r3, #1
 801086c:	2210      	movs	r2, #16
 801086e:	6839      	ldr	r1, [r7, #0]
 8010870:	4618      	mov	r0, r3
 8010872:	f00b fefe 	bl	801c672 <memcpy1>
        SeNvmCtxChanged();
 8010876:	4b09      	ldr	r3, [pc, #36]	; (801089c <SecureElementSetKey+0xc4>)
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	4798      	blx	r3
        return SECURE_ELEMENT_SUCCESS;
 801087c:	2300      	movs	r3, #0
 801087e:	e006      	b.n	801088e <SecureElementSetKey+0xb6>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 8010880:	7ffb      	ldrb	r3, [r7, #31]
 8010882:	3301      	adds	r3, #1
 8010884:	77fb      	strb	r3, [r7, #31]
 8010886:	7ffb      	ldrb	r3, [r7, #31]
 8010888:	2b09      	cmp	r3, #9
 801088a:	d9b3      	bls.n	80107f4 <SecureElementSetKey+0x1c>
      }
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 801088c:	2303      	movs	r3, #3
#else /* LORAWAN_KMS == 1 */
  /* Indexes are already stored at init or when deriving the key */
  CK_OBJECT_HANDLE keyIndex;
  return GetKeyIndexByID(keyID, &keyIndex);
#endif /* LORAWAN_KMS */
}
 801088e:	4618      	mov	r0, r3
 8010890:	3720      	adds	r7, #32
 8010892:	46bd      	mov	sp, r7
 8010894:	bd80      	pop	{r7, pc}
 8010896:	bf00      	nop
 8010898:	20000084 	.word	0x20000084
 801089c:	20000840 	.word	0x20000840

080108a0 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size,
                                                  KeyIdentifier_t keyID, uint32_t *cmac)
{
 80108a0:	b580      	push	{r7, lr}
 80108a2:	b086      	sub	sp, #24
 80108a4:	af02      	add	r7, sp, #8
 80108a6:	60f8      	str	r0, [r7, #12]
 80108a8:	60b9      	str	r1, [r7, #8]
 80108aa:	4611      	mov	r1, r2
 80108ac:	461a      	mov	r2, r3
 80108ae:	460b      	mov	r3, r1
 80108b0:	80fb      	strh	r3, [r7, #6]
 80108b2:	4613      	mov	r3, r2
 80108b4:	717b      	strb	r3, [r7, #5]
  if (keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS)
 80108b6:	797b      	ldrb	r3, [r7, #5]
 80108b8:	2b7e      	cmp	r3, #126	; 0x7e
 80108ba:	d901      	bls.n	80108c0 <SecureElementComputeAesCmac+0x20>
  {
    /* Never accept multicast key identifier for cmac computation */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80108bc:	2303      	movs	r3, #3
 80108be:	e009      	b.n	80108d4 <SecureElementComputeAesCmac+0x34>
  }

  return ComputeCmac(micBxBuffer, buffer, size, keyID, cmac);
 80108c0:	7979      	ldrb	r1, [r7, #5]
 80108c2:	88fa      	ldrh	r2, [r7, #6]
 80108c4:	69bb      	ldr	r3, [r7, #24]
 80108c6:	9300      	str	r3, [sp, #0]
 80108c8:	460b      	mov	r3, r1
 80108ca:	68b9      	ldr	r1, [r7, #8]
 80108cc:	68f8      	ldr	r0, [r7, #12]
 80108ce:	f7ff fd3b 	bl	8010348 <ComputeCmac>
 80108d2:	4603      	mov	r3, r0
}
 80108d4:	4618      	mov	r0, r3
 80108d6:	3710      	adds	r7, #16
 80108d8:	46bd      	mov	sp, r7
 80108da:	bd80      	pop	{r7, pc}

080108dc <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac(uint8_t *buffer, uint16_t size, uint32_t expectedCmac,
                                                 KeyIdentifier_t keyID)
{
 80108dc:	b580      	push	{r7, lr}
 80108de:	b088      	sub	sp, #32
 80108e0:	af02      	add	r7, sp, #8
 80108e2:	60f8      	str	r0, [r7, #12]
 80108e4:	607a      	str	r2, [r7, #4]
 80108e6:	461a      	mov	r2, r3
 80108e8:	460b      	mov	r3, r1
 80108ea:	817b      	strh	r3, [r7, #10]
 80108ec:	4613      	mov	r3, r2
 80108ee:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 80108f0:	2306      	movs	r3, #6
 80108f2:	75fb      	strb	r3, [r7, #23]
  if (buffer == NULL)
 80108f4:	68fb      	ldr	r3, [r7, #12]
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d101      	bne.n	80108fe <SecureElementVerifyAesCmac+0x22>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 80108fa:	2302      	movs	r3, #2
 80108fc:	e019      	b.n	8010932 <SecureElementVerifyAesCmac+0x56>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint32_t compCmac = 0;
 80108fe:	2300      	movs	r3, #0
 8010900:	613b      	str	r3, [r7, #16]

  retval = ComputeCmac(NULL, buffer, size, keyID, &compCmac);
 8010902:	7a79      	ldrb	r1, [r7, #9]
 8010904:	897a      	ldrh	r2, [r7, #10]
 8010906:	f107 0310 	add.w	r3, r7, #16
 801090a:	9300      	str	r3, [sp, #0]
 801090c:	460b      	mov	r3, r1
 801090e:	68f9      	ldr	r1, [r7, #12]
 8010910:	2000      	movs	r0, #0
 8010912:	f7ff fd19 	bl	8010348 <ComputeCmac>
 8010916:	4603      	mov	r3, r0
 8010918:	75fb      	strb	r3, [r7, #23]
  if (retval != SECURE_ELEMENT_SUCCESS)
 801091a:	7dfb      	ldrb	r3, [r7, #23]
 801091c:	2b00      	cmp	r3, #0
 801091e:	d001      	beq.n	8010924 <SecureElementVerifyAesCmac+0x48>
  {
    return retval;
 8010920:	7dfb      	ldrb	r3, [r7, #23]
 8010922:	e006      	b.n	8010932 <SecureElementVerifyAesCmac+0x56>
  }

  if (expectedCmac != compCmac)
 8010924:	693b      	ldr	r3, [r7, #16]
 8010926:	687a      	ldr	r2, [r7, #4]
 8010928:	429a      	cmp	r2, r3
 801092a:	d001      	beq.n	8010930 <SecureElementVerifyAesCmac+0x54>
  {
    retval = SECURE_ELEMENT_FAIL_CMAC;
 801092c:	2301      	movs	r3, #1
 801092e:	75fb      	strb	r3, [r7, #23]
    retval = SECURE_ELEMENT_ERROR;
  }

#endif /* LORAWAN_KMS */

  return retval;
 8010930:	7dfb      	ldrb	r3, [r7, #23]
}
 8010932:	4618      	mov	r0, r3
 8010934:	3718      	adds	r7, #24
 8010936:	46bd      	mov	sp, r7
 8010938:	bd80      	pop	{r7, pc}

0801093a <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt(uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                              uint8_t *encBuffer)
{
 801093a:	b580      	push	{r7, lr}
 801093c:	b0c2      	sub	sp, #264	; 0x108
 801093e:	af00      	add	r7, sp, #0
 8010940:	60f8      	str	r0, [r7, #12]
 8010942:	4608      	mov	r0, r1
 8010944:	4611      	mov	r1, r2
 8010946:	1d3a      	adds	r2, r7, #4
 8010948:	6013      	str	r3, [r2, #0]
 801094a:	4603      	mov	r3, r0
 801094c:	817b      	strh	r3, [r7, #10]
 801094e:	460b      	mov	r3, r1
 8010950:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8010952:	2306      	movs	r3, #6
 8010954:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
  if (buffer == NULL || encBuffer == NULL)
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	2b00      	cmp	r3, #0
 801095c:	d003      	beq.n	8010966 <SecureElementAesEncrypt+0x2c>
 801095e:	1d3b      	adds	r3, r7, #4
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d101      	bne.n	801096a <SecureElementAesEncrypt+0x30>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8010966:	2302      	movs	r3, #2
 8010968:	e043      	b.n	80109f2 <SecureElementAesEncrypt+0xb8>
  }

  /* Check if the size is divisible by 16 */
  if ((size % 16) != 0)
 801096a:	897b      	ldrh	r3, [r7, #10]
 801096c:	f003 030f 	and.w	r3, r3, #15
 8010970:	b29b      	uxth	r3, r3
 8010972:	2b00      	cmp	r3, #0
 8010974:	d001      	beq.n	801097a <SecureElementAesEncrypt+0x40>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8010976:	2305      	movs	r3, #5
 8010978:	e03b      	b.n	80109f2 <SecureElementAesEncrypt+0xb8>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  lorawan_aes_context aesContext;
  memset1(aesContext.ksch, '\0', 240);
 801097a:	f107 0314 	add.w	r3, r7, #20
 801097e:	22f0      	movs	r2, #240	; 0xf0
 8010980:	2100      	movs	r1, #0
 8010982:	4618      	mov	r0, r3
 8010984:	f00b feb0 	bl	801c6e8 <memset1>

  Key_t *pItem;
  retval = GetKeyByID(keyID, &pItem);
 8010988:	f107 0210 	add.w	r2, r7, #16
 801098c:	7a7b      	ldrb	r3, [r7, #9]
 801098e:	4611      	mov	r1, r2
 8010990:	4618      	mov	r0, r3
 8010992:	f7ff fca5 	bl	80102e0 <GetKeyByID>
 8010996:	4603      	mov	r3, r0
 8010998:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

  if (retval == SECURE_ELEMENT_SUCCESS)
 801099c:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d124      	bne.n	80109ee <SecureElementAesEncrypt+0xb4>
  {
    lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 80109a4:	693b      	ldr	r3, [r7, #16]
 80109a6:	3301      	adds	r3, #1
 80109a8:	f107 0214 	add.w	r2, r7, #20
 80109ac:	2110      	movs	r1, #16
 80109ae:	4618      	mov	r0, r3
 80109b0:	f7ff fb6e 	bl	8010090 <lorawan_aes_set_key>

    uint8_t block = 0;
 80109b4:	2300      	movs	r3, #0
 80109b6:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

    while (size != 0)
 80109ba:	e015      	b.n	80109e8 <SecureElementAesEncrypt+0xae>
    {
      lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 80109bc:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 80109c0:	68fa      	ldr	r2, [r7, #12]
 80109c2:	18d0      	adds	r0, r2, r3
 80109c4:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 80109c8:	1d3a      	adds	r2, r7, #4
 80109ca:	6812      	ldr	r2, [r2, #0]
 80109cc:	4413      	add	r3, r2
 80109ce:	f107 0214 	add.w	r2, r7, #20
 80109d2:	4619      	mov	r1, r3
 80109d4:	f7ff fc3a 	bl	801024c <lorawan_aes_encrypt>
      block = block + 16;
 80109d8:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 80109dc:	3310      	adds	r3, #16
 80109de:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
      size = size - 16;
 80109e2:	897b      	ldrh	r3, [r7, #10]
 80109e4:	3b10      	subs	r3, #16
 80109e6:	817b      	strh	r3, [r7, #10]
    while (size != 0)
 80109e8:	897b      	ldrh	r3, [r7, #10]
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d1e6      	bne.n	80109bc <SecureElementAesEncrypt+0x82>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 80109ee:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 80109f2:	4618      	mov	r0, r3
 80109f4:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80109f8:	46bd      	mov	sp, r7
 80109fa:	bd80      	pop	{r7, pc}

080109fc <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey(Version_t version, uint8_t *input, KeyIdentifier_t rootKeyID,
                                                     KeyIdentifier_t targetKeyID)
{
 80109fc:	b580      	push	{r7, lr}
 80109fe:	b08a      	sub	sp, #40	; 0x28
 8010a00:	af00      	add	r7, sp, #0
 8010a02:	60f8      	str	r0, [r7, #12]
 8010a04:	60b9      	str	r1, [r7, #8]
 8010a06:	4611      	mov	r1, r2
 8010a08:	461a      	mov	r2, r3
 8010a0a:	460b      	mov	r3, r1
 8010a0c:	71fb      	strb	r3, [r7, #7]
 8010a0e:	4613      	mov	r3, r2
 8010a10:	71bb      	strb	r3, [r7, #6]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8010a12:	2306      	movs	r3, #6
 8010a14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (input == NULL)
 8010a18:	68bb      	ldr	r3, [r7, #8]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d101      	bne.n	8010a22 <SecureElementDeriveAndStoreKey+0x26>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8010a1e:	2302      	movs	r3, #2
 8010a20:	e033      	b.n	8010a8a <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* In case of MC_KE_KEY, only McRootKey can be used as root key */
  if (targetKeyID == MC_KE_KEY)
 8010a22:	79bb      	ldrb	r3, [r7, #6]
 8010a24:	2b7f      	cmp	r3, #127	; 0x7f
 8010a26:	d104      	bne.n	8010a32 <SecureElementDeriveAndStoreKey+0x36>
  {
    if (rootKeyID != MC_ROOT_KEY)
 8010a28:	79fb      	ldrb	r3, [r7, #7]
 8010a2a:	2b04      	cmp	r3, #4
 8010a2c:	d001      	beq.n	8010a32 <SecureElementDeriveAndStoreKey+0x36>
    {
      return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8010a2e:	2303      	movs	r3, #3
 8010a30:	e02b      	b.n	8010a8a <SecureElementDeriveAndStoreKey+0x8e>
    }
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t key[16] = { 0 };
 8010a32:	2300      	movs	r3, #0
 8010a34:	617b      	str	r3, [r7, #20]
 8010a36:	f107 0318 	add.w	r3, r7, #24
 8010a3a:	2200      	movs	r2, #0
 8010a3c:	601a      	str	r2, [r3, #0]
 8010a3e:	605a      	str	r2, [r3, #4]
 8010a40:	609a      	str	r2, [r3, #8]
  /* Derive key */
  retval = SecureElementAesEncrypt(input, 16, rootKeyID, key);
 8010a42:	f107 0314 	add.w	r3, r7, #20
 8010a46:	79fa      	ldrb	r2, [r7, #7]
 8010a48:	2110      	movs	r1, #16
 8010a4a:	68b8      	ldr	r0, [r7, #8]
 8010a4c:	f7ff ff75 	bl	801093a <SecureElementAesEncrypt>
 8010a50:	4603      	mov	r3, r0
 8010a52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 8010a56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	d002      	beq.n	8010a64 <SecureElementDeriveAndStoreKey+0x68>
  {
    return retval;
 8010a5e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010a62:	e012      	b.n	8010a8a <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* Store key */
  retval = SecureElementSetKey(targetKeyID, key);
 8010a64:	f107 0214 	add.w	r2, r7, #20
 8010a68:	79bb      	ldrb	r3, [r7, #6]
 8010a6a:	4611      	mov	r1, r2
 8010a6c:	4618      	mov	r0, r3
 8010a6e:	f7ff feb3 	bl	80107d8 <SecureElementSetKey>
 8010a72:	4603      	mov	r3, r0
 8010a74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 8010a78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d002      	beq.n	8010a86 <SecureElementDeriveAndStoreKey+0x8a>
  {
    return retval;
 8010a80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010a84:	e001      	b.n	8010a8a <SecureElementDeriveAndStoreKey+0x8e>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 8010a86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8010a8a:	4618      	mov	r0, r3
 8010a8c:	3728      	adds	r7, #40	; 0x28
 8010a8e:	46bd      	mov	sp, r7
 8010a90:	bd80      	pop	{r7, pc}

08010a92 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept(JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                     uint16_t devNonce, uint8_t *encJoinAccept,
                                                     uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                     uint8_t *versionMinor)
{
 8010a92:	b580      	push	{r7, lr}
 8010a94:	b086      	sub	sp, #24
 8010a96:	af00      	add	r7, sp, #0
 8010a98:	60b9      	str	r1, [r7, #8]
 8010a9a:	607b      	str	r3, [r7, #4]
 8010a9c:	4603      	mov	r3, r0
 8010a9e:	73fb      	strb	r3, [r7, #15]
 8010aa0:	4613      	mov	r3, r2
 8010aa2:	81bb      	strh	r3, [r7, #12]
  if ((encJoinAccept == NULL) || (decJoinAccept == NULL) || (versionMinor == NULL))
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d005      	beq.n	8010ab6 <SecureElementProcessJoinAccept+0x24>
 8010aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d002      	beq.n	8010ab6 <SecureElementProcessJoinAccept+0x24>
 8010ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d101      	bne.n	8010aba <SecureElementProcessJoinAccept+0x28>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8010ab6:	2302      	movs	r3, #2
 8010ab8:	e064      	b.n	8010b84 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Check that frame size isn't bigger than a JoinAccept with CFList size */
  if (encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE)
 8010aba:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010abe:	2b21      	cmp	r3, #33	; 0x21
 8010ac0:	d901      	bls.n	8010ac6 <SecureElementProcessJoinAccept+0x34>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8010ac2:	2305      	movs	r3, #5
 8010ac4:	e05e      	b.n	8010b84 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Determine decryption key */
  KeyIdentifier_t encKeyID = NWK_KEY;
 8010ac6:	2301      	movs	r3, #1
 8010ac8:	75fb      	strb	r3, [r7, #23]
  {
    encKeyID = J_S_ENC_KEY;
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

  memcpy1(decJoinAccept, encJoinAccept, encJoinAcceptSize);
 8010aca:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010ace:	b29b      	uxth	r3, r3
 8010ad0:	461a      	mov	r2, r3
 8010ad2:	6879      	ldr	r1, [r7, #4]
 8010ad4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010ad6:	f00b fdcc 	bl	801c672 <memcpy1>

  /* Decrypt JoinAccept, skip MHDR */
  if (SecureElementAesEncrypt(encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	1c58      	adds	r0, r3, #1
 8010ade:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010ae2:	b29b      	uxth	r3, r3
 8010ae4:	3b01      	subs	r3, #1
 8010ae6:	b299      	uxth	r1, r3
 8010ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010aea:	3301      	adds	r3, #1
 8010aec:	7dfa      	ldrb	r2, [r7, #23]
 8010aee:	f7ff ff24 	bl	801093a <SecureElementAesEncrypt>
 8010af2:	4603      	mov	r3, r0
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d001      	beq.n	8010afc <SecureElementProcessJoinAccept+0x6a>
                              encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE) != SECURE_ELEMENT_SUCCESS)
  {
    return SECURE_ELEMENT_FAIL_ENCRYPT;
 8010af8:	2307      	movs	r3, #7
 8010afa:	e043      	b.n	8010b84 <SecureElementProcessJoinAccept+0xf2>
  }

  *versionMinor = ((decJoinAccept[11] & 0x80) == 0x80) ? 1 : 0;
 8010afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010afe:	330b      	adds	r3, #11
 8010b00:	781b      	ldrb	r3, [r3, #0]
 8010b02:	09db      	lsrs	r3, r3, #7
 8010b04:	b2da      	uxtb	r2, r3
 8010b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b08:	701a      	strb	r2, [r3, #0]

  uint32_t mic = 0;
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	613b      	str	r3, [r7, #16]

  mic = ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0);
 8010b0e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010b12:	3b04      	subs	r3, #4
 8010b14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010b16:	4413      	add	r3, r2
 8010b18:	781b      	ldrb	r3, [r3, #0]
 8010b1a:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8);
 8010b1c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010b20:	3b03      	subs	r3, #3
 8010b22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010b24:	4413      	add	r3, r2
 8010b26:	781b      	ldrb	r3, [r3, #0]
 8010b28:	021b      	lsls	r3, r3, #8
 8010b2a:	693a      	ldr	r2, [r7, #16]
 8010b2c:	4313      	orrs	r3, r2
 8010b2e:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16);
 8010b30:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010b34:	3b02      	subs	r3, #2
 8010b36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010b38:	4413      	add	r3, r2
 8010b3a:	781b      	ldrb	r3, [r3, #0]
 8010b3c:	041b      	lsls	r3, r3, #16
 8010b3e:	693a      	ldr	r2, [r7, #16]
 8010b40:	4313      	orrs	r3, r2
 8010b42:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24);
 8010b44:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010b48:	3b01      	subs	r3, #1
 8010b4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010b4c:	4413      	add	r3, r2
 8010b4e:	781b      	ldrb	r3, [r3, #0]
 8010b50:	061b      	lsls	r3, r3, #24
 8010b52:	693a      	ldr	r2, [r7, #16]
 8010b54:	4313      	orrs	r3, r2
 8010b56:	613b      	str	r3, [r7, #16]
  /*  - Header buffer to be used for MIC computation
   *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
   *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)] */

  /* Verify mic */
  if (*versionMinor == 0)
 8010b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b5a:	781b      	ldrb	r3, [r3, #0]
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d10e      	bne.n	8010b7e <SecureElementProcessJoinAccept+0xec>
  {
    /* For LoRaWAN 1.0.x
     *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
     *   CFListType) */
    if (SecureElementVerifyAesCmac(decJoinAccept, (encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE), mic, NWK_KEY) !=
 8010b60:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010b64:	b29b      	uxth	r3, r3
 8010b66:	3b04      	subs	r3, #4
 8010b68:	b299      	uxth	r1, r3
 8010b6a:	2301      	movs	r3, #1
 8010b6c:	693a      	ldr	r2, [r7, #16]
 8010b6e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010b70:	f7ff feb4 	bl	80108dc <SecureElementVerifyAesCmac>
 8010b74:	4603      	mov	r3, r0
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d003      	beq.n	8010b82 <SecureElementProcessJoinAccept+0xf0>
        SECURE_ELEMENT_SUCCESS)
    {
      return SECURE_ELEMENT_FAIL_CMAC;
 8010b7a:	2301      	movs	r3, #1
 8010b7c:	e002      	b.n	8010b84 <SecureElementProcessJoinAccept+0xf2>
    }
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
  else
  {
    return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 8010b7e:	2304      	movs	r3, #4
 8010b80:	e000      	b.n	8010b84 <SecureElementProcessJoinAccept+0xf2>
  }

  return SECURE_ELEMENT_SUCCESS;
 8010b82:	2300      	movs	r3, #0
}
 8010b84:	4618      	mov	r0, r3
 8010b86:	3718      	adds	r7, #24
 8010b88:	46bd      	mov	sp, r7
 8010b8a:	bd80      	pop	{r7, pc}

08010b8c <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber(uint32_t *randomNum)
{
 8010b8c:	b580      	push	{r7, lr}
 8010b8e:	b082      	sub	sp, #8
 8010b90:	af00      	add	r7, sp, #0
 8010b92:	6078      	str	r0, [r7, #4]
  if (randomNum == NULL)
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d101      	bne.n	8010b9e <SecureElementRandomNumber+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8010b9a:	2302      	movs	r3, #2
 8010b9c:	e006      	b.n	8010bac <SecureElementRandomNumber+0x20>
  }
  *randomNum = Radio.Random( );
 8010b9e:	4b05      	ldr	r3, [pc, #20]	; (8010bb4 <SecureElementRandomNumber+0x28>)
 8010ba0:	695b      	ldr	r3, [r3, #20]
 8010ba2:	4798      	blx	r3
 8010ba4:	4602      	mov	r2, r0
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	601a      	str	r2, [r3, #0]
  return SECURE_ELEMENT_SUCCESS;
 8010baa:	2300      	movs	r3, #0
}
 8010bac:	4618      	mov	r0, r3
 8010bae:	3708      	adds	r7, #8
 8010bb0:	46bd      	mov	sp, r7
 8010bb2:	bd80      	pop	{r7, pc}
 8010bb4:	08022b34 	.word	0x08022b34

08010bb8 <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui(uint8_t *devEui)
{
 8010bb8:	b580      	push	{r7, lr}
 8010bba:	b082      	sub	sp, #8
 8010bbc:	af00      	add	r7, sp, #0
 8010bbe:	6078      	str	r0, [r7, #4]
  if (devEui == NULL)
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d101      	bne.n	8010bca <SecureElementSetDevEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8010bc6:	2302      	movs	r3, #2
 8010bc8:	e008      	b.n	8010bdc <SecureElementSetDevEui+0x24>
  }
  memcpy1(SeNvmCtx.DevEui, devEui, SE_EUI_SIZE);
 8010bca:	2208      	movs	r2, #8
 8010bcc:	6879      	ldr	r1, [r7, #4]
 8010bce:	4805      	ldr	r0, [pc, #20]	; (8010be4 <SecureElementSetDevEui+0x2c>)
 8010bd0:	f00b fd4f 	bl	801c672 <memcpy1>
  SeNvmCtxChanged();
 8010bd4:	4b04      	ldr	r3, [pc, #16]	; (8010be8 <SecureElementSetDevEui+0x30>)
 8010bd6:	681b      	ldr	r3, [r3, #0]
 8010bd8:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 8010bda:	2300      	movs	r3, #0
}
 8010bdc:	4618      	mov	r0, r3
 8010bde:	3708      	adds	r7, #8
 8010be0:	46bd      	mov	sp, r7
 8010be2:	bd80      	pop	{r7, pc}
 8010be4:	20000084 	.word	0x20000084
 8010be8:	20000840 	.word	0x20000840

08010bec <SecureElementGetDevEui>:

uint8_t *SecureElementGetDevEui(void)
{
 8010bec:	b480      	push	{r7}
 8010bee:	af00      	add	r7, sp, #0
  return SeNvmCtx.DevEui;
 8010bf0:	4b02      	ldr	r3, [pc, #8]	; (8010bfc <SecureElementGetDevEui+0x10>)
}
 8010bf2:	4618      	mov	r0, r3
 8010bf4:	46bd      	mov	sp, r7
 8010bf6:	bc80      	pop	{r7}
 8010bf8:	4770      	bx	lr
 8010bfa:	bf00      	nop
 8010bfc:	20000084 	.word	0x20000084

08010c00 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui(uint8_t *joinEui)
{
 8010c00:	b580      	push	{r7, lr}
 8010c02:	b082      	sub	sp, #8
 8010c04:	af00      	add	r7, sp, #0
 8010c06:	6078      	str	r0, [r7, #4]
  if (joinEui == NULL)
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d101      	bne.n	8010c12 <SecureElementSetJoinEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8010c0e:	2302      	movs	r3, #2
 8010c10:	e008      	b.n	8010c24 <SecureElementSetJoinEui+0x24>
  }
  memcpy1(SeNvmCtx.JoinEui, joinEui, SE_EUI_SIZE);
 8010c12:	2208      	movs	r2, #8
 8010c14:	6879      	ldr	r1, [r7, #4]
 8010c16:	4805      	ldr	r0, [pc, #20]	; (8010c2c <SecureElementSetJoinEui+0x2c>)
 8010c18:	f00b fd2b 	bl	801c672 <memcpy1>
  SeNvmCtxChanged();
 8010c1c:	4b04      	ldr	r3, [pc, #16]	; (8010c30 <SecureElementSetJoinEui+0x30>)
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 8010c22:	2300      	movs	r3, #0
}
 8010c24:	4618      	mov	r0, r3
 8010c26:	3708      	adds	r7, #8
 8010c28:	46bd      	mov	sp, r7
 8010c2a:	bd80      	pop	{r7, pc}
 8010c2c:	2000008c 	.word	0x2000008c
 8010c30:	20000840 	.word	0x20000840

08010c34 <SecureElementGetJoinEui>:

uint8_t *SecureElementGetJoinEui(void)
{
 8010c34:	b480      	push	{r7}
 8010c36:	af00      	add	r7, sp, #0
  return SeNvmCtx.JoinEui;
 8010c38:	4b02      	ldr	r3, [pc, #8]	; (8010c44 <SecureElementGetJoinEui+0x10>)
}
 8010c3a:	4618      	mov	r0, r3
 8010c3c:	46bd      	mov	sp, r7
 8010c3e:	bc80      	pop	{r7}
 8010c40:	4770      	bx	lr
 8010c42:	bf00      	nop
 8010c44:	2000008c 	.word	0x2000008c

08010c48 <LmHandlerInit>:

static bool CtxRestoreDone = false;

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit(LmHandlerCallbacks_t *handlerCallbacks)
{
 8010c48:	b580      	push	{r7, lr}
 8010c4a:	b082      	sub	sp, #8
 8010c4c:	af00      	add	r7, sp, #0
 8010c4e:	6078      	str	r0, [r7, #4]
  UTIL_MEM_cpy_8((void *)&LmHandlerCallbacks, (const void *)handlerCallbacks, sizeof(LmHandlerCallbacks_t));
 8010c50:	2218      	movs	r2, #24
 8010c52:	6879      	ldr	r1, [r7, #4]
 8010c54:	4816      	ldr	r0, [pc, #88]	; (8010cb0 <LmHandlerInit+0x68>)
 8010c56:	f00e fc9d 	bl	801f594 <UTIL_MEM_cpy_8>

  LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 8010c5a:	4b16      	ldr	r3, [pc, #88]	; (8010cb4 <LmHandlerInit+0x6c>)
 8010c5c:	4a16      	ldr	r2, [pc, #88]	; (8010cb8 <LmHandlerInit+0x70>)
 8010c5e:	601a      	str	r2, [r3, #0]
  LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 8010c60:	4b14      	ldr	r3, [pc, #80]	; (8010cb4 <LmHandlerInit+0x6c>)
 8010c62:	4a16      	ldr	r2, [pc, #88]	; (8010cbc <LmHandlerInit+0x74>)
 8010c64:	605a      	str	r2, [r3, #4]
  LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 8010c66:	4b13      	ldr	r3, [pc, #76]	; (8010cb4 <LmHandlerInit+0x6c>)
 8010c68:	4a15      	ldr	r2, [pc, #84]	; (8010cc0 <LmHandlerInit+0x78>)
 8010c6a:	609a      	str	r2, [r3, #8]
  LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 8010c6c:	4b11      	ldr	r3, [pc, #68]	; (8010cb4 <LmHandlerInit+0x6c>)
 8010c6e:	4a15      	ldr	r2, [pc, #84]	; (8010cc4 <LmHandlerInit+0x7c>)
 8010c70:	60da      	str	r2, [r3, #12]
  LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks.GetBatteryLevel;
 8010c72:	4b0f      	ldr	r3, [pc, #60]	; (8010cb0 <LmHandlerInit+0x68>)
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	4a14      	ldr	r2, [pc, #80]	; (8010cc8 <LmHandlerInit+0x80>)
 8010c78:	6013      	str	r3, [r2, #0]
  LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks.GetTemperature;
 8010c7a:	4b0d      	ldr	r3, [pc, #52]	; (8010cb0 <LmHandlerInit+0x68>)
 8010c7c:	685b      	ldr	r3, [r3, #4]
 8010c7e:	4a12      	ldr	r2, [pc, #72]	; (8010cc8 <LmHandlerInit+0x80>)
 8010c80:	6053      	str	r3, [r2, #4]
  LoRaMacCallbacks.NvmContextChange = NvmCtxMgmtEvent;
 8010c82:	4b11      	ldr	r3, [pc, #68]	; (8010cc8 <LmHandlerInit+0x80>)
 8010c84:	4a11      	ldr	r2, [pc, #68]	; (8010ccc <LmHandlerInit+0x84>)
 8010c86:	609a      	str	r2, [r3, #8]
  LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks.OnMacProcess;
 8010c88:	4b09      	ldr	r3, [pc, #36]	; (8010cb0 <LmHandlerInit+0x68>)
 8010c8a:	689b      	ldr	r3, [r3, #8]
 8010c8c:	4a0e      	ldr	r2, [pc, #56]	; (8010cc8 <LmHandlerInit+0x80>)
 8010c8e:	60d3      	str	r3, [r2, #12]

  /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
  if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 8010c90:	490f      	ldr	r1, [pc, #60]	; (8010cd0 <LmHandlerInit+0x88>)
 8010c92:	2000      	movs	r0, #0
 8010c94:	f000 fb22 	bl	80112dc <LmHandlerPackageRegister>
 8010c98:	4603      	mov	r3, r0
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d002      	beq.n	8010ca4 <LmHandlerInit+0x5c>
  {
    return LORAMAC_HANDLER_ERROR;
 8010c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8010ca2:	e000      	b.n	8010ca6 <LmHandlerInit+0x5e>
  if (LmhpDataDistributionInit() != LORAMAC_HANDLER_SUCCESS)
  {
    return LORAMAC_HANDLER_ERROR;
  }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
  return LORAMAC_HANDLER_SUCCESS;
 8010ca4:	2300      	movs	r3, #0
}
 8010ca6:	4618      	mov	r0, r3
 8010ca8:	3708      	adds	r7, #8
 8010caa:	46bd      	mov	sp, r7
 8010cac:	bd80      	pop	{r7, pc}
 8010cae:	bf00      	nop
 8010cb0:	20000860 	.word	0x20000860
 8010cb4:	20000878 	.word	0x20000878
 8010cb8:	08011421 	.word	0x08011421
 8010cbc:	08011489 	.word	0x08011489
 8010cc0:	0801154d 	.word	0x0801154d
 8010cc4:	080115ed 	.word	0x080115ed
 8010cc8:	20000888 	.word	0x20000888
 8010ccc:	08011779 	.word	0x08011779
 8010cd0:	20000158 	.word	0x20000158

08010cd4 <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure(LmHandlerParams_t *handlerParams)
{
 8010cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010cd6:	b099      	sub	sp, #100	; 0x64
 8010cd8:	af08      	add	r7, sp, #32
 8010cda:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  LoraInfo_t *loraInfo;

  UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 8010cdc:	2206      	movs	r2, #6
 8010cde:	6879      	ldr	r1, [r7, #4]
 8010ce0:	486c      	ldr	r0, [pc, #432]	; (8010e94 <LmHandlerConfigure+0x1c0>)
 8010ce2:	f00e fc57 	bl	801f594 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
  IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

  loraInfo = LoraInfo_GetPtr();
 8010ce6:	f7fe fa77 	bl	800f1d8 <LoraInfo_GetPtr>
 8010cea:	63f8      	str	r0, [r7, #60]	; 0x3c

  if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 8010cec:	4b69      	ldr	r3, [pc, #420]	; (8010e94 <LmHandlerConfigure+0x1c0>)
 8010cee:	781b      	ldrb	r3, [r3, #0]
 8010cf0:	461a      	mov	r2, r3
 8010cf2:	2301      	movs	r3, #1
 8010cf4:	4093      	lsls	r3, r2
 8010cf6:	461a      	mov	r2, r3
 8010cf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010cfa:	685b      	ldr	r3, [r3, #4]
 8010cfc:	4013      	ands	r3, r2
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d00c      	beq.n	8010d1c <LmHandlerConfigure+0x48>
  {
    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 8010d02:	4b64      	ldr	r3, [pc, #400]	; (8010e94 <LmHandlerConfigure+0x1c0>)
 8010d04:	781b      	ldrb	r3, [r3, #0]
 8010d06:	461a      	mov	r2, r3
 8010d08:	4963      	ldr	r1, [pc, #396]	; (8010e98 <LmHandlerConfigure+0x1c4>)
 8010d0a:	4864      	ldr	r0, [pc, #400]	; (8010e9c <LmHandlerConfigure+0x1c8>)
 8010d0c:	f004 fb22 	bl	8015354 <LoRaMacInitialization>
 8010d10:	4603      	mov	r3, r0
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	d009      	beq.n	8010d2a <LmHandlerConfigure+0x56>
    {
      return LORAMAC_HANDLER_ERROR;
 8010d16:	f04f 33ff 	mov.w	r3, #4294967295
 8010d1a:	e0b7      	b.n	8010e8c <LmHandlerConfigure+0x1b8>
    }
  }
  else
  {
    MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 8010d1c:	4b60      	ldr	r3, [pc, #384]	; (8010ea0 <LmHandlerConfigure+0x1cc>)
 8010d1e:	2201      	movs	r2, #1
 8010d20:	2100      	movs	r1, #0
 8010d22:	2000      	movs	r0, #0
 8010d24:	f00f fbf6 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {}  /* error: Region is not defined in the MW */
 8010d28:	e7fe      	b.n	8010d28 <LmHandlerConfigure+0x54>
  }

  /* Try to restore from NVM and query the mac if possible. */
  if (NvmCtxMgmtRestore() == NVMCTXMGMT_STATUS_SUCCESS)
 8010d2a:	f000 fd36 	bl	801179a <NvmCtxMgmtRestore>
 8010d2e:	4603      	mov	r3, r0
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d103      	bne.n	8010d3c <LmHandlerConfigure+0x68>
  {
    CtxRestoreDone = true;
 8010d34:	4b5b      	ldr	r3, [pc, #364]	; (8010ea4 <LmHandlerConfigure+0x1d0>)
 8010d36:	2201      	movs	r2, #1
 8010d38:	701a      	strb	r2, [r3, #0]
 8010d3a:	e01c      	b.n	8010d76 <LmHandlerConfigure+0xa2>
  }
  else
  {
    CtxRestoreDone = false;
 8010d3c:	4b59      	ldr	r3, [pc, #356]	; (8010ea4 <LmHandlerConfigure+0x1d0>)
 8010d3e:	2200      	movs	r2, #0
 8010d40:	701a      	strb	r2, [r3, #0]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS == 1 */
    /* Read secure-element DEV_EUI and JOIN_EUI values. */
    mibReq.Type = MIB_DEV_EUI;
 8010d42:	2302      	movs	r3, #2
 8010d44:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 8010d46:	f107 0318 	add.w	r3, r7, #24
 8010d4a:	4618      	mov	r0, r3
 8010d4c:	f004 fefa 	bl	8015b44 <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.DevEui, mibReq.Param.DevEui, 8);
 8010d50:	69fb      	ldr	r3, [r7, #28]
 8010d52:	2208      	movs	r2, #8
 8010d54:	4619      	mov	r1, r3
 8010d56:	4854      	ldr	r0, [pc, #336]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010d58:	f00b fc8b 	bl	801c672 <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 8010d5c:	2303      	movs	r3, #3
 8010d5e:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 8010d60:	f107 0318 	add.w	r3, r7, #24
 8010d64:	4618      	mov	r0, r3
 8010d66:	f004 feed 	bl	8015b44 <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8);
 8010d6a:	69fb      	ldr	r3, [r7, #28]
 8010d6c:	2208      	movs	r2, #8
 8010d6e:	4619      	mov	r1, r3
 8010d70:	484e      	ldr	r0, [pc, #312]	; (8010eac <LmHandlerConfigure+0x1d8>)
 8010d72:	f00b fc7e 	bl	801c672 <memcpy1>
  }
  MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 8010d76:	4b4c      	ldr	r3, [pc, #304]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010d78:	781b      	ldrb	r3, [r3, #0]
 8010d7a:	461a      	mov	r2, r3
 8010d7c:	4b4a      	ldr	r3, [pc, #296]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010d7e:	785b      	ldrb	r3, [r3, #1]
 8010d80:	4619      	mov	r1, r3
 8010d82:	4b49      	ldr	r3, [pc, #292]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010d84:	789b      	ldrb	r3, [r3, #2]
 8010d86:	4618      	mov	r0, r3
 8010d88:	4b47      	ldr	r3, [pc, #284]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010d8a:	78db      	ldrb	r3, [r3, #3]
 8010d8c:	461c      	mov	r4, r3
 8010d8e:	4b46      	ldr	r3, [pc, #280]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010d90:	791b      	ldrb	r3, [r3, #4]
 8010d92:	461d      	mov	r5, r3
 8010d94:	4b44      	ldr	r3, [pc, #272]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010d96:	795b      	ldrb	r3, [r3, #5]
 8010d98:	461e      	mov	r6, r3
 8010d9a:	4b43      	ldr	r3, [pc, #268]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010d9c:	799b      	ldrb	r3, [r3, #6]
 8010d9e:	603b      	str	r3, [r7, #0]
 8010da0:	4b41      	ldr	r3, [pc, #260]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010da2:	79db      	ldrb	r3, [r3, #7]
 8010da4:	9307      	str	r3, [sp, #28]
 8010da6:	683b      	ldr	r3, [r7, #0]
 8010da8:	9306      	str	r3, [sp, #24]
 8010daa:	9605      	str	r6, [sp, #20]
 8010dac:	9504      	str	r5, [sp, #16]
 8010dae:	9403      	str	r4, [sp, #12]
 8010db0:	9002      	str	r0, [sp, #8]
 8010db2:	9101      	str	r1, [sp, #4]
 8010db4:	9200      	str	r2, [sp, #0]
 8010db6:	4b3e      	ldr	r3, [pc, #248]	; (8010eb0 <LmHandlerConfigure+0x1dc>)
 8010db8:	2200      	movs	r2, #0
 8010dba:	2100      	movs	r1, #0
 8010dbc:	2002      	movs	r0, #2
 8010dbe:	f00f fba9 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.DevEui));
  MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 8010dc2:	4b39      	ldr	r3, [pc, #228]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010dc4:	7a1b      	ldrb	r3, [r3, #8]
 8010dc6:	461a      	mov	r2, r3
 8010dc8:	4b37      	ldr	r3, [pc, #220]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010dca:	7a5b      	ldrb	r3, [r3, #9]
 8010dcc:	4619      	mov	r1, r3
 8010dce:	4b36      	ldr	r3, [pc, #216]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010dd0:	7a9b      	ldrb	r3, [r3, #10]
 8010dd2:	4618      	mov	r0, r3
 8010dd4:	4b34      	ldr	r3, [pc, #208]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010dd6:	7adb      	ldrb	r3, [r3, #11]
 8010dd8:	461c      	mov	r4, r3
 8010dda:	4b33      	ldr	r3, [pc, #204]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010ddc:	7b1b      	ldrb	r3, [r3, #12]
 8010dde:	461d      	mov	r5, r3
 8010de0:	4b31      	ldr	r3, [pc, #196]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010de2:	7b5b      	ldrb	r3, [r3, #13]
 8010de4:	461e      	mov	r6, r3
 8010de6:	4b30      	ldr	r3, [pc, #192]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010de8:	7b9b      	ldrb	r3, [r3, #14]
 8010dea:	603b      	str	r3, [r7, #0]
 8010dec:	4b2e      	ldr	r3, [pc, #184]	; (8010ea8 <LmHandlerConfigure+0x1d4>)
 8010dee:	7bdb      	ldrb	r3, [r3, #15]
 8010df0:	9307      	str	r3, [sp, #28]
 8010df2:	683b      	ldr	r3, [r7, #0]
 8010df4:	9306      	str	r3, [sp, #24]
 8010df6:	9605      	str	r6, [sp, #20]
 8010df8:	9504      	str	r5, [sp, #16]
 8010dfa:	9403      	str	r4, [sp, #12]
 8010dfc:	9002      	str	r0, [sp, #8]
 8010dfe:	9101      	str	r1, [sp, #4]
 8010e00:	9200      	str	r2, [sp, #0]
 8010e02:	4b2c      	ldr	r3, [pc, #176]	; (8010eb4 <LmHandlerConfigure+0x1e0>)
 8010e04:	2200      	movs	r2, #0
 8010e06:	2100      	movs	r1, #0
 8010e08:	2002      	movs	r0, #2
 8010e0a:	f00f fb83 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.JoinEui));
#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
  MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

  mibReq.Type = MIB_PUBLIC_NETWORK;
 8010e0e:	230f      	movs	r3, #15
 8010e10:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 8010e12:	2301      	movs	r3, #1
 8010e14:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8010e16:	f107 0318 	add.w	r3, r7, #24
 8010e1a:	4618      	mov	r0, r3
 8010e1c:	f005 f82a 	bl	8015e74 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_REPEATER_SUPPORT;
 8010e20:	2310      	movs	r3, #16
 8010e22:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 8010e24:	2300      	movs	r3, #0
 8010e26:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8010e28:	f107 0318 	add.w	r3, r7, #24
 8010e2c:	4618      	mov	r0, r3
 8010e2e:	f005 f821 	bl	8015e74 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_ADR;
 8010e32:	2304      	movs	r3, #4
 8010e34:	763b      	strb	r3, [r7, #24]
  mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 8010e36:	4b17      	ldr	r3, [pc, #92]	; (8010e94 <LmHandlerConfigure+0x1c0>)
 8010e38:	789b      	ldrb	r3, [r3, #2]
 8010e3a:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8010e3c:	f107 0318 	add.w	r3, r7, #24
 8010e40:	4618      	mov	r0, r3
 8010e42:	f005 f817 	bl	8015e74 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 8010e46:	2322      	movs	r3, #34	; 0x22
 8010e48:	763b      	strb	r3, [r7, #24]
  mibReq.Param.SystemMaxRxError = 20;
 8010e4a:	2314      	movs	r3, #20
 8010e4c:	61fb      	str	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8010e4e:	f107 0318 	add.w	r3, r7, #24
 8010e52:	4618      	mov	r0, r3
 8010e54:	f005 f80e 	bl	8015e74 <LoRaMacMibSetRequestConfirm>

  GetPhyParams_t getPhy;
  PhyParam_t phyParam;
  getPhy.Attribute = PHY_DUTY_CYCLE;
 8010e58:	230f      	movs	r3, #15
 8010e5a:	743b      	strb	r3, [r7, #16]
  phyParam = RegionGetPhyParam(LmHandlerParams.ActiveRegion, &getPhy);
 8010e5c:	4b0d      	ldr	r3, [pc, #52]	; (8010e94 <LmHandlerConfigure+0x1c0>)
 8010e5e:	781b      	ldrb	r3, [r3, #0]
 8010e60:	f107 0210 	add.w	r2, r7, #16
 8010e64:	4611      	mov	r1, r2
 8010e66:	4618      	mov	r0, r3
 8010e68:	f007 fecd 	bl	8018c06 <RegionGetPhyParam>
 8010e6c:	4603      	mov	r3, r0
 8010e6e:	60fb      	str	r3, [r7, #12]
  LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 8010e70:	68fb      	ldr	r3, [r7, #12]
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	bf14      	ite	ne
 8010e76:	2301      	movne	r3, #1
 8010e78:	2300      	moveq	r3, #0
 8010e7a:	b2da      	uxtb	r2, r3
 8010e7c:	4b05      	ldr	r3, [pc, #20]	; (8010e94 <LmHandlerConfigure+0x1c0>)
 8010e7e:	711a      	strb	r2, [r3, #4]

  /* override previous value if reconfigure new region */
  LoRaMacTestSetDutyCycleOn(LmHandlerParams.DutyCycleEnabled);
 8010e80:	4b04      	ldr	r3, [pc, #16]	; (8010e94 <LmHandlerConfigure+0x1c0>)
 8010e82:	791b      	ldrb	r3, [r3, #4]
 8010e84:	4618      	mov	r0, r3
 8010e86:	f005 fdc3 	bl	8016a10 <LoRaMacTestSetDutyCycleOn>

  return LORAMAC_HANDLER_SUCCESS;
 8010e8a:	2300      	movs	r3, #0
}
 8010e8c:	4618      	mov	r0, r3
 8010e8e:	3744      	adds	r7, #68	; 0x44
 8010e90:	46bd      	mov	sp, r7
 8010e92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e94:	20000858 	.word	0x20000858
 8010e98:	20000888 	.word	0x20000888
 8010e9c:	20000878 	.word	0x20000878
 8010ea0:	080222bc 	.word	0x080222bc
 8010ea4:	200009a2 	.word	0x200009a2
 8010ea8:	20000140 	.word	0x20000140
 8010eac:	20000148 	.word	0x20000148
 8010eb0:	08022308 	.word	0x08022308
 8010eb4:	08022344 	.word	0x08022344

08010eb8 <LmHandlerProcess>:
  }
  return false;
}

void LmHandlerProcess(void)
{
 8010eb8:	b580      	push	{r7, lr}
 8010eba:	b082      	sub	sp, #8
 8010ebc:	af00      	add	r7, sp, #0
  /* Call at first the LoRaMAC process before to run all package process features */
  /* Processes the LoRaMac events */
  LoRaMacProcess();
 8010ebe:	f004 fa09 	bl	80152d4 <LoRaMacProcess>

  /* Call all packages process functions */
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 8010ec2:	2300      	movs	r3, #0
 8010ec4:	71fb      	strb	r3, [r7, #7]
 8010ec6:	e022      	b.n	8010f0e <LmHandlerProcess+0x56>
  {
    if ((LmHandlerPackages[i] != NULL) &&
 8010ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010ecc:	4a15      	ldr	r2, [pc, #84]	; (8010f24 <LmHandlerProcess+0x6c>)
 8010ece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	d015      	beq.n	8010f02 <LmHandlerProcess+0x4a>
        (LmHandlerPackages[i]->Process != NULL) &&
 8010ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010eda:	4a12      	ldr	r2, [pc, #72]	; (8010f24 <LmHandlerProcess+0x6c>)
 8010edc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010ee0:	691b      	ldr	r3, [r3, #16]
    if ((LmHandlerPackages[i] != NULL) &&
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d00d      	beq.n	8010f02 <LmHandlerProcess+0x4a>
        (LmHandlerPackageIsInitialized(i) != false))
 8010ee6:	79fb      	ldrb	r3, [r7, #7]
 8010ee8:	4618      	mov	r0, r3
 8010eea:	f000 fb93 	bl	8011614 <LmHandlerPackageIsInitialized>
 8010eee:	4603      	mov	r3, r0
        (LmHandlerPackages[i]->Process != NULL) &&
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d006      	beq.n	8010f02 <LmHandlerProcess+0x4a>
    {
      LmHandlerPackages[i]->Process();
 8010ef4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010ef8:	4a0a      	ldr	r2, [pc, #40]	; (8010f24 <LmHandlerProcess+0x6c>)
 8010efa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010efe:	691b      	ldr	r3, [r3, #16]
 8010f00:	4798      	blx	r3
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 8010f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010f06:	b2db      	uxtb	r3, r3
 8010f08:	3301      	adds	r3, #1
 8010f0a:	b2db      	uxtb	r3, r3
 8010f0c:	71fb      	strb	r3, [r7, #7]
 8010f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010f12:	2b04      	cmp	r3, #4
 8010f14:	ddd8      	ble.n	8010ec8 <LmHandlerProcess+0x10>
    }
  }

  NvmCtxMgmtStore();
 8010f16:	f000 fc39 	bl	801178c <NvmCtxMgmtStore>
}
 8010f1a:	bf00      	nop
 8010f1c:	3708      	adds	r7, #8
 8010f1e:	46bd      	mov	sp, r7
 8010f20:	bd80      	pop	{r7, pc}
 8010f22:	bf00      	nop
 8010f24:	20000844 	.word	0x20000844

08010f28 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus(void)
{
 8010f28:	b580      	push	{r7, lr}
 8010f2a:	b08a      	sub	sp, #40	; 0x28
 8010f2c:	af00      	add	r7, sp, #0
  MibRequestConfirm_t mibReq;
  LoRaMacStatus_t status;

  mibReq.Type = MIB_NETWORK_ACTIVATION;
 8010f2e:	2301      	movs	r3, #1
 8010f30:	703b      	strb	r3, [r7, #0]
  status = LoRaMacMibGetRequestConfirm(&mibReq);
 8010f32:	463b      	mov	r3, r7
 8010f34:	4618      	mov	r0, r3
 8010f36:	f004 fe05 	bl	8015b44 <LoRaMacMibGetRequestConfirm>
 8010f3a:	4603      	mov	r3, r0
 8010f3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (status == LORAMAC_STATUS_OK)
 8010f40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d106      	bne.n	8010f56 <LmHandlerJoinStatus+0x2e>
  {
    if (mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE)
 8010f48:	793b      	ldrb	r3, [r7, #4]
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d101      	bne.n	8010f52 <LmHandlerJoinStatus+0x2a>
    {
      return LORAMAC_HANDLER_RESET;
 8010f4e:	2300      	movs	r3, #0
 8010f50:	e002      	b.n	8010f58 <LmHandlerJoinStatus+0x30>
    }
    else
    {
      return LORAMAC_HANDLER_SET;
 8010f52:	2301      	movs	r3, #1
 8010f54:	e000      	b.n	8010f58 <LmHandlerJoinStatus+0x30>
    }
  }
  else
  {
    return LORAMAC_HANDLER_RESET;
 8010f56:	2300      	movs	r3, #0
  }
}
 8010f58:	4618      	mov	r0, r3
 8010f5a:	3728      	adds	r7, #40	; 0x28
 8010f5c:	46bd      	mov	sp, r7
 8010f5e:	bd80      	pop	{r7, pc}

08010f60 <LmHandlerJoin>:

void LmHandlerJoin(ActivationType_t mode)
{
 8010f60:	b580      	push	{r7, lr}
 8010f62:	b092      	sub	sp, #72	; 0x48
 8010f64:	af02      	add	r7, sp, #8
 8010f66:	4603      	mov	r3, r0
 8010f68:	71fb      	strb	r3, [r7, #7]
  }
#endif /* ACTIVATION_BY_PERSONALISATION */
  SecureElementDeleteDerivedKeys(NULL);
#endif /* LORAWAN_KMS */

  if (mode == ACTIVATION_TYPE_OTAA)
 8010f6a:	79fb      	ldrb	r3, [r7, #7]
 8010f6c:	2b02      	cmp	r3, #2
 8010f6e:	d111      	bne.n	8010f94 <LmHandlerJoin+0x34>
  {
    MlmeReq_t mlmeReq;
    JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 8010f70:	4b31      	ldr	r3, [pc, #196]	; (8011038 <LmHandlerJoin+0xd8>)
 8010f72:	2202      	movs	r2, #2
 8010f74:	709a      	strb	r2, [r3, #2]

    LoRaMacStart();
 8010f76:	f004 fd3d 	bl	80159f4 <LoRaMacStart>

    /* Starts the OTAA join procedure */
    mlmeReq.Type = MLME_JOIN;
 8010f7a:	2301      	movs	r3, #1
 8010f7c:	723b      	strb	r3, [r7, #8]
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 8010f7e:	4b2f      	ldr	r3, [pc, #188]	; (801103c <LmHandlerJoin+0xdc>)
 8010f80:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8010f84:	b2db      	uxtb	r3, r3
 8010f86:	733b      	strb	r3, [r7, #12]
    LoRaMacMlmeRequest(&mlmeReq);
 8010f88:	f107 0308 	add.w	r3, r7, #8
 8010f8c:	4618      	mov	r0, r3
 8010f8e:	f005 fafd 	bl	801658c <LoRaMacMlmeRequest>
    LoRaMacMibSetRequestConfirm(&mibReq);

    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
  }
}
 8010f92:	e04c      	b.n	801102e <LmHandlerJoin+0xce>
    JoinParams.Mode = ACTIVATION_TYPE_ABP;
 8010f94:	4b28      	ldr	r3, [pc, #160]	; (8011038 <LmHandlerJoin+0xd8>)
 8010f96:	2201      	movs	r2, #1
 8010f98:	709a      	strb	r2, [r3, #2]
    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 8010f9a:	4b27      	ldr	r3, [pc, #156]	; (8011038 <LmHandlerJoin+0xd8>)
 8010f9c:	2200      	movs	r2, #0
 8010f9e:	705a      	strb	r2, [r3, #1]
    if (CtxRestoreDone == false)
 8010fa0:	4b27      	ldr	r3, [pc, #156]	; (8011040 <LmHandlerJoin+0xe0>)
 8010fa2:	781b      	ldrb	r3, [r3, #0]
 8010fa4:	f083 0301 	eor.w	r3, r3, #1
 8010fa8:	b2db      	uxtb	r3, r3
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	d02a      	beq.n	8011004 <LmHandlerJoin+0xa4>
      mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 8010fae:	2327      	movs	r3, #39	; 0x27
 8010fb0:	773b      	strb	r3, [r7, #28]
      mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 8010fb2:	4b24      	ldr	r3, [pc, #144]	; (8011044 <LmHandlerJoin+0xe4>)
 8010fb4:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8010fb6:	f107 031c 	add.w	r3, r7, #28
 8010fba:	4618      	mov	r0, r3
 8010fbc:	f004 ff5a 	bl	8015e74 <LoRaMacMibSetRequestConfirm>
      mibReq.Type = MIB_NET_ID;
 8010fc0:	2305      	movs	r3, #5
 8010fc2:	773b      	strb	r3, [r7, #28]
      mibReq.Param.NetID = CommissioningParams.NetworkId;
 8010fc4:	4b20      	ldr	r3, [pc, #128]	; (8011048 <LmHandlerJoin+0xe8>)
 8010fc6:	691b      	ldr	r3, [r3, #16]
 8010fc8:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8010fca:	f107 031c 	add.w	r3, r7, #28
 8010fce:	4618      	mov	r0, r3
 8010fd0:	f004 ff50 	bl	8015e74 <LoRaMacMibSetRequestConfirm>
      CommissioningParams.DevAddr = GetDevAddr();
 8010fd4:	f7f4 f8d5 	bl	8005182 <GetDevAddr>
 8010fd8:	4603      	mov	r3, r0
 8010fda:	4a1b      	ldr	r2, [pc, #108]	; (8011048 <LmHandlerJoin+0xe8>)
 8010fdc:	6153      	str	r3, [r2, #20]
      mibReq.Type = MIB_DEV_ADDR;
 8010fde:	2306      	movs	r3, #6
 8010fe0:	773b      	strb	r3, [r7, #28]
      mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 8010fe2:	4b19      	ldr	r3, [pc, #100]	; (8011048 <LmHandlerJoin+0xe8>)
 8010fe4:	695b      	ldr	r3, [r3, #20]
 8010fe6:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8010fe8:	f107 031c 	add.w	r3, r7, #28
 8010fec:	4618      	mov	r0, r3
 8010fee:	f004 ff41 	bl	8015e74 <LoRaMacMibSetRequestConfirm>
      MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:   %08X\r\n", CommissioningParams.DevAddr);
 8010ff2:	4b15      	ldr	r3, [pc, #84]	; (8011048 <LmHandlerJoin+0xe8>)
 8010ff4:	695b      	ldr	r3, [r3, #20]
 8010ff6:	9300      	str	r3, [sp, #0]
 8010ff8:	4b14      	ldr	r3, [pc, #80]	; (801104c <LmHandlerJoin+0xec>)
 8010ffa:	2200      	movs	r2, #0
 8010ffc:	2100      	movs	r1, #0
 8010ffe:	2002      	movs	r0, #2
 8011000:	f00f fa88 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
    LoRaMacStart();
 8011004:	f004 fcf6 	bl	80159f4 <LoRaMacStart>
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 8011008:	2301      	movs	r3, #1
 801100a:	773b      	strb	r3, [r7, #28]
    mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 801100c:	2301      	movs	r3, #1
 801100e:	f887 3020 	strb.w	r3, [r7, #32]
    LoRaMacMibSetRequestConfirm(&mibReq);
 8011012:	f107 031c 	add.w	r3, r7, #28
 8011016:	4618      	mov	r0, r3
 8011018:	f004 ff2c 	bl	8015e74 <LoRaMacMibSetRequestConfirm>
    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 801101c:	4b0c      	ldr	r3, [pc, #48]	; (8011050 <LmHandlerJoin+0xf0>)
 801101e:	68db      	ldr	r3, [r3, #12]
 8011020:	4805      	ldr	r0, [pc, #20]	; (8011038 <LmHandlerJoin+0xd8>)
 8011022:	4798      	blx	r3
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 8011024:	4b05      	ldr	r3, [pc, #20]	; (801103c <LmHandlerJoin+0xdc>)
 8011026:	785b      	ldrb	r3, [r3, #1]
 8011028:	4618      	mov	r0, r3
 801102a:	f000 f8e9 	bl	8011200 <LmHandlerRequestClass>
}
 801102e:	bf00      	nop
 8011030:	3740      	adds	r7, #64	; 0x40
 8011032:	46bd      	mov	sp, r7
 8011034:	bd80      	pop	{r7, pc}
 8011036:	bf00      	nop
 8011038:	20000164 	.word	0x20000164
 801103c:	20000858 	.word	0x20000858
 8011040:	200009a2 	.word	0x200009a2
 8011044:	01000300 	.word	0x01000300
 8011048:	20000140 	.word	0x20000140
 801104c:	08022380 	.word	0x08022380
 8011050:	20000860 	.word	0x20000860

08011054 <LmHandlerSend>:
  }
}

LmHandlerErrorStatus_t LmHandlerSend(LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                     TimerTime_t *nextTxIn, bool allowDelayedTx)
{
 8011054:	b580      	push	{r7, lr}
 8011056:	b08c      	sub	sp, #48	; 0x30
 8011058:	af00      	add	r7, sp, #0
 801105a:	60f8      	str	r0, [r7, #12]
 801105c:	607a      	str	r2, [r7, #4]
 801105e:	461a      	mov	r2, r3
 8011060:	460b      	mov	r3, r1
 8011062:	72fb      	strb	r3, [r7, #11]
 8011064:	4613      	mov	r3, r2
 8011066:	72bb      	strb	r3, [r7, #10]
  LoRaMacStatus_t status;
  LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 8011068:	23ff      	movs	r3, #255	; 0xff
 801106a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  McpsReq_t mcpsReq;
  LoRaMacTxInfo_t txInfo;

  if (LoRaMacIsBusy() == true)
 801106e:	f004 f91b 	bl	80152a8 <LoRaMacIsBusy>
 8011072:	4603      	mov	r3, r0
 8011074:	2b00      	cmp	r3, #0
 8011076:	d002      	beq.n	801107e <LmHandlerSend+0x2a>
  {
    return LORAMAC_HANDLER_BUSY_ERROR;
 8011078:	f06f 0301 	mvn.w	r3, #1
 801107c:	e0b4      	b.n	80111e8 <LmHandlerSend+0x194>
  }

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 801107e:	f7ff ff53 	bl	8010f28 <LmHandlerJoinStatus>
 8011082:	4603      	mov	r3, r0
 8011084:	2b01      	cmp	r3, #1
 8011086:	d007      	beq.n	8011098 <LmHandlerSend+0x44>
  {
    /* The network isn't yet joined, try again later. */
    LmHandlerJoin(JoinParams.Mode);
 8011088:	4b59      	ldr	r3, [pc, #356]	; (80111f0 <LmHandlerSend+0x19c>)
 801108a:	789b      	ldrb	r3, [r3, #2]
 801108c:	4618      	mov	r0, r3
 801108e:	f7ff ff67 	bl	8010f60 <LmHandlerJoin>
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 8011092:	f06f 0302 	mvn.w	r3, #2
 8011096:	e0a7      	b.n	80111e8 <LmHandlerSend+0x194>
  }

  if ((LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() == true)
 8011098:	4b56      	ldr	r3, [pc, #344]	; (80111f4 <LmHandlerSend+0x1a0>)
 801109a:	681b      	ldr	r3, [r3, #0]
 801109c:	68db      	ldr	r3, [r3, #12]
 801109e:	4798      	blx	r3
 80110a0:	4603      	mov	r3, r0
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d00d      	beq.n	80110c2 <LmHandlerSend+0x6e>
      && (appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port) && (appData->Port != 0))
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	781a      	ldrb	r2, [r3, #0]
 80110aa:	4b52      	ldr	r3, [pc, #328]	; (80111f4 <LmHandlerSend+0x1a0>)
 80110ac:	681b      	ldr	r3, [r3, #0]
 80110ae:	781b      	ldrb	r3, [r3, #0]
 80110b0:	429a      	cmp	r2, r3
 80110b2:	d006      	beq.n	80110c2 <LmHandlerSend+0x6e>
 80110b4:	68fb      	ldr	r3, [r7, #12]
 80110b6:	781b      	ldrb	r3, [r3, #0]
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	d002      	beq.n	80110c2 <LmHandlerSend+0x6e>
  {
    return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 80110bc:	f06f 0303 	mvn.w	r3, #3
 80110c0:	e092      	b.n	80111e8 <LmHandlerSend+0x194>
  }

  mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 80110c2:	4b4d      	ldr	r3, [pc, #308]	; (80111f8 <LmHandlerSend+0x1a4>)
 80110c4:	f993 3003 	ldrsb.w	r3, [r3, #3]
 80110c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if (LoRaMacQueryTxPossible(appData->BufferSize, &txInfo) != LORAMAC_STATUS_OK)
 80110cc:	68fb      	ldr	r3, [r7, #12]
 80110ce:	785b      	ldrb	r3, [r3, #1]
 80110d0:	f107 0214 	add.w	r2, r7, #20
 80110d4:	4611      	mov	r1, r2
 80110d6:	4618      	mov	r0, r3
 80110d8:	f004 fc9a 	bl	8015a10 <LoRaMacQueryTxPossible>
 80110dc:	4603      	mov	r3, r0
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d009      	beq.n	80110f6 <LmHandlerSend+0xa2>
  {
    /* Send empty frame in order to flush MAC commands */
    TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 80110e2:	4b46      	ldr	r3, [pc, #280]	; (80111fc <LmHandlerSend+0x1a8>)
 80110e4:	2200      	movs	r2, #0
 80110e6:	709a      	strb	r2, [r3, #2]
    mcpsReq.Type = MCPS_UNCONFIRMED;
 80110e8:	2300      	movs	r3, #0
 80110ea:	763b      	strb	r3, [r7, #24]
    mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 80110ec:	2300      	movs	r3, #0
 80110ee:	623b      	str	r3, [r7, #32]
    mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 80110f0:	2300      	movs	r3, #0
 80110f2:	84bb      	strh	r3, [r7, #36]	; 0x24
 80110f4:	e017      	b.n	8011126 <LmHandlerSend+0xd2>
  }
  else
  {
    TxParams.MsgType = isTxConfirmed;
 80110f6:	4a41      	ldr	r2, [pc, #260]	; (80111fc <LmHandlerSend+0x1a8>)
 80110f8:	7afb      	ldrb	r3, [r7, #11]
 80110fa:	7093      	strb	r3, [r2, #2]
    mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	781b      	ldrb	r3, [r3, #0]
 8011100:	773b      	strb	r3, [r7, #28]
    mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 8011102:	68fb      	ldr	r3, [r7, #12]
 8011104:	785b      	ldrb	r3, [r3, #1]
 8011106:	b29b      	uxth	r3, r3
 8011108:	84bb      	strh	r3, [r7, #36]	; 0x24
    mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 801110a:	68fb      	ldr	r3, [r7, #12]
 801110c:	685b      	ldr	r3, [r3, #4]
 801110e:	623b      	str	r3, [r7, #32]
    if (isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG)
 8011110:	7afb      	ldrb	r3, [r7, #11]
 8011112:	2b00      	cmp	r3, #0
 8011114:	d102      	bne.n	801111c <LmHandlerSend+0xc8>
    {
      mcpsReq.Type = MCPS_UNCONFIRMED;
 8011116:	2300      	movs	r3, #0
 8011118:	763b      	strb	r3, [r7, #24]
 801111a:	e004      	b.n	8011126 <LmHandlerSend+0xd2>
    }
    else
    {
      mcpsReq.Type = MCPS_CONFIRMED;
 801111c:	2301      	movs	r3, #1
 801111e:	763b      	strb	r3, [r7, #24]
      mcpsReq.Req.Confirmed.NbTrials = 8;
 8011120:	2308      	movs	r3, #8
 8011122:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  TxParams.AppData = *appData;
 8011126:	4b35      	ldr	r3, [pc, #212]	; (80111fc <LmHandlerSend+0x1a8>)
 8011128:	68fa      	ldr	r2, [r7, #12]
 801112a:	330c      	adds	r3, #12
 801112c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011130:	e883 0003 	stmia.w	r3, {r0, r1}
  TxParams.Datarate = LmHandlerParams.TxDatarate;
 8011134:	4b30      	ldr	r3, [pc, #192]	; (80111f8 <LmHandlerSend+0x1a4>)
 8011136:	f993 2003 	ldrsb.w	r2, [r3, #3]
 801113a:	4b30      	ldr	r3, [pc, #192]	; (80111fc <LmHandlerSend+0x1a8>)
 801113c:	711a      	strb	r2, [r3, #4]

  status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 801113e:	7aba      	ldrb	r2, [r7, #10]
 8011140:	f107 0318 	add.w	r3, r7, #24
 8011144:	4611      	mov	r1, r2
 8011146:	4618      	mov	r0, r3
 8011148:	f005 fb64 	bl	8016814 <LoRaMacMcpsRequest>
 801114c:	4603      	mov	r3, r0
 801114e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  if (nextTxIn != NULL)
 8011152:	687b      	ldr	r3, [r7, #4]
 8011154:	2b00      	cmp	r3, #0
 8011156:	d002      	beq.n	801115e <LmHandlerSend+0x10a>
  {
    *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 8011158:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	601a      	str	r2, [r3, #0]
  }

  switch(status)
 801115e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8011162:	2b11      	cmp	r3, #17
 8011164:	d83a      	bhi.n	80111dc <LmHandlerSend+0x188>
 8011166:	a201      	add	r2, pc, #4	; (adr r2, 801116c <LmHandlerSend+0x118>)
 8011168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801116c:	080111b5 	.word	0x080111b5
 8011170:	080111bd 	.word	0x080111bd
 8011174:	080111dd 	.word	0x080111dd
 8011178:	080111dd 	.word	0x080111dd
 801117c:	080111dd 	.word	0x080111dd
 8011180:	080111dd 	.word	0x080111dd
 8011184:	080111dd 	.word	0x080111dd
 8011188:	080111c5 	.word	0x080111c5
 801118c:	080111dd 	.word	0x080111dd
 8011190:	080111dd 	.word	0x080111dd
 8011194:	080111dd 	.word	0x080111dd
 8011198:	080111d5 	.word	0x080111d5
 801119c:	080111dd 	.word	0x080111dd
 80111a0:	080111dd 	.word	0x080111dd
 80111a4:	080111bd 	.word	0x080111bd
 80111a8:	080111bd 	.word	0x080111bd
 80111ac:	080111bd 	.word	0x080111bd
 80111b0:	080111cd 	.word	0x080111cd
  {
  case LORAMAC_STATUS_OK:
    lmhStatus = LORAMAC_HANDLER_SUCCESS;
 80111b4:	2300      	movs	r3, #0
 80111b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80111ba:	e013      	b.n	80111e4 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_BUSY:
  case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
  case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
  case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
    lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 80111bc:	23fe      	movs	r3, #254	; 0xfe
 80111be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80111c2:	e00f      	b.n	80111e4 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_NO_NETWORK_JOINED:
    lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 80111c4:	23fd      	movs	r3, #253	; 0xfd
 80111c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80111ca:	e00b      	b.n	80111e4 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_CRYPTO_ERROR:
    lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 80111cc:	23fb      	movs	r3, #251	; 0xfb
 80111ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80111d2:	e007      	b.n	80111e4 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
    lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 80111d4:	23fa      	movs	r3, #250	; 0xfa
 80111d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80111da:	e003      	b.n	80111e4 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
  case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
  case LORAMAC_STATUS_NO_CHANNEL_FOUND:
  case LORAMAC_STATUS_LENGTH_ERROR:
  default:
    lmhStatus = LORAMAC_HANDLER_ERROR;
 80111dc:	23ff      	movs	r3, #255	; 0xff
 80111de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80111e2:	bf00      	nop
  }
      
  return lmhStatus;
 80111e4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80111e8:	4618      	mov	r0, r3
 80111ea:	3730      	adds	r7, #48	; 0x30
 80111ec:	46bd      	mov	sp, r7
 80111ee:	bd80      	pop	{r7, pc}
 80111f0:	20000164 	.word	0x20000164
 80111f4:	20000844 	.word	0x20000844
 80111f8:	20000858 	.word	0x20000858
 80111fc:	20000898 	.word	0x20000898

08011200 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass(DeviceClass_t newClass)
{
 8011200:	b580      	push	{r7, lr}
 8011202:	b08c      	sub	sp, #48	; 0x30
 8011204:	af00      	add	r7, sp, #0
 8011206:	4603      	mov	r3, r0
 8011208:	71fb      	strb	r3, [r7, #7]
  MibRequestConfirm_t mibReq;
  DeviceClass_t currentClass;
  LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 801120a:	2300      	movs	r3, #0
 801120c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 8011210:	f7ff fe8a 	bl	8010f28 <LmHandlerJoinStatus>
 8011214:	4603      	mov	r3, r0
 8011216:	2b01      	cmp	r3, #1
 8011218:	d002      	beq.n	8011220 <LmHandlerRequestClass+0x20>
  {
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 801121a:	f06f 0302 	mvn.w	r3, #2
 801121e:	e059      	b.n	80112d4 <LmHandlerRequestClass+0xd4>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 8011220:	2300      	movs	r3, #0
 8011222:	723b      	strb	r3, [r7, #8]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8011224:	f107 0308 	add.w	r3, r7, #8
 8011228:	4618      	mov	r0, r3
 801122a:	f004 fc8b 	bl	8015b44 <LoRaMacMibGetRequestConfirm>
 801122e:	4603      	mov	r3, r0
 8011230:	2b00      	cmp	r3, #0
 8011232:	d002      	beq.n	801123a <LmHandlerRequestClass+0x3a>
  {
    return LORAMAC_HANDLER_ERROR;
 8011234:	f04f 33ff 	mov.w	r3, #4294967295
 8011238:	e04c      	b.n	80112d4 <LmHandlerRequestClass+0xd4>
  }
  currentClass = mibReq.Param.Class;
 801123a:	7b3b      	ldrb	r3, [r7, #12]
 801123c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

  /* Attempt to switch only if class update */
  if (currentClass != newClass)
 8011240:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8011244:	79fb      	ldrb	r3, [r7, #7]
 8011246:	429a      	cmp	r2, r3
 8011248:	d03d      	beq.n	80112c6 <LmHandlerRequestClass+0xc6>
  {
    switch (newClass)
 801124a:	79fb      	ldrb	r3, [r7, #7]
 801124c:	2b02      	cmp	r3, #2
 801124e:	d020      	beq.n	8011292 <LmHandlerRequestClass+0x92>
 8011250:	2b02      	cmp	r3, #2
 8011252:	dc3a      	bgt.n	80112ca <LmHandlerRequestClass+0xca>
 8011254:	2b00      	cmp	r3, #0
 8011256:	d002      	beq.n	801125e <LmHandlerRequestClass+0x5e>
 8011258:	2b01      	cmp	r3, #1
 801125a:	d016      	beq.n	801128a <LmHandlerRequestClass+0x8a>
          }
        }
      }
      break;
      default:
        break;
 801125c:	e035      	b.n	80112ca <LmHandlerRequestClass+0xca>
        if (currentClass != CLASS_A)
 801125e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8011262:	2b00      	cmp	r3, #0
 8011264:	d033      	beq.n	80112ce <LmHandlerRequestClass+0xce>
          mibReq.Param.Class = CLASS_A;
 8011266:	2300      	movs	r3, #0
 8011268:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 801126a:	f107 0308 	add.w	r3, r7, #8
 801126e:	4618      	mov	r0, r3
 8011270:	f004 fe00 	bl	8015e74 <LoRaMacMibSetRequestConfirm>
 8011274:	4603      	mov	r3, r0
 8011276:	2b00      	cmp	r3, #0
 8011278:	d103      	bne.n	8011282 <LmHandlerRequestClass+0x82>
            DisplayClassUpdate(CLASS_A);
 801127a:	2000      	movs	r0, #0
 801127c:	f000 fa64 	bl	8011748 <DisplayClassUpdate>
      break;
 8011280:	e025      	b.n	80112ce <LmHandlerRequestClass+0xce>
            errorStatus = LORAMAC_HANDLER_ERROR;
 8011282:	23ff      	movs	r3, #255	; 0xff
 8011284:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 8011288:	e021      	b.n	80112ce <LmHandlerRequestClass+0xce>
        errorStatus = LORAMAC_HANDLER_ERROR;
 801128a:	23ff      	movs	r3, #255	; 0xff
 801128c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 8011290:	e01e      	b.n	80112d0 <LmHandlerRequestClass+0xd0>
        if (currentClass != CLASS_A)
 8011292:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8011296:	2b00      	cmp	r3, #0
 8011298:	d003      	beq.n	80112a2 <LmHandlerRequestClass+0xa2>
          errorStatus = LORAMAC_HANDLER_ERROR;
 801129a:	23ff      	movs	r3, #255	; 0xff
 801129c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 80112a0:	e016      	b.n	80112d0 <LmHandlerRequestClass+0xd0>
          mibReq.Param.Class = CLASS_C;
 80112a2:	2302      	movs	r3, #2
 80112a4:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 80112a6:	f107 0308 	add.w	r3, r7, #8
 80112aa:	4618      	mov	r0, r3
 80112ac:	f004 fde2 	bl	8015e74 <LoRaMacMibSetRequestConfirm>
 80112b0:	4603      	mov	r3, r0
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d103      	bne.n	80112be <LmHandlerRequestClass+0xbe>
            DisplayClassUpdate(CLASS_C);
 80112b6:	2002      	movs	r0, #2
 80112b8:	f000 fa46 	bl	8011748 <DisplayClassUpdate>
      break;
 80112bc:	e008      	b.n	80112d0 <LmHandlerRequestClass+0xd0>
            errorStatus = LORAMAC_HANDLER_ERROR;
 80112be:	23ff      	movs	r3, #255	; 0xff
 80112c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 80112c4:	e004      	b.n	80112d0 <LmHandlerRequestClass+0xd0>
    }
  }
 80112c6:	bf00      	nop
 80112c8:	e002      	b.n	80112d0 <LmHandlerRequestClass+0xd0>
        break;
 80112ca:	bf00      	nop
 80112cc:	e000      	b.n	80112d0 <LmHandlerRequestClass+0xd0>
      break;
 80112ce:	bf00      	nop
  return errorStatus;
 80112d0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80112d4:	4618      	mov	r0, r3
 80112d6:	3730      	adds	r7, #48	; 0x30
 80112d8:	46bd      	mov	sp, r7
 80112da:	bd80      	pop	{r7, pc}

080112dc <LmHandlerPackageRegister>:

LmHandlerErrorStatus_t LmHandlerPackageRegister(uint8_t id, void *params)
{
 80112dc:	b580      	push	{r7, lr}
 80112de:	b084      	sub	sp, #16
 80112e0:	af00      	add	r7, sp, #0
 80112e2:	4603      	mov	r3, r0
 80112e4:	6039      	str	r1, [r7, #0]
 80112e6:	71fb      	strb	r3, [r7, #7]
  LmhPackage_t *package = NULL;
 80112e8:	2300      	movs	r3, #0
 80112ea:	60fb      	str	r3, [r7, #12]
  switch (id)
 80112ec:	79fb      	ldrb	r3, [r7, #7]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d103      	bne.n	80112fa <LmHandlerPackageRegister+0x1e>
  {
    case PACKAGE_ID_COMPLIANCE:
    {
      package = LmphCompliancePackageFactory();
 80112f2:	f000 fa59 	bl	80117a8 <LmphCompliancePackageFactory>
 80112f6:	60f8      	str	r0, [r7, #12]
      break;
 80112f8:	e000      	b.n	80112fc <LmHandlerPackageRegister+0x20>
    default:
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
      LmhpDataDistributionPackageRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
      break;
 80112fa:	bf00      	nop
  }

  if (package != NULL)
 80112fc:	68fb      	ldr	r3, [r7, #12]
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d022      	beq.n	8011348 <LmHandlerPackageRegister+0x6c>
  {
    LmHandlerPackages[id] = package;
 8011302:	79fb      	ldrb	r3, [r7, #7]
 8011304:	4913      	ldr	r1, [pc, #76]	; (8011354 <LmHandlerPackageRegister+0x78>)
 8011306:	68fa      	ldr	r2, [r7, #12]
 8011308:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 801130c:	79fb      	ldrb	r3, [r7, #7]
 801130e:	4a11      	ldr	r2, [pc, #68]	; (8011354 <LmHandlerPackageRegister+0x78>)
 8011310:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011314:	4a10      	ldr	r2, [pc, #64]	; (8011358 <LmHandlerPackageRegister+0x7c>)
 8011316:	621a      	str	r2, [r3, #32]
    LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 8011318:	79fb      	ldrb	r3, [r7, #7]
 801131a:	4a0e      	ldr	r2, [pc, #56]	; (8011354 <LmHandlerPackageRegister+0x78>)
 801131c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011320:	4a0e      	ldr	r2, [pc, #56]	; (801135c <LmHandlerPackageRegister+0x80>)
 8011322:	625a      	str	r2, [r3, #36]	; 0x24
    LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 8011324:	79fb      	ldrb	r3, [r7, #7]
 8011326:	4a0b      	ldr	r2, [pc, #44]	; (8011354 <LmHandlerPackageRegister+0x78>)
 8011328:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801132c:	4a0c      	ldr	r2, [pc, #48]	; (8011360 <LmHandlerPackageRegister+0x84>)
 801132e:	629a      	str	r2, [r3, #40]	; 0x28
    LmHandlerPackages[id]->Init(params, AppData.Buffer, LORAWAN_APP_DATA_BUFFER_MAX_SIZE);
 8011330:	79fb      	ldrb	r3, [r7, #7]
 8011332:	4a08      	ldr	r2, [pc, #32]	; (8011354 <LmHandlerPackageRegister+0x78>)
 8011334:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011338:	685b      	ldr	r3, [r3, #4]
 801133a:	4a0a      	ldr	r2, [pc, #40]	; (8011364 <LmHandlerPackageRegister+0x88>)
 801133c:	6851      	ldr	r1, [r2, #4]
 801133e:	22f2      	movs	r2, #242	; 0xf2
 8011340:	6838      	ldr	r0, [r7, #0]
 8011342:	4798      	blx	r3

    return LORAMAC_HANDLER_SUCCESS;
 8011344:	2300      	movs	r3, #0
 8011346:	e001      	b.n	801134c <LmHandlerPackageRegister+0x70>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 8011348:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 801134c:	4618      	mov	r0, r3
 801134e:	3710      	adds	r7, #16
 8011350:	46bd      	mov	sp, r7
 8011352:	bd80      	pop	{r7, pc}
 8011354:	20000844 	.word	0x20000844
 8011358:	08010f61 	.word	0x08010f61
 801135c:	08011055 	.word	0x08011055
 8011360:	080113f5 	.word	0x080113f5
 8011364:	20000178 	.word	0x20000178

08011368 <LmHandlerGetCurrentClass>:

int32_t LmHandlerGetCurrentClass(DeviceClass_t *deviceClass)
{
 8011368:	b580      	push	{r7, lr}
 801136a:	b08c      	sub	sp, #48	; 0x30
 801136c:	af00      	add	r7, sp, #0
 801136e:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  if (deviceClass == NULL)
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	2b00      	cmp	r3, #0
 8011374:	d102      	bne.n	801137c <LmHandlerGetCurrentClass+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 8011376:	f04f 33ff 	mov.w	r3, #4294967295
 801137a:	e010      	b.n	801139e <LmHandlerGetCurrentClass+0x36>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 801137c:	2300      	movs	r3, #0
 801137e:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8011380:	f107 030c 	add.w	r3, r7, #12
 8011384:	4618      	mov	r0, r3
 8011386:	f004 fbdd 	bl	8015b44 <LoRaMacMibGetRequestConfirm>
 801138a:	4603      	mov	r3, r0
 801138c:	2b00      	cmp	r3, #0
 801138e:	d002      	beq.n	8011396 <LmHandlerGetCurrentClass+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 8011390:	f04f 33ff 	mov.w	r3, #4294967295
 8011394:	e003      	b.n	801139e <LmHandlerGetCurrentClass+0x36>
  }

  *deviceClass = mibReq.Param.Class;
 8011396:	7c3a      	ldrb	r2, [r7, #16]
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	701a      	strb	r2, [r3, #0]
  return LORAMAC_HANDLER_SUCCESS;
 801139c:	2300      	movs	r3, #0
}
 801139e:	4618      	mov	r0, r3
 80113a0:	3730      	adds	r7, #48	; 0x30
 80113a2:	46bd      	mov	sp, r7
 80113a4:	bd80      	pop	{r7, pc}
	...

080113a8 <LmHandlerGetTxDatarate>:

int32_t LmHandlerGetTxDatarate(int8_t *txDatarate)
{
 80113a8:	b580      	push	{r7, lr}
 80113aa:	b08c      	sub	sp, #48	; 0x30
 80113ac:	af00      	add	r7, sp, #0
 80113ae:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibGet;
  if (txDatarate == NULL)
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	2b00      	cmp	r3, #0
 80113b4:	d102      	bne.n	80113bc <LmHandlerGetTxDatarate+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 80113b6:	f04f 33ff 	mov.w	r3, #4294967295
 80113ba:	e015      	b.n	80113e8 <LmHandlerGetTxDatarate+0x40>
  }

  mibGet.Type = MIB_CHANNELS_DATARATE;
 80113bc:	231f      	movs	r3, #31
 80113be:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibGet) != LORAMAC_STATUS_OK)
 80113c0:	f107 030c 	add.w	r3, r7, #12
 80113c4:	4618      	mov	r0, r3
 80113c6:	f004 fbbd 	bl	8015b44 <LoRaMacMibGetRequestConfirm>
 80113ca:	4603      	mov	r3, r0
 80113cc:	2b00      	cmp	r3, #0
 80113ce:	d002      	beq.n	80113d6 <LmHandlerGetTxDatarate+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 80113d0:	f04f 33ff 	mov.w	r3, #4294967295
 80113d4:	e008      	b.n	80113e8 <LmHandlerGetTxDatarate+0x40>
  }

  *txDatarate = mibGet.Param.ChannelsDatarate;
 80113d6:	f997 2010 	ldrsb.w	r2, [r7, #16]
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	701a      	strb	r2, [r3, #0]
  LmHandlerParams.TxDatarate = mibGet.Param.ChannelsDatarate;
 80113de:	f997 2010 	ldrsb.w	r2, [r7, #16]
 80113e2:	4b03      	ldr	r3, [pc, #12]	; (80113f0 <LmHandlerGetTxDatarate+0x48>)
 80113e4:	70da      	strb	r2, [r3, #3]
  return LORAMAC_HANDLER_SUCCESS;
 80113e6:	2300      	movs	r3, #0
}
 80113e8:	4618      	mov	r0, r3
 80113ea:	3730      	adds	r7, #48	; 0x30
 80113ec:	46bd      	mov	sp, r7
 80113ee:	bd80      	pop	{r7, pc}
 80113f0:	20000858 	.word	0x20000858

080113f4 <LmHandlerDeviceTimeReq>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

/* Private  functions ---------------------------------------------------------*/
static LmHandlerErrorStatus_t LmHandlerDeviceTimeReq(void)
{
 80113f4:	b580      	push	{r7, lr}
 80113f6:	b086      	sub	sp, #24
 80113f8:	af00      	add	r7, sp, #0
  LoRaMacStatus_t status;
  MlmeReq_t mlmeReq;

  mlmeReq.Type = MLME_DEVICE_TIME;
 80113fa:	230a      	movs	r3, #10
 80113fc:	703b      	strb	r3, [r7, #0]

  status = LoRaMacMlmeRequest(&mlmeReq);
 80113fe:	463b      	mov	r3, r7
 8011400:	4618      	mov	r0, r3
 8011402:	f005 f8c3 	bl	801658c <LoRaMacMlmeRequest>
 8011406:	4603      	mov	r3, r0
 8011408:	75fb      	strb	r3, [r7, #23]

  if (status == LORAMAC_STATUS_OK)
 801140a:	7dfb      	ldrb	r3, [r7, #23]
 801140c:	2b00      	cmp	r3, #0
 801140e:	d101      	bne.n	8011414 <LmHandlerDeviceTimeReq+0x20>
  {
    return LORAMAC_HANDLER_SUCCESS;
 8011410:	2300      	movs	r3, #0
 8011412:	e001      	b.n	8011418 <LmHandlerDeviceTimeReq+0x24>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 8011414:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8011418:	4618      	mov	r0, r3
 801141a:	3718      	adds	r7, #24
 801141c:	46bd      	mov	sp, r7
 801141e:	bd80      	pop	{r7, pc}

08011420 <McpsConfirm>:
  }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

static void McpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 8011420:	b580      	push	{r7, lr}
 8011422:	b082      	sub	sp, #8
 8011424:	af00      	add	r7, sp, #0
 8011426:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 1;
 8011428:	4b15      	ldr	r3, [pc, #84]	; (8011480 <McpsConfirm+0x60>)
 801142a:	2201      	movs	r2, #1
 801142c:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mcpsConfirm->Status;
 801142e:	687b      	ldr	r3, [r7, #4]
 8011430:	785a      	ldrb	r2, [r3, #1]
 8011432:	4b13      	ldr	r3, [pc, #76]	; (8011480 <McpsConfirm+0x60>)
 8011434:	705a      	strb	r2, [r3, #1]
  TxParams.Datarate = mcpsConfirm->Datarate;
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	789b      	ldrb	r3, [r3, #2]
 801143a:	b25a      	sxtb	r2, r3
 801143c:	4b10      	ldr	r3, [pc, #64]	; (8011480 <McpsConfirm+0x60>)
 801143e:	711a      	strb	r2, [r3, #4]
  TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	68db      	ldr	r3, [r3, #12]
 8011444:	4a0e      	ldr	r2, [pc, #56]	; (8011480 <McpsConfirm+0x60>)
 8011446:	6093      	str	r3, [r2, #8]
  TxParams.TxPower = mcpsConfirm->TxPower;
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	f993 2003 	ldrsb.w	r2, [r3, #3]
 801144e:	4b0c      	ldr	r3, [pc, #48]	; (8011480 <McpsConfirm+0x60>)
 8011450:	751a      	strb	r2, [r3, #20]
  TxParams.Channel = mcpsConfirm->Channel;
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	691b      	ldr	r3, [r3, #16]
 8011456:	b2da      	uxtb	r2, r3
 8011458:	4b09      	ldr	r3, [pc, #36]	; (8011480 <McpsConfirm+0x60>)
 801145a:	755a      	strb	r2, [r3, #21]
  TxParams.AckReceived = mcpsConfirm->AckReceived;
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	791b      	ldrb	r3, [r3, #4]
 8011460:	461a      	mov	r2, r3
 8011462:	4b07      	ldr	r3, [pc, #28]	; (8011480 <McpsConfirm+0x60>)
 8011464:	70da      	strb	r2, [r3, #3]

  LmHandlerCallbacks.OnTxData(&TxParams);
 8011466:	4b07      	ldr	r3, [pc, #28]	; (8011484 <McpsConfirm+0x64>)
 8011468:	691b      	ldr	r3, [r3, #16]
 801146a:	4805      	ldr	r0, [pc, #20]	; (8011480 <McpsConfirm+0x60>)
 801146c:	4798      	blx	r3

  LmHandlerPackagesNotify(PACKAGE_MCPS_CONFIRM, mcpsConfirm);
 801146e:	6879      	ldr	r1, [r7, #4]
 8011470:	2000      	movs	r0, #0
 8011472:	f000 f8ed 	bl	8011650 <LmHandlerPackagesNotify>
}
 8011476:	bf00      	nop
 8011478:	3708      	adds	r7, #8
 801147a:	46bd      	mov	sp, r7
 801147c:	bd80      	pop	{r7, pc}
 801147e:	bf00      	nop
 8011480:	20000898 	.word	0x20000898
 8011484:	20000860 	.word	0x20000860

08011488 <McpsIndication>:

static void McpsIndication(McpsIndication_t *mcpsIndication)
{
 8011488:	b580      	push	{r7, lr}
 801148a:	b088      	sub	sp, #32
 801148c:	af00      	add	r7, sp, #0
 801148e:	6078      	str	r0, [r7, #4]
  LmHandlerAppData_t appData;
  DeviceClass_t deviceClass;
  RxParams.IsMcpsIndication = 1;
 8011490:	4b2c      	ldr	r3, [pc, #176]	; (8011544 <McpsIndication+0xbc>)
 8011492:	2201      	movs	r2, #1
 8011494:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mcpsIndication->Status;
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	785a      	ldrb	r2, [r3, #1]
 801149a:	4b2a      	ldr	r3, [pc, #168]	; (8011544 <McpsIndication+0xbc>)
 801149c:	705a      	strb	r2, [r3, #1]

  if (RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK)
 801149e:	4b29      	ldr	r3, [pc, #164]	; (8011544 <McpsIndication+0xbc>)
 80114a0:	785b      	ldrb	r3, [r3, #1]
 80114a2:	2b00      	cmp	r3, #0
 80114a4:	d14a      	bne.n	801153c <McpsIndication+0xb4>
  {
    return;
  }

  if (mcpsIndication->BufferSize > 0)
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	7b1b      	ldrb	r3, [r3, #12]
 80114aa:	2b00      	cmp	r3, #0
 80114ac:	d028      	beq.n	8011500 <McpsIndication+0x78>
  {
    RxParams.Datarate = mcpsIndication->RxDatarate;
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	791b      	ldrb	r3, [r3, #4]
 80114b2:	b25a      	sxtb	r2, r3
 80114b4:	4b23      	ldr	r3, [pc, #140]	; (8011544 <McpsIndication+0xbc>)
 80114b6:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = mcpsIndication->Rssi;
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80114be:	b25a      	sxtb	r2, r3
 80114c0:	4b20      	ldr	r3, [pc, #128]	; (8011544 <McpsIndication+0xbc>)
 80114c2:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = mcpsIndication->Snr;
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	f993 2010 	ldrsb.w	r2, [r3, #16]
 80114ca:	4b1e      	ldr	r3, [pc, #120]	; (8011544 <McpsIndication+0xbc>)
 80114cc:	711a      	strb	r2, [r3, #4]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	695b      	ldr	r3, [r3, #20]
 80114d2:	4a1c      	ldr	r2, [pc, #112]	; (8011544 <McpsIndication+0xbc>)
 80114d4:	6093      	str	r3, [r2, #8]
    RxParams.RxSlot = mcpsIndication->RxSlot;
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	7c5b      	ldrb	r3, [r3, #17]
 80114da:	b25a      	sxtb	r2, r3
 80114dc:	4b19      	ldr	r3, [pc, #100]	; (8011544 <McpsIndication+0xbc>)
 80114de:	731a      	strb	r2, [r3, #12]

    appData.Port = mcpsIndication->Port;
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	78db      	ldrb	r3, [r3, #3]
 80114e4:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	7b1b      	ldrb	r3, [r3, #12]
 80114ea:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	689b      	ldr	r3, [r3, #8]
 80114f0:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks.OnRxData(&appData, &RxParams);
 80114f2:	4b15      	ldr	r3, [pc, #84]	; (8011548 <McpsIndication+0xc0>)
 80114f4:	695b      	ldr	r3, [r3, #20]
 80114f6:	f107 0218 	add.w	r2, r7, #24
 80114fa:	4912      	ldr	r1, [pc, #72]	; (8011544 <McpsIndication+0xbc>)
 80114fc:	4610      	mov	r0, r2
 80114fe:	4798      	blx	r3
  }

  /* Call packages RxProcess function */
  LmHandlerPackagesNotify(PACKAGE_MCPS_INDICATION, mcpsIndication);
 8011500:	6879      	ldr	r1, [r7, #4]
 8011502:	2001      	movs	r0, #1
 8011504:	f000 f8a4 	bl	8011650 <LmHandlerPackagesNotify>
  LmHandlerGetCurrentClass(&deviceClass);
 8011508:	f107 0317 	add.w	r3, r7, #23
 801150c:	4618      	mov	r0, r3
 801150e:	f7ff ff2b 	bl	8011368 <LmHandlerGetCurrentClass>
  if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	795b      	ldrb	r3, [r3, #5]
 8011516:	2b01      	cmp	r3, #1
 8011518:	d111      	bne.n	801153e <McpsIndication+0xb6>
 801151a:	7dfb      	ldrb	r3, [r7, #23]
 801151c:	2b00      	cmp	r3, #0
 801151e:	d10e      	bne.n	801153e <McpsIndication+0xb6>
  {
    /* The server signals that it has pending data to be sent. */
    /* We schedule an uplink as soon as possible to flush the server. */

    /* Send an empty message */
    LmHandlerAppData_t appData =
 8011520:	2300      	movs	r3, #0
 8011522:	733b      	strb	r3, [r7, #12]
 8011524:	2300      	movs	r3, #0
 8011526:	737b      	strb	r3, [r7, #13]
 8011528:	2300      	movs	r3, #0
 801152a:	613b      	str	r3, [r7, #16]
    {
      .Buffer = NULL,
      .BufferSize = 0,
      .Port = 0
    };
    LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 801152c:	f107 000c 	add.w	r0, r7, #12
 8011530:	2301      	movs	r3, #1
 8011532:	2200      	movs	r2, #0
 8011534:	2100      	movs	r1, #0
 8011536:	f7ff fd8d 	bl	8011054 <LmHandlerSend>
 801153a:	e000      	b.n	801153e <McpsIndication+0xb6>
    return;
 801153c:	bf00      	nop
  }
}
 801153e:	3720      	adds	r7, #32
 8011540:	46bd      	mov	sp, r7
 8011542:	bd80      	pop	{r7, pc}
 8011544:	20000168 	.word	0x20000168
 8011548:	20000860 	.word	0x20000860

0801154c <MlmeConfirm>:

static void MlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 801154c:	b580      	push	{r7, lr}
 801154e:	b08c      	sub	sp, #48	; 0x30
 8011550:	af00      	add	r7, sp, #0
 8011552:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 0;
 8011554:	4b20      	ldr	r3, [pc, #128]	; (80115d8 <MlmeConfirm+0x8c>)
 8011556:	2200      	movs	r2, #0
 8011558:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mlmeConfirm->Status;
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	785a      	ldrb	r2, [r3, #1]
 801155e:	4b1e      	ldr	r3, [pc, #120]	; (80115d8 <MlmeConfirm+0x8c>)
 8011560:	705a      	strb	r2, [r3, #1]

  LmHandlerPackagesNotify(PACKAGE_MLME_CONFIRM, mlmeConfirm);
 8011562:	6879      	ldr	r1, [r7, #4]
 8011564:	2002      	movs	r0, #2
 8011566:	f000 f873 	bl	8011650 <LmHandlerPackagesNotify>

  switch (mlmeConfirm->MlmeRequest)
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	781b      	ldrb	r3, [r3, #0]
 801156e:	2b0a      	cmp	r3, #10
 8011570:	d028      	beq.n	80115c4 <MlmeConfirm+0x78>
 8011572:	2b0a      	cmp	r3, #10
 8011574:	dc28      	bgt.n	80115c8 <MlmeConfirm+0x7c>
 8011576:	2b01      	cmp	r3, #1
 8011578:	d002      	beq.n	8011580 <MlmeConfirm+0x34>
 801157a:	2b04      	cmp	r3, #4
 801157c:	d026      	beq.n	80115cc <MlmeConfirm+0x80>
      }
    }
    break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 801157e:	e023      	b.n	80115c8 <MlmeConfirm+0x7c>
      mibReq.Type = MIB_DEV_ADDR;
 8011580:	2306      	movs	r3, #6
 8011582:	733b      	strb	r3, [r7, #12]
      LoRaMacMibGetRequestConfirm(&mibReq);
 8011584:	f107 030c 	add.w	r3, r7, #12
 8011588:	4618      	mov	r0, r3
 801158a:	f004 fadb 	bl	8015b44 <LoRaMacMibGetRequestConfirm>
      CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 801158e:	693b      	ldr	r3, [r7, #16]
 8011590:	4a12      	ldr	r2, [pc, #72]	; (80115dc <MlmeConfirm+0x90>)
 8011592:	6153      	str	r3, [r2, #20]
      LmHandlerGetTxDatarate(&JoinParams.Datarate);
 8011594:	4812      	ldr	r0, [pc, #72]	; (80115e0 <MlmeConfirm+0x94>)
 8011596:	f7ff ff07 	bl	80113a8 <LmHandlerGetTxDatarate>
      if (mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK)
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	785b      	ldrb	r3, [r3, #1]
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d108      	bne.n	80115b4 <MlmeConfirm+0x68>
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 80115a2:	4b0f      	ldr	r3, [pc, #60]	; (80115e0 <MlmeConfirm+0x94>)
 80115a4:	2200      	movs	r2, #0
 80115a6:	705a      	strb	r2, [r3, #1]
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 80115a8:	4b0e      	ldr	r3, [pc, #56]	; (80115e4 <MlmeConfirm+0x98>)
 80115aa:	785b      	ldrb	r3, [r3, #1]
 80115ac:	4618      	mov	r0, r3
 80115ae:	f7ff fe27 	bl	8011200 <LmHandlerRequestClass>
 80115b2:	e002      	b.n	80115ba <MlmeConfirm+0x6e>
        JoinParams.Status = LORAMAC_HANDLER_ERROR;
 80115b4:	4b0a      	ldr	r3, [pc, #40]	; (80115e0 <MlmeConfirm+0x94>)
 80115b6:	22ff      	movs	r2, #255	; 0xff
 80115b8:	705a      	strb	r2, [r3, #1]
      LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 80115ba:	4b0b      	ldr	r3, [pc, #44]	; (80115e8 <MlmeConfirm+0x9c>)
 80115bc:	68db      	ldr	r3, [r3, #12]
 80115be:	4808      	ldr	r0, [pc, #32]	; (80115e0 <MlmeConfirm+0x94>)
 80115c0:	4798      	blx	r3
    break;
 80115c2:	e004      	b.n	80115ce <MlmeConfirm+0x82>
    break;
 80115c4:	bf00      	nop
 80115c6:	e002      	b.n	80115ce <MlmeConfirm+0x82>
      break;
 80115c8:	bf00      	nop
 80115ca:	e000      	b.n	80115ce <MlmeConfirm+0x82>
    break;
 80115cc:	bf00      	nop
  }
}
 80115ce:	bf00      	nop
 80115d0:	3730      	adds	r7, #48	; 0x30
 80115d2:	46bd      	mov	sp, r7
 80115d4:	bd80      	pop	{r7, pc}
 80115d6:	bf00      	nop
 80115d8:	20000898 	.word	0x20000898
 80115dc:	20000140 	.word	0x20000140
 80115e0:	20000164 	.word	0x20000164
 80115e4:	20000858 	.word	0x20000858
 80115e8:	20000860 	.word	0x20000860

080115ec <MlmeIndication>:

static void MlmeIndication(MlmeIndication_t *mlmeIndication)
{
 80115ec:	b480      	push	{r7}
 80115ee:	b083      	sub	sp, #12
 80115f0:	af00      	add	r7, sp, #0
 80115f2:	6078      	str	r0, [r7, #4]
  RxParams.IsMcpsIndication = 0;
 80115f4:	4b06      	ldr	r3, [pc, #24]	; (8011610 <MlmeIndication+0x24>)
 80115f6:	2200      	movs	r2, #0
 80115f8:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mlmeIndication->Status;
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	785a      	ldrb	r2, [r3, #1]
 80115fe:	4b04      	ldr	r3, [pc, #16]	; (8011610 <MlmeIndication+0x24>)
 8011600:	705a      	strb	r2, [r3, #1]
      }
      break;
    }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 8011602:	bf00      	nop
  }
}
 8011604:	bf00      	nop
 8011606:	370c      	adds	r7, #12
 8011608:	46bd      	mov	sp, r7
 801160a:	bc80      	pop	{r7}
 801160c:	4770      	bx	lr
 801160e:	bf00      	nop
 8011610:	20000168 	.word	0x20000168

08011614 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized(uint8_t id)
{
 8011614:	b580      	push	{r7, lr}
 8011616:	b082      	sub	sp, #8
 8011618:	af00      	add	r7, sp, #0
 801161a:	4603      	mov	r3, r0
 801161c:	71fb      	strb	r3, [r7, #7]
  if ((id < PKG_MAX_NUMBER) && (LmHandlerPackages[id]->IsInitialized != NULL))
 801161e:	79fb      	ldrb	r3, [r7, #7]
 8011620:	2b04      	cmp	r3, #4
 8011622:	d80e      	bhi.n	8011642 <LmHandlerPackageIsInitialized+0x2e>
 8011624:	79fb      	ldrb	r3, [r7, #7]
 8011626:	4a09      	ldr	r2, [pc, #36]	; (801164c <LmHandlerPackageIsInitialized+0x38>)
 8011628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801162c:	689b      	ldr	r3, [r3, #8]
 801162e:	2b00      	cmp	r3, #0
 8011630:	d007      	beq.n	8011642 <LmHandlerPackageIsInitialized+0x2e>
  {
    return LmHandlerPackages[id]->IsInitialized();
 8011632:	79fb      	ldrb	r3, [r7, #7]
 8011634:	4a05      	ldr	r2, [pc, #20]	; (801164c <LmHandlerPackageIsInitialized+0x38>)
 8011636:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801163a:	689b      	ldr	r3, [r3, #8]
 801163c:	4798      	blx	r3
 801163e:	4603      	mov	r3, r0
 8011640:	e000      	b.n	8011644 <LmHandlerPackageIsInitialized+0x30>
  }
  else
  {
    return false;
 8011642:	2300      	movs	r3, #0
  }
}
 8011644:	4618      	mov	r0, r3
 8011646:	3708      	adds	r7, #8
 8011648:	46bd      	mov	sp, r7
 801164a:	bd80      	pop	{r7, pc}
 801164c:	20000844 	.word	0x20000844

08011650 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify(PackageNotifyTypes_t notifyType, void *params)
{
 8011650:	b580      	push	{r7, lr}
 8011652:	b084      	sub	sp, #16
 8011654:	af00      	add	r7, sp, #0
 8011656:	4603      	mov	r3, r0
 8011658:	6039      	str	r1, [r7, #0]
 801165a:	71fb      	strb	r3, [r7, #7]
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 801165c:	2300      	movs	r3, #0
 801165e:	73fb      	strb	r3, [r7, #15]
 8011660:	e067      	b.n	8011732 <LmHandlerPackagesNotify+0xe2>
  {
    if (LmHandlerPackages[i] != NULL)
 8011662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011666:	4a37      	ldr	r2, [pc, #220]	; (8011744 <LmHandlerPackagesNotify+0xf4>)
 8011668:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801166c:	2b00      	cmp	r3, #0
 801166e:	d051      	beq.n	8011714 <LmHandlerPackagesNotify+0xc4>
    {
      switch (notifyType)
 8011670:	79fb      	ldrb	r3, [r7, #7]
 8011672:	2b02      	cmp	r3, #2
 8011674:	d03d      	beq.n	80116f2 <LmHandlerPackagesNotify+0xa2>
 8011676:	2b02      	cmp	r3, #2
 8011678:	dc4e      	bgt.n	8011718 <LmHandlerPackagesNotify+0xc8>
 801167a:	2b00      	cmp	r3, #0
 801167c:	d002      	beq.n	8011684 <LmHandlerPackagesNotify+0x34>
 801167e:	2b01      	cmp	r3, #1
 8011680:	d011      	beq.n	80116a6 <LmHandlerPackagesNotify+0x56>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
          }
          break;
        }
        default:
          break;
 8011682:	e049      	b.n	8011718 <LmHandlerPackagesNotify+0xc8>
          if (LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL)
 8011684:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011688:	4a2e      	ldr	r2, [pc, #184]	; (8011744 <LmHandlerPackagesNotify+0xf4>)
 801168a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801168e:	695b      	ldr	r3, [r3, #20]
 8011690:	2b00      	cmp	r3, #0
 8011692:	d043      	beq.n	801171c <LmHandlerPackagesNotify+0xcc>
            LmHandlerPackages[i]->OnMcpsConfirmProcess(params);
 8011694:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011698:	4a2a      	ldr	r2, [pc, #168]	; (8011744 <LmHandlerPackagesNotify+0xf4>)
 801169a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801169e:	695b      	ldr	r3, [r3, #20]
 80116a0:	6838      	ldr	r0, [r7, #0]
 80116a2:	4798      	blx	r3
          break;
 80116a4:	e03a      	b.n	801171c <LmHandlerPackagesNotify+0xcc>
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 80116a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80116aa:	4a26      	ldr	r2, [pc, #152]	; (8011744 <LmHandlerPackagesNotify+0xf4>)
 80116ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80116b0:	699b      	ldr	r3, [r3, #24]
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d034      	beq.n	8011720 <LmHandlerPackagesNotify+0xd0>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 80116b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80116ba:	4a22      	ldr	r2, [pc, #136]	; (8011744 <LmHandlerPackagesNotify+0xf4>)
 80116bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80116c0:	781a      	ldrb	r2, [r3, #0]
 80116c2:	683b      	ldr	r3, [r7, #0]
 80116c4:	78db      	ldrb	r3, [r3, #3]
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 80116c6:	429a      	cmp	r2, r3
 80116c8:	d00a      	beq.n	80116e0 <LmHandlerPackagesNotify+0x90>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 80116ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d126      	bne.n	8011720 <LmHandlerPackagesNotify+0xd0>
               ((i == PACKAGE_ID_COMPLIANCE) && (LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning()))))
 80116d2:	4b1c      	ldr	r3, [pc, #112]	; (8011744 <LmHandlerPackagesNotify+0xf4>)
 80116d4:	681b      	ldr	r3, [r3, #0]
 80116d6:	68db      	ldr	r3, [r3, #12]
 80116d8:	4798      	blx	r3
 80116da:	4603      	mov	r3, r0
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d01f      	beq.n	8011720 <LmHandlerPackagesNotify+0xd0>
            LmHandlerPackages[i]->OnMcpsIndicationProcess(params);
 80116e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80116e4:	4a17      	ldr	r2, [pc, #92]	; (8011744 <LmHandlerPackagesNotify+0xf4>)
 80116e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80116ea:	699b      	ldr	r3, [r3, #24]
 80116ec:	6838      	ldr	r0, [r7, #0]
 80116ee:	4798      	blx	r3
          break;
 80116f0:	e016      	b.n	8011720 <LmHandlerPackagesNotify+0xd0>
          if (LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL)
 80116f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80116f6:	4a13      	ldr	r2, [pc, #76]	; (8011744 <LmHandlerPackagesNotify+0xf4>)
 80116f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80116fc:	69db      	ldr	r3, [r3, #28]
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d010      	beq.n	8011724 <LmHandlerPackagesNotify+0xd4>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
 8011702:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011706:	4a0f      	ldr	r2, [pc, #60]	; (8011744 <LmHandlerPackagesNotify+0xf4>)
 8011708:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801170c:	69db      	ldr	r3, [r3, #28]
 801170e:	6838      	ldr	r0, [r7, #0]
 8011710:	4798      	blx	r3
          break;
 8011712:	e007      	b.n	8011724 <LmHandlerPackagesNotify+0xd4>
      }
    }
 8011714:	bf00      	nop
 8011716:	e006      	b.n	8011726 <LmHandlerPackagesNotify+0xd6>
          break;
 8011718:	bf00      	nop
 801171a:	e004      	b.n	8011726 <LmHandlerPackagesNotify+0xd6>
          break;
 801171c:	bf00      	nop
 801171e:	e002      	b.n	8011726 <LmHandlerPackagesNotify+0xd6>
          break;
 8011720:	bf00      	nop
 8011722:	e000      	b.n	8011726 <LmHandlerPackagesNotify+0xd6>
          break;
 8011724:	bf00      	nop
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 8011726:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801172a:	b2db      	uxtb	r3, r3
 801172c:	3301      	adds	r3, #1
 801172e:	b2db      	uxtb	r3, r3
 8011730:	73fb      	strb	r3, [r7, #15]
 8011732:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011736:	2b04      	cmp	r3, #4
 8011738:	dd93      	ble.n	8011662 <LmHandlerPackagesNotify+0x12>
  }
}
 801173a:	bf00      	nop
 801173c:	bf00      	nop
 801173e:	3710      	adds	r7, #16
 8011740:	46bd      	mov	sp, r7
 8011742:	bd80      	pop	{r7, pc}
 8011744:	20000844 	.word	0x20000844

08011748 <DisplayClassUpdate>:

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 8011748:	b580      	push	{r7, lr}
 801174a:	b084      	sub	sp, #16
 801174c:	af02      	add	r7, sp, #8
 801174e:	4603      	mov	r3, r0
 8011750:	71fb      	strb	r3, [r7, #7]
  MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 8011752:	79fb      	ldrb	r3, [r7, #7]
 8011754:	4a06      	ldr	r2, [pc, #24]	; (8011770 <DisplayClassUpdate+0x28>)
 8011756:	5cd3      	ldrb	r3, [r2, r3]
 8011758:	9300      	str	r3, [sp, #0]
 801175a:	4b06      	ldr	r3, [pc, #24]	; (8011774 <DisplayClassUpdate+0x2c>)
 801175c:	2200      	movs	r2, #0
 801175e:	2100      	movs	r1, #0
 8011760:	2002      	movs	r0, #2
 8011762:	f00e fed7 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
}
 8011766:	bf00      	nop
 8011768:	3708      	adds	r7, #8
 801176a:	46bd      	mov	sp, r7
 801176c:	bd80      	pop	{r7, pc}
 801176e:	bf00      	nop
 8011770:	080223b8 	.word	0x080223b8
 8011774:	0802239c 	.word	0x0802239c

08011778 <NvmCtxMgmtEvent>:
#endif /* MAX_PERSISTENT_CTX_MGMT_ENABLED == 1 */
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

/* Exported functions ---------------------------------------------------------*/
void NvmCtxMgmtEvent(LoRaMacNvmCtxModule_t module)
{
 8011778:	b480      	push	{r7}
 801177a:	b083      	sub	sp, #12
 801177c:	af00      	add	r7, sp, #0
 801177e:	4603      	mov	r3, r0
 8011780:	71fb      	strb	r3, [r7, #7]
    {
      break;
    }
  }
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 8011782:	bf00      	nop
 8011784:	370c      	adds	r7, #12
 8011786:	46bd      	mov	sp, r7
 8011788:	bc80      	pop	{r7}
 801178a:	4770      	bx	lr

0801178c <NvmCtxMgmtStore>:

NvmCtxMgmtStatus_t NvmCtxMgmtStore(void)
{
 801178c:	b480      	push	{r7}
 801178e:	af00      	add	r7, sp, #0
  /* Resume LoRaMac */
  LoRaMacStart();

  return NVMCTXMGMT_STATUS_SUCCESS;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 8011790:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 8011792:	4618      	mov	r0, r3
 8011794:	46bd      	mov	sp, r7
 8011796:	bc80      	pop	{r7}
 8011798:	4770      	bx	lr

0801179a <NvmCtxMgmtRestore>:

NvmCtxMgmtStatus_t NvmCtxMgmtRestore(void)
{
 801179a:	b480      	push	{r7}
 801179c:	af00      	add	r7, sp, #0
    LoRaMacMibSetRequestConfirm(&mibReq);
  }

  return status;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 801179e:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 80117a0:	4618      	mov	r0, r3
 80117a2:	46bd      	mov	sp, r7
 80117a4:	bc80      	pop	{r7}
 80117a6:	4770      	bx	lr

080117a8 <LmphCompliancePackageFactory>:
  .OnDeviceTimeRequest =        NULL,                           /* To be initialized by LmHandler */
};

/* Exported functions ---------------------------------------------------------*/
LmhPackage_t *LmphCompliancePackageFactory(void)
{
 80117a8:	b480      	push	{r7}
 80117aa:	af00      	add	r7, sp, #0
  return &LmhpCompliancePackage;
 80117ac:	4b02      	ldr	r3, [pc, #8]	; (80117b8 <LmphCompliancePackageFactory+0x10>)
}
 80117ae:	4618      	mov	r0, r3
 80117b0:	46bd      	mov	sp, r7
 80117b2:	bc80      	pop	{r7}
 80117b4:	4770      	bx	lr
 80117b6:	bf00      	nop
 80117b8:	20000180 	.word	0x20000180

080117bc <LmhpComplianceInit>:

/* Private  functions ---------------------------------------------------------*/
static void LmhpComplianceInit(void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize)
{
 80117bc:	b480      	push	{r7}
 80117be:	b085      	sub	sp, #20
 80117c0:	af00      	add	r7, sp, #0
 80117c2:	60f8      	str	r0, [r7, #12]
 80117c4:	60b9      	str	r1, [r7, #8]
 80117c6:	4613      	mov	r3, r2
 80117c8:	71fb      	strb	r3, [r7, #7]
  if ((params != NULL) && (dataBuffer != NULL))
 80117ca:	68fb      	ldr	r3, [r7, #12]
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	d00f      	beq.n	80117f0 <LmhpComplianceInit+0x34>
 80117d0:	68bb      	ldr	r3, [r7, #8]
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d00c      	beq.n	80117f0 <LmhpComplianceInit+0x34>
  {
    LmhpComplianceParams = (LmhpComplianceParams_t *)params;
 80117d6:	4a0c      	ldr	r2, [pc, #48]	; (8011808 <LmhpComplianceInit+0x4c>)
 80117d8:	68fb      	ldr	r3, [r7, #12]
 80117da:	6013      	str	r3, [r2, #0]
    ComplianceTestState.DataBuffer = dataBuffer;
 80117dc:	4a0b      	ldr	r2, [pc, #44]	; (801180c <LmhpComplianceInit+0x50>)
 80117de:	68bb      	ldr	r3, [r7, #8]
 80117e0:	6093      	str	r3, [r2, #8]
    ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 80117e2:	4a0a      	ldr	r2, [pc, #40]	; (801180c <LmhpComplianceInit+0x50>)
 80117e4:	79fb      	ldrb	r3, [r7, #7]
 80117e6:	7193      	strb	r3, [r2, #6]
    ComplianceTestState.Initialized = true;
 80117e8:	4b08      	ldr	r3, [pc, #32]	; (801180c <LmhpComplianceInit+0x50>)
 80117ea:	2201      	movs	r2, #1
 80117ec:	701a      	strb	r2, [r3, #0]
 80117ee:	e006      	b.n	80117fe <LmhpComplianceInit+0x42>
  }
  else
  {
    LmhpComplianceParams = NULL;
 80117f0:	4b05      	ldr	r3, [pc, #20]	; (8011808 <LmhpComplianceInit+0x4c>)
 80117f2:	2200      	movs	r2, #0
 80117f4:	601a      	str	r2, [r3, #0]
    ComplianceTestState.Initialized = false;
 80117f6:	4b05      	ldr	r3, [pc, #20]	; (801180c <LmhpComplianceInit+0x50>)
 80117f8:	2200      	movs	r2, #0
 80117fa:	701a      	strb	r2, [r3, #0]
  }
}
 80117fc:	bf00      	nop
 80117fe:	bf00      	nop
 8011800:	3714      	adds	r7, #20
 8011802:	46bd      	mov	sp, r7
 8011804:	bc80      	pop	{r7}
 8011806:	4770      	bx	lr
 8011808:	200009d0 	.word	0x200009d0
 801180c:	200009bc 	.word	0x200009bc

08011810 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized(void)
{
 8011810:	b480      	push	{r7}
 8011812:	af00      	add	r7, sp, #0
  return ComplianceTestState.Initialized;
 8011814:	4b02      	ldr	r3, [pc, #8]	; (8011820 <LmhpComplianceIsInitialized+0x10>)
 8011816:	781b      	ldrb	r3, [r3, #0]
}
 8011818:	4618      	mov	r0, r3
 801181a:	46bd      	mov	sp, r7
 801181c:	bc80      	pop	{r7}
 801181e:	4770      	bx	lr
 8011820:	200009bc 	.word	0x200009bc

08011824 <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning(void)
{
 8011824:	b480      	push	{r7}
 8011826:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 8011828:	4b07      	ldr	r3, [pc, #28]	; (8011848 <LmhpComplianceIsRunning+0x24>)
 801182a:	781b      	ldrb	r3, [r3, #0]
 801182c:	f083 0301 	eor.w	r3, r3, #1
 8011830:	b2db      	uxtb	r3, r3
 8011832:	2b00      	cmp	r3, #0
 8011834:	d001      	beq.n	801183a <LmhpComplianceIsRunning+0x16>
  {
    return false;
 8011836:	2300      	movs	r3, #0
 8011838:	e001      	b.n	801183e <LmhpComplianceIsRunning+0x1a>
  }

  return ComplianceTestState.IsRunning;
 801183a:	4b03      	ldr	r3, [pc, #12]	; (8011848 <LmhpComplianceIsRunning+0x24>)
 801183c:	785b      	ldrb	r3, [r3, #1]
}
 801183e:	4618      	mov	r0, r3
 8011840:	46bd      	mov	sp, r7
 8011842:	bc80      	pop	{r7}
 8011844:	4770      	bx	lr
 8011846:	bf00      	nop
 8011848:	200009bc 	.word	0x200009bc

0801184c <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 801184c:	b480      	push	{r7}
 801184e:	b083      	sub	sp, #12
 8011850:	af00      	add	r7, sp, #0
 8011852:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 8011854:	4b0f      	ldr	r3, [pc, #60]	; (8011894 <LmhpComplianceOnMcpsConfirm+0x48>)
 8011856:	781b      	ldrb	r3, [r3, #0]
 8011858:	f083 0301 	eor.w	r3, r3, #1
 801185c:	b2db      	uxtb	r3, r3
 801185e:	2b00      	cmp	r3, #0
 8011860:	d112      	bne.n	8011888 <LmhpComplianceOnMcpsConfirm+0x3c>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 8011862:	4b0c      	ldr	r3, [pc, #48]	; (8011894 <LmhpComplianceOnMcpsConfirm+0x48>)
 8011864:	785b      	ldrb	r3, [r3, #1]
 8011866:	2b00      	cmp	r3, #0
 8011868:	d00f      	beq.n	801188a <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	781b      	ldrb	r3, [r3, #0]
  if ((ComplianceTestState.IsRunning == true) &&
 801186e:	2b01      	cmp	r3, #1
 8011870:	d10b      	bne.n	801188a <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->AckReceived != 0))
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	791b      	ldrb	r3, [r3, #4]
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 8011876:	2b00      	cmp	r3, #0
 8011878:	d007      	beq.n	801188a <LmhpComplianceOnMcpsConfirm+0x3e>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 801187a:	4b06      	ldr	r3, [pc, #24]	; (8011894 <LmhpComplianceOnMcpsConfirm+0x48>)
 801187c:	899b      	ldrh	r3, [r3, #12]
 801187e:	3301      	adds	r3, #1
 8011880:	b29a      	uxth	r2, r3
 8011882:	4b04      	ldr	r3, [pc, #16]	; (8011894 <LmhpComplianceOnMcpsConfirm+0x48>)
 8011884:	819a      	strh	r2, [r3, #12]
 8011886:	e000      	b.n	801188a <LmhpComplianceOnMcpsConfirm+0x3e>
    return;
 8011888:	bf00      	nop
  }
}
 801188a:	370c      	adds	r7, #12
 801188c:	46bd      	mov	sp, r7
 801188e:	bc80      	pop	{r7}
 8011890:	4770      	bx	lr
 8011892:	bf00      	nop
 8011894:	200009bc 	.word	0x200009bc

08011898 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 8011898:	b480      	push	{r7}
 801189a:	b083      	sub	sp, #12
 801189c:	af00      	add	r7, sp, #0
 801189e:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 80118a0:	4b0d      	ldr	r3, [pc, #52]	; (80118d8 <LmhpComplianceOnMlmeConfirm+0x40>)
 80118a2:	781b      	ldrb	r3, [r3, #0]
 80118a4:	f083 0301 	eor.w	r3, r3, #1
 80118a8:	b2db      	uxtb	r3, r3
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	d10f      	bne.n	80118ce <LmhpComplianceOnMlmeConfirm+0x36>
  {
    return;
  }

  if (mlmeConfirm->MlmeRequest == MLME_LINK_CHECK)
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	781b      	ldrb	r3, [r3, #0]
 80118b2:	2b04      	cmp	r3, #4
 80118b4:	d10c      	bne.n	80118d0 <LmhpComplianceOnMlmeConfirm+0x38>
  {
    ComplianceTestState.LinkCheck = true;
 80118b6:	4b08      	ldr	r3, [pc, #32]	; (80118d8 <LmhpComplianceOnMlmeConfirm+0x40>)
 80118b8:	2201      	movs	r2, #1
 80118ba:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	7a1a      	ldrb	r2, [r3, #8]
 80118c0:	4b05      	ldr	r3, [pc, #20]	; (80118d8 <LmhpComplianceOnMlmeConfirm+0x40>)
 80118c2:	73da      	strb	r2, [r3, #15]
    ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	7a5a      	ldrb	r2, [r3, #9]
 80118c8:	4b03      	ldr	r3, [pc, #12]	; (80118d8 <LmhpComplianceOnMlmeConfirm+0x40>)
 80118ca:	741a      	strb	r2, [r3, #16]
 80118cc:	e000      	b.n	80118d0 <LmhpComplianceOnMlmeConfirm+0x38>
    return;
 80118ce:	bf00      	nop
  }
}
 80118d0:	370c      	adds	r7, #12
 80118d2:	46bd      	mov	sp, r7
 80118d4:	bc80      	pop	{r7}
 80118d6:	4770      	bx	lr
 80118d8:	200009bc 	.word	0x200009bc

080118dc <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess(void)
{
 80118dc:	b590      	push	{r4, r7, lr}
 80118de:	b085      	sub	sp, #20
 80118e0:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 80118e2:	4b30      	ldr	r3, [pc, #192]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 80118e4:	781b      	ldrb	r3, [r3, #0]
 80118e6:	f083 0301 	eor.w	r3, r3, #1
 80118ea:	b2db      	uxtb	r3, r3
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d002      	beq.n	80118f6 <LmhpComplianceTxProcess+0x1a>
  {
    return LORAMAC_HANDLER_ERROR;
 80118f0:	f04f 33ff 	mov.w	r3, #4294967295
 80118f4:	e052      	b.n	801199c <LmhpComplianceTxProcess+0xc0>
  }

  if (ComplianceTestState.LinkCheck == true)
 80118f6:	4b2b      	ldr	r3, [pc, #172]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 80118f8:	7b9b      	ldrb	r3, [r3, #14]
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d019      	beq.n	8011932 <LmhpComplianceTxProcess+0x56>
  {
    ComplianceTestState.LinkCheck = false;
 80118fe:	4b29      	ldr	r3, [pc, #164]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 8011900:	2200      	movs	r2, #0
 8011902:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DataBufferSize = 3;
 8011904:	4b27      	ldr	r3, [pc, #156]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 8011906:	2203      	movs	r2, #3
 8011908:	71da      	strb	r2, [r3, #7]
    ComplianceTestState.DataBuffer[0] = 5;
 801190a:	4b26      	ldr	r3, [pc, #152]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 801190c:	689b      	ldr	r3, [r3, #8]
 801190e:	2205      	movs	r2, #5
 8011910:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 8011912:	4b24      	ldr	r3, [pc, #144]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 8011914:	689b      	ldr	r3, [r3, #8]
 8011916:	3301      	adds	r3, #1
 8011918:	4a22      	ldr	r2, [pc, #136]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 801191a:	7bd2      	ldrb	r2, [r2, #15]
 801191c:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 801191e:	4b21      	ldr	r3, [pc, #132]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 8011920:	689b      	ldr	r3, [r3, #8]
 8011922:	3302      	adds	r3, #2
 8011924:	4a1f      	ldr	r2, [pc, #124]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 8011926:	7c12      	ldrb	r2, [r2, #16]
 8011928:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.State = 1;
 801192a:	4b1e      	ldr	r3, [pc, #120]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 801192c:	2201      	movs	r2, #1
 801192e:	709a      	strb	r2, [r3, #2]
 8011930:	e01c      	b.n	801196c <LmhpComplianceTxProcess+0x90>
  }
  else
  {
    switch (ComplianceTestState.State)
 8011932:	4b1c      	ldr	r3, [pc, #112]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 8011934:	789b      	ldrb	r3, [r3, #2]
 8011936:	2b01      	cmp	r3, #1
 8011938:	d005      	beq.n	8011946 <LmhpComplianceTxProcess+0x6a>
 801193a:	2b04      	cmp	r3, #4
 801193c:	d116      	bne.n	801196c <LmhpComplianceTxProcess+0x90>
    {
      case 4:
        ComplianceTestState.State = 1;
 801193e:	4b19      	ldr	r3, [pc, #100]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 8011940:	2201      	movs	r2, #1
 8011942:	709a      	strb	r2, [r3, #2]
        break;
 8011944:	e012      	b.n	801196c <LmhpComplianceTxProcess+0x90>
      case 1:
        ComplianceTestState.DataBufferSize = 2;
 8011946:	4b17      	ldr	r3, [pc, #92]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 8011948:	2202      	movs	r2, #2
 801194a:	71da      	strb	r2, [r3, #7]
        ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 801194c:	4b15      	ldr	r3, [pc, #84]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 801194e:	899b      	ldrh	r3, [r3, #12]
 8011950:	0a1b      	lsrs	r3, r3, #8
 8011952:	b29a      	uxth	r2, r3
 8011954:	4b13      	ldr	r3, [pc, #76]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 8011956:	689b      	ldr	r3, [r3, #8]
 8011958:	b2d2      	uxtb	r2, r2
 801195a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 801195c:	4b11      	ldr	r3, [pc, #68]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 801195e:	899a      	ldrh	r2, [r3, #12]
 8011960:	4b10      	ldr	r3, [pc, #64]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 8011962:	689b      	ldr	r3, [r3, #8]
 8011964:	3301      	adds	r3, #1
 8011966:	b2d2      	uxtb	r2, r2
 8011968:	701a      	strb	r2, [r3, #0]
        break;
 801196a:	bf00      	nop
    }
  }
  LmHandlerAppData_t appData =
 801196c:	23e0      	movs	r3, #224	; 0xe0
 801196e:	723b      	strb	r3, [r7, #8]
  {
    .Buffer = ComplianceTestState.DataBuffer,
    .BufferSize = ComplianceTestState.DataBufferSize,
 8011970:	4b0c      	ldr	r3, [pc, #48]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 8011972:	79db      	ldrb	r3, [r3, #7]
  LmHandlerAppData_t appData =
 8011974:	727b      	strb	r3, [r7, #9]
    .Buffer = ComplianceTestState.DataBuffer,
 8011976:	4b0b      	ldr	r3, [pc, #44]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 8011978:	689b      	ldr	r3, [r3, #8]
  LmHandlerAppData_t appData =
 801197a:	60fb      	str	r3, [r7, #12]
    .Port = COMPLIANCE_PORT
  };
  TimerTime_t nextTxIn = 0;
 801197c:	2300      	movs	r3, #0
 801197e:	607b      	str	r3, [r7, #4]

  /* Schedule next transmission */
  TimerStart(&ComplianceTxNextPacketTimer);
 8011980:	4809      	ldr	r0, [pc, #36]	; (80119a8 <LmhpComplianceTxProcess+0xcc>)
 8011982:	f00e fb61 	bl	8020048 <UTIL_TIMER_Start>

  return LmhpCompliancePackage.OnSendRequest(&appData, (LmHandlerMsgTypes_t)ComplianceTestState.IsTxConfirmed, &nextTxIn,
 8011986:	4b09      	ldr	r3, [pc, #36]	; (80119ac <LmhpComplianceTxProcess+0xd0>)
 8011988:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801198a:	4b06      	ldr	r3, [pc, #24]	; (80119a4 <LmhpComplianceTxProcess+0xc8>)
 801198c:	791b      	ldrb	r3, [r3, #4]
 801198e:	4619      	mov	r1, r3
 8011990:	1d3a      	adds	r2, r7, #4
 8011992:	f107 0008 	add.w	r0, r7, #8
 8011996:	2301      	movs	r3, #1
 8011998:	47a0      	blx	r4
 801199a:	4603      	mov	r3, r0
                                             true);
}
 801199c:	4618      	mov	r0, r3
 801199e:	3714      	adds	r7, #20
 80119a0:	46bd      	mov	sp, r7
 80119a2:	bd90      	pop	{r4, r7, pc}
 80119a4:	200009bc 	.word	0x200009bc
 80119a8:	200009a4 	.word	0x200009a4
 80119ac:	20000180 	.word	0x20000180

080119b0 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication(McpsIndication_t *mcpsIndication)
{
 80119b0:	b580      	push	{r7, lr}
 80119b2:	b0a2      	sub	sp, #136	; 0x88
 80119b4:	af02      	add	r7, sp, #8
 80119b6:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 80119b8:	4bae      	ldr	r3, [pc, #696]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 80119ba:	781b      	ldrb	r3, [r3, #0]
 80119bc:	f083 0301 	eor.w	r3, r3, #1
 80119c0:	b2db      	uxtb	r3, r3
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	f040 81be 	bne.w	8011d44 <LmhpComplianceOnMcpsIndication+0x394>
  {
    return;
  }

  if (mcpsIndication->RxData == false)
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	7b5b      	ldrb	r3, [r3, #13]
 80119cc:	f083 0301 	eor.w	r3, r3, #1
 80119d0:	b2db      	uxtb	r3, r3
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	f040 81b8 	bne.w	8011d48 <LmhpComplianceOnMcpsIndication+0x398>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 80119d8:	4ba6      	ldr	r3, [pc, #664]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 80119da:	785b      	ldrb	r3, [r3, #1]
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d00c      	beq.n	80119fa <LmhpComplianceOnMcpsIndication+0x4a>
      (mcpsIndication->AckReceived == 0))
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	7c9b      	ldrb	r3, [r3, #18]
 80119e4:	f083 0301 	eor.w	r3, r3, #1
 80119e8:	b2db      	uxtb	r3, r3
  if ((ComplianceTestState.IsRunning == true) &&
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d005      	beq.n	80119fa <LmhpComplianceOnMcpsIndication+0x4a>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 80119ee:	4ba1      	ldr	r3, [pc, #644]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 80119f0:	899b      	ldrh	r3, [r3, #12]
 80119f2:	3301      	adds	r3, #1
 80119f4:	b29a      	uxth	r2, r3
 80119f6:	4b9f      	ldr	r3, [pc, #636]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 80119f8:	819a      	strh	r2, [r3, #12]
  }

  if (mcpsIndication->Port != COMPLIANCE_PORT)
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	78db      	ldrb	r3, [r3, #3]
 80119fe:	2be0      	cmp	r3, #224	; 0xe0
 8011a00:	f040 81a4 	bne.w	8011d4c <LmhpComplianceOnMcpsIndication+0x39c>
  {
    return;
  }

  if (ComplianceTestState.IsRunning == false)
 8011a04:	4b9b      	ldr	r3, [pc, #620]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011a06:	785b      	ldrb	r3, [r3, #1]
 8011a08:	f083 0301 	eor.w	r3, r3, #1
 8011a0c:	b2db      	uxtb	r3, r3
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d060      	beq.n	8011ad4 <LmhpComplianceOnMcpsIndication+0x124>
  {
    /* Check compliance test enable command (i) */
    if ((mcpsIndication->BufferSize == 4) &&
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	7b1b      	ldrb	r3, [r3, #12]
 8011a16:	2b04      	cmp	r3, #4
 8011a18:	f040 819d 	bne.w	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[0] == 0x01) &&
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	689b      	ldr	r3, [r3, #8]
 8011a20:	781b      	ldrb	r3, [r3, #0]
    if ((mcpsIndication->BufferSize == 4) &&
 8011a22:	2b01      	cmp	r3, #1
 8011a24:	f040 8197 	bne.w	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[1] == 0x01) &&
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	689b      	ldr	r3, [r3, #8]
 8011a2c:	3301      	adds	r3, #1
 8011a2e:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[0] == 0x01) &&
 8011a30:	2b01      	cmp	r3, #1
 8011a32:	f040 8190 	bne.w	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[2] == 0x01) &&
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	689b      	ldr	r3, [r3, #8]
 8011a3a:	3302      	adds	r3, #2
 8011a3c:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[1] == 0x01) &&
 8011a3e:	2b01      	cmp	r3, #1
 8011a40:	f040 8189 	bne.w	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[3] == 0x01))
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	689b      	ldr	r3, [r3, #8]
 8011a48:	3303      	adds	r3, #3
 8011a4a:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[2] == 0x01) &&
 8011a4c:	2b01      	cmp	r3, #1
 8011a4e:	f040 8182 	bne.w	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
    {
      MibRequestConfirm_t mibReq;

      /* Initialize compliance test mode context */
      ComplianceTestState.IsTxConfirmed = false;
 8011a52:	4b88      	ldr	r3, [pc, #544]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011a54:	2200      	movs	r2, #0
 8011a56:	711a      	strb	r2, [r3, #4]
      ComplianceTestState.Port = 224;
 8011a58:	4b86      	ldr	r3, [pc, #536]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011a5a:	22e0      	movs	r2, #224	; 0xe0
 8011a5c:	715a      	strb	r2, [r3, #5]
      ComplianceTestState.DataBufferSize = 2;
 8011a5e:	4b85      	ldr	r3, [pc, #532]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011a60:	2202      	movs	r2, #2
 8011a62:	71da      	strb	r2, [r3, #7]
      ComplianceTestState.DownLinkCounter = 0;
 8011a64:	4b83      	ldr	r3, [pc, #524]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011a66:	2200      	movs	r2, #0
 8011a68:	819a      	strh	r2, [r3, #12]
      ComplianceTestState.LinkCheck = false;
 8011a6a:	4b82      	ldr	r3, [pc, #520]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011a6c:	2200      	movs	r2, #0
 8011a6e:	739a      	strb	r2, [r3, #14]
      ComplianceTestState.DemodMargin = 0;
 8011a70:	4b80      	ldr	r3, [pc, #512]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011a72:	2200      	movs	r2, #0
 8011a74:	73da      	strb	r2, [r3, #15]
      ComplianceTestState.NbGateways = 0;
 8011a76:	4b7f      	ldr	r3, [pc, #508]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011a78:	2200      	movs	r2, #0
 8011a7a:	741a      	strb	r2, [r3, #16]
      ComplianceTestState.IsRunning = true;
 8011a7c:	4b7d      	ldr	r3, [pc, #500]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011a7e:	2201      	movs	r2, #1
 8011a80:	705a      	strb	r2, [r3, #1]
      ComplianceTestState.State = 1;
 8011a82:	4b7c      	ldr	r3, [pc, #496]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011a84:	2201      	movs	r2, #1
 8011a86:	709a      	strb	r2, [r3, #2]

      /* Enable ADR while in compliance test mode */
      mibReq.Type = MIB_ADR;
 8011a88:	2304      	movs	r3, #4
 8011a8a:	723b      	strb	r3, [r7, #8]
      mibReq.Param.AdrEnable = true;
 8011a8c:	2301      	movs	r3, #1
 8011a8e:	733b      	strb	r3, [r7, #12]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8011a90:	f107 0308 	add.w	r3, r7, #8
 8011a94:	4618      	mov	r0, r3
 8011a96:	f004 f9ed 	bl	8015e74 <LoRaMacMibSetRequestConfirm>

      /* Disable duty cycle enforcement while in compliance test mode */
      LoRaMacTestSetDutyCycleOn(false);
 8011a9a:	2000      	movs	r0, #0
 8011a9c:	f004 ffb8 	bl	8016a10 <LoRaMacTestSetDutyCycleOn>

      /* Stop peripherals */
      if (LmhpComplianceParams->StopPeripherals != NULL)
 8011aa0:	4b75      	ldr	r3, [pc, #468]	; (8011c78 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011aa2:	681b      	ldr	r3, [r3, #0]
 8011aa4:	685b      	ldr	r3, [r3, #4]
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	d003      	beq.n	8011ab2 <LmhpComplianceOnMcpsIndication+0x102>
      {
        LmhpComplianceParams->StopPeripherals();
 8011aaa:	4b73      	ldr	r3, [pc, #460]	; (8011c78 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011aac:	681b      	ldr	r3, [r3, #0]
 8011aae:	685b      	ldr	r3, [r3, #4]
 8011ab0:	4798      	blx	r3
      }
      /* Initialize compliance protocol transmission timer */
      TimerInit(&ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent);
 8011ab2:	2300      	movs	r3, #0
 8011ab4:	9300      	str	r3, [sp, #0]
 8011ab6:	4b71      	ldr	r3, [pc, #452]	; (8011c7c <LmhpComplianceOnMcpsIndication+0x2cc>)
 8011ab8:	2200      	movs	r2, #0
 8011aba:	f04f 31ff 	mov.w	r1, #4294967295
 8011abe:	4870      	ldr	r0, [pc, #448]	; (8011c80 <LmhpComplianceOnMcpsIndication+0x2d0>)
 8011ac0:	f00e fa8c 	bl	801ffdc <UTIL_TIMER_Create>
      TimerSetValue(&ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE);
 8011ac4:	f241 3188 	movw	r1, #5000	; 0x1388
 8011ac8:	486d      	ldr	r0, [pc, #436]	; (8011c80 <LmhpComplianceOnMcpsIndication+0x2d0>)
 8011aca:	f00e fb9b 	bl	8020204 <UTIL_TIMER_SetPeriod>

      /* Confirm compliance test protocol activation */
      LmhpComplianceTxProcess();
 8011ace:	f7ff ff05 	bl	80118dc <LmhpComplianceTxProcess>
 8011ad2:	e140      	b.n	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
    }
  }
  else
  {
    /* Parse compliance test protocol */
    ComplianceTestState.State = mcpsIndication->Buffer[0];
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	689b      	ldr	r3, [r3, #8]
 8011ad8:	781a      	ldrb	r2, [r3, #0]
 8011ada:	4b66      	ldr	r3, [pc, #408]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011adc:	709a      	strb	r2, [r3, #2]
    switch (ComplianceTestState.State)
 8011ade:	4b65      	ldr	r3, [pc, #404]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011ae0:	789b      	ldrb	r3, [r3, #2]
 8011ae2:	2b0a      	cmp	r3, #10
 8011ae4:	f200 8134 	bhi.w	8011d50 <LmhpComplianceOnMcpsIndication+0x3a0>
 8011ae8:	a201      	add	r2, pc, #4	; (adr r2, 8011af0 <LmhpComplianceOnMcpsIndication+0x140>)
 8011aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011aee:	bf00      	nop
 8011af0:	08011b1d 	.word	0x08011b1d
 8011af4:	08011b67 	.word	0x08011b67
 8011af8:	08011b6f 	.word	0x08011b6f
 8011afc:	08011b7d 	.word	0x08011b7d
 8011b00:	08011b8b 	.word	0x08011b8b
 8011b04:	08011be3 	.word	0x08011be3
 8011b08:	08011bf5 	.word	0x08011bf5
 8011b0c:	08011c45 	.word	0x08011c45
 8011b10:	08011cfd 	.word	0x08011cfd
 8011b14:	08011d0f 	.word	0x08011d0f
 8011b18:	08011d29 	.word	0x08011d29
    {
      case 0: /* Check compliance test disable command (ii) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 8011b1c:	4858      	ldr	r0, [pc, #352]	; (8011c80 <LmhpComplianceOnMcpsIndication+0x2d0>)
 8011b1e:	f00e fb01 	bl	8020124 <UTIL_TIMER_Stop>

        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 8011b22:	4b54      	ldr	r3, [pc, #336]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b24:	2200      	movs	r2, #0
 8011b26:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 8011b28:	4b52      	ldr	r3, [pc, #328]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b2a:	2200      	movs	r2, #0
 8011b2c:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 8011b2e:	2304      	movs	r3, #4
 8011b30:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 8011b32:	4b51      	ldr	r3, [pc, #324]	; (8011c78 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011b34:	681b      	ldr	r3, [r3, #0]
 8011b36:	781b      	ldrb	r3, [r3, #0]
 8011b38:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 8011b3a:	f107 0308 	add.w	r3, r7, #8
 8011b3e:	4618      	mov	r0, r3
 8011b40:	f004 f998 	bl	8015e74 <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 8011b44:	4b4c      	ldr	r3, [pc, #304]	; (8011c78 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011b46:	681b      	ldr	r3, [r3, #0]
 8011b48:	785b      	ldrb	r3, [r3, #1]
 8011b4a:	4618      	mov	r0, r3
 8011b4c:	f004 ff60 	bl	8016a10 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 8011b50:	4b49      	ldr	r3, [pc, #292]	; (8011c78 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011b52:	681b      	ldr	r3, [r3, #0]
 8011b54:	689b      	ldr	r3, [r3, #8]
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	f000 80fc 	beq.w	8011d54 <LmhpComplianceOnMcpsIndication+0x3a4>
        {
          LmhpComplianceParams->StartPeripherals();
 8011b5c:	4b46      	ldr	r3, [pc, #280]	; (8011c78 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011b5e:	681b      	ldr	r3, [r3, #0]
 8011b60:	689b      	ldr	r3, [r3, #8]
 8011b62:	4798      	blx	r3
        }
      }
      break;
 8011b64:	e0f6      	b.n	8011d54 <LmhpComplianceOnMcpsIndication+0x3a4>
      case 1: /* (iii, iv) */
        ComplianceTestState.DataBufferSize = 2;
 8011b66:	4b43      	ldr	r3, [pc, #268]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b68:	2202      	movs	r2, #2
 8011b6a:	71da      	strb	r2, [r3, #7]
        break;
 8011b6c:	e0f3      	b.n	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 2: /* Enable confirmed messages (v) */
        ComplianceTestState.IsTxConfirmed = true;
 8011b6e:	4b41      	ldr	r3, [pc, #260]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b70:	2201      	movs	r2, #1
 8011b72:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 8011b74:	4b3f      	ldr	r3, [pc, #252]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b76:	2201      	movs	r2, #1
 8011b78:	709a      	strb	r2, [r3, #2]
        break;
 8011b7a:	e0ec      	b.n	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 3:  /* Disable confirmed messages (vi) */
        ComplianceTestState.IsTxConfirmed = false;
 8011b7c:	4b3d      	ldr	r3, [pc, #244]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b7e:	2200      	movs	r2, #0
 8011b80:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 8011b82:	4b3c      	ldr	r3, [pc, #240]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b84:	2201      	movs	r2, #1
 8011b86:	709a      	strb	r2, [r3, #2]
        break;
 8011b88:	e0e5      	b.n	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 4: /* (vii) */
        ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	7b1a      	ldrb	r2, [r3, #12]
 8011b8e:	4b39      	ldr	r3, [pc, #228]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b90:	71da      	strb	r2, [r3, #7]

        ComplianceTestState.DataBuffer[0] = 4;
 8011b92:	4b38      	ldr	r3, [pc, #224]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011b94:	689b      	ldr	r3, [r3, #8]
 8011b96:	2204      	movs	r2, #4
 8011b98:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 8011b9a:	2301      	movs	r3, #1
 8011b9c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8011ba0:	e012      	b.n	8011bc8 <LmhpComplianceOnMcpsIndication+0x218>
        {
          ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	689a      	ldr	r2, [r3, #8]
 8011ba6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8011baa:	4413      	add	r3, r2
 8011bac:	781a      	ldrb	r2, [r3, #0]
 8011bae:	4b31      	ldr	r3, [pc, #196]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011bb0:	6899      	ldr	r1, [r3, #8]
 8011bb2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8011bb6:	440b      	add	r3, r1
 8011bb8:	3201      	adds	r2, #1
 8011bba:	b2d2      	uxtb	r2, r2
 8011bbc:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 8011bbe:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8011bc2:	3301      	adds	r3, #1
 8011bc4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8011bc8:	4b2a      	ldr	r3, [pc, #168]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011bca:	799a      	ldrb	r2, [r3, #6]
 8011bcc:	4b29      	ldr	r3, [pc, #164]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011bce:	79db      	ldrb	r3, [r3, #7]
 8011bd0:	4293      	cmp	r3, r2
 8011bd2:	bf28      	it	cs
 8011bd4:	4613      	movcs	r3, r2
 8011bd6:	b2db      	uxtb	r3, r3
 8011bd8:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8011bdc:	429a      	cmp	r2, r3
 8011bde:	d3e0      	bcc.n	8011ba2 <LmhpComplianceOnMcpsIndication+0x1f2>
        }
        break;
 8011be0:	e0b9      	b.n	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 5: /* (viii) */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_LINK_CHECK;
 8011be2:	2304      	movs	r3, #4
 8011be4:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

        LoRaMacMlmeRequest(&mlmeReq);
 8011be8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8011bec:	4618      	mov	r0, r3
 8011bee:	f004 fccd 	bl	801658c <LoRaMacMlmeRequest>
      }
      break;
 8011bf2:	e0b0      	b.n	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 6: /* (ix) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 8011bf4:	4822      	ldr	r0, [pc, #136]	; (8011c80 <LmhpComplianceOnMcpsIndication+0x2d0>)
 8011bf6:	f00e fa95 	bl	8020124 <UTIL_TIMER_Stop>

        /* Disable TestMode and revert back to normal operation */
        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 8011bfa:	4b1e      	ldr	r3, [pc, #120]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011bfc:	2200      	movs	r2, #0
 8011bfe:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 8011c00:	4b1c      	ldr	r3, [pc, #112]	; (8011c74 <LmhpComplianceOnMcpsIndication+0x2c4>)
 8011c02:	2200      	movs	r2, #0
 8011c04:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 8011c06:	2304      	movs	r3, #4
 8011c08:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 8011c0a:	4b1b      	ldr	r3, [pc, #108]	; (8011c78 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	781b      	ldrb	r3, [r3, #0]
 8011c10:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 8011c12:	f107 0308 	add.w	r3, r7, #8
 8011c16:	4618      	mov	r0, r3
 8011c18:	f004 f92c 	bl	8015e74 <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 8011c1c:	4b16      	ldr	r3, [pc, #88]	; (8011c78 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011c1e:	681b      	ldr	r3, [r3, #0]
 8011c20:	785b      	ldrb	r3, [r3, #1]
 8011c22:	4618      	mov	r0, r3
 8011c24:	f004 fef4 	bl	8016a10 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 8011c28:	4b13      	ldr	r3, [pc, #76]	; (8011c78 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	689b      	ldr	r3, [r3, #8]
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d003      	beq.n	8011c3a <LmhpComplianceOnMcpsIndication+0x28a>
        {
          LmhpComplianceParams->StartPeripherals();
 8011c32:	4b11      	ldr	r3, [pc, #68]	; (8011c78 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8011c34:	681b      	ldr	r3, [r3, #0]
 8011c36:	689b      	ldr	r3, [r3, #8]
 8011c38:	4798      	blx	r3
        }

        LmhpCompliancePackage.OnJoinRequest(ACTIVATION_TYPE_OTAA);
 8011c3a:	4b12      	ldr	r3, [pc, #72]	; (8011c84 <LmhpComplianceOnMcpsIndication+0x2d4>)
 8011c3c:	6a1b      	ldr	r3, [r3, #32]
 8011c3e:	2002      	movs	r0, #2
 8011c40:	4798      	blx	r3
      }
      break;
 8011c42:	e088      	b.n	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 7: /* (x) */
      {
        MlmeReq_t mlmeReq;
        if (mcpsIndication->BufferSize == 3)
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	7b1b      	ldrb	r3, [r3, #12]
 8011c48:	2b03      	cmp	r3, #3
 8011c4a:	d11d      	bne.n	8011c88 <LmhpComplianceOnMcpsIndication+0x2d8>
        {
          mlmeReq.Type = MLME_TXCW;
 8011c4c:	2305      	movs	r3, #5
 8011c4e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	689b      	ldr	r3, [r3, #8]
 8011c56:	3301      	adds	r3, #1
 8011c58:	781b      	ldrb	r3, [r3, #0]
 8011c5a:	021b      	lsls	r3, r3, #8
 8011c5c:	b21a      	sxth	r2, r3
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	689b      	ldr	r3, [r3, #8]
 8011c62:	3302      	adds	r3, #2
 8011c64:	781b      	ldrb	r3, [r3, #0]
 8011c66:	b21b      	sxth	r3, r3
 8011c68:	4313      	orrs	r3, r2
 8011c6a:	b21b      	sxth	r3, r3
 8011c6c:	b29b      	uxth	r3, r3
 8011c6e:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 8011c72:	e03a      	b.n	8011cea <LmhpComplianceOnMcpsIndication+0x33a>
 8011c74:	200009bc 	.word	0x200009bc
 8011c78:	200009d0 	.word	0x200009d0
 8011c7c:	08011d6d 	.word	0x08011d6d
 8011c80:	200009a4 	.word	0x200009a4
 8011c84:	20000180 	.word	0x20000180
        }
        else if (mcpsIndication->BufferSize == 7)
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	7b1b      	ldrb	r3, [r3, #12]
 8011c8c:	2b07      	cmp	r3, #7
 8011c8e:	d12c      	bne.n	8011cea <LmhpComplianceOnMcpsIndication+0x33a>
        {
          mlmeReq.Type = MLME_TXCW_1;
 8011c90:	2306      	movs	r3, #6
 8011c92:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	689b      	ldr	r3, [r3, #8]
 8011c9a:	3301      	adds	r3, #1
 8011c9c:	781b      	ldrb	r3, [r3, #0]
 8011c9e:	021b      	lsls	r3, r3, #8
 8011ca0:	b21a      	sxth	r2, r3
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	689b      	ldr	r3, [r3, #8]
 8011ca6:	3302      	adds	r3, #2
 8011ca8:	781b      	ldrb	r3, [r3, #0]
 8011caa:	b21b      	sxth	r3, r3
 8011cac:	4313      	orrs	r3, r2
 8011cae:	b21b      	sxth	r3, r3
 8011cb0:	b29b      	uxth	r3, r3
 8011cb2:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
          mlmeReq.Req.TxCw.Frequency = (uint32_t)((mcpsIndication->Buffer[3] << 16) | (mcpsIndication->Buffer[4] << 8) | mcpsIndication->Buffer[5]) * 100;
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	689b      	ldr	r3, [r3, #8]
 8011cba:	3303      	adds	r3, #3
 8011cbc:	781b      	ldrb	r3, [r3, #0]
 8011cbe:	041a      	lsls	r2, r3, #16
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	689b      	ldr	r3, [r3, #8]
 8011cc4:	3304      	adds	r3, #4
 8011cc6:	781b      	ldrb	r3, [r3, #0]
 8011cc8:	021b      	lsls	r3, r3, #8
 8011cca:	4313      	orrs	r3, r2
 8011ccc:	687a      	ldr	r2, [r7, #4]
 8011cce:	6892      	ldr	r2, [r2, #8]
 8011cd0:	3205      	adds	r2, #5
 8011cd2:	7812      	ldrb	r2, [r2, #0]
 8011cd4:	4313      	orrs	r3, r2
 8011cd6:	461a      	mov	r2, r3
 8011cd8:	2364      	movs	r3, #100	; 0x64
 8011cda:	fb03 f302 	mul.w	r3, r3, r2
 8011cde:	65fb      	str	r3, [r7, #92]	; 0x5c
          mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	689b      	ldr	r3, [r3, #8]
 8011ce4:	799b      	ldrb	r3, [r3, #6]
 8011ce6:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
        }
        LoRaMacMlmeRequest(&mlmeReq);
 8011cea:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8011cee:	4618      	mov	r0, r3
 8011cf0:	f004 fc4c 	bl	801658c <LoRaMacMlmeRequest>
        ComplianceTestState.State = 1;
 8011cf4:	4b19      	ldr	r3, [pc, #100]	; (8011d5c <LmhpComplianceOnMcpsIndication+0x3ac>)
 8011cf6:	2201      	movs	r2, #1
 8011cf8:	709a      	strb	r2, [r3, #2]
      }
      break;
 8011cfa:	e02c      	b.n	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 8: /* Send DeviceTimeReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_DEVICE_TIME;
 8011cfc:	230a      	movs	r3, #10
 8011cfe:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

        LoRaMacMlmeRequest(&mlmeReq);
 8011d02:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011d06:	4618      	mov	r0, r3
 8011d08:	f004 fc40 	bl	801658c <LoRaMacMlmeRequest>
      }
      break;
 8011d0c:	e023      	b.n	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 9: /* Switch end device Class */
      {
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_DEVICE_CLASS;
 8011d0e:	2300      	movs	r3, #0
 8011d10:	723b      	strb	r3, [r7, #8]
        /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
        mibReq.Param.Class = (DeviceClass_t)mcpsIndication->Buffer[1];;
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	689b      	ldr	r3, [r3, #8]
 8011d16:	3301      	adds	r3, #1
 8011d18:	781b      	ldrb	r3, [r3, #0]
 8011d1a:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 8011d1c:	f107 0308 	add.w	r3, r7, #8
 8011d20:	4618      	mov	r0, r3
 8011d22:	f004 f8a7 	bl	8015e74 <LoRaMacMibSetRequestConfirm>
      }
      break;
 8011d26:	e016      	b.n	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 10: /* Send PingSlotInfoReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_PING_SLOT_INFO;
 8011d28:	230d      	movs	r3, #13
 8011d2a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	689b      	ldr	r3, [r3, #8]
 8011d32:	785b      	ldrb	r3, [r3, #1]
 8011d34:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

        LoRaMacMlmeRequest(&mlmeReq);
 8011d38:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8011d3c:	4618      	mov	r0, r3
 8011d3e:	f004 fc25 	bl	801658c <LoRaMacMlmeRequest>
      }
      break;
 8011d42:	e008      	b.n	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 8011d44:	bf00      	nop
 8011d46:	e006      	b.n	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 8011d48:	bf00      	nop
 8011d4a:	e004      	b.n	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 8011d4c:	bf00      	nop
 8011d4e:	e002      	b.n	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
      default:
        break;
 8011d50:	bf00      	nop
 8011d52:	e000      	b.n	8011d56 <LmhpComplianceOnMcpsIndication+0x3a6>
      break;
 8011d54:	bf00      	nop
    }
  }
}
 8011d56:	3780      	adds	r7, #128	; 0x80
 8011d58:	46bd      	mov	sp, r7
 8011d5a:	bd80      	pop	{r7, pc}
 8011d5c:	200009bc 	.word	0x200009bc

08011d60 <LmhpComplianceProcess>:

static void LmhpComplianceProcess(void)
{
 8011d60:	b480      	push	{r7}
 8011d62:	af00      	add	r7, sp, #0
  /* Nothing to process */
}
 8011d64:	bf00      	nop
 8011d66:	46bd      	mov	sp, r7
 8011d68:	bc80      	pop	{r7}
 8011d6a:	4770      	bx	lr

08011d6c <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent(void *context)
{
 8011d6c:	b580      	push	{r7, lr}
 8011d6e:	b082      	sub	sp, #8
 8011d70:	af00      	add	r7, sp, #0
 8011d72:	6078      	str	r0, [r7, #4]
  LmhpComplianceTxProcess();
 8011d74:	f7ff fdb2 	bl	80118dc <LmhpComplianceTxProcess>
}
 8011d78:	bf00      	nop
 8011d7a:	3708      	adds	r7, #8
 8011d7c:	46bd      	mov	sp, r7
 8011d7e:	bd80      	pop	{r7, pc}

08011d80 <OnRadioTxDone>:
 */
static void LoRaMacHandleIndicationEvents( void );

/* Private  functions ---------------------------------------------------------*/
static void OnRadioTxDone( void )
{
 8011d80:	b590      	push	{r4, r7, lr}
 8011d82:	b083      	sub	sp, #12
 8011d84:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 8011d86:	f00e fae7 	bl	8020358 <UTIL_TIMER_GetCurrentTime>
 8011d8a:	4603      	mov	r3, r0
 8011d8c:	4a16      	ldr	r2, [pc, #88]	; (8011de8 <OnRadioTxDone+0x68>)
 8011d8e:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 8011d90:	4c16      	ldr	r4, [pc, #88]	; (8011dec <OnRadioTxDone+0x6c>)
 8011d92:	463b      	mov	r3, r7
 8011d94:	4618      	mov	r0, r3
 8011d96:	f00d fcd7 	bl	801f748 <SysTimeGet>
 8011d9a:	f504 734e 	add.w	r3, r4, #824	; 0x338
 8011d9e:	463a      	mov	r2, r7
 8011da0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011da4:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 8011da8:	4a11      	ldr	r2, [pc, #68]	; (8011df0 <OnRadioTxDone+0x70>)
 8011daa:	7813      	ldrb	r3, [r2, #0]
 8011dac:	f043 0310 	orr.w	r3, r3, #16
 8011db0:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8011db2:	4b0e      	ldr	r3, [pc, #56]	; (8011dec <OnRadioTxDone+0x6c>)
 8011db4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011db8:	2b00      	cmp	r3, #0
 8011dba:	d00a      	beq.n	8011dd2 <OnRadioTxDone+0x52>
 8011dbc:	4b0b      	ldr	r3, [pc, #44]	; (8011dec <OnRadioTxDone+0x6c>)
 8011dbe:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011dc2:	68db      	ldr	r3, [r3, #12]
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d004      	beq.n	8011dd2 <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8011dc8:	4b08      	ldr	r3, [pc, #32]	; (8011dec <OnRadioTxDone+0x6c>)
 8011dca:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011dce:	68db      	ldr	r3, [r3, #12]
 8011dd0:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 8011dd2:	4b08      	ldr	r3, [pc, #32]	; (8011df4 <OnRadioTxDone+0x74>)
 8011dd4:	2201      	movs	r2, #1
 8011dd6:	2100      	movs	r1, #0
 8011dd8:	2002      	movs	r0, #2
 8011dda:	f00e fb9b 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
}
 8011dde:	bf00      	nop
 8011de0:	370c      	adds	r7, #12
 8011de2:	46bd      	mov	sp, r7
 8011de4:	bd90      	pop	{r4, r7, pc}
 8011de6:	bf00      	nop
 8011de8:	20001ddc 	.word	0x20001ddc
 8011dec:	200009d4 	.word	0x200009d4
 8011df0:	20001004 	.word	0x20001004
 8011df4:	080223bc 	.word	0x080223bc

08011df8 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 8011df8:	b580      	push	{r7, lr}
 8011dfa:	b084      	sub	sp, #16
 8011dfc:	af00      	add	r7, sp, #0
 8011dfe:	60f8      	str	r0, [r7, #12]
 8011e00:	4608      	mov	r0, r1
 8011e02:	4611      	mov	r1, r2
 8011e04:	461a      	mov	r2, r3
 8011e06:	4603      	mov	r3, r0
 8011e08:	817b      	strh	r3, [r7, #10]
 8011e0a:	460b      	mov	r3, r1
 8011e0c:	813b      	strh	r3, [r7, #8]
 8011e0e:	4613      	mov	r3, r2
 8011e10:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 8011e12:	f00e faa1 	bl	8020358 <UTIL_TIMER_GetCurrentTime>
 8011e16:	4603      	mov	r3, r0
 8011e18:	4a16      	ldr	r2, [pc, #88]	; (8011e74 <OnRadioRxDone+0x7c>)
 8011e1a:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 8011e1c:	4a15      	ldr	r2, [pc, #84]	; (8011e74 <OnRadioRxDone+0x7c>)
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 8011e22:	4a14      	ldr	r2, [pc, #80]	; (8011e74 <OnRadioRxDone+0x7c>)
 8011e24:	897b      	ldrh	r3, [r7, #10]
 8011e26:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 8011e28:	4a12      	ldr	r2, [pc, #72]	; (8011e74 <OnRadioRxDone+0x7c>)
 8011e2a:	893b      	ldrh	r3, [r7, #8]
 8011e2c:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 8011e2e:	4a11      	ldr	r2, [pc, #68]	; (8011e74 <OnRadioRxDone+0x7c>)
 8011e30:	79fb      	ldrb	r3, [r7, #7]
 8011e32:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 8011e34:	4a10      	ldr	r2, [pc, #64]	; (8011e78 <OnRadioRxDone+0x80>)
 8011e36:	7813      	ldrb	r3, [r2, #0]
 8011e38:	f043 0308 	orr.w	r3, r3, #8
 8011e3c:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8011e3e:	4b0f      	ldr	r3, [pc, #60]	; (8011e7c <OnRadioRxDone+0x84>)
 8011e40:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d00a      	beq.n	8011e5e <OnRadioRxDone+0x66>
 8011e48:	4b0c      	ldr	r3, [pc, #48]	; (8011e7c <OnRadioRxDone+0x84>)
 8011e4a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011e4e:	68db      	ldr	r3, [r3, #12]
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	d004      	beq.n	8011e5e <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8011e54:	4b09      	ldr	r3, [pc, #36]	; (8011e7c <OnRadioRxDone+0x84>)
 8011e56:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011e5a:	68db      	ldr	r3, [r3, #12]
 8011e5c:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 8011e5e:	4b08      	ldr	r3, [pc, #32]	; (8011e80 <OnRadioRxDone+0x88>)
 8011e60:	2201      	movs	r2, #1
 8011e62:	2100      	movs	r1, #0
 8011e64:	2002      	movs	r0, #2
 8011e66:	f00e fb55 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
}
 8011e6a:	bf00      	nop
 8011e6c:	3710      	adds	r7, #16
 8011e6e:	46bd      	mov	sp, r7
 8011e70:	bd80      	pop	{r7, pc}
 8011e72:	bf00      	nop
 8011e74:	20001de0 	.word	0x20001de0
 8011e78:	20001004 	.word	0x20001004
 8011e7c:	200009d4 	.word	0x200009d4
 8011e80:	080223cc 	.word	0x080223cc

08011e84 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 8011e84:	b580      	push	{r7, lr}
 8011e86:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 8011e88:	4a0e      	ldr	r2, [pc, #56]	; (8011ec4 <OnRadioTxTimeout+0x40>)
 8011e8a:	7813      	ldrb	r3, [r2, #0]
 8011e8c:	f043 0304 	orr.w	r3, r3, #4
 8011e90:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8011e92:	4b0d      	ldr	r3, [pc, #52]	; (8011ec8 <OnRadioTxTimeout+0x44>)
 8011e94:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d00a      	beq.n	8011eb2 <OnRadioTxTimeout+0x2e>
 8011e9c:	4b0a      	ldr	r3, [pc, #40]	; (8011ec8 <OnRadioTxTimeout+0x44>)
 8011e9e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011ea2:	68db      	ldr	r3, [r3, #12]
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d004      	beq.n	8011eb2 <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8011ea8:	4b07      	ldr	r3, [pc, #28]	; (8011ec8 <OnRadioTxTimeout+0x44>)
 8011eaa:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011eae:	68db      	ldr	r3, [r3, #12]
 8011eb0:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 8011eb2:	4b06      	ldr	r3, [pc, #24]	; (8011ecc <OnRadioTxTimeout+0x48>)
 8011eb4:	2201      	movs	r2, #1
 8011eb6:	2100      	movs	r1, #0
 8011eb8:	2002      	movs	r0, #2
 8011eba:	f00e fb2b 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
}
 8011ebe:	bf00      	nop
 8011ec0:	bd80      	pop	{r7, pc}
 8011ec2:	bf00      	nop
 8011ec4:	20001004 	.word	0x20001004
 8011ec8:	200009d4 	.word	0x200009d4
 8011ecc:	080223dc 	.word	0x080223dc

08011ed0 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 8011ed0:	b580      	push	{r7, lr}
 8011ed2:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 8011ed4:	4a0b      	ldr	r2, [pc, #44]	; (8011f04 <OnRadioRxError+0x34>)
 8011ed6:	7813      	ldrb	r3, [r2, #0]
 8011ed8:	f043 0302 	orr.w	r3, r3, #2
 8011edc:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8011ede:	4b0a      	ldr	r3, [pc, #40]	; (8011f08 <OnRadioRxError+0x38>)
 8011ee0:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011ee4:	2b00      	cmp	r3, #0
 8011ee6:	d00a      	beq.n	8011efe <OnRadioRxError+0x2e>
 8011ee8:	4b07      	ldr	r3, [pc, #28]	; (8011f08 <OnRadioRxError+0x38>)
 8011eea:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011eee:	68db      	ldr	r3, [r3, #12]
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d004      	beq.n	8011efe <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8011ef4:	4b04      	ldr	r3, [pc, #16]	; (8011f08 <OnRadioRxError+0x38>)
 8011ef6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011efa:	68db      	ldr	r3, [r3, #12]
 8011efc:	4798      	blx	r3
    }
}
 8011efe:	bf00      	nop
 8011f00:	bd80      	pop	{r7, pc}
 8011f02:	bf00      	nop
 8011f04:	20001004 	.word	0x20001004
 8011f08:	200009d4 	.word	0x200009d4

08011f0c <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 8011f0c:	b580      	push	{r7, lr}
 8011f0e:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 8011f10:	4a0e      	ldr	r2, [pc, #56]	; (8011f4c <OnRadioRxTimeout+0x40>)
 8011f12:	7813      	ldrb	r3, [r2, #0]
 8011f14:	f043 0301 	orr.w	r3, r3, #1
 8011f18:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8011f1a:	4b0d      	ldr	r3, [pc, #52]	; (8011f50 <OnRadioRxTimeout+0x44>)
 8011f1c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d00a      	beq.n	8011f3a <OnRadioRxTimeout+0x2e>
 8011f24:	4b0a      	ldr	r3, [pc, #40]	; (8011f50 <OnRadioRxTimeout+0x44>)
 8011f26:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011f2a:	68db      	ldr	r3, [r3, #12]
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	d004      	beq.n	8011f3a <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8011f30:	4b07      	ldr	r3, [pc, #28]	; (8011f50 <OnRadioRxTimeout+0x44>)
 8011f32:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011f36:	68db      	ldr	r3, [r3, #12]
 8011f38:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 8011f3a:	4b06      	ldr	r3, [pc, #24]	; (8011f54 <OnRadioRxTimeout+0x48>)
 8011f3c:	2201      	movs	r2, #1
 8011f3e:	2100      	movs	r1, #0
 8011f40:	2002      	movs	r0, #2
 8011f42:	f00e fae7 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
}
 8011f46:	bf00      	nop
 8011f48:	bd80      	pop	{r7, pc}
 8011f4a:	bf00      	nop
 8011f4c:	20001004 	.word	0x20001004
 8011f50:	200009d4 	.word	0x200009d4
 8011f54:	080223ec 	.word	0x080223ec

08011f58 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 8011f58:	b480      	push	{r7}
 8011f5a:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8011f5c:	4b09      	ldr	r3, [pc, #36]	; (8011f84 <UpdateRxSlotIdleState+0x2c>)
 8011f5e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8011f62:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8011f66:	2b02      	cmp	r3, #2
 8011f68:	d004      	beq.n	8011f74 <UpdateRxSlotIdleState+0x1c>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 8011f6a:	4b06      	ldr	r3, [pc, #24]	; (8011f84 <UpdateRxSlotIdleState+0x2c>)
 8011f6c:	2206      	movs	r2, #6
 8011f6e:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 8011f72:	e003      	b.n	8011f7c <UpdateRxSlotIdleState+0x24>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011f74:	4b03      	ldr	r3, [pc, #12]	; (8011f84 <UpdateRxSlotIdleState+0x2c>)
 8011f76:	2202      	movs	r2, #2
 8011f78:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
}
 8011f7c:	bf00      	nop
 8011f7e:	46bd      	mov	sp, r7
 8011f80:	bc80      	pop	{r7}
 8011f82:	4770      	bx	lr
 8011f84:	200009d4 	.word	0x200009d4

08011f88 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 8011f88:	b580      	push	{r7, lr}
 8011f8a:	b08e      	sub	sp, #56	; 0x38
 8011f8c:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8011f8e:	4b4b      	ldr	r3, [pc, #300]	; (80120bc <ProcessRadioTxDone+0x134>)
 8011f90:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8011f94:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8011f98:	2b02      	cmp	r3, #2
 8011f9a:	d002      	beq.n	8011fa2 <ProcessRadioTxDone+0x1a>
    {
        Radio.Sleep( );
 8011f9c:	4b48      	ldr	r3, [pc, #288]	; (80120c0 <ProcessRadioTxDone+0x138>)
 8011f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011fa0:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 8011fa2:	4b46      	ldr	r3, [pc, #280]	; (80120bc <ProcessRadioTxDone+0x134>)
 8011fa4:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 8011fa8:	4619      	mov	r1, r3
 8011faa:	4846      	ldr	r0, [pc, #280]	; (80120c4 <ProcessRadioTxDone+0x13c>)
 8011fac:	f00e f92a 	bl	8020204 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 8011fb0:	4844      	ldr	r0, [pc, #272]	; (80120c4 <ProcessRadioTxDone+0x13c>)
 8011fb2:	f00e f849 	bl	8020048 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 8011fb6:	4b41      	ldr	r3, [pc, #260]	; (80120bc <ProcessRadioTxDone+0x134>)
 8011fb8:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 8011fbc:	4619      	mov	r1, r3
 8011fbe:	4842      	ldr	r0, [pc, #264]	; (80120c8 <ProcessRadioTxDone+0x140>)
 8011fc0:	f00e f920 	bl	8020204 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 8011fc4:	4840      	ldr	r0, [pc, #256]	; (80120c8 <ProcessRadioTxDone+0x140>)
 8011fc6:	f00e f83f 	bl	8020048 <UTIL_TIMER_Start>

    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 8011fca:	4b3c      	ldr	r3, [pc, #240]	; (80120bc <ProcessRadioTxDone+0x134>)
 8011fcc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8011fd0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8011fd4:	2b02      	cmp	r3, #2
 8011fd6:	d004      	beq.n	8011fe2 <ProcessRadioTxDone+0x5a>
 8011fd8:	4b38      	ldr	r3, [pc, #224]	; (80120bc <ProcessRadioTxDone+0x134>)
 8011fda:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d01a      	beq.n	8012018 <ProcessRadioTxDone+0x90>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 8011fe2:	2316      	movs	r3, #22
 8011fe4:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8011fe8:	4b34      	ldr	r3, [pc, #208]	; (80120bc <ProcessRadioTxDone+0x134>)
 8011fea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8011fee:	781b      	ldrb	r3, [r3, #0]
 8011ff0:	f107 0220 	add.w	r2, r7, #32
 8011ff4:	4611      	mov	r1, r2
 8011ff6:	4618      	mov	r0, r3
 8011ff8:	f006 fe05 	bl	8018c06 <RegionGetPhyParam>
 8011ffc:	4603      	mov	r3, r0
 8011ffe:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 8012000:	4b2e      	ldr	r3, [pc, #184]	; (80120bc <ProcessRadioTxDone+0x134>)
 8012002:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 8012006:	69fb      	ldr	r3, [r7, #28]
 8012008:	4413      	add	r3, r2
 801200a:	4619      	mov	r1, r3
 801200c:	482f      	ldr	r0, [pc, #188]	; (80120cc <ProcessRadioTxDone+0x144>)
 801200e:	f00e f8f9 	bl	8020204 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 8012012:	482e      	ldr	r0, [pc, #184]	; (80120cc <ProcessRadioTxDone+0x144>)
 8012014:	f00e f818 	bl	8020048 <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 8012018:	4b28      	ldr	r3, [pc, #160]	; (80120bc <ProcessRadioTxDone+0x134>)
 801201a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801201e:	4a2c      	ldr	r2, [pc, #176]	; (80120d0 <ProcessRadioTxDone+0x148>)
 8012020:	6812      	ldr	r2, [r2, #0]
 8012022:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 8012026:	4b25      	ldr	r3, [pc, #148]	; (80120bc <ProcessRadioTxDone+0x134>)
 8012028:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 801202c:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 801202e:	4b28      	ldr	r3, [pc, #160]	; (80120d0 <ProcessRadioTxDone+0x148>)
 8012030:	681b      	ldr	r3, [r3, #0]
 8012032:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 8012034:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8012038:	4618      	mov	r0, r3
 801203a:	f00d fbbd 	bl	801f7b8 <SysTimeGetMcuTime>
 801203e:	4b1f      	ldr	r3, [pc, #124]	; (80120bc <ProcessRadioTxDone+0x134>)
 8012040:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012044:	4638      	mov	r0, r7
 8012046:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 801204a:	9200      	str	r2, [sp, #0]
 801204c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8012050:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8012054:	ca06      	ldmia	r2, {r1, r2}
 8012056:	f00d fb10 	bl	801f67a <SysTimeSub>
 801205a:	f107 0314 	add.w	r3, r7, #20
 801205e:	463a      	mov	r2, r7
 8012060:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012064:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 8012068:	4b14      	ldr	r3, [pc, #80]	; (80120bc <ProcessRadioTxDone+0x134>)
 801206a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 801206e:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 8012070:	2301      	movs	r3, #1
 8012072:	727b      	strb	r3, [r7, #9]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8012074:	4b11      	ldr	r3, [pc, #68]	; (80120bc <ProcessRadioTxDone+0x134>)
 8012076:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801207a:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 801207e:	2b00      	cmp	r3, #0
 8012080:	d101      	bne.n	8012086 <ProcessRadioTxDone+0xfe>
    {
        txDone.Joined  = false;
 8012082:	2300      	movs	r3, #0
 8012084:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 8012086:	4b0d      	ldr	r3, [pc, #52]	; (80120bc <ProcessRadioTxDone+0x134>)
 8012088:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801208c:	781b      	ldrb	r3, [r3, #0]
 801208e:	f107 0208 	add.w	r2, r7, #8
 8012092:	4611      	mov	r1, r2
 8012094:	4618      	mov	r0, r3
 8012096:	f006 fdd8 	bl	8018c4a <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 801209a:	4b08      	ldr	r3, [pc, #32]	; (80120bc <ProcessRadioTxDone+0x134>)
 801209c:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 80120a0:	f083 0301 	eor.w	r3, r3, #1
 80120a4:	b2db      	uxtb	r3, r3
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	d003      	beq.n	80120b2 <ProcessRadioTxDone+0x12a>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80120aa:	4b04      	ldr	r3, [pc, #16]	; (80120bc <ProcessRadioTxDone+0x134>)
 80120ac:	2200      	movs	r2, #0
 80120ae:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    }
}
 80120b2:	bf00      	nop
 80120b4:	3730      	adds	r7, #48	; 0x30
 80120b6:	46bd      	mov	sp, r7
 80120b8:	bd80      	pop	{r7, pc}
 80120ba:	bf00      	nop
 80120bc:	200009d4 	.word	0x200009d4
 80120c0:	08022b34 	.word	0x08022b34
 80120c4:	20000d54 	.word	0x20000d54
 80120c8:	20000d6c 	.word	0x20000d6c
 80120cc:	20000dcc 	.word	0x20000dcc
 80120d0:	20001ddc 	.word	0x20001ddc

080120d4 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 80120d4:	b580      	push	{r7, lr}
 80120d6:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 80120d8:	4b10      	ldr	r3, [pc, #64]	; (801211c <PrepareRxDoneAbort+0x48>)
 80120da:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80120de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80120e2:	4a0e      	ldr	r2, [pc, #56]	; (801211c <PrepareRxDoneAbort+0x48>)
 80120e4:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 80120e8:	4b0c      	ldr	r3, [pc, #48]	; (801211c <PrepareRxDoneAbort+0x48>)
 80120ea:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 80120ee:	2b00      	cmp	r3, #0
 80120f0:	d002      	beq.n	80120f8 <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 80120f2:	2000      	movs	r0, #0
 80120f4:	f001 f846 	bl	8013184 <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 80120f8:	4a08      	ldr	r2, [pc, #32]	; (801211c <PrepareRxDoneAbort+0x48>)
 80120fa:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80120fe:	f043 0302 	orr.w	r3, r3, #2
 8012102:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 8012106:	4a05      	ldr	r2, [pc, #20]	; (801211c <PrepareRxDoneAbort+0x48>)
 8012108:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801210c:	f043 0320 	orr.w	r3, r3, #32
 8012110:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 8012114:	f7ff ff20 	bl	8011f58 <UpdateRxSlotIdleState>
}
 8012118:	bf00      	nop
 801211a:	bd80      	pop	{r7, pc}
 801211c:	200009d4 	.word	0x200009d4

08012120 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 8012120:	b5b0      	push	{r4, r5, r7, lr}
 8012122:	b0a6      	sub	sp, #152	; 0x98
 8012124:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8012126:	2313      	movs	r3, #19
 8012128:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 801212c:	4bcb      	ldr	r3, [pc, #812]	; (801245c <ProcessRadioRxDone+0x33c>)
 801212e:	685b      	ldr	r3, [r3, #4]
 8012130:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t size = RxDoneParams.Size;
 8012132:	4bca      	ldr	r3, [pc, #808]	; (801245c <ProcessRadioRxDone+0x33c>)
 8012134:	891b      	ldrh	r3, [r3, #8]
 8012136:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 801213a:	4bc8      	ldr	r3, [pc, #800]	; (801245c <ProcessRadioRxDone+0x33c>)
 801213c:	895b      	ldrh	r3, [r3, #10]
 801213e:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
    int8_t snr = RxDoneParams.Snr;
 8012142:	4bc6      	ldr	r3, [pc, #792]	; (801245c <ProcessRadioRxDone+0x33c>)
 8012144:	7b1b      	ldrb	r3, [r3, #12]
 8012146:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    uint8_t pktHeaderLen = 0;
 801214a:	2300      	movs	r3, #0
 801214c:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    uint32_t downLinkCounter = 0;
 8012150:	2300      	movs	r3, #0
 8012152:	607b      	str	r3, [r7, #4]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 8012154:	4bc2      	ldr	r3, [pc, #776]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012156:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801215a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801215c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t multicast = 0;
 8012160:	2300      	movs	r3, #0
 8012162:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 8012166:	2301      	movs	r3, #1
 8012168:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 801216c:	4bbc      	ldr	r3, [pc, #752]	; (8012460 <ProcessRadioRxDone+0x340>)
 801216e:	2200      	movs	r2, #0
 8012170:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    MacCtx.McpsIndication.Rssi = rssi;
 8012174:	4aba      	ldr	r2, [pc, #744]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012176:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 801217a:	f8a2 342a 	strh.w	r3, [r2, #1066]	; 0x42a
    MacCtx.McpsIndication.Snr = snr;
 801217e:	4ab8      	ldr	r2, [pc, #736]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012180:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012184:	f882 342c 	strb.w	r3, [r2, #1068]	; 0x42c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 8012188:	4bb5      	ldr	r3, [pc, #724]	; (8012460 <ProcessRadioRxDone+0x340>)
 801218a:	f893 2480 	ldrb.w	r2, [r3, #1152]	; 0x480
 801218e:	4bb4      	ldr	r3, [pc, #720]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012190:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
    MacCtx.McpsIndication.Port = 0;
 8012194:	4bb2      	ldr	r3, [pc, #712]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012196:	2200      	movs	r2, #0
 8012198:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 801219c:	4bb0      	ldr	r3, [pc, #704]	; (8012460 <ProcessRadioRxDone+0x340>)
 801219e:	2200      	movs	r2, #0
 80121a0:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 80121a4:	4bae      	ldr	r3, [pc, #696]	; (8012460 <ProcessRadioRxDone+0x340>)
 80121a6:	2200      	movs	r2, #0
 80121a8:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 80121ac:	4bac      	ldr	r3, [pc, #688]	; (8012460 <ProcessRadioRxDone+0x340>)
 80121ae:	2200      	movs	r2, #0
 80121b0:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 80121b4:	4baa      	ldr	r3, [pc, #680]	; (8012460 <ProcessRadioRxDone+0x340>)
 80121b6:	2200      	movs	r2, #0
 80121b8:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.RxData = false;
 80121bc:	4ba8      	ldr	r3, [pc, #672]	; (8012460 <ProcessRadioRxDone+0x340>)
 80121be:	2200      	movs	r2, #0
 80121c0:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.AckReceived = false;
 80121c4:	4ba6      	ldr	r3, [pc, #664]	; (8012460 <ProcessRadioRxDone+0x340>)
 80121c6:	2200      	movs	r2, #0
 80121c8:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 80121cc:	4ba4      	ldr	r3, [pc, #656]	; (8012460 <ProcessRadioRxDone+0x340>)
 80121ce:	2200      	movs	r2, #0
 80121d0:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 80121d4:	4ba2      	ldr	r3, [pc, #648]	; (8012460 <ProcessRadioRxDone+0x340>)
 80121d6:	2200      	movs	r2, #0
 80121d8:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 80121dc:	4ba0      	ldr	r3, [pc, #640]	; (8012460 <ProcessRadioRxDone+0x340>)
 80121de:	2200      	movs	r2, #0
 80121e0:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 80121e4:	4b9e      	ldr	r3, [pc, #632]	; (8012460 <ProcessRadioRxDone+0x340>)
 80121e6:	2200      	movs	r2, #0
 80121e8:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438

    Radio.Sleep( );
 80121ec:	4b9d      	ldr	r3, [pc, #628]	; (8012464 <ProcessRadioRxDone+0x344>)
 80121ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80121f0:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 80121f2:	489d      	ldr	r0, [pc, #628]	; (8012468 <ProcessRadioRxDone+0x348>)
 80121f4:	f00d ff96 	bl	8020124 <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 80121f8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80121fc:	4619      	mov	r1, r3
 80121fe:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8012200:	f004 fd4e 	bl	8016ca0 <LoRaMacClassBRxBeacon>
 8012204:	4603      	mov	r3, r0
 8012206:	2b00      	cmp	r3, #0
 8012208:	d00b      	beq.n	8012222 <ProcessRadioRxDone+0x102>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 801220a:	4a95      	ldr	r2, [pc, #596]	; (8012460 <ProcessRadioRxDone+0x340>)
 801220c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8012210:	f8a2 3476 	strh.w	r3, [r2, #1142]	; 0x476
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 8012214:	4a92      	ldr	r2, [pc, #584]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012216:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801221a:	f882 3478 	strb.w	r3, [r2, #1144]	; 0x478
        return;
 801221e:	f000 bc09 	b.w	8012a34 <ProcessRadioRxDone+0x914>
    }
    // Check if we expect a ping or a multicast slot.
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8012222:	4b8f      	ldr	r3, [pc, #572]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012224:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012228:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801222c:	2b01      	cmp	r3, #1
 801222e:	d11e      	bne.n	801226e <ProcessRadioRxDone+0x14e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8012230:	f004 fd49 	bl	8016cc6 <LoRaMacClassBIsPingExpected>
 8012234:	4603      	mov	r3, r0
 8012236:	2b00      	cmp	r3, #0
 8012238:	d00a      	beq.n	8012250 <ProcessRadioRxDone+0x130>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 801223a:	2000      	movs	r0, #0
 801223c:	f004 fcfa 	bl	8016c34 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 8012240:	2000      	movs	r0, #0
 8012242:	f004 fd1b 	bl	8016c7c <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 8012246:	4b86      	ldr	r3, [pc, #536]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012248:	2204      	movs	r2, #4
 801224a:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
 801224e:	e00e      	b.n	801226e <ProcessRadioRxDone+0x14e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8012250:	f004 fd40 	bl	8016cd4 <LoRaMacClassBIsMulticastExpected>
 8012254:	4603      	mov	r3, r0
 8012256:	2b00      	cmp	r3, #0
 8012258:	d009      	beq.n	801226e <ProcessRadioRxDone+0x14e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 801225a:	2000      	movs	r0, #0
 801225c:	f004 fcf4 	bl	8016c48 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8012260:	2000      	movs	r0, #0
 8012262:	f004 fd14 	bl	8016c8e <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 8012266:	4b7e      	ldr	r3, [pc, #504]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012268:	2205      	movs	r2, #5
 801226a:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 801226e:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8012272:	1c5a      	adds	r2, r3, #1
 8012274:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
 8012278:	461a      	mov	r2, r3
 801227a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801227c:	4413      	add	r3, r2
 801227e:	781b      	ldrb	r3, [r3, #0]
 8012280:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

    switch( macHdr.Bits.MType )
 8012284:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8012288:	f3c3 1342 	ubfx	r3, r3, #5, #3
 801228c:	b2db      	uxtb	r3, r3
 801228e:	3b01      	subs	r3, #1
 8012290:	2b06      	cmp	r3, #6
 8012292:	f200 83a6 	bhi.w	80129e2 <ProcessRadioRxDone+0x8c2>
 8012296:	a201      	add	r2, pc, #4	; (adr r2, 801229c <ProcessRadioRxDone+0x17c>)
 8012298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801229c:	080122b9 	.word	0x080122b9
 80122a0:	080129e3 	.word	0x080129e3
 80122a4:	08012475 	.word	0x08012475
 80122a8:	080129e3 	.word	0x080129e3
 80122ac:	0801246d 	.word	0x0801246d
 80122b0:	080129e3 	.word	0x080129e3
 80122b4:	08012989 	.word	0x08012989
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 80122b8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80122bc:	2b10      	cmp	r3, #16
 80122be:	d806      	bhi.n	80122ce <ProcessRadioRxDone+0x1ae>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80122c0:	4b67      	ldr	r3, [pc, #412]	; (8012460 <ProcessRadioRxDone+0x340>)
 80122c2:	2201      	movs	r2, #1
 80122c4:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 80122c8:	f7ff ff04 	bl	80120d4 <PrepareRxDoneAbort>
                return;
 80122cc:	e3b2      	b.n	8012a34 <ProcessRadioRxDone+0x914>
            }
            macMsgJoinAccept.Buffer = payload;
 80122ce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80122d0:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 80122d2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80122d6:	b2db      	uxtb	r3, r3
 80122d8:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 80122da:	4b61      	ldr	r3, [pc, #388]	; (8012460 <ProcessRadioRxDone+0x340>)
 80122dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80122e0:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	d006      	beq.n	80122f6 <ProcessRadioRxDone+0x1d6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80122e8:	4b5d      	ldr	r3, [pc, #372]	; (8012460 <ProcessRadioRxDone+0x340>)
 80122ea:	2201      	movs	r2, #1
 80122ec:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 80122f0:	f7ff fef0 	bl	80120d4 <PrepareRxDoneAbort>
                return;
 80122f4:	e39e      	b.n	8012a34 <ProcessRadioRxDone+0x914>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 80122f6:	f7fe fc9d 	bl	8010c34 <SecureElementGetJoinEui>
 80122fa:	4601      	mov	r1, r0
 80122fc:	f107 0308 	add.w	r3, r7, #8
 8012300:	461a      	mov	r2, r3
 8012302:	20ff      	movs	r0, #255	; 0xff
 8012304:	f005 ff14 	bl	8018130 <LoRaMacCryptoHandleJoinAccept>
 8012308:	4603      	mov	r3, r0
 801230a:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 801230e:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8012312:	2b00      	cmp	r3, #0
 8012314:	f040 8095 	bne.w	8012442 <ProcessRadioRxDone+0x322>
            {
                // Network ID
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 8012318:	7c7a      	ldrb	r2, [r7, #17]
 801231a:	4b51      	ldr	r3, [pc, #324]	; (8012460 <ProcessRadioRxDone+0x340>)
 801231c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012320:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 8012322:	4b4f      	ldr	r3, [pc, #316]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012324:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012328:	6c99      	ldr	r1, [r3, #72]	; 0x48
 801232a:	7cbb      	ldrb	r3, [r7, #18]
 801232c:	021a      	lsls	r2, r3, #8
 801232e:	4b4c      	ldr	r3, [pc, #304]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012330:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012334:	430a      	orrs	r2, r1
 8012336:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 8012338:	4b49      	ldr	r3, [pc, #292]	; (8012460 <ProcessRadioRxDone+0x340>)
 801233a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801233e:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8012340:	7cfb      	ldrb	r3, [r7, #19]
 8012342:	041a      	lsls	r2, r3, #16
 8012344:	4b46      	ldr	r3, [pc, #280]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012346:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801234a:	430a      	orrs	r2, r1
 801234c:	649a      	str	r2, [r3, #72]	; 0x48

                // Device Address
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 801234e:	4b44      	ldr	r3, [pc, #272]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012350:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012354:	697a      	ldr	r2, [r7, #20]
 8012356:	64da      	str	r2, [r3, #76]	; 0x4c

                // DLSettings
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 8012358:	7e3b      	ldrb	r3, [r7, #24]
 801235a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 801235e:	b2da      	uxtb	r2, r3
 8012360:	4b3f      	ldr	r3, [pc, #252]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012362:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012366:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 801236a:	7e3b      	ldrb	r3, [r7, #24]
 801236c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012370:	b2da      	uxtb	r2, r3
 8012372:	4b3b      	ldr	r3, [pc, #236]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012374:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012378:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 801237c:	7e3b      	ldrb	r3, [r7, #24]
 801237e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012382:	b2da      	uxtb	r2, r3
 8012384:	4b36      	ldr	r3, [pc, #216]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012386:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801238a:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                // RxDelay
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 801238e:	7e7a      	ldrb	r2, [r7, #25]
 8012390:	4b33      	ldr	r3, [pc, #204]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012392:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012396:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 801239a:	4b31      	ldr	r3, [pc, #196]	; (8012460 <ProcessRadioRxDone+0x340>)
 801239c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80123a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80123a4:	2b00      	cmp	r3, #0
 80123a6:	d105      	bne.n	80123b4 <ProcessRadioRxDone+0x294>
                {
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 80123a8:	4b2d      	ldr	r3, [pc, #180]	; (8012460 <ProcessRadioRxDone+0x340>)
 80123aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80123ae:	2201      	movs	r2, #1
 80123b0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 80123b4:	4b2a      	ldr	r3, [pc, #168]	; (8012460 <ProcessRadioRxDone+0x340>)
 80123b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80123ba:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80123be:	4b28      	ldr	r3, [pc, #160]	; (8012460 <ProcessRadioRxDone+0x340>)
 80123c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80123c4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80123c8:	fb01 f202 	mul.w	r2, r1, r2
 80123cc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 80123d0:	4b23      	ldr	r3, [pc, #140]	; (8012460 <ProcessRadioRxDone+0x340>)
 80123d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80123d6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80123da:	4b21      	ldr	r3, [pc, #132]	; (8012460 <ProcessRadioRxDone+0x340>)
 80123dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80123e0:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 80123e4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 80123e8:	4b1d      	ldr	r3, [pc, #116]	; (8012460 <ProcessRadioRxDone+0x340>)
 80123ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80123ee:	2200      	movs	r2, #0
 80123f0:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 80123f4:	f107 0308 	add.w	r3, r7, #8
 80123f8:	3312      	adds	r3, #18
 80123fa:	66fb      	str	r3, [r7, #108]	; 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 80123fc:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8012400:	b2db      	uxtb	r3, r3
 8012402:	3b11      	subs	r3, #17
 8012404:	b2db      	uxtb	r3, r3
 8012406:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 801240a:	4b15      	ldr	r3, [pc, #84]	; (8012460 <ProcessRadioRxDone+0x340>)
 801240c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012410:	781b      	ldrb	r3, [r3, #0]
 8012412:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8012416:	4611      	mov	r1, r2
 8012418:	4618      	mov	r0, r3
 801241a:	f006 fc81 	bl	8018d20 <RegionApplyCFList>

                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 801241e:	4b10      	ldr	r3, [pc, #64]	; (8012460 <ProcessRadioRxDone+0x340>)
 8012420:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012424:	2202      	movs	r2, #2
 8012426:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 801242a:	2001      	movs	r0, #1
 801242c:	f005 f98e 	bl	801774c <LoRaMacConfirmQueueIsCmdActive>
 8012430:	4603      	mov	r3, r0
 8012432:	2b00      	cmp	r3, #0
 8012434:	f000 82dc 	beq.w	80129f0 <ProcessRadioRxDone+0x8d0>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 8012438:	2101      	movs	r1, #1
 801243a:	2000      	movs	r0, #0
 801243c:	f005 f8fa 	bl	8017634 <LoRaMacConfirmQueueSetStatus>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }
            break;
 8012440:	e2d6      	b.n	80129f0 <ProcessRadioRxDone+0x8d0>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 8012442:	2001      	movs	r0, #1
 8012444:	f005 f982 	bl	801774c <LoRaMacConfirmQueueIsCmdActive>
 8012448:	4603      	mov	r3, r0
 801244a:	2b00      	cmp	r3, #0
 801244c:	f000 82d0 	beq.w	80129f0 <ProcessRadioRxDone+0x8d0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 8012450:	2101      	movs	r1, #1
 8012452:	2007      	movs	r0, #7
 8012454:	f005 f8ee 	bl	8017634 <LoRaMacConfirmQueueSetStatus>
            break;
 8012458:	e2ca      	b.n	80129f0 <ProcessRadioRxDone+0x8d0>
 801245a:	bf00      	nop
 801245c:	20001de0 	.word	0x20001de0
 8012460:	200009d4 	.word	0x200009d4
 8012464:	08022b34 	.word	0x08022b34
 8012468:	20000d6c 	.word	0x20000d6c
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 801246c:	4bbc      	ldr	r3, [pc, #752]	; (8012760 <ProcessRadioRxDone+0x640>)
 801246e:	2201      	movs	r2, #1
 8012470:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8012474:	4bba      	ldr	r3, [pc, #744]	; (8012760 <ProcessRadioRxDone+0x640>)
 8012476:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801247a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801247e:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 8012482:	4bb7      	ldr	r3, [pc, #732]	; (8012760 <ProcessRadioRxDone+0x640>)
 8012484:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8012488:	b25b      	sxtb	r3, r3
 801248a:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 801248e:	230d      	movs	r3, #13
 8012490:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

            // Get the maximum payload length
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 8012494:	4bb2      	ldr	r3, [pc, #712]	; (8012760 <ProcessRadioRxDone+0x640>)
 8012496:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801249a:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 801249e:	2b00      	cmp	r3, #0
 80124a0:	d002      	beq.n	80124a8 <ProcessRadioRxDone+0x388>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 80124a2:	230e      	movs	r3, #14
 80124a4:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            }

            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80124a8:	4bad      	ldr	r3, [pc, #692]	; (8012760 <ProcessRadioRxDone+0x640>)
 80124aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80124ae:	781b      	ldrb	r3, [r3, #0]
 80124b0:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80124b4:	4611      	mov	r1, r2
 80124b6:	4618      	mov	r0, r3
 80124b8:	f006 fba5 	bl	8018c06 <RegionGetPhyParam>
 80124bc:	4603      	mov	r3, r0
 80124be:	663b      	str	r3, [r7, #96]	; 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 80124c0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80124c4:	3b0d      	subs	r3, #13
 80124c6:	b29b      	uxth	r3, r3
 80124c8:	b21b      	sxth	r3, r3
 80124ca:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80124ce:	b21a      	sxth	r2, r3
 80124d0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80124d2:	b21b      	sxth	r3, r3
 80124d4:	429a      	cmp	r2, r3
 80124d6:	dc03      	bgt.n	80124e0 <ProcessRadioRxDone+0x3c0>
 80124d8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80124dc:	2b0b      	cmp	r3, #11
 80124de:	d806      	bhi.n	80124ee <ProcessRadioRxDone+0x3ce>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80124e0:	4b9f      	ldr	r3, [pc, #636]	; (8012760 <ProcessRadioRxDone+0x640>)
 80124e2:	2201      	movs	r2, #1
 80124e4:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 80124e8:	f7ff fdf4 	bl	80120d4 <PrepareRxDoneAbort>
                return;
 80124ec:	e2a2      	b.n	8012a34 <ProcessRadioRxDone+0x914>
            }
            macMsgData.Buffer = payload;
 80124ee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80124f0:	633b      	str	r3, [r7, #48]	; 0x30
            macMsgData.BufSize = size;
 80124f2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80124f6:	b2db      	uxtb	r3, r3
 80124f8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 80124fc:	4b99      	ldr	r3, [pc, #612]	; (8012764 <ProcessRadioRxDone+0x644>)
 80124fe:	657b      	str	r3, [r7, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 8012500:	23ff      	movs	r3, #255	; 0xff
 8012502:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 8012506:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801250a:	4618      	mov	r0, r3
 801250c:	f006 f8f9 	bl	8018702 <LoRaMacParserData>
 8012510:	4603      	mov	r3, r0
 8012512:	2b00      	cmp	r3, #0
 8012514:	d006      	beq.n	8012524 <ProcessRadioRxDone+0x404>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012516:	4b92      	ldr	r3, [pc, #584]	; (8012760 <ProcessRadioRxDone+0x640>)
 8012518:	2201      	movs	r2, #1
 801251a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 801251e:	f7ff fdd9 	bl	80120d4 <PrepareRxDoneAbort>
                return;
 8012522:	e287      	b.n	8012a34 <ProcessRadioRxDone+0x914>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 8012524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012526:	4a8e      	ldr	r2, [pc, #568]	; (8012760 <ProcessRadioRxDone+0x640>)
 8012528:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 801252c:	1cba      	adds	r2, r7, #2
 801252e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8012532:	4611      	mov	r1, r2
 8012534:	4618      	mov	r0, r3
 8012536:	f002 fcfd 	bl	8014f34 <DetermineFrameType>
 801253a:	4603      	mov	r3, r0
 801253c:	2b00      	cmp	r3, #0
 801253e:	d006      	beq.n	801254e <ProcessRadioRxDone+0x42e>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012540:	4b87      	ldr	r3, [pc, #540]	; (8012760 <ProcessRadioRxDone+0x640>)
 8012542:	2201      	movs	r2, #1
 8012544:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8012548:	f7ff fdc4 	bl	80120d4 <PrepareRxDoneAbort>
                return;
 801254c:	e272      	b.n	8012a34 <ProcessRadioRxDone+0x914>
            }

            //Check if it is a multicast message
            multicast = 0;
 801254e:	2300      	movs	r3, #0
 8012550:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
            downLinkCounter = 0;
 8012554:	2300      	movs	r3, #0
 8012556:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8012558:	2300      	movs	r3, #0
 801255a:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 801255e:	e055      	b.n	801260c <ProcessRadioRxDone+0x4ec>
            {
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 8012560:	4b7f      	ldr	r3, [pc, #508]	; (8012760 <ProcessRadioRxDone+0x640>)
 8012562:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8012566:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 801256a:	212c      	movs	r1, #44	; 0x2c
 801256c:	fb01 f303 	mul.w	r3, r1, r3
 8012570:	4413      	add	r3, r2
 8012572:	3354      	adds	r3, #84	; 0x54
 8012574:	681a      	ldr	r2, [r3, #0]
 8012576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012578:	429a      	cmp	r2, r3
 801257a:	d142      	bne.n	8012602 <ProcessRadioRxDone+0x4e2>
                    ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 801257c:	4b78      	ldr	r3, [pc, #480]	; (8012760 <ProcessRadioRxDone+0x640>)
 801257e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8012582:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8012586:	212c      	movs	r1, #44	; 0x2c
 8012588:	fb01 f303 	mul.w	r3, r1, r3
 801258c:	4413      	add	r3, r2
 801258e:	3352      	adds	r3, #82	; 0x52
 8012590:	781b      	ldrb	r3, [r3, #0]
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 8012592:	2b00      	cmp	r3, #0
 8012594:	d035      	beq.n	8012602 <ProcessRadioRxDone+0x4e2>
                {
                    multicast = 1;
 8012596:	2301      	movs	r3, #1
 8012598:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 801259c:	4b70      	ldr	r3, [pc, #448]	; (8012760 <ProcessRadioRxDone+0x640>)
 801259e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80125a2:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 80125a6:	212c      	movs	r1, #44	; 0x2c
 80125a8:	fb01 f303 	mul.w	r3, r1, r3
 80125ac:	4413      	add	r3, r2
 80125ae:	3353      	adds	r3, #83	; 0x53
 80125b0:	781b      	ldrb	r3, [r3, #0]
 80125b2:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 80125b6:	4b6a      	ldr	r3, [pc, #424]	; (8012760 <ProcessRadioRxDone+0x640>)
 80125b8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80125bc:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 80125c0:	212c      	movs	r1, #44	; 0x2c
 80125c2:	fb01 f303 	mul.w	r3, r1, r3
 80125c6:	4413      	add	r3, r2
 80125c8:	3370      	adds	r3, #112	; 0x70
 80125ca:	681b      	ldr	r3, [r3, #0]
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	607b      	str	r3, [r7, #4]
                    address = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address;
 80125d0:	4b63      	ldr	r3, [pc, #396]	; (8012760 <ProcessRadioRxDone+0x640>)
 80125d2:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80125d6:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 80125da:	212c      	movs	r1, #44	; 0x2c
 80125dc:	fb01 f303 	mul.w	r3, r1, r3
 80125e0:	4413      	add	r3, r2
 80125e2:	3354      	adds	r3, #84	; 0x54
 80125e4:	681b      	ldr	r3, [r3, #0]
 80125e6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 80125ea:	4b5d      	ldr	r3, [pc, #372]	; (8012760 <ProcessRadioRxDone+0x640>)
 80125ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80125f0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80125f4:	2b02      	cmp	r3, #2
 80125f6:	d10e      	bne.n	8012616 <ProcessRadioRxDone+0x4f6>
                    {
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 80125f8:	4b59      	ldr	r3, [pc, #356]	; (8012760 <ProcessRadioRxDone+0x640>)
 80125fa:	2203      	movs	r2, #3
 80125fc:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
                    }
                    break;
 8012600:	e009      	b.n	8012616 <ProcessRadioRxDone+0x4f6>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8012602:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8012606:	3301      	adds	r3, #1
 8012608:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 801260c:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8012610:	2b00      	cmp	r3, #0
 8012612:	d0a5      	beq.n	8012560 <ProcessRadioRxDone+0x440>
 8012614:	e000      	b.n	8012618 <ProcessRadioRxDone+0x4f8>
                    break;
 8012616:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 8012618:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801261c:	2b01      	cmp	r3, #1
 801261e:	d117      	bne.n	8012650 <ProcessRadioRxDone+0x530>
 8012620:	78bb      	ldrb	r3, [r7, #2]
 8012622:	2b03      	cmp	r3, #3
 8012624:	d10d      	bne.n	8012642 <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 8012626:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801262a:	f003 0320 	and.w	r3, r3, #32
 801262e:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 8012630:	2b00      	cmp	r3, #0
 8012632:	d106      	bne.n	8012642 <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 8012634:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8012638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801263c:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 801263e:	2b00      	cmp	r3, #0
 8012640:	d006      	beq.n	8012650 <ProcessRadioRxDone+0x530>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012642:	4b47      	ldr	r3, [pc, #284]	; (8012760 <ProcessRadioRxDone+0x640>)
 8012644:	2201      	movs	r2, #1
 8012646:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 801264a:	f7ff fd43 	bl	80120d4 <PrepareRxDoneAbort>
                return;
 801264e:	e1f1      	b.n	8012a34 <ProcessRadioRxDone+0x914>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 8012650:	2315      	movs	r3, #21
 8012652:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8012656:	4b42      	ldr	r3, [pc, #264]	; (8012760 <ProcessRadioRxDone+0x640>)
 8012658:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801265c:	781b      	ldrb	r3, [r3, #0]
 801265e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8012662:	4611      	mov	r1, r2
 8012664:	4618      	mov	r0, r3
 8012666:	f006 face 	bl	8018c06 <RegionGetPhyParam>
 801266a:	4603      	mov	r3, r0
 801266c:	663b      	str	r3, [r7, #96]	; 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 801266e:	78bc      	ldrb	r4, [r7, #2]
 8012670:	4b3b      	ldr	r3, [pc, #236]	; (8012760 <ProcessRadioRxDone+0x640>)
 8012672:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012676:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8012678:	b292      	uxth	r2, r2
 801267a:	f107 0530 	add.w	r5, r7, #48	; 0x30
 801267e:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 8012682:	1d39      	adds	r1, r7, #4
 8012684:	9102      	str	r1, [sp, #8]
 8012686:	1cf9      	adds	r1, r7, #3
 8012688:	9101      	str	r1, [sp, #4]
 801268a:	9200      	str	r2, [sp, #0]
 801268c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8012690:	462a      	mov	r2, r5
 8012692:	4621      	mov	r1, r4
 8012694:	f000 fdac 	bl	80131f0 <GetFCntDown>
 8012698:	4603      	mov	r3, r0
 801269a:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 801269e:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d038      	beq.n	8012718 <ProcessRadioRxDone+0x5f8>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 80126a6:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80126aa:	2b07      	cmp	r3, #7
 80126ac:	d120      	bne.n	80126f0 <ProcessRadioRxDone+0x5d0>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 80126ae:	4b2c      	ldr	r3, [pc, #176]	; (8012760 <ProcessRadioRxDone+0x640>)
 80126b0:	2208      	movs	r2, #8
 80126b2:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 80126b6:	4b2a      	ldr	r3, [pc, #168]	; (8012760 <ProcessRadioRxDone+0x640>)
 80126b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80126bc:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d122      	bne.n	801270a <ProcessRadioRxDone+0x5ea>
 80126c4:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 80126c8:	f023 031f 	bic.w	r3, r3, #31
 80126cc:	b2db      	uxtb	r3, r3
 80126ce:	2ba0      	cmp	r3, #160	; 0xa0
 80126d0:	d11b      	bne.n	801270a <ProcessRadioRxDone+0x5ea>
 80126d2:	4b23      	ldr	r3, [pc, #140]	; (8012760 <ProcessRadioRxDone+0x640>)
 80126d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80126d8:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 80126dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80126de:	429a      	cmp	r2, r3
 80126e0:	d113      	bne.n	801270a <ProcessRadioRxDone+0x5ea>
                    {
                        MacCtx.NvmCtx->SrvAckRequested = true;
 80126e2:	4b1f      	ldr	r3, [pc, #124]	; (8012760 <ProcessRadioRxDone+0x640>)
 80126e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80126e8:	2201      	movs	r2, #1
 80126ea:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 80126ee:	e00c      	b.n	801270a <ProcessRadioRxDone+0x5ea>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 80126f0:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80126f4:	2b08      	cmp	r3, #8
 80126f6:	d104      	bne.n	8012702 <ProcessRadioRxDone+0x5e2>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 80126f8:	4b19      	ldr	r3, [pc, #100]	; (8012760 <ProcessRadioRxDone+0x640>)
 80126fa:	220a      	movs	r2, #10
 80126fc:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 8012700:	e003      	b.n	801270a <ProcessRadioRxDone+0x5ea>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012702:	4b17      	ldr	r3, [pc, #92]	; (8012760 <ProcessRadioRxDone+0x640>)
 8012704:	2201      	movs	r2, #1
 8012706:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	4a14      	ldr	r2, [pc, #80]	; (8012760 <ProcessRadioRxDone+0x640>)
 801270e:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
                PrepareRxDoneAbort( );
 8012712:	f7ff fcdf 	bl	80120d4 <PrepareRxDoneAbort>
                return;
 8012716:	e18d      	b.n	8012a34 <ProcessRadioRxDone+0x914>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 8012718:	78fa      	ldrb	r2, [r7, #3]
 801271a:	6879      	ldr	r1, [r7, #4]
 801271c:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 8012720:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8012724:	9300      	str	r3, [sp, #0]
 8012726:	460b      	mov	r3, r1
 8012728:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 801272c:	f005 fe2e 	bl	801838c <LoRaMacCryptoUnsecureMessage>
 8012730:	4603      	mov	r3, r0
 8012732:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8012736:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 801273a:	2b00      	cmp	r3, #0
 801273c:	d014      	beq.n	8012768 <ProcessRadioRxDone+0x648>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 801273e:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8012742:	2b02      	cmp	r3, #2
 8012744:	d104      	bne.n	8012750 <ProcessRadioRxDone+0x630>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 8012746:	4b06      	ldr	r3, [pc, #24]	; (8012760 <ProcessRadioRxDone+0x640>)
 8012748:	220b      	movs	r2, #11
 801274a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 801274e:	e003      	b.n	8012758 <ProcessRadioRxDone+0x638>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 8012750:	4b03      	ldr	r3, [pc, #12]	; (8012760 <ProcessRadioRxDone+0x640>)
 8012752:	220c      	movs	r2, #12
 8012754:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                PrepareRxDoneAbort( );
 8012758:	f7ff fcbc 	bl	80120d4 <PrepareRxDoneAbort>
                return;
 801275c:	e16a      	b.n	8012a34 <ProcessRadioRxDone+0x914>
 801275e:	bf00      	nop
 8012760:	200009d4 	.word	0x200009d4
 8012764:	20000c0c 	.word	0x20000c0c
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8012768:	4bb4      	ldr	r3, [pc, #720]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 801276a:	2200      	movs	r2, #0
 801276c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 8012770:	4ab2      	ldr	r2, [pc, #712]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 8012772:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8012776:	f882 341e 	strb.w	r3, [r2, #1054]	; 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 801277a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801277e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8012782:	b2db      	uxtb	r3, r3
 8012784:	461a      	mov	r2, r3
 8012786:	4bad      	ldr	r3, [pc, #692]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 8012788:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 801278c:	4bab      	ldr	r3, [pc, #684]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 801278e:	2200      	movs	r2, #0
 8012790:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 8012794:	4ba9      	ldr	r3, [pc, #676]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 8012796:	2200      	movs	r2, #0
 8012798:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	4aa7      	ldr	r2, [pc, #668]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80127a0:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 80127a4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80127a8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80127ac:	b2db      	uxtb	r3, r3
 80127ae:	2b00      	cmp	r3, #0
 80127b0:	bf14      	ite	ne
 80127b2:	2301      	movne	r3, #1
 80127b4:	2300      	moveq	r3, #0
 80127b6:	b2da      	uxtb	r2, r3
 80127b8:	4ba0      	ldr	r3, [pc, #640]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80127ba:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80127be:	4b9f      	ldr	r3, [pc, #636]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80127c0:	2200      	movs	r2, #0
 80127c2:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 80127c6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80127ca:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80127ce:	b2db      	uxtb	r3, r3
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	bf14      	ite	ne
 80127d4:	2301      	movne	r3, #1
 80127d6:	2300      	moveq	r3, #0
 80127d8:	b2da      	uxtb	r2, r3
 80127da:	4b98      	ldr	r3, [pc, #608]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80127dc:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 80127e0:	4b96      	ldr	r3, [pc, #600]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80127e2:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	d004      	beq.n	80127f4 <ProcessRadioRxDone+0x6d4>
                ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_2 ) )
 80127ea:	4b94      	ldr	r3, [pc, #592]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80127ec:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 80127f0:	2b01      	cmp	r3, #1
 80127f2:	d105      	bne.n	8012800 <ProcessRadioRxDone+0x6e0>
            {
                MacCtx.NvmCtx->AdrAckCounter = 0;
 80127f4:	4b91      	ldr	r3, [pc, #580]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80127f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80127fa:	2200      	movs	r2, #0
 80127fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 8012800:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8012804:	2b01      	cmp	r3, #1
 8012806:	d104      	bne.n	8012812 <ProcessRadioRxDone+0x6f2>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 8012808:	4b8c      	ldr	r3, [pc, #560]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 801280a:	2202      	movs	r2, #2
 801280c:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 8012810:	e028      	b.n	8012864 <ProcessRadioRxDone+0x744>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 8012812:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8012816:	f023 031f 	bic.w	r3, r3, #31
 801281a:	b2db      	uxtb	r3, r3
 801281c:	2ba0      	cmp	r3, #160	; 0xa0
 801281e:	d117      	bne.n	8012850 <ProcessRadioRxDone+0x730>
                {
                    MacCtx.NvmCtx->SrvAckRequested = true;
 8012820:	4b86      	ldr	r3, [pc, #536]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 8012822:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012826:	2201      	movs	r2, #1
 8012828:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 801282c:	4b83      	ldr	r3, [pc, #524]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 801282e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012832:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 8012836:	2b00      	cmp	r3, #0
 8012838:	d105      	bne.n	8012846 <ProcessRadioRxDone+0x726>
                    {
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 801283a:	4b80      	ldr	r3, [pc, #512]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 801283c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012840:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8012842:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 8012846:	4b7d      	ldr	r3, [pc, #500]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 8012848:	2201      	movs	r2, #1
 801284a:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 801284e:	e009      	b.n	8012864 <ProcessRadioRxDone+0x744>
                }
                else
                {
                    MacCtx.NvmCtx->SrvAckRequested = false;
 8012850:	4b7a      	ldr	r3, [pc, #488]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 8012852:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012856:	2200      	movs	r2, #0
 8012858:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 801285c:	4b77      	ldr	r3, [pc, #476]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 801285e:	2200      	movs	r2, #0
 8012860:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
                }
            }

            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 8012864:	4b75      	ldr	r3, [pc, #468]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 8012866:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 801286a:	4a74      	ldr	r2, [pc, #464]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 801286c:	f892 243c 	ldrb.w	r2, [r2, #1084]	; 0x43c
 8012870:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 8012874:	4618      	mov	r0, r3
 8012876:	f001 fecd 	bl	8014614 <RemoveMacCommands>

            switch( fType )
 801287a:	78bb      	ldrb	r3, [r7, #2]
 801287c:	2b03      	cmp	r3, #3
 801287e:	d874      	bhi.n	801296a <ProcessRadioRxDone+0x84a>
 8012880:	a201      	add	r2, pc, #4	; (adr r2, 8012888 <ProcessRadioRxDone+0x768>)
 8012882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012886:	bf00      	nop
 8012888:	08012899 	.word	0x08012899
 801288c:	080128e9 	.word	0x080128e9
 8012890:	0801291f 	.word	0x0801291f
 8012894:	08012945 	.word	0x08012945
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 8012898:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801289c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80128a0:	b2db      	uxtb	r3, r3
 80128a2:	461c      	mov	r4, r3
 80128a4:	4b65      	ldr	r3, [pc, #404]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80128a6:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 80128aa:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 80128ae:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80128b2:	f102 0010 	add.w	r0, r2, #16
 80128b6:	9300      	str	r3, [sp, #0]
 80128b8:	460b      	mov	r3, r1
 80128ba:	4622      	mov	r2, r4
 80128bc:	2100      	movs	r1, #0
 80128be:	f000 fe2b 	bl	8013518 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 80128c2:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80128c6:	4b5d      	ldr	r3, [pc, #372]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80128c8:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 80128cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80128ce:	4a5b      	ldr	r2, [pc, #364]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80128d0:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 80128d4:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 80128d8:	4b58      	ldr	r3, [pc, #352]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80128da:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 80128de:	4b57      	ldr	r3, [pc, #348]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80128e0:	2201      	movs	r2, #1
 80128e2:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 80128e6:	e047      	b.n	8012978 <ProcessRadioRxDone+0x858>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 80128e8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80128ec:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80128f0:	b2db      	uxtb	r3, r3
 80128f2:	461c      	mov	r4, r3
 80128f4:	4b51      	ldr	r3, [pc, #324]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80128f6:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 80128fa:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 80128fe:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8012902:	f102 0010 	add.w	r0, r2, #16
 8012906:	9300      	str	r3, [sp, #0]
 8012908:	460b      	mov	r3, r1
 801290a:	4622      	mov	r2, r4
 801290c:	2100      	movs	r1, #0
 801290e:	f000 fe03 	bl	8013518 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8012912:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8012916:	4b49      	ldr	r3, [pc, #292]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 8012918:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 801291c:	e02c      	b.n	8012978 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 801291e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8012920:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8012924:	4b45      	ldr	r3, [pc, #276]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 8012926:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 801292a:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 801292e:	9300      	str	r3, [sp, #0]
 8012930:	460b      	mov	r3, r1
 8012932:	2100      	movs	r1, #0
 8012934:	f000 fdf0 	bl	8013518 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8012938:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 801293c:	4b3f      	ldr	r3, [pc, #252]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 801293e:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 8012942:	e019      	b.n	8012978 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8012944:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8012948:	4b3c      	ldr	r3, [pc, #240]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 801294a:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 801294e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012950:	4a3a      	ldr	r2, [pc, #232]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 8012952:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 8012956:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 801295a:	4b38      	ldr	r3, [pc, #224]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 801295c:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 8012960:	4b36      	ldr	r3, [pc, #216]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 8012962:	2201      	movs	r2, #1
 8012964:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 8012968:	e006      	b.n	8012978 <ProcessRadioRxDone+0x858>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801296a:	4b34      	ldr	r3, [pc, #208]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 801296c:	2201      	movs	r2, #1
 801296e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    PrepareRxDoneAbort( );
 8012972:	f7ff fbaf 	bl	80120d4 <PrepareRxDoneAbort>
                    break;
 8012976:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 8012978:	4a30      	ldr	r2, [pc, #192]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 801297a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801297e:	f043 0302 	orr.w	r3, r3, #2
 8012982:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

            break;
 8012986:	e034      	b.n	80129f2 <ProcessRadioRxDone+0x8d2>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 8012988:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 801298c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 801298e:	18d1      	adds	r1, r2, r3
 8012990:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8012994:	b29b      	uxth	r3, r3
 8012996:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 801299a:	1ad3      	subs	r3, r2, r3
 801299c:	b29b      	uxth	r3, r3
 801299e:	461a      	mov	r2, r3
 80129a0:	4827      	ldr	r0, [pc, #156]	; (8012a40 <ProcessRadioRxDone+0x920>)
 80129a2:	f009 fe66 	bl	801c672 <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 80129a6:	4b25      	ldr	r3, [pc, #148]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80129a8:	2203      	movs	r2, #3
 80129aa:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80129ae:	4b23      	ldr	r3, [pc, #140]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80129b0:	2200      	movs	r2, #0
 80129b2:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 80129b6:	4b21      	ldr	r3, [pc, #132]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80129b8:	4a21      	ldr	r2, [pc, #132]	; (8012a40 <ProcessRadioRxDone+0x920>)
 80129ba:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 80129be:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80129c2:	b2da      	uxtb	r2, r3
 80129c4:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80129c8:	1ad3      	subs	r3, r2, r3
 80129ca:	b2da      	uxtb	r2, r3
 80129cc:	4b1b      	ldr	r3, [pc, #108]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80129ce:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 80129d2:	4a1a      	ldr	r2, [pc, #104]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80129d4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80129d8:	f043 0302 	orr.w	r3, r3, #2
 80129dc:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 80129e0:	e007      	b.n	80129f2 <ProcessRadioRxDone+0x8d2>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80129e2:	4b16      	ldr	r3, [pc, #88]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80129e4:	2201      	movs	r2, #1
 80129e6:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            PrepareRxDoneAbort( );
 80129ea:	f7ff fb73 	bl	80120d4 <PrepareRxDoneAbort>
            break;
 80129ee:	e000      	b.n	80129f2 <ProcessRadioRxDone+0x8d2>
            break;
 80129f0:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 80129f2:	4b12      	ldr	r3, [pc, #72]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80129f4:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 80129f8:	2b00      	cmp	r3, #0
 80129fa:	d008      	beq.n	8012a0e <ProcessRadioRxDone+0x8ee>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 80129fc:	4b0f      	ldr	r3, [pc, #60]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 80129fe:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d00d      	beq.n	8012a22 <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 8012a06:	2000      	movs	r0, #0
 8012a08:	f000 fbbc 	bl	8013184 <OnAckTimeoutTimerEvent>
 8012a0c:	e009      	b.n	8012a22 <ProcessRadioRxDone+0x902>
        }
    }
    else
    {
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 8012a0e:	4b0b      	ldr	r3, [pc, #44]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 8012a10:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012a14:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8012a18:	2b02      	cmp	r3, #2
 8012a1a:	d102      	bne.n	8012a22 <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 8012a1c:	2000      	movs	r0, #0
 8012a1e:	f000 fbb1 	bl	8013184 <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 8012a22:	4a06      	ldr	r2, [pc, #24]	; (8012a3c <ProcessRadioRxDone+0x91c>)
 8012a24:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012a28:	f043 0320 	orr.w	r3, r3, #32
 8012a2c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 8012a30:	f7ff fa92 	bl	8011f58 <UpdateRxSlotIdleState>
}
 8012a34:	3788      	adds	r7, #136	; 0x88
 8012a36:	46bd      	mov	sp, r7
 8012a38:	bdb0      	pop	{r4, r5, r7, pc}
 8012a3a:	bf00      	nop
 8012a3c:	200009d4 	.word	0x200009d4
 8012a40:	20000c0c 	.word	0x20000c0c

08012a44 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 8012a44:	b580      	push	{r7, lr}
 8012a46:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8012a48:	4b12      	ldr	r3, [pc, #72]	; (8012a94 <ProcessRadioTxTimeout+0x50>)
 8012a4a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012a4e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8012a52:	2b02      	cmp	r3, #2
 8012a54:	d002      	beq.n	8012a5c <ProcessRadioTxTimeout+0x18>
    {
        Radio.Sleep( );
 8012a56:	4b10      	ldr	r3, [pc, #64]	; (8012a98 <ProcessRadioTxTimeout+0x54>)
 8012a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012a5a:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 8012a5c:	f7ff fa7c 	bl	8011f58 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 8012a60:	4b0c      	ldr	r3, [pc, #48]	; (8012a94 <ProcessRadioTxTimeout+0x50>)
 8012a62:	2202      	movs	r2, #2
 8012a64:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 8012a68:	2002      	movs	r0, #2
 8012a6a:	f004 fe3b 	bl	80176e4 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 8012a6e:	4b09      	ldr	r3, [pc, #36]	; (8012a94 <ProcessRadioTxTimeout+0x50>)
 8012a70:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8012a74:	2b00      	cmp	r3, #0
 8012a76:	d003      	beq.n	8012a80 <ProcessRadioTxTimeout+0x3c>
    {
        MacCtx.AckTimeoutRetry = true;
 8012a78:	4b06      	ldr	r3, [pc, #24]	; (8012a94 <ProcessRadioTxTimeout+0x50>)
 8012a7a:	2201      	movs	r2, #1
 8012a7c:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 8012a80:	4a04      	ldr	r2, [pc, #16]	; (8012a94 <ProcessRadioTxTimeout+0x50>)
 8012a82:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012a86:	f043 0320 	orr.w	r3, r3, #32
 8012a8a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 8012a8e:	bf00      	nop
 8012a90:	bd80      	pop	{r7, pc}
 8012a92:	bf00      	nop
 8012a94:	200009d4 	.word	0x200009d4
 8012a98:	08022b34 	.word	0x08022b34

08012a9c <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 8012a9c:	b580      	push	{r7, lr}
 8012a9e:	b084      	sub	sp, #16
 8012aa0:	af00      	add	r7, sp, #0
 8012aa2:	4603      	mov	r3, r0
 8012aa4:	460a      	mov	r2, r1
 8012aa6:	71fb      	strb	r3, [r7, #7]
 8012aa8:	4613      	mov	r3, r2
 8012aaa:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 8012aac:	2300      	movs	r3, #0
 8012aae:	73fb      	strb	r3, [r7, #15]

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8012ab0:	4b44      	ldr	r3, [pc, #272]	; (8012bc4 <HandleRadioRxErrorTimeout+0x128>)
 8012ab2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012ab6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8012aba:	2b02      	cmp	r3, #2
 8012abc:	d002      	beq.n	8012ac4 <HandleRadioRxErrorTimeout+0x28>
    {
        Radio.Sleep( );
 8012abe:	4b42      	ldr	r3, [pc, #264]	; (8012bc8 <HandleRadioRxErrorTimeout+0x12c>)
 8012ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ac2:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8012ac4:	f004 f8f8 	bl	8016cb8 <LoRaMacClassBIsBeaconExpected>
 8012ac8:	4603      	mov	r3, r0
 8012aca:	2b00      	cmp	r3, #0
 8012acc:	d007      	beq.n	8012ade <HandleRadioRxErrorTimeout+0x42>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 8012ace:	2002      	movs	r0, #2
 8012ad0:	f004 f8a6 	bl	8016c20 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 8012ad4:	2000      	movs	r0, #0
 8012ad6:	f004 f8c8 	bl	8016c6a <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 8012ada:	2301      	movs	r3, #1
 8012adc:	73fb      	strb	r3, [r7, #15]
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8012ade:	4b39      	ldr	r3, [pc, #228]	; (8012bc4 <HandleRadioRxErrorTimeout+0x128>)
 8012ae0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012ae4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8012ae8:	2b01      	cmp	r3, #1
 8012aea:	d119      	bne.n	8012b20 <HandleRadioRxErrorTimeout+0x84>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8012aec:	f004 f8eb 	bl	8016cc6 <LoRaMacClassBIsPingExpected>
 8012af0:	4603      	mov	r3, r0
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	d007      	beq.n	8012b06 <HandleRadioRxErrorTimeout+0x6a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8012af6:	2000      	movs	r0, #0
 8012af8:	f004 f89c 	bl	8016c34 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 8012afc:	2000      	movs	r0, #0
 8012afe:	f004 f8bd 	bl	8016c7c <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 8012b02:	2301      	movs	r3, #1
 8012b04:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 8012b06:	f004 f8e5 	bl	8016cd4 <LoRaMacClassBIsMulticastExpected>
 8012b0a:	4603      	mov	r3, r0
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	d007      	beq.n	8012b20 <HandleRadioRxErrorTimeout+0x84>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8012b10:	2000      	movs	r0, #0
 8012b12:	f004 f899 	bl	8016c48 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8012b16:	2000      	movs	r0, #0
 8012b18:	f004 f8b9 	bl	8016c8e <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 8012b1c:	2301      	movs	r3, #1
 8012b1e:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 8012b20:	7bfb      	ldrb	r3, [r7, #15]
 8012b22:	f083 0301 	eor.w	r3, r3, #1
 8012b26:	b2db      	uxtb	r3, r3
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	d045      	beq.n	8012bb8 <HandleRadioRxErrorTimeout+0x11c>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8012b2c:	4b25      	ldr	r3, [pc, #148]	; (8012bc4 <HandleRadioRxErrorTimeout+0x128>)
 8012b2e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8012b32:	2b00      	cmp	r3, #0
 8012b34:	d125      	bne.n	8012b82 <HandleRadioRxErrorTimeout+0xe6>
        {
            if( MacCtx.NodeAckRequested == true )
 8012b36:	4b23      	ldr	r3, [pc, #140]	; (8012bc4 <HandleRadioRxErrorTimeout+0x128>)
 8012b38:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	d003      	beq.n	8012b48 <HandleRadioRxErrorTimeout+0xac>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 8012b40:	4a20      	ldr	r2, [pc, #128]	; (8012bc4 <HandleRadioRxErrorTimeout+0x128>)
 8012b42:	79fb      	ldrb	r3, [r7, #7]
 8012b44:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 8012b48:	79fb      	ldrb	r3, [r7, #7]
 8012b4a:	4618      	mov	r0, r3
 8012b4c:	f004 fdca 	bl	80176e4 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( MacCtx.NvmCtx->LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 8012b50:	4b1c      	ldr	r3, [pc, #112]	; (8012bc4 <HandleRadioRxErrorTimeout+0x128>)
 8012b52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012b56:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8012b5a:	4618      	mov	r0, r3
 8012b5c:	f00d fc0e 	bl	802037c <UTIL_TIMER_GetElapsedTime>
 8012b60:	4602      	mov	r2, r0
 8012b62:	4b18      	ldr	r3, [pc, #96]	; (8012bc4 <HandleRadioRxErrorTimeout+0x128>)
 8012b64:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 8012b68:	429a      	cmp	r2, r3
 8012b6a:	d325      	bcc.n	8012bb8 <HandleRadioRxErrorTimeout+0x11c>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 8012b6c:	4817      	ldr	r0, [pc, #92]	; (8012bcc <HandleRadioRxErrorTimeout+0x130>)
 8012b6e:	f00d fad9 	bl	8020124 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8012b72:	4a14      	ldr	r2, [pc, #80]	; (8012bc4 <HandleRadioRxErrorTimeout+0x128>)
 8012b74:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012b78:	f043 0320 	orr.w	r3, r3, #32
 8012b7c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8012b80:	e01a      	b.n	8012bb8 <HandleRadioRxErrorTimeout+0x11c>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 8012b82:	4b10      	ldr	r3, [pc, #64]	; (8012bc4 <HandleRadioRxErrorTimeout+0x128>)
 8012b84:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	d003      	beq.n	8012b94 <HandleRadioRxErrorTimeout+0xf8>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 8012b8c:	4a0d      	ldr	r2, [pc, #52]	; (8012bc4 <HandleRadioRxErrorTimeout+0x128>)
 8012b8e:	79bb      	ldrb	r3, [r7, #6]
 8012b90:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 8012b94:	79bb      	ldrb	r3, [r7, #6]
 8012b96:	4618      	mov	r0, r3
 8012b98:	f004 fda4 	bl	80176e4 <LoRaMacConfirmQueueSetStatusCmn>

            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8012b9c:	4b09      	ldr	r3, [pc, #36]	; (8012bc4 <HandleRadioRxErrorTimeout+0x128>)
 8012b9e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012ba2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8012ba6:	2b02      	cmp	r3, #2
 8012ba8:	d006      	beq.n	8012bb8 <HandleRadioRxErrorTimeout+0x11c>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 8012baa:	4a06      	ldr	r2, [pc, #24]	; (8012bc4 <HandleRadioRxErrorTimeout+0x128>)
 8012bac:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012bb0:	f043 0320 	orr.w	r3, r3, #32
 8012bb4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 8012bb8:	f7ff f9ce 	bl	8011f58 <UpdateRxSlotIdleState>
}
 8012bbc:	bf00      	nop
 8012bbe:	3710      	adds	r7, #16
 8012bc0:	46bd      	mov	sp, r7
 8012bc2:	bd80      	pop	{r7, pc}
 8012bc4:	200009d4 	.word	0x200009d4
 8012bc8:	08022b34 	.word	0x08022b34
 8012bcc:	20000d6c 	.word	0x20000d6c

08012bd0 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 8012bd0:	b580      	push	{r7, lr}
 8012bd2:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 8012bd4:	2106      	movs	r1, #6
 8012bd6:	2005      	movs	r0, #5
 8012bd8:	f7ff ff60 	bl	8012a9c <HandleRadioRxErrorTimeout>
}
 8012bdc:	bf00      	nop
 8012bde:	bd80      	pop	{r7, pc}

08012be0 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 8012be0:	b580      	push	{r7, lr}
 8012be2:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 8012be4:	2104      	movs	r1, #4
 8012be6:	2003      	movs	r0, #3
 8012be8:	f7ff ff58 	bl	8012a9c <HandleRadioRxErrorTimeout>
}
 8012bec:	bf00      	nop
 8012bee:	bd80      	pop	{r7, pc}

08012bf0 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 8012bf0:	b580      	push	{r7, lr}
 8012bf2:	b084      	sub	sp, #16
 8012bf4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012bf6:	f3ef 8310 	mrs	r3, PRIMASK
 8012bfa:	607b      	str	r3, [r7, #4]
  return(result);
 8012bfc:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 8012bfe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012c00:	b672      	cpsid	i
}
 8012c02:	bf00      	nop
    events = LoRaMacRadioEvents;
 8012c04:	4b1d      	ldr	r3, [pc, #116]	; (8012c7c <LoRaMacHandleIrqEvents+0x8c>)
 8012c06:	681b      	ldr	r3, [r3, #0]
 8012c08:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 8012c0a:	4b1c      	ldr	r3, [pc, #112]	; (8012c7c <LoRaMacHandleIrqEvents+0x8c>)
 8012c0c:	2200      	movs	r2, #0
 8012c0e:	601a      	str	r2, [r3, #0]
 8012c10:	68fb      	ldr	r3, [r7, #12]
 8012c12:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012c14:	68bb      	ldr	r3, [r7, #8]
 8012c16:	f383 8810 	msr	PRIMASK, r3
}
 8012c1a:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 8012c1c:	683b      	ldr	r3, [r7, #0]
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d027      	beq.n	8012c72 <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 8012c22:	783b      	ldrb	r3, [r7, #0]
 8012c24:	f003 0310 	and.w	r3, r3, #16
 8012c28:	b2db      	uxtb	r3, r3
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d001      	beq.n	8012c32 <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 8012c2e:	f7ff f9ab 	bl	8011f88 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 8012c32:	783b      	ldrb	r3, [r7, #0]
 8012c34:	f003 0308 	and.w	r3, r3, #8
 8012c38:	b2db      	uxtb	r3, r3
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d001      	beq.n	8012c42 <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 8012c3e:	f7ff fa6f 	bl	8012120 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 8012c42:	783b      	ldrb	r3, [r7, #0]
 8012c44:	f003 0304 	and.w	r3, r3, #4
 8012c48:	b2db      	uxtb	r3, r3
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d001      	beq.n	8012c52 <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 8012c4e:	f7ff fef9 	bl	8012a44 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 8012c52:	783b      	ldrb	r3, [r7, #0]
 8012c54:	f003 0302 	and.w	r3, r3, #2
 8012c58:	b2db      	uxtb	r3, r3
 8012c5a:	2b00      	cmp	r3, #0
 8012c5c:	d001      	beq.n	8012c62 <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 8012c5e:	f7ff ffb7 	bl	8012bd0 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 8012c62:	783b      	ldrb	r3, [r7, #0]
 8012c64:	f003 0301 	and.w	r3, r3, #1
 8012c68:	b2db      	uxtb	r3, r3
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	d001      	beq.n	8012c72 <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 8012c6e:	f7ff ffb7 	bl	8012be0 <ProcessRadioRxTimeout>
        }
    }
}
 8012c72:	bf00      	nop
 8012c74:	3710      	adds	r7, #16
 8012c76:	46bd      	mov	sp, r7
 8012c78:	bd80      	pop	{r7, pc}
 8012c7a:	bf00      	nop
 8012c7c:	20001004 	.word	0x20001004

08012c80 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 8012c80:	b480      	push	{r7}
 8012c82:	b083      	sub	sp, #12
 8012c84:	af00      	add	r7, sp, #0
 8012c86:	4603      	mov	r3, r0
 8012c88:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 8012c8a:	4a04      	ldr	r2, [pc, #16]	; (8012c9c <LoRaMacEnableRequests+0x1c>)
 8012c8c:	79fb      	ldrb	r3, [r7, #7]
 8012c8e:	f882 3482 	strb.w	r3, [r2, #1154]	; 0x482
}
 8012c92:	bf00      	nop
 8012c94:	370c      	adds	r7, #12
 8012c96:	46bd      	mov	sp, r7
 8012c98:	bc80      	pop	{r7}
 8012c9a:	4770      	bx	lr
 8012c9c:	200009d4 	.word	0x200009d4

08012ca0 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 8012ca0:	b580      	push	{r7, lr}
 8012ca2:	b082      	sub	sp, #8
 8012ca4:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 8012ca6:	4b2c      	ldr	r3, [pc, #176]	; (8012d58 <LoRaMacHandleRequestEvents+0xb8>)
 8012ca8:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012cac:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 8012cae:	4b2a      	ldr	r3, [pc, #168]	; (8012d58 <LoRaMacHandleRequestEvents+0xb8>)
 8012cb0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d14a      	bne.n	8012d4e <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8012cb8:	4b27      	ldr	r3, [pc, #156]	; (8012d58 <LoRaMacHandleRequestEvents+0xb8>)
 8012cba:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012cbe:	f003 0301 	and.w	r3, r3, #1
 8012cc2:	b2db      	uxtb	r3, r3
 8012cc4:	2b00      	cmp	r3, #0
 8012cc6:	d006      	beq.n	8012cd6 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 8012cc8:	4a23      	ldr	r2, [pc, #140]	; (8012d58 <LoRaMacHandleRequestEvents+0xb8>)
 8012cca:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012cce:	f36f 0300 	bfc	r3, #0, #1
 8012cd2:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8012cd6:	4b20      	ldr	r3, [pc, #128]	; (8012d58 <LoRaMacHandleRequestEvents+0xb8>)
 8012cd8:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012cdc:	f003 0304 	and.w	r3, r3, #4
 8012ce0:	b2db      	uxtb	r3, r3
 8012ce2:	2b00      	cmp	r3, #0
 8012ce4:	d006      	beq.n	8012cf4 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8012ce6:	4a1c      	ldr	r2, [pc, #112]	; (8012d58 <LoRaMacHandleRequestEvents+0xb8>)
 8012ce8:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012cec:	f36f 0382 	bfc	r3, #2, #1
 8012cf0:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8012cf4:	2001      	movs	r0, #1
 8012cf6:	f7ff ffc3 	bl	8012c80 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 8012cfa:	793b      	ldrb	r3, [r7, #4]
 8012cfc:	f003 0301 	and.w	r3, r3, #1
 8012d00:	b2db      	uxtb	r3, r3
 8012d02:	2b00      	cmp	r3, #0
 8012d04:	d005      	beq.n	8012d12 <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 8012d06:	4b14      	ldr	r3, [pc, #80]	; (8012d58 <LoRaMacHandleRequestEvents+0xb8>)
 8012d08:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8012d0c:	681b      	ldr	r3, [r3, #0]
 8012d0e:	4813      	ldr	r0, [pc, #76]	; (8012d5c <LoRaMacHandleRequestEvents+0xbc>)
 8012d10:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 8012d12:	793b      	ldrb	r3, [r7, #4]
 8012d14:	f003 0304 	and.w	r3, r3, #4
 8012d18:	b2db      	uxtb	r3, r3
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d00e      	beq.n	8012d3c <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 8012d1e:	4810      	ldr	r0, [pc, #64]	; (8012d60 <LoRaMacHandleRequestEvents+0xc0>)
 8012d20:	f004 fd2e 	bl	8017780 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 8012d24:	f004 fd78 	bl	8017818 <LoRaMacConfirmQueueGetCnt>
 8012d28:	4603      	mov	r3, r0
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	d006      	beq.n	8012d3c <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 8012d2e:	4a0a      	ldr	r2, [pc, #40]	; (8012d58 <LoRaMacHandleRequestEvents+0xb8>)
 8012d30:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012d34:	f043 0304 	orr.w	r3, r3, #4
 8012d38:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 8012d3c:	f003 ffe8 	bl	8016d10 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 8012d40:	4a05      	ldr	r2, [pc, #20]	; (8012d58 <LoRaMacHandleRequestEvents+0xb8>)
 8012d42:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012d46:	f36f 1345 	bfc	r3, #5, #1
 8012d4a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 8012d4e:	bf00      	nop
 8012d50:	3708      	adds	r7, #8
 8012d52:	46bd      	mov	sp, r7
 8012d54:	bd80      	pop	{r7, pc}
 8012d56:	bf00      	nop
 8012d58:	200009d4 	.word	0x200009d4
 8012d5c:	20000e10 	.word	0x20000e10
 8012d60:	20000e24 	.word	0x20000e24

08012d64 <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 8012d64:	b580      	push	{r7, lr}
 8012d66:	b082      	sub	sp, #8
 8012d68:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 8012d6a:	4b0a      	ldr	r3, [pc, #40]	; (8012d94 <LoRaMacHandleScheduleUplinkEvent+0x30>)
 8012d6c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	d10a      	bne.n	8012d8a <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 8012d74:	2300      	movs	r3, #0
 8012d76:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 8012d78:	1dfb      	adds	r3, r7, #7
 8012d7a:	4618      	mov	r0, r3
 8012d7c:	f004 fab4 	bl	80172e8 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 8012d80:	79fb      	ldrb	r3, [r7, #7]
 8012d82:	2b00      	cmp	r3, #0
 8012d84:	d001      	beq.n	8012d8a <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 8012d86:	f000 fbb7 	bl	80134f8 <SetMlmeScheduleUplinkIndication>
        }
    }
}
 8012d8a:	bf00      	nop
 8012d8c:	3708      	adds	r7, #8
 8012d8e:	46bd      	mov	sp, r7
 8012d90:	bd80      	pop	{r7, pc}
 8012d92:	bf00      	nop
 8012d94:	200009d4 	.word	0x200009d4

08012d98 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 8012d98:	b580      	push	{r7, lr}
 8012d9a:	b088      	sub	sp, #32
 8012d9c:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 8012d9e:	4b24      	ldr	r3, [pc, #144]	; (8012e30 <LoRaMacHandleIndicationEvents+0x98>)
 8012da0:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012da4:	f003 0308 	and.w	r3, r3, #8
 8012da8:	b2db      	uxtb	r3, r3
 8012daa:	2b00      	cmp	r3, #0
 8012dac:	d00c      	beq.n	8012dc8 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 8012dae:	4a20      	ldr	r2, [pc, #128]	; (8012e30 <LoRaMacHandleIndicationEvents+0x98>)
 8012db0:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012db4:	f36f 03c3 	bfc	r3, #3, #1
 8012db8:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 8012dbc:	4b1c      	ldr	r3, [pc, #112]	; (8012e30 <LoRaMacHandleIndicationEvents+0x98>)
 8012dbe:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8012dc2:	68db      	ldr	r3, [r3, #12]
 8012dc4:	481b      	ldr	r0, [pc, #108]	; (8012e34 <LoRaMacHandleIndicationEvents+0x9c>)
 8012dc6:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 8012dc8:	4b19      	ldr	r3, [pc, #100]	; (8012e30 <LoRaMacHandleIndicationEvents+0x98>)
 8012dca:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012dce:	f003 0310 	and.w	r3, r3, #16
 8012dd2:	b2db      	uxtb	r3, r3
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d011      	beq.n	8012dfc <LoRaMacHandleIndicationEvents+0x64>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 8012dd8:	2307      	movs	r3, #7
 8012dda:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8012ddc:	2300      	movs	r3, #0
 8012dde:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 8012de0:	4b13      	ldr	r3, [pc, #76]	; (8012e30 <LoRaMacHandleIndicationEvents+0x98>)
 8012de2:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8012de6:	68db      	ldr	r3, [r3, #12]
 8012de8:	1d3a      	adds	r2, r7, #4
 8012dea:	4610      	mov	r0, r2
 8012dec:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 8012dee:	4a10      	ldr	r2, [pc, #64]	; (8012e30 <LoRaMacHandleIndicationEvents+0x98>)
 8012df0:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012df4:	f36f 1304 	bfc	r3, #4, #1
 8012df8:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8012dfc:	4b0c      	ldr	r3, [pc, #48]	; (8012e30 <LoRaMacHandleIndicationEvents+0x98>)
 8012dfe:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012e02:	f003 0302 	and.w	r3, r3, #2
 8012e06:	b2db      	uxtb	r3, r3
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d00c      	beq.n	8012e26 <LoRaMacHandleIndicationEvents+0x8e>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 8012e0c:	4a08      	ldr	r2, [pc, #32]	; (8012e30 <LoRaMacHandleIndicationEvents+0x98>)
 8012e0e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012e12:	f36f 0341 	bfc	r3, #1, #1
 8012e16:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 8012e1a:	4b05      	ldr	r3, [pc, #20]	; (8012e30 <LoRaMacHandleIndicationEvents+0x98>)
 8012e1c:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8012e20:	685b      	ldr	r3, [r3, #4]
 8012e22:	4805      	ldr	r0, [pc, #20]	; (8012e38 <LoRaMacHandleIndicationEvents+0xa0>)
 8012e24:	4798      	blx	r3
    }
}
 8012e26:	bf00      	nop
 8012e28:	3720      	adds	r7, #32
 8012e2a:	46bd      	mov	sp, r7
 8012e2c:	bd80      	pop	{r7, pc}
 8012e2e:	bf00      	nop
 8012e30:	200009d4 	.word	0x200009d4
 8012e34:	20000e38 	.word	0x20000e38
 8012e38:	20000df0 	.word	0x20000df0

08012e3c <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 8012e3c:	b580      	push	{r7, lr}
 8012e3e:	b082      	sub	sp, #8
 8012e40:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8012e42:	4b33      	ldr	r3, [pc, #204]	; (8012f10 <LoRaMacHandleMcpsRequest+0xd4>)
 8012e44:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012e48:	f003 0301 	and.w	r3, r3, #1
 8012e4c:	b2db      	uxtb	r3, r3
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d05a      	beq.n	8012f08 <LoRaMacHandleMcpsRequest+0xcc>
    {
        bool stopRetransmission = false;
 8012e52:	2300      	movs	r3, #0
 8012e54:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 8012e56:	2300      	movs	r3, #0
 8012e58:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 8012e5a:	4b2d      	ldr	r3, [pc, #180]	; (8012f10 <LoRaMacHandleMcpsRequest+0xd4>)
 8012e5c:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	d004      	beq.n	8012e6e <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 8012e64:	4b2a      	ldr	r3, [pc, #168]	; (8012f10 <LoRaMacHandleMcpsRequest+0xd4>)
 8012e66:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 8012e6a:	2b03      	cmp	r3, #3
 8012e6c:	d104      	bne.n	8012e78 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 8012e6e:	f002 f8af 	bl	8014fd0 <CheckRetransUnconfirmedUplink>
 8012e72:	4603      	mov	r3, r0
 8012e74:	71fb      	strb	r3, [r7, #7]
 8012e76:	e022      	b.n	8012ebe <LoRaMacHandleMcpsRequest+0x82>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 8012e78:	4b25      	ldr	r3, [pc, #148]	; (8012f10 <LoRaMacHandleMcpsRequest+0xd4>)
 8012e7a:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 8012e7e:	2b01      	cmp	r3, #1
 8012e80:	d11d      	bne.n	8012ebe <LoRaMacHandleMcpsRequest+0x82>
        {
            if( MacCtx.AckTimeoutRetry == true )
 8012e82:	4b23      	ldr	r3, [pc, #140]	; (8012f10 <LoRaMacHandleMcpsRequest+0xd4>)
 8012e84:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	d016      	beq.n	8012eba <LoRaMacHandleMcpsRequest+0x7e>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 8012e8c:	f002 f8ce 	bl	801502c <CheckRetransConfirmedUplink>
 8012e90:	4603      	mov	r3, r0
 8012e92:	71fb      	strb	r3, [r7, #7]

                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 8012e94:	4b1e      	ldr	r3, [pc, #120]	; (8012f10 <LoRaMacHandleMcpsRequest+0xd4>)
 8012e96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012e9a:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	d10d      	bne.n	8012ebe <LoRaMacHandleMcpsRequest+0x82>
                {
                    if( stopRetransmission == false )
 8012ea2:	79fb      	ldrb	r3, [r7, #7]
 8012ea4:	f083 0301 	eor.w	r3, r3, #1
 8012ea8:	b2db      	uxtb	r3, r3
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	d002      	beq.n	8012eb4 <LoRaMacHandleMcpsRequest+0x78>
                    {
                        AckTimeoutRetriesProcess( );
 8012eae:	f002 f91d 	bl	80150ec <AckTimeoutRetriesProcess>
 8012eb2:	e004      	b.n	8012ebe <LoRaMacHandleMcpsRequest+0x82>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 8012eb4:	f002 f95c 	bl	8015170 <AckTimeoutRetriesFinalize>
 8012eb8:	e001      	b.n	8012ebe <LoRaMacHandleMcpsRequest+0x82>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 8012eba:	2301      	movs	r3, #1
 8012ebc:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 8012ebe:	79fb      	ldrb	r3, [r7, #7]
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	d00d      	beq.n	8012ee0 <LoRaMacHandleMcpsRequest+0xa4>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 8012ec4:	4813      	ldr	r0, [pc, #76]	; (8012f14 <LoRaMacHandleMcpsRequest+0xd8>)
 8012ec6:	f00d f92d 	bl	8020124 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8012eca:	4b11      	ldr	r3, [pc, #68]	; (8012f10 <LoRaMacHandleMcpsRequest+0xd4>)
 8012ecc:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012ed0:	f023 0320 	bic.w	r3, r3, #32
 8012ed4:	4a0e      	ldr	r2, [pc, #56]	; (8012f10 <LoRaMacHandleMcpsRequest+0xd4>)
 8012ed6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 8012eda:	f002 f8c9 	bl	8015070 <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 8012ede:	e013      	b.n	8012f08 <LoRaMacHandleMcpsRequest+0xcc>
        else if( waitForRetransmission == false )
 8012ee0:	79bb      	ldrb	r3, [r7, #6]
 8012ee2:	f083 0301 	eor.w	r3, r3, #1
 8012ee6:	b2db      	uxtb	r3, r3
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	d00d      	beq.n	8012f08 <LoRaMacHandleMcpsRequest+0xcc>
            MacCtx.MacFlags.Bits.MacDone = 0;
 8012eec:	4a08      	ldr	r2, [pc, #32]	; (8012f10 <LoRaMacHandleMcpsRequest+0xd4>)
 8012eee:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012ef2:	f36f 1345 	bfc	r3, #5, #1
 8012ef6:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 8012efa:	4b05      	ldr	r3, [pc, #20]	; (8012f10 <LoRaMacHandleMcpsRequest+0xd4>)
 8012efc:	2200      	movs	r2, #0
 8012efe:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
            OnTxDelayedTimerEvent( NULL );
 8012f02:	2000      	movs	r0, #0
 8012f04:	f000 f88c 	bl	8013020 <OnTxDelayedTimerEvent>
}
 8012f08:	bf00      	nop
 8012f0a:	3708      	adds	r7, #8
 8012f0c:	46bd      	mov	sp, r7
 8012f0e:	bd80      	pop	{r7, pc}
 8012f10:	200009d4 	.word	0x200009d4
 8012f14:	20000d3c 	.word	0x20000d3c

08012f18 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 8012f18:	b580      	push	{r7, lr}
 8012f1a:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8012f1c:	4b1b      	ldr	r3, [pc, #108]	; (8012f8c <LoRaMacHandleMlmeRequest+0x74>)
 8012f1e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012f22:	f003 0304 	and.w	r3, r3, #4
 8012f26:	b2db      	uxtb	r3, r3
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d02c      	beq.n	8012f86 <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 8012f2c:	2001      	movs	r0, #1
 8012f2e:	f004 fc0d 	bl	801774c <LoRaMacConfirmQueueIsCmdActive>
 8012f32:	4603      	mov	r3, r0
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	d012      	beq.n	8012f5e <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 8012f38:	2001      	movs	r0, #1
 8012f3a:	f004 fba9 	bl	8017690 <LoRaMacConfirmQueueGetStatus>
 8012f3e:	4603      	mov	r3, r0
 8012f40:	2b00      	cmp	r3, #0
 8012f42:	d103      	bne.n	8012f4c <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 8012f44:	4b11      	ldr	r3, [pc, #68]	; (8012f8c <LoRaMacHandleMlmeRequest+0x74>)
 8012f46:	2200      	movs	r2, #0
 8012f48:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8012f4c:	4b0f      	ldr	r3, [pc, #60]	; (8012f8c <LoRaMacHandleMlmeRequest+0x74>)
 8012f4e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012f52:	f023 0302 	bic.w	r3, r3, #2
 8012f56:	4a0d      	ldr	r2, [pc, #52]	; (8012f8c <LoRaMacHandleMlmeRequest+0x74>)
 8012f58:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 8012f5c:	e013      	b.n	8012f86 <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 8012f5e:	2005      	movs	r0, #5
 8012f60:	f004 fbf4 	bl	801774c <LoRaMacConfirmQueueIsCmdActive>
 8012f64:	4603      	mov	r3, r0
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	d105      	bne.n	8012f76 <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 8012f6a:	2006      	movs	r0, #6
 8012f6c:	f004 fbee 	bl	801774c <LoRaMacConfirmQueueIsCmdActive>
 8012f70:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	d007      	beq.n	8012f86 <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8012f76:	4b05      	ldr	r3, [pc, #20]	; (8012f8c <LoRaMacHandleMlmeRequest+0x74>)
 8012f78:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012f7c:	f023 0302 	bic.w	r3, r3, #2
 8012f80:	4a02      	ldr	r2, [pc, #8]	; (8012f8c <LoRaMacHandleMlmeRequest+0x74>)
 8012f82:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 8012f86:	bf00      	nop
 8012f88:	bd80      	pop	{r7, pc}
 8012f8a:	bf00      	nop
 8012f8c:	200009d4 	.word	0x200009d4

08012f90 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 8012f90:	b580      	push	{r7, lr}
 8012f92:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8012f94:	200c      	movs	r0, #12
 8012f96:	f004 fbd9 	bl	801774c <LoRaMacConfirmQueueIsCmdActive>
 8012f9a:	4603      	mov	r3, r0
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d019      	beq.n	8012fd4 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 8012fa0:	4b0e      	ldr	r3, [pc, #56]	; (8012fdc <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8012fa2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012fa6:	f003 0301 	and.w	r3, r3, #1
 8012faa:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	d111      	bne.n	8012fd4 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8012fb0:	4b0a      	ldr	r3, [pc, #40]	; (8012fdc <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8012fb2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012fb6:	f003 0304 	and.w	r3, r3, #4
 8012fba:	b2db      	uxtb	r3, r3
 8012fbc:	2b00      	cmp	r3, #0
 8012fbe:	d009      	beq.n	8012fd4 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8012fc0:	4b06      	ldr	r3, [pc, #24]	; (8012fdc <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8012fc2:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012fc6:	f023 0302 	bic.w	r3, r3, #2
 8012fca:	4a04      	ldr	r2, [pc, #16]	; (8012fdc <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8012fcc:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 8012fd0:	2301      	movs	r3, #1
 8012fd2:	e000      	b.n	8012fd6 <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 8012fd4:	2300      	movs	r3, #0
}
 8012fd6:	4618      	mov	r0, r3
 8012fd8:	bd80      	pop	{r7, pc}
 8012fda:	bf00      	nop
 8012fdc:	200009d4 	.word	0x200009d4

08012fe0 <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 8012fe0:	b480      	push	{r7}
 8012fe2:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 8012fe4:	4b0d      	ldr	r3, [pc, #52]	; (801301c <LoRaMacCheckForRxAbort+0x3c>)
 8012fe6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012fea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d00f      	beq.n	8013012 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 8012ff2:	4b0a      	ldr	r3, [pc, #40]	; (801301c <LoRaMacCheckForRxAbort+0x3c>)
 8012ff4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012ff8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8012ffc:	4a07      	ldr	r2, [pc, #28]	; (801301c <LoRaMacCheckForRxAbort+0x3c>)
 8012ffe:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8013002:	4b06      	ldr	r3, [pc, #24]	; (801301c <LoRaMacCheckForRxAbort+0x3c>)
 8013004:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013008:	f023 0302 	bic.w	r3, r3, #2
 801300c:	4a03      	ldr	r2, [pc, #12]	; (801301c <LoRaMacCheckForRxAbort+0x3c>)
 801300e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 8013012:	bf00      	nop
 8013014:	46bd      	mov	sp, r7
 8013016:	bc80      	pop	{r7}
 8013018:	4770      	bx	lr
 801301a:	bf00      	nop
 801301c:	200009d4 	.word	0x200009d4

08013020 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 8013020:	b580      	push	{r7, lr}
 8013022:	b082      	sub	sp, #8
 8013024:	af00      	add	r7, sp, #0
 8013026:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 8013028:	4818      	ldr	r0, [pc, #96]	; (801308c <OnTxDelayedTimerEvent+0x6c>)
 801302a:	f00d f87b 	bl	8020124 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 801302e:	4b18      	ldr	r3, [pc, #96]	; (8013090 <OnTxDelayedTimerEvent+0x70>)
 8013030:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013034:	f023 0320 	bic.w	r3, r3, #32
 8013038:	4a15      	ldr	r2, [pc, #84]	; (8013090 <OnTxDelayedTimerEvent+0x70>)
 801303a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 801303e:	2001      	movs	r0, #1
 8013040:	f001 f9a8 	bl	8014394 <ScheduleTx>
 8013044:	4603      	mov	r3, r0
 8013046:	2b00      	cmp	r3, #0
 8013048:	d01a      	beq.n	8013080 <OnTxDelayedTimerEvent+0x60>
 801304a:	2b0b      	cmp	r3, #11
 801304c:	d018      	beq.n	8013080 <OnTxDelayedTimerEvent+0x60>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801304e:	4b10      	ldr	r3, [pc, #64]	; (8013090 <OnTxDelayedTimerEvent+0x70>)
 8013050:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013054:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8013058:	b2da      	uxtb	r2, r3
 801305a:	4b0d      	ldr	r3, [pc, #52]	; (8013090 <OnTxDelayedTimerEvent+0x70>)
 801305c:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 8013060:	4b0b      	ldr	r3, [pc, #44]	; (8013090 <OnTxDelayedTimerEvent+0x70>)
 8013062:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 8013066:	4b0a      	ldr	r3, [pc, #40]	; (8013090 <OnTxDelayedTimerEvent+0x70>)
 8013068:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 801306c:	4b08      	ldr	r3, [pc, #32]	; (8013090 <OnTxDelayedTimerEvent+0x70>)
 801306e:	2209      	movs	r2, #9
 8013070:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 8013074:	2009      	movs	r0, #9
 8013076:	f004 fb35 	bl	80176e4 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 801307a:	f001 fff9 	bl	8015070 <StopRetransmission>
            break;
 801307e:	e000      	b.n	8013082 <OnTxDelayedTimerEvent+0x62>
            break;
 8013080:	bf00      	nop
        }
    }
}
 8013082:	bf00      	nop
 8013084:	3708      	adds	r7, #8
 8013086:	46bd      	mov	sp, r7
 8013088:	bd80      	pop	{r7, pc}
 801308a:	bf00      	nop
 801308c:	20000d3c 	.word	0x20000d3c
 8013090:	200009d4 	.word	0x200009d4

08013094 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 8013094:	b580      	push	{r7, lr}
 8013096:	b082      	sub	sp, #8
 8013098:	af00      	add	r7, sp, #0
 801309a:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 801309c:	4b17      	ldr	r3, [pc, #92]	; (80130fc <OnRxWindow1TimerEvent+0x68>)
 801309e:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 80130a2:	4b16      	ldr	r3, [pc, #88]	; (80130fc <OnRxWindow1TimerEvent+0x68>)
 80130a4:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = MacCtx.NvmCtx->MacParams.Rx1DrOffset;
 80130a8:	4b14      	ldr	r3, [pc, #80]	; (80130fc <OnRxWindow1TimerEvent+0x68>)
 80130aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80130ae:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80130b2:	b25a      	sxtb	r2, r3
 80130b4:	4b11      	ldr	r3, [pc, #68]	; (80130fc <OnRxWindow1TimerEvent+0x68>)
 80130b6:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80130ba:	4b10      	ldr	r3, [pc, #64]	; (80130fc <OnRxWindow1TimerEvent+0x68>)
 80130bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80130c0:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 80130c4:	4b0d      	ldr	r3, [pc, #52]	; (80130fc <OnRxWindow1TimerEvent+0x68>)
 80130c6:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 80130ca:	4b0c      	ldr	r3, [pc, #48]	; (80130fc <OnRxWindow1TimerEvent+0x68>)
 80130cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80130d0:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 80130d4:	4b09      	ldr	r3, [pc, #36]	; (80130fc <OnRxWindow1TimerEvent+0x68>)
 80130d6:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 80130da:	4b08      	ldr	r3, [pc, #32]	; (80130fc <OnRxWindow1TimerEvent+0x68>)
 80130dc:	2200      	movs	r2, #0
 80130de:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 80130e2:	4b06      	ldr	r3, [pc, #24]	; (80130fc <OnRxWindow1TimerEvent+0x68>)
 80130e4:	2200      	movs	r2, #0
 80130e6:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 80130ea:	4905      	ldr	r1, [pc, #20]	; (8013100 <OnRxWindow1TimerEvent+0x6c>)
 80130ec:	4805      	ldr	r0, [pc, #20]	; (8013104 <OnRxWindow1TimerEvent+0x70>)
 80130ee:	f001 fb91 	bl	8014814 <RxWindowSetup>
}
 80130f2:	bf00      	nop
 80130f4:	3708      	adds	r7, #8
 80130f6:	46bd      	mov	sp, r7
 80130f8:	bd80      	pop	{r7, pc}
 80130fa:	bf00      	nop
 80130fc:	200009d4 	.word	0x200009d4
 8013100:	20000d8c 	.word	0x20000d8c
 8013104:	20000d54 	.word	0x20000d54

08013108 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 8013108:	b580      	push	{r7, lr}
 801310a:	b082      	sub	sp, #8
 801310c:	af00      	add	r7, sp, #0
 801310e:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8013110:	4b19      	ldr	r3, [pc, #100]	; (8013178 <OnRxWindow2TimerEvent+0x70>)
 8013112:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8013116:	2b00      	cmp	r3, #0
 8013118:	d02a      	beq.n	8013170 <OnRxWindow2TimerEvent+0x68>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 801311a:	4b17      	ldr	r3, [pc, #92]	; (8013178 <OnRxWindow2TimerEvent+0x70>)
 801311c:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8013120:	4b15      	ldr	r3, [pc, #84]	; (8013178 <OnRxWindow2TimerEvent+0x70>)
 8013122:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 8013126:	4b14      	ldr	r3, [pc, #80]	; (8013178 <OnRxWindow2TimerEvent+0x70>)
 8013128:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801312c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8013130:	4a11      	ldr	r2, [pc, #68]	; (8013178 <OnRxWindow2TimerEvent+0x70>)
 8013132:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8013136:	4b10      	ldr	r3, [pc, #64]	; (8013178 <OnRxWindow2TimerEvent+0x70>)
 8013138:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801313c:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 8013140:	4b0d      	ldr	r3, [pc, #52]	; (8013178 <OnRxWindow2TimerEvent+0x70>)
 8013142:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8013146:	4b0c      	ldr	r3, [pc, #48]	; (8013178 <OnRxWindow2TimerEvent+0x70>)
 8013148:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801314c:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8013150:	4b09      	ldr	r3, [pc, #36]	; (8013178 <OnRxWindow2TimerEvent+0x70>)
 8013152:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 8013156:	4b08      	ldr	r3, [pc, #32]	; (8013178 <OnRxWindow2TimerEvent+0x70>)
 8013158:	2200      	movs	r2, #0
 801315a:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 801315e:	4b06      	ldr	r3, [pc, #24]	; (8013178 <OnRxWindow2TimerEvent+0x70>)
 8013160:	2201      	movs	r2, #1
 8013162:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 8013166:	4905      	ldr	r1, [pc, #20]	; (801317c <OnRxWindow2TimerEvent+0x74>)
 8013168:	4805      	ldr	r0, [pc, #20]	; (8013180 <OnRxWindow2TimerEvent+0x78>)
 801316a:	f001 fb53 	bl	8014814 <RxWindowSetup>
 801316e:	e000      	b.n	8013172 <OnRxWindow2TimerEvent+0x6a>
        return;
 8013170:	bf00      	nop
}
 8013172:	3708      	adds	r7, #8
 8013174:	46bd      	mov	sp, r7
 8013176:	bd80      	pop	{r7, pc}
 8013178:	200009d4 	.word	0x200009d4
 801317c:	20000da0 	.word	0x20000da0
 8013180:	20000d6c 	.word	0x20000d6c

08013184 <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 8013184:	b580      	push	{r7, lr}
 8013186:	b082      	sub	sp, #8
 8013188:	af00      	add	r7, sp, #0
 801318a:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 801318c:	4816      	ldr	r0, [pc, #88]	; (80131e8 <OnAckTimeoutTimerEvent+0x64>)
 801318e:	f00c ffc9 	bl	8020124 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 8013192:	4b16      	ldr	r3, [pc, #88]	; (80131ec <OnAckTimeoutTimerEvent+0x68>)
 8013194:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8013198:	2b00      	cmp	r3, #0
 801319a:	d003      	beq.n	80131a4 <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 801319c:	4b13      	ldr	r3, [pc, #76]	; (80131ec <OnAckTimeoutTimerEvent+0x68>)
 801319e:	2201      	movs	r2, #1
 80131a0:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 80131a4:	4b11      	ldr	r3, [pc, #68]	; (80131ec <OnAckTimeoutTimerEvent+0x68>)
 80131a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80131aa:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80131ae:	2b02      	cmp	r3, #2
 80131b0:	d106      	bne.n	80131c0 <OnAckTimeoutTimerEvent+0x3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 80131b2:	4a0e      	ldr	r2, [pc, #56]	; (80131ec <OnAckTimeoutTimerEvent+0x68>)
 80131b4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80131b8:	f043 0320 	orr.w	r3, r3, #32
 80131bc:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80131c0:	4b0a      	ldr	r3, [pc, #40]	; (80131ec <OnAckTimeoutTimerEvent+0x68>)
 80131c2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80131c6:	2b00      	cmp	r3, #0
 80131c8:	d00a      	beq.n	80131e0 <OnAckTimeoutTimerEvent+0x5c>
 80131ca:	4b08      	ldr	r3, [pc, #32]	; (80131ec <OnAckTimeoutTimerEvent+0x68>)
 80131cc:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80131d0:	68db      	ldr	r3, [r3, #12]
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	d004      	beq.n	80131e0 <OnAckTimeoutTimerEvent+0x5c>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 80131d6:	4b05      	ldr	r3, [pc, #20]	; (80131ec <OnAckTimeoutTimerEvent+0x68>)
 80131d8:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80131dc:	68db      	ldr	r3, [r3, #12]
 80131de:	4798      	blx	r3
    }
}
 80131e0:	bf00      	nop
 80131e2:	3708      	adds	r7, #8
 80131e4:	46bd      	mov	sp, r7
 80131e6:	bd80      	pop	{r7, pc}
 80131e8:	20000dcc 	.word	0x20000dcc
 80131ec:	200009d4 	.word	0x200009d4

080131f0 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 80131f0:	b580      	push	{r7, lr}
 80131f2:	b084      	sub	sp, #16
 80131f4:	af00      	add	r7, sp, #0
 80131f6:	60ba      	str	r2, [r7, #8]
 80131f8:	607b      	str	r3, [r7, #4]
 80131fa:	4603      	mov	r3, r0
 80131fc:	73fb      	strb	r3, [r7, #15]
 80131fe:	460b      	mov	r3, r1
 8013200:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 8013202:	68bb      	ldr	r3, [r7, #8]
 8013204:	2b00      	cmp	r3, #0
 8013206:	d005      	beq.n	8013214 <GetFCntDown+0x24>
 8013208:	69fb      	ldr	r3, [r7, #28]
 801320a:	2b00      	cmp	r3, #0
 801320c:	d002      	beq.n	8013214 <GetFCntDown+0x24>
 801320e:	6a3b      	ldr	r3, [r7, #32]
 8013210:	2b00      	cmp	r3, #0
 8013212:	d101      	bne.n	8013218 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013214:	230a      	movs	r3, #10
 8013216:	e029      	b.n	801326c <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 8013218:	7bfb      	ldrb	r3, [r7, #15]
 801321a:	2b00      	cmp	r3, #0
 801321c:	d016      	beq.n	801324c <GetFCntDown+0x5c>
 801321e:	2b01      	cmp	r3, #1
 8013220:	d118      	bne.n	8013254 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 8013222:	79bb      	ldrb	r3, [r7, #6]
 8013224:	2b01      	cmp	r3, #1
 8013226:	d10d      	bne.n	8013244 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 8013228:	7bbb      	ldrb	r3, [r7, #14]
 801322a:	2b00      	cmp	r3, #0
 801322c:	d002      	beq.n	8013234 <GetFCntDown+0x44>
 801322e:	7bbb      	ldrb	r3, [r7, #14]
 8013230:	2b03      	cmp	r3, #3
 8013232:	d103      	bne.n	801323c <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 8013234:	69fb      	ldr	r3, [r7, #28]
 8013236:	2202      	movs	r2, #2
 8013238:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 801323a:	e00d      	b.n	8013258 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 801323c:	69fb      	ldr	r3, [r7, #28]
 801323e:	2201      	movs	r2, #1
 8013240:	701a      	strb	r2, [r3, #0]
            break;
 8013242:	e009      	b.n	8013258 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 8013244:	69fb      	ldr	r3, [r7, #28]
 8013246:	2203      	movs	r2, #3
 8013248:	701a      	strb	r2, [r3, #0]
            break;
 801324a:	e005      	b.n	8013258 <GetFCntDown+0x68>
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 801324c:	69fb      	ldr	r3, [r7, #28]
 801324e:	2204      	movs	r2, #4
 8013250:	701a      	strb	r2, [r3, #0]
            break;
 8013252:	e001      	b.n	8013258 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8013254:	2305      	movs	r3, #5
 8013256:	e009      	b.n	801326c <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 8013258:	69fb      	ldr	r3, [r7, #28]
 801325a:	7818      	ldrb	r0, [r3, #0]
 801325c:	68bb      	ldr	r3, [r7, #8]
 801325e:	89db      	ldrh	r3, [r3, #14]
 8013260:	461a      	mov	r2, r3
 8013262:	8b39      	ldrh	r1, [r7, #24]
 8013264:	6a3b      	ldr	r3, [r7, #32]
 8013266:	f004 fe71 	bl	8017f4c <LoRaMacCryptoGetFCntDown>
 801326a:	4603      	mov	r3, r0
}
 801326c:	4618      	mov	r0, r3
 801326e:	3710      	adds	r7, #16
 8013270:	46bd      	mov	sp, r7
 8013272:	bd80      	pop	{r7, pc}

08013274 <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 8013274:	b5b0      	push	{r4, r5, r7, lr}
 8013276:	b084      	sub	sp, #16
 8013278:	af00      	add	r7, sp, #0
 801327a:	4603      	mov	r3, r0
 801327c:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 801327e:	2303      	movs	r3, #3
 8013280:	73fb      	strb	r3, [r7, #15]

    switch( MacCtx.NvmCtx->DeviceClass )
 8013282:	4b71      	ldr	r3, [pc, #452]	; (8013448 <SwitchClass+0x1d4>)
 8013284:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013288:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801328c:	2b02      	cmp	r3, #2
 801328e:	f000 80c1 	beq.w	8013414 <SwitchClass+0x1a0>
 8013292:	2b02      	cmp	r3, #2
 8013294:	f300 80d2 	bgt.w	801343c <SwitchClass+0x1c8>
 8013298:	2b00      	cmp	r3, #0
 801329a:	d003      	beq.n	80132a4 <SwitchClass+0x30>
 801329c:	2b01      	cmp	r3, #1
 801329e:	f000 80a9 	beq.w	80133f4 <SwitchClass+0x180>
 80132a2:	e0cb      	b.n	801343c <SwitchClass+0x1c8>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 80132a4:	79fb      	ldrb	r3, [r7, #7]
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d10b      	bne.n	80132c2 <SwitchClass+0x4e>
            {
                // Revert back RxC parameters
                MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 80132aa:	4b67      	ldr	r3, [pc, #412]	; (8013448 <SwitchClass+0x1d4>)
 80132ac:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80132b0:	4b65      	ldr	r3, [pc, #404]	; (8013448 <SwitchClass+0x1d4>)
 80132b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80132b6:	33b0      	adds	r3, #176	; 0xb0
 80132b8:	32a8      	adds	r2, #168	; 0xa8
 80132ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80132be:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 80132c2:	79fb      	ldrb	r3, [r7, #7]
 80132c4:	2b01      	cmp	r3, #1
 80132c6:	d10e      	bne.n	80132e6 <SwitchClass+0x72>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 80132c8:	79fb      	ldrb	r3, [r7, #7]
 80132ca:	4618      	mov	r0, r3
 80132cc:	f003 fd26 	bl	8016d1c <LoRaMacClassBSwitchClass>
 80132d0:	4603      	mov	r3, r0
 80132d2:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 80132d4:	7bfb      	ldrb	r3, [r7, #15]
 80132d6:	2b00      	cmp	r3, #0
 80132d8:	d105      	bne.n	80132e6 <SwitchClass+0x72>
                {
                    MacCtx.NvmCtx->DeviceClass = deviceClass;
 80132da:	4b5b      	ldr	r3, [pc, #364]	; (8013448 <SwitchClass+0x1d4>)
 80132dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80132e0:	79fa      	ldrb	r2, [r7, #7]
 80132e2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
                }
            }

            if( deviceClass == CLASS_C )
 80132e6:	79fb      	ldrb	r3, [r7, #7]
 80132e8:	2b02      	cmp	r3, #2
 80132ea:	f040 80a2 	bne.w	8013432 <SwitchClass+0x1be>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 80132ee:	4b56      	ldr	r3, [pc, #344]	; (8013448 <SwitchClass+0x1d4>)
 80132f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80132f4:	79fa      	ldrb	r2, [r7, #7]
 80132f6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80132fa:	4a53      	ldr	r2, [pc, #332]	; (8013448 <SwitchClass+0x1d4>)
 80132fc:	4b52      	ldr	r3, [pc, #328]	; (8013448 <SwitchClass+0x1d4>)
 80132fe:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 8013302:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 8013306:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013308:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801330a:	682b      	ldr	r3, [r5, #0]
 801330c:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 801330e:	4b4e      	ldr	r3, [pc, #312]	; (8013448 <SwitchClass+0x1d4>)
 8013310:	2202      	movs	r2, #2
 8013312:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013316:	2300      	movs	r3, #0
 8013318:	73bb      	strb	r3, [r7, #14]
 801331a:	e05b      	b.n	80133d4 <SwitchClass+0x160>
                {
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 801331c:	4b4a      	ldr	r3, [pc, #296]	; (8013448 <SwitchClass+0x1d4>)
 801331e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8013322:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013326:	212c      	movs	r1, #44	; 0x2c
 8013328:	fb01 f303 	mul.w	r3, r1, r3
 801332c:	4413      	add	r3, r2
 801332e:	3352      	adds	r3, #82	; 0x52
 8013330:	781b      	ldrb	r3, [r3, #0]
 8013332:	2b00      	cmp	r3, #0
 8013334:	d048      	beq.n	80133c8 <SwitchClass+0x154>
                    {
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 8013336:	4b44      	ldr	r3, [pc, #272]	; (8013448 <SwitchClass+0x1d4>)
 8013338:	f8d3 1484 	ldr.w	r1, [r3, #1156]	; 0x484
 801333c:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8013340:	4b41      	ldr	r3, [pc, #260]	; (8013448 <SwitchClass+0x1d4>)
 8013342:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013346:	202c      	movs	r0, #44	; 0x2c
 8013348:	fb00 f202 	mul.w	r2, r0, r2
 801334c:	440a      	add	r2, r1
 801334e:	3268      	adds	r2, #104	; 0x68
 8013350:	6812      	ldr	r2, [r2, #0]
 8013352:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 8013356:	4b3c      	ldr	r3, [pc, #240]	; (8013448 <SwitchClass+0x1d4>)
 8013358:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801335c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013360:	212c      	movs	r1, #44	; 0x2c
 8013362:	fb01 f303 	mul.w	r3, r1, r3
 8013366:	4413      	add	r3, r2
 8013368:	336c      	adds	r3, #108	; 0x6c
 801336a:	f993 2000 	ldrsb.w	r2, [r3]
 801336e:	4b36      	ldr	r3, [pc, #216]	; (8013448 <SwitchClass+0x1d4>)
 8013370:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013374:	b2d2      	uxtb	r2, r2
 8013376:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 801337a:	4b33      	ldr	r3, [pc, #204]	; (8013448 <SwitchClass+0x1d4>)
 801337c:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8013380:	4b31      	ldr	r3, [pc, #196]	; (8013448 <SwitchClass+0x1d4>)
 8013382:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 8013386:	4b30      	ldr	r3, [pc, #192]	; (8013448 <SwitchClass+0x1d4>)
 8013388:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801338c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8013390:	4a2d      	ldr	r2, [pc, #180]	; (8013448 <SwitchClass+0x1d4>)
 8013392:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8013396:	4b2c      	ldr	r3, [pc, #176]	; (8013448 <SwitchClass+0x1d4>)
 8013398:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801339c:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 80133a0:	4b29      	ldr	r3, [pc, #164]	; (8013448 <SwitchClass+0x1d4>)
 80133a2:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 80133a6:	4b28      	ldr	r3, [pc, #160]	; (8013448 <SwitchClass+0x1d4>)
 80133a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80133ac:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 80133b0:	4b25      	ldr	r3, [pc, #148]	; (8013448 <SwitchClass+0x1d4>)
 80133b2:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 80133b6:	4b24      	ldr	r3, [pc, #144]	; (8013448 <SwitchClass+0x1d4>)
 80133b8:	2203      	movs	r2, #3
 80133ba:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 80133be:	4b22      	ldr	r3, [pc, #136]	; (8013448 <SwitchClass+0x1d4>)
 80133c0:	2201      	movs	r2, #1
 80133c2:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 80133c6:	e009      	b.n	80133dc <SwitchClass+0x168>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80133c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80133cc:	b2db      	uxtb	r3, r3
 80133ce:	3301      	adds	r3, #1
 80133d0:	b2db      	uxtb	r3, r3
 80133d2:	73bb      	strb	r3, [r7, #14]
 80133d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80133d8:	2b00      	cmp	r3, #0
 80133da:	dd9f      	ble.n	801331c <SwitchClass+0xa8>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 80133dc:	4b1a      	ldr	r3, [pc, #104]	; (8013448 <SwitchClass+0x1d4>)
 80133de:	2200      	movs	r2, #0
 80133e0:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 80133e4:	4b19      	ldr	r3, [pc, #100]	; (801344c <SwitchClass+0x1d8>)
 80133e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80133e8:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 80133ea:	f001 fa43 	bl	8014874 <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 80133ee:	2300      	movs	r3, #0
 80133f0:	73fb      	strb	r3, [r7, #15]
            }
            break;
 80133f2:	e01e      	b.n	8013432 <SwitchClass+0x1be>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 80133f4:	79fb      	ldrb	r3, [r7, #7]
 80133f6:	4618      	mov	r0, r3
 80133f8:	f003 fc90 	bl	8016d1c <LoRaMacClassBSwitchClass>
 80133fc:	4603      	mov	r3, r0
 80133fe:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 8013400:	7bfb      	ldrb	r3, [r7, #15]
 8013402:	2b00      	cmp	r3, #0
 8013404:	d117      	bne.n	8013436 <SwitchClass+0x1c2>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 8013406:	4b10      	ldr	r3, [pc, #64]	; (8013448 <SwitchClass+0x1d4>)
 8013408:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801340c:	79fa      	ldrb	r2, [r7, #7]
 801340e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
            }
            break;
 8013412:	e010      	b.n	8013436 <SwitchClass+0x1c2>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 8013414:	79fb      	ldrb	r3, [r7, #7]
 8013416:	2b00      	cmp	r3, #0
 8013418:	d10f      	bne.n	801343a <SwitchClass+0x1c6>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 801341a:	4b0b      	ldr	r3, [pc, #44]	; (8013448 <SwitchClass+0x1d4>)
 801341c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013420:	79fa      	ldrb	r2, [r7, #7]
 8013422:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 8013426:	4b09      	ldr	r3, [pc, #36]	; (801344c <SwitchClass+0x1d8>)
 8013428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801342a:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 801342c:	2300      	movs	r3, #0
 801342e:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8013430:	e003      	b.n	801343a <SwitchClass+0x1c6>
            break;
 8013432:	bf00      	nop
 8013434:	e002      	b.n	801343c <SwitchClass+0x1c8>
            break;
 8013436:	bf00      	nop
 8013438:	e000      	b.n	801343c <SwitchClass+0x1c8>
            break;
 801343a:	bf00      	nop
        }
    }

    return status;
 801343c:	7bfb      	ldrb	r3, [r7, #15]
}
 801343e:	4618      	mov	r0, r3
 8013440:	3710      	adds	r7, #16
 8013442:	46bd      	mov	sp, r7
 8013444:	bdb0      	pop	{r4, r5, r7, pc}
 8013446:	bf00      	nop
 8013448:	200009d4 	.word	0x200009d4
 801344c:	08022b34 	.word	0x08022b34

08013450 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 8013450:	b580      	push	{r7, lr}
 8013452:	b086      	sub	sp, #24
 8013454:	af00      	add	r7, sp, #0
 8013456:	4603      	mov	r3, r0
 8013458:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801345a:	4b12      	ldr	r3, [pc, #72]	; (80134a4 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 801345c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013460:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8013464:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 8013466:	79fb      	ldrb	r3, [r7, #7]
 8013468:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 801346a:	230d      	movs	r3, #13
 801346c:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 801346e:	4b0d      	ldr	r3, [pc, #52]	; (80134a4 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 8013470:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013474:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 8013478:	2b00      	cmp	r3, #0
 801347a:	d001      	beq.n	8013480 <GetMaxAppPayloadWithoutFOptsLength+0x30>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 801347c:	230e      	movs	r3, #14
 801347e:	743b      	strb	r3, [r7, #16]
    }

    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013480:	4b08      	ldr	r3, [pc, #32]	; (80134a4 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 8013482:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013486:	781b      	ldrb	r3, [r3, #0]
 8013488:	f107 0210 	add.w	r2, r7, #16
 801348c:	4611      	mov	r1, r2
 801348e:	4618      	mov	r0, r3
 8013490:	f005 fbb9 	bl	8018c06 <RegionGetPhyParam>
 8013494:	4603      	mov	r3, r0
 8013496:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8013498:	68fb      	ldr	r3, [r7, #12]
 801349a:	b2db      	uxtb	r3, r3
}
 801349c:	4618      	mov	r0, r3
 801349e:	3718      	adds	r7, #24
 80134a0:	46bd      	mov	sp, r7
 80134a2:	bd80      	pop	{r7, pc}
 80134a4:	200009d4 	.word	0x200009d4

080134a8 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 80134a8:	b580      	push	{r7, lr}
 80134aa:	b084      	sub	sp, #16
 80134ac:	af00      	add	r7, sp, #0
 80134ae:	4603      	mov	r3, r0
 80134b0:	71fb      	strb	r3, [r7, #7]
 80134b2:	460b      	mov	r3, r1
 80134b4:	71bb      	strb	r3, [r7, #6]
 80134b6:	4613      	mov	r3, r2
 80134b8:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 80134ba:	2300      	movs	r3, #0
 80134bc:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 80134be:	2300      	movs	r3, #0
 80134c0:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 80134c2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80134c6:	4618      	mov	r0, r3
 80134c8:	f7ff ffc2 	bl	8013450 <GetMaxAppPayloadWithoutFOptsLength>
 80134cc:	4603      	mov	r3, r0
 80134ce:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 80134d0:	79fb      	ldrb	r3, [r7, #7]
 80134d2:	b29a      	uxth	r2, r3
 80134d4:	797b      	ldrb	r3, [r7, #5]
 80134d6:	b29b      	uxth	r3, r3
 80134d8:	4413      	add	r3, r2
 80134da:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 80134dc:	89ba      	ldrh	r2, [r7, #12]
 80134de:	89fb      	ldrh	r3, [r7, #14]
 80134e0:	429a      	cmp	r2, r3
 80134e2:	d804      	bhi.n	80134ee <ValidatePayloadLength+0x46>
 80134e4:	89bb      	ldrh	r3, [r7, #12]
 80134e6:	2bff      	cmp	r3, #255	; 0xff
 80134e8:	d801      	bhi.n	80134ee <ValidatePayloadLength+0x46>
    {
        return true;
 80134ea:	2301      	movs	r3, #1
 80134ec:	e000      	b.n	80134f0 <ValidatePayloadLength+0x48>
    }
    return false;
 80134ee:	2300      	movs	r3, #0
}
 80134f0:	4618      	mov	r0, r3
 80134f2:	3710      	adds	r7, #16
 80134f4:	46bd      	mov	sp, r7
 80134f6:	bd80      	pop	{r7, pc}

080134f8 <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 80134f8:	b480      	push	{r7}
 80134fa:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 80134fc:	4a05      	ldr	r2, [pc, #20]	; (8013514 <SetMlmeScheduleUplinkIndication+0x1c>)
 80134fe:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8013502:	f043 0310 	orr.w	r3, r3, #16
 8013506:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 801350a:	bf00      	nop
 801350c:	46bd      	mov	sp, r7
 801350e:	bc80      	pop	{r7}
 8013510:	4770      	bx	lr
 8013512:	bf00      	nop
 8013514:	200009d4 	.word	0x200009d4

08013518 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 8013518:	b590      	push	{r4, r7, lr}
 801351a:	b0a5      	sub	sp, #148	; 0x94
 801351c:	af02      	add	r7, sp, #8
 801351e:	6078      	str	r0, [r7, #4]
 8013520:	4608      	mov	r0, r1
 8013522:	4611      	mov	r1, r2
 8013524:	461a      	mov	r2, r3
 8013526:	4603      	mov	r3, r0
 8013528:	70fb      	strb	r3, [r7, #3]
 801352a:	460b      	mov	r3, r1
 801352c:	70bb      	strb	r3, [r7, #2]
 801352e:	4613      	mov	r3, r2
 8013530:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 8013532:	2300      	movs	r3, #0
 8013534:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 8013538:	2300      	movs	r3, #0
 801353a:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 801353e:	2300      	movs	r3, #0
 8013540:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

    while( macIndex < commandsSize )
 8013544:	f000 bca5 	b.w	8013e92 <ProcessMacCommands+0x97a>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 8013548:	78fb      	ldrb	r3, [r7, #3]
 801354a:	687a      	ldr	r2, [r7, #4]
 801354c:	4413      	add	r3, r2
 801354e:	781b      	ldrb	r3, [r3, #0]
 8013550:	4618      	mov	r0, r3
 8013552:	f003 fef1 	bl	8017338 <LoRaMacCommandsGetCmdSize>
 8013556:	4603      	mov	r3, r0
 8013558:	461a      	mov	r2, r3
 801355a:	78fb      	ldrb	r3, [r7, #3]
 801355c:	441a      	add	r2, r3
 801355e:	78bb      	ldrb	r3, [r7, #2]
 8013560:	429a      	cmp	r2, r3
 8013562:	f300 849c 	bgt.w	8013e9e <ProcessMacCommands+0x986>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 8013566:	78fb      	ldrb	r3, [r7, #3]
 8013568:	1c5a      	adds	r2, r3, #1
 801356a:	70fa      	strb	r2, [r7, #3]
 801356c:	461a      	mov	r2, r3
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	4413      	add	r3, r2
 8013572:	781b      	ldrb	r3, [r3, #0]
 8013574:	3b02      	subs	r3, #2
 8013576:	2b11      	cmp	r3, #17
 8013578:	f200 8493 	bhi.w	8013ea2 <ProcessMacCommands+0x98a>
 801357c:	a201      	add	r2, pc, #4	; (adr r2, 8013584 <ProcessMacCommands+0x6c>)
 801357e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013582:	bf00      	nop
 8013584:	080135cd 	.word	0x080135cd
 8013588:	0801360f 	.word	0x0801360f
 801358c:	08013753 	.word	0x08013753
 8013590:	0801379f 	.word	0x0801379f
 8013594:	080138a9 	.word	0x080138a9
 8013598:	08013901 	.word	0x08013901
 801359c:	080139b3 	.word	0x080139b3
 80135a0:	08013a1d 	.word	0x08013a1d
 80135a4:	08013b1f 	.word	0x08013b1f
 80135a8:	08013ea3 	.word	0x08013ea3
 80135ac:	08013ea3 	.word	0x08013ea3
 80135b0:	08013bbd 	.word	0x08013bbd
 80135b4:	08013ea3 	.word	0x08013ea3
 80135b8:	08013ea3 	.word	0x08013ea3
 80135bc:	08013cd3 	.word	0x08013cd3
 80135c0:	08013d07 	.word	0x08013d07
 80135c4:	08013d97 	.word	0x08013d97
 80135c8:	08013e0d 	.word	0x08013e0d
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 80135cc:	2004      	movs	r0, #4
 80135ce:	f004 f8bd 	bl	801774c <LoRaMacConfirmQueueIsCmdActive>
 80135d2:	4603      	mov	r3, r0
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	f000 845c 	beq.w	8013e92 <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 80135da:	2104      	movs	r1, #4
 80135dc:	2000      	movs	r0, #0
 80135de:	f004 f829 	bl	8017634 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 80135e2:	78fb      	ldrb	r3, [r7, #3]
 80135e4:	1c5a      	adds	r2, r3, #1
 80135e6:	70fa      	strb	r2, [r7, #3]
 80135e8:	461a      	mov	r2, r3
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	4413      	add	r3, r2
 80135ee:	781a      	ldrb	r2, [r3, #0]
 80135f0:	4bc1      	ldr	r3, [pc, #772]	; (80138f8 <ProcessMacCommands+0x3e0>)
 80135f2:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 80135f6:	78fb      	ldrb	r3, [r7, #3]
 80135f8:	1c5a      	adds	r2, r3, #1
 80135fa:	70fa      	strb	r2, [r7, #3]
 80135fc:	461a      	mov	r2, r3
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	4413      	add	r3, r2
 8013602:	781a      	ldrb	r2, [r3, #0]
 8013604:	4bbc      	ldr	r3, [pc, #752]	; (80138f8 <ProcessMacCommands+0x3e0>)
 8013606:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
                }
                break;
 801360a:	f000 bc42 	b.w	8013e92 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 801360e:	2300      	movs	r3, #0
 8013610:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 8013614:	2300      	movs	r3, #0
 8013616:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 801361a:	2300      	movs	r3, #0
 801361c:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 8013620:	2300      	movs	r3, #0
 8013622:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

                if( adrBlockFound == false )
 8013626:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 801362a:	f083 0301 	eor.w	r3, r3, #1
 801362e:	b2db      	uxtb	r3, r3
 8013630:	2b00      	cmp	r3, #0
 8013632:	f000 808c 	beq.w	801374e <ProcessMacCommands+0x236>
                {
                    adrBlockFound = true;
 8013636:	2301      	movs	r3, #1
 8013638:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 801363c:	78fb      	ldrb	r3, [r7, #3]
 801363e:	3b01      	subs	r3, #1
 8013640:	687a      	ldr	r2, [r7, #4]
 8013642:	4413      	add	r3, r2
 8013644:	65fb      	str	r3, [r7, #92]	; 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8013646:	78ba      	ldrb	r2, [r7, #2]
 8013648:	78fb      	ldrb	r3, [r7, #3]
 801364a:	1ad3      	subs	r3, r2, r3
 801364c:	b2db      	uxtb	r3, r3
 801364e:	3301      	adds	r3, #1
 8013650:	b2db      	uxtb	r3, r3
 8013652:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 8013656:	4ba8      	ldr	r3, [pc, #672]	; (80138f8 <ProcessMacCommands+0x3e0>)
 8013658:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801365c:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8013660:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8013664:	4ba4      	ldr	r3, [pc, #656]	; (80138f8 <ProcessMacCommands+0x3e0>)
 8013666:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801366a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 801366e:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8013672:	4ba1      	ldr	r3, [pc, #644]	; (80138f8 <ProcessMacCommands+0x3e0>)
 8013674:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013678:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 801367c:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8013680:	4b9d      	ldr	r3, [pc, #628]	; (80138f8 <ProcessMacCommands+0x3e0>)
 8013682:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013686:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 801368a:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 801368e:	4b9a      	ldr	r3, [pc, #616]	; (80138f8 <ProcessMacCommands+0x3e0>)
 8013690:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013694:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8013698:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 801369c:	4b96      	ldr	r3, [pc, #600]	; (80138f8 <ProcessMacCommands+0x3e0>)
 801369e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80136a2:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80136a6:	65bb      	str	r3, [r7, #88]	; 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 80136a8:	4b93      	ldr	r3, [pc, #588]	; (80138f8 <ProcessMacCommands+0x3e0>)
 80136aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80136ae:	7818      	ldrb	r0, [r3, #0]
 80136b0:	f107 0456 	add.w	r4, r7, #86	; 0x56
 80136b4:	f107 0257 	add.w	r2, r7, #87	; 0x57
 80136b8:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80136bc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80136c0:	9301      	str	r3, [sp, #4]
 80136c2:	f107 0355 	add.w	r3, r7, #85	; 0x55
 80136c6:	9300      	str	r3, [sp, #0]
 80136c8:	4623      	mov	r3, r4
 80136ca:	f005 fbbf 	bl	8018e4c <RegionLinkAdrReq>
 80136ce:	4603      	mov	r3, r0
 80136d0:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 80136d4:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80136d8:	f003 0307 	and.w	r3, r3, #7
 80136dc:	2b07      	cmp	r3, #7
 80136de:	d114      	bne.n	801370a <ProcessMacCommands+0x1f2>
                    {
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 80136e0:	4b85      	ldr	r3, [pc, #532]	; (80138f8 <ProcessMacCommands+0x3e0>)
 80136e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80136e6:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 80136ea:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 80136ee:	4b82      	ldr	r3, [pc, #520]	; (80138f8 <ProcessMacCommands+0x3e0>)
 80136f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80136f4:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 80136f8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 80136fc:	4b7e      	ldr	r3, [pc, #504]	; (80138f8 <ProcessMacCommands+0x3e0>)
 80136fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013702:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 8013706:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 801370a:	2300      	movs	r3, #0
 801370c:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8013710:	e00b      	b.n	801372a <ProcessMacCommands+0x212>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 8013712:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 8013716:	2201      	movs	r2, #1
 8013718:	4619      	mov	r1, r3
 801371a:	2003      	movs	r0, #3
 801371c:	f003 fcb4 	bl	8017088 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8013720:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8013724:	3301      	adds	r3, #1
 8013726:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 801372a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801372e:	4a73      	ldr	r2, [pc, #460]	; (80138fc <ProcessMacCommands+0x3e4>)
 8013730:	fba2 2303 	umull	r2, r3, r2, r3
 8013734:	089b      	lsrs	r3, r3, #2
 8013736:	b2db      	uxtb	r3, r3
 8013738:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 801373c:	429a      	cmp	r2, r3
 801373e:	d3e8      	bcc.n	8013712 <ProcessMacCommands+0x1fa>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 8013740:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 8013744:	78fb      	ldrb	r3, [r7, #3]
 8013746:	4413      	add	r3, r2
 8013748:	b2db      	uxtb	r3, r3
 801374a:	3b01      	subs	r3, #1
 801374c:	70fb      	strb	r3, [r7, #3]
                }
                break;
 801374e:	bf00      	nop
 8013750:	e39f      	b.n	8013e92 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 8013752:	78fb      	ldrb	r3, [r7, #3]
 8013754:	1c5a      	adds	r2, r3, #1
 8013756:	70fa      	strb	r2, [r7, #3]
 8013758:	461a      	mov	r2, r3
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	4413      	add	r3, r2
 801375e:	781a      	ldrb	r2, [r3, #0]
 8013760:	4b65      	ldr	r3, [pc, #404]	; (80138f8 <ProcessMacCommands+0x3e0>)
 8013762:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013766:	f002 020f 	and.w	r2, r2, #15
 801376a:	b2d2      	uxtb	r2, r2
 801376c:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 8013770:	4b61      	ldr	r3, [pc, #388]	; (80138f8 <ProcessMacCommands+0x3e0>)
 8013772:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013776:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 801377a:	461a      	mov	r2, r3
 801377c:	2301      	movs	r3, #1
 801377e:	fa03 f202 	lsl.w	r2, r3, r2
 8013782:	4b5d      	ldr	r3, [pc, #372]	; (80138f8 <ProcessMacCommands+0x3e0>)
 8013784:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013788:	b292      	uxth	r2, r2
 801378a:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 801378e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013792:	2200      	movs	r2, #0
 8013794:	4619      	mov	r1, r3
 8013796:	2004      	movs	r0, #4
 8013798:	f003 fc76 	bl	8017088 <LoRaMacCommandsAddCmd>
                break;
 801379c:	e379      	b.n	8013e92 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 801379e:	2307      	movs	r3, #7
 80137a0:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 80137a4:	78fb      	ldrb	r3, [r7, #3]
 80137a6:	687a      	ldr	r2, [r7, #4]
 80137a8:	4413      	add	r3, r2
 80137aa:	781b      	ldrb	r3, [r3, #0]
 80137ac:	091b      	lsrs	r3, r3, #4
 80137ae:	b2db      	uxtb	r3, r3
 80137b0:	b25b      	sxtb	r3, r3
 80137b2:	f003 0307 	and.w	r3, r3, #7
 80137b6:	b25b      	sxtb	r3, r3
 80137b8:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 80137bc:	78fb      	ldrb	r3, [r7, #3]
 80137be:	687a      	ldr	r2, [r7, #4]
 80137c0:	4413      	add	r3, r2
 80137c2:	781b      	ldrb	r3, [r3, #0]
 80137c4:	b25b      	sxtb	r3, r3
 80137c6:	f003 030f 	and.w	r3, r3, #15
 80137ca:	b25b      	sxtb	r3, r3
 80137cc:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 80137d0:	78fb      	ldrb	r3, [r7, #3]
 80137d2:	3301      	adds	r3, #1
 80137d4:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 80137d6:	78fb      	ldrb	r3, [r7, #3]
 80137d8:	1c5a      	adds	r2, r3, #1
 80137da:	70fa      	strb	r2, [r7, #3]
 80137dc:	461a      	mov	r2, r3
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	4413      	add	r3, r2
 80137e2:	781b      	ldrb	r3, [r3, #0]
 80137e4:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80137e6:	78fb      	ldrb	r3, [r7, #3]
 80137e8:	1c5a      	adds	r2, r3, #1
 80137ea:	70fa      	strb	r2, [r7, #3]
 80137ec:	461a      	mov	r2, r3
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	4413      	add	r3, r2
 80137f2:	781b      	ldrb	r3, [r3, #0]
 80137f4:	021a      	lsls	r2, r3, #8
 80137f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80137f8:	4313      	orrs	r3, r2
 80137fa:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80137fc:	78fb      	ldrb	r3, [r7, #3]
 80137fe:	1c5a      	adds	r2, r3, #1
 8013800:	70fa      	strb	r2, [r7, #3]
 8013802:	461a      	mov	r2, r3
 8013804:	687b      	ldr	r3, [r7, #4]
 8013806:	4413      	add	r3, r2
 8013808:	781b      	ldrb	r3, [r3, #0]
 801380a:	041a      	lsls	r2, r3, #16
 801380c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801380e:	4313      	orrs	r3, r2
 8013810:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 8013812:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013814:	2264      	movs	r2, #100	; 0x64
 8013816:	fb02 f303 	mul.w	r3, r2, r3
 801381a:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 801381c:	4b36      	ldr	r3, [pc, #216]	; (80138f8 <ProcessMacCommands+0x3e0>)
 801381e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013822:	781b      	ldrb	r3, [r3, #0]
 8013824:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8013828:	4611      	mov	r1, r2
 801382a:	4618      	mov	r0, r3
 801382c:	f005 fb35 	bl	8018e9a <RegionRxParamSetupReq>
 8013830:	4603      	mov	r3, r0
 8013832:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 8013836:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801383a:	f003 0307 	and.w	r3, r3, #7
 801383e:	2b07      	cmp	r3, #7
 8013840:	d123      	bne.n	801388a <ProcessMacCommands+0x372>
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 8013842:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 8013846:	4b2c      	ldr	r3, [pc, #176]	; (80138f8 <ProcessMacCommands+0x3e0>)
 8013848:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801384c:	b2d2      	uxtb	r2, r2
 801384e:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 8013852:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 8013856:	4b28      	ldr	r3, [pc, #160]	; (80138f8 <ProcessMacCommands+0x3e0>)
 8013858:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801385c:	b2d2      	uxtb	r2, r2
 801385e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 8013862:	4b25      	ldr	r3, [pc, #148]	; (80138f8 <ProcessMacCommands+0x3e0>)
 8013864:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013868:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801386a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 801386e:	4b22      	ldr	r3, [pc, #136]	; (80138f8 <ProcessMacCommands+0x3e0>)
 8013870:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013874:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8013876:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 801387a:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 801387e:	4b1e      	ldr	r3, [pc, #120]	; (80138f8 <ProcessMacCommands+0x3e0>)
 8013880:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013884:	b2d2      	uxtb	r2, r2
 8013886:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                }
                macCmdPayload[0] = status;
 801388a:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801388e:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8013892:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013896:	2201      	movs	r2, #1
 8013898:	4619      	mov	r1, r3
 801389a:	2005      	movs	r0, #5
 801389c:	f003 fbf4 	bl	8017088 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 80138a0:	f7ff fe2a 	bl	80134f8 <SetMlmeScheduleUplinkIndication>
                break;
 80138a4:	bf00      	nop
 80138a6:	e2f4      	b.n	8013e92 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 80138a8:	23ff      	movs	r3, #255	; 0xff
 80138aa:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 80138ae:	4b12      	ldr	r3, [pc, #72]	; (80138f8 <ProcessMacCommands+0x3e0>)
 80138b0:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	d00d      	beq.n	80138d4 <ProcessMacCommands+0x3bc>
 80138b8:	4b0f      	ldr	r3, [pc, #60]	; (80138f8 <ProcessMacCommands+0x3e0>)
 80138ba:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80138be:	681b      	ldr	r3, [r3, #0]
 80138c0:	2b00      	cmp	r3, #0
 80138c2:	d007      	beq.n	80138d4 <ProcessMacCommands+0x3bc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 80138c4:	4b0c      	ldr	r3, [pc, #48]	; (80138f8 <ProcessMacCommands+0x3e0>)
 80138c6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80138ca:	681b      	ldr	r3, [r3, #0]
 80138cc:	4798      	blx	r3
 80138ce:	4603      	mov	r3, r0
 80138d0:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 80138d4:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 80138d8:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 80138dc:	787b      	ldrb	r3, [r7, #1]
 80138de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80138e2:	b2db      	uxtb	r3, r3
 80138e4:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 80138e8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80138ec:	2202      	movs	r2, #2
 80138ee:	4619      	mov	r1, r3
 80138f0:	2006      	movs	r0, #6
 80138f2:	f003 fbc9 	bl	8017088 <LoRaMacCommandsAddCmd>
                break;
 80138f6:	e2cc      	b.n	8013e92 <ProcessMacCommands+0x97a>
 80138f8:	200009d4 	.word	0x200009d4
 80138fc:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 8013900:	2303      	movs	r3, #3
 8013902:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 8013906:	78fb      	ldrb	r3, [r7, #3]
 8013908:	1c5a      	adds	r2, r3, #1
 801390a:	70fa      	strb	r2, [r7, #3]
 801390c:	461a      	mov	r2, r3
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	4413      	add	r3, r2
 8013912:	781b      	ldrb	r3, [r3, #0]
 8013914:	b25b      	sxtb	r3, r3
 8013916:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 801391a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801391e:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8013920:	78fb      	ldrb	r3, [r7, #3]
 8013922:	1c5a      	adds	r2, r3, #1
 8013924:	70fa      	strb	r2, [r7, #3]
 8013926:	461a      	mov	r2, r3
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	4413      	add	r3, r2
 801392c:	781b      	ldrb	r3, [r3, #0]
 801392e:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8013930:	78fb      	ldrb	r3, [r7, #3]
 8013932:	1c5a      	adds	r2, r3, #1
 8013934:	70fa      	strb	r2, [r7, #3]
 8013936:	461a      	mov	r2, r3
 8013938:	687b      	ldr	r3, [r7, #4]
 801393a:	4413      	add	r3, r2
 801393c:	781b      	ldrb	r3, [r3, #0]
 801393e:	021a      	lsls	r2, r3, #8
 8013940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013942:	4313      	orrs	r3, r2
 8013944:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8013946:	78fb      	ldrb	r3, [r7, #3]
 8013948:	1c5a      	adds	r2, r3, #1
 801394a:	70fa      	strb	r2, [r7, #3]
 801394c:	461a      	mov	r2, r3
 801394e:	687b      	ldr	r3, [r7, #4]
 8013950:	4413      	add	r3, r2
 8013952:	781b      	ldrb	r3, [r3, #0]
 8013954:	041a      	lsls	r2, r3, #16
 8013956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013958:	4313      	orrs	r3, r2
 801395a:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 801395c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801395e:	2264      	movs	r2, #100	; 0x64
 8013960:	fb02 f303 	mul.w	r3, r2, r3
 8013964:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 8013966:	2300      	movs	r3, #0
 8013968:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 801396a:	78fb      	ldrb	r3, [r7, #3]
 801396c:	1c5a      	adds	r2, r3, #1
 801396e:	70fa      	strb	r2, [r7, #3]
 8013970:	461a      	mov	r2, r3
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	4413      	add	r3, r2
 8013976:	781b      	ldrb	r3, [r3, #0]
 8013978:	b25b      	sxtb	r3, r3
 801397a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 801397e:	4b8d      	ldr	r3, [pc, #564]	; (8013bb4 <ProcessMacCommands+0x69c>)
 8013980:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013984:	781b      	ldrb	r3, [r3, #0]
 8013986:	f107 0244 	add.w	r2, r7, #68	; 0x44
 801398a:	4611      	mov	r1, r2
 801398c:	4618      	mov	r0, r3
 801398e:	f005 fa9f 	bl	8018ed0 <RegionNewChannelReq>
 8013992:	4603      	mov	r3, r0
 8013994:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                macCmdPayload[0] = status;
 8013998:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801399c:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 80139a0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80139a4:	2201      	movs	r2, #1
 80139a6:	4619      	mov	r1, r3
 80139a8:	2007      	movs	r0, #7
 80139aa:	f003 fb6d 	bl	8017088 <LoRaMacCommandsAddCmd>
                break;
 80139ae:	bf00      	nop
 80139b0:	e26f      	b.n	8013e92 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 80139b2:	78fb      	ldrb	r3, [r7, #3]
 80139b4:	1c5a      	adds	r2, r3, #1
 80139b6:	70fa      	strb	r2, [r7, #3]
 80139b8:	461a      	mov	r2, r3
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	4413      	add	r3, r2
 80139be:	781b      	ldrb	r3, [r3, #0]
 80139c0:	f003 030f 	and.w	r3, r3, #15
 80139c4:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 80139c8:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80139cc:	2b00      	cmp	r3, #0
 80139ce:	d104      	bne.n	80139da <ProcessMacCommands+0x4c2>
                {
                    delay++;
 80139d0:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80139d4:	3301      	adds	r3, #1
 80139d6:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 80139da:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80139de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80139e2:	fb02 f203 	mul.w	r2, r2, r3
 80139e6:	4b73      	ldr	r3, [pc, #460]	; (8013bb4 <ProcessMacCommands+0x69c>)
 80139e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80139ec:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 80139f0:	4b70      	ldr	r3, [pc, #448]	; (8013bb4 <ProcessMacCommands+0x69c>)
 80139f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80139f6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80139fa:	4b6e      	ldr	r3, [pc, #440]	; (8013bb4 <ProcessMacCommands+0x69c>)
 80139fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a00:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 8013a04:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8013a08:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013a0c:	2200      	movs	r2, #0
 8013a0e:	4619      	mov	r1, r3
 8013a10:	2008      	movs	r0, #8
 8013a12:	f003 fb39 	bl	8017088 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 8013a16:	f7ff fd6f 	bl	80134f8 <SetMlmeScheduleUplinkIndication>
                break;
 8013a1a:	e23a      	b.n	8013e92 <ProcessMacCommands+0x97a>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 8013a1c:	78fb      	ldrb	r3, [r7, #3]
 8013a1e:	1c5a      	adds	r2, r3, #1
 8013a20:	70fa      	strb	r2, [r7, #3]
 8013a22:	461a      	mov	r2, r3
 8013a24:	687b      	ldr	r3, [r7, #4]
 8013a26:	4413      	add	r3, r2
 8013a28:	781b      	ldrb	r3, [r3, #0]
 8013a2a:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 8013a2e:	2300      	movs	r3, #0
 8013a30:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 8013a34:	2300      	movs	r3, #0
 8013a36:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 8013a3a:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8013a3e:	f003 0320 	and.w	r3, r3, #32
 8013a42:	2b00      	cmp	r3, #0
 8013a44:	d002      	beq.n	8013a4c <ProcessMacCommands+0x534>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 8013a46:	2301      	movs	r3, #1
 8013a48:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 8013a4c:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8013a50:	f003 0310 	and.w	r3, r3, #16
 8013a54:	2b00      	cmp	r3, #0
 8013a56:	d002      	beq.n	8013a5e <ProcessMacCommands+0x546>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 8013a58:	2301      	movs	r3, #1
 8013a5a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8013a5e:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8013a62:	f003 030f 	and.w	r3, r3, #15
 8013a66:	b2db      	uxtb	r3, r3
 8013a68:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8013a6c:	4b51      	ldr	r3, [pc, #324]	; (8013bb4 <ProcessMacCommands+0x69c>)
 8013a6e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a72:	781b      	ldrb	r3, [r3, #0]
 8013a74:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8013a78:	4611      	mov	r1, r2
 8013a7a:	4618      	mov	r0, r3
 8013a7c:	f005 fa43 	bl	8018f06 <RegionTxParamSetupReq>
 8013a80:	4603      	mov	r3, r0
 8013a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a86:	d048      	beq.n	8013b1a <ProcessMacCommands+0x602>
                {
                    // Accept command
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8013a88:	4b4a      	ldr	r3, [pc, #296]	; (8013bb4 <ProcessMacCommands+0x69c>)
 8013a8a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a8e:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8013a92:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8013a96:	4b47      	ldr	r3, [pc, #284]	; (8013bb4 <ProcessMacCommands+0x69c>)
 8013a98:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a9c:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8013aa0:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8013aa4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8013aa8:	461a      	mov	r2, r3
 8013aaa:	4b43      	ldr	r3, [pc, #268]	; (8013bb8 <ProcessMacCommands+0x6a0>)
 8013aac:	5c9b      	ldrb	r3, [r3, r2]
 8013aae:	4a41      	ldr	r2, [pc, #260]	; (8013bb4 <ProcessMacCommands+0x69c>)
 8013ab0:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 8013ab4:	4618      	mov	r0, r3
 8013ab6:	f7ec fedd 	bl	8000874 <__aeabi_ui2f>
 8013aba:	4603      	mov	r3, r0
 8013abc:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8013ac0:	2302      	movs	r3, #2
 8013ac2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8013ac6:	4b3b      	ldr	r3, [pc, #236]	; (8013bb4 <ProcessMacCommands+0x69c>)
 8013ac8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013acc:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8013ad0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013ad4:	4b37      	ldr	r3, [pc, #220]	; (8013bb4 <ProcessMacCommands+0x69c>)
 8013ad6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013ada:	781b      	ldrb	r3, [r3, #0]
 8013adc:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8013ae0:	4611      	mov	r1, r2
 8013ae2:	4618      	mov	r0, r3
 8013ae4:	f005 f88f 	bl	8018c06 <RegionGetPhyParam>
 8013ae8:	4603      	mov	r3, r0
 8013aea:	62bb      	str	r3, [r7, #40]	; 0x28
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 8013aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013aee:	b259      	sxtb	r1, r3
 8013af0:	4b30      	ldr	r3, [pc, #192]	; (8013bb4 <ProcessMacCommands+0x69c>)
 8013af2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013af6:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 8013afa:	4b2e      	ldr	r3, [pc, #184]	; (8013bb4 <ProcessMacCommands+0x69c>)
 8013afc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013b00:	428a      	cmp	r2, r1
 8013b02:	bfb8      	it	lt
 8013b04:	460a      	movlt	r2, r1
 8013b06:	b252      	sxtb	r2, r2
 8013b08:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8013b0c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013b10:	2200      	movs	r2, #0
 8013b12:	4619      	mov	r1, r3
 8013b14:	2009      	movs	r0, #9
 8013b16:	f003 fab7 	bl	8017088 <LoRaMacCommandsAddCmd>
                }
                break;
 8013b1a:	bf00      	nop
 8013b1c:	e1b9      	b.n	8013e92 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8013b1e:	2303      	movs	r3, #3
 8013b20:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 8013b24:	78fb      	ldrb	r3, [r7, #3]
 8013b26:	1c5a      	adds	r2, r3, #1
 8013b28:	70fa      	strb	r2, [r7, #3]
 8013b2a:	461a      	mov	r2, r3
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	4413      	add	r3, r2
 8013b30:	781b      	ldrb	r3, [r3, #0]
 8013b32:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8013b36:	78fb      	ldrb	r3, [r7, #3]
 8013b38:	1c5a      	adds	r2, r3, #1
 8013b3a:	70fa      	strb	r2, [r7, #3]
 8013b3c:	461a      	mov	r2, r3
 8013b3e:	687b      	ldr	r3, [r7, #4]
 8013b40:	4413      	add	r3, r2
 8013b42:	781b      	ldrb	r3, [r3, #0]
 8013b44:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8013b46:	78fb      	ldrb	r3, [r7, #3]
 8013b48:	1c5a      	adds	r2, r3, #1
 8013b4a:	70fa      	strb	r2, [r7, #3]
 8013b4c:	461a      	mov	r2, r3
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	4413      	add	r3, r2
 8013b52:	781b      	ldrb	r3, [r3, #0]
 8013b54:	021a      	lsls	r2, r3, #8
 8013b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b58:	4313      	orrs	r3, r2
 8013b5a:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8013b5c:	78fb      	ldrb	r3, [r7, #3]
 8013b5e:	1c5a      	adds	r2, r3, #1
 8013b60:	70fa      	strb	r2, [r7, #3]
 8013b62:	461a      	mov	r2, r3
 8013b64:	687b      	ldr	r3, [r7, #4]
 8013b66:	4413      	add	r3, r2
 8013b68:	781b      	ldrb	r3, [r3, #0]
 8013b6a:	041a      	lsls	r2, r3, #16
 8013b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b6e:	4313      	orrs	r3, r2
 8013b70:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 8013b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b74:	2264      	movs	r2, #100	; 0x64
 8013b76:	fb02 f303 	mul.w	r3, r2, r3
 8013b7a:	627b      	str	r3, [r7, #36]	; 0x24

                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 8013b7c:	4b0d      	ldr	r3, [pc, #52]	; (8013bb4 <ProcessMacCommands+0x69c>)
 8013b7e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013b82:	781b      	ldrb	r3, [r3, #0]
 8013b84:	f107 0220 	add.w	r2, r7, #32
 8013b88:	4611      	mov	r1, r2
 8013b8a:	4618      	mov	r0, r3
 8013b8c:	f005 f9d6 	bl	8018f3c <RegionDlChannelReq>
 8013b90:	4603      	mov	r3, r0
 8013b92:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                macCmdPayload[0] = status;
 8013b96:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8013b9a:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8013b9e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013ba2:	2201      	movs	r2, #1
 8013ba4:	4619      	mov	r1, r3
 8013ba6:	200a      	movs	r0, #10
 8013ba8:	f003 fa6e 	bl	8017088 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 8013bac:	f7ff fca4 	bl	80134f8 <SetMlmeScheduleUplinkIndication>
                break;
 8013bb0:	bf00      	nop
 8013bb2:	e16e      	b.n	8013e92 <ProcessMacCommands+0x97a>
 8013bb4:	200009d4 	.word	0x200009d4
 8013bb8:	08022a68 	.word	0x08022a68
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 8013bbc:	200a      	movs	r0, #10
 8013bbe:	f003 fdc5 	bl	801774c <LoRaMacConfirmQueueIsCmdActive>
 8013bc2:	4603      	mov	r3, r0
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	f000 8164 	beq.w	8013e92 <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 8013bca:	210a      	movs	r1, #10
 8013bcc:	2000      	movs	r0, #0
 8013bce:	f003 fd31 	bl	8017634 <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 8013bd2:	f107 0318 	add.w	r3, r7, #24
 8013bd6:	2200      	movs	r2, #0
 8013bd8:	601a      	str	r2, [r3, #0]
 8013bda:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 8013bdc:	f107 0310 	add.w	r3, r7, #16
 8013be0:	2200      	movs	r2, #0
 8013be2:	601a      	str	r2, [r3, #0]
 8013be4:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8013be6:	f107 0308 	add.w	r3, r7, #8
 8013bea:	2200      	movs	r2, #0
 8013bec:	601a      	str	r2, [r3, #0]
 8013bee:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8013bf0:	78fb      	ldrb	r3, [r7, #3]
 8013bf2:	1c5a      	adds	r2, r3, #1
 8013bf4:	70fa      	strb	r2, [r7, #3]
 8013bf6:	461a      	mov	r2, r3
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	4413      	add	r3, r2
 8013bfc:	781b      	ldrb	r3, [r3, #0]
 8013bfe:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8013c00:	78fb      	ldrb	r3, [r7, #3]
 8013c02:	1c5a      	adds	r2, r3, #1
 8013c04:	70fa      	strb	r2, [r7, #3]
 8013c06:	461a      	mov	r2, r3
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	4413      	add	r3, r2
 8013c0c:	781b      	ldrb	r3, [r3, #0]
 8013c0e:	021a      	lsls	r2, r3, #8
 8013c10:	69bb      	ldr	r3, [r7, #24]
 8013c12:	4313      	orrs	r3, r2
 8013c14:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8013c16:	78fb      	ldrb	r3, [r7, #3]
 8013c18:	1c5a      	adds	r2, r3, #1
 8013c1a:	70fa      	strb	r2, [r7, #3]
 8013c1c:	461a      	mov	r2, r3
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	4413      	add	r3, r2
 8013c22:	781b      	ldrb	r3, [r3, #0]
 8013c24:	041a      	lsls	r2, r3, #16
 8013c26:	69bb      	ldr	r3, [r7, #24]
 8013c28:	4313      	orrs	r3, r2
 8013c2a:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8013c2c:	78fb      	ldrb	r3, [r7, #3]
 8013c2e:	1c5a      	adds	r2, r3, #1
 8013c30:	70fa      	strb	r2, [r7, #3]
 8013c32:	461a      	mov	r2, r3
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	4413      	add	r3, r2
 8013c38:	781b      	ldrb	r3, [r3, #0]
 8013c3a:	061a      	lsls	r2, r3, #24
 8013c3c:	69bb      	ldr	r3, [r7, #24]
 8013c3e:	4313      	orrs	r3, r2
 8013c40:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 8013c42:	78fb      	ldrb	r3, [r7, #3]
 8013c44:	1c5a      	adds	r2, r3, #1
 8013c46:	70fa      	strb	r2, [r7, #3]
 8013c48:	461a      	mov	r2, r3
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	4413      	add	r3, r2
 8013c4e:	781b      	ldrb	r3, [r3, #0]
 8013c50:	b21b      	sxth	r3, r3
 8013c52:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8013c54:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8013c58:	461a      	mov	r2, r3
 8013c5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013c5e:	fb03 f302 	mul.w	r3, r3, r2
 8013c62:	121b      	asrs	r3, r3, #8
 8013c64:	b21b      	sxth	r3, r3
 8013c66:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 8013c68:	f107 0310 	add.w	r3, r7, #16
 8013c6c:	f107 0218 	add.w	r2, r7, #24
 8013c70:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013c74:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8013c78:	693a      	ldr	r2, [r7, #16]
 8013c7a:	4b8c      	ldr	r3, [pc, #560]	; (8013eac <ProcessMacCommands+0x994>)
 8013c7c:	4413      	add	r3, r2
 8013c7e:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 8013c80:	f107 0308 	add.w	r3, r7, #8
 8013c84:	4618      	mov	r0, r3
 8013c86:	f00b fd5f 	bl	801f748 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 8013c8a:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 8013c8e:	4b88      	ldr	r3, [pc, #544]	; (8013eb0 <ProcessMacCommands+0x998>)
 8013c90:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 8013c94:	9200      	str	r2, [sp, #0]
 8013c96:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 8013c9a:	f107 0210 	add.w	r2, r7, #16
 8013c9e:	ca06      	ldmia	r2, {r1, r2}
 8013ca0:	f00b fceb 	bl	801f67a <SysTimeSub>
 8013ca4:	f107 0010 	add.w	r0, r7, #16
 8013ca8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013caa:	9300      	str	r3, [sp, #0]
 8013cac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013cae:	f107 0208 	add.w	r2, r7, #8
 8013cb2:	ca06      	ldmia	r2, {r1, r2}
 8013cb4:	f00b fca8 	bl	801f608 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8013cb8:	f107 0310 	add.w	r3, r7, #16
 8013cbc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8013cc0:	f00b fd14 	bl	801f6ec <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8013cc4:	f003 f868 	bl	8016d98 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8013cc8:	4b79      	ldr	r3, [pc, #484]	; (8013eb0 <ProcessMacCommands+0x998>)
 8013cca:	2201      	movs	r2, #1
 8013ccc:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
                }
                break;
 8013cd0:	e0df      	b.n	8013e92 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 8013cd2:	200d      	movs	r0, #13
 8013cd4:	f003 fd3a 	bl	801774c <LoRaMacConfirmQueueIsCmdActive>
 8013cd8:	4603      	mov	r3, r0
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	f000 80d9 	beq.w	8013e92 <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 8013ce0:	210d      	movs	r1, #13
 8013ce2:	2000      	movs	r0, #0
 8013ce4:	f003 fca6 	bl	8017634 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8013ce8:	4b71      	ldr	r3, [pc, #452]	; (8013eb0 <ProcessMacCommands+0x998>)
 8013cea:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8013cee:	2b04      	cmp	r3, #4
 8013cf0:	f000 80cf 	beq.w	8013e92 <ProcessMacCommands+0x97a>
 8013cf4:	4b6e      	ldr	r3, [pc, #440]	; (8013eb0 <ProcessMacCommands+0x998>)
 8013cf6:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8013cfa:	2b05      	cmp	r3, #5
 8013cfc:	f000 80c9 	beq.w	8013e92 <ProcessMacCommands+0x97a>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 8013d00:	f003 f82b 	bl	8016d5a <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 8013d04:	e0c5      	b.n	8013e92 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8013d06:	2303      	movs	r3, #3
 8013d08:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 8013d0c:	2300      	movs	r3, #0
 8013d0e:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 8013d10:	78fb      	ldrb	r3, [r7, #3]
 8013d12:	1c5a      	adds	r2, r3, #1
 8013d14:	70fa      	strb	r2, [r7, #3]
 8013d16:	461a      	mov	r2, r3
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	4413      	add	r3, r2
 8013d1c:	781b      	ldrb	r3, [r3, #0]
 8013d1e:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8013d20:	78fb      	ldrb	r3, [r7, #3]
 8013d22:	1c5a      	adds	r2, r3, #1
 8013d24:	70fa      	strb	r2, [r7, #3]
 8013d26:	461a      	mov	r2, r3
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	4413      	add	r3, r2
 8013d2c:	781b      	ldrb	r3, [r3, #0]
 8013d2e:	021b      	lsls	r3, r3, #8
 8013d30:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8013d32:	4313      	orrs	r3, r2
 8013d34:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8013d36:	78fb      	ldrb	r3, [r7, #3]
 8013d38:	1c5a      	adds	r2, r3, #1
 8013d3a:	70fa      	strb	r2, [r7, #3]
 8013d3c:	461a      	mov	r2, r3
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	4413      	add	r3, r2
 8013d42:	781b      	ldrb	r3, [r3, #0]
 8013d44:	041b      	lsls	r3, r3, #16
 8013d46:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8013d48:	4313      	orrs	r3, r2
 8013d4a:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 8013d4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013d4e:	2264      	movs	r2, #100	; 0x64
 8013d50:	fb02 f303 	mul.w	r3, r2, r3
 8013d54:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 8013d56:	78fb      	ldrb	r3, [r7, #3]
 8013d58:	1c5a      	adds	r2, r3, #1
 8013d5a:	70fa      	strb	r2, [r7, #3]
 8013d5c:	461a      	mov	r2, r3
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	4413      	add	r3, r2
 8013d62:	781b      	ldrb	r3, [r3, #0]
 8013d64:	f003 030f 	and.w	r3, r3, #15
 8013d68:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8013d6c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013d70:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8013d72:	4618      	mov	r0, r3
 8013d74:	f002 fff7 	bl	8016d66 <LoRaMacClassBPingSlotChannelReq>
 8013d78:	4603      	mov	r3, r0
 8013d7a:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 8013d7e:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 8013d82:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 8013d86:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013d8a:	2201      	movs	r2, #1
 8013d8c:	4619      	mov	r1, r3
 8013d8e:	2011      	movs	r0, #17
 8013d90:	f003 f97a 	bl	8017088 <LoRaMacCommandsAddCmd>
                break;
 8013d94:	e07d      	b.n	8013e92 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8013d96:	200e      	movs	r0, #14
 8013d98:	f003 fcd8 	bl	801774c <LoRaMacConfirmQueueIsCmdActive>
 8013d9c:	4603      	mov	r3, r0
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	d077      	beq.n	8013e92 <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8013da2:	210e      	movs	r1, #14
 8013da4:	2000      	movs	r0, #0
 8013da6:	f003 fc45 	bl	8017634 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8013daa:	2300      	movs	r3, #0
 8013dac:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 8013db0:	2300      	movs	r3, #0
 8013db2:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8013db6:	78fb      	ldrb	r3, [r7, #3]
 8013db8:	1c5a      	adds	r2, r3, #1
 8013dba:	70fa      	strb	r2, [r7, #3]
 8013dbc:	461a      	mov	r2, r3
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	4413      	add	r3, r2
 8013dc2:	781b      	ldrb	r3, [r3, #0]
 8013dc4:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8013dc8:	78fb      	ldrb	r3, [r7, #3]
 8013dca:	1c5a      	adds	r2, r3, #1
 8013dcc:	70fa      	strb	r2, [r7, #3]
 8013dce:	461a      	mov	r2, r3
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	4413      	add	r3, r2
 8013dd4:	781b      	ldrb	r3, [r3, #0]
 8013dd6:	021b      	lsls	r3, r3, #8
 8013dd8:	b21a      	sxth	r2, r3
 8013dda:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 8013dde:	4313      	orrs	r3, r2
 8013de0:	b21b      	sxth	r3, r3
 8013de2:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8013de6:	78fb      	ldrb	r3, [r7, #3]
 8013de8:	1c5a      	adds	r2, r3, #1
 8013dea:	70fa      	strb	r2, [r7, #3]
 8013dec:	461a      	mov	r2, r3
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	4413      	add	r3, r2
 8013df2:	781b      	ldrb	r3, [r3, #0]
 8013df4:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8013df8:	4b2e      	ldr	r3, [pc, #184]	; (8013eb4 <ProcessMacCommands+0x99c>)
 8013dfa:	681a      	ldr	r2, [r3, #0]
 8013dfc:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 8013e00:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8013e04:	4618      	mov	r0, r3
 8013e06:	f002 ffba 	bl	8016d7e <LoRaMacClassBBeaconTimingAns>
                }
                break;
 8013e0a:	e042      	b.n	8013e92 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 8013e0c:	2300      	movs	r3, #0
 8013e0e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 8013e12:	78fb      	ldrb	r3, [r7, #3]
 8013e14:	1c5a      	adds	r2, r3, #1
 8013e16:	70fa      	strb	r2, [r7, #3]
 8013e18:	461a      	mov	r2, r3
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	4413      	add	r3, r2
 8013e1e:	781b      	ldrb	r3, [r3, #0]
 8013e20:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8013e24:	78fb      	ldrb	r3, [r7, #3]
 8013e26:	1c5a      	adds	r2, r3, #1
 8013e28:	70fa      	strb	r2, [r7, #3]
 8013e2a:	461a      	mov	r2, r3
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	4413      	add	r3, r2
 8013e30:	781b      	ldrb	r3, [r3, #0]
 8013e32:	021b      	lsls	r3, r3, #8
 8013e34:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8013e38:	4313      	orrs	r3, r2
 8013e3a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8013e3e:	78fb      	ldrb	r3, [r7, #3]
 8013e40:	1c5a      	adds	r2, r3, #1
 8013e42:	70fa      	strb	r2, [r7, #3]
 8013e44:	461a      	mov	r2, r3
 8013e46:	687b      	ldr	r3, [r7, #4]
 8013e48:	4413      	add	r3, r2
 8013e4a:	781b      	ldrb	r3, [r3, #0]
 8013e4c:	041b      	lsls	r3, r3, #16
 8013e4e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8013e52:	4313      	orrs	r3, r2
 8013e54:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 8013e58:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8013e5c:	2264      	movs	r2, #100	; 0x64
 8013e5e:	fb02 f303 	mul.w	r3, r2, r3
 8013e62:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8013e66:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8013e6a:	f002 ff9b 	bl	8016da4 <LoRaMacClassBBeaconFreqReq>
 8013e6e:	4603      	mov	r3, r0
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	d003      	beq.n	8013e7c <ProcessMacCommands+0x964>
                    {
                        macCmdPayload[0] = 1;
 8013e74:	2301      	movs	r3, #1
 8013e76:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 8013e7a:	e002      	b.n	8013e82 <ProcessMacCommands+0x96a>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 8013e7c:	2300      	movs	r3, #0
 8013e7e:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8013e82:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013e86:	2201      	movs	r2, #1
 8013e88:	4619      	mov	r1, r3
 8013e8a:	2013      	movs	r0, #19
 8013e8c:	f003 f8fc 	bl	8017088 <LoRaMacCommandsAddCmd>
                }
                break;
 8013e90:	bf00      	nop
    while( macIndex < commandsSize )
 8013e92:	78fa      	ldrb	r2, [r7, #3]
 8013e94:	78bb      	ldrb	r3, [r7, #2]
 8013e96:	429a      	cmp	r2, r3
 8013e98:	f4ff ab56 	bcc.w	8013548 <ProcessMacCommands+0x30>
 8013e9c:	e002      	b.n	8013ea4 <ProcessMacCommands+0x98c>
            return;
 8013e9e:	bf00      	nop
 8013ea0:	e000      	b.n	8013ea4 <ProcessMacCommands+0x98c>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 8013ea2:	bf00      	nop
        }
    }
}
 8013ea4:	378c      	adds	r7, #140	; 0x8c
 8013ea6:	46bd      	mov	sp, r7
 8013ea8:	bd90      	pop	{r4, r7, pc}
 8013eaa:	bf00      	nop
 8013eac:	12d53d80 	.word	0x12d53d80
 8013eb0:	200009d4 	.word	0x200009d4
 8013eb4:	20001de0 	.word	0x20001de0

08013eb8 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8013eb8:	b580      	push	{r7, lr}
 8013eba:	b08e      	sub	sp, #56	; 0x38
 8013ebc:	af02      	add	r7, sp, #8
 8013ebe:	60f8      	str	r0, [r7, #12]
 8013ec0:	607a      	str	r2, [r7, #4]
 8013ec2:	461a      	mov	r2, r3
 8013ec4:	460b      	mov	r3, r1
 8013ec6:	72fb      	strb	r3, [r7, #11]
 8013ec8:	4613      	mov	r3, r2
 8013eca:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013ecc:	2303      	movs	r3, #3
 8013ece:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8013ed2:	4b7d      	ldr	r3, [pc, #500]	; (80140c8 <Send+0x210>)
 8013ed4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013ed8:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8013edc:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8013ee0:	4b79      	ldr	r3, [pc, #484]	; (80140c8 <Send+0x210>)
 8013ee2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013ee6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8013eea:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8013eee:	4b76      	ldr	r3, [pc, #472]	; (80140c8 <Send+0x210>)
 8013ef0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013ef4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8013ef8:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8013efa:	4b73      	ldr	r3, [pc, #460]	; (80140c8 <Send+0x210>)
 8013efc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013f00:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8013f04:	2b00      	cmp	r3, #0
 8013f06:	d101      	bne.n	8013f0c <Send+0x54>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8013f08:	2307      	movs	r3, #7
 8013f0a:	e0d9      	b.n	80140c0 <Send+0x208>
    }
    if( MacCtx.NvmCtx->MaxDCycle == 0 )
 8013f0c:	4b6e      	ldr	r3, [pc, #440]	; (80140c8 <Send+0x210>)
 8013f0e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013f12:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d105      	bne.n	8013f26 <Send+0x6e>
    {
        MacCtx.NvmCtx->AggregatedTimeOff = 0;
 8013f1a:	4b6b      	ldr	r3, [pc, #428]	; (80140c8 <Send+0x210>)
 8013f1c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013f20:	2200      	movs	r2, #0
 8013f22:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }

    fCtrl.Value = 0;
 8013f26:	2300      	movs	r3, #0
 8013f28:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 8013f2c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013f30:	f36f 0303 	bfc	r3, #0, #4
 8013f34:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 8013f38:	4b63      	ldr	r3, [pc, #396]	; (80140c8 <Send+0x210>)
 8013f3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013f3e:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 8013f42:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013f46:	f362 13c7 	bfi	r3, r2, #7, #1
 8013f4a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8013f4e:	4b5e      	ldr	r3, [pc, #376]	; (80140c8 <Send+0x210>)
 8013f50:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013f54:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8013f58:	2b01      	cmp	r3, #1
 8013f5a:	d106      	bne.n	8013f6a <Send+0xb2>
    {
        fCtrl.Bits.FPending      = 1;
 8013f5c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013f60:	f043 0310 	orr.w	r3, r3, #16
 8013f64:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8013f68:	e005      	b.n	8013f76 <Send+0xbe>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 8013f6a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013f6e:	f36f 1304 	bfc	r3, #4, #1
 8013f72:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( MacCtx.NvmCtx->SrvAckRequested == true )
 8013f76:	4b54      	ldr	r3, [pc, #336]	; (80140c8 <Send+0x210>)
 8013f78:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013f7c:	f893 314b 	ldrb.w	r3, [r3, #331]	; 0x14b
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	d005      	beq.n	8013f90 <Send+0xd8>
    {
        fCtrl.Bits.Ack = 1;
 8013f84:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013f88:	f043 0320 	orr.w	r3, r3, #32
 8013f8c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.Version = MacCtx.NvmCtx->Version;
 8013f90:	4b4d      	ldr	r3, [pc, #308]	; (80140c8 <Send+0x210>)
 8013f92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013f96:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8013f9a:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 8013f9c:	2301      	movs	r3, #1
 8013f9e:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8013fa0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013fa4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8013fa8:	b2db      	uxtb	r3, r3
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	bf14      	ite	ne
 8013fae:	2301      	movne	r3, #1
 8013fb0:	2300      	moveq	r3, #0
 8013fb2:	b2db      	uxtb	r3, r3
 8013fb4:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8013fb6:	4b44      	ldr	r3, [pc, #272]	; (80140c8 <Send+0x210>)
 8013fb8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013fbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8013fc0:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 8013fc2:	4b41      	ldr	r3, [pc, #260]	; (80140c8 <Send+0x210>)
 8013fc4:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 8013fc8:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8013fca:	4b3f      	ldr	r3, [pc, #252]	; (80140c8 <Send+0x210>)
 8013fcc:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 8013fd0:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8013fd2:	4b3d      	ldr	r3, [pc, #244]	; (80140c8 <Send+0x210>)
 8013fd4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013fd8:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8013fdc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8013fe0:	4b39      	ldr	r3, [pc, #228]	; (80140c8 <Send+0x210>)
 8013fe2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013fe6:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8013fea:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8013fee:	4b36      	ldr	r3, [pc, #216]	; (80140c8 <Send+0x210>)
 8013ff0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013ff4:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8013ff8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 8013ffc:	4b32      	ldr	r3, [pc, #200]	; (80140c8 <Send+0x210>)
 8013ffe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014002:	781b      	ldrb	r3, [r3, #0]
 8014004:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 8014008:	4b2f      	ldr	r3, [pc, #188]	; (80140c8 <Send+0x210>)
 801400a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801400e:	f103 0185 	add.w	r1, r3, #133	; 0x85
                                               &MacCtx.NvmCtx->MacParams.ChannelsTxPower, &adrAckCounter );
 8014012:	4b2d      	ldr	r3, [pc, #180]	; (80140c8 <Send+0x210>)
 8014014:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 8014018:	f103 0284 	add.w	r2, r3, #132	; 0x84
 801401c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8014020:	f107 0014 	add.w	r0, r7, #20
 8014024:	f002 fdc2 	bl	8016bac <LoRaMacAdrCalcNext>
 8014028:	4603      	mov	r3, r0
 801402a:	461a      	mov	r2, r3
 801402c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8014030:	f362 1386 	bfi	r3, r2, #6, #1
 8014034:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 8014038:	7afa      	ldrb	r2, [r7, #11]
 801403a:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 801403e:	893b      	ldrh	r3, [r7, #8]
 8014040:	9300      	str	r3, [sp, #0]
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	68f8      	ldr	r0, [r7, #12]
 8014046:	f000 fc5b 	bl	8014900 <PrepareFrame>
 801404a:	4603      	mov	r3, r0
 801404c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 8014050:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014054:	2b00      	cmp	r3, #0
 8014056:	d003      	beq.n	8014060 <Send+0x1a8>
 8014058:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801405c:	2b0a      	cmp	r3, #10
 801405e:	d107      	bne.n	8014070 <Send+0x1b8>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 8014060:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8014064:	4618      	mov	r0, r3
 8014066:	f000 f995 	bl	8014394 <ScheduleTx>
 801406a:	4603      	mov	r3, r0
 801406c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 8014070:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014074:	2b00      	cmp	r3, #0
 8014076:	d00e      	beq.n	8014096 <Send+0x1de>
    {
        // Bad case - restore
        // Store local variables
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 8014078:	4b13      	ldr	r3, [pc, #76]	; (80140c8 <Send+0x210>)
 801407a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801407e:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8014082:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 8014086:	4b10      	ldr	r3, [pc, #64]	; (80140c8 <Send+0x210>)
 8014088:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801408c:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8014090:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8014094:	e012      	b.n	80140bc <Send+0x204>
    }
    else
    {
        // Good case
        MacCtx.NvmCtx->SrvAckRequested = false;
 8014096:	4b0c      	ldr	r3, [pc, #48]	; (80140c8 <Send+0x210>)
 8014098:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801409c:	2200      	movs	r2, #0
 801409e:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 80140a2:	4b09      	ldr	r3, [pc, #36]	; (80140c8 <Send+0x210>)
 80140a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80140a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80140aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 80140ae:	f003 f867 	bl	8017180 <LoRaMacCommandsRemoveNoneStickyCmds>
 80140b2:	4603      	mov	r3, r0
 80140b4:	2b00      	cmp	r3, #0
 80140b6:	d001      	beq.n	80140bc <Send+0x204>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80140b8:	2313      	movs	r3, #19
 80140ba:	e001      	b.n	80140c0 <Send+0x208>
        }
    }
    return status;
 80140bc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80140c0:	4618      	mov	r0, r3
 80140c2:	3730      	adds	r7, #48	; 0x30
 80140c4:	46bd      	mov	sp, r7
 80140c6:	bd80      	pop	{r7, pc}
 80140c8:	200009d4 	.word	0x200009d4

080140cc <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 80140cc:	b580      	push	{r7, lr}
 80140ce:	b084      	sub	sp, #16
 80140d0:	af00      	add	r7, sp, #0
 80140d2:	4603      	mov	r3, r0
 80140d4:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80140d6:	2300      	movs	r3, #0
 80140d8:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 80140da:	2300      	movs	r3, #0
 80140dc:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 80140de:	2301      	movs	r3, #1
 80140e0:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 80140e2:	79fb      	ldrb	r3, [r7, #7]
 80140e4:	2bff      	cmp	r3, #255	; 0xff
 80140e6:	d129      	bne.n	801413c <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 80140e8:	2000      	movs	r0, #0
 80140ea:	f7ff f8c3 	bl	8013274 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 80140ee:	4b1a      	ldr	r3, [pc, #104]	; (8014158 <SendReJoinReq+0x8c>)
 80140f0:	2200      	movs	r2, #0
 80140f2:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 80140f6:	4b18      	ldr	r3, [pc, #96]	; (8014158 <SendReJoinReq+0x8c>)
 80140f8:	4a18      	ldr	r2, [pc, #96]	; (801415c <SendReJoinReq+0x90>)
 80140fa:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 80140fe:	4b16      	ldr	r3, [pc, #88]	; (8014158 <SendReJoinReq+0x8c>)
 8014100:	22ff      	movs	r2, #255	; 0xff
 8014102:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 8014106:	7b3b      	ldrb	r3, [r7, #12]
 8014108:	f36f 1347 	bfc	r3, #5, #3
 801410c:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 801410e:	7b3a      	ldrb	r2, [r7, #12]
 8014110:	4b11      	ldr	r3, [pc, #68]	; (8014158 <SendReJoinReq+0x8c>)
 8014112:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 8014116:	f7fc fd8d 	bl	8010c34 <SecureElementGetJoinEui>
 801411a:	4603      	mov	r3, r0
 801411c:	2208      	movs	r2, #8
 801411e:	4619      	mov	r1, r3
 8014120:	480f      	ldr	r0, [pc, #60]	; (8014160 <SendReJoinReq+0x94>)
 8014122:	f008 faa6 	bl	801c672 <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 8014126:	f7fc fd61 	bl	8010bec <SecureElementGetDevEui>
 801412a:	4603      	mov	r3, r0
 801412c:	2208      	movs	r2, #8
 801412e:	4619      	mov	r1, r3
 8014130:	480c      	ldr	r0, [pc, #48]	; (8014164 <SendReJoinReq+0x98>)
 8014132:	f008 fa9e 	bl	801c672 <memcpy1>

            allowDelayedTx = false;
 8014136:	2300      	movs	r3, #0
 8014138:	73fb      	strb	r3, [r7, #15]

            break;
 801413a:	e002      	b.n	8014142 <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 801413c:	2302      	movs	r3, #2
 801413e:	73bb      	strb	r3, [r7, #14]
            break;
 8014140:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 8014142:	7bfb      	ldrb	r3, [r7, #15]
 8014144:	4618      	mov	r0, r3
 8014146:	f000 f925 	bl	8014394 <ScheduleTx>
 801414a:	4603      	mov	r3, r0
 801414c:	73bb      	strb	r3, [r7, #14]
    return status;
 801414e:	7bbb      	ldrb	r3, [r7, #14]
}
 8014150:	4618      	mov	r0, r3
 8014152:	3710      	adds	r7, #16
 8014154:	46bd      	mov	sp, r7
 8014156:	bd80      	pop	{r7, pc}
 8014158:	200009d4 	.word	0x200009d4
 801415c:	200009d6 	.word	0x200009d6
 8014160:	20000ae2 	.word	0x20000ae2
 8014164:	20000aea 	.word	0x20000aea

08014168 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 8014168:	b580      	push	{r7, lr}
 801416a:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 801416c:	f002 fda4 	bl	8016cb8 <LoRaMacClassBIsBeaconExpected>
 8014170:	4603      	mov	r3, r0
 8014172:	2b00      	cmp	r3, #0
 8014174:	d001      	beq.n	801417a <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 8014176:	230e      	movs	r3, #14
 8014178:	e015      	b.n	80141a6 <CheckForClassBCollision+0x3e>
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 801417a:	4b0c      	ldr	r3, [pc, #48]	; (80141ac <CheckForClassBCollision+0x44>)
 801417c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014180:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8014184:	2b01      	cmp	r3, #1
 8014186:	d10d      	bne.n	80141a4 <CheckForClassBCollision+0x3c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8014188:	f002 fd9d 	bl	8016cc6 <LoRaMacClassBIsPingExpected>
 801418c:	4603      	mov	r3, r0
 801418e:	2b00      	cmp	r3, #0
 8014190:	d001      	beq.n	8014196 <CheckForClassBCollision+0x2e>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8014192:	230f      	movs	r3, #15
 8014194:	e007      	b.n	80141a6 <CheckForClassBCollision+0x3e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8014196:	f002 fd9d 	bl	8016cd4 <LoRaMacClassBIsMulticastExpected>
 801419a:	4603      	mov	r3, r0
 801419c:	2b00      	cmp	r3, #0
 801419e:	d001      	beq.n	80141a4 <CheckForClassBCollision+0x3c>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 80141a0:	230f      	movs	r3, #15
 80141a2:	e000      	b.n	80141a6 <CheckForClassBCollision+0x3e>
        }
    }
    return LORAMAC_STATUS_OK;
 80141a4:	2300      	movs	r3, #0
}
 80141a6:	4618      	mov	r0, r3
 80141a8:	bd80      	pop	{r7, pc}
 80141aa:	bf00      	nop
 80141ac:	200009d4 	.word	0x200009d4

080141b0 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 80141b0:	b590      	push	{r4, r7, lr}
 80141b2:	b083      	sub	sp, #12
 80141b4:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80141b6:	4b3f      	ldr	r3, [pc, #252]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 80141b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80141bc:	781c      	ldrb	r4, [r3, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 80141be:	4b3d      	ldr	r3, [pc, #244]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 80141c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80141c4:	7818      	ldrb	r0, [r3, #0]
                                                          MacCtx.NvmCtx->MacParams.DownlinkDwellTime,
 80141c6:	4b3b      	ldr	r3, [pc, #236]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 80141c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 80141cc:	f893 10b9 	ldrb.w	r1, [r3, #185]	; 0xb9
                                                          MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 80141d0:	4b38      	ldr	r3, [pc, #224]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 80141d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 80141d6:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
                                                          MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 80141da:	4b36      	ldr	r3, [pc, #216]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 80141dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80141e0:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 80141e4:	b25b      	sxtb	r3, r3
 80141e6:	f004 ff25 	bl	8019034 <RegionApplyDrOffset>
 80141ea:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80141ec:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 80141ee:	4b31      	ldr	r3, [pc, #196]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 80141f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80141f4:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 80141f8:	4b2e      	ldr	r3, [pc, #184]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 80141fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80141fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014202:	482d      	ldr	r0, [pc, #180]	; (80142b8 <ComputeRxWindowParameters+0x108>)
 8014204:	9000      	str	r0, [sp, #0]
 8014206:	4620      	mov	r0, r4
 8014208:	f004 fdbd 	bl	8018d86 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801420c:	4b29      	ldr	r3, [pc, #164]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 801420e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014212:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate,
 8014214:	4b27      	ldr	r3, [pc, #156]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 8014216:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801421a:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801421e:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 8014220:	4b24      	ldr	r3, [pc, #144]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 8014222:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8014226:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 801422a:	4b22      	ldr	r3, [pc, #136]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 801422c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8014230:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014234:	4c21      	ldr	r4, [pc, #132]	; (80142bc <ComputeRxWindowParameters+0x10c>)
 8014236:	9400      	str	r4, [sp, #0]
 8014238:	f004 fda5 	bl	8018d86 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 801423c:	4b1d      	ldr	r3, [pc, #116]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 801423e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014242:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8014246:	4a1b      	ldr	r2, [pc, #108]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 8014248:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 801424c:	4413      	add	r3, r2
 801424e:	4a19      	ldr	r2, [pc, #100]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 8014250:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8014254:	4b17      	ldr	r3, [pc, #92]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 8014256:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801425a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 801425e:	4a15      	ldr	r2, [pc, #84]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 8014260:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 8014264:	4413      	add	r3, r2
 8014266:	4a13      	ldr	r2, [pc, #76]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 8014268:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 801426c:	4b11      	ldr	r3, [pc, #68]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 801426e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014272:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8014276:	2b00      	cmp	r3, #0
 8014278:	d117      	bne.n	80142aa <ComputeRxWindowParameters+0xfa>
    {
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 801427a:	4b0e      	ldr	r3, [pc, #56]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 801427c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014280:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8014284:	4a0b      	ldr	r2, [pc, #44]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 8014286:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 801428a:	4413      	add	r3, r2
 801428c:	4a09      	ldr	r2, [pc, #36]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 801428e:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8014292:	4b08      	ldr	r3, [pc, #32]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 8014294:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014298:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 801429c:	4a05      	ldr	r2, [pc, #20]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 801429e:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 80142a2:	4413      	add	r3, r2
 80142a4:	4a03      	ldr	r2, [pc, #12]	; (80142b4 <ComputeRxWindowParameters+0x104>)
 80142a6:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 80142aa:	bf00      	nop
 80142ac:	3704      	adds	r7, #4
 80142ae:	46bd      	mov	sp, r7
 80142b0:	bd90      	pop	{r4, r7, pc}
 80142b2:	bf00      	nop
 80142b4:	200009d4 	.word	0x200009d4
 80142b8:	20000d8c 	.word	0x20000d8c
 80142bc:	20000da0 	.word	0x20000da0

080142c0 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 80142c0:	b580      	push	{r7, lr}
 80142c2:	b082      	sub	sp, #8
 80142c4:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 80142c6:	2300      	movs	r3, #0
 80142c8:	607b      	str	r3, [r7, #4]

    if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 80142ca:	4b15      	ldr	r3, [pc, #84]	; (8014320 <VerifyTxFrame+0x60>)
 80142cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80142d0:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 80142d4:	2b00      	cmp	r3, #0
 80142d6:	d01d      	beq.n	8014314 <VerifyTxFrame+0x54>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80142d8:	1d3b      	adds	r3, r7, #4
 80142da:	4618      	mov	r0, r3
 80142dc:	f002 ff9a 	bl	8017214 <LoRaMacCommandsGetSizeSerializedCmds>
 80142e0:	4603      	mov	r3, r0
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	d001      	beq.n	80142ea <VerifyTxFrame+0x2a>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80142e6:	2313      	movs	r3, #19
 80142e8:	e015      	b.n	8014316 <VerifyTxFrame+0x56>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 80142ea:	4b0d      	ldr	r3, [pc, #52]	; (8014320 <VerifyTxFrame+0x60>)
 80142ec:	f893 0237 	ldrb.w	r0, [r3, #567]	; 0x237
 80142f0:	4b0b      	ldr	r3, [pc, #44]	; (8014320 <VerifyTxFrame+0x60>)
 80142f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80142f6:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 80142fa:	687a      	ldr	r2, [r7, #4]
 80142fc:	b2d2      	uxtb	r2, r2
 80142fe:	4619      	mov	r1, r3
 8014300:	f7ff f8d2 	bl	80134a8 <ValidatePayloadLength>
 8014304:	4603      	mov	r3, r0
 8014306:	f083 0301 	eor.w	r3, r3, #1
 801430a:	b2db      	uxtb	r3, r3
 801430c:	2b00      	cmp	r3, #0
 801430e:	d001      	beq.n	8014314 <VerifyTxFrame+0x54>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8014310:	2308      	movs	r3, #8
 8014312:	e000      	b.n	8014316 <VerifyTxFrame+0x56>
        }
    }
    return LORAMAC_STATUS_OK;
 8014314:	2300      	movs	r3, #0
}
 8014316:	4618      	mov	r0, r3
 8014318:	3708      	adds	r7, #8
 801431a:	46bd      	mov	sp, r7
 801431c:	bd80      	pop	{r7, pc}
 801431e:	bf00      	nop
 8014320:	200009d4 	.word	0x200009d4

08014324 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 8014324:	b580      	push	{r7, lr}
 8014326:	b082      	sub	sp, #8
 8014328:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 801432a:	4b18      	ldr	r3, [pc, #96]	; (801438c <SerializeTxFrame+0x68>)
 801432c:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8014330:	2b00      	cmp	r3, #0
 8014332:	d002      	beq.n	801433a <SerializeTxFrame+0x16>
 8014334:	2b04      	cmp	r3, #4
 8014336:	d011      	beq.n	801435c <SerializeTxFrame+0x38>
 8014338:	e021      	b.n	801437e <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 801433a:	4815      	ldr	r0, [pc, #84]	; (8014390 <SerializeTxFrame+0x6c>)
 801433c:	f004 fad5 	bl	80188ea <LoRaMacSerializerJoinRequest>
 8014340:	4603      	mov	r3, r0
 8014342:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8014344:	79fb      	ldrb	r3, [r7, #7]
 8014346:	2b00      	cmp	r3, #0
 8014348:	d001      	beq.n	801434e <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 801434a:	2311      	movs	r3, #17
 801434c:	e01a      	b.n	8014384 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 801434e:	4b0f      	ldr	r3, [pc, #60]	; (801438c <SerializeTxFrame+0x68>)
 8014350:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8014354:	b29a      	uxth	r2, r3
 8014356:	4b0d      	ldr	r3, [pc, #52]	; (801438c <SerializeTxFrame+0x68>)
 8014358:	801a      	strh	r2, [r3, #0]
            break;
 801435a:	e012      	b.n	8014382 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 801435c:	480c      	ldr	r0, [pc, #48]	; (8014390 <SerializeTxFrame+0x6c>)
 801435e:	f004 fb46 	bl	80189ee <LoRaMacSerializerData>
 8014362:	4603      	mov	r3, r0
 8014364:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8014366:	79fb      	ldrb	r3, [r7, #7]
 8014368:	2b00      	cmp	r3, #0
 801436a:	d001      	beq.n	8014370 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 801436c:	2311      	movs	r3, #17
 801436e:	e009      	b.n	8014384 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8014370:	4b06      	ldr	r3, [pc, #24]	; (801438c <SerializeTxFrame+0x68>)
 8014372:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8014376:	b29a      	uxth	r2, r3
 8014378:	4b04      	ldr	r3, [pc, #16]	; (801438c <SerializeTxFrame+0x68>)
 801437a:	801a      	strh	r2, [r3, #0]
            break;
 801437c:	e001      	b.n	8014382 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 801437e:	2303      	movs	r3, #3
 8014380:	e000      	b.n	8014384 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 8014382:	2300      	movs	r3, #0
}
 8014384:	4618      	mov	r0, r3
 8014386:	3708      	adds	r7, #8
 8014388:	46bd      	mov	sp, r7
 801438a:	bd80      	pop	{r7, pc}
 801438c:	200009d4 	.word	0x200009d4
 8014390:	20000adc 	.word	0x20000adc

08014394 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 8014394:	b580      	push	{r7, lr}
 8014396:	b090      	sub	sp, #64	; 0x40
 8014398:	af02      	add	r7, sp, #8
 801439a:	4603      	mov	r3, r0
 801439c:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 801439e:	2303      	movs	r3, #3
 80143a0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 80143a4:	f7ff fee0 	bl	8014168 <CheckForClassBCollision>
 80143a8:	4603      	mov	r3, r0
 80143aa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 80143ae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80143b2:	2b00      	cmp	r3, #0
 80143b4:	d002      	beq.n	80143bc <ScheduleTx+0x28>
    {
        return status;
 80143b6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80143ba:	e0a2      	b.n	8014502 <ScheduleTx+0x16e>
    }

    // Update back-off
    CalculateBackOff( );
 80143bc:	f000 f90a 	bl	80145d4 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 80143c0:	f7ff ffb0 	bl	8014324 <SerializeTxFrame>
 80143c4:	4603      	mov	r3, r0
 80143c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 80143ca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80143ce:	2b00      	cmp	r3, #0
 80143d0:	d002      	beq.n	80143d8 <ScheduleTx+0x44>
    {
        return status;
 80143d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80143d6:	e094      	b.n	8014502 <ScheduleTx+0x16e>
    }

    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 80143d8:	4b4c      	ldr	r3, [pc, #304]	; (801450c <ScheduleTx+0x178>)
 80143da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80143de:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80143e2:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80143e4:	4b49      	ldr	r3, [pc, #292]	; (801450c <ScheduleTx+0x178>)
 80143e6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80143ea:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 80143ee:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 80143f0:	4b46      	ldr	r3, [pc, #280]	; (801450c <ScheduleTx+0x178>)
 80143f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80143f6:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 80143fa:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 80143fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014400:	4618      	mov	r0, r3
 8014402:	f00b f9d9 	bl	801f7b8 <SysTimeGetMcuTime>
 8014406:	4b41      	ldr	r3, [pc, #260]	; (801450c <ScheduleTx+0x178>)
 8014408:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801440c:	4638      	mov	r0, r7
 801440e:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 8014412:	9200      	str	r2, [sp, #0]
 8014414:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8014418:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 801441c:	ca06      	ldmia	r2, {r1, r2}
 801441e:	f00b f92c 	bl	801f67a <SysTimeSub>
 8014422:	f107 0320 	add.w	r3, r7, #32
 8014426:	463a      	mov	r2, r7
 8014428:	e892 0003 	ldmia.w	r2, {r0, r1}
 801442c:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 8014430:	4b36      	ldr	r3, [pc, #216]	; (801450c <ScheduleTx+0x178>)
 8014432:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014436:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801443a:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 801443c:	2300      	movs	r3, #0
 801443e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 8014442:	2301      	movs	r3, #1
 8014444:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8014446:	4b31      	ldr	r3, [pc, #196]	; (801450c <ScheduleTx+0x178>)
 8014448:	881b      	ldrh	r3, [r3, #0]
 801444a:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 801444c:	4b2f      	ldr	r3, [pc, #188]	; (801450c <ScheduleTx+0x178>)
 801444e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014452:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8014456:	2b00      	cmp	r3, #0
 8014458:	d104      	bne.n	8014464 <ScheduleTx+0xd0>
    {
        nextChan.LastTxIsJoinRequest = true;
 801445a:	2301      	movs	r3, #1
 801445c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 8014460:	2300      	movs	r3, #0
 8014462:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &MacCtx.NvmCtx->AggregatedTimeOff );
 8014464:	4b29      	ldr	r3, [pc, #164]	; (801450c <ScheduleTx+0x178>)
 8014466:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801446a:	7818      	ldrb	r0, [r3, #0]
 801446c:	4b27      	ldr	r3, [pc, #156]	; (801450c <ScheduleTx+0x178>)
 801446e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014472:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8014476:	f107 0114 	add.w	r1, r7, #20
 801447a:	9300      	str	r3, [sp, #0]
 801447c:	4b24      	ldr	r3, [pc, #144]	; (8014510 <ScheduleTx+0x17c>)
 801447e:	4a25      	ldr	r2, [pc, #148]	; (8014514 <ScheduleTx+0x180>)
 8014480:	f004 fd9d 	bl	8018fbe <RegionNextChannel>
 8014484:	4603      	mov	r3, r0
 8014486:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 801448a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801448e:	2b00      	cmp	r3, #0
 8014490:	d022      	beq.n	80144d8 <ScheduleTx+0x144>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 8014492:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014496:	2b0b      	cmp	r3, #11
 8014498:	d11b      	bne.n	80144d2 <ScheduleTx+0x13e>
 801449a:	7bfb      	ldrb	r3, [r7, #15]
 801449c:	2b00      	cmp	r3, #0
 801449e:	d018      	beq.n	80144d2 <ScheduleTx+0x13e>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 80144a0:	4b1a      	ldr	r3, [pc, #104]	; (801450c <ScheduleTx+0x178>)
 80144a2:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 80144a6:	2b00      	cmp	r3, #0
 80144a8:	d011      	beq.n	80144ce <ScheduleTx+0x13a>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 80144aa:	4b18      	ldr	r3, [pc, #96]	; (801450c <ScheduleTx+0x178>)
 80144ac:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80144b0:	f043 0320 	orr.w	r3, r3, #32
 80144b4:	4a15      	ldr	r2, [pc, #84]	; (801450c <ScheduleTx+0x178>)
 80144b6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 80144ba:	4b14      	ldr	r3, [pc, #80]	; (801450c <ScheduleTx+0x178>)
 80144bc:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 80144c0:	4619      	mov	r1, r3
 80144c2:	4815      	ldr	r0, [pc, #84]	; (8014518 <ScheduleTx+0x184>)
 80144c4:	f00b fe9e 	bl	8020204 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 80144c8:	4813      	ldr	r0, [pc, #76]	; (8014518 <ScheduleTx+0x184>)
 80144ca:	f00b fdbd 	bl	8020048 <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 80144ce:	2300      	movs	r3, #0
 80144d0:	e017      	b.n	8014502 <ScheduleTx+0x16e>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 80144d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80144d6:	e014      	b.n	8014502 <ScheduleTx+0x16e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 80144d8:	f7ff fe6a 	bl	80141b0 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 80144dc:	f7ff fef0 	bl	80142c0 <VerifyTxFrame>
 80144e0:	4603      	mov	r3, r0
 80144e2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 80144e6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80144ea:	2b00      	cmp	r3, #0
 80144ec:	d002      	beq.n	80144f4 <ScheduleTx+0x160>
    {
        return status;
 80144ee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80144f2:	e006      	b.n	8014502 <ScheduleTx+0x16e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 80144f4:	4b05      	ldr	r3, [pc, #20]	; (801450c <ScheduleTx+0x178>)
 80144f6:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 80144fa:	4618      	mov	r0, r3
 80144fc:	f000 fb28 	bl	8014b50 <SendFrameOnChannel>
 8014500:	4603      	mov	r3, r0
}
 8014502:	4618      	mov	r0, r3
 8014504:	3738      	adds	r7, #56	; 0x38
 8014506:	46bd      	mov	sp, r7
 8014508:	bd80      	pop	{r7, pc}
 801450a:	bf00      	nop
 801450c:	200009d4 	.word	0x200009d4
 8014510:	20000e5c 	.word	0x20000e5c
 8014514:	20000de9 	.word	0x20000de9
 8014518:	20000d3c 	.word	0x20000d3c

0801451c <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 801451c:	b580      	push	{r7, lr}
 801451e:	b084      	sub	sp, #16
 8014520:	af00      	add	r7, sp, #0
 8014522:	4603      	mov	r3, r0
 8014524:	460a      	mov	r2, r1
 8014526:	71fb      	strb	r3, [r7, #7]
 8014528:	4613      	mov	r3, r2
 801452a:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 801452c:	2313      	movs	r3, #19
 801452e:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 8014530:	2300      	movs	r3, #0
 8014532:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8014534:	4b25      	ldr	r3, [pc, #148]	; (80145cc <SecureFrame+0xb0>)
 8014536:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 801453a:	2b00      	cmp	r3, #0
 801453c:	d002      	beq.n	8014544 <SecureFrame+0x28>
 801453e:	2b04      	cmp	r3, #4
 8014540:	d011      	beq.n	8014566 <SecureFrame+0x4a>
 8014542:	e03b      	b.n	80145bc <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8014544:	4822      	ldr	r0, [pc, #136]	; (80145d0 <SecureFrame+0xb4>)
 8014546:	f003 fdad 	bl	80180a4 <LoRaMacCryptoPrepareJoinRequest>
 801454a:	4603      	mov	r3, r0
 801454c:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 801454e:	7bfb      	ldrb	r3, [r7, #15]
 8014550:	2b00      	cmp	r3, #0
 8014552:	d001      	beq.n	8014558 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8014554:	2311      	movs	r3, #17
 8014556:	e034      	b.n	80145c2 <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8014558:	4b1c      	ldr	r3, [pc, #112]	; (80145cc <SecureFrame+0xb0>)
 801455a:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 801455e:	b29a      	uxth	r2, r3
 8014560:	4b1a      	ldr	r3, [pc, #104]	; (80145cc <SecureFrame+0xb0>)
 8014562:	801a      	strh	r2, [r3, #0]
            break;
 8014564:	e02c      	b.n	80145c0 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8014566:	f107 0308 	add.w	r3, r7, #8
 801456a:	4618      	mov	r0, r3
 801456c:	f003 fcd6 	bl	8017f1c <LoRaMacCryptoGetFCntUp>
 8014570:	4603      	mov	r3, r0
 8014572:	2b00      	cmp	r3, #0
 8014574:	d001      	beq.n	801457a <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8014576:	2312      	movs	r3, #18
 8014578:	e023      	b.n	80145c2 <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 801457a:	4b14      	ldr	r3, [pc, #80]	; (80145cc <SecureFrame+0xb0>)
 801457c:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 8014580:	2b00      	cmp	r3, #0
 8014582:	d104      	bne.n	801458e <SecureFrame+0x72>
 8014584:	4b11      	ldr	r3, [pc, #68]	; (80145cc <SecureFrame+0xb0>)
 8014586:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 801458a:	2b01      	cmp	r3, #1
 801458c:	d902      	bls.n	8014594 <SecureFrame+0x78>
            {
                fCntUp -= 1;
 801458e:	68bb      	ldr	r3, [r7, #8]
 8014590:	3b01      	subs	r3, #1
 8014592:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8014594:	68b8      	ldr	r0, [r7, #8]
 8014596:	79ba      	ldrb	r2, [r7, #6]
 8014598:	79f9      	ldrb	r1, [r7, #7]
 801459a:	4b0d      	ldr	r3, [pc, #52]	; (80145d0 <SecureFrame+0xb4>)
 801459c:	f003 fe7a 	bl	8018294 <LoRaMacCryptoSecureMessage>
 80145a0:	4603      	mov	r3, r0
 80145a2:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 80145a4:	7bfb      	ldrb	r3, [r7, #15]
 80145a6:	2b00      	cmp	r3, #0
 80145a8:	d001      	beq.n	80145ae <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80145aa:	2311      	movs	r3, #17
 80145ac:	e009      	b.n	80145c2 <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 80145ae:	4b07      	ldr	r3, [pc, #28]	; (80145cc <SecureFrame+0xb0>)
 80145b0:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80145b4:	b29a      	uxth	r2, r3
 80145b6:	4b05      	ldr	r3, [pc, #20]	; (80145cc <SecureFrame+0xb0>)
 80145b8:	801a      	strh	r2, [r3, #0]
            break;
 80145ba:	e001      	b.n	80145c0 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 80145bc:	2303      	movs	r3, #3
 80145be:	e000      	b.n	80145c2 <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 80145c0:	2300      	movs	r3, #0
}
 80145c2:	4618      	mov	r0, r3
 80145c4:	3710      	adds	r7, #16
 80145c6:	46bd      	mov	sp, r7
 80145c8:	bd80      	pop	{r7, pc}
 80145ca:	bf00      	nop
 80145cc:	200009d4 	.word	0x200009d4
 80145d0:	20000adc 	.word	0x20000adc

080145d4 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 80145d4:	b480      	push	{r7}
 80145d6:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( MacCtx.NvmCtx->AggregatedTimeOff == 0 )
 80145d8:	4b0d      	ldr	r3, [pc, #52]	; (8014610 <CalculateBackOff+0x3c>)
 80145da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80145de:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80145e2:	2b00      	cmp	r3, #0
 80145e4:	d10f      	bne.n	8014606 <CalculateBackOff+0x32>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 80145e6:	4b0a      	ldr	r3, [pc, #40]	; (8014610 <CalculateBackOff+0x3c>)
 80145e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80145ec:	f8b3 314c 	ldrh.w	r3, [r3, #332]	; 0x14c
 80145f0:	1e5a      	subs	r2, r3, #1
 80145f2:	4b07      	ldr	r3, [pc, #28]	; (8014610 <CalculateBackOff+0x3c>)
 80145f4:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 80145f8:	4b05      	ldr	r3, [pc, #20]	; (8014610 <CalculateBackOff+0x3c>)
 80145fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80145fe:	fb01 f202 	mul.w	r2, r1, r2
 8014602:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }
}
 8014606:	bf00      	nop
 8014608:	46bd      	mov	sp, r7
 801460a:	bc80      	pop	{r7}
 801460c:	4770      	bx	lr
 801460e:	bf00      	nop
 8014610:	200009d4 	.word	0x200009d4

08014614 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8014614:	b580      	push	{r7, lr}
 8014616:	b082      	sub	sp, #8
 8014618:	af00      	add	r7, sp, #0
 801461a:	4603      	mov	r3, r0
 801461c:	7139      	strb	r1, [r7, #4]
 801461e:	71fb      	strb	r3, [r7, #7]
 8014620:	4613      	mov	r3, r2
 8014622:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8014624:	79fb      	ldrb	r3, [r7, #7]
 8014626:	2b00      	cmp	r3, #0
 8014628:	d002      	beq.n	8014630 <RemoveMacCommands+0x1c>
 801462a:	79fb      	ldrb	r3, [r7, #7]
 801462c:	2b01      	cmp	r3, #1
 801462e:	d10d      	bne.n	801464c <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8014630:	79bb      	ldrb	r3, [r7, #6]
 8014632:	2b01      	cmp	r3, #1
 8014634:	d108      	bne.n	8014648 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 8014636:	793b      	ldrb	r3, [r7, #4]
 8014638:	f003 0320 	and.w	r3, r3, #32
 801463c:	b2db      	uxtb	r3, r3
 801463e:	2b00      	cmp	r3, #0
 8014640:	d004      	beq.n	801464c <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8014642:	f002 fdc3 	bl	80171cc <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 8014646:	e001      	b.n	801464c <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 8014648:	f002 fdc0 	bl	80171cc <LoRaMacCommandsRemoveStickyAnsCmds>
}
 801464c:	bf00      	nop
 801464e:	3708      	adds	r7, #8
 8014650:	46bd      	mov	sp, r7
 8014652:	bd80      	pop	{r7, pc}

08014654 <ResetMacParameters>:

static void ResetMacParameters( void )
{
 8014654:	b5b0      	push	{r4, r5, r7, lr}
 8014656:	b082      	sub	sp, #8
 8014658:	af00      	add	r7, sp, #0
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 801465a:	4b6d      	ldr	r3, [pc, #436]	; (8014810 <ResetMacParameters+0x1bc>)
 801465c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014660:	2200      	movs	r2, #0
 8014662:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

    // ADR counter
    MacCtx.NvmCtx->AdrAckCounter = 0;
 8014666:	4b6a      	ldr	r3, [pc, #424]	; (8014810 <ResetMacParameters+0x1bc>)
 8014668:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801466c:	2200      	movs	r2, #0
 801466e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    MacCtx.ChannelsNbTransCounter = 0;
 8014672:	4b67      	ldr	r3, [pc, #412]	; (8014810 <ResetMacParameters+0x1bc>)
 8014674:	2200      	movs	r2, #0
 8014676:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.AckTimeoutRetries = 1;
 801467a:	4b65      	ldr	r3, [pc, #404]	; (8014810 <ResetMacParameters+0x1bc>)
 801467c:	2201      	movs	r2, #1
 801467e:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 8014682:	4b63      	ldr	r3, [pc, #396]	; (8014810 <ResetMacParameters+0x1bc>)
 8014684:	2201      	movs	r2, #1
 8014686:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetry = false;
 801468a:	4b61      	ldr	r3, [pc, #388]	; (8014810 <ResetMacParameters+0x1bc>)
 801468c:	2200      	movs	r2, #0
 801468e:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413

    MacCtx.NvmCtx->MaxDCycle = 0;
 8014692:	4b5f      	ldr	r3, [pc, #380]	; (8014810 <ResetMacParameters+0x1bc>)
 8014694:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014698:	2200      	movs	r2, #0
 801469a:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
    MacCtx.NvmCtx->AggregatedDCycle = 1;
 801469e:	4b5c      	ldr	r3, [pc, #368]	; (8014810 <ResetMacParameters+0x1bc>)
 80146a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80146a4:	2201      	movs	r2, #1
 80146a6:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c

    MacCtx.NvmCtx->MacParams.ChannelsTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 80146aa:	4b59      	ldr	r3, [pc, #356]	; (8014810 <ResetMacParameters+0x1bc>)
 80146ac:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80146b0:	4b57      	ldr	r3, [pc, #348]	; (8014810 <ResetMacParameters+0x1bc>)
 80146b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80146b6:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80146ba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 80146be:	4b54      	ldr	r3, [pc, #336]	; (8014810 <ResetMacParameters+0x1bc>)
 80146c0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80146c4:	4b52      	ldr	r3, [pc, #328]	; (8014810 <ResetMacParameters+0x1bc>)
 80146c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80146ca:	f992 2005 	ldrsb.w	r2, [r2, #5]
 80146ce:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 80146d2:	4b4f      	ldr	r3, [pc, #316]	; (8014810 <ResetMacParameters+0x1bc>)
 80146d4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80146d8:	4b4d      	ldr	r3, [pc, #308]	; (8014810 <ResetMacParameters+0x1bc>)
 80146da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80146de:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 80146e2:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 80146e6:	4b4a      	ldr	r3, [pc, #296]	; (8014810 <ResetMacParameters+0x1bc>)
 80146e8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80146ec:	4b48      	ldr	r3, [pc, #288]	; (8014810 <ResetMacParameters+0x1bc>)
 80146ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80146f2:	33a8      	adds	r3, #168	; 0xa8
 80146f4:	3228      	adds	r2, #40	; 0x28
 80146f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80146fa:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 80146fe:	4b44      	ldr	r3, [pc, #272]	; (8014810 <ResetMacParameters+0x1bc>)
 8014700:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8014704:	4b42      	ldr	r3, [pc, #264]	; (8014810 <ResetMacParameters+0x1bc>)
 8014706:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801470a:	33b0      	adds	r3, #176	; 0xb0
 801470c:	3230      	adds	r2, #48	; 0x30
 801470e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014712:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.UplinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime;
 8014716:	4b3e      	ldr	r3, [pc, #248]	; (8014810 <ResetMacParameters+0x1bc>)
 8014718:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801471c:	4b3c      	ldr	r3, [pc, #240]	; (8014810 <ResetMacParameters+0x1bc>)
 801471e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014722:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 8014726:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime;
 801472a:	4b39      	ldr	r3, [pc, #228]	; (8014810 <ResetMacParameters+0x1bc>)
 801472c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8014730:	4b37      	ldr	r3, [pc, #220]	; (8014810 <ResetMacParameters+0x1bc>)
 8014732:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014736:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 801473a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
    MacCtx.NvmCtx->MacParams.MaxEirp = MacCtx.NvmCtx->MacParamsDefaults.MaxEirp;
 801473e:	4b34      	ldr	r3, [pc, #208]	; (8014810 <ResetMacParameters+0x1bc>)
 8014740:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8014744:	4b32      	ldr	r3, [pc, #200]	; (8014810 <ResetMacParameters+0x1bc>)
 8014746:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801474a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 801474c:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    MacCtx.NvmCtx->MacParams.AntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 8014750:	4b2f      	ldr	r3, [pc, #188]	; (8014810 <ResetMacParameters+0x1bc>)
 8014752:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8014756:	4b2e      	ldr	r3, [pc, #184]	; (8014810 <ResetMacParameters+0x1bc>)
 8014758:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801475c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801475e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

    MacCtx.NodeAckRequested = false;
 8014762:	4b2b      	ldr	r3, [pc, #172]	; (8014810 <ResetMacParameters+0x1bc>)
 8014764:	2200      	movs	r2, #0
 8014766:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NvmCtx->SrvAckRequested = false;
 801476a:	4b29      	ldr	r3, [pc, #164]	; (8014810 <ResetMacParameters+0x1bc>)
 801476c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014770:	2200      	movs	r2, #0
 8014772:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 8014776:	2301      	movs	r3, #1
 8014778:	713b      	strb	r3, [r7, #4]
    params.NvmCtx = NULL;
 801477a:	2300      	movs	r3, #0
 801477c:	603b      	str	r3, [r7, #0]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 801477e:	4b24      	ldr	r3, [pc, #144]	; (8014810 <ResetMacParameters+0x1bc>)
 8014780:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014784:	781b      	ldrb	r3, [r3, #0]
 8014786:	463a      	mov	r2, r7
 8014788:	4611      	mov	r1, r2
 801478a:	4618      	mov	r0, r3
 801478c:	f004 fa74 	bl	8018c78 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8014790:	4b1f      	ldr	r3, [pc, #124]	; (8014810 <ResetMacParameters+0x1bc>)
 8014792:	2200      	movs	r2, #0
 8014794:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8014798:	4b1d      	ldr	r3, [pc, #116]	; (8014810 <ResetMacParameters+0x1bc>)
 801479a:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 801479e:	4b1c      	ldr	r3, [pc, #112]	; (8014810 <ResetMacParameters+0x1bc>)
 80147a0:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 80147a4:	4b1a      	ldr	r3, [pc, #104]	; (8014810 <ResetMacParameters+0x1bc>)
 80147a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80147aa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80147ae:	4a18      	ldr	r2, [pc, #96]	; (8014810 <ResetMacParameters+0x1bc>)
 80147b0:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80147b4:	4b16      	ldr	r3, [pc, #88]	; (8014810 <ResetMacParameters+0x1bc>)
 80147b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80147ba:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 80147be:	4b14      	ldr	r3, [pc, #80]	; (8014810 <ResetMacParameters+0x1bc>)
 80147c0:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 80147c4:	4b12      	ldr	r3, [pc, #72]	; (8014810 <ResetMacParameters+0x1bc>)
 80147c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80147ca:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 80147ce:	4b10      	ldr	r3, [pc, #64]	; (8014810 <ResetMacParameters+0x1bc>)
 80147d0:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 80147d4:	4b0e      	ldr	r3, [pc, #56]	; (8014810 <ResetMacParameters+0x1bc>)
 80147d6:	2200      	movs	r2, #0
 80147d8:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 80147dc:	4b0c      	ldr	r3, [pc, #48]	; (8014810 <ResetMacParameters+0x1bc>)
 80147de:	2201      	movs	r2, #1
 80147e0:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80147e4:	4a0a      	ldr	r2, [pc, #40]	; (8014810 <ResetMacParameters+0x1bc>)
 80147e6:	4b0a      	ldr	r3, [pc, #40]	; (8014810 <ResetMacParameters+0x1bc>)
 80147e8:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 80147ec:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 80147f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80147f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80147f4:	682b      	ldr	r3, [r5, #0]
 80147f6:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80147f8:	4b05      	ldr	r3, [pc, #20]	; (8014810 <ResetMacParameters+0x1bc>)
 80147fa:	2201      	movs	r2, #1
 80147fc:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8014800:	4b03      	ldr	r3, [pc, #12]	; (8014810 <ResetMacParameters+0x1bc>)
 8014802:	2202      	movs	r2, #2
 8014804:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

}
 8014808:	bf00      	nop
 801480a:	3708      	adds	r7, #8
 801480c:	46bd      	mov	sp, r7
 801480e:	bdb0      	pop	{r4, r5, r7, pc}
 8014810:	200009d4 	.word	0x200009d4

08014814 <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 8014814:	b580      	push	{r7, lr}
 8014816:	b082      	sub	sp, #8
 8014818:	af00      	add	r7, sp, #0
 801481a:	6078      	str	r0, [r7, #4]
 801481c:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 801481e:	6878      	ldr	r0, [r7, #4]
 8014820:	f00b fc80 	bl	8020124 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 8014824:	4b10      	ldr	r3, [pc, #64]	; (8014868 <RxWindowSetup+0x54>)
 8014826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014828:	4798      	blx	r3

    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 801482a:	4b10      	ldr	r3, [pc, #64]	; (801486c <RxWindowSetup+0x58>)
 801482c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014830:	781b      	ldrb	r3, [r3, #0]
 8014832:	4a0f      	ldr	r2, [pc, #60]	; (8014870 <RxWindowSetup+0x5c>)
 8014834:	6839      	ldr	r1, [r7, #0]
 8014836:	4618      	mov	r0, r3
 8014838:	f004 fac9 	bl	8018dce <RegionRxConfig>
 801483c:	4603      	mov	r3, r0
 801483e:	2b00      	cmp	r3, #0
 8014840:	d00d      	beq.n	801485e <RxWindowSetup+0x4a>
    {
        Radio.Rx( MacCtx.NvmCtx->MacParams.MaxRxWindow );
 8014842:	4b09      	ldr	r3, [pc, #36]	; (8014868 <RxWindowSetup+0x54>)
 8014844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014846:	4a09      	ldr	r2, [pc, #36]	; (801486c <RxWindowSetup+0x58>)
 8014848:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 801484c:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8014850:	4610      	mov	r0, r2
 8014852:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 8014854:	683b      	ldr	r3, [r7, #0]
 8014856:	7cda      	ldrb	r2, [r3, #19]
 8014858:	4b04      	ldr	r3, [pc, #16]	; (801486c <RxWindowSetup+0x58>)
 801485a:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 801485e:	bf00      	nop
 8014860:	3708      	adds	r7, #8
 8014862:	46bd      	mov	sp, r7
 8014864:	bd80      	pop	{r7, pc}
 8014866:	bf00      	nop
 8014868:	08022b34 	.word	0x08022b34
 801486c:	200009d4 	.word	0x200009d4
 8014870:	20000df4 	.word	0x20000df4

08014874 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 8014874:	b590      	push	{r4, r7, lr}
 8014876:	b083      	sub	sp, #12
 8014878:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801487a:	4b1d      	ldr	r3, [pc, #116]	; (80148f0 <OpenContinuousRxCWindow+0x7c>)
 801487c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014880:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.RxCChannel.Datarate,
 8014882:	4b1b      	ldr	r3, [pc, #108]	; (80148f0 <OpenContinuousRxCWindow+0x7c>)
 8014884:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014888:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801488c:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 801488e:	4b18      	ldr	r3, [pc, #96]	; (80148f0 <OpenContinuousRxCWindow+0x7c>)
 8014890:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8014894:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 8014898:	4b15      	ldr	r3, [pc, #84]	; (80148f0 <OpenContinuousRxCWindow+0x7c>)
 801489a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801489e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80148a2:	4c14      	ldr	r4, [pc, #80]	; (80148f4 <OpenContinuousRxCWindow+0x80>)
 80148a4:	9400      	str	r4, [sp, #0]
 80148a6:	f004 fa6e 	bl	8018d86 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80148aa:	4b11      	ldr	r3, [pc, #68]	; (80148f0 <OpenContinuousRxCWindow+0x7c>)
 80148ac:	2202      	movs	r2, #2
 80148ae:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80148b2:	4b0f      	ldr	r3, [pc, #60]	; (80148f0 <OpenContinuousRxCWindow+0x7c>)
 80148b4:	2201      	movs	r2, #1
 80148b6:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80148ba:	4b0d      	ldr	r3, [pc, #52]	; (80148f0 <OpenContinuousRxCWindow+0x7c>)
 80148bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80148c0:	781b      	ldrb	r3, [r3, #0]
 80148c2:	4a0d      	ldr	r2, [pc, #52]	; (80148f8 <OpenContinuousRxCWindow+0x84>)
 80148c4:	490b      	ldr	r1, [pc, #44]	; (80148f4 <OpenContinuousRxCWindow+0x80>)
 80148c6:	4618      	mov	r0, r3
 80148c8:	f004 fa81 	bl	8018dce <RegionRxConfig>
 80148cc:	4603      	mov	r3, r0
 80148ce:	2b00      	cmp	r3, #0
 80148d0:	d009      	beq.n	80148e6 <OpenContinuousRxCWindow+0x72>
    {
        Radio.Rx( 0 ); // Continuous mode
 80148d2:	4b0a      	ldr	r3, [pc, #40]	; (80148fc <OpenContinuousRxCWindow+0x88>)
 80148d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80148d6:	2000      	movs	r0, #0
 80148d8:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 80148da:	4b05      	ldr	r3, [pc, #20]	; (80148f0 <OpenContinuousRxCWindow+0x7c>)
 80148dc:	f893 23f3 	ldrb.w	r2, [r3, #1011]	; 0x3f3
 80148e0:	4b03      	ldr	r3, [pc, #12]	; (80148f0 <OpenContinuousRxCWindow+0x7c>)
 80148e2:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 80148e6:	bf00      	nop
 80148e8:	3704      	adds	r7, #4
 80148ea:	46bd      	mov	sp, r7
 80148ec:	bd90      	pop	{r4, r7, pc}
 80148ee:	bf00      	nop
 80148f0:	200009d4 	.word	0x200009d4
 80148f4:	20000db4 	.word	0x20000db4
 80148f8:	20000df4 	.word	0x20000df4
 80148fc:	08022b34 	.word	0x08022b34

08014900 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 8014900:	b580      	push	{r7, lr}
 8014902:	b088      	sub	sp, #32
 8014904:	af00      	add	r7, sp, #0
 8014906:	60f8      	str	r0, [r7, #12]
 8014908:	60b9      	str	r1, [r7, #8]
 801490a:	603b      	str	r3, [r7, #0]
 801490c:	4613      	mov	r3, r2
 801490e:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8014910:	4b8a      	ldr	r3, [pc, #552]	; (8014b3c <PrepareFrame+0x23c>)
 8014912:	2200      	movs	r2, #0
 8014914:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 8014916:	4b89      	ldr	r3, [pc, #548]	; (8014b3c <PrepareFrame+0x23c>)
 8014918:	2200      	movs	r2, #0
 801491a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    uint32_t fCntUp = 0;
 801491e:	2300      	movs	r3, #0
 8014920:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 8014922:	2300      	movs	r3, #0
 8014924:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 8014926:	2300      	movs	r3, #0
 8014928:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 801492a:	683b      	ldr	r3, [r7, #0]
 801492c:	2b00      	cmp	r3, #0
 801492e:	d101      	bne.n	8014934 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 8014930:	2300      	movs	r3, #0
 8014932:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 8014934:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8014936:	461a      	mov	r2, r3
 8014938:	6839      	ldr	r1, [r7, #0]
 801493a:	4881      	ldr	r0, [pc, #516]	; (8014b40 <PrepareFrame+0x240>)
 801493c:	f007 fe99 	bl	801c672 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 8014940:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8014942:	b2da      	uxtb	r2, r3
 8014944:	4b7d      	ldr	r3, [pc, #500]	; (8014b3c <PrepareFrame+0x23c>)
 8014946:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 801494a:	68fb      	ldr	r3, [r7, #12]
 801494c:	781a      	ldrb	r2, [r3, #0]
 801494e:	4b7b      	ldr	r3, [pc, #492]	; (8014b3c <PrepareFrame+0x23c>)
 8014950:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 8014952:	68fb      	ldr	r3, [r7, #12]
 8014954:	781b      	ldrb	r3, [r3, #0]
 8014956:	f3c3 1342 	ubfx	r3, r3, #5, #3
 801495a:	b2db      	uxtb	r3, r3
 801495c:	2b07      	cmp	r3, #7
 801495e:	f000 80c8 	beq.w	8014af2 <PrepareFrame+0x1f2>
 8014962:	2b07      	cmp	r3, #7
 8014964:	f300 80df 	bgt.w	8014b26 <PrepareFrame+0x226>
 8014968:	2b02      	cmp	r3, #2
 801496a:	d006      	beq.n	801497a <PrepareFrame+0x7a>
 801496c:	2b04      	cmp	r3, #4
 801496e:	f040 80da 	bne.w	8014b26 <PrepareFrame+0x226>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 8014972:	4b72      	ldr	r3, [pc, #456]	; (8014b3c <PrepareFrame+0x23c>)
 8014974:	2201      	movs	r2, #1
 8014976:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 801497a:	4b70      	ldr	r3, [pc, #448]	; (8014b3c <PrepareFrame+0x23c>)
 801497c:	2204      	movs	r2, #4
 801497e:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8014982:	4b6e      	ldr	r3, [pc, #440]	; (8014b3c <PrepareFrame+0x23c>)
 8014984:	4a6f      	ldr	r2, [pc, #444]	; (8014b44 <PrepareFrame+0x244>)
 8014986:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 801498a:	4b6c      	ldr	r3, [pc, #432]	; (8014b3c <PrepareFrame+0x23c>)
 801498c:	22ff      	movs	r2, #255	; 0xff
 801498e:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 8014992:	68fb      	ldr	r3, [r7, #12]
 8014994:	781a      	ldrb	r2, [r3, #0]
 8014996:	4b69      	ldr	r3, [pc, #420]	; (8014b3c <PrepareFrame+0x23c>)
 8014998:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 801499c:	4a67      	ldr	r2, [pc, #412]	; (8014b3c <PrepareFrame+0x23c>)
 801499e:	79fb      	ldrb	r3, [r7, #7]
 80149a0:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 80149a4:	4b65      	ldr	r3, [pc, #404]	; (8014b3c <PrepareFrame+0x23c>)
 80149a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80149aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80149ac:	4a63      	ldr	r2, [pc, #396]	; (8014b3c <PrepareFrame+0x23c>)
 80149ae:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 80149b2:	68bb      	ldr	r3, [r7, #8]
 80149b4:	781a      	ldrb	r2, [r3, #0]
 80149b6:	4b61      	ldr	r3, [pc, #388]	; (8014b3c <PrepareFrame+0x23c>)
 80149b8:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 80149bc:	4b5f      	ldr	r3, [pc, #380]	; (8014b3c <PrepareFrame+0x23c>)
 80149be:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 80149c2:	4b5e      	ldr	r3, [pc, #376]	; (8014b3c <PrepareFrame+0x23c>)
 80149c4:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 80149c8:	4b5c      	ldr	r3, [pc, #368]	; (8014b3c <PrepareFrame+0x23c>)
 80149ca:	4a5d      	ldr	r2, [pc, #372]	; (8014b40 <PrepareFrame+0x240>)
 80149cc:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 80149d0:	f107 0318 	add.w	r3, r7, #24
 80149d4:	4618      	mov	r0, r3
 80149d6:	f003 faa1 	bl	8017f1c <LoRaMacCryptoGetFCntUp>
 80149da:	4603      	mov	r3, r0
 80149dc:	2b00      	cmp	r3, #0
 80149de:	d001      	beq.n	80149e4 <PrepareFrame+0xe4>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 80149e0:	2312      	movs	r3, #18
 80149e2:	e0a6      	b.n	8014b32 <PrepareFrame+0x232>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 80149e4:	69bb      	ldr	r3, [r7, #24]
 80149e6:	b29a      	uxth	r2, r3
 80149e8:	4b54      	ldr	r3, [pc, #336]	; (8014b3c <PrepareFrame+0x23c>)
 80149ea:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 80149ee:	4b53      	ldr	r3, [pc, #332]	; (8014b3c <PrepareFrame+0x23c>)
 80149f0:	2200      	movs	r2, #0
 80149f2:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.AckReceived = false;
 80149f6:	4b51      	ldr	r3, [pc, #324]	; (8014b3c <PrepareFrame+0x23c>)
 80149f8:	2200      	movs	r2, #0
 80149fa:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 80149fe:	69bb      	ldr	r3, [r7, #24]
 8014a00:	4a4e      	ldr	r2, [pc, #312]	; (8014b3c <PrepareFrame+0x23c>)
 8014a02:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8014a06:	f107 0314 	add.w	r3, r7, #20
 8014a0a:	4618      	mov	r0, r3
 8014a0c:	f002 fc02 	bl	8017214 <LoRaMacCommandsGetSizeSerializedCmds>
 8014a10:	4603      	mov	r3, r0
 8014a12:	2b00      	cmp	r3, #0
 8014a14:	d001      	beq.n	8014a1a <PrepareFrame+0x11a>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014a16:	2313      	movs	r3, #19
 8014a18:	e08b      	b.n	8014b32 <PrepareFrame+0x232>
            }

            if( macCmdsSize > 0 )
 8014a1a:	697b      	ldr	r3, [r7, #20]
 8014a1c:	2b00      	cmp	r3, #0
 8014a1e:	f000 8084 	beq.w	8014b2a <PrepareFrame+0x22a>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( MacCtx.NvmCtx->MacParams.ChannelsDatarate );
 8014a22:	4b46      	ldr	r3, [pc, #280]	; (8014b3c <PrepareFrame+0x23c>)
 8014a24:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014a28:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8014a2c:	4618      	mov	r0, r3
 8014a2e:	f7fe fd0f 	bl	8013450 <GetMaxAppPayloadWithoutFOptsLength>
 8014a32:	4603      	mov	r3, r0
 8014a34:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8014a36:	4b41      	ldr	r3, [pc, #260]	; (8014b3c <PrepareFrame+0x23c>)
 8014a38:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8014a3c:	2b00      	cmp	r3, #0
 8014a3e:	d01d      	beq.n	8014a7c <PrepareFrame+0x17c>
 8014a40:	697b      	ldr	r3, [r7, #20]
 8014a42:	2b0f      	cmp	r3, #15
 8014a44:	d81a      	bhi.n	8014a7c <PrepareFrame+0x17c>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 8014a46:	f107 0314 	add.w	r3, r7, #20
 8014a4a:	4a3f      	ldr	r2, [pc, #252]	; (8014b48 <PrepareFrame+0x248>)
 8014a4c:	4619      	mov	r1, r3
 8014a4e:	200f      	movs	r0, #15
 8014a50:	f002 fbf6 	bl	8017240 <LoRaMacCommandsSerializeCmds>
 8014a54:	4603      	mov	r3, r0
 8014a56:	2b00      	cmp	r3, #0
 8014a58:	d001      	beq.n	8014a5e <PrepareFrame+0x15e>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014a5a:	2313      	movs	r3, #19
 8014a5c:	e069      	b.n	8014b32 <PrepareFrame+0x232>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 8014a5e:	697b      	ldr	r3, [r7, #20]
 8014a60:	f003 030f 	and.w	r3, r3, #15
 8014a64:	b2d9      	uxtb	r1, r3
 8014a66:	68ba      	ldr	r2, [r7, #8]
 8014a68:	7813      	ldrb	r3, [r2, #0]
 8014a6a:	f361 0303 	bfi	r3, r1, #0, #4
 8014a6e:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8014a70:	68bb      	ldr	r3, [r7, #8]
 8014a72:	781a      	ldrb	r2, [r3, #0]
 8014a74:	4b31      	ldr	r3, [pc, #196]	; (8014b3c <PrepareFrame+0x23c>)
 8014a76:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 8014a7a:	e056      	b.n	8014b2a <PrepareFrame+0x22a>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8014a7c:	4b2f      	ldr	r3, [pc, #188]	; (8014b3c <PrepareFrame+0x23c>)
 8014a7e:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8014a82:	2b00      	cmp	r3, #0
 8014a84:	d014      	beq.n	8014ab0 <PrepareFrame+0x1b0>
 8014a86:	697b      	ldr	r3, [r7, #20]
 8014a88:	2b0f      	cmp	r3, #15
 8014a8a:	d911      	bls.n	8014ab0 <PrepareFrame+0x1b0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8014a8c:	7ff8      	ldrb	r0, [r7, #31]
 8014a8e:	4b2b      	ldr	r3, [pc, #172]	; (8014b3c <PrepareFrame+0x23c>)
 8014a90:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014a94:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 8014a98:	f107 0314 	add.w	r3, r7, #20
 8014a9c:	4619      	mov	r1, r3
 8014a9e:	f002 fbcf 	bl	8017240 <LoRaMacCommandsSerializeCmds>
 8014aa2:	4603      	mov	r3, r0
 8014aa4:	2b00      	cmp	r3, #0
 8014aa6:	d001      	beq.n	8014aac <PrepareFrame+0x1ac>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014aa8:	2313      	movs	r3, #19
 8014aaa:	e042      	b.n	8014b32 <PrepareFrame+0x232>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8014aac:	230a      	movs	r3, #10
 8014aae:	e040      	b.n	8014b32 <PrepareFrame+0x232>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8014ab0:	7ff8      	ldrb	r0, [r7, #31]
 8014ab2:	4b22      	ldr	r3, [pc, #136]	; (8014b3c <PrepareFrame+0x23c>)
 8014ab4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014ab8:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 8014abc:	f107 0314 	add.w	r3, r7, #20
 8014ac0:	4619      	mov	r1, r3
 8014ac2:	f002 fbbd 	bl	8017240 <LoRaMacCommandsSerializeCmds>
 8014ac6:	4603      	mov	r3, r0
 8014ac8:	2b00      	cmp	r3, #0
 8014aca:	d001      	beq.n	8014ad0 <PrepareFrame+0x1d0>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014acc:	2313      	movs	r3, #19
 8014ace:	e030      	b.n	8014b32 <PrepareFrame+0x232>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8014ad0:	4b1a      	ldr	r3, [pc, #104]	; (8014b3c <PrepareFrame+0x23c>)
 8014ad2:	2200      	movs	r2, #0
 8014ad4:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 8014ad8:	4b18      	ldr	r3, [pc, #96]	; (8014b3c <PrepareFrame+0x23c>)
 8014ada:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014ade:	33cb      	adds	r3, #203	; 0xcb
 8014ae0:	4a16      	ldr	r2, [pc, #88]	; (8014b3c <PrepareFrame+0x23c>)
 8014ae2:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8014ae6:	697b      	ldr	r3, [r7, #20]
 8014ae8:	b2da      	uxtb	r2, r3
 8014aea:	4b14      	ldr	r3, [pc, #80]	; (8014b3c <PrepareFrame+0x23c>)
 8014aec:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 8014af0:	e01b      	b.n	8014b2a <PrepareFrame+0x22a>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8014af2:	683b      	ldr	r3, [r7, #0]
 8014af4:	2b00      	cmp	r3, #0
 8014af6:	d01a      	beq.n	8014b2e <PrepareFrame+0x22e>
 8014af8:	4b10      	ldr	r3, [pc, #64]	; (8014b3c <PrepareFrame+0x23c>)
 8014afa:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8014afe:	2b00      	cmp	r3, #0
 8014b00:	d015      	beq.n	8014b2e <PrepareFrame+0x22e>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8014b02:	4812      	ldr	r0, [pc, #72]	; (8014b4c <PrepareFrame+0x24c>)
 8014b04:	4b0d      	ldr	r3, [pc, #52]	; (8014b3c <PrepareFrame+0x23c>)
 8014b06:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8014b0a:	b29b      	uxth	r3, r3
 8014b0c:	461a      	mov	r2, r3
 8014b0e:	6839      	ldr	r1, [r7, #0]
 8014b10:	f007 fdaf 	bl	801c672 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8014b14:	4b09      	ldr	r3, [pc, #36]	; (8014b3c <PrepareFrame+0x23c>)
 8014b16:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8014b1a:	b29b      	uxth	r3, r3
 8014b1c:	3301      	adds	r3, #1
 8014b1e:	b29a      	uxth	r2, r3
 8014b20:	4b06      	ldr	r3, [pc, #24]	; (8014b3c <PrepareFrame+0x23c>)
 8014b22:	801a      	strh	r2, [r3, #0]
            }
            break;
 8014b24:	e003      	b.n	8014b2e <PrepareFrame+0x22e>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8014b26:	2302      	movs	r3, #2
 8014b28:	e003      	b.n	8014b32 <PrepareFrame+0x232>
            break;
 8014b2a:	bf00      	nop
 8014b2c:	e000      	b.n	8014b30 <PrepareFrame+0x230>
            break;
 8014b2e:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8014b30:	2300      	movs	r3, #0
}
 8014b32:	4618      	mov	r0, r3
 8014b34:	3720      	adds	r7, #32
 8014b36:	46bd      	mov	sp, r7
 8014b38:	bd80      	pop	{r7, pc}
 8014b3a:	bf00      	nop
 8014b3c:	200009d4 	.word	0x200009d4
 8014b40:	20000b0c 	.word	0x20000b0c
 8014b44:	200009d6 	.word	0x200009d6
 8014b48:	20000aec 	.word	0x20000aec
 8014b4c:	200009d7 	.word	0x200009d7

08014b50 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 8014b50:	b580      	push	{r7, lr}
 8014b52:	b08a      	sub	sp, #40	; 0x28
 8014b54:	af00      	add	r7, sp, #0
 8014b56:	4603      	mov	r3, r0
 8014b58:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014b5a:	2303      	movs	r3, #3
 8014b5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8014b60:	2300      	movs	r3, #0
 8014b62:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8014b64:	79fb      	ldrb	r3, [r7, #7]
 8014b66:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8014b68:	4b4f      	ldr	r3, [pc, #316]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014b6a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014b6e:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8014b72:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8014b74:	4b4c      	ldr	r3, [pc, #304]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014b76:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014b7a:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8014b7e:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8014b80:	4b49      	ldr	r3, [pc, #292]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014b82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014b86:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8014b8a:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8014b8c:	4b46      	ldr	r3, [pc, #280]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014b8e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014b92:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8014b96:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8014b98:	4b43      	ldr	r3, [pc, #268]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014b9a:	881b      	ldrh	r3, [r3, #0]
 8014b9c:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8014b9e:	4b42      	ldr	r3, [pc, #264]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014ba0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014ba4:	7818      	ldrb	r0, [r3, #0]
 8014ba6:	f107 020f 	add.w	r2, r7, #15
 8014baa:	f107 0110 	add.w	r1, r7, #16
 8014bae:	4b3f      	ldr	r3, [pc, #252]	; (8014cac <SendFrameOnChannel+0x15c>)
 8014bb0:	f004 f92b 	bl	8018e0a <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014bb4:	4b3c      	ldr	r3, [pc, #240]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014bb6:	2201      	movs	r2, #1
 8014bb8:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8014bbc:	4b3a      	ldr	r3, [pc, #232]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014bbe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014bc2:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8014bc6:	b2da      	uxtb	r2, r3
 8014bc8:	4b37      	ldr	r3, [pc, #220]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014bca:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
    MacCtx.McpsConfirm.TxPower = txPower;
 8014bce:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8014bd2:	4b35      	ldr	r3, [pc, #212]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014bd4:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
    MacCtx.McpsConfirm.Channel = channel;
 8014bd8:	79fb      	ldrb	r3, [r7, #7]
 8014bda:	4a33      	ldr	r2, [pc, #204]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014bdc:	f8c2 344c 	str.w	r3, [r2, #1100]	; 0x44c

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8014be0:	4b31      	ldr	r3, [pc, #196]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014be2:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8014be6:	4a30      	ldr	r2, [pc, #192]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014be8:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8014bec:	4b2e      	ldr	r3, [pc, #184]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014bee:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8014bf2:	4a2d      	ldr	r2, [pc, #180]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014bf4:	f8c2 3454 	str.w	r3, [r2, #1108]	; 0x454

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8014bf8:	f002 f873 	bl	8016ce2 <LoRaMacClassBIsBeaconModeActive>
 8014bfc:	4603      	mov	r3, r0
 8014bfe:	2b00      	cmp	r3, #0
 8014c00:	d00b      	beq.n	8014c1a <SendFrameOnChannel+0xca>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8014c02:	4b29      	ldr	r3, [pc, #164]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014c04:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8014c08:	4618      	mov	r0, r3
 8014c0a:	f002 f8d5 	bl	8016db8 <LoRaMacClassBIsUplinkCollision>
 8014c0e:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8014c10:	6a3b      	ldr	r3, [r7, #32]
 8014c12:	2b00      	cmp	r3, #0
 8014c14:	d001      	beq.n	8014c1a <SendFrameOnChannel+0xca>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8014c16:	2310      	movs	r3, #16
 8014c18:	e042      	b.n	8014ca0 <SendFrameOnChannel+0x150>
        }
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8014c1a:	4b23      	ldr	r3, [pc, #140]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014c1c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014c20:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8014c24:	2b01      	cmp	r3, #1
 8014c26:	d101      	bne.n	8014c2c <SendFrameOnChannel+0xdc>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8014c28:	f002 f8d0 	bl	8016dcc <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 8014c2c:	f002 f86a 	bl	8016d04 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 8014c30:	4b1d      	ldr	r3, [pc, #116]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014c32:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014c36:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8014c3a:	b2db      	uxtb	r3, r3
 8014c3c:	4a1a      	ldr	r2, [pc, #104]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014c3e:	f892 2415 	ldrb.w	r2, [r2, #1045]	; 0x415
 8014c42:	4611      	mov	r1, r2
 8014c44:	4618      	mov	r0, r3
 8014c46:	f7ff fc69 	bl	801451c <SecureFrame>
 8014c4a:	4603      	mov	r3, r0
 8014c4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 8014c50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014c54:	2b00      	cmp	r3, #0
 8014c56:	d002      	beq.n	8014c5e <SendFrameOnChannel+0x10e>
    {
        return status;
 8014c58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014c5c:	e020      	b.n	8014ca0 <SendFrameOnChannel+0x150>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8014c5e:	4b12      	ldr	r3, [pc, #72]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014c60:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8014c64:	f043 0302 	orr.w	r3, r3, #2
 8014c68:	4a0f      	ldr	r2, [pc, #60]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014c6a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 8014c6e:	4b0e      	ldr	r3, [pc, #56]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014c70:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8014c74:	f083 0301 	eor.w	r3, r3, #1
 8014c78:	b2db      	uxtb	r3, r3
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	d007      	beq.n	8014c8e <SendFrameOnChannel+0x13e>
    {
        MacCtx.ChannelsNbTransCounter++;
 8014c7e:	4b0a      	ldr	r3, [pc, #40]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014c80:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 8014c84:	3301      	adds	r3, #1
 8014c86:	b2da      	uxtb	r2, r3
 8014c88:	4b07      	ldr	r3, [pc, #28]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014c8a:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8014c8e:	4b08      	ldr	r3, [pc, #32]	; (8014cb0 <SendFrameOnChannel+0x160>)
 8014c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014c92:	4a05      	ldr	r2, [pc, #20]	; (8014ca8 <SendFrameOnChannel+0x158>)
 8014c94:	8812      	ldrh	r2, [r2, #0]
 8014c96:	b2d2      	uxtb	r2, r2
 8014c98:	4611      	mov	r1, r2
 8014c9a:	4806      	ldr	r0, [pc, #24]	; (8014cb4 <SendFrameOnChannel+0x164>)
 8014c9c:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 8014c9e:	2300      	movs	r3, #0
}
 8014ca0:	4618      	mov	r0, r3
 8014ca2:	3728      	adds	r7, #40	; 0x28
 8014ca4:	46bd      	mov	sp, r7
 8014ca6:	bd80      	pop	{r7, pc}
 8014ca8:	200009d4 	.word	0x200009d4
 8014cac:	20000dec 	.word	0x20000dec
 8014cb0:	08022b34 	.word	0x08022b34
 8014cb4:	200009d6 	.word	0x200009d6

08014cb8 <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 8014cb8:	b580      	push	{r7, lr}
 8014cba:	b086      	sub	sp, #24
 8014cbc:	af00      	add	r7, sp, #0
 8014cbe:	4603      	mov	r3, r0
 8014cc0:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 8014cc2:	4b1a      	ldr	r3, [pc, #104]	; (8014d2c <SetTxContinuousWave+0x74>)
 8014cc4:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 8014cc8:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8014cca:	4b18      	ldr	r3, [pc, #96]	; (8014d2c <SetTxContinuousWave+0x74>)
 8014ccc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014cd0:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8014cd4:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8014cd6:	4b15      	ldr	r3, [pc, #84]	; (8014d2c <SetTxContinuousWave+0x74>)
 8014cd8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014cdc:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8014ce0:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8014ce2:	4b12      	ldr	r3, [pc, #72]	; (8014d2c <SetTxContinuousWave+0x74>)
 8014ce4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014ce8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8014cec:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8014cee:	4b0f      	ldr	r3, [pc, #60]	; (8014d2c <SetTxContinuousWave+0x74>)
 8014cf0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014cf4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8014cf8:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 8014cfa:	88fb      	ldrh	r3, [r7, #6]
 8014cfc:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 8014cfe:	4b0b      	ldr	r3, [pc, #44]	; (8014d2c <SetTxContinuousWave+0x74>)
 8014d00:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014d04:	781b      	ldrb	r3, [r3, #0]
 8014d06:	f107 0208 	add.w	r2, r7, #8
 8014d0a:	4611      	mov	r1, r2
 8014d0c:	4618      	mov	r0, r3
 8014d0e:	f004 f979 	bl	8019004 <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8014d12:	4b06      	ldr	r3, [pc, #24]	; (8014d2c <SetTxContinuousWave+0x74>)
 8014d14:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8014d18:	f043 0302 	orr.w	r3, r3, #2
 8014d1c:	4a03      	ldr	r2, [pc, #12]	; (8014d2c <SetTxContinuousWave+0x74>)
 8014d1e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 8014d22:	2300      	movs	r3, #0
}
 8014d24:	4618      	mov	r0, r3
 8014d26:	3718      	adds	r7, #24
 8014d28:	46bd      	mov	sp, r7
 8014d2a:	bd80      	pop	{r7, pc}
 8014d2c:	200009d4 	.word	0x200009d4

08014d30 <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8014d30:	b580      	push	{r7, lr}
 8014d32:	b082      	sub	sp, #8
 8014d34:	af00      	add	r7, sp, #0
 8014d36:	4603      	mov	r3, r0
 8014d38:	6039      	str	r1, [r7, #0]
 8014d3a:	80fb      	strh	r3, [r7, #6]
 8014d3c:	4613      	mov	r3, r2
 8014d3e:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8014d40:	4b09      	ldr	r3, [pc, #36]	; (8014d68 <SetTxContinuousWave1+0x38>)
 8014d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014d44:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8014d48:	88fa      	ldrh	r2, [r7, #6]
 8014d4a:	6838      	ldr	r0, [r7, #0]
 8014d4c:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8014d4e:	4b07      	ldr	r3, [pc, #28]	; (8014d6c <SetTxContinuousWave1+0x3c>)
 8014d50:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8014d54:	f043 0302 	orr.w	r3, r3, #2
 8014d58:	4a04      	ldr	r2, [pc, #16]	; (8014d6c <SetTxContinuousWave1+0x3c>)
 8014d5a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 8014d5e:	2300      	movs	r3, #0
}
 8014d60:	4618      	mov	r0, r3
 8014d62:	3708      	adds	r7, #8
 8014d64:	46bd      	mov	sp, r7
 8014d66:	bd80      	pop	{r7, pc}
 8014d68:	08022b34 	.word	0x08022b34
 8014d6c:	200009d4 	.word	0x200009d4

08014d70 <GetCtxs>:

static LoRaMacCtxs_t* GetCtxs( void )
{
 8014d70:	b580      	push	{r7, lr}
 8014d72:	b082      	sub	sp, #8
 8014d74:	af00      	add	r7, sp, #0
    Contexts.MacNvmCtx = &NvmMacCtx;
 8014d76:	4b1d      	ldr	r3, [pc, #116]	; (8014dec <GetCtxs+0x7c>)
 8014d78:	4a1d      	ldr	r2, [pc, #116]	; (8014df0 <GetCtxs+0x80>)
 8014d7a:	601a      	str	r2, [r3, #0]
    Contexts.MacNvmCtxSize = sizeof( NvmMacCtx );
 8014d7c:	4b1b      	ldr	r3, [pc, #108]	; (8014dec <GetCtxs+0x7c>)
 8014d7e:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8014d82:	605a      	str	r2, [r3, #4]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 8014d84:	481b      	ldr	r0, [pc, #108]	; (8014df4 <GetCtxs+0x84>)
 8014d86:	f003 f8b9 	bl	8017efc <LoRaMacCryptoGetNvmCtx>
 8014d8a:	4603      	mov	r3, r0
 8014d8c:	4a17      	ldr	r2, [pc, #92]	; (8014dec <GetCtxs+0x7c>)
 8014d8e:	6113      	str	r3, [r2, #16]
    GetNvmCtxParams_t params ={ 0 };
 8014d90:	2300      	movs	r3, #0
 8014d92:	607b      	str	r3, [r7, #4]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 8014d94:	4b18      	ldr	r3, [pc, #96]	; (8014df8 <GetCtxs+0x88>)
 8014d96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014d9a:	781b      	ldrb	r3, [r3, #0]
 8014d9c:	1d3a      	adds	r2, r7, #4
 8014d9e:	4611      	mov	r1, r2
 8014da0:	4618      	mov	r0, r3
 8014da2:	f003 ff81 	bl	8018ca8 <RegionGetNvmCtx>
 8014da6:	4603      	mov	r3, r0
 8014da8:	4a10      	ldr	r2, [pc, #64]	; (8014dec <GetCtxs+0x7c>)
 8014daa:	6093      	str	r3, [r2, #8]
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 8014dac:	687b      	ldr	r3, [r7, #4]
 8014dae:	4a0f      	ldr	r2, [pc, #60]	; (8014dec <GetCtxs+0x7c>)
 8014db0:	60d3      	str	r3, [r2, #12]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 8014db2:	4812      	ldr	r0, [pc, #72]	; (8014dfc <GetCtxs+0x8c>)
 8014db4:	f7fb fd00 	bl	80107b8 <SecureElementGetNvmCtx>
 8014db8:	4603      	mov	r3, r0
 8014dba:	4a0c      	ldr	r2, [pc, #48]	; (8014dec <GetCtxs+0x7c>)
 8014dbc:	6193      	str	r3, [r2, #24]
    Contexts.CommandsNvmCtx = LoRaMacCommandsGetNvmCtx( &Contexts.CommandsNvmCtxSize );
 8014dbe:	4810      	ldr	r0, [pc, #64]	; (8014e00 <GetCtxs+0x90>)
 8014dc0:	f002 f952 	bl	8017068 <LoRaMacCommandsGetNvmCtx>
 8014dc4:	4603      	mov	r3, r0
 8014dc6:	4a09      	ldr	r2, [pc, #36]	; (8014dec <GetCtxs+0x7c>)
 8014dc8:	6213      	str	r3, [r2, #32]
    Contexts.ClassBNvmCtx = LoRaMacClassBGetNvmCtx( &Contexts.ClassBNvmCtxSize );
 8014dca:	480e      	ldr	r0, [pc, #56]	; (8014e04 <GetCtxs+0x94>)
 8014dcc:	f001 ff1b 	bl	8016c06 <LoRaMacClassBGetNvmCtx>
 8014dd0:	4603      	mov	r3, r0
 8014dd2:	4a06      	ldr	r2, [pc, #24]	; (8014dec <GetCtxs+0x7c>)
 8014dd4:	6293      	str	r3, [r2, #40]	; 0x28
    Contexts.ConfirmQueueNvmCtx = LoRaMacConfirmQueueGetNvmCtx( &Contexts.ConfirmQueueNvmCtxSize );
 8014dd6:	480c      	ldr	r0, [pc, #48]	; (8014e08 <GetCtxs+0x98>)
 8014dd8:	f002 fbc4 	bl	8017564 <LoRaMacConfirmQueueGetNvmCtx>
 8014ddc:	4603      	mov	r3, r0
 8014dde:	4a03      	ldr	r2, [pc, #12]	; (8014dec <GetCtxs+0x7c>)
 8014de0:	6313      	str	r3, [r2, #48]	; 0x30
    return &Contexts;
 8014de2:	4b02      	ldr	r3, [pc, #8]	; (8014dec <GetCtxs+0x7c>)
}
 8014de4:	4618      	mov	r0, r3
 8014de6:	3708      	adds	r7, #8
 8014de8:	46bd      	mov	sp, r7
 8014dea:	bd80      	pop	{r7, pc}
 8014dec:	20000fcc 	.word	0x20000fcc
 8014df0:	20000e60 	.word	0x20000e60
 8014df4:	20000fe0 	.word	0x20000fe0
 8014df8:	200009d4 	.word	0x200009d4
 8014dfc:	20000fe8 	.word	0x20000fe8
 8014e00:	20000ff0 	.word	0x20000ff0
 8014e04:	20000ff8 	.word	0x20000ff8
 8014e08:	20001000 	.word	0x20001000

08014e0c <RestoreCtxs>:

static LoRaMacStatus_t RestoreCtxs( LoRaMacCtxs_t* contexts )
{
 8014e0c:	b580      	push	{r7, lr}
 8014e0e:	b084      	sub	sp, #16
 8014e10:	af00      	add	r7, sp, #0
 8014e12:	6078      	str	r0, [r7, #4]
    if( contexts == NULL )
 8014e14:	687b      	ldr	r3, [r7, #4]
 8014e16:	2b00      	cmp	r3, #0
 8014e18:	d101      	bne.n	8014e1e <RestoreCtxs+0x12>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014e1a:	2303      	movs	r3, #3
 8014e1c:	e081      	b.n	8014f22 <RestoreCtxs+0x116>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 8014e1e:	4b43      	ldr	r3, [pc, #268]	; (8014f2c <RestoreCtxs+0x120>)
 8014e20:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8014e24:	2b01      	cmp	r3, #1
 8014e26:	d001      	beq.n	8014e2c <RestoreCtxs+0x20>
    {
        return LORAMAC_STATUS_BUSY;
 8014e28:	2301      	movs	r3, #1
 8014e2a:	e07a      	b.n	8014f22 <RestoreCtxs+0x116>
    }

    if( contexts->MacNvmCtx != NULL )
 8014e2c:	687b      	ldr	r3, [r7, #4]
 8014e2e:	681b      	ldr	r3, [r3, #0]
 8014e30:	2b00      	cmp	r3, #0
 8014e32:	d008      	beq.n	8014e46 <RestoreCtxs+0x3a>
    {
        memcpy1( ( uint8_t* ) &NvmMacCtx, ( uint8_t* ) contexts->MacNvmCtx, contexts->MacNvmCtxSize );
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	6819      	ldr	r1, [r3, #0]
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	685b      	ldr	r3, [r3, #4]
 8014e3c:	b29b      	uxth	r3, r3
 8014e3e:	461a      	mov	r2, r3
 8014e40:	483b      	ldr	r0, [pc, #236]	; (8014f30 <RestoreCtxs+0x124>)
 8014e42:	f007 fc16 	bl	801c672 <memcpy1>
    }

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESTORE_CTX;
 8014e46:	2303      	movs	r3, #3
 8014e48:	733b      	strb	r3, [r7, #12]
    params.NvmCtx = contexts->RegionNvmCtx;
 8014e4a:	687b      	ldr	r3, [r7, #4]
 8014e4c:	689b      	ldr	r3, [r3, #8]
 8014e4e:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8014e50:	4b36      	ldr	r3, [pc, #216]	; (8014f2c <RestoreCtxs+0x120>)
 8014e52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014e56:	781b      	ldrb	r3, [r3, #0]
 8014e58:	f107 0208 	add.w	r2, r7, #8
 8014e5c:	4611      	mov	r1, r2
 8014e5e:	4618      	mov	r0, r3
 8014e60:	f003 ff0a 	bl	8018c78 <RegionInitDefaults>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8014e64:	4b31      	ldr	r3, [pc, #196]	; (8014f2c <RestoreCtxs+0x120>)
 8014e66:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8014e6a:	4b30      	ldr	r3, [pc, #192]	; (8014f2c <RestoreCtxs+0x120>)
 8014e6c:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 8014e70:	4b2e      	ldr	r3, [pc, #184]	; (8014f2c <RestoreCtxs+0x120>)
 8014e72:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014e76:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8014e7a:	4a2c      	ldr	r2, [pc, #176]	; (8014f2c <RestoreCtxs+0x120>)
 8014e7c:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
    MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8014e80:	4b2a      	ldr	r3, [pc, #168]	; (8014f2c <RestoreCtxs+0x120>)
 8014e82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014e86:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 8014e8a:	4b28      	ldr	r3, [pc, #160]	; (8014f2c <RestoreCtxs+0x120>)
 8014e8c:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
    MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8014e90:	4b26      	ldr	r3, [pc, #152]	; (8014f2c <RestoreCtxs+0x120>)
 8014e92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014e96:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8014e9a:	4b24      	ldr	r3, [pc, #144]	; (8014f2c <RestoreCtxs+0x120>)
 8014e9c:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8014ea0:	4b22      	ldr	r3, [pc, #136]	; (8014f2c <RestoreCtxs+0x120>)
 8014ea2:	2201      	movs	r2, #1
 8014ea4:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8014ea8:	4b20      	ldr	r3, [pc, #128]	; (8014f2c <RestoreCtxs+0x120>)
 8014eaa:	2202      	movs	r2, #2
 8014eac:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

    if( SecureElementRestoreNvmCtx( contexts->SecureElementNvmCtx ) != SECURE_ELEMENT_SUCCESS )
 8014eb0:	687b      	ldr	r3, [r7, #4]
 8014eb2:	699b      	ldr	r3, [r3, #24]
 8014eb4:	4618      	mov	r0, r3
 8014eb6:	f7fb fc69 	bl	801078c <SecureElementRestoreNvmCtx>
 8014eba:	4603      	mov	r3, r0
 8014ebc:	2b00      	cmp	r3, #0
 8014ebe:	d001      	beq.n	8014ec4 <RestoreCtxs+0xb8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8014ec0:	2311      	movs	r3, #17
 8014ec2:	e02e      	b.n	8014f22 <RestoreCtxs+0x116>
    }

    if( LoRaMacCryptoRestoreNvmCtx( contexts->CryptoNvmCtx ) != LORAMAC_CRYPTO_SUCCESS )
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	691b      	ldr	r3, [r3, #16]
 8014ec8:	4618      	mov	r0, r3
 8014eca:	f003 f801 	bl	8017ed0 <LoRaMacCryptoRestoreNvmCtx>
 8014ece:	4603      	mov	r3, r0
 8014ed0:	2b00      	cmp	r3, #0
 8014ed2:	d001      	beq.n	8014ed8 <RestoreCtxs+0xcc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8014ed4:	2311      	movs	r3, #17
 8014ed6:	e024      	b.n	8014f22 <RestoreCtxs+0x116>
    }

    if( LoRaMacCommandsRestoreNvmCtx( contexts->CommandsNvmCtx ) != LORAMAC_COMMANDS_SUCCESS )
 8014ed8:	687b      	ldr	r3, [r7, #4]
 8014eda:	6a1b      	ldr	r3, [r3, #32]
 8014edc:	4618      	mov	r0, r3
 8014ede:	f002 f8ad 	bl	801703c <LoRaMacCommandsRestoreNvmCtx>
 8014ee2:	4603      	mov	r3, r0
 8014ee4:	2b00      	cmp	r3, #0
 8014ee6:	d001      	beq.n	8014eec <RestoreCtxs+0xe0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014ee8:	2313      	movs	r3, #19
 8014eea:	e01a      	b.n	8014f22 <RestoreCtxs+0x116>
    }

    if( LoRaMacClassBRestoreNvmCtx( contexts->ClassBNvmCtx ) != true )
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014ef0:	4618      	mov	r0, r3
 8014ef2:	f001 fe7e 	bl	8016bf2 <LoRaMacClassBRestoreNvmCtx>
 8014ef6:	4603      	mov	r3, r0
 8014ef8:	f083 0301 	eor.w	r3, r3, #1
 8014efc:	b2db      	uxtb	r3, r3
 8014efe:	2b00      	cmp	r3, #0
 8014f00:	d001      	beq.n	8014f06 <RestoreCtxs+0xfa>
    {
        return LORAMAC_STATUS_CLASS_B_ERROR;
 8014f02:	2314      	movs	r3, #20
 8014f04:	e00d      	b.n	8014f22 <RestoreCtxs+0x116>
    }

    if( LoRaMacConfirmQueueRestoreNvmCtx( contexts->ConfirmQueueNvmCtx ) != true )
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f0a:	4618      	mov	r0, r3
 8014f0c:	f002 fb14 	bl	8017538 <LoRaMacConfirmQueueRestoreNvmCtx>
 8014f10:	4603      	mov	r3, r0
 8014f12:	f083 0301 	eor.w	r3, r3, #1
 8014f16:	b2db      	uxtb	r3, r3
 8014f18:	2b00      	cmp	r3, #0
 8014f1a:	d001      	beq.n	8014f20 <RestoreCtxs+0x114>
    {
        return LORAMAC_STATUS_CONFIRM_QUEUE_ERROR;
 8014f1c:	2315      	movs	r3, #21
 8014f1e:	e000      	b.n	8014f22 <RestoreCtxs+0x116>
    }

    return LORAMAC_STATUS_OK;
 8014f20:	2300      	movs	r3, #0
}
 8014f22:	4618      	mov	r0, r3
 8014f24:	3710      	adds	r7, #16
 8014f26:	46bd      	mov	sp, r7
 8014f28:	bd80      	pop	{r7, pc}
 8014f2a:	bf00      	nop
 8014f2c:	200009d4 	.word	0x200009d4
 8014f30:	20000e60 	.word	0x20000e60

08014f34 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8014f34:	b480      	push	{r7}
 8014f36:	b083      	sub	sp, #12
 8014f38:	af00      	add	r7, sp, #0
 8014f3a:	6078      	str	r0, [r7, #4]
 8014f3c:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 8014f3e:	687b      	ldr	r3, [r7, #4]
 8014f40:	2b00      	cmp	r3, #0
 8014f42:	d002      	beq.n	8014f4a <DetermineFrameType+0x16>
 8014f44:	683b      	ldr	r3, [r7, #0]
 8014f46:	2b00      	cmp	r3, #0
 8014f48:	d101      	bne.n	8014f4e <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014f4a:	2303      	movs	r3, #3
 8014f4c:	e03b      	b.n	8014fc6 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	7b1b      	ldrb	r3, [r3, #12]
 8014f52:	f003 030f 	and.w	r3, r3, #15
 8014f56:	b2db      	uxtb	r3, r3
 8014f58:	2b00      	cmp	r3, #0
 8014f5a:	d008      	beq.n	8014f6e <DetermineFrameType+0x3a>
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014f62:	2b00      	cmp	r3, #0
 8014f64:	d003      	beq.n	8014f6e <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 8014f66:	683b      	ldr	r3, [r7, #0]
 8014f68:	2200      	movs	r2, #0
 8014f6a:	701a      	strb	r2, [r3, #0]
 8014f6c:	e02a      	b.n	8014fc4 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	d103      	bne.n	8014f80 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 8014f78:	683b      	ldr	r3, [r7, #0]
 8014f7a:	2201      	movs	r2, #1
 8014f7c:	701a      	strb	r2, [r3, #0]
 8014f7e:	e021      	b.n	8014fc4 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	7b1b      	ldrb	r3, [r3, #12]
 8014f84:	f003 030f 	and.w	r3, r3, #15
 8014f88:	b2db      	uxtb	r3, r3
 8014f8a:	2b00      	cmp	r3, #0
 8014f8c:	d108      	bne.n	8014fa0 <DetermineFrameType+0x6c>
 8014f8e:	687b      	ldr	r3, [r7, #4]
 8014f90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014f94:	2b00      	cmp	r3, #0
 8014f96:	d103      	bne.n	8014fa0 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8014f98:	683b      	ldr	r3, [r7, #0]
 8014f9a:	2202      	movs	r2, #2
 8014f9c:	701a      	strb	r2, [r3, #0]
 8014f9e:	e011      	b.n	8014fc4 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	7b1b      	ldrb	r3, [r3, #12]
 8014fa4:	f003 030f 	and.w	r3, r3, #15
 8014fa8:	b2db      	uxtb	r3, r3
 8014faa:	2b00      	cmp	r3, #0
 8014fac:	d108      	bne.n	8014fc0 <DetermineFrameType+0x8c>
 8014fae:	687b      	ldr	r3, [r7, #4]
 8014fb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014fb4:	2b00      	cmp	r3, #0
 8014fb6:	d003      	beq.n	8014fc0 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 8014fb8:	683b      	ldr	r3, [r7, #0]
 8014fba:	2203      	movs	r2, #3
 8014fbc:	701a      	strb	r2, [r3, #0]
 8014fbe:	e001      	b.n	8014fc4 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8014fc0:	2317      	movs	r3, #23
 8014fc2:	e000      	b.n	8014fc6 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8014fc4:	2300      	movs	r3, #0
}
 8014fc6:	4618      	mov	r0, r3
 8014fc8:	370c      	adds	r7, #12
 8014fca:	46bd      	mov	sp, r7
 8014fcc:	bc80      	pop	{r7}
 8014fce:	4770      	bx	lr

08014fd0 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 8014fd0:	b480      	push	{r7}
 8014fd2:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 8014fd4:	4b14      	ldr	r3, [pc, #80]	; (8015028 <CheckRetransUnconfirmedUplink+0x58>)
 8014fd6:	f893 2410 	ldrb.w	r2, [r3, #1040]	; 0x410
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 8014fda:	4b13      	ldr	r3, [pc, #76]	; (8015028 <CheckRetransUnconfirmedUplink+0x58>)
 8014fdc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014fe0:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
    if( MacCtx.ChannelsNbTransCounter >=
 8014fe4:	429a      	cmp	r2, r3
 8014fe6:	d301      	bcc.n	8014fec <CheckRetransUnconfirmedUplink+0x1c>
    {
        return true;
 8014fe8:	2301      	movs	r3, #1
 8014fea:	e018      	b.n	801501e <CheckRetransUnconfirmedUplink+0x4e>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8014fec:	4b0e      	ldr	r3, [pc, #56]	; (8015028 <CheckRetransUnconfirmedUplink+0x58>)
 8014fee:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8014ff2:	f003 0302 	and.w	r3, r3, #2
 8014ff6:	b2db      	uxtb	r3, r3
 8014ff8:	2b00      	cmp	r3, #0
 8014ffa:	d00f      	beq.n	801501c <CheckRetransUnconfirmedUplink+0x4c>
    {
        // For Class A stop in each case
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 8014ffc:	4b0a      	ldr	r3, [pc, #40]	; (8015028 <CheckRetransUnconfirmedUplink+0x58>)
 8014ffe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015002:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8015006:	2b00      	cmp	r3, #0
 8015008:	d101      	bne.n	801500e <CheckRetransUnconfirmedUplink+0x3e>
        {
            return true;
 801500a:	2301      	movs	r3, #1
 801500c:	e007      	b.n	801501e <CheckRetransUnconfirmedUplink+0x4e>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 801500e:	4b06      	ldr	r3, [pc, #24]	; (8015028 <CheckRetransUnconfirmedUplink+0x58>)
 8015010:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8015014:	2b00      	cmp	r3, #0
 8015016:	d101      	bne.n	801501c <CheckRetransUnconfirmedUplink+0x4c>
            {
                return true;
 8015018:	2301      	movs	r3, #1
 801501a:	e000      	b.n	801501e <CheckRetransUnconfirmedUplink+0x4e>
            }
        }
    }
    return false;
 801501c:	2300      	movs	r3, #0
}
 801501e:	4618      	mov	r0, r3
 8015020:	46bd      	mov	sp, r7
 8015022:	bc80      	pop	{r7}
 8015024:	4770      	bx	lr
 8015026:	bf00      	nop
 8015028:	200009d4 	.word	0x200009d4

0801502c <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 801502c:	b480      	push	{r7}
 801502e:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 8015030:	4b0e      	ldr	r3, [pc, #56]	; (801506c <CheckRetransConfirmedUplink+0x40>)
 8015032:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
        MacCtx.AckTimeoutRetries )
 8015036:	4b0d      	ldr	r3, [pc, #52]	; (801506c <CheckRetransConfirmedUplink+0x40>)
 8015038:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 801503c:	429a      	cmp	r2, r3
 801503e:	d301      	bcc.n	8015044 <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 8015040:	2301      	movs	r3, #1
 8015042:	e00f      	b.n	8015064 <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8015044:	4b09      	ldr	r3, [pc, #36]	; (801506c <CheckRetransConfirmedUplink+0x40>)
 8015046:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801504a:	f003 0302 	and.w	r3, r3, #2
 801504e:	b2db      	uxtb	r3, r3
 8015050:	2b00      	cmp	r3, #0
 8015052:	d006      	beq.n	8015062 <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8015054:	4b05      	ldr	r3, [pc, #20]	; (801506c <CheckRetransConfirmedUplink+0x40>)
 8015056:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 801505a:	2b00      	cmp	r3, #0
 801505c:	d001      	beq.n	8015062 <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 801505e:	2301      	movs	r3, #1
 8015060:	e000      	b.n	8015064 <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 8015062:	2300      	movs	r3, #0
}
 8015064:	4618      	mov	r0, r3
 8015066:	46bd      	mov	sp, r7
 8015068:	bc80      	pop	{r7}
 801506a:	4770      	bx	lr
 801506c:	200009d4 	.word	0x200009d4

08015070 <StopRetransmission>:

static bool StopRetransmission( void )
{
 8015070:	b480      	push	{r7}
 8015072:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8015074:	4b1c      	ldr	r3, [pc, #112]	; (80150e8 <StopRetransmission+0x78>)
 8015076:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801507a:	f003 0302 	and.w	r3, r3, #2
 801507e:	b2db      	uxtb	r3, r3
 8015080:	2b00      	cmp	r3, #0
 8015082:	d009      	beq.n	8015098 <StopRetransmission+0x28>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 8015084:	4b18      	ldr	r3, [pc, #96]	; (80150e8 <StopRetransmission+0x78>)
 8015086:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 801508a:	2b00      	cmp	r3, #0
 801508c:	d013      	beq.n	80150b6 <StopRetransmission+0x46>
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
 801508e:	4b16      	ldr	r3, [pc, #88]	; (80150e8 <StopRetransmission+0x78>)
 8015090:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 8015094:	2b01      	cmp	r3, #1
 8015096:	d00e      	beq.n	80150b6 <StopRetransmission+0x46>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 8015098:	4b13      	ldr	r3, [pc, #76]	; (80150e8 <StopRetransmission+0x78>)
 801509a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801509e:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80150a2:	2b00      	cmp	r3, #0
 80150a4:	d007      	beq.n	80150b6 <StopRetransmission+0x46>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 80150a6:	4b10      	ldr	r3, [pc, #64]	; (80150e8 <StopRetransmission+0x78>)
 80150a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80150ac:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80150b0:	3201      	adds	r2, #1
 80150b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 80150b6:	4b0c      	ldr	r3, [pc, #48]	; (80150e8 <StopRetransmission+0x78>)
 80150b8:	2200      	movs	r2, #0
 80150ba:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.NodeAckRequested = false;
 80150be:	4b0a      	ldr	r3, [pc, #40]	; (80150e8 <StopRetransmission+0x78>)
 80150c0:	2200      	movs	r2, #0
 80150c2:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.AckTimeoutRetry = false;
 80150c6:	4b08      	ldr	r3, [pc, #32]	; (80150e8 <StopRetransmission+0x78>)
 80150c8:	2200      	movs	r2, #0
 80150ca:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80150ce:	4b06      	ldr	r3, [pc, #24]	; (80150e8 <StopRetransmission+0x78>)
 80150d0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80150d4:	f023 0302 	bic.w	r3, r3, #2
 80150d8:	4a03      	ldr	r2, [pc, #12]	; (80150e8 <StopRetransmission+0x78>)
 80150da:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 80150de:	2301      	movs	r3, #1
}
 80150e0:	4618      	mov	r0, r3
 80150e2:	46bd      	mov	sp, r7
 80150e4:	bc80      	pop	{r7}
 80150e6:	4770      	bx	lr
 80150e8:	200009d4 	.word	0x200009d4

080150ec <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 80150ec:	b580      	push	{r7, lr}
 80150ee:	b084      	sub	sp, #16
 80150f0:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 80150f2:	4b1e      	ldr	r3, [pc, #120]	; (801516c <AckTimeoutRetriesProcess+0x80>)
 80150f4:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 80150f8:	4b1c      	ldr	r3, [pc, #112]	; (801516c <AckTimeoutRetriesProcess+0x80>)
 80150fa:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 80150fe:	429a      	cmp	r2, r3
 8015100:	d230      	bcs.n	8015164 <AckTimeoutRetriesProcess+0x78>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 8015102:	4b1a      	ldr	r3, [pc, #104]	; (801516c <AckTimeoutRetriesProcess+0x80>)
 8015104:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8015108:	3301      	adds	r3, #1
 801510a:	b2da      	uxtb	r2, r3
 801510c:	4b17      	ldr	r3, [pc, #92]	; (801516c <AckTimeoutRetriesProcess+0x80>)
 801510e:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 8015112:	4b16      	ldr	r3, [pc, #88]	; (801516c <AckTimeoutRetriesProcess+0x80>)
 8015114:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8015118:	f003 0301 	and.w	r3, r3, #1
 801511c:	b2db      	uxtb	r3, r3
 801511e:	2b00      	cmp	r3, #0
 8015120:	d020      	beq.n	8015164 <AckTimeoutRetriesProcess+0x78>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8015122:	2322      	movs	r3, #34	; 0x22
 8015124:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8015126:	4b11      	ldr	r3, [pc, #68]	; (801516c <AckTimeoutRetriesProcess+0x80>)
 8015128:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801512c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8015130:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8015132:	4b0e      	ldr	r3, [pc, #56]	; (801516c <AckTimeoutRetriesProcess+0x80>)
 8015134:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015138:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 801513c:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801513e:	4b0b      	ldr	r3, [pc, #44]	; (801516c <AckTimeoutRetriesProcess+0x80>)
 8015140:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015144:	781b      	ldrb	r3, [r3, #0]
 8015146:	f107 0208 	add.w	r2, r7, #8
 801514a:	4611      	mov	r1, r2
 801514c:	4618      	mov	r0, r3
 801514e:	f003 fd5a 	bl	8018c06 <RegionGetPhyParam>
 8015152:	4603      	mov	r3, r0
 8015154:	607b      	str	r3, [r7, #4]
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 8015156:	687a      	ldr	r2, [r7, #4]
 8015158:	4b04      	ldr	r3, [pc, #16]	; (801516c <AckTimeoutRetriesProcess+0x80>)
 801515a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801515e:	b252      	sxtb	r2, r2
 8015160:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        }
    }
}
 8015164:	bf00      	nop
 8015166:	3710      	adds	r7, #16
 8015168:	46bd      	mov	sp, r7
 801516a:	bd80      	pop	{r7, pc}
 801516c:	200009d4 	.word	0x200009d4

08015170 <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 8015170:	b580      	push	{r7, lr}
 8015172:	b082      	sub	sp, #8
 8015174:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 8015176:	4b14      	ldr	r3, [pc, #80]	; (80151c8 <AckTimeoutRetriesFinalize+0x58>)
 8015178:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 801517c:	f083 0301 	eor.w	r3, r3, #1
 8015180:	b2db      	uxtb	r3, r3
 8015182:	2b00      	cmp	r3, #0
 8015184:	d015      	beq.n	80151b2 <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8015186:	2302      	movs	r3, #2
 8015188:	713b      	strb	r3, [r7, #4]
        params.NvmCtx = Contexts.RegionNvmCtx;
 801518a:	4b10      	ldr	r3, [pc, #64]	; (80151cc <AckTimeoutRetriesFinalize+0x5c>)
 801518c:	689b      	ldr	r3, [r3, #8]
 801518e:	603b      	str	r3, [r7, #0]
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8015190:	4b0d      	ldr	r3, [pc, #52]	; (80151c8 <AckTimeoutRetriesFinalize+0x58>)
 8015192:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015196:	781b      	ldrb	r3, [r3, #0]
 8015198:	463a      	mov	r2, r7
 801519a:	4611      	mov	r1, r2
 801519c:	4618      	mov	r0, r3
 801519e:	f003 fd6b 	bl	8018c78 <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 80151a2:	4b09      	ldr	r3, [pc, #36]	; (80151c8 <AckTimeoutRetriesFinalize+0x58>)
 80151a4:	2200      	movs	r2, #0
 80151a6:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 80151aa:	4b07      	ldr	r3, [pc, #28]	; (80151c8 <AckTimeoutRetriesFinalize+0x58>)
 80151ac:	2200      	movs	r2, #0
 80151ae:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 80151b2:	4b05      	ldr	r3, [pc, #20]	; (80151c8 <AckTimeoutRetriesFinalize+0x58>)
 80151b4:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 80151b8:	4b03      	ldr	r3, [pc, #12]	; (80151c8 <AckTimeoutRetriesFinalize+0x58>)
 80151ba:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
}
 80151be:	bf00      	nop
 80151c0:	3708      	adds	r7, #8
 80151c2:	46bd      	mov	sp, r7
 80151c4:	bd80      	pop	{r7, pc}
 80151c6:	bf00      	nop
 80151c8:	200009d4 	.word	0x200009d4
 80151cc:	20000fcc 	.word	0x20000fcc

080151d0 <CallNvmCtxCallback>:

static void CallNvmCtxCallback( LoRaMacNvmCtxModule_t module )
{
 80151d0:	b580      	push	{r7, lr}
 80151d2:	b082      	sub	sp, #8
 80151d4:	af00      	add	r7, sp, #0
 80151d6:	4603      	mov	r3, r0
 80151d8:	71fb      	strb	r3, [r7, #7]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmContextChange != NULL ) )
 80151da:	4b0b      	ldr	r3, [pc, #44]	; (8015208 <CallNvmCtxCallback+0x38>)
 80151dc:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80151e0:	2b00      	cmp	r3, #0
 80151e2:	d00c      	beq.n	80151fe <CallNvmCtxCallback+0x2e>
 80151e4:	4b08      	ldr	r3, [pc, #32]	; (8015208 <CallNvmCtxCallback+0x38>)
 80151e6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80151ea:	689b      	ldr	r3, [r3, #8]
 80151ec:	2b00      	cmp	r3, #0
 80151ee:	d006      	beq.n	80151fe <CallNvmCtxCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmContextChange( module );
 80151f0:	4b05      	ldr	r3, [pc, #20]	; (8015208 <CallNvmCtxCallback+0x38>)
 80151f2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80151f6:	689b      	ldr	r3, [r3, #8]
 80151f8:	79fa      	ldrb	r2, [r7, #7]
 80151fa:	4610      	mov	r0, r2
 80151fc:	4798      	blx	r3
    }
}
 80151fe:	bf00      	nop
 8015200:	3708      	adds	r7, #8
 8015202:	46bd      	mov	sp, r7
 8015204:	bd80      	pop	{r7, pc}
 8015206:	bf00      	nop
 8015208:	200009d4 	.word	0x200009d4

0801520c <EventMacNvmCtxChanged>:

static void EventMacNvmCtxChanged( void )
{
 801520c:	b580      	push	{r7, lr}
 801520e:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_MAC );
 8015210:	2000      	movs	r0, #0
 8015212:	f7ff ffdd 	bl	80151d0 <CallNvmCtxCallback>
}
 8015216:	bf00      	nop
 8015218:	bd80      	pop	{r7, pc}

0801521a <EventRegionNvmCtxChanged>:

static void EventRegionNvmCtxChanged( void )
{
 801521a:	b580      	push	{r7, lr}
 801521c:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_REGION );
 801521e:	2001      	movs	r0, #1
 8015220:	f7ff ffd6 	bl	80151d0 <CallNvmCtxCallback>
}
 8015224:	bf00      	nop
 8015226:	bd80      	pop	{r7, pc}

08015228 <EventCryptoNvmCtxChanged>:

static void EventCryptoNvmCtxChanged( void )
{
 8015228:	b580      	push	{r7, lr}
 801522a:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CRYPTO );
 801522c:	2002      	movs	r0, #2
 801522e:	f7ff ffcf 	bl	80151d0 <CallNvmCtxCallback>
}
 8015232:	bf00      	nop
 8015234:	bd80      	pop	{r7, pc}

08015236 <EventSecureElementNvmCtxChanged>:

static void EventSecureElementNvmCtxChanged( void )
{
 8015236:	b580      	push	{r7, lr}
 8015238:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_SECURE_ELEMENT );
 801523a:	2003      	movs	r0, #3
 801523c:	f7ff ffc8 	bl	80151d0 <CallNvmCtxCallback>
}
 8015240:	bf00      	nop
 8015242:	bd80      	pop	{r7, pc}

08015244 <EventCommandsNvmCtxChanged>:

static void EventCommandsNvmCtxChanged( void )
{
 8015244:	b580      	push	{r7, lr}
 8015246:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_COMMANDS );
 8015248:	2004      	movs	r0, #4
 801524a:	f7ff ffc1 	bl	80151d0 <CallNvmCtxCallback>
}
 801524e:	bf00      	nop
 8015250:	bd80      	pop	{r7, pc}

08015252 <EventClassBNvmCtxChanged>:

static void EventClassBNvmCtxChanged( void )
{
 8015252:	b580      	push	{r7, lr}
 8015254:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CLASS_B );
 8015256:	2005      	movs	r0, #5
 8015258:	f7ff ffba 	bl	80151d0 <CallNvmCtxCallback>
}
 801525c:	bf00      	nop
 801525e:	bd80      	pop	{r7, pc}

08015260 <EventConfirmQueueNvmCtxChanged>:

static void EventConfirmQueueNvmCtxChanged( void )
{
 8015260:	b580      	push	{r7, lr}
 8015262:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
 8015264:	2006      	movs	r0, #6
 8015266:	f7ff ffb3 	bl	80151d0 <CallNvmCtxCallback>
}
 801526a:	bf00      	nop
 801526c:	bd80      	pop	{r7, pc}
	...

08015270 <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 8015270:	b480      	push	{r7}
 8015272:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8015274:	4b0b      	ldr	r3, [pc, #44]	; (80152a4 <IsRequestPending+0x34>)
 8015276:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801527a:	f003 0304 	and.w	r3, r3, #4
 801527e:	b2db      	uxtb	r3, r3
 8015280:	2b00      	cmp	r3, #0
 8015282:	d107      	bne.n	8015294 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 8015284:	4b07      	ldr	r3, [pc, #28]	; (80152a4 <IsRequestPending+0x34>)
 8015286:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801528a:	f003 0301 	and.w	r3, r3, #1
 801528e:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8015290:	2b00      	cmp	r3, #0
 8015292:	d001      	beq.n	8015298 <IsRequestPending+0x28>
    {
        return 1;
 8015294:	2301      	movs	r3, #1
 8015296:	e000      	b.n	801529a <IsRequestPending+0x2a>
    }
    return 0;
 8015298:	2300      	movs	r3, #0
}
 801529a:	4618      	mov	r0, r3
 801529c:	46bd      	mov	sp, r7
 801529e:	bc80      	pop	{r7}
 80152a0:	4770      	bx	lr
 80152a2:	bf00      	nop
 80152a4:	200009d4 	.word	0x200009d4

080152a8 <LoRaMacIsBusy>:

/* Exported functions ---------------------------------------------------------*/
bool LoRaMacIsBusy( void )
{
 80152a8:	b480      	push	{r7}
 80152aa:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 80152ac:	4b08      	ldr	r3, [pc, #32]	; (80152d0 <LoRaMacIsBusy+0x28>)
 80152ae:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80152b2:	2b00      	cmp	r3, #0
 80152b4:	d106      	bne.n	80152c4 <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 80152b6:	4b06      	ldr	r3, [pc, #24]	; (80152d0 <LoRaMacIsBusy+0x28>)
 80152b8:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 80152bc:	2b01      	cmp	r3, #1
 80152be:	d101      	bne.n	80152c4 <LoRaMacIsBusy+0x1c>
    {
        return false;
 80152c0:	2300      	movs	r3, #0
 80152c2:	e000      	b.n	80152c6 <LoRaMacIsBusy+0x1e>
    }
    return true;
 80152c4:	2301      	movs	r3, #1
}
 80152c6:	4618      	mov	r0, r3
 80152c8:	46bd      	mov	sp, r7
 80152ca:	bc80      	pop	{r7}
 80152cc:	4770      	bx	lr
 80152ce:	bf00      	nop
 80152d0:	200009d4 	.word	0x200009d4

080152d4 <LoRaMacProcess>:

void LoRaMacProcess( void )
{
 80152d4:	b580      	push	{r7, lr}
 80152d6:	b082      	sub	sp, #8
 80152d8:	af00      	add	r7, sp, #0
    uint8_t noTx = 0x00;
 80152da:	2300      	movs	r3, #0
 80152dc:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 80152de:	f7fd fc87 	bl	8012bf0 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 80152e2:	f001 fd79 	bl	8016dd8 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 80152e6:	4b1a      	ldr	r3, [pc, #104]	; (8015350 <LoRaMacProcess+0x7c>)
 80152e8:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 80152ec:	f003 0320 	and.w	r3, r3, #32
 80152f0:	b2db      	uxtb	r3, r3
 80152f2:	2b00      	cmp	r3, #0
 80152f4:	d01e      	beq.n	8015334 <LoRaMacProcess+0x60>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 80152f6:	2000      	movs	r0, #0
 80152f8:	f7fd fcc2 	bl	8012c80 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 80152fc:	f7fd fe70 	bl	8012fe0 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 8015300:	f7ff ffb6 	bl	8015270 <IsRequestPending>
 8015304:	4603      	mov	r3, r0
 8015306:	2b00      	cmp	r3, #0
 8015308:	d006      	beq.n	8015318 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 801530a:	f7fd fe41 	bl	8012f90 <LoRaMacCheckForBeaconAcquisition>
 801530e:	4603      	mov	r3, r0
 8015310:	461a      	mov	r2, r3
 8015312:	79fb      	ldrb	r3, [r7, #7]
 8015314:	4313      	orrs	r3, r2
 8015316:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 8015318:	79fb      	ldrb	r3, [r7, #7]
 801531a:	2b00      	cmp	r3, #0
 801531c:	d103      	bne.n	8015326 <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 801531e:	f7fd fdfb 	bl	8012f18 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 8015322:	f7fd fd8b 	bl	8012e3c <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 8015326:	f7fd fcbb 	bl	8012ca0 <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 801532a:	f7fd fd1b 	bl	8012d64 <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 801532e:	2001      	movs	r0, #1
 8015330:	f7fd fca6 	bl	8012c80 <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 8015334:	f7fd fd30 	bl	8012d98 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 8015338:	4b05      	ldr	r3, [pc, #20]	; (8015350 <LoRaMacProcess+0x7c>)
 801533a:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 801533e:	2b02      	cmp	r3, #2
 8015340:	d101      	bne.n	8015346 <LoRaMacProcess+0x72>
    {
        OpenContinuousRxCWindow( );
 8015342:	f7ff fa97 	bl	8014874 <OpenContinuousRxCWindow>
    }
}
 8015346:	bf00      	nop
 8015348:	3708      	adds	r7, #8
 801534a:	46bd      	mov	sp, r7
 801534c:	bd80      	pop	{r7, pc}
 801534e:	bf00      	nop
 8015350:	200009d4 	.word	0x200009d4

08015354 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 8015354:	b590      	push	{r4, r7, lr}
 8015356:	b099      	sub	sp, #100	; 0x64
 8015358:	af02      	add	r7, sp, #8
 801535a:	6178      	str	r0, [r7, #20]
 801535c:	6139      	str	r1, [r7, #16]
 801535e:	4613      	mov	r3, r2
 8015360:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( ( primitives == NULL ) ||
 8015362:	697b      	ldr	r3, [r7, #20]
 8015364:	2b00      	cmp	r3, #0
 8015366:	d002      	beq.n	801536e <LoRaMacInitialization+0x1a>
 8015368:	693b      	ldr	r3, [r7, #16]
 801536a:	2b00      	cmp	r3, #0
 801536c:	d101      	bne.n	8015372 <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801536e:	2303      	movs	r3, #3
 8015370:	e30b      	b.n	801598a <LoRaMacInitialization+0x636>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8015372:	697b      	ldr	r3, [r7, #20]
 8015374:	681b      	ldr	r3, [r3, #0]
 8015376:	2b00      	cmp	r3, #0
 8015378:	d00b      	beq.n	8015392 <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 801537a:	697b      	ldr	r3, [r7, #20]
 801537c:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801537e:	2b00      	cmp	r3, #0
 8015380:	d007      	beq.n	8015392 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 8015382:	697b      	ldr	r3, [r7, #20]
 8015384:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 8015386:	2b00      	cmp	r3, #0
 8015388:	d003      	beq.n	8015392 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 801538a:	697b      	ldr	r3, [r7, #20]
 801538c:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 801538e:	2b00      	cmp	r3, #0
 8015390:	d101      	bne.n	8015396 <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015392:	2303      	movs	r3, #3
 8015394:	e2f9      	b.n	801598a <LoRaMacInitialization+0x636>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 8015396:	7bfb      	ldrb	r3, [r7, #15]
 8015398:	4618      	mov	r0, r3
 801539a:	f003 fc1f 	bl	8018bdc <RegionIsActive>
 801539e:	4603      	mov	r3, r0
 80153a0:	f083 0301 	eor.w	r3, r3, #1
 80153a4:	b2db      	uxtb	r3, r3
 80153a6:	2b00      	cmp	r3, #0
 80153a8:	d001      	beq.n	80153ae <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 80153aa:	2309      	movs	r3, #9
 80153ac:	e2ed      	b.n	801598a <LoRaMacInitialization+0x636>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 80153ae:	49c5      	ldr	r1, [pc, #788]	; (80156c4 <LoRaMacInitialization+0x370>)
 80153b0:	6978      	ldr	r0, [r7, #20]
 80153b2:	f002 f891 	bl	80174d8 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 80153b6:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 80153ba:	2100      	movs	r1, #0
 80153bc:	48c2      	ldr	r0, [pc, #776]	; (80156c8 <LoRaMacInitialization+0x374>)
 80153be:	f007 f993 	bl	801c6e8 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 80153c2:	f240 428c 	movw	r2, #1164	; 0x48c
 80153c6:	2100      	movs	r1, #0
 80153c8:	48c0      	ldr	r0, [pc, #768]	; (80156cc <LoRaMacInitialization+0x378>)
 80153ca:	f007 f98d 	bl	801c6e8 <memset1>
    MacCtx.NvmCtx = &NvmMacCtx;
 80153ce:	4bbf      	ldr	r3, [pc, #764]	; (80156cc <LoRaMacInitialization+0x378>)
 80153d0:	4abd      	ldr	r2, [pc, #756]	; (80156c8 <LoRaMacInitialization+0x374>)
 80153d2:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 80153d6:	4bbd      	ldr	r3, [pc, #756]	; (80156cc <LoRaMacInitialization+0x378>)
 80153d8:	2201      	movs	r2, #1
 80153da:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetries = 1;
 80153de:	4bbb      	ldr	r3, [pc, #748]	; (80156cc <LoRaMacInitialization+0x378>)
 80153e0:	2201      	movs	r2, #1
 80153e2:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.NvmCtx->Region = region;
 80153e6:	4bb9      	ldr	r3, [pc, #740]	; (80156cc <LoRaMacInitialization+0x378>)
 80153e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80153ec:	7bfa      	ldrb	r2, [r7, #15]
 80153ee:	701a      	strb	r2, [r3, #0]
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 80153f0:	4bb6      	ldr	r3, [pc, #728]	; (80156cc <LoRaMacInitialization+0x378>)
 80153f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80153f6:	2200      	movs	r2, #0
 80153f8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    MacCtx.NvmCtx->RepeaterSupport = false;
 80153fc:	4bb3      	ldr	r3, [pc, #716]	; (80156cc <LoRaMacInitialization+0x378>)
 80153fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015402:	2200      	movs	r2, #0
 8015404:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca

    // Setup version
    MacCtx.NvmCtx->Version.Value = LORAMAC_VERSION;
 8015408:	4bb0      	ldr	r3, [pc, #704]	; (80156cc <LoRaMacInitialization+0x378>)
 801540a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801540e:	4ab0      	ldr	r2, [pc, #704]	; (80156d0 <LoRaMacInitialization+0x37c>)
 8015410:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8015414:	230f      	movs	r3, #15
 8015416:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801541a:	4bac      	ldr	r3, [pc, #688]	; (80156cc <LoRaMacInitialization+0x378>)
 801541c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015420:	781b      	ldrb	r3, [r3, #0]
 8015422:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8015426:	4611      	mov	r1, r2
 8015428:	4618      	mov	r0, r3
 801542a:	f003 fbec 	bl	8018c06 <RegionGetPhyParam>
 801542e:	4603      	mov	r3, r0
 8015430:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 8015432:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015434:	4ba5      	ldr	r3, [pc, #660]	; (80156cc <LoRaMacInitialization+0x378>)
 8015436:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801543a:	2a00      	cmp	r2, #0
 801543c:	bf14      	ite	ne
 801543e:	2201      	movne	r2, #1
 8015440:	2200      	moveq	r2, #0
 8015442:	b2d2      	uxtb	r2, r2
 8015444:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8015448:	230a      	movs	r3, #10
 801544a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801544e:	4b9f      	ldr	r3, [pc, #636]	; (80156cc <LoRaMacInitialization+0x378>)
 8015450:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015454:	781b      	ldrb	r3, [r3, #0]
 8015456:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801545a:	4611      	mov	r1, r2
 801545c:	4618      	mov	r0, r3
 801545e:	f003 fbd2 	bl	8018c06 <RegionGetPhyParam>
 8015462:	4603      	mov	r3, r0
 8015464:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 8015466:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015468:	4b98      	ldr	r3, [pc, #608]	; (80156cc <LoRaMacInitialization+0x378>)
 801546a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801546e:	b252      	sxtb	r2, r2
 8015470:	711a      	strb	r2, [r3, #4]

    getPhy.Attribute = PHY_DEF_TX_DR;
 8015472:	2306      	movs	r3, #6
 8015474:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015478:	4b94      	ldr	r3, [pc, #592]	; (80156cc <LoRaMacInitialization+0x378>)
 801547a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801547e:	781b      	ldrb	r3, [r3, #0]
 8015480:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8015484:	4611      	mov	r1, r2
 8015486:	4618      	mov	r0, r3
 8015488:	f003 fbbd 	bl	8018c06 <RegionGetPhyParam>
 801548c:	4603      	mov	r3, r0
 801548e:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 8015490:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015492:	4b8e      	ldr	r3, [pc, #568]	; (80156cc <LoRaMacInitialization+0x378>)
 8015494:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015498:	b252      	sxtb	r2, r2
 801549a:	715a      	strb	r2, [r3, #5]

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 801549c:	2310      	movs	r3, #16
 801549e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80154a2:	4b8a      	ldr	r3, [pc, #552]	; (80156cc <LoRaMacInitialization+0x378>)
 80154a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80154a8:	781b      	ldrb	r3, [r3, #0]
 80154aa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80154ae:	4611      	mov	r1, r2
 80154b0:	4618      	mov	r0, r3
 80154b2:	f003 fba8 	bl	8018c06 <RegionGetPhyParam>
 80154b6:	4603      	mov	r3, r0
 80154b8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 80154ba:	4b84      	ldr	r3, [pc, #528]	; (80156cc <LoRaMacInitialization+0x378>)
 80154bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80154c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80154c2:	611a      	str	r2, [r3, #16]

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 80154c4:	2311      	movs	r3, #17
 80154c6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80154ca:	4b80      	ldr	r3, [pc, #512]	; (80156cc <LoRaMacInitialization+0x378>)
 80154cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80154d0:	781b      	ldrb	r3, [r3, #0]
 80154d2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80154d6:	4611      	mov	r1, r2
 80154d8:	4618      	mov	r0, r3
 80154da:	f003 fb94 	bl	8018c06 <RegionGetPhyParam>
 80154de:	4603      	mov	r3, r0
 80154e0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 80154e2:	4b7a      	ldr	r3, [pc, #488]	; (80156cc <LoRaMacInitialization+0x378>)
 80154e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80154e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80154ea:	615a      	str	r2, [r3, #20]

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 80154ec:	2312      	movs	r3, #18
 80154ee:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80154f2:	4b76      	ldr	r3, [pc, #472]	; (80156cc <LoRaMacInitialization+0x378>)
 80154f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80154f8:	781b      	ldrb	r3, [r3, #0]
 80154fa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80154fe:	4611      	mov	r1, r2
 8015500:	4618      	mov	r0, r3
 8015502:	f003 fb80 	bl	8018c06 <RegionGetPhyParam>
 8015506:	4603      	mov	r3, r0
 8015508:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 801550a:	4b70      	ldr	r3, [pc, #448]	; (80156cc <LoRaMacInitialization+0x378>)
 801550c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015510:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015512:	619a      	str	r2, [r3, #24]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 8015514:	2313      	movs	r3, #19
 8015516:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801551a:	4b6c      	ldr	r3, [pc, #432]	; (80156cc <LoRaMacInitialization+0x378>)
 801551c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015520:	781b      	ldrb	r3, [r3, #0]
 8015522:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8015526:	4611      	mov	r1, r2
 8015528:	4618      	mov	r0, r3
 801552a:	f003 fb6c 	bl	8018c06 <RegionGetPhyParam>
 801552e:	4603      	mov	r3, r0
 8015530:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 8015532:	4b66      	ldr	r3, [pc, #408]	; (80156cc <LoRaMacInitialization+0x378>)
 8015534:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015538:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801553a:	61da      	str	r2, [r3, #28]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 801553c:	2314      	movs	r3, #20
 801553e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015542:	4b62      	ldr	r3, [pc, #392]	; (80156cc <LoRaMacInitialization+0x378>)
 8015544:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015548:	781b      	ldrb	r3, [r3, #0]
 801554a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801554e:	4611      	mov	r1, r2
 8015550:	4618      	mov	r0, r3
 8015552:	f003 fb58 	bl	8018c06 <RegionGetPhyParam>
 8015556:	4603      	mov	r3, r0
 8015558:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 801555a:	4b5c      	ldr	r3, [pc, #368]	; (80156cc <LoRaMacInitialization+0x378>)
 801555c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015560:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015562:	621a      	str	r2, [r3, #32]

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8015564:	2317      	movs	r3, #23
 8015566:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801556a:	4b58      	ldr	r3, [pc, #352]	; (80156cc <LoRaMacInitialization+0x378>)
 801556c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015570:	781b      	ldrb	r3, [r3, #0]
 8015572:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8015576:	4611      	mov	r1, r2
 8015578:	4618      	mov	r0, r3
 801557a:	f003 fb44 	bl	8018c06 <RegionGetPhyParam>
 801557e:	4603      	mov	r3, r0
 8015580:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 8015582:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015584:	4b51      	ldr	r3, [pc, #324]	; (80156cc <LoRaMacInitialization+0x378>)
 8015586:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801558a:	b2d2      	uxtb	r2, r2
 801558c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8015590:	2318      	movs	r3, #24
 8015592:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015596:	4b4d      	ldr	r3, [pc, #308]	; (80156cc <LoRaMacInitialization+0x378>)
 8015598:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801559c:	781b      	ldrb	r3, [r3, #0]
 801559e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80155a2:	4611      	mov	r1, r2
 80155a4:	4618      	mov	r0, r3
 80155a6:	f003 fb2e 	bl	8018c06 <RegionGetPhyParam>
 80155aa:	4603      	mov	r3, r0
 80155ac:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 80155ae:	4b47      	ldr	r3, [pc, #284]	; (80156cc <LoRaMacInitialization+0x378>)
 80155b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155b4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80155b6:	629a      	str	r2, [r3, #40]	; 0x28
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 80155b8:	4b44      	ldr	r3, [pc, #272]	; (80156cc <LoRaMacInitialization+0x378>)
 80155ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80155c0:	631a      	str	r2, [r3, #48]	; 0x30

    getPhy.Attribute = PHY_DEF_RX2_DR;
 80155c2:	2319      	movs	r3, #25
 80155c4:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80155c8:	4b40      	ldr	r3, [pc, #256]	; (80156cc <LoRaMacInitialization+0x378>)
 80155ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155ce:	781b      	ldrb	r3, [r3, #0]
 80155d0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80155d4:	4611      	mov	r1, r2
 80155d6:	4618      	mov	r0, r3
 80155d8:	f003 fb15 	bl	8018c06 <RegionGetPhyParam>
 80155dc:	4603      	mov	r3, r0
 80155de:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 80155e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80155e2:	4b3a      	ldr	r3, [pc, #232]	; (80156cc <LoRaMacInitialization+0x378>)
 80155e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155e8:	b2d2      	uxtb	r2, r2
 80155ea:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 80155ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80155f0:	4b36      	ldr	r3, [pc, #216]	; (80156cc <LoRaMacInitialization+0x378>)
 80155f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155f6:	b2d2      	uxtb	r2, r2
 80155f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 80155fc:	231e      	movs	r3, #30
 80155fe:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015602:	4b32      	ldr	r3, [pc, #200]	; (80156cc <LoRaMacInitialization+0x378>)
 8015604:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015608:	781b      	ldrb	r3, [r3, #0]
 801560a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801560e:	4611      	mov	r1, r2
 8015610:	4618      	mov	r0, r3
 8015612:	f003 faf8 	bl	8018c06 <RegionGetPhyParam>
 8015616:	4603      	mov	r3, r0
 8015618:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 801561a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801561c:	4b2b      	ldr	r3, [pc, #172]	; (80156cc <LoRaMacInitialization+0x378>)
 801561e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015622:	b2d2      	uxtb	r2, r2
 8015624:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 8015628:	231f      	movs	r3, #31
 801562a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801562e:	4b27      	ldr	r3, [pc, #156]	; (80156cc <LoRaMacInitialization+0x378>)
 8015630:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015634:	781b      	ldrb	r3, [r3, #0]
 8015636:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801563a:	4611      	mov	r1, r2
 801563c:	4618      	mov	r0, r3
 801563e:	f003 fae2 	bl	8018c06 <RegionGetPhyParam>
 8015642:	4603      	mov	r3, r0
 8015644:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8015646:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015648:	4b20      	ldr	r3, [pc, #128]	; (80156cc <LoRaMacInitialization+0x378>)
 801564a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801564e:	b2d2      	uxtb	r2, r2
 8015650:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8015654:	2320      	movs	r3, #32
 8015656:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801565a:	4b1c      	ldr	r3, [pc, #112]	; (80156cc <LoRaMacInitialization+0x378>)
 801565c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015660:	781b      	ldrb	r3, [r3, #0]
 8015662:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8015666:	4611      	mov	r1, r2
 8015668:	4618      	mov	r0, r3
 801566a:	f003 facc 	bl	8018c06 <RegionGetPhyParam>
 801566e:	4603      	mov	r3, r0
 8015670:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 8015672:	4b16      	ldr	r3, [pc, #88]	; (80156cc <LoRaMacInitialization+0x378>)
 8015674:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015678:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801567a:	63da      	str	r2, [r3, #60]	; 0x3c

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 801567c:	2321      	movs	r3, #33	; 0x21
 801567e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015682:	4b12      	ldr	r3, [pc, #72]	; (80156cc <LoRaMacInitialization+0x378>)
 8015684:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015688:	781b      	ldrb	r3, [r3, #0]
 801568a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801568e:	4611      	mov	r1, r2
 8015690:	4618      	mov	r0, r3
 8015692:	f003 fab8 	bl	8018c06 <RegionGetPhyParam>
 8015696:	4603      	mov	r3, r0
 8015698:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 801569a:	4b0c      	ldr	r3, [pc, #48]	; (80156cc <LoRaMacInitialization+0x378>)
 801569c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80156a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80156a2:	641a      	str	r2, [r3, #64]	; 0x40

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 80156a4:	230b      	movs	r3, #11
 80156a6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80156aa:	4b08      	ldr	r3, [pc, #32]	; (80156cc <LoRaMacInitialization+0x378>)
 80156ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80156b0:	781b      	ldrb	r3, [r3, #0]
 80156b2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80156b6:	4611      	mov	r1, r2
 80156b8:	4618      	mov	r0, r3
 80156ba:	f003 faa4 	bl	8018c06 <RegionGetPhyParam>
 80156be:	4603      	mov	r3, r0
 80156c0:	e008      	b.n	80156d4 <LoRaMacInitialization+0x380>
 80156c2:	bf00      	nop
 80156c4:	08015261 	.word	0x08015261
 80156c8:	20000e60 	.word	0x20000e60
 80156cc:	200009d4 	.word	0x200009d4
 80156d0:	01000300 	.word	0x01000300
 80156d4:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckLimit = phyParam.Value;
 80156d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80156d8:	b29a      	uxth	r2, r3
 80156da:	4bae      	ldr	r3, [pc, #696]	; (8015994 <LoRaMacInitialization+0x640>)
 80156dc:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 80156e0:	230c      	movs	r3, #12
 80156e2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80156e6:	4bab      	ldr	r3, [pc, #684]	; (8015994 <LoRaMacInitialization+0x640>)
 80156e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80156ec:	781b      	ldrb	r3, [r3, #0]
 80156ee:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80156f2:	4611      	mov	r1, r2
 80156f4:	4618      	mov	r0, r3
 80156f6:	f003 fa86 	bl	8018c06 <RegionGetPhyParam>
 80156fa:	4603      	mov	r3, r0
 80156fc:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckDelay = phyParam.Value;
 80156fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015700:	b29a      	uxth	r2, r3
 8015702:	4ba4      	ldr	r3, [pc, #656]	; (8015994 <LoRaMacInitialization+0x640>)
 8015704:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 8015708:	4ba2      	ldr	r3, [pc, #648]	; (8015994 <LoRaMacInitialization+0x640>)
 801570a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801570e:	2201      	movs	r2, #1
 8015710:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 10;
 8015714:	4b9f      	ldr	r3, [pc, #636]	; (8015994 <LoRaMacInitialization+0x640>)
 8015716:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801571a:	220a      	movs	r2, #10
 801571c:	609a      	str	r2, [r3, #8]
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;
 801571e:	4b9d      	ldr	r3, [pc, #628]	; (8015994 <LoRaMacInitialization+0x640>)
 8015720:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015724:	2206      	movs	r2, #6
 8015726:	731a      	strb	r2, [r3, #12]

    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
 8015728:	4b9a      	ldr	r3, [pc, #616]	; (8015994 <LoRaMacInitialization+0x640>)
 801572a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801572e:	4b99      	ldr	r3, [pc, #612]	; (8015994 <LoRaMacInitialization+0x640>)
 8015730:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015734:	6892      	ldr	r2, [r2, #8]
 8015736:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
 801573a:	4b96      	ldr	r3, [pc, #600]	; (8015994 <LoRaMacInitialization+0x640>)
 801573c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015740:	4b94      	ldr	r3, [pc, #592]	; (8015994 <LoRaMacInitialization+0x640>)
 8015742:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015746:	7b12      	ldrb	r2, [r2, #12]
 8015748:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    MacCtx.NvmCtx->MacParams.MaxRxWindow = MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow;
 801574c:	4b91      	ldr	r3, [pc, #580]	; (8015994 <LoRaMacInitialization+0x640>)
 801574e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015752:	4b90      	ldr	r3, [pc, #576]	; (8015994 <LoRaMacInitialization+0x640>)
 8015754:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015758:	6912      	ldr	r2, [r2, #16]
 801575a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1;
 801575e:	4b8d      	ldr	r3, [pc, #564]	; (8015994 <LoRaMacInitialization+0x640>)
 8015760:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015764:	4b8b      	ldr	r3, [pc, #556]	; (8015994 <LoRaMacInitialization+0x640>)
 8015766:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801576a:	6952      	ldr	r2, [r2, #20]
 801576c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2;
 8015770:	4b88      	ldr	r3, [pc, #544]	; (8015994 <LoRaMacInitialization+0x640>)
 8015772:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015776:	4b87      	ldr	r3, [pc, #540]	; (8015994 <LoRaMacInitialization+0x640>)
 8015778:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801577c:	6992      	ldr	r2, [r2, #24]
 801577e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1;
 8015782:	4b84      	ldr	r3, [pc, #528]	; (8015994 <LoRaMacInitialization+0x640>)
 8015784:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015788:	4b82      	ldr	r3, [pc, #520]	; (8015994 <LoRaMacInitialization+0x640>)
 801578a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801578e:	69d2      	ldr	r2, [r2, #28]
 8015790:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2;
 8015794:	4b7f      	ldr	r3, [pc, #508]	; (8015994 <LoRaMacInitialization+0x640>)
 8015796:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801579a:	4b7e      	ldr	r3, [pc, #504]	; (8015994 <LoRaMacInitialization+0x640>)
 801579c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80157a0:	6a12      	ldr	r2, [r2, #32]
 80157a2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    MacCtx.NvmCtx->MacParams.ChannelsNbTrans = MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans;
 80157a6:	4b7b      	ldr	r3, [pc, #492]	; (8015994 <LoRaMacInitialization+0x640>)
 80157a8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80157ac:	4b79      	ldr	r3, [pc, #484]	; (8015994 <LoRaMacInitialization+0x640>)
 80157ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80157b2:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 80157b6:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 80157ba:	2300      	movs	r3, #0
 80157bc:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmCtx = NULL;
 80157c0:	2300      	movs	r3, #0
 80157c2:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 80157c4:	4b73      	ldr	r3, [pc, #460]	; (8015994 <LoRaMacInitialization+0x640>)
 80157c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80157ca:	781b      	ldrb	r3, [r3, #0]
 80157cc:	f107 021c 	add.w	r2, r7, #28
 80157d0:	4611      	mov	r1, r2
 80157d2:	4618      	mov	r0, r3
 80157d4:	f003 fa50 	bl	8018c78 <RegionInitDefaults>

    ResetMacParameters( );
 80157d8:	f7fe ff3c 	bl	8014654 <ResetMacParameters>

    MacCtx.NvmCtx->PublicNetwork = true;
 80157dc:	4b6d      	ldr	r3, [pc, #436]	; (8015994 <LoRaMacInitialization+0x640>)
 80157de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80157e2:	2201      	movs	r2, #1
 80157e4:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    MacCtx.MacPrimitives = primitives;
 80157e8:	4a6a      	ldr	r2, [pc, #424]	; (8015994 <LoRaMacInitialization+0x640>)
 80157ea:	697b      	ldr	r3, [r7, #20]
 80157ec:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacCallbacks = callbacks;
 80157f0:	4a68      	ldr	r2, [pc, #416]	; (8015994 <LoRaMacInitialization+0x640>)
 80157f2:	693b      	ldr	r3, [r7, #16]
 80157f4:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    MacCtx.MacFlags.Value = 0;
 80157f8:	4b66      	ldr	r3, [pc, #408]	; (8015994 <LoRaMacInitialization+0x640>)
 80157fa:	2200      	movs	r2, #0
 80157fc:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 8015800:	4b64      	ldr	r3, [pc, #400]	; (8015994 <LoRaMacInitialization+0x640>)
 8015802:	2201      	movs	r2, #1
 8015804:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    MacCtx.NvmCtx->LastTxDoneTime = 0;
 8015808:	4b62      	ldr	r3, [pc, #392]	; (8015994 <LoRaMacInitialization+0x640>)
 801580a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801580e:	2200      	movs	r2, #0
 8015810:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
    MacCtx.NvmCtx->AggregatedTimeOff = 0;
 8015814:	4b5f      	ldr	r3, [pc, #380]	; (8015994 <LoRaMacInitialization+0x640>)
 8015816:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801581a:	2200      	movs	r2, #0
 801581c:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8015820:	2300      	movs	r3, #0
 8015822:	9300      	str	r3, [sp, #0]
 8015824:	4b5c      	ldr	r3, [pc, #368]	; (8015998 <LoRaMacInitialization+0x644>)
 8015826:	2200      	movs	r2, #0
 8015828:	f04f 31ff 	mov.w	r1, #4294967295
 801582c:	485b      	ldr	r0, [pc, #364]	; (801599c <LoRaMacInitialization+0x648>)
 801582e:	f00a fbd5 	bl	801ffdc <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8015832:	2300      	movs	r3, #0
 8015834:	9300      	str	r3, [sp, #0]
 8015836:	4b5a      	ldr	r3, [pc, #360]	; (80159a0 <LoRaMacInitialization+0x64c>)
 8015838:	2200      	movs	r2, #0
 801583a:	f04f 31ff 	mov.w	r1, #4294967295
 801583e:	4859      	ldr	r0, [pc, #356]	; (80159a4 <LoRaMacInitialization+0x650>)
 8015840:	f00a fbcc 	bl	801ffdc <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8015844:	2300      	movs	r3, #0
 8015846:	9300      	str	r3, [sp, #0]
 8015848:	4b57      	ldr	r3, [pc, #348]	; (80159a8 <LoRaMacInitialization+0x654>)
 801584a:	2200      	movs	r2, #0
 801584c:	f04f 31ff 	mov.w	r1, #4294967295
 8015850:	4856      	ldr	r0, [pc, #344]	; (80159ac <LoRaMacInitialization+0x658>)
 8015852:	f00a fbc3 	bl	801ffdc <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 8015856:	2300      	movs	r3, #0
 8015858:	9300      	str	r3, [sp, #0]
 801585a:	4b55      	ldr	r3, [pc, #340]	; (80159b0 <LoRaMacInitialization+0x65c>)
 801585c:	2200      	movs	r2, #0
 801585e:	f04f 31ff 	mov.w	r1, #4294967295
 8015862:	4854      	ldr	r0, [pc, #336]	; (80159b4 <LoRaMacInitialization+0x660>)
 8015864:	f00a fbba 	bl	801ffdc <UTIL_TIMER_Create>

    // Store the current initialization time
    MacCtx.NvmCtx->InitializationTime = SysTimeGetMcuTime( );
 8015868:	4b4a      	ldr	r3, [pc, #296]	; (8015994 <LoRaMacInitialization+0x640>)
 801586a:	f8d3 4484 	ldr.w	r4, [r3, #1156]	; 0x484
 801586e:	463b      	mov	r3, r7
 8015870:	4618      	mov	r0, r3
 8015872:	f009 ffa1 	bl	801f7b8 <SysTimeGetMcuTime>
 8015876:	f504 73ac 	add.w	r3, r4, #344	; 0x158
 801587a:	463a      	mov	r2, r7
 801587c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015880:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8015884:	4b43      	ldr	r3, [pc, #268]	; (8015994 <LoRaMacInitialization+0x640>)
 8015886:	4a4c      	ldr	r2, [pc, #304]	; (80159b8 <LoRaMacInitialization+0x664>)
 8015888:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 801588c:	4b41      	ldr	r3, [pc, #260]	; (8015994 <LoRaMacInitialization+0x640>)
 801588e:	4a4b      	ldr	r2, [pc, #300]	; (80159bc <LoRaMacInitialization+0x668>)
 8015890:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8015894:	4b3f      	ldr	r3, [pc, #252]	; (8015994 <LoRaMacInitialization+0x640>)
 8015896:	4a4a      	ldr	r2, [pc, #296]	; (80159c0 <LoRaMacInitialization+0x66c>)
 8015898:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 801589c:	4b3d      	ldr	r3, [pc, #244]	; (8015994 <LoRaMacInitialization+0x640>)
 801589e:	4a49      	ldr	r2, [pc, #292]	; (80159c4 <LoRaMacInitialization+0x670>)
 80158a0:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 80158a4:	4b3b      	ldr	r3, [pc, #236]	; (8015994 <LoRaMacInitialization+0x640>)
 80158a6:	4a48      	ldr	r2, [pc, #288]	; (80159c8 <LoRaMacInitialization+0x674>)
 80158a8:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 80158ac:	4b47      	ldr	r3, [pc, #284]	; (80159cc <LoRaMacInitialization+0x678>)
 80158ae:	681b      	ldr	r3, [r3, #0]
 80158b0:	4847      	ldr	r0, [pc, #284]	; (80159d0 <LoRaMacInitialization+0x67c>)
 80158b2:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( EventSecureElementNvmCtxChanged ) != SECURE_ELEMENT_SUCCESS )
 80158b4:	4847      	ldr	r0, [pc, #284]	; (80159d4 <LoRaMacInitialization+0x680>)
 80158b6:	f7fa fdb9 	bl	801042c <SecureElementInit>
 80158ba:	4603      	mov	r3, r0
 80158bc:	2b00      	cmp	r3, #0
 80158be:	d001      	beq.n	80158c4 <LoRaMacInitialization+0x570>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80158c0:	2311      	movs	r3, #17
 80158c2:	e062      	b.n	801598a <LoRaMacInitialization+0x636>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( EventCryptoNvmCtxChanged ) != LORAMAC_CRYPTO_SUCCESS )
 80158c4:	4844      	ldr	r0, [pc, #272]	; (80159d8 <LoRaMacInitialization+0x684>)
 80158c6:	f002 fabd 	bl	8017e44 <LoRaMacCryptoInit>
 80158ca:	4603      	mov	r3, r0
 80158cc:	2b00      	cmp	r3, #0
 80158ce:	d001      	beq.n	80158d4 <LoRaMacInitialization+0x580>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80158d0:	2311      	movs	r3, #17
 80158d2:	e05a      	b.n	801598a <LoRaMacInitialization+0x636>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( EventCommandsNvmCtxChanged ) != LORAMAC_COMMANDS_SUCCESS )
 80158d4:	4841      	ldr	r0, [pc, #260]	; (80159dc <LoRaMacInitialization+0x688>)
 80158d6:	f001 fb99 	bl	801700c <LoRaMacCommandsInit>
 80158da:	4603      	mov	r3, r0
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d001      	beq.n	80158e4 <LoRaMacInitialization+0x590>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80158e0:	2313      	movs	r3, #19
 80158e2:	e052      	b.n	801598a <LoRaMacInitialization+0x636>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( MacCtx.NvmCtx->MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 80158e4:	4b2b      	ldr	r3, [pc, #172]	; (8015994 <LoRaMacInitialization+0x640>)
 80158e6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80158ea:	3350      	adds	r3, #80	; 0x50
 80158ec:	4618      	mov	r0, r3
 80158ee:	f002 fb97 	bl	8018020 <LoRaMacCryptoSetMulticastReference>
 80158f2:	4603      	mov	r3, r0
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	d001      	beq.n	80158fc <LoRaMacInitialization+0x5a8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80158f8:	2311      	movs	r3, #17
 80158fa:	e046      	b.n	801598a <LoRaMacInitialization+0x636>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 80158fc:	4b33      	ldr	r3, [pc, #204]	; (80159cc <LoRaMacInitialization+0x678>)
 80158fe:	695b      	ldr	r3, [r3, #20]
 8015900:	4798      	blx	r3
 8015902:	4603      	mov	r3, r0
 8015904:	4618      	mov	r0, r3
 8015906:	f006 fe8f 	bl	801c628 <srand1>

    Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 801590a:	4b30      	ldr	r3, [pc, #192]	; (80159cc <LoRaMacInitialization+0x678>)
 801590c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801590e:	4a21      	ldr	r2, [pc, #132]	; (8015994 <LoRaMacInitialization+0x640>)
 8015910:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8015914:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 8015918:	4610      	mov	r0, r2
 801591a:	4798      	blx	r3
    Radio.Sleep( );
 801591c:	4b2b      	ldr	r3, [pc, #172]	; (80159cc <LoRaMacInitialization+0x678>)
 801591e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015920:	4798      	blx	r3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 8015922:	2300      	movs	r3, #0
 8015924:	647b      	str	r3, [r7, #68]	; 0x44
    classBCallbacks.MacProcessNotify = NULL;
 8015926:	2300      	movs	r3, #0
 8015928:	64bb      	str	r3, [r7, #72]	; 0x48
    if( callbacks != NULL )
 801592a:	693b      	ldr	r3, [r7, #16]
 801592c:	2b00      	cmp	r3, #0
 801592e:	d005      	beq.n	801593c <LoRaMacInitialization+0x5e8>
    {
        classBCallbacks.GetTemperatureLevel = callbacks->GetTemperatureLevel;
 8015930:	693b      	ldr	r3, [r7, #16]
 8015932:	685b      	ldr	r3, [r3, #4]
 8015934:	647b      	str	r3, [r7, #68]	; 0x44
        classBCallbacks.MacProcessNotify = callbacks->MacProcessNotify;
 8015936:	693b      	ldr	r3, [r7, #16]
 8015938:	68db      	ldr	r3, [r3, #12]
 801593a:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 801593c:	4b28      	ldr	r3, [pc, #160]	; (80159e0 <LoRaMacInitialization+0x68c>)
 801593e:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8015940:	4b28      	ldr	r3, [pc, #160]	; (80159e4 <LoRaMacInitialization+0x690>)
 8015942:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 8015944:	4b28      	ldr	r3, [pc, #160]	; (80159e8 <LoRaMacInitialization+0x694>)
 8015946:	62fb      	str	r3, [r7, #44]	; 0x2c
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 8015948:	4b28      	ldr	r3, [pc, #160]	; (80159ec <LoRaMacInitialization+0x698>)
 801594a:	633b      	str	r3, [r7, #48]	; 0x30
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 801594c:	4b11      	ldr	r3, [pc, #68]	; (8015994 <LoRaMacInitialization+0x640>)
 801594e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015952:	334c      	adds	r3, #76	; 0x4c
 8015954:	637b      	str	r3, [r7, #52]	; 0x34
    classBParams.LoRaMacRegion = &MacCtx.NvmCtx->Region;
 8015956:	4b0f      	ldr	r3, [pc, #60]	; (8015994 <LoRaMacInitialization+0x640>)
 8015958:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801595c:	63bb      	str	r3, [r7, #56]	; 0x38
    classBParams.LoRaMacParams = &MacCtx.NvmCtx->MacParams;
 801595e:	4b0d      	ldr	r3, [pc, #52]	; (8015994 <LoRaMacInitialization+0x640>)
 8015960:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015964:	3384      	adds	r3, #132	; 0x84
 8015966:	63fb      	str	r3, [r7, #60]	; 0x3c
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 8015968:	4b0a      	ldr	r3, [pc, #40]	; (8015994 <LoRaMacInitialization+0x640>)
 801596a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801596e:	3350      	adds	r3, #80	; 0x50
 8015970:	643b      	str	r3, [r7, #64]	; 0x40

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 8015972:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8015976:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801597a:	4a1d      	ldr	r2, [pc, #116]	; (80159f0 <LoRaMacInitialization+0x69c>)
 801597c:	4618      	mov	r0, r3
 801597e:	f001 f92d 	bl	8016bdc <LoRaMacClassBInit>

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8015982:	2001      	movs	r0, #1
 8015984:	f7fd f97c 	bl	8012c80 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8015988:	2300      	movs	r3, #0
}
 801598a:	4618      	mov	r0, r3
 801598c:	375c      	adds	r7, #92	; 0x5c
 801598e:	46bd      	mov	sp, r7
 8015990:	bd90      	pop	{r4, r7, pc}
 8015992:	bf00      	nop
 8015994:	200009d4 	.word	0x200009d4
 8015998:	08013021 	.word	0x08013021
 801599c:	20000d3c 	.word	0x20000d3c
 80159a0:	08013095 	.word	0x08013095
 80159a4:	20000d54 	.word	0x20000d54
 80159a8:	08013109 	.word	0x08013109
 80159ac:	20000d6c 	.word	0x20000d6c
 80159b0:	08013185 	.word	0x08013185
 80159b4:	20000dcc 	.word	0x20000dcc
 80159b8:	08011d81 	.word	0x08011d81
 80159bc:	08011df9 	.word	0x08011df9
 80159c0:	08011ed1 	.word	0x08011ed1
 80159c4:	08011e85 	.word	0x08011e85
 80159c8:	08011f0d 	.word	0x08011f0d
 80159cc:	08022b34 	.word	0x08022b34
 80159d0:	20000d20 	.word	0x20000d20
 80159d4:	08015237 	.word	0x08015237
 80159d8:	08015229 	.word	0x08015229
 80159dc:	08015245 	.word	0x08015245
 80159e0:	20000e38 	.word	0x20000e38
 80159e4:	20000df0 	.word	0x20000df0
 80159e8:	20000e24 	.word	0x20000e24
 80159ec:	20000e55 	.word	0x20000e55
 80159f0:	08015253 	.word	0x08015253

080159f4 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 80159f4:	b480      	push	{r7}
 80159f6:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 80159f8:	4b04      	ldr	r3, [pc, #16]	; (8015a0c <LoRaMacStart+0x18>)
 80159fa:	2200      	movs	r2, #0
 80159fc:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 8015a00:	2300      	movs	r3, #0
}
 8015a02:	4618      	mov	r0, r3
 8015a04:	46bd      	mov	sp, r7
 8015a06:	bc80      	pop	{r7}
 8015a08:	4770      	bx	lr
 8015a0a:	bf00      	nop
 8015a0c:	200009d4 	.word	0x200009d4

08015a10 <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8015a10:	b580      	push	{r7, lr}
 8015a12:	b08a      	sub	sp, #40	; 0x28
 8015a14:	af00      	add	r7, sp, #0
 8015a16:	4603      	mov	r3, r0
 8015a18:	6039      	str	r1, [r7, #0]
 8015a1a:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8015a1c:	4b48      	ldr	r3, [pc, #288]	; (8015b40 <LoRaMacQueryTxPossible+0x130>)
 8015a1e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8015a26:	613b      	str	r3, [r7, #16]
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 8015a28:	4b45      	ldr	r3, [pc, #276]	; (8015b40 <LoRaMacQueryTxPossible+0x130>)
 8015a2a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a2e:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8015a32:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 8015a34:	4b42      	ldr	r3, [pc, #264]	; (8015b40 <LoRaMacQueryTxPossible+0x130>)
 8015a36:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a3a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8015a3e:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 8015a40:	2300      	movs	r3, #0
 8015a42:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 8015a44:	683b      	ldr	r3, [r7, #0]
 8015a46:	2b00      	cmp	r3, #0
 8015a48:	d101      	bne.n	8015a4e <LoRaMacQueryTxPossible+0x3e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015a4a:	2303      	movs	r3, #3
 8015a4c:	e074      	b.n	8015b38 <LoRaMacQueryTxPossible+0x128>
    }

    // Setup ADR request
    adrNext.Version = MacCtx.NvmCtx->Version;
 8015a4e:	4b3c      	ldr	r3, [pc, #240]	; (8015b40 <LoRaMacQueryTxPossible+0x130>)
 8015a50:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a54:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8015a58:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 8015a5a:	2300      	movs	r3, #0
 8015a5c:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 8015a5e:	4b38      	ldr	r3, [pc, #224]	; (8015b40 <LoRaMacQueryTxPossible+0x130>)
 8015a60:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a64:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8015a68:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8015a6a:	4b35      	ldr	r3, [pc, #212]	; (8015b40 <LoRaMacQueryTxPossible+0x130>)
 8015a6c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a70:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8015a74:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 8015a76:	4b32      	ldr	r3, [pc, #200]	; (8015b40 <LoRaMacQueryTxPossible+0x130>)
 8015a78:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 8015a7c:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8015a7e:	4b30      	ldr	r3, [pc, #192]	; (8015b40 <LoRaMacQueryTxPossible+0x130>)
 8015a80:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 8015a84:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8015a86:	4b2e      	ldr	r3, [pc, #184]	; (8015b40 <LoRaMacQueryTxPossible+0x130>)
 8015a88:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a8c:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8015a90:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8015a94:	4b2a      	ldr	r3, [pc, #168]	; (8015b40 <LoRaMacQueryTxPossible+0x130>)
 8015a96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a9a:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8015a9e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8015aa2:	4b27      	ldr	r3, [pc, #156]	; (8015b40 <LoRaMacQueryTxPossible+0x130>)
 8015aa4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015aa8:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8015aac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 8015ab0:	4b23      	ldr	r3, [pc, #140]	; (8015b40 <LoRaMacQueryTxPossible+0x130>)
 8015ab2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015ab6:	781b      	ldrb	r3, [r3, #0]
 8015ab8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 8015abc:	f107 0310 	add.w	r3, r7, #16
 8015ac0:	f107 020e 	add.w	r2, r7, #14
 8015ac4:	f107 010f 	add.w	r1, r7, #15
 8015ac8:	f107 0014 	add.w	r0, r7, #20
 8015acc:	f001 f86e 	bl	8016bac <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8015ad0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015ad4:	4618      	mov	r0, r3
 8015ad6:	f7fd fcbb 	bl	8013450 <GetMaxAppPayloadWithoutFOptsLength>
 8015ada:	4603      	mov	r3, r0
 8015adc:	461a      	mov	r2, r3
 8015ade:	683b      	ldr	r3, [r7, #0]
 8015ae0:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8015ae2:	f107 0308 	add.w	r3, r7, #8
 8015ae6:	4618      	mov	r0, r3
 8015ae8:	f001 fb94 	bl	8017214 <LoRaMacCommandsGetSizeSerializedCmds>
 8015aec:	4603      	mov	r3, r0
 8015aee:	2b00      	cmp	r3, #0
 8015af0:	d001      	beq.n	8015af6 <LoRaMacQueryTxPossible+0xe6>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8015af2:	2313      	movs	r3, #19
 8015af4:	e020      	b.n	8015b38 <LoRaMacQueryTxPossible+0x128>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 8015af6:	68bb      	ldr	r3, [r7, #8]
 8015af8:	2b0f      	cmp	r3, #15
 8015afa:	d819      	bhi.n	8015b30 <LoRaMacQueryTxPossible+0x120>
 8015afc:	683b      	ldr	r3, [r7, #0]
 8015afe:	785b      	ldrb	r3, [r3, #1]
 8015b00:	461a      	mov	r2, r3
 8015b02:	68bb      	ldr	r3, [r7, #8]
 8015b04:	429a      	cmp	r2, r3
 8015b06:	d313      	bcc.n	8015b30 <LoRaMacQueryTxPossible+0x120>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8015b08:	683b      	ldr	r3, [r7, #0]
 8015b0a:	785a      	ldrb	r2, [r3, #1]
 8015b0c:	68bb      	ldr	r3, [r7, #8]
 8015b0e:	b2db      	uxtb	r3, r3
 8015b10:	1ad3      	subs	r3, r2, r3
 8015b12:	b2da      	uxtb	r2, r3
 8015b14:	683b      	ldr	r3, [r7, #0]
 8015b16:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8015b18:	683b      	ldr	r3, [r7, #0]
 8015b1a:	785b      	ldrb	r3, [r3, #1]
 8015b1c:	4619      	mov	r1, r3
 8015b1e:	79fa      	ldrb	r2, [r7, #7]
 8015b20:	68bb      	ldr	r3, [r7, #8]
 8015b22:	4413      	add	r3, r2
 8015b24:	4299      	cmp	r1, r3
 8015b26:	d301      	bcc.n	8015b2c <LoRaMacQueryTxPossible+0x11c>
        {
            return LORAMAC_STATUS_OK;
 8015b28:	2300      	movs	r3, #0
 8015b2a:	e005      	b.n	8015b38 <LoRaMacQueryTxPossible+0x128>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 8015b2c:	2308      	movs	r3, #8
 8015b2e:	e003      	b.n	8015b38 <LoRaMacQueryTxPossible+0x128>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 8015b30:	683b      	ldr	r3, [r7, #0]
 8015b32:	2200      	movs	r2, #0
 8015b34:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 8015b36:	2308      	movs	r3, #8
    }
}
 8015b38:	4618      	mov	r0, r3
 8015b3a:	3728      	adds	r7, #40	; 0x28
 8015b3c:	46bd      	mov	sp, r7
 8015b3e:	bd80      	pop	{r7, pc}
 8015b40:	200009d4 	.word	0x200009d4

08015b44 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 8015b44:	b590      	push	{r4, r7, lr}
 8015b46:	b087      	sub	sp, #28
 8015b48:	af00      	add	r7, sp, #0
 8015b4a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8015b4c:	2300      	movs	r3, #0
 8015b4e:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	2b00      	cmp	r3, #0
 8015b54:	d101      	bne.n	8015b5a <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015b56:	2303      	movs	r3, #3
 8015b58:	e186      	b.n	8015e68 <LoRaMacMibGetRequestConfirm+0x324>
    }

    switch( mibGet->Type )
 8015b5a:	687b      	ldr	r3, [r7, #4]
 8015b5c:	781b      	ldrb	r3, [r3, #0]
 8015b5e:	2b28      	cmp	r3, #40	; 0x28
 8015b60:	f200 817b 	bhi.w	8015e5a <LoRaMacMibGetRequestConfirm+0x316>
 8015b64:	a201      	add	r2, pc, #4	; (adr r2, 8015b6c <LoRaMacMibGetRequestConfirm+0x28>)
 8015b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015b6a:	bf00      	nop
 8015b6c:	08015c11 	.word	0x08015c11
 8015b70:	08015c21 	.word	0x08015c21
 8015b74:	08015c31 	.word	0x08015c31
 8015b78:	08015c3d 	.word	0x08015c3d
 8015b7c:	08015c49 	.word	0x08015c49
 8015b80:	08015c59 	.word	0x08015c59
 8015b84:	08015c67 	.word	0x08015c67
 8015b88:	08015e5b 	.word	0x08015e5b
 8015b8c:	08015e5b 	.word	0x08015e5b
 8015b90:	08015e5b 	.word	0x08015e5b
 8015b94:	08015e5b 	.word	0x08015e5b
 8015b98:	08015e5b 	.word	0x08015e5b
 8015b9c:	08015e5b 	.word	0x08015e5b
 8015ba0:	08015e5b 	.word	0x08015e5b
 8015ba4:	08015e5b 	.word	0x08015e5b
 8015ba8:	08015c75 	.word	0x08015c75
 8015bac:	08015c85 	.word	0x08015c85
 8015bb0:	08015c95 	.word	0x08015c95
 8015bb4:	08015cb9 	.word	0x08015cb9
 8015bb8:	08015ccf 	.word	0x08015ccf
 8015bbc:	08015ce5 	.word	0x08015ce5
 8015bc0:	08015cfb 	.word	0x08015cfb
 8015bc4:	08015d35 	.word	0x08015d35
 8015bc8:	08015d11 	.word	0x08015d11
 8015bcc:	08015d59 	.word	0x08015d59
 8015bd0:	08015d69 	.word	0x08015d69
 8015bd4:	08015d79 	.word	0x08015d79
 8015bd8:	08015d89 	.word	0x08015d89
 8015bdc:	08015d99 	.word	0x08015d99
 8015be0:	08015da9 	.word	0x08015da9
 8015be4:	08015db9 	.word	0x08015db9
 8015be8:	08015dc9 	.word	0x08015dc9
 8015bec:	08015de9 	.word	0x08015de9
 8015bf0:	08015dd9 	.word	0x08015dd9
 8015bf4:	08015df9 	.word	0x08015df9
 8015bf8:	08015e09 	.word	0x08015e09
 8015bfc:	08015e19 	.word	0x08015e19
 8015c00:	08015e35 	.word	0x08015e35
 8015c04:	08015e29 	.word	0x08015e29
 8015c08:	08015e5b 	.word	0x08015e5b
 8015c0c:	08015e43 	.word	0x08015e43
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = MacCtx.NvmCtx->DeviceClass;
 8015c10:	4b97      	ldr	r3, [pc, #604]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015c12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015c16:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 8015c1a:	687b      	ldr	r3, [r7, #4]
 8015c1c:	711a      	strb	r2, [r3, #4]
            break;
 8015c1e:	e122      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 8015c20:	4b93      	ldr	r3, [pc, #588]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015c22:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015c26:	f893 2164 	ldrb.w	r2, [r3, #356]	; 0x164
 8015c2a:	687b      	ldr	r3, [r7, #4]
 8015c2c:	711a      	strb	r2, [r3, #4]
            break;
 8015c2e:	e11a      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 8015c30:	f7fa ffdc 	bl	8010bec <SecureElementGetDevEui>
 8015c34:	4602      	mov	r2, r0
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	605a      	str	r2, [r3, #4]
            break;
 8015c3a:	e114      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 8015c3c:	f7fa fffa 	bl	8010c34 <SecureElementGetJoinEui>
 8015c40:	4602      	mov	r2, r0
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	605a      	str	r2, [r3, #4]
            break;
 8015c46:	e10e      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = MacCtx.NvmCtx->AdrCtrlOn;
 8015c48:	4b89      	ldr	r3, [pc, #548]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015c4a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015c4e:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	711a      	strb	r2, [r3, #4]
            break;
 8015c56:	e106      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = MacCtx.NvmCtx->NetID;
 8015c58:	4b85      	ldr	r3, [pc, #532]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015c5a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015c5e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8015c60:	687b      	ldr	r3, [r7, #4]
 8015c62:	605a      	str	r2, [r3, #4]
            break;
 8015c64:	e0ff      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = MacCtx.NvmCtx->DevAddr;
 8015c66:	4b82      	ldr	r3, [pc, #520]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015c68:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015c6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8015c6e:	687b      	ldr	r3, [r7, #4]
 8015c70:	605a      	str	r2, [r3, #4]
            break;
 8015c72:	e0f8      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = MacCtx.NvmCtx->PublicNetwork;
 8015c74:	4b7e      	ldr	r3, [pc, #504]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015c76:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015c7a:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 8015c7e:	687b      	ldr	r3, [r7, #4]
 8015c80:	711a      	strb	r2, [r3, #4]
            break;
 8015c82:	e0f0      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8015c84:	4b7a      	ldr	r3, [pc, #488]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015c86:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015c8a:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8015c8e:	687b      	ldr	r3, [r7, #4]
 8015c90:	711a      	strb	r2, [r3, #4]
            break;
 8015c92:	e0e8      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8015c94:	231d      	movs	r3, #29
 8015c96:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015c98:	4b75      	ldr	r3, [pc, #468]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015c9a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015c9e:	781b      	ldrb	r3, [r3, #0]
 8015ca0:	f107 0210 	add.w	r2, r7, #16
 8015ca4:	4611      	mov	r1, r2
 8015ca6:	4618      	mov	r0, r3
 8015ca8:	f002 ffad 	bl	8018c06 <RegionGetPhyParam>
 8015cac:	4603      	mov	r3, r0
 8015cae:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8015cb0:	68fa      	ldr	r2, [r7, #12]
 8015cb2:	687b      	ldr	r3, [r7, #4]
 8015cb4:	605a      	str	r2, [r3, #4]
            break;
 8015cb6:	e0d6      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 8015cb8:	4b6d      	ldr	r3, [pc, #436]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015cba:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015cbe:	687b      	ldr	r3, [r7, #4]
 8015cc0:	3304      	adds	r3, #4
 8015cc2:	32a8      	adds	r2, #168	; 0xa8
 8015cc4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015cc8:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8015ccc:	e0cb      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 8015cce:	4b68      	ldr	r3, [pc, #416]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015cd0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015cd4:	687b      	ldr	r3, [r7, #4]
 8015cd6:	3304      	adds	r3, #4
 8015cd8:	3228      	adds	r2, #40	; 0x28
 8015cda:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015cde:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8015ce2:	e0c0      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParams.RxCChannel;
 8015ce4:	4b62      	ldr	r3, [pc, #392]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015ce6:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015cea:	687b      	ldr	r3, [r7, #4]
 8015cec:	3304      	adds	r3, #4
 8015cee:	32b0      	adds	r2, #176	; 0xb0
 8015cf0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015cf4:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8015cf8:	e0b5      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 8015cfa:	4b5d      	ldr	r3, [pc, #372]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015cfc:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015d00:	687b      	ldr	r3, [r7, #4]
 8015d02:	3304      	adds	r3, #4
 8015d04:	3230      	adds	r2, #48	; 0x30
 8015d06:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015d0a:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8015d0e:	e0aa      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 8015d10:	231b      	movs	r3, #27
 8015d12:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015d14:	4b56      	ldr	r3, [pc, #344]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d16:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d1a:	781b      	ldrb	r3, [r3, #0]
 8015d1c:	f107 0210 	add.w	r2, r7, #16
 8015d20:	4611      	mov	r1, r2
 8015d22:	4618      	mov	r0, r3
 8015d24:	f002 ff6f 	bl	8018c06 <RegionGetPhyParam>
 8015d28:	4603      	mov	r3, r0
 8015d2a:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 8015d2c:	68fa      	ldr	r2, [r7, #12]
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	605a      	str	r2, [r3, #4]
            break;
 8015d32:	e098      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 8015d34:	231a      	movs	r3, #26
 8015d36:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8015d38:	4b4d      	ldr	r3, [pc, #308]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d3e:	781b      	ldrb	r3, [r3, #0]
 8015d40:	f107 0210 	add.w	r2, r7, #16
 8015d44:	4611      	mov	r1, r2
 8015d46:	4618      	mov	r0, r3
 8015d48:	f002 ff5d 	bl	8018c06 <RegionGetPhyParam>
 8015d4c:	4603      	mov	r3, r0
 8015d4e:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 8015d50:	68fa      	ldr	r2, [r7, #12]
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	605a      	str	r2, [r3, #4]
            break;
 8015d56:	e086      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 8015d58:	4b45      	ldr	r3, [pc, #276]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d5a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d5e:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 8015d62:	687b      	ldr	r3, [r7, #4]
 8015d64:	711a      	strb	r2, [r3, #4]
            break;
 8015d66:	e07e      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = MacCtx.NvmCtx->MacParams.MaxRxWindow;
 8015d68:	4b41      	ldr	r3, [pc, #260]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d6a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d6e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8015d72:	687b      	ldr	r3, [r7, #4]
 8015d74:	605a      	str	r2, [r3, #4]
            break;
 8015d76:	e076      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = MacCtx.NvmCtx->MacParams.ReceiveDelay1;
 8015d78:	4b3d      	ldr	r3, [pc, #244]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d7e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8015d82:	687b      	ldr	r3, [r7, #4]
 8015d84:	605a      	str	r2, [r3, #4]
            break;
 8015d86:	e06e      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay2;
 8015d88:	4b39      	ldr	r3, [pc, #228]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d8a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d8e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8015d92:	687b      	ldr	r3, [r7, #4]
 8015d94:	605a      	str	r2, [r3, #4]
            break;
 8015d96:	e066      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1;
 8015d98:	4b35      	ldr	r3, [pc, #212]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015d9a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d9e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8015da2:	687b      	ldr	r3, [r7, #4]
 8015da4:	605a      	str	r2, [r3, #4]
            break;
 8015da6:	e05e      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2;
 8015da8:	4b31      	ldr	r3, [pc, #196]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015daa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015dae:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8015db2:	687b      	ldr	r3, [r7, #4]
 8015db4:	605a      	str	r2, [r3, #4]
            break;
 8015db6:	e056      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 8015db8:	4b2d      	ldr	r3, [pc, #180]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015dba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015dbe:	f993 2005 	ldrsb.w	r2, [r3, #5]
 8015dc2:	687b      	ldr	r3, [r7, #4]
 8015dc4:	711a      	strb	r2, [r3, #4]
            break;
 8015dc6:	e04e      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8015dc8:	4b29      	ldr	r3, [pc, #164]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015dca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015dce:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 8015dd2:	687b      	ldr	r3, [r7, #4]
 8015dd4:	711a      	strb	r2, [r3, #4]
            break;
 8015dd6:	e046      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 8015dd8:	4b25      	ldr	r3, [pc, #148]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015dda:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015dde:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8015de2:	687b      	ldr	r3, [r7, #4]
 8015de4:	711a      	strb	r2, [r3, #4]
            break;
 8015de6:	e03e      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8015de8:	4b21      	ldr	r3, [pc, #132]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015dea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015dee:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 8015df2:	687b      	ldr	r3, [r7, #4]
 8015df4:	711a      	strb	r2, [r3, #4]
            break;
 8015df6:	e036      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 8015df8:	4b1d      	ldr	r3, [pc, #116]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015dfa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015dfe:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8015e02:	687b      	ldr	r3, [r7, #4]
 8015e04:	605a      	str	r2, [r3, #4]
            break;
 8015e06:	e02e      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = MacCtx.NvmCtx->MacParams.MinRxSymbols;
 8015e08:	4b19      	ldr	r3, [pc, #100]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015e0a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015e0e:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	711a      	strb	r2, [r3, #4]
            break;
 8015e16:	e026      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8015e18:	4b15      	ldr	r3, [pc, #84]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015e1a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015e1e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	605a      	str	r2, [r3, #4]
            break;
 8015e26:	e01e      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetCtxs( );
 8015e28:	f7fe ffa2 	bl	8014d70 <GetCtxs>
 8015e2c:	4602      	mov	r2, r0
 8015e2e:	687b      	ldr	r3, [r7, #4]
 8015e30:	605a      	str	r2, [r3, #4]
            break;
 8015e32:	e018      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 8015e34:	4b0e      	ldr	r3, [pc, #56]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015e36:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015e3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8015e3c:	687b      	ldr	r3, [r7, #4]
 8015e3e:	605a      	str	r2, [r3, #4]
            break;
 8015e40:	e011      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = MacCtx.NvmCtx->Version;
 8015e42:	4b0b      	ldr	r3, [pc, #44]	; (8015e70 <LoRaMacMibGetRequestConfirm+0x32c>)
 8015e44:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 8015e4e:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 8015e50:	687c      	ldr	r4, [r7, #4]
 8015e52:	f003 f91d 	bl	8019090 <RegionGetVersion>
 8015e56:	60a0      	str	r0, [r4, #8]
            break;
 8015e58:	e005      	b.n	8015e66 <LoRaMacMibGetRequestConfirm+0x322>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8015e5a:	6878      	ldr	r0, [r7, #4]
 8015e5c:	f000 ff69 	bl	8016d32 <LoRaMacClassBMibGetRequestConfirm>
 8015e60:	4603      	mov	r3, r0
 8015e62:	75fb      	strb	r3, [r7, #23]
            break;
 8015e64:	bf00      	nop
        }
    }
    return status;
 8015e66:	7dfb      	ldrb	r3, [r7, #23]
}
 8015e68:	4618      	mov	r0, r3
 8015e6a:	371c      	adds	r7, #28
 8015e6c:	46bd      	mov	sp, r7
 8015e6e:	bd90      	pop	{r4, r7, pc}
 8015e70:	200009d4 	.word	0x200009d4

08015e74 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8015e74:	b580      	push	{r7, lr}
 8015e76:	b086      	sub	sp, #24
 8015e78:	af00      	add	r7, sp, #0
 8015e7a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8015e7c:	2300      	movs	r3, #0
 8015e7e:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	2b00      	cmp	r3, #0
 8015e84:	d101      	bne.n	8015e8a <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015e86:	2303      	movs	r3, #3
 8015e88:	e379      	b.n	801657e <LoRaMacMibSetRequestConfirm+0x70a>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 8015e8a:	4bbb      	ldr	r3, [pc, #748]	; (8016178 <LoRaMacMibSetRequestConfirm+0x304>)
 8015e8c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8015e90:	f003 0302 	and.w	r3, r3, #2
 8015e94:	2b00      	cmp	r3, #0
 8015e96:	d001      	beq.n	8015e9c <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8015e98:	2301      	movs	r3, #1
 8015e9a:	e370      	b.n	801657e <LoRaMacMibSetRequestConfirm+0x70a>
    }

    switch( mibSet->Type )
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	781b      	ldrb	r3, [r3, #0]
 8015ea0:	2b27      	cmp	r3, #39	; 0x27
 8015ea2:	f200 8346 	bhi.w	8016532 <LoRaMacMibSetRequestConfirm+0x6be>
 8015ea6:	a201      	add	r2, pc, #4	; (adr r2, 8015eac <LoRaMacMibSetRequestConfirm+0x38>)
 8015ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015eac:	08015f4d 	.word	0x08015f4d
 8015eb0:	08015f5d 	.word	0x08015f5d
 8015eb4:	08015f7b 	.word	0x08015f7b
 8015eb8:	08015f93 	.word	0x08015f93
 8015ebc:	08015fab 	.word	0x08015fab
 8015ec0:	08015fbb 	.word	0x08015fbb
 8015ec4:	08015fc9 	.word	0x08015fc9
 8015ec8:	08015fd7 	.word	0x08015fd7
 8015ecc:	08015ffd 	.word	0x08015ffd
 8015ed0:	08016023 	.word	0x08016023
 8015ed4:	08016049 	.word	0x08016049
 8015ed8:	0801606f 	.word	0x0801606f
 8015edc:	08016095 	.word	0x08016095
 8015ee0:	080160bb 	.word	0x080160bb
 8015ee4:	080160e1 	.word	0x080160e1
 8015ee8:	08016107 	.word	0x08016107
 8015eec:	0801612f 	.word	0x0801612f
 8015ef0:	08016533 	.word	0x08016533
 8015ef4:	0801613f 	.word	0x0801613f
 8015ef8:	080161c3 	.word	0x080161c3
 8015efc:	0801620d 	.word	0x0801620d
 8015f00:	08016281 	.word	0x08016281
 8015f04:	080162fd 	.word	0x080162fd
 8015f08:	080162cb 	.word	0x080162cb
 8015f0c:	0801632f 	.word	0x0801632f
 8015f10:	08016355 	.word	0x08016355
 8015f14:	08016365 	.word	0x08016365
 8015f18:	08016375 	.word	0x08016375
 8015f1c:	08016385 	.word	0x08016385
 8015f20:	08016395 	.word	0x08016395
 8015f24:	080163a5 	.word	0x080163a5
 8015f28:	080163db 	.word	0x080163db
 8015f2c:	08016455 	.word	0x08016455
 8015f30:	0801641f 	.word	0x0801641f
 8015f34:	08016495 	.word	0x08016495
 8015f38:	080164af 	.word	0x080164af
 8015f3c:	080164c9 	.word	0x080164c9
 8015f40:	080164d9 	.word	0x080164d9
 8015f44:	080164e7 	.word	0x080164e7
 8015f48:	08016505 	.word	0x08016505
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8015f4c:	687b      	ldr	r3, [r7, #4]
 8015f4e:	791b      	ldrb	r3, [r3, #4]
 8015f50:	4618      	mov	r0, r3
 8015f52:	f7fd f98f 	bl	8013274 <SwitchClass>
 8015f56:	4603      	mov	r3, r0
 8015f58:	75fb      	strb	r3, [r7, #23]
            break;
 8015f5a:	e30b      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	791b      	ldrb	r3, [r3, #4]
 8015f60:	2b02      	cmp	r3, #2
 8015f62:	d007      	beq.n	8015f74 <LoRaMacMibSetRequestConfirm+0x100>
            {
                MacCtx.NvmCtx->NetworkActivation = mibSet->Param.NetworkActivation;
 8015f64:	4b84      	ldr	r3, [pc, #528]	; (8016178 <LoRaMacMibSetRequestConfirm+0x304>)
 8015f66:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015f6a:	687a      	ldr	r2, [r7, #4]
 8015f6c:	7912      	ldrb	r2, [r2, #4]
 8015f6e:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8015f72:	e2ff      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8015f74:	2303      	movs	r3, #3
 8015f76:	75fb      	strb	r3, [r7, #23]
            break;
 8015f78:	e2fc      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 8015f7a:	687b      	ldr	r3, [r7, #4]
 8015f7c:	685b      	ldr	r3, [r3, #4]
 8015f7e:	4618      	mov	r0, r3
 8015f80:	f7fa fe1a 	bl	8010bb8 <SecureElementSetDevEui>
 8015f84:	4603      	mov	r3, r0
 8015f86:	2b00      	cmp	r3, #0
 8015f88:	f000 82d9 	beq.w	801653e <LoRaMacMibSetRequestConfirm+0x6ca>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8015f8c:	2303      	movs	r3, #3
 8015f8e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8015f90:	e2d5      	b.n	801653e <LoRaMacMibSetRequestConfirm+0x6ca>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8015f92:	687b      	ldr	r3, [r7, #4]
 8015f94:	685b      	ldr	r3, [r3, #4]
 8015f96:	4618      	mov	r0, r3
 8015f98:	f7fa fe32 	bl	8010c00 <SecureElementSetJoinEui>
 8015f9c:	4603      	mov	r3, r0
 8015f9e:	2b00      	cmp	r3, #0
 8015fa0:	f000 82cf 	beq.w	8016542 <LoRaMacMibSetRequestConfirm+0x6ce>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8015fa4:	2303      	movs	r3, #3
 8015fa6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8015fa8:	e2cb      	b.n	8016542 <LoRaMacMibSetRequestConfirm+0x6ce>
        }
        case MIB_ADR:
        {
            MacCtx.NvmCtx->AdrCtrlOn = mibSet->Param.AdrEnable;
 8015faa:	4b73      	ldr	r3, [pc, #460]	; (8016178 <LoRaMacMibSetRequestConfirm+0x304>)
 8015fac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015fb0:	687a      	ldr	r2, [r7, #4]
 8015fb2:	7912      	ldrb	r2, [r2, #4]
 8015fb4:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
            break;
 8015fb8:	e2dc      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NET_ID:
        {
            MacCtx.NvmCtx->NetID = mibSet->Param.NetID;
 8015fba:	4b6f      	ldr	r3, [pc, #444]	; (8016178 <LoRaMacMibSetRequestConfirm+0x304>)
 8015fbc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015fc0:	687a      	ldr	r2, [r7, #4]
 8015fc2:	6852      	ldr	r2, [r2, #4]
 8015fc4:	649a      	str	r2, [r3, #72]	; 0x48
            break;
 8015fc6:	e2d5      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_ADDR:
        {
            MacCtx.NvmCtx->DevAddr = mibSet->Param.DevAddr;
 8015fc8:	4b6b      	ldr	r3, [pc, #428]	; (8016178 <LoRaMacMibSetRequestConfirm+0x304>)
 8015fca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015fce:	687a      	ldr	r2, [r7, #4]
 8015fd0:	6852      	ldr	r2, [r2, #4]
 8015fd2:	64da      	str	r2, [r3, #76]	; 0x4c
            break;
 8015fd4:	e2ce      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 8015fd6:	687b      	ldr	r3, [r7, #4]
 8015fd8:	685b      	ldr	r3, [r3, #4]
 8015fda:	2b00      	cmp	r3, #0
 8015fdc:	d00b      	beq.n	8015ff6 <LoRaMacMibSetRequestConfirm+0x182>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8015fde:	687b      	ldr	r3, [r7, #4]
 8015fe0:	685b      	ldr	r3, [r3, #4]
 8015fe2:	4619      	mov	r1, r3
 8015fe4:	2000      	movs	r0, #0
 8015fe6:	f002 f833 	bl	8018050 <LoRaMacCryptoSetKey>
 8015fea:	4603      	mov	r3, r0
 8015fec:	2b00      	cmp	r3, #0
 8015fee:	f000 82aa 	beq.w	8016546 <LoRaMacMibSetRequestConfirm+0x6d2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8015ff2:	2311      	movs	r3, #17
 8015ff4:	e2c3      	b.n	801657e <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8015ff6:	2303      	movs	r3, #3
 8015ff8:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8015ffa:	e2a4      	b.n	8016546 <LoRaMacMibSetRequestConfirm+0x6d2>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8015ffc:	687b      	ldr	r3, [r7, #4]
 8015ffe:	685b      	ldr	r3, [r3, #4]
 8016000:	2b00      	cmp	r3, #0
 8016002:	d00b      	beq.n	801601c <LoRaMacMibSetRequestConfirm+0x1a8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 8016004:	687b      	ldr	r3, [r7, #4]
 8016006:	685b      	ldr	r3, [r3, #4]
 8016008:	4619      	mov	r1, r3
 801600a:	2001      	movs	r0, #1
 801600c:	f002 f820 	bl	8018050 <LoRaMacCryptoSetKey>
 8016010:	4603      	mov	r3, r0
 8016012:	2b00      	cmp	r3, #0
 8016014:	f000 8299 	beq.w	801654a <LoRaMacMibSetRequestConfirm+0x6d6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016018:	2311      	movs	r3, #17
 801601a:	e2b0      	b.n	801657e <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801601c:	2303      	movs	r3, #3
 801601e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016020:	e293      	b.n	801654a <LoRaMacMibSetRequestConfirm+0x6d6>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 8016022:	687b      	ldr	r3, [r7, #4]
 8016024:	685b      	ldr	r3, [r3, #4]
 8016026:	2b00      	cmp	r3, #0
 8016028:	d00b      	beq.n	8016042 <LoRaMacMibSetRequestConfirm+0x1ce>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 801602a:	687b      	ldr	r3, [r7, #4]
 801602c:	685b      	ldr	r3, [r3, #4]
 801602e:	4619      	mov	r1, r3
 8016030:	2002      	movs	r0, #2
 8016032:	f002 f80d 	bl	8018050 <LoRaMacCryptoSetKey>
 8016036:	4603      	mov	r3, r0
 8016038:	2b00      	cmp	r3, #0
 801603a:	f000 8288 	beq.w	801654e <LoRaMacMibSetRequestConfirm+0x6da>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801603e:	2311      	movs	r3, #17
 8016040:	e29d      	b.n	801657e <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016042:	2303      	movs	r3, #3
 8016044:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016046:	e282      	b.n	801654e <LoRaMacMibSetRequestConfirm+0x6da>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8016048:	687b      	ldr	r3, [r7, #4]
 801604a:	685b      	ldr	r3, [r3, #4]
 801604c:	2b00      	cmp	r3, #0
 801604e:	d00b      	beq.n	8016068 <LoRaMacMibSetRequestConfirm+0x1f4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8016050:	687b      	ldr	r3, [r7, #4]
 8016052:	685b      	ldr	r3, [r3, #4]
 8016054:	4619      	mov	r1, r3
 8016056:	2003      	movs	r0, #3
 8016058:	f001 fffa 	bl	8018050 <LoRaMacCryptoSetKey>
 801605c:	4603      	mov	r3, r0
 801605e:	2b00      	cmp	r3, #0
 8016060:	f000 8277 	beq.w	8016552 <LoRaMacMibSetRequestConfirm+0x6de>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016064:	2311      	movs	r3, #17
 8016066:	e28a      	b.n	801657e <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016068:	2303      	movs	r3, #3
 801606a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801606c:	e271      	b.n	8016552 <LoRaMacMibSetRequestConfirm+0x6de>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 801606e:	687b      	ldr	r3, [r7, #4]
 8016070:	685b      	ldr	r3, [r3, #4]
 8016072:	2b00      	cmp	r3, #0
 8016074:	d00b      	beq.n	801608e <LoRaMacMibSetRequestConfirm+0x21a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	685b      	ldr	r3, [r3, #4]
 801607a:	4619      	mov	r1, r3
 801607c:	207f      	movs	r0, #127	; 0x7f
 801607e:	f001 ffe7 	bl	8018050 <LoRaMacCryptoSetKey>
 8016082:	4603      	mov	r3, r0
 8016084:	2b00      	cmp	r3, #0
 8016086:	f000 8266 	beq.w	8016556 <LoRaMacMibSetRequestConfirm+0x6e2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801608a:	2311      	movs	r3, #17
 801608c:	e277      	b.n	801657e <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801608e:	2303      	movs	r3, #3
 8016090:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016092:	e260      	b.n	8016556 <LoRaMacMibSetRequestConfirm+0x6e2>
        }
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 8016094:	687b      	ldr	r3, [r7, #4]
 8016096:	685b      	ldr	r3, [r3, #4]
 8016098:	2b00      	cmp	r3, #0
 801609a:	d00b      	beq.n	80160b4 <LoRaMacMibSetRequestConfirm+0x240>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 801609c:	687b      	ldr	r3, [r7, #4]
 801609e:	685b      	ldr	r3, [r3, #4]
 80160a0:	4619      	mov	r1, r3
 80160a2:	2080      	movs	r0, #128	; 0x80
 80160a4:	f001 ffd4 	bl	8018050 <LoRaMacCryptoSetKey>
 80160a8:	4603      	mov	r3, r0
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	f000 8255 	beq.w	801655a <LoRaMacMibSetRequestConfirm+0x6e6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80160b0:	2311      	movs	r3, #17
 80160b2:	e264      	b.n	801657e <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80160b4:	2303      	movs	r3, #3
 80160b6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80160b8:	e24f      	b.n	801655a <LoRaMacMibSetRequestConfirm+0x6e6>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 80160ba:	687b      	ldr	r3, [r7, #4]
 80160bc:	685b      	ldr	r3, [r3, #4]
 80160be:	2b00      	cmp	r3, #0
 80160c0:	d00b      	beq.n	80160da <LoRaMacMibSetRequestConfirm+0x266>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 80160c2:	687b      	ldr	r3, [r7, #4]
 80160c4:	685b      	ldr	r3, [r3, #4]
 80160c6:	4619      	mov	r1, r3
 80160c8:	2081      	movs	r0, #129	; 0x81
 80160ca:	f001 ffc1 	bl	8018050 <LoRaMacCryptoSetKey>
 80160ce:	4603      	mov	r3, r0
 80160d0:	2b00      	cmp	r3, #0
 80160d2:	f000 8244 	beq.w	801655e <LoRaMacMibSetRequestConfirm+0x6ea>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80160d6:	2311      	movs	r3, #17
 80160d8:	e251      	b.n	801657e <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80160da:	2303      	movs	r3, #3
 80160dc:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80160de:	e23e      	b.n	801655e <LoRaMacMibSetRequestConfirm+0x6ea>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 80160e0:	687b      	ldr	r3, [r7, #4]
 80160e2:	685b      	ldr	r3, [r3, #4]
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	d00b      	beq.n	8016100 <LoRaMacMibSetRequestConfirm+0x28c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	685b      	ldr	r3, [r3, #4]
 80160ec:	4619      	mov	r1, r3
 80160ee:	2082      	movs	r0, #130	; 0x82
 80160f0:	f001 ffae 	bl	8018050 <LoRaMacCryptoSetKey>
 80160f4:	4603      	mov	r3, r0
 80160f6:	2b00      	cmp	r3, #0
 80160f8:	f000 8233 	beq.w	8016562 <LoRaMacMibSetRequestConfirm+0x6ee>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80160fc:	2311      	movs	r3, #17
 80160fe:	e23e      	b.n	801657e <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016100:	2303      	movs	r3, #3
 8016102:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016104:	e22d      	b.n	8016562 <LoRaMacMibSetRequestConfirm+0x6ee>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        case MIB_PUBLIC_NETWORK:
        {
            MacCtx.NvmCtx->PublicNetwork = mibSet->Param.EnablePublicNetwork;
 8016106:	4b1c      	ldr	r3, [pc, #112]	; (8016178 <LoRaMacMibSetRequestConfirm+0x304>)
 8016108:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801610c:	687a      	ldr	r2, [r7, #4]
 801610e:	7912      	ldrb	r2, [r2, #4]
 8016110:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
            Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 8016114:	4b19      	ldr	r3, [pc, #100]	; (801617c <LoRaMacMibSetRequestConfirm+0x308>)
 8016116:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016118:	4a17      	ldr	r2, [pc, #92]	; (8016178 <LoRaMacMibSetRequestConfirm+0x304>)
 801611a:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 801611e:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 8016122:	4610      	mov	r0, r2
 8016124:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 8016126:	4b15      	ldr	r3, [pc, #84]	; (801617c <LoRaMacMibSetRequestConfirm+0x308>)
 8016128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801612a:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 801612c:	e222      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_REPEATER_SUPPORT:
        {
            MacCtx.NvmCtx->RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 801612e:	4b12      	ldr	r3, [pc, #72]	; (8016178 <LoRaMacMibSetRequestConfirm+0x304>)
 8016130:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016134:	687a      	ldr	r2, [r7, #4]
 8016136:	7912      	ldrb	r2, [r2, #4]
 8016138:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
            break;
 801613c:	e21a      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 801613e:	687b      	ldr	r3, [r7, #4]
 8016140:	7a1b      	ldrb	r3, [r3, #8]
 8016142:	b25b      	sxtb	r3, r3
 8016144:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8016146:	4b0c      	ldr	r3, [pc, #48]	; (8016178 <LoRaMacMibSetRequestConfirm+0x304>)
 8016148:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801614c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8016150:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) != true )
 8016152:	4b09      	ldr	r3, [pc, #36]	; (8016178 <LoRaMacMibSetRequestConfirm+0x304>)
 8016154:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016158:	781b      	ldrb	r3, [r3, #0]
 801615a:	f107 0108 	add.w	r1, r7, #8
 801615e:	2207      	movs	r2, #7
 8016160:	4618      	mov	r0, r3
 8016162:	f002 fdbc 	bl	8018cde <RegionVerify>
 8016166:	4603      	mov	r3, r0
 8016168:	f083 0301 	eor.w	r3, r3, #1
 801616c:	b2db      	uxtb	r3, r3
 801616e:	2b00      	cmp	r3, #0
 8016170:	d006      	beq.n	8016180 <LoRaMacMibSetRequestConfirm+0x30c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016172:	2303      	movs	r3, #3
 8016174:	75fb      	strb	r3, [r7, #23]
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 8016176:	e1fd      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
 8016178:	200009d4 	.word	0x200009d4
 801617c:	08022b34 	.word	0x08022b34
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 8016180:	687b      	ldr	r3, [r7, #4]
 8016182:	685b      	ldr	r3, [r3, #4]
 8016184:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_FREQUENCY ) != true )
 8016186:	4bc1      	ldr	r3, [pc, #772]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016188:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801618c:	781b      	ldrb	r3, [r3, #0]
 801618e:	f107 0108 	add.w	r1, r7, #8
 8016192:	2200      	movs	r2, #0
 8016194:	4618      	mov	r0, r3
 8016196:	f002 fda2 	bl	8018cde <RegionVerify>
 801619a:	4603      	mov	r3, r0
 801619c:	f083 0301 	eor.w	r3, r3, #1
 80161a0:	b2db      	uxtb	r3, r3
 80161a2:	2b00      	cmp	r3, #0
 80161a4:	d002      	beq.n	80161ac <LoRaMacMibSetRequestConfirm+0x338>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 80161a6:	2303      	movs	r3, #3
 80161a8:	75fb      	strb	r3, [r7, #23]
            break;
 80161aa:	e1e3      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 80161ac:	4bb7      	ldr	r3, [pc, #732]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 80161ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80161b2:	687a      	ldr	r2, [r7, #4]
 80161b4:	33a8      	adds	r3, #168	; 0xa8
 80161b6:	3204      	adds	r2, #4
 80161b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80161bc:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80161c0:	e1d8      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80161c2:	687b      	ldr	r3, [r7, #4]
 80161c4:	7a1b      	ldrb	r3, [r3, #8]
 80161c6:	b25b      	sxtb	r3, r3
 80161c8:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80161ca:	4bb0      	ldr	r3, [pc, #704]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 80161cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80161d0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80161d4:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 80161d6:	4bad      	ldr	r3, [pc, #692]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 80161d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80161dc:	781b      	ldrb	r3, [r3, #0]
 80161de:	f107 0108 	add.w	r1, r7, #8
 80161e2:	2207      	movs	r2, #7
 80161e4:	4618      	mov	r0, r3
 80161e6:	f002 fd7a 	bl	8018cde <RegionVerify>
 80161ea:	4603      	mov	r3, r0
 80161ec:	2b00      	cmp	r3, #0
 80161ee:	d00a      	beq.n	8016206 <LoRaMacMibSetRequestConfirm+0x392>
            {
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 80161f0:	4ba6      	ldr	r3, [pc, #664]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 80161f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80161f6:	687a      	ldr	r2, [r7, #4]
 80161f8:	3328      	adds	r3, #40	; 0x28
 80161fa:	3204      	adds	r2, #4
 80161fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016200:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8016204:	e1b6      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016206:	2303      	movs	r3, #3
 8016208:	75fb      	strb	r3, [r7, #23]
            break;
 801620a:	e1b3      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 801620c:	687b      	ldr	r3, [r7, #4]
 801620e:	7a1b      	ldrb	r3, [r3, #8]
 8016210:	b25b      	sxtb	r3, r3
 8016212:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8016214:	4b9d      	ldr	r3, [pc, #628]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016216:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801621a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801621e:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 8016220:	4b9a      	ldr	r3, [pc, #616]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016222:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016226:	781b      	ldrb	r3, [r3, #0]
 8016228:	f107 0108 	add.w	r1, r7, #8
 801622c:	2207      	movs	r2, #7
 801622e:	4618      	mov	r0, r3
 8016230:	f002 fd55 	bl	8018cde <RegionVerify>
 8016234:	4603      	mov	r3, r0
 8016236:	2b00      	cmp	r3, #0
 8016238:	d01f      	beq.n	801627a <LoRaMacMibSetRequestConfirm+0x406>
            {
                MacCtx.NvmCtx->MacParams.RxCChannel = mibSet->Param.RxCChannel;
 801623a:	4b94      	ldr	r3, [pc, #592]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 801623c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016240:	687a      	ldr	r2, [r7, #4]
 8016242:	33b0      	adds	r3, #176	; 0xb0
 8016244:	3204      	adds	r2, #4
 8016246:	e892 0003 	ldmia.w	r2, {r0, r1}
 801624a:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) && ( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE ) )
 801624e:	4b8f      	ldr	r3, [pc, #572]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016250:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016254:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8016258:	2b02      	cmp	r3, #2
 801625a:	f040 8184 	bne.w	8016566 <LoRaMacMibSetRequestConfirm+0x6f2>
 801625e:	4b8b      	ldr	r3, [pc, #556]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016260:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016264:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8016268:	2b00      	cmp	r3, #0
 801626a:	f000 817c 	beq.w	8016566 <LoRaMacMibSetRequestConfirm+0x6f2>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 801626e:	4b88      	ldr	r3, [pc, #544]	; (8016490 <LoRaMacMibSetRequestConfirm+0x61c>)
 8016270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016272:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 8016274:	f7fe fafe 	bl	8014874 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8016278:	e175      	b.n	8016566 <LoRaMacMibSetRequestConfirm+0x6f2>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801627a:	2303      	movs	r3, #3
 801627c:	75fb      	strb	r3, [r7, #23]
            break;
 801627e:	e172      	b.n	8016566 <LoRaMacMibSetRequestConfirm+0x6f2>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8016280:	687b      	ldr	r3, [r7, #4]
 8016282:	7a1b      	ldrb	r3, [r3, #8]
 8016284:	b25b      	sxtb	r3, r3
 8016286:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8016288:	4b80      	ldr	r3, [pc, #512]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 801628a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801628e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8016292:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 8016294:	4b7d      	ldr	r3, [pc, #500]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016296:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801629a:	781b      	ldrb	r3, [r3, #0]
 801629c:	f107 0108 	add.w	r1, r7, #8
 80162a0:	2207      	movs	r2, #7
 80162a2:	4618      	mov	r0, r3
 80162a4:	f002 fd1b 	bl	8018cde <RegionVerify>
 80162a8:	4603      	mov	r3, r0
 80162aa:	2b00      	cmp	r3, #0
 80162ac:	d00a      	beq.n	80162c4 <LoRaMacMibSetRequestConfirm+0x450>
            {
                MacCtx.NvmCtx->MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 80162ae:	4b77      	ldr	r3, [pc, #476]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 80162b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80162b4:	687a      	ldr	r2, [r7, #4]
 80162b6:	3330      	adds	r3, #48	; 0x30
 80162b8:	3204      	adds	r2, #4
 80162ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80162be:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80162c2:	e157      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80162c4:	2303      	movs	r3, #3
 80162c6:	75fb      	strb	r3, [r7, #23]
            break;
 80162c8:	e154      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 80162ca:	687b      	ldr	r3, [r7, #4]
 80162cc:	685b      	ldr	r3, [r3, #4]
 80162ce:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 80162d0:	2301      	movs	r3, #1
 80162d2:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 80162d4:	4b6d      	ldr	r3, [pc, #436]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 80162d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80162da:	781b      	ldrb	r3, [r3, #0]
 80162dc:	f107 020c 	add.w	r2, r7, #12
 80162e0:	4611      	mov	r1, r2
 80162e2:	4618      	mov	r0, r3
 80162e4:	f002 fd34 	bl	8018d50 <RegionChanMaskSet>
 80162e8:	4603      	mov	r3, r0
 80162ea:	f083 0301 	eor.w	r3, r3, #1
 80162ee:	b2db      	uxtb	r3, r3
 80162f0:	2b00      	cmp	r3, #0
 80162f2:	f000 813a 	beq.w	801656a <LoRaMacMibSetRequestConfirm+0x6f6>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80162f6:	2303      	movs	r3, #3
 80162f8:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80162fa:	e136      	b.n	801656a <LoRaMacMibSetRequestConfirm+0x6f6>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 80162fc:	687b      	ldr	r3, [r7, #4]
 80162fe:	685b      	ldr	r3, [r3, #4]
 8016300:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8016302:	2300      	movs	r3, #0
 8016304:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 8016306:	4b61      	ldr	r3, [pc, #388]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016308:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801630c:	781b      	ldrb	r3, [r3, #0]
 801630e:	f107 020c 	add.w	r2, r7, #12
 8016312:	4611      	mov	r1, r2
 8016314:	4618      	mov	r0, r3
 8016316:	f002 fd1b 	bl	8018d50 <RegionChanMaskSet>
 801631a:	4603      	mov	r3, r0
 801631c:	f083 0301 	eor.w	r3, r3, #1
 8016320:	b2db      	uxtb	r3, r3
 8016322:	2b00      	cmp	r3, #0
 8016324:	f000 8123 	beq.w	801656e <LoRaMacMibSetRequestConfirm+0x6fa>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016328:	2303      	movs	r3, #3
 801632a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801632c:	e11f      	b.n	801656e <LoRaMacMibSetRequestConfirm+0x6fa>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	791b      	ldrb	r3, [r3, #4]
 8016332:	2b00      	cmp	r3, #0
 8016334:	d00b      	beq.n	801634e <LoRaMacMibSetRequestConfirm+0x4da>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 8016336:	687b      	ldr	r3, [r7, #4]
 8016338:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 801633a:	2b0f      	cmp	r3, #15
 801633c:	d807      	bhi.n	801634e <LoRaMacMibSetRequestConfirm+0x4da>
            {
                MacCtx.NvmCtx->MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 801633e:	4b53      	ldr	r3, [pc, #332]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016340:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016344:	687a      	ldr	r2, [r7, #4]
 8016346:	7912      	ldrb	r2, [r2, #4]
 8016348:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801634c:	e112      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801634e:	2303      	movs	r3, #3
 8016350:	75fb      	strb	r3, [r7, #23]
            break;
 8016352:	e10f      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            MacCtx.NvmCtx->MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 8016354:	4b4d      	ldr	r3, [pc, #308]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016356:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801635a:	687a      	ldr	r2, [r7, #4]
 801635c:	6852      	ldr	r2, [r2, #4]
 801635e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
            break;
 8016362:	e107      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 8016364:	4b49      	ldr	r3, [pc, #292]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016366:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801636a:	687a      	ldr	r2, [r7, #4]
 801636c:	6852      	ldr	r2, [r2, #4]
 801636e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
            break;
 8016372:	e0ff      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 8016374:	4b45      	ldr	r3, [pc, #276]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016376:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801637a:	687a      	ldr	r2, [r7, #4]
 801637c:	6852      	ldr	r2, [r2, #4]
 801637e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            break;
 8016382:	e0f7      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 8016384:	4b41      	ldr	r3, [pc, #260]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016386:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801638a:	687a      	ldr	r2, [r7, #4]
 801638c:	6852      	ldr	r2, [r2, #4]
 801638e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
            break;
 8016392:	e0ef      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 8016394:	4b3d      	ldr	r3, [pc, #244]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016396:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801639a:	687a      	ldr	r2, [r7, #4]
 801639c:	6852      	ldr	r2, [r2, #4]
 801639e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
            break;
 80163a2:	e0e7      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 80163a4:	687b      	ldr	r3, [r7, #4]
 80163a6:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80163aa:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_DR ) == true )
 80163ac:	4b37      	ldr	r3, [pc, #220]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 80163ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80163b2:	781b      	ldrb	r3, [r3, #0]
 80163b4:	f107 0108 	add.w	r1, r7, #8
 80163b8:	2206      	movs	r2, #6
 80163ba:	4618      	mov	r0, r3
 80163bc:	f002 fc8f 	bl	8018cde <RegionVerify>
 80163c0:	4603      	mov	r3, r0
 80163c2:	2b00      	cmp	r3, #0
 80163c4:	d006      	beq.n	80163d4 <LoRaMacMibSetRequestConfirm+0x560>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = verify.DatarateParams.Datarate;
 80163c6:	4b31      	ldr	r3, [pc, #196]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 80163c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80163cc:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80163d0:	715a      	strb	r2, [r3, #5]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80163d2:	e0cf      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80163d4:	2303      	movs	r3, #3
 80163d6:	75fb      	strb	r3, [r7, #23]
            break;
 80163d8:	e0cc      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 80163da:	687b      	ldr	r3, [r7, #4]
 80163dc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80163e0:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80163e2:	4b2a      	ldr	r3, [pc, #168]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 80163e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80163e8:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80163ec:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 80163ee:	4b27      	ldr	r3, [pc, #156]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 80163f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80163f4:	781b      	ldrb	r3, [r3, #0]
 80163f6:	f107 0108 	add.w	r1, r7, #8
 80163fa:	2205      	movs	r2, #5
 80163fc:	4618      	mov	r0, r3
 80163fe:	f002 fc6e 	bl	8018cde <RegionVerify>
 8016402:	4603      	mov	r3, r0
 8016404:	2b00      	cmp	r3, #0
 8016406:	d007      	beq.n	8016418 <LoRaMacMibSetRequestConfirm+0x5a4>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 8016408:	4b20      	ldr	r3, [pc, #128]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 801640a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801640e:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8016412:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8016416:	e0ad      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016418:	2303      	movs	r3, #3
 801641a:	75fb      	strb	r3, [r7, #23]
            break;
 801641c:	e0aa      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 801641e:	687b      	ldr	r3, [r7, #4]
 8016420:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8016424:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_POWER ) == true )
 8016426:	4b19      	ldr	r3, [pc, #100]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016428:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801642c:	781b      	ldrb	r3, [r3, #0]
 801642e:	f107 0108 	add.w	r1, r7, #8
 8016432:	220a      	movs	r2, #10
 8016434:	4618      	mov	r0, r3
 8016436:	f002 fc52 	bl	8018cde <RegionVerify>
 801643a:	4603      	mov	r3, r0
 801643c:	2b00      	cmp	r3, #0
 801643e:	d006      	beq.n	801644e <LoRaMacMibSetRequestConfirm+0x5da>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = verify.TxPower;
 8016440:	4b12      	ldr	r3, [pc, #72]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016442:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016446:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801644a:	711a      	strb	r2, [r3, #4]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801644c:	e092      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801644e:	2303      	movs	r3, #3
 8016450:	75fb      	strb	r3, [r7, #23]
            break;
 8016452:	e08f      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 8016454:	687b      	ldr	r3, [r7, #4]
 8016456:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801645a:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 801645c:	4b0b      	ldr	r3, [pc, #44]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 801645e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016462:	781b      	ldrb	r3, [r3, #0]
 8016464:	f107 0108 	add.w	r1, r7, #8
 8016468:	2209      	movs	r2, #9
 801646a:	4618      	mov	r0, r3
 801646c:	f002 fc37 	bl	8018cde <RegionVerify>
 8016470:	4603      	mov	r3, r0
 8016472:	2b00      	cmp	r3, #0
 8016474:	d007      	beq.n	8016486 <LoRaMacMibSetRequestConfirm+0x612>
            {
                MacCtx.NvmCtx->MacParams.ChannelsTxPower = verify.TxPower;
 8016476:	4b05      	ldr	r3, [pc, #20]	; (801648c <LoRaMacMibSetRequestConfirm+0x618>)
 8016478:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801647c:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8016480:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8016484:	e076      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016486:	2303      	movs	r3, #3
 8016488:	75fb      	strb	r3, [r7, #23]
            break;
 801648a:	e073      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
 801648c:	200009d4 	.word	0x200009d4
 8016490:	08022b34 	.word	0x08022b34
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8016494:	4b3c      	ldr	r3, [pc, #240]	; (8016588 <LoRaMacMibSetRequestConfirm+0x714>)
 8016496:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801649a:	687a      	ldr	r2, [r7, #4]
 801649c:	6852      	ldr	r2, [r2, #4]
 801649e:	609a      	str	r2, [r3, #8]
 80164a0:	4a39      	ldr	r2, [pc, #228]	; (8016588 <LoRaMacMibSetRequestConfirm+0x714>)
 80164a2:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 80164a6:	689b      	ldr	r3, [r3, #8]
 80164a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
            break;
 80164ac:	e062      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 80164ae:	4b36      	ldr	r3, [pc, #216]	; (8016588 <LoRaMacMibSetRequestConfirm+0x714>)
 80164b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80164b4:	687a      	ldr	r2, [r7, #4]
 80164b6:	7912      	ldrb	r2, [r2, #4]
 80164b8:	731a      	strb	r2, [r3, #12]
 80164ba:	4a33      	ldr	r2, [pc, #204]	; (8016588 <LoRaMacMibSetRequestConfirm+0x714>)
 80164bc:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 80164c0:	7b1b      	ldrb	r3, [r3, #12]
 80164c2:	f882 308c 	strb.w	r3, [r2, #140]	; 0x8c
            break;
 80164c6:	e055      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParams.AntennaGain = mibSet->Param.AntennaGain;
 80164c8:	4b2f      	ldr	r3, [pc, #188]	; (8016588 <LoRaMacMibSetRequestConfirm+0x714>)
 80164ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80164ce:	687a      	ldr	r2, [r7, #4]
 80164d0:	6852      	ldr	r2, [r2, #4]
 80164d2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
            break;
 80164d6:	e04d      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 80164d8:	4b2b      	ldr	r3, [pc, #172]	; (8016588 <LoRaMacMibSetRequestConfirm+0x714>)
 80164da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80164de:	687a      	ldr	r2, [r7, #4]
 80164e0:	6852      	ldr	r2, [r2, #4]
 80164e2:	641a      	str	r2, [r3, #64]	; 0x40
            break;
 80164e4:	e046      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 80164e6:	687b      	ldr	r3, [r7, #4]
 80164e8:	685b      	ldr	r3, [r3, #4]
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	d007      	beq.n	80164fe <LoRaMacMibSetRequestConfirm+0x68a>
            {
                status = RestoreCtxs( mibSet->Param.Contexts );
 80164ee:	687b      	ldr	r3, [r7, #4]
 80164f0:	685b      	ldr	r3, [r3, #4]
 80164f2:	4618      	mov	r0, r3
 80164f4:	f7fe fc8a 	bl	8014e0c <RestoreCtxs>
 80164f8:	4603      	mov	r3, r0
 80164fa:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80164fc:	e03a      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80164fe:	2303      	movs	r3, #3
 8016500:	75fb      	strb	r3, [r7, #23]
            break;
 8016502:	e037      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8016504:	687b      	ldr	r3, [r7, #4]
 8016506:	799b      	ldrb	r3, [r3, #6]
 8016508:	2b01      	cmp	r3, #1
 801650a:	d80f      	bhi.n	801652c <LoRaMacMibSetRequestConfirm+0x6b8>
            {
                MacCtx.NvmCtx->Version = mibSet->Param.AbpLrWanVersion;
 801650c:	4b1e      	ldr	r3, [pc, #120]	; (8016588 <LoRaMacMibSetRequestConfirm+0x714>)
 801650e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016512:	687a      	ldr	r2, [r7, #4]
 8016514:	6852      	ldr	r2, [r2, #4]
 8016516:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 801651a:	687b      	ldr	r3, [r7, #4]
 801651c:	6858      	ldr	r0, [r3, #4]
 801651e:	f001 fcc7 	bl	8017eb0 <LoRaMacCryptoSetLrWanVersion>
 8016522:	4603      	mov	r3, r0
 8016524:	2b00      	cmp	r3, #0
 8016526:	d024      	beq.n	8016572 <LoRaMacMibSetRequestConfirm+0x6fe>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016528:	2311      	movs	r3, #17
 801652a:	e028      	b.n	801657e <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801652c:	2303      	movs	r3, #3
 801652e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016530:	e01f      	b.n	8016572 <LoRaMacMibSetRequestConfirm+0x6fe>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 8016532:	6878      	ldr	r0, [r7, #4]
 8016534:	f000 fc07 	bl	8016d46 <LoRaMacMibClassBSetRequestConfirm>
 8016538:	4603      	mov	r3, r0
 801653a:	75fb      	strb	r3, [r7, #23]
            break;
 801653c:	e01a      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801653e:	bf00      	nop
 8016540:	e018      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8016542:	bf00      	nop
 8016544:	e016      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8016546:	bf00      	nop
 8016548:	e014      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801654a:	bf00      	nop
 801654c:	e012      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801654e:	bf00      	nop
 8016550:	e010      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8016552:	bf00      	nop
 8016554:	e00e      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8016556:	bf00      	nop
 8016558:	e00c      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801655a:	bf00      	nop
 801655c:	e00a      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801655e:	bf00      	nop
 8016560:	e008      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8016562:	bf00      	nop
 8016564:	e006      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8016566:	bf00      	nop
 8016568:	e004      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801656a:	bf00      	nop
 801656c:	e002      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801656e:	bf00      	nop
 8016570:	e000      	b.n	8016574 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8016572:	bf00      	nop
        }
    }
    EventRegionNvmCtxChanged( );
 8016574:	f7fe fe51 	bl	801521a <EventRegionNvmCtxChanged>
    EventMacNvmCtxChanged( );
 8016578:	f7fe fe48 	bl	801520c <EventMacNvmCtxChanged>
    return status;
 801657c:	7dfb      	ldrb	r3, [r7, #23]
}
 801657e:	4618      	mov	r0, r3
 8016580:	3718      	adds	r7, #24
 8016582:	46bd      	mov	sp, r7
 8016584:	bd80      	pop	{r7, pc}
 8016586:	bf00      	nop
 8016588:	200009d4 	.word	0x200009d4

0801658c <LoRaMacMlmeRequest>:
    EventRegionNvmCtxChanged( );
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 801658c:	b590      	push	{r4, r7, lr}
 801658e:	b087      	sub	sp, #28
 8016590:	af00      	add	r7, sp, #0
 8016592:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8016594:	2302      	movs	r3, #2
 8016596:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8016598:	2300      	movs	r3, #0
 801659a:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	2b00      	cmp	r3, #0
 80165a0:	d101      	bne.n	80165a6 <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80165a2:	2303      	movs	r3, #3
 80165a4:	e12d      	b.n	8016802 <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacIsBusy( ) == true )
 80165a6:	f7fe fe7f 	bl	80152a8 <LoRaMacIsBusy>
 80165aa:	4603      	mov	r3, r0
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	d001      	beq.n	80165b4 <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 80165b0:	2301      	movs	r3, #1
 80165b2:	e126      	b.n	8016802 <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 80165b4:	f001 f93c 	bl	8017830 <LoRaMacConfirmQueueIsFull>
 80165b8:	4603      	mov	r3, r0
 80165ba:	2b00      	cmp	r3, #0
 80165bc:	d001      	beq.n	80165c2 <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 80165be:	2301      	movs	r3, #1
 80165c0:	e11f      	b.n	8016802 <LoRaMacMlmeRequest+0x276>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 80165c2:	f001 f929 	bl	8017818 <LoRaMacConfirmQueueGetCnt>
 80165c6:	4603      	mov	r3, r0
 80165c8:	2b00      	cmp	r3, #0
 80165ca:	d104      	bne.n	80165d6 <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 80165cc:	2214      	movs	r2, #20
 80165ce:	2100      	movs	r1, #0
 80165d0:	488e      	ldr	r0, [pc, #568]	; (801680c <LoRaMacMlmeRequest+0x280>)
 80165d2:	f006 f889 	bl	801c6e8 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80165d6:	4b8e      	ldr	r3, [pc, #568]	; (8016810 <LoRaMacMlmeRequest+0x284>)
 80165d8:	2201      	movs	r2, #1
 80165da:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 80165de:	4a8c      	ldr	r2, [pc, #560]	; (8016810 <LoRaMacMlmeRequest+0x284>)
 80165e0:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80165e4:	f043 0304 	orr.w	r3, r3, #4
 80165e8:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 80165ec:	687b      	ldr	r3, [r7, #4]
 80165ee:	781b      	ldrb	r3, [r3, #0]
 80165f0:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80165f2:	2301      	movs	r3, #1
 80165f4:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 80165f6:	2300      	movs	r3, #0
 80165f8:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 80165fa:	687b      	ldr	r3, [r7, #4]
 80165fc:	781b      	ldrb	r3, [r3, #0]
 80165fe:	3b01      	subs	r3, #1
 8016600:	2b0d      	cmp	r3, #13
 8016602:	f200 80d2 	bhi.w	80167aa <LoRaMacMlmeRequest+0x21e>
 8016606:	a201      	add	r2, pc, #4	; (adr r2, 801660c <LoRaMacMlmeRequest+0x80>)
 8016608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801660c:	08016645 	.word	0x08016645
 8016610:	080167ab 	.word	0x080167ab
 8016614:	080167ab 	.word	0x080167ab
 8016618:	080166b7 	.word	0x080166b7
 801661c:	080166d5 	.word	0x080166d5
 8016620:	080166e5 	.word	0x080166e5
 8016624:	080167ab 	.word	0x080167ab
 8016628:	080167ab 	.word	0x080167ab
 801662c:	080167ab 	.word	0x080167ab
 8016630:	080166fd 	.word	0x080166fd
 8016634:	080167ab 	.word	0x080167ab
 8016638:	0801677f 	.word	0x0801677f
 801663c:	0801671b 	.word	0x0801671b
 8016640:	08016761 	.word	0x08016761
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8016644:	4b72      	ldr	r3, [pc, #456]	; (8016810 <LoRaMacMlmeRequest+0x284>)
 8016646:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801664a:	f003 0320 	and.w	r3, r3, #32
 801664e:	2b00      	cmp	r3, #0
 8016650:	d001      	beq.n	8016656 <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 8016652:	2301      	movs	r3, #1
 8016654:	e0d5      	b.n	8016802 <LoRaMacMlmeRequest+0x276>
            }

            ResetMacParameters( );
 8016656:	f7fd fffd 	bl	8014654 <ResetMacParameters>

            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 801665a:	4b6d      	ldr	r3, [pc, #436]	; (8016810 <LoRaMacMlmeRequest+0x284>)
 801665c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016660:	7818      	ldrb	r0, [r3, #0]
 8016662:	687b      	ldr	r3, [r7, #4]
 8016664:	791b      	ldrb	r3, [r3, #4]
 8016666:	b25b      	sxtb	r3, r3
 8016668:	4a69      	ldr	r2, [pc, #420]	; (8016810 <LoRaMacMlmeRequest+0x284>)
 801666a:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 801666e:	2200      	movs	r2, #0
 8016670:	4619      	mov	r1, r3
 8016672:	f002 fc7e 	bl	8018f72 <RegionAlternateDr>
 8016676:	4603      	mov	r3, r0
 8016678:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 801667c:	2307      	movs	r3, #7
 801667e:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 8016680:	20ff      	movs	r0, #255	; 0xff
 8016682:	f7fd fd23 	bl	80140cc <SendReJoinReq>
 8016686:	4603      	mov	r3, r0
 8016688:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 801668a:	7dfb      	ldrb	r3, [r7, #23]
 801668c:	2b00      	cmp	r3, #0
 801668e:	f000 808e 	beq.w	80167ae <LoRaMacMlmeRequest+0x222>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 8016692:	4b5f      	ldr	r3, [pc, #380]	; (8016810 <LoRaMacMlmeRequest+0x284>)
 8016694:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016698:	7818      	ldrb	r0, [r3, #0]
 801669a:	687b      	ldr	r3, [r7, #4]
 801669c:	791b      	ldrb	r3, [r3, #4]
 801669e:	b25b      	sxtb	r3, r3
 80166a0:	4a5b      	ldr	r2, [pc, #364]	; (8016810 <LoRaMacMlmeRequest+0x284>)
 80166a2:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 80166a6:	2201      	movs	r2, #1
 80166a8:	4619      	mov	r1, r3
 80166aa:	f002 fc62 	bl	8018f72 <RegionAlternateDr>
 80166ae:	4603      	mov	r3, r0
 80166b0:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85
            }
            break;
 80166b4:	e07b      	b.n	80167ae <LoRaMacMlmeRequest+0x222>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80166b6:	2300      	movs	r3, #0
 80166b8:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80166ba:	f107 030c 	add.w	r3, r7, #12
 80166be:	2200      	movs	r2, #0
 80166c0:	4619      	mov	r1, r3
 80166c2:	2002      	movs	r0, #2
 80166c4:	f000 fce0 	bl	8017088 <LoRaMacCommandsAddCmd>
 80166c8:	4603      	mov	r3, r0
 80166ca:	2b00      	cmp	r3, #0
 80166cc:	d071      	beq.n	80167b2 <LoRaMacMlmeRequest+0x226>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80166ce:	2313      	movs	r3, #19
 80166d0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80166d2:	e06e      	b.n	80167b2 <LoRaMacMlmeRequest+0x226>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 80166d4:	687b      	ldr	r3, [r7, #4]
 80166d6:	889b      	ldrh	r3, [r3, #4]
 80166d8:	4618      	mov	r0, r3
 80166da:	f7fe faed 	bl	8014cb8 <SetTxContinuousWave>
 80166de:	4603      	mov	r3, r0
 80166e0:	75fb      	strb	r3, [r7, #23]
            break;
 80166e2:	e06d      	b.n	80167c0 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	8898      	ldrh	r0, [r3, #4]
 80166e8:	687b      	ldr	r3, [r7, #4]
 80166ea:	6899      	ldr	r1, [r3, #8]
 80166ec:	687b      	ldr	r3, [r7, #4]
 80166ee:	7b1b      	ldrb	r3, [r3, #12]
 80166f0:	461a      	mov	r2, r3
 80166f2:	f7fe fb1d 	bl	8014d30 <SetTxContinuousWave1>
 80166f6:	4603      	mov	r3, r0
 80166f8:	75fb      	strb	r3, [r7, #23]
            break;
 80166fa:	e061      	b.n	80167c0 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80166fc:	2300      	movs	r3, #0
 80166fe:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8016700:	f107 030c 	add.w	r3, r7, #12
 8016704:	2200      	movs	r2, #0
 8016706:	4619      	mov	r1, r3
 8016708:	200d      	movs	r0, #13
 801670a:	f000 fcbd 	bl	8017088 <LoRaMacCommandsAddCmd>
 801670e:	4603      	mov	r3, r0
 8016710:	2b00      	cmp	r3, #0
 8016712:	d050      	beq.n	80167b6 <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8016714:	2313      	movs	r3, #19
 8016716:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016718:	e04d      	b.n	80167b6 <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 801671a:	4b3d      	ldr	r3, [pc, #244]	; (8016810 <LoRaMacMlmeRequest+0x284>)
 801671c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016720:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8016724:	2b00      	cmp	r3, #0
 8016726:	d148      	bne.n	80167ba <LoRaMacMlmeRequest+0x22e>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8016728:	687b      	ldr	r3, [r7, #4]
 801672a:	791b      	ldrb	r3, [r3, #4]
 801672c:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 801672e:	687b      	ldr	r3, [r7, #4]
 8016730:	791b      	ldrb	r3, [r3, #4]
 8016732:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8016736:	b2db      	uxtb	r3, r3
 8016738:	4618      	mov	r0, r3
 801673a:	f000 fad9 	bl	8016cf0 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 801673e:	7dbb      	ldrb	r3, [r7, #22]
 8016740:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 8016742:	2300      	movs	r3, #0
 8016744:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 8016746:	f107 030c 	add.w	r3, r7, #12
 801674a:	2201      	movs	r2, #1
 801674c:	4619      	mov	r1, r3
 801674e:	2010      	movs	r0, #16
 8016750:	f000 fc9a 	bl	8017088 <LoRaMacCommandsAddCmd>
 8016754:	4603      	mov	r3, r0
 8016756:	2b00      	cmp	r3, #0
 8016758:	d02f      	beq.n	80167ba <LoRaMacMlmeRequest+0x22e>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801675a:	2313      	movs	r3, #19
 801675c:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 801675e:	e02c      	b.n	80167ba <LoRaMacMlmeRequest+0x22e>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8016760:	2300      	movs	r3, #0
 8016762:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8016764:	f107 030c 	add.w	r3, r7, #12
 8016768:	2200      	movs	r2, #0
 801676a:	4619      	mov	r1, r3
 801676c:	2012      	movs	r0, #18
 801676e:	f000 fc8b 	bl	8017088 <LoRaMacCommandsAddCmd>
 8016772:	4603      	mov	r3, r0
 8016774:	2b00      	cmp	r3, #0
 8016776:	d022      	beq.n	80167be <LoRaMacMlmeRequest+0x232>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8016778:	2313      	movs	r3, #19
 801677a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801677c:	e01f      	b.n	80167be <LoRaMacMlmeRequest+0x232>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 801677e:	2301      	movs	r3, #1
 8016780:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8016782:	f000 fa6b 	bl	8016c5c <LoRaMacClassBIsAcquisitionInProgress>
 8016786:	4603      	mov	r3, r0
 8016788:	f083 0301 	eor.w	r3, r3, #1
 801678c:	b2db      	uxtb	r3, r3
 801678e:	2b00      	cmp	r3, #0
 8016790:	d008      	beq.n	80167a4 <LoRaMacMlmeRequest+0x218>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8016792:	2000      	movs	r0, #0
 8016794:	f000 fa44 	bl	8016c20 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8016798:	2000      	movs	r0, #0
 801679a:	f000 fa66 	bl	8016c6a <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 801679e:	2300      	movs	r3, #0
 80167a0:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 80167a2:	e00d      	b.n	80167c0 <LoRaMacMlmeRequest+0x234>
                status = LORAMAC_STATUS_BUSY;
 80167a4:	2301      	movs	r3, #1
 80167a6:	75fb      	strb	r3, [r7, #23]
            break;
 80167a8:	e00a      	b.n	80167c0 <LoRaMacMlmeRequest+0x234>
        }
        default:
            break;
 80167aa:	bf00      	nop
 80167ac:	e008      	b.n	80167c0 <LoRaMacMlmeRequest+0x234>
            break;
 80167ae:	bf00      	nop
 80167b0:	e006      	b.n	80167c0 <LoRaMacMlmeRequest+0x234>
            break;
 80167b2:	bf00      	nop
 80167b4:	e004      	b.n	80167c0 <LoRaMacMlmeRequest+0x234>
            break;
 80167b6:	bf00      	nop
 80167b8:	e002      	b.n	80167c0 <LoRaMacMlmeRequest+0x234>
            break;
 80167ba:	bf00      	nop
 80167bc:	e000      	b.n	80167c0 <LoRaMacMlmeRequest+0x234>
            break;
 80167be:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 80167c0:	4b13      	ldr	r3, [pc, #76]	; (8016810 <LoRaMacMlmeRequest+0x284>)
 80167c2:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 80167c6:	687b      	ldr	r3, [r7, #4]
 80167c8:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 80167ca:	7dfb      	ldrb	r3, [r7, #23]
 80167cc:	2b00      	cmp	r3, #0
 80167ce:	d010      	beq.n	80167f2 <LoRaMacMlmeRequest+0x266>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 80167d0:	f001 f822 	bl	8017818 <LoRaMacConfirmQueueGetCnt>
 80167d4:	4603      	mov	r3, r0
 80167d6:	2b00      	cmp	r3, #0
 80167d8:	d112      	bne.n	8016800 <LoRaMacMlmeRequest+0x274>
        {
            MacCtx.NodeAckRequested = false;
 80167da:	4b0d      	ldr	r3, [pc, #52]	; (8016810 <LoRaMacMlmeRequest+0x284>)
 80167dc:	2200      	movs	r2, #0
 80167de:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 80167e2:	4a0b      	ldr	r2, [pc, #44]	; (8016810 <LoRaMacMlmeRequest+0x284>)
 80167e4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80167e8:	f36f 0382 	bfc	r3, #2, #1
 80167ec:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 80167f0:	e006      	b.n	8016800 <LoRaMacMlmeRequest+0x274>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 80167f2:	f107 0310 	add.w	r3, r7, #16
 80167f6:	4618      	mov	r0, r3
 80167f8:	f000 fec4 	bl	8017584 <LoRaMacConfirmQueueAdd>
        EventMacNvmCtxChanged( );
 80167fc:	f7fe fd06 	bl	801520c <EventMacNvmCtxChanged>
    }
    return status;
 8016800:	7dfb      	ldrb	r3, [r7, #23]
}
 8016802:	4618      	mov	r0, r3
 8016804:	371c      	adds	r7, #28
 8016806:	46bd      	mov	sp, r7
 8016808:	bd90      	pop	{r4, r7, pc}
 801680a:	bf00      	nop
 801680c:	20000e24 	.word	0x20000e24
 8016810:	200009d4 	.word	0x200009d4

08016814 <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8016814:	b580      	push	{r7, lr}
 8016816:	b08c      	sub	sp, #48	; 0x30
 8016818:	af02      	add	r7, sp, #8
 801681a:	6078      	str	r0, [r7, #4]
 801681c:	460b      	mov	r3, r1
 801681e:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8016820:	2302      	movs	r3, #2
 8016822:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 8016826:	2300      	movs	r3, #0
 8016828:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    void* fBuffer;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 801682c:	2300      	movs	r3, #0
 801682e:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 8016830:	2300      	movs	r3, #0
 8016832:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 8016834:	687b      	ldr	r3, [r7, #4]
 8016836:	2b00      	cmp	r3, #0
 8016838:	d101      	bne.n	801683e <LoRaMacMcpsRequest+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801683a:	2303      	movs	r3, #3
 801683c:	e0e0      	b.n	8016a00 <LoRaMacMcpsRequest+0x1ec>
    }
    if( LoRaMacIsBusy( ) == true )
 801683e:	f7fe fd33 	bl	80152a8 <LoRaMacIsBusy>
 8016842:	4603      	mov	r3, r0
 8016844:	2b00      	cmp	r3, #0
 8016846:	d001      	beq.n	801684c <LoRaMacMcpsRequest+0x38>
    {
        return LORAMAC_STATUS_BUSY;
 8016848:	2301      	movs	r3, #1
 801684a:	e0d9      	b.n	8016a00 <LoRaMacMcpsRequest+0x1ec>
    }

    macHdr.Value = 0;
 801684c:	2300      	movs	r3, #0
 801684e:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8016850:	2214      	movs	r2, #20
 8016852:	2100      	movs	r1, #0
 8016854:	486c      	ldr	r0, [pc, #432]	; (8016a08 <LoRaMacMcpsRequest+0x1f4>)
 8016856:	f005 ff47 	bl	801c6e8 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801685a:	4b6c      	ldr	r3, [pc, #432]	; (8016a0c <LoRaMacMcpsRequest+0x1f8>)
 801685c:	2201      	movs	r2, #1
 801685e:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 8016862:	4b6a      	ldr	r3, [pc, #424]	; (8016a0c <LoRaMacMcpsRequest+0x1f8>)
 8016864:	2201      	movs	r2, #1
 8016866:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412

    switch( mcpsRequest->Type )
 801686a:	687b      	ldr	r3, [r7, #4]
 801686c:	781b      	ldrb	r3, [r3, #0]
 801686e:	2b03      	cmp	r3, #3
 8016870:	d03d      	beq.n	80168ee <LoRaMacMcpsRequest+0xda>
 8016872:	2b03      	cmp	r3, #3
 8016874:	dc4f      	bgt.n	8016916 <LoRaMacMcpsRequest+0x102>
 8016876:	2b00      	cmp	r3, #0
 8016878:	d002      	beq.n	8016880 <LoRaMacMcpsRequest+0x6c>
 801687a:	2b01      	cmp	r3, #1
 801687c:	d019      	beq.n	80168b2 <LoRaMacMcpsRequest+0x9e>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 801687e:	e04a      	b.n	8016916 <LoRaMacMcpsRequest+0x102>
            readyToSend = true;
 8016880:	2301      	movs	r3, #1
 8016882:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8016884:	4b61      	ldr	r3, [pc, #388]	; (8016a0c <LoRaMacMcpsRequest+0x1f8>)
 8016886:	2201      	movs	r2, #1
 8016888:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 801688c:	7b3b      	ldrb	r3, [r7, #12]
 801688e:	2202      	movs	r2, #2
 8016890:	f362 1347 	bfi	r3, r2, #5, #3
 8016894:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 8016896:	687b      	ldr	r3, [r7, #4]
 8016898:	791b      	ldrb	r3, [r3, #4]
 801689a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 801689e:	687b      	ldr	r3, [r7, #4]
 80168a0:	689b      	ldr	r3, [r3, #8]
 80168a2:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 80168a4:	687b      	ldr	r3, [r7, #4]
 80168a6:	899b      	ldrh	r3, [r3, #12]
 80168a8:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 80168aa:	687b      	ldr	r3, [r7, #4]
 80168ac:	7b9b      	ldrb	r3, [r3, #14]
 80168ae:	777b      	strb	r3, [r7, #29]
            break;
 80168b0:	e032      	b.n	8016918 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 80168b2:	2301      	movs	r3, #1
 80168b4:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 80168b6:	687b      	ldr	r3, [r7, #4]
 80168b8:	7bdb      	ldrb	r3, [r3, #15]
 80168ba:	2b08      	cmp	r3, #8
 80168bc:	bf28      	it	cs
 80168be:	2308      	movcs	r3, #8
 80168c0:	b2da      	uxtb	r2, r3
 80168c2:	4b52      	ldr	r3, [pc, #328]	; (8016a0c <LoRaMacMcpsRequest+0x1f8>)
 80168c4:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 80168c8:	7b3b      	ldrb	r3, [r7, #12]
 80168ca:	2204      	movs	r2, #4
 80168cc:	f362 1347 	bfi	r3, r2, #5, #3
 80168d0:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 80168d2:	687b      	ldr	r3, [r7, #4]
 80168d4:	791b      	ldrb	r3, [r3, #4]
 80168d6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 80168da:	687b      	ldr	r3, [r7, #4]
 80168dc:	689b      	ldr	r3, [r3, #8]
 80168de:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 80168e0:	687b      	ldr	r3, [r7, #4]
 80168e2:	899b      	ldrh	r3, [r3, #12]
 80168e4:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 80168e6:	687b      	ldr	r3, [r7, #4]
 80168e8:	7b9b      	ldrb	r3, [r3, #14]
 80168ea:	777b      	strb	r3, [r7, #29]
            break;
 80168ec:	e014      	b.n	8016918 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 80168ee:	2301      	movs	r3, #1
 80168f0:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 80168f2:	4b46      	ldr	r3, [pc, #280]	; (8016a0c <LoRaMacMcpsRequest+0x1f8>)
 80168f4:	2201      	movs	r2, #1
 80168f6:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 80168fa:	7b3b      	ldrb	r3, [r7, #12]
 80168fc:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8016900:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 8016902:	687b      	ldr	r3, [r7, #4]
 8016904:	685b      	ldr	r3, [r3, #4]
 8016906:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 8016908:	687b      	ldr	r3, [r7, #4]
 801690a:	891b      	ldrh	r3, [r3, #8]
 801690c:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 801690e:	687b      	ldr	r3, [r7, #4]
 8016910:	7a9b      	ldrb	r3, [r3, #10]
 8016912:	777b      	strb	r3, [r7, #29]
            break;
 8016914:	e000      	b.n	8016918 <LoRaMacMcpsRequest+0x104>
            break;
 8016916:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8016918:	2302      	movs	r3, #2
 801691a:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801691c:	4b3b      	ldr	r3, [pc, #236]	; (8016a0c <LoRaMacMcpsRequest+0x1f8>)
 801691e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016922:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8016926:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016928:	4b38      	ldr	r3, [pc, #224]	; (8016a0c <LoRaMacMcpsRequest+0x1f8>)
 801692a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801692e:	781b      	ldrb	r3, [r3, #0]
 8016930:	f107 0214 	add.w	r2, r7, #20
 8016934:	4611      	mov	r1, r2
 8016936:	4618      	mov	r0, r3
 8016938:	f002 f965 	bl	8018c06 <RegionGetPhyParam>
 801693c:	4603      	mov	r3, r0
 801693e:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 8016940:	693b      	ldr	r3, [r7, #16]
 8016942:	b25b      	sxtb	r3, r3
 8016944:	f997 201d 	ldrsb.w	r2, [r7, #29]
 8016948:	4293      	cmp	r3, r2
 801694a:	bfb8      	it	lt
 801694c:	4613      	movlt	r3, r2
 801694e:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 8016950:	7f3b      	ldrb	r3, [r7, #28]
 8016952:	2b00      	cmp	r3, #0
 8016954:	d04d      	beq.n	80169f2 <LoRaMacMcpsRequest+0x1de>
    {
        if( MacCtx.NvmCtx->AdrCtrlOn == false )
 8016956:	4b2d      	ldr	r3, [pc, #180]	; (8016a0c <LoRaMacMcpsRequest+0x1f8>)
 8016958:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801695c:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8016960:	f083 0301 	eor.w	r3, r3, #1
 8016964:	b2db      	uxtb	r3, r3
 8016966:	2b00      	cmp	r3, #0
 8016968:	d01e      	beq.n	80169a8 <LoRaMacMcpsRequest+0x194>
        {
            verify.DatarateParams.Datarate = datarate;
 801696a:	7f7b      	ldrb	r3, [r7, #29]
 801696c:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801696e:	4b27      	ldr	r3, [pc, #156]	; (8016a0c <LoRaMacMcpsRequest+0x1f8>)
 8016970:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016974:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8016978:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 801697a:	4b24      	ldr	r3, [pc, #144]	; (8016a0c <LoRaMacMcpsRequest+0x1f8>)
 801697c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016980:	781b      	ldrb	r3, [r3, #0]
 8016982:	f107 0108 	add.w	r1, r7, #8
 8016986:	2205      	movs	r2, #5
 8016988:	4618      	mov	r0, r3
 801698a:	f002 f9a8 	bl	8018cde <RegionVerify>
 801698e:	4603      	mov	r3, r0
 8016990:	2b00      	cmp	r3, #0
 8016992:	d007      	beq.n	80169a4 <LoRaMacMcpsRequest+0x190>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 8016994:	4b1d      	ldr	r3, [pc, #116]	; (8016a0c <LoRaMacMcpsRequest+0x1f8>)
 8016996:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801699a:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801699e:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 80169a2:	e001      	b.n	80169a8 <LoRaMacMcpsRequest+0x194>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 80169a4:	2303      	movs	r3, #3
 80169a6:	e02b      	b.n	8016a00 <LoRaMacMcpsRequest+0x1ec>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 80169a8:	8bfa      	ldrh	r2, [r7, #30]
 80169aa:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80169ae:	f107 000c 	add.w	r0, r7, #12
 80169b2:	78fb      	ldrb	r3, [r7, #3]
 80169b4:	9300      	str	r3, [sp, #0]
 80169b6:	4613      	mov	r3, r2
 80169b8:	6a3a      	ldr	r2, [r7, #32]
 80169ba:	f7fd fa7d 	bl	8013eb8 <Send>
 80169be:	4603      	mov	r3, r0
 80169c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if( status == LORAMAC_STATUS_OK )
 80169c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80169c8:	2b00      	cmp	r3, #0
 80169ca:	d10e      	bne.n	80169ea <LoRaMacMcpsRequest+0x1d6>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 80169cc:	687b      	ldr	r3, [r7, #4]
 80169ce:	781a      	ldrb	r2, [r3, #0]
 80169d0:	4b0e      	ldr	r3, [pc, #56]	; (8016a0c <LoRaMacMcpsRequest+0x1f8>)
 80169d2:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
            MacCtx.MacFlags.Bits.McpsReq = 1;
 80169d6:	4a0d      	ldr	r2, [pc, #52]	; (8016a0c <LoRaMacMcpsRequest+0x1f8>)
 80169d8:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80169dc:	f043 0301 	orr.w	r3, r3, #1
 80169e0:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            EventMacNvmCtxChanged( );
 80169e4:	f7fe fc12 	bl	801520c <EventMacNvmCtxChanged>
 80169e8:	e003      	b.n	80169f2 <LoRaMacMcpsRequest+0x1de>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 80169ea:	4b08      	ldr	r3, [pc, #32]	; (8016a0c <LoRaMacMcpsRequest+0x1f8>)
 80169ec:	2200      	movs	r2, #0
 80169ee:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 80169f2:	4b06      	ldr	r3, [pc, #24]	; (8016a0c <LoRaMacMcpsRequest+0x1f8>)
 80169f4:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 80169f8:	687b      	ldr	r3, [r7, #4]
 80169fa:	611a      	str	r2, [r3, #16]

    return status;
 80169fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8016a00:	4618      	mov	r0, r3
 8016a02:	3728      	adds	r7, #40	; 0x28
 8016a04:	46bd      	mov	sp, r7
 8016a06:	bd80      	pop	{r7, pc}
 8016a08:	20000e10 	.word	0x20000e10
 8016a0c:	200009d4 	.word	0x200009d4

08016a10 <LoRaMacTestSetDutyCycleOn>:

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8016a10:	b580      	push	{r7, lr}
 8016a12:	b084      	sub	sp, #16
 8016a14:	af00      	add	r7, sp, #0
 8016a16:	4603      	mov	r3, r0
 8016a18:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8016a1a:	79fb      	ldrb	r3, [r7, #7]
 8016a1c:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DUTY_CYCLE ) == true )
 8016a1e:	4b0b      	ldr	r3, [pc, #44]	; (8016a4c <LoRaMacTestSetDutyCycleOn+0x3c>)
 8016a20:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016a24:	781b      	ldrb	r3, [r3, #0]
 8016a26:	f107 010c 	add.w	r1, r7, #12
 8016a2a:	220f      	movs	r2, #15
 8016a2c:	4618      	mov	r0, r3
 8016a2e:	f002 f956 	bl	8018cde <RegionVerify>
 8016a32:	4603      	mov	r3, r0
 8016a34:	2b00      	cmp	r3, #0
 8016a36:	d005      	beq.n	8016a44 <LoRaMacTestSetDutyCycleOn+0x34>
    {
        MacCtx.NvmCtx->DutyCycleOn = enable;
 8016a38:	4b04      	ldr	r3, [pc, #16]	; (8016a4c <LoRaMacTestSetDutyCycleOn+0x3c>)
 8016a3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016a3e:	79fa      	ldrb	r2, [r7, #7]
 8016a40:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
    }
}
 8016a44:	bf00      	nop
 8016a46:	3710      	adds	r7, #16
 8016a48:	46bd      	mov	sp, r7
 8016a4a:	bd80      	pop	{r7, pc}
 8016a4c:	200009d4 	.word	0x200009d4

08016a50 <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8016a50:	b580      	push	{r7, lr}
 8016a52:	b08a      	sub	sp, #40	; 0x28
 8016a54:	af00      	add	r7, sp, #0
 8016a56:	60f8      	str	r0, [r7, #12]
 8016a58:	60b9      	str	r1, [r7, #8]
 8016a5a:	607a      	str	r2, [r7, #4]
 8016a5c:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 8016a5e:	2300      	movs	r3, #0
 8016a60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int8_t datarate = adrNext->Datarate;
 8016a64:	68fb      	ldr	r3, [r7, #12]
 8016a66:	7c1b      	ldrb	r3, [r3, #16]
 8016a68:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int8_t txPower = adrNext->TxPower;
 8016a6c:	68fb      	ldr	r3, [r7, #12]
 8016a6e:	7c5b      	ldrb	r3, [r3, #17]
 8016a70:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8016a74:	68fb      	ldr	r3, [r7, #12]
 8016a76:	689a      	ldr	r2, [r3, #8]
 8016a78:	683b      	ldr	r3, [r7, #0]
 8016a7a:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 8016a7c:	68fb      	ldr	r3, [r7, #12]
 8016a7e:	795b      	ldrb	r3, [r3, #5]
 8016a80:	2b00      	cmp	r3, #0
 8016a82:	f000 8085 	beq.w	8016b90 <CalcNextV10X+0x140>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8016a86:	2302      	movs	r3, #2
 8016a88:	773b      	strb	r3, [r7, #28]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8016a8a:	68fb      	ldr	r3, [r7, #12]
 8016a8c:	7c9b      	ldrb	r3, [r3, #18]
 8016a8e:	77bb      	strb	r3, [r7, #30]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8016a90:	68fb      	ldr	r3, [r7, #12]
 8016a92:	7cdb      	ldrb	r3, [r3, #19]
 8016a94:	f107 021c 	add.w	r2, r7, #28
 8016a98:	4611      	mov	r1, r2
 8016a9a:	4618      	mov	r0, r3
 8016a9c:	f002 f8b3 	bl	8018c06 <RegionGetPhyParam>
 8016aa0:	4603      	mov	r3, r0
 8016aa2:	61bb      	str	r3, [r7, #24]
        minTxDatarate = phyParam.Value;
 8016aa4:	69bb      	ldr	r3, [r7, #24]
 8016aa6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        datarate = MAX( datarate, minTxDatarate );
 8016aaa:	f997 2024 	ldrsb.w	r2, [r7, #36]	; 0x24
 8016aae:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8016ab2:	4293      	cmp	r3, r2
 8016ab4:	bfb8      	it	lt
 8016ab6:	4613      	movlt	r3, r2
 8016ab8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

        if( datarate == minTxDatarate )
 8016abc:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8016ac0:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8016ac4:	429a      	cmp	r2, r3
 8016ac6:	d106      	bne.n	8016ad6 <CalcNextV10X+0x86>
        {
            *adrAckCounter = 0;
 8016ac8:	683b      	ldr	r3, [r7, #0]
 8016aca:	2200      	movs	r2, #0
 8016acc:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 8016ace:	2300      	movs	r3, #0
 8016ad0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016ad4:	e05c      	b.n	8016b90 <CalcNextV10X+0x140>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 8016ad6:	68fb      	ldr	r3, [r7, #12]
 8016ad8:	689b      	ldr	r3, [r3, #8]
 8016ada:	68fa      	ldr	r2, [r7, #12]
 8016adc:	8992      	ldrh	r2, [r2, #12]
 8016ade:	4293      	cmp	r3, r2
 8016ae0:	d303      	bcc.n	8016aea <CalcNextV10X+0x9a>
            {
                adrAckReq = true;
 8016ae2:	2301      	movs	r3, #1
 8016ae4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016ae8:	e002      	b.n	8016af0 <CalcNextV10X+0xa0>
            }
            else
            {
                adrAckReq = false;
 8016aea:	2300      	movs	r3, #0
 8016aec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8016af0:	68fb      	ldr	r3, [r7, #12]
 8016af2:	689b      	ldr	r3, [r3, #8]
 8016af4:	68fa      	ldr	r2, [r7, #12]
 8016af6:	8992      	ldrh	r2, [r2, #12]
 8016af8:	4611      	mov	r1, r2
 8016afa:	68fa      	ldr	r2, [r7, #12]
 8016afc:	89d2      	ldrh	r2, [r2, #14]
 8016afe:	440a      	add	r2, r1
 8016b00:	4293      	cmp	r3, r2
 8016b02:	d345      	bcc.n	8016b90 <CalcNextV10X+0x140>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 8016b04:	2308      	movs	r3, #8
 8016b06:	773b      	strb	r3, [r7, #28]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8016b08:	68fb      	ldr	r3, [r7, #12]
 8016b0a:	7cdb      	ldrb	r3, [r3, #19]
 8016b0c:	f107 021c 	add.w	r2, r7, #28
 8016b10:	4611      	mov	r1, r2
 8016b12:	4618      	mov	r0, r3
 8016b14:	f002 f877 	bl	8018c06 <RegionGetPhyParam>
 8016b18:	4603      	mov	r3, r0
 8016b1a:	61bb      	str	r3, [r7, #24]
                txPower = phyParam.Value;
 8016b1c:	69bb      	ldr	r3, [r7, #24]
 8016b1e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 8016b22:	68fb      	ldr	r3, [r7, #12]
 8016b24:	689b      	ldr	r3, [r3, #8]
 8016b26:	68fa      	ldr	r2, [r7, #12]
 8016b28:	89d2      	ldrh	r2, [r2, #14]
 8016b2a:	fbb3 f1f2 	udiv	r1, r3, r2
 8016b2e:	fb02 f201 	mul.w	r2, r2, r1
 8016b32:	1a9b      	subs	r3, r3, r2
 8016b34:	2b01      	cmp	r3, #1
 8016b36:	d12b      	bne.n	8016b90 <CalcNextV10X+0x140>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8016b38:	2322      	movs	r3, #34	; 0x22
 8016b3a:	773b      	strb	r3, [r7, #28]
                    getPhy.Datarate = datarate;
 8016b3c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016b40:	777b      	strb	r3, [r7, #29]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8016b42:	68fb      	ldr	r3, [r7, #12]
 8016b44:	7c9b      	ldrb	r3, [r3, #18]
 8016b46:	77bb      	strb	r3, [r7, #30]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8016b48:	68fb      	ldr	r3, [r7, #12]
 8016b4a:	7cdb      	ldrb	r3, [r3, #19]
 8016b4c:	f107 021c 	add.w	r2, r7, #28
 8016b50:	4611      	mov	r1, r2
 8016b52:	4618      	mov	r0, r3
 8016b54:	f002 f857 	bl	8018c06 <RegionGetPhyParam>
 8016b58:	4603      	mov	r3, r0
 8016b5a:	61bb      	str	r3, [r7, #24]
                    datarate = phyParam.Value;
 8016b5c:	69bb      	ldr	r3, [r7, #24]
 8016b5e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

                    if( datarate == minTxDatarate )
 8016b62:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8016b66:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8016b6a:	429a      	cmp	r2, r3
 8016b6c:	d110      	bne.n	8016b90 <CalcNextV10X+0x140>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 8016b6e:	2300      	movs	r3, #0
 8016b70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                        if( adrNext->UpdateChanMask == true )
 8016b74:	68fb      	ldr	r3, [r7, #12]
 8016b76:	791b      	ldrb	r3, [r3, #4]
 8016b78:	2b00      	cmp	r3, #0
 8016b7a:	d009      	beq.n	8016b90 <CalcNextV10X+0x140>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8016b7c:	2302      	movs	r3, #2
 8016b7e:	753b      	strb	r3, [r7, #20]
                            RegionInitDefaults( adrNext->Region, &params );
 8016b80:	68fb      	ldr	r3, [r7, #12]
 8016b82:	7cdb      	ldrb	r3, [r3, #19]
 8016b84:	f107 0210 	add.w	r2, r7, #16
 8016b88:	4611      	mov	r1, r2
 8016b8a:	4618      	mov	r0, r3
 8016b8c:	f002 f874 	bl	8018c78 <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 8016b90:	68bb      	ldr	r3, [r7, #8]
 8016b92:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8016b96:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8016b98:	687b      	ldr	r3, [r7, #4]
 8016b9a:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8016b9e:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8016ba0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8016ba4:	4618      	mov	r0, r3
 8016ba6:	3728      	adds	r7, #40	; 0x28
 8016ba8:	46bd      	mov	sp, r7
 8016baa:	bd80      	pop	{r7, pc}

08016bac <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8016bac:	b580      	push	{r7, lr}
 8016bae:	b084      	sub	sp, #16
 8016bb0:	af00      	add	r7, sp, #0
 8016bb2:	60f8      	str	r0, [r7, #12]
 8016bb4:	60b9      	str	r1, [r7, #8]
 8016bb6:	607a      	str	r2, [r7, #4]
 8016bb8:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 8016bba:	68fb      	ldr	r3, [r7, #12]
 8016bbc:	789b      	ldrb	r3, [r3, #2]
 8016bbe:	2b00      	cmp	r3, #0
 8016bc0:	d107      	bne.n	8016bd2 <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 8016bc2:	683b      	ldr	r3, [r7, #0]
 8016bc4:	687a      	ldr	r2, [r7, #4]
 8016bc6:	68b9      	ldr	r1, [r7, #8]
 8016bc8:	68f8      	ldr	r0, [r7, #12]
 8016bca:	f7ff ff41 	bl	8016a50 <CalcNextV10X>
 8016bce:	4603      	mov	r3, r0
 8016bd0:	e000      	b.n	8016bd4 <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 8016bd2:	2300      	movs	r3, #0
}
 8016bd4:	4618      	mov	r0, r3
 8016bd6:	3710      	adds	r7, #16
 8016bd8:	46bd      	mov	sp, r7
 8016bda:	bd80      	pop	{r7, pc}

08016bdc <LoRaMacClassBInit>:
}

#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmEvent classBNvmCtxChanged )
{
 8016bdc:	b480      	push	{r7}
 8016bde:	b085      	sub	sp, #20
 8016be0:	af00      	add	r7, sp, #0
 8016be2:	60f8      	str	r0, [r7, #12]
 8016be4:	60b9      	str	r1, [r7, #8]
 8016be6:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8016be8:	bf00      	nop
 8016bea:	3714      	adds	r7, #20
 8016bec:	46bd      	mov	sp, r7
 8016bee:	bc80      	pop	{r7}
 8016bf0:	4770      	bx	lr

08016bf2 <LoRaMacClassBRestoreNvmCtx>:

bool LoRaMacClassBRestoreNvmCtx( void* classBNvmCtx )
{
 8016bf2:	b480      	push	{r7}
 8016bf4:	b083      	sub	sp, #12
 8016bf6:	af00      	add	r7, sp, #0
 8016bf8:	6078      	str	r0, [r7, #4]
    else
    {
        return false;
    }
#else
    return true;
 8016bfa:	2301      	movs	r3, #1
#endif // LORAMAC_CLASSB_ENABLED
}
 8016bfc:	4618      	mov	r0, r3
 8016bfe:	370c      	adds	r7, #12
 8016c00:	46bd      	mov	sp, r7
 8016c02:	bc80      	pop	{r7}
 8016c04:	4770      	bx	lr

08016c06 <LoRaMacClassBGetNvmCtx>:

void* LoRaMacClassBGetNvmCtx( size_t* classBNvmCtxSize )
{
 8016c06:	b480      	push	{r7}
 8016c08:	b083      	sub	sp, #12
 8016c0a:	af00      	add	r7, sp, #0
 8016c0c:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    *classBNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
#else
    *classBNvmCtxSize = 0;
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	2200      	movs	r2, #0
 8016c12:	601a      	str	r2, [r3, #0]
    return NULL;
 8016c14:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c16:	4618      	mov	r0, r3
 8016c18:	370c      	adds	r7, #12
 8016c1a:	46bd      	mov	sp, r7
 8016c1c:	bc80      	pop	{r7}
 8016c1e:	4770      	bx	lr

08016c20 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8016c20:	b480      	push	{r7}
 8016c22:	b083      	sub	sp, #12
 8016c24:	af00      	add	r7, sp, #0
 8016c26:	4603      	mov	r3, r0
 8016c28:	71fb      	strb	r3, [r7, #7]
            Ctx.BeaconState = beaconState;
        }
    }
    Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c2a:	bf00      	nop
 8016c2c:	370c      	adds	r7, #12
 8016c2e:	46bd      	mov	sp, r7
 8016c30:	bc80      	pop	{r7}
 8016c32:	4770      	bx	lr

08016c34 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8016c34:	b480      	push	{r7}
 8016c36:	b083      	sub	sp, #12
 8016c38:	af00      	add	r7, sp, #0
 8016c3a:	4603      	mov	r3, r0
 8016c3c:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c3e:	bf00      	nop
 8016c40:	370c      	adds	r7, #12
 8016c42:	46bd      	mov	sp, r7
 8016c44:	bc80      	pop	{r7}
 8016c46:	4770      	bx	lr

08016c48 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8016c48:	b480      	push	{r7}
 8016c4a:	b083      	sub	sp, #12
 8016c4c:	af00      	add	r7, sp, #0
 8016c4e:	4603      	mov	r3, r0
 8016c50:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c52:	bf00      	nop
 8016c54:	370c      	adds	r7, #12
 8016c56:	46bd      	mov	sp, r7
 8016c58:	bc80      	pop	{r7}
 8016c5a:	4770      	bx	lr

08016c5c <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8016c5c:	b480      	push	{r7}
 8016c5e:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8016c60:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c62:	4618      	mov	r0, r3
 8016c64:	46bd      	mov	sp, r7
 8016c66:	bc80      	pop	{r7}
 8016c68:	4770      	bx	lr

08016c6a <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8016c6a:	b480      	push	{r7}
 8016c6c:	b083      	sub	sp, #12
 8016c6e:	af00      	add	r7, sp, #0
 8016c70:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c72:	bf00      	nop
 8016c74:	370c      	adds	r7, #12
 8016c76:	46bd      	mov	sp, r7
 8016c78:	bc80      	pop	{r7}
 8016c7a:	4770      	bx	lr

08016c7c <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8016c7c:	b480      	push	{r7}
 8016c7e:	b083      	sub	sp, #12
 8016c80:	af00      	add	r7, sp, #0
 8016c82:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c84:	bf00      	nop
 8016c86:	370c      	adds	r7, #12
 8016c88:	46bd      	mov	sp, r7
 8016c8a:	bc80      	pop	{r7}
 8016c8c:	4770      	bx	lr

08016c8e <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8016c8e:	b480      	push	{r7}
 8016c90:	b083      	sub	sp, #12
 8016c92:	af00      	add	r7, sp, #0
 8016c94:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016c96:	bf00      	nop
 8016c98:	370c      	adds	r7, #12
 8016c9a:	46bd      	mov	sp, r7
 8016c9c:	bc80      	pop	{r7}
 8016c9e:	4770      	bx	lr

08016ca0 <LoRaMacClassBRxBeacon>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8016ca0:	b480      	push	{r7}
 8016ca2:	b083      	sub	sp, #12
 8016ca4:	af00      	add	r7, sp, #0
 8016ca6:	6078      	str	r0, [r7, #4]
 8016ca8:	460b      	mov	r3, r1
 8016caa:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8016cac:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016cae:	4618      	mov	r0, r3
 8016cb0:	370c      	adds	r7, #12
 8016cb2:	46bd      	mov	sp, r7
 8016cb4:	bc80      	pop	{r7}
 8016cb6:	4770      	bx	lr

08016cb8 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8016cb8:	b480      	push	{r7}
 8016cba:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8016cbc:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016cbe:	4618      	mov	r0, r3
 8016cc0:	46bd      	mov	sp, r7
 8016cc2:	bc80      	pop	{r7}
 8016cc4:	4770      	bx	lr

08016cc6 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8016cc6:	b480      	push	{r7}
 8016cc8:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8016cca:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016ccc:	4618      	mov	r0, r3
 8016cce:	46bd      	mov	sp, r7
 8016cd0:	bc80      	pop	{r7}
 8016cd2:	4770      	bx	lr

08016cd4 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8016cd4:	b480      	push	{r7}
 8016cd6:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8016cd8:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016cda:	4618      	mov	r0, r3
 8016cdc:	46bd      	mov	sp, r7
 8016cde:	bc80      	pop	{r7}
 8016ce0:	4770      	bx	lr

08016ce2 <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8016ce2:	b480      	push	{r7}
 8016ce4:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8016ce6:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016ce8:	4618      	mov	r0, r3
 8016cea:	46bd      	mov	sp, r7
 8016cec:	bc80      	pop	{r7}
 8016cee:	4770      	bx	lr

08016cf0 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8016cf0:	b480      	push	{r7}
 8016cf2:	b083      	sub	sp, #12
 8016cf4:	af00      	add	r7, sp, #0
 8016cf6:	4603      	mov	r3, r0
 8016cf8:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.NvmCtx->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    Ctx.NvmCtx->PingSlotCtx.PingPeriod = CalcPingPeriod( Ctx.NvmCtx->PingSlotCtx.PingNb );
    NvmContextChange( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8016cfa:	bf00      	nop
 8016cfc:	370c      	adds	r7, #12
 8016cfe:	46bd      	mov	sp, r7
 8016d00:	bc80      	pop	{r7}
 8016d02:	4770      	bx	lr

08016d04 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8016d04:	b480      	push	{r7}
 8016d06:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016d08:	bf00      	nop
 8016d0a:	46bd      	mov	sp, r7
 8016d0c:	bc80      	pop	{r7}
 8016d0e:	4770      	bx	lr

08016d10 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8016d10:	b480      	push	{r7}
 8016d12:	af00      	add	r7, sp, #0

        Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016d14:	bf00      	nop
 8016d16:	46bd      	mov	sp, r7
 8016d18:	bc80      	pop	{r7}
 8016d1a:	4770      	bx	lr

08016d1c <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8016d1c:	b480      	push	{r7}
 8016d1e:	b083      	sub	sp, #12
 8016d20:	af00      	add	r7, sp, #0
 8016d22:	4603      	mov	r3, r0
 8016d24:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8016d26:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8016d28:	4618      	mov	r0, r3
 8016d2a:	370c      	adds	r7, #12
 8016d2c:	46bd      	mov	sp, r7
 8016d2e:	bc80      	pop	{r7}
 8016d30:	4770      	bx	lr

08016d32 <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8016d32:	b480      	push	{r7}
 8016d34:	b083      	sub	sp, #12
 8016d36:	af00      	add	r7, sp, #0
 8016d38:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8016d3a:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8016d3c:	4618      	mov	r0, r3
 8016d3e:	370c      	adds	r7, #12
 8016d40:	46bd      	mov	sp, r7
 8016d42:	bc80      	pop	{r7}
 8016d44:	4770      	bx	lr

08016d46 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8016d46:	b480      	push	{r7}
 8016d48:	b083      	sub	sp, #12
 8016d4a:	af00      	add	r7, sp, #0
 8016d4c:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8016d4e:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8016d50:	4618      	mov	r0, r3
 8016d52:	370c      	adds	r7, #12
 8016d54:	46bd      	mov	sp, r7
 8016d56:	bc80      	pop	{r7}
 8016d58:	4770      	bx	lr

08016d5a <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 8016d5a:	b480      	push	{r7}
 8016d5c:	af00      	add	r7, sp, #0
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        Ctx.NvmCtx->PingSlotCtx.Ctrl.Assigned = 1;
        NvmContextChange( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016d5e:	bf00      	nop
 8016d60:	46bd      	mov	sp, r7
 8016d62:	bc80      	pop	{r7}
 8016d64:	4770      	bx	lr

08016d66 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8016d66:	b480      	push	{r7}
 8016d68:	b083      	sub	sp, #12
 8016d6a:	af00      	add	r7, sp, #0
 8016d6c:	4603      	mov	r3, r0
 8016d6e:	6039      	str	r1, [r7, #0]
 8016d70:	71fb      	strb	r3, [r7, #7]
        NvmContextChange( );
    }

    return status;
#else
    return 0;
 8016d72:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016d74:	4618      	mov	r0, r3
 8016d76:	370c      	adds	r7, #12
 8016d78:	46bd      	mov	sp, r7
 8016d7a:	bc80      	pop	{r7}
 8016d7c:	4770      	bx	lr

08016d7e <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 8016d7e:	b480      	push	{r7}
 8016d80:	b083      	sub	sp, #12
 8016d82:	af00      	add	r7, sp, #0
 8016d84:	4603      	mov	r3, r0
 8016d86:	603a      	str	r2, [r7, #0]
 8016d88:	80fb      	strh	r3, [r7, #6]
 8016d8a:	460b      	mov	r3, r1
 8016d8c:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016d8e:	bf00      	nop
 8016d90:	370c      	adds	r7, #12
 8016d92:	46bd      	mov	sp, r7
 8016d94:	bc80      	pop	{r7}
 8016d96:	4770      	bx	lr

08016d98 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8016d98:	b480      	push	{r7}
 8016d9a:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016d9c:	bf00      	nop
 8016d9e:	46bd      	mov	sp, r7
 8016da0:	bc80      	pop	{r7}
 8016da2:	4770      	bx	lr

08016da4 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8016da4:	b480      	push	{r7}
 8016da6:	b083      	sub	sp, #12
 8016da8:	af00      	add	r7, sp, #0
 8016daa:	6078      	str	r0, [r7, #4]
        NvmContextChange( );
        return true;
    }
    return false;
#else
    return false;
 8016dac:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016dae:	4618      	mov	r0, r3
 8016db0:	370c      	adds	r7, #12
 8016db2:	46bd      	mov	sp, r7
 8016db4:	bc80      	pop	{r7}
 8016db6:	4770      	bx	lr

08016db8 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8016db8:	b480      	push	{r7}
 8016dba:	b083      	sub	sp, #12
 8016dbc:	af00      	add	r7, sp, #0
 8016dbe:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8016dc0:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8016dc2:	4618      	mov	r0, r3
 8016dc4:	370c      	adds	r7, #12
 8016dc6:	46bd      	mov	sp, r7
 8016dc8:	bc80      	pop	{r7}
 8016dca:	4770      	bx	lr

08016dcc <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8016dcc:	b480      	push	{r7}
 8016dce:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8016dd0:	bf00      	nop
 8016dd2:	46bd      	mov	sp, r7
 8016dd4:	bc80      	pop	{r7}
 8016dd6:	4770      	bx	lr

08016dd8 <LoRaMacClassBProcess>:
    }
#endif // LORAMAC_CLASSB_ENABLED
}

void LoRaMacClassBProcess( void )
{
 8016dd8:	b480      	push	{r7}
 8016dda:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8016ddc:	bf00      	nop
 8016dde:	46bd      	mov	sp, r7
 8016de0:	bc80      	pop	{r7}
 8016de2:	4770      	bx	lr

08016de4 <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8016de4:	b480      	push	{r7}
 8016de6:	b085      	sub	sp, #20
 8016de8:	af00      	add	r7, sp, #0
 8016dea:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8016dec:	687b      	ldr	r3, [r7, #4]
 8016dee:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8016df0:	2300      	movs	r3, #0
 8016df2:	81fb      	strh	r3, [r7, #14]
 8016df4:	e00a      	b.n	8016e0c <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8016df6:	89fb      	ldrh	r3, [r7, #14]
 8016df8:	68ba      	ldr	r2, [r7, #8]
 8016dfa:	4413      	add	r3, r2
 8016dfc:	781b      	ldrb	r3, [r3, #0]
 8016dfe:	2b00      	cmp	r3, #0
 8016e00:	d001      	beq.n	8016e06 <IsSlotFree+0x22>
        {
            return false;
 8016e02:	2300      	movs	r3, #0
 8016e04:	e006      	b.n	8016e14 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8016e06:	89fb      	ldrh	r3, [r7, #14]
 8016e08:	3301      	adds	r3, #1
 8016e0a:	81fb      	strh	r3, [r7, #14]
 8016e0c:	89fb      	ldrh	r3, [r7, #14]
 8016e0e:	2b0f      	cmp	r3, #15
 8016e10:	d9f1      	bls.n	8016df6 <IsSlotFree+0x12>
        }
    }
    return true;
 8016e12:	2301      	movs	r3, #1
}
 8016e14:	4618      	mov	r0, r3
 8016e16:	3714      	adds	r7, #20
 8016e18:	46bd      	mov	sp, r7
 8016e1a:	bc80      	pop	{r7}
 8016e1c:	4770      	bx	lr
	...

08016e20 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8016e20:	b580      	push	{r7, lr}
 8016e22:	b082      	sub	sp, #8
 8016e24:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8016e26:	2300      	movs	r3, #0
 8016e28:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8016e2a:	e007      	b.n	8016e3c <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8016e2c:	79fb      	ldrb	r3, [r7, #7]
 8016e2e:	3301      	adds	r3, #1
 8016e30:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8016e32:	79fb      	ldrb	r3, [r7, #7]
 8016e34:	2b0f      	cmp	r3, #15
 8016e36:	d101      	bne.n	8016e3c <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8016e38:	2300      	movs	r3, #0
 8016e3a:	e012      	b.n	8016e62 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8016e3c:	79fb      	ldrb	r3, [r7, #7]
 8016e3e:	011b      	lsls	r3, r3, #4
 8016e40:	3308      	adds	r3, #8
 8016e42:	4a0a      	ldr	r2, [pc, #40]	; (8016e6c <MallocNewMacCommandSlot+0x4c>)
 8016e44:	4413      	add	r3, r2
 8016e46:	4618      	mov	r0, r3
 8016e48:	f7ff ffcc 	bl	8016de4 <IsSlotFree>
 8016e4c:	4603      	mov	r3, r0
 8016e4e:	f083 0301 	eor.w	r3, r3, #1
 8016e52:	b2db      	uxtb	r3, r3
 8016e54:	2b00      	cmp	r3, #0
 8016e56:	d1e9      	bne.n	8016e2c <MallocNewMacCommandSlot+0xc>
        }
    }

    return &NvmCtx.MacCommandSlots[itr];
 8016e58:	79fb      	ldrb	r3, [r7, #7]
 8016e5a:	011b      	lsls	r3, r3, #4
 8016e5c:	3308      	adds	r3, #8
 8016e5e:	4a03      	ldr	r2, [pc, #12]	; (8016e6c <MallocNewMacCommandSlot+0x4c>)
 8016e60:	4413      	add	r3, r2
}
 8016e62:	4618      	mov	r0, r3
 8016e64:	3708      	adds	r7, #8
 8016e66:	46bd      	mov	sp, r7
 8016e68:	bd80      	pop	{r7, pc}
 8016e6a:	bf00      	nop
 8016e6c:	2000100c 	.word	0x2000100c

08016e70 <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8016e70:	b580      	push	{r7, lr}
 8016e72:	b082      	sub	sp, #8
 8016e74:	af00      	add	r7, sp, #0
 8016e76:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8016e78:	687b      	ldr	r3, [r7, #4]
 8016e7a:	2b00      	cmp	r3, #0
 8016e7c:	d101      	bne.n	8016e82 <FreeMacCommandSlot+0x12>
    {
        return false;
 8016e7e:	2300      	movs	r3, #0
 8016e80:	e005      	b.n	8016e8e <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8016e82:	2210      	movs	r2, #16
 8016e84:	2100      	movs	r1, #0
 8016e86:	6878      	ldr	r0, [r7, #4]
 8016e88:	f005 fc2e 	bl	801c6e8 <memset1>

    return true;
 8016e8c:	2301      	movs	r3, #1
}
 8016e8e:	4618      	mov	r0, r3
 8016e90:	3708      	adds	r7, #8
 8016e92:	46bd      	mov	sp, r7
 8016e94:	bd80      	pop	{r7, pc}

08016e96 <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8016e96:	b480      	push	{r7}
 8016e98:	b083      	sub	sp, #12
 8016e9a:	af00      	add	r7, sp, #0
 8016e9c:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8016e9e:	687b      	ldr	r3, [r7, #4]
 8016ea0:	2b00      	cmp	r3, #0
 8016ea2:	d101      	bne.n	8016ea8 <LinkedListInit+0x12>
    {
        return false;
 8016ea4:	2300      	movs	r3, #0
 8016ea6:	e006      	b.n	8016eb6 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8016ea8:	687b      	ldr	r3, [r7, #4]
 8016eaa:	2200      	movs	r2, #0
 8016eac:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8016eae:	687b      	ldr	r3, [r7, #4]
 8016eb0:	2200      	movs	r2, #0
 8016eb2:	605a      	str	r2, [r3, #4]

    return true;
 8016eb4:	2301      	movs	r3, #1
}
 8016eb6:	4618      	mov	r0, r3
 8016eb8:	370c      	adds	r7, #12
 8016eba:	46bd      	mov	sp, r7
 8016ebc:	bc80      	pop	{r7}
 8016ebe:	4770      	bx	lr

08016ec0 <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8016ec0:	b480      	push	{r7}
 8016ec2:	b083      	sub	sp, #12
 8016ec4:	af00      	add	r7, sp, #0
 8016ec6:	6078      	str	r0, [r7, #4]
 8016ec8:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8016eca:	687b      	ldr	r3, [r7, #4]
 8016ecc:	2b00      	cmp	r3, #0
 8016ece:	d002      	beq.n	8016ed6 <LinkedListAdd+0x16>
 8016ed0:	683b      	ldr	r3, [r7, #0]
 8016ed2:	2b00      	cmp	r3, #0
 8016ed4:	d101      	bne.n	8016eda <LinkedListAdd+0x1a>
    {
        return false;
 8016ed6:	2300      	movs	r3, #0
 8016ed8:	e015      	b.n	8016f06 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8016eda:	687b      	ldr	r3, [r7, #4]
 8016edc:	681b      	ldr	r3, [r3, #0]
 8016ede:	2b00      	cmp	r3, #0
 8016ee0:	d102      	bne.n	8016ee8 <LinkedListAdd+0x28>
    {
        list->First = element;
 8016ee2:	687b      	ldr	r3, [r7, #4]
 8016ee4:	683a      	ldr	r2, [r7, #0]
 8016ee6:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8016ee8:	687b      	ldr	r3, [r7, #4]
 8016eea:	685b      	ldr	r3, [r3, #4]
 8016eec:	2b00      	cmp	r3, #0
 8016eee:	d003      	beq.n	8016ef8 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8016ef0:	687b      	ldr	r3, [r7, #4]
 8016ef2:	685b      	ldr	r3, [r3, #4]
 8016ef4:	683a      	ldr	r2, [r7, #0]
 8016ef6:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8016ef8:	683b      	ldr	r3, [r7, #0]
 8016efa:	2200      	movs	r2, #0
 8016efc:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8016efe:	687b      	ldr	r3, [r7, #4]
 8016f00:	683a      	ldr	r2, [r7, #0]
 8016f02:	605a      	str	r2, [r3, #4]

    return true;
 8016f04:	2301      	movs	r3, #1
}
 8016f06:	4618      	mov	r0, r3
 8016f08:	370c      	adds	r7, #12
 8016f0a:	46bd      	mov	sp, r7
 8016f0c:	bc80      	pop	{r7}
 8016f0e:	4770      	bx	lr

08016f10 <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8016f10:	b480      	push	{r7}
 8016f12:	b085      	sub	sp, #20
 8016f14:	af00      	add	r7, sp, #0
 8016f16:	6078      	str	r0, [r7, #4]
 8016f18:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8016f1a:	687b      	ldr	r3, [r7, #4]
 8016f1c:	2b00      	cmp	r3, #0
 8016f1e:	d002      	beq.n	8016f26 <LinkedListGetPrevious+0x16>
 8016f20:	683b      	ldr	r3, [r7, #0]
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	d101      	bne.n	8016f2a <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8016f26:	2300      	movs	r3, #0
 8016f28:	e016      	b.n	8016f58 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8016f2a:	687b      	ldr	r3, [r7, #4]
 8016f2c:	681b      	ldr	r3, [r3, #0]
 8016f2e:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8016f30:	683a      	ldr	r2, [r7, #0]
 8016f32:	68fb      	ldr	r3, [r7, #12]
 8016f34:	429a      	cmp	r2, r3
 8016f36:	d00c      	beq.n	8016f52 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8016f38:	e002      	b.n	8016f40 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8016f3a:	68fb      	ldr	r3, [r7, #12]
 8016f3c:	681b      	ldr	r3, [r3, #0]
 8016f3e:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8016f40:	68fb      	ldr	r3, [r7, #12]
 8016f42:	2b00      	cmp	r3, #0
 8016f44:	d007      	beq.n	8016f56 <LinkedListGetPrevious+0x46>
 8016f46:	68fb      	ldr	r3, [r7, #12]
 8016f48:	681b      	ldr	r3, [r3, #0]
 8016f4a:	683a      	ldr	r2, [r7, #0]
 8016f4c:	429a      	cmp	r2, r3
 8016f4e:	d1f4      	bne.n	8016f3a <LinkedListGetPrevious+0x2a>
 8016f50:	e001      	b.n	8016f56 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8016f52:	2300      	movs	r3, #0
 8016f54:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8016f56:	68fb      	ldr	r3, [r7, #12]
}
 8016f58:	4618      	mov	r0, r3
 8016f5a:	3714      	adds	r7, #20
 8016f5c:	46bd      	mov	sp, r7
 8016f5e:	bc80      	pop	{r7}
 8016f60:	4770      	bx	lr

08016f62 <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8016f62:	b580      	push	{r7, lr}
 8016f64:	b084      	sub	sp, #16
 8016f66:	af00      	add	r7, sp, #0
 8016f68:	6078      	str	r0, [r7, #4]
 8016f6a:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8016f6c:	687b      	ldr	r3, [r7, #4]
 8016f6e:	2b00      	cmp	r3, #0
 8016f70:	d002      	beq.n	8016f78 <LinkedListRemove+0x16>
 8016f72:	683b      	ldr	r3, [r7, #0]
 8016f74:	2b00      	cmp	r3, #0
 8016f76:	d101      	bne.n	8016f7c <LinkedListRemove+0x1a>
    {
        return false;
 8016f78:	2300      	movs	r3, #0
 8016f7a:	e020      	b.n	8016fbe <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8016f7c:	6839      	ldr	r1, [r7, #0]
 8016f7e:	6878      	ldr	r0, [r7, #4]
 8016f80:	f7ff ffc6 	bl	8016f10 <LinkedListGetPrevious>
 8016f84:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8016f86:	687b      	ldr	r3, [r7, #4]
 8016f88:	681b      	ldr	r3, [r3, #0]
 8016f8a:	683a      	ldr	r2, [r7, #0]
 8016f8c:	429a      	cmp	r2, r3
 8016f8e:	d103      	bne.n	8016f98 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8016f90:	683b      	ldr	r3, [r7, #0]
 8016f92:	681a      	ldr	r2, [r3, #0]
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8016f98:	687b      	ldr	r3, [r7, #4]
 8016f9a:	685b      	ldr	r3, [r3, #4]
 8016f9c:	683a      	ldr	r2, [r7, #0]
 8016f9e:	429a      	cmp	r2, r3
 8016fa0:	d102      	bne.n	8016fa8 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8016fa2:	687b      	ldr	r3, [r7, #4]
 8016fa4:	68fa      	ldr	r2, [r7, #12]
 8016fa6:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8016fa8:	68fb      	ldr	r3, [r7, #12]
 8016faa:	2b00      	cmp	r3, #0
 8016fac:	d003      	beq.n	8016fb6 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8016fae:	683b      	ldr	r3, [r7, #0]
 8016fb0:	681a      	ldr	r2, [r3, #0]
 8016fb2:	68fb      	ldr	r3, [r7, #12]
 8016fb4:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8016fb6:	683b      	ldr	r3, [r7, #0]
 8016fb8:	2200      	movs	r2, #0
 8016fba:	601a      	str	r2, [r3, #0]

    return true;
 8016fbc:	2301      	movs	r3, #1
}
 8016fbe:	4618      	mov	r0, r3
 8016fc0:	3710      	adds	r7, #16
 8016fc2:	46bd      	mov	sp, r7
 8016fc4:	bd80      	pop	{r7, pc}

08016fc6 <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8016fc6:	b480      	push	{r7}
 8016fc8:	b083      	sub	sp, #12
 8016fca:	af00      	add	r7, sp, #0
 8016fcc:	4603      	mov	r3, r0
 8016fce:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8016fd0:	79fb      	ldrb	r3, [r7, #7]
 8016fd2:	2b05      	cmp	r3, #5
 8016fd4:	d004      	beq.n	8016fe0 <IsSticky+0x1a>
 8016fd6:	2b05      	cmp	r3, #5
 8016fd8:	db04      	blt.n	8016fe4 <IsSticky+0x1e>
 8016fda:	3b08      	subs	r3, #8
 8016fdc:	2b02      	cmp	r3, #2
 8016fde:	d801      	bhi.n	8016fe4 <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 8016fe0:	2301      	movs	r3, #1
 8016fe2:	e000      	b.n	8016fe6 <IsSticky+0x20>
        default:
            return false;
 8016fe4:	2300      	movs	r3, #0
    }
}
 8016fe6:	4618      	mov	r0, r3
 8016fe8:	370c      	adds	r7, #12
 8016fea:	46bd      	mov	sp, r7
 8016fec:	bc80      	pop	{r7}
 8016fee:	4770      	bx	lr

08016ff0 <NvmCtxCallback>:

/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
 8016ff0:	b580      	push	{r7, lr}
 8016ff2:	af00      	add	r7, sp, #0
    if( CommandsNvmCtxChanged != NULL )
 8016ff4:	4b04      	ldr	r3, [pc, #16]	; (8017008 <NvmCtxCallback+0x18>)
 8016ff6:	681b      	ldr	r3, [r3, #0]
 8016ff8:	2b00      	cmp	r3, #0
 8016ffa:	d002      	beq.n	8017002 <NvmCtxCallback+0x12>
    {
        CommandsNvmCtxChanged( );
 8016ffc:	4b02      	ldr	r3, [pc, #8]	; (8017008 <NvmCtxCallback+0x18>)
 8016ffe:	681b      	ldr	r3, [r3, #0]
 8017000:	4798      	blx	r3
    }
}
 8017002:	bf00      	nop
 8017004:	bd80      	pop	{r7, pc}
 8017006:	bf00      	nop
 8017008:	20001008 	.word	0x20001008

0801700c <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( LoRaMacCommandsNvmEvent commandsNvmCtxChanged )
{
 801700c:	b580      	push	{r7, lr}
 801700e:	b082      	sub	sp, #8
 8017010:	af00      	add	r7, sp, #0
 8017012:	6078      	str	r0, [r7, #4]
    // Initialize with default
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 8017014:	22fc      	movs	r2, #252	; 0xfc
 8017016:	2100      	movs	r1, #0
 8017018:	4806      	ldr	r0, [pc, #24]	; (8017034 <LoRaMacCommandsInit+0x28>)
 801701a:	f005 fb65 	bl	801c6e8 <memset1>

    LinkedListInit( &NvmCtx.MacCommandList );
 801701e:	4805      	ldr	r0, [pc, #20]	; (8017034 <LoRaMacCommandsInit+0x28>)
 8017020:	f7ff ff39 	bl	8016e96 <LinkedListInit>

    // Assign callback
    CommandsNvmCtxChanged = commandsNvmCtxChanged;
 8017024:	4a04      	ldr	r2, [pc, #16]	; (8017038 <LoRaMacCommandsInit+0x2c>)
 8017026:	687b      	ldr	r3, [r7, #4]
 8017028:	6013      	str	r3, [r2, #0]

    return LORAMAC_COMMANDS_SUCCESS;
 801702a:	2300      	movs	r3, #0
}
 801702c:	4618      	mov	r0, r3
 801702e:	3708      	adds	r7, #8
 8017030:	46bd      	mov	sp, r7
 8017032:	bd80      	pop	{r7, pc}
 8017034:	2000100c 	.word	0x2000100c
 8017038:	20001008 	.word	0x20001008

0801703c <LoRaMacCommandsRestoreNvmCtx>:

LoRaMacCommandStatus_t LoRaMacCommandsRestoreNvmCtx( void* commandsNvmCtx )
{
 801703c:	b580      	push	{r7, lr}
 801703e:	b082      	sub	sp, #8
 8017040:	af00      	add	r7, sp, #0
 8017042:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( commandsNvmCtx != NULL )
 8017044:	687b      	ldr	r3, [r7, #4]
 8017046:	2b00      	cmp	r3, #0
 8017048:	d006      	beq.n	8017058 <LoRaMacCommandsRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCtx, ( uint8_t* )commandsNvmCtx, sizeof( NvmCtx ) );
 801704a:	22fc      	movs	r2, #252	; 0xfc
 801704c:	6879      	ldr	r1, [r7, #4]
 801704e:	4805      	ldr	r0, [pc, #20]	; (8017064 <LoRaMacCommandsRestoreNvmCtx+0x28>)
 8017050:	f005 fb0f 	bl	801c672 <memcpy1>
        return LORAMAC_COMMANDS_SUCCESS;
 8017054:	2300      	movs	r3, #0
 8017056:	e000      	b.n	801705a <LoRaMacCommandsRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8017058:	2301      	movs	r3, #1
    }
}
 801705a:	4618      	mov	r0, r3
 801705c:	3708      	adds	r7, #8
 801705e:	46bd      	mov	sp, r7
 8017060:	bd80      	pop	{r7, pc}
 8017062:	bf00      	nop
 8017064:	2000100c 	.word	0x2000100c

08017068 <LoRaMacCommandsGetNvmCtx>:

void* LoRaMacCommandsGetNvmCtx( size_t* commandsNvmCtxSize )
{
 8017068:	b480      	push	{r7}
 801706a:	b083      	sub	sp, #12
 801706c:	af00      	add	r7, sp, #0
 801706e:	6078      	str	r0, [r7, #4]
    *commandsNvmCtxSize = sizeof( NvmCtx );
 8017070:	687b      	ldr	r3, [r7, #4]
 8017072:	22fc      	movs	r2, #252	; 0xfc
 8017074:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8017076:	4b03      	ldr	r3, [pc, #12]	; (8017084 <LoRaMacCommandsGetNvmCtx+0x1c>)
}
 8017078:	4618      	mov	r0, r3
 801707a:	370c      	adds	r7, #12
 801707c:	46bd      	mov	sp, r7
 801707e:	bc80      	pop	{r7}
 8017080:	4770      	bx	lr
 8017082:	bf00      	nop
 8017084:	2000100c 	.word	0x2000100c

08017088 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8017088:	b580      	push	{r7, lr}
 801708a:	b086      	sub	sp, #24
 801708c:	af00      	add	r7, sp, #0
 801708e:	4603      	mov	r3, r0
 8017090:	60b9      	str	r1, [r7, #8]
 8017092:	607a      	str	r2, [r7, #4]
 8017094:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8017096:	68bb      	ldr	r3, [r7, #8]
 8017098:	2b00      	cmp	r3, #0
 801709a:	d101      	bne.n	80170a0 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801709c:	2301      	movs	r3, #1
 801709e:	e035      	b.n	801710c <LoRaMacCommandsAddCmd+0x84>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 80170a0:	f7ff febe 	bl	8016e20 <MallocNewMacCommandSlot>
 80170a4:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 80170a6:	697b      	ldr	r3, [r7, #20]
 80170a8:	2b00      	cmp	r3, #0
 80170aa:	d101      	bne.n	80170b0 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 80170ac:	2302      	movs	r3, #2
 80170ae:	e02d      	b.n	801710c <LoRaMacCommandsAddCmd+0x84>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &NvmCtx.MacCommandList, newCmd ) == false )
 80170b0:	6979      	ldr	r1, [r7, #20]
 80170b2:	4818      	ldr	r0, [pc, #96]	; (8017114 <LoRaMacCommandsAddCmd+0x8c>)
 80170b4:	f7ff ff04 	bl	8016ec0 <LinkedListAdd>
 80170b8:	4603      	mov	r3, r0
 80170ba:	f083 0301 	eor.w	r3, r3, #1
 80170be:	b2db      	uxtb	r3, r3
 80170c0:	2b00      	cmp	r3, #0
 80170c2:	d001      	beq.n	80170c8 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 80170c4:	2305      	movs	r3, #5
 80170c6:	e021      	b.n	801710c <LoRaMacCommandsAddCmd+0x84>
    }

    // Set Values
    newCmd->CID = cid;
 80170c8:	697b      	ldr	r3, [r7, #20]
 80170ca:	7bfa      	ldrb	r2, [r7, #15]
 80170cc:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 80170ce:	697b      	ldr	r3, [r7, #20]
 80170d0:	687a      	ldr	r2, [r7, #4]
 80170d2:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 80170d4:	697b      	ldr	r3, [r7, #20]
 80170d6:	3305      	adds	r3, #5
 80170d8:	687a      	ldr	r2, [r7, #4]
 80170da:	b292      	uxth	r2, r2
 80170dc:	68b9      	ldr	r1, [r7, #8]
 80170de:	4618      	mov	r0, r3
 80170e0:	f005 fac7 	bl	801c672 <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 80170e4:	7bfb      	ldrb	r3, [r7, #15]
 80170e6:	4618      	mov	r0, r3
 80170e8:	f7ff ff6d 	bl	8016fc6 <IsSticky>
 80170ec:	4603      	mov	r3, r0
 80170ee:	461a      	mov	r2, r3
 80170f0:	697b      	ldr	r3, [r7, #20]
 80170f2:	731a      	strb	r2, [r3, #12]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 80170f4:	4b07      	ldr	r3, [pc, #28]	; (8017114 <LoRaMacCommandsAddCmd+0x8c>)
 80170f6:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 80170fa:	687b      	ldr	r3, [r7, #4]
 80170fc:	4413      	add	r3, r2
 80170fe:	3301      	adds	r3, #1
 8017100:	4a04      	ldr	r2, [pc, #16]	; (8017114 <LoRaMacCommandsAddCmd+0x8c>)
 8017102:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    NvmCtxCallback( );
 8017106:	f7ff ff73 	bl	8016ff0 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 801710a:	2300      	movs	r3, #0
}
 801710c:	4618      	mov	r0, r3
 801710e:	3718      	adds	r7, #24
 8017110:	46bd      	mov	sp, r7
 8017112:	bd80      	pop	{r7, pc}
 8017114:	2000100c 	.word	0x2000100c

08017118 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8017118:	b580      	push	{r7, lr}
 801711a:	b082      	sub	sp, #8
 801711c:	af00      	add	r7, sp, #0
 801711e:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8017120:	687b      	ldr	r3, [r7, #4]
 8017122:	2b00      	cmp	r3, #0
 8017124:	d101      	bne.n	801712a <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8017126:	2301      	movs	r3, #1
 8017128:	e023      	b.n	8017172 <LoRaMacCommandsRemoveCmd+0x5a>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
 801712a:	6879      	ldr	r1, [r7, #4]
 801712c:	4813      	ldr	r0, [pc, #76]	; (801717c <LoRaMacCommandsRemoveCmd+0x64>)
 801712e:	f7ff ff18 	bl	8016f62 <LinkedListRemove>
 8017132:	4603      	mov	r3, r0
 8017134:	f083 0301 	eor.w	r3, r3, #1
 8017138:	b2db      	uxtb	r3, r3
 801713a:	2b00      	cmp	r3, #0
 801713c:	d001      	beq.n	8017142 <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 801713e:	2303      	movs	r3, #3
 8017140:	e017      	b.n	8017172 <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8017142:	4b0e      	ldr	r3, [pc, #56]	; (801717c <LoRaMacCommandsRemoveCmd+0x64>)
 8017144:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8017148:	687b      	ldr	r3, [r7, #4]
 801714a:	689b      	ldr	r3, [r3, #8]
 801714c:	1ad3      	subs	r3, r2, r3
 801714e:	3b01      	subs	r3, #1
 8017150:	4a0a      	ldr	r2, [pc, #40]	; (801717c <LoRaMacCommandsRemoveCmd+0x64>)
 8017152:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8017156:	6878      	ldr	r0, [r7, #4]
 8017158:	f7ff fe8a 	bl	8016e70 <FreeMacCommandSlot>
 801715c:	4603      	mov	r3, r0
 801715e:	f083 0301 	eor.w	r3, r3, #1
 8017162:	b2db      	uxtb	r3, r3
 8017164:	2b00      	cmp	r3, #0
 8017166:	d001      	beq.n	801716c <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8017168:	2305      	movs	r3, #5
 801716a:	e002      	b.n	8017172 <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtxCallback( );
 801716c:	f7ff ff40 	bl	8016ff0 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8017170:	2300      	movs	r3, #0
}
 8017172:	4618      	mov	r0, r3
 8017174:	3708      	adds	r7, #8
 8017176:	46bd      	mov	sp, r7
 8017178:	bd80      	pop	{r7, pc}
 801717a:	bf00      	nop
 801717c:	2000100c 	.word	0x2000100c

08017180 <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8017180:	b580      	push	{r7, lr}
 8017182:	b082      	sub	sp, #8
 8017184:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 8017186:	4b10      	ldr	r3, [pc, #64]	; (80171c8 <LoRaMacCommandsRemoveNoneStickyCmds+0x48>)
 8017188:	681b      	ldr	r3, [r3, #0]
 801718a:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 801718c:	e012      	b.n	80171b4 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 801718e:	687b      	ldr	r3, [r7, #4]
 8017190:	7b1b      	ldrb	r3, [r3, #12]
 8017192:	f083 0301 	eor.w	r3, r3, #1
 8017196:	b2db      	uxtb	r3, r3
 8017198:	2b00      	cmp	r3, #0
 801719a:	d008      	beq.n	80171ae <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 801719c:	687b      	ldr	r3, [r7, #4]
 801719e:	681b      	ldr	r3, [r3, #0]
 80171a0:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 80171a2:	6878      	ldr	r0, [r7, #4]
 80171a4:	f7ff ffb8 	bl	8017118 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 80171a8:	683b      	ldr	r3, [r7, #0]
 80171aa:	607b      	str	r3, [r7, #4]
 80171ac:	e002      	b.n	80171b4 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 80171ae:	687b      	ldr	r3, [r7, #4]
 80171b0:	681b      	ldr	r3, [r3, #0]
 80171b2:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80171b4:	687b      	ldr	r3, [r7, #4]
 80171b6:	2b00      	cmp	r3, #0
 80171b8:	d1e9      	bne.n	801718e <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    NvmCtxCallback( );
 80171ba:	f7ff ff19 	bl	8016ff0 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 80171be:	2300      	movs	r3, #0
}
 80171c0:	4618      	mov	r0, r3
 80171c2:	3708      	adds	r7, #8
 80171c4:	46bd      	mov	sp, r7
 80171c6:	bd80      	pop	{r7, pc}
 80171c8:	2000100c 	.word	0x2000100c

080171cc <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 80171cc:	b580      	push	{r7, lr}
 80171ce:	b082      	sub	sp, #8
 80171d0:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 80171d2:	4b0f      	ldr	r3, [pc, #60]	; (8017210 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>)
 80171d4:	681b      	ldr	r3, [r3, #0]
 80171d6:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 80171d8:	e00f      	b.n	80171fa <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 80171da:	687b      	ldr	r3, [r7, #4]
 80171dc:	681b      	ldr	r3, [r3, #0]
 80171de:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 80171e0:	687b      	ldr	r3, [r7, #4]
 80171e2:	791b      	ldrb	r3, [r3, #4]
 80171e4:	4618      	mov	r0, r3
 80171e6:	f7ff feee 	bl	8016fc6 <IsSticky>
 80171ea:	4603      	mov	r3, r0
 80171ec:	2b00      	cmp	r3, #0
 80171ee:	d002      	beq.n	80171f6 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 80171f0:	6878      	ldr	r0, [r7, #4]
 80171f2:	f7ff ff91 	bl	8017118 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 80171f6:	683b      	ldr	r3, [r7, #0]
 80171f8:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80171fa:	687b      	ldr	r3, [r7, #4]
 80171fc:	2b00      	cmp	r3, #0
 80171fe:	d1ec      	bne.n	80171da <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    NvmCtxCallback( );
 8017200:	f7ff fef6 	bl	8016ff0 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8017204:	2300      	movs	r3, #0
}
 8017206:	4618      	mov	r0, r3
 8017208:	3708      	adds	r7, #8
 801720a:	46bd      	mov	sp, r7
 801720c:	bd80      	pop	{r7, pc}
 801720e:	bf00      	nop
 8017210:	2000100c 	.word	0x2000100c

08017214 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8017214:	b480      	push	{r7}
 8017216:	b083      	sub	sp, #12
 8017218:	af00      	add	r7, sp, #0
 801721a:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 801721c:	687b      	ldr	r3, [r7, #4]
 801721e:	2b00      	cmp	r3, #0
 8017220:	d101      	bne.n	8017226 <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8017222:	2301      	movs	r3, #1
 8017224:	e005      	b.n	8017232 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = NvmCtx.SerializedCmdsSize;
 8017226:	4b05      	ldr	r3, [pc, #20]	; (801723c <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8017228:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 801722c:	687b      	ldr	r3, [r7, #4]
 801722e:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8017230:	2300      	movs	r3, #0
}
 8017232:	4618      	mov	r0, r3
 8017234:	370c      	adds	r7, #12
 8017236:	46bd      	mov	sp, r7
 8017238:	bc80      	pop	{r7}
 801723a:	4770      	bx	lr
 801723c:	2000100c 	.word	0x2000100c

08017240 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8017240:	b580      	push	{r7, lr}
 8017242:	b088      	sub	sp, #32
 8017244:	af00      	add	r7, sp, #0
 8017246:	60f8      	str	r0, [r7, #12]
 8017248:	60b9      	str	r1, [r7, #8]
 801724a:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = NvmCtx.MacCommandList.First;
 801724c:	4b25      	ldr	r3, [pc, #148]	; (80172e4 <LoRaMacCommandsSerializeCmds+0xa4>)
 801724e:	681b      	ldr	r3, [r3, #0]
 8017250:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8017252:	2300      	movs	r3, #0
 8017254:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8017256:	687b      	ldr	r3, [r7, #4]
 8017258:	2b00      	cmp	r3, #0
 801725a:	d002      	beq.n	8017262 <LoRaMacCommandsSerializeCmds+0x22>
 801725c:	68bb      	ldr	r3, [r7, #8]
 801725e:	2b00      	cmp	r3, #0
 8017260:	d126      	bne.n	80172b0 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8017262:	2301      	movs	r3, #1
 8017264:	e039      	b.n	80172da <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8017266:	7efb      	ldrb	r3, [r7, #27]
 8017268:	68fa      	ldr	r2, [r7, #12]
 801726a:	1ad2      	subs	r2, r2, r3
 801726c:	69fb      	ldr	r3, [r7, #28]
 801726e:	689b      	ldr	r3, [r3, #8]
 8017270:	3301      	adds	r3, #1
 8017272:	429a      	cmp	r2, r3
 8017274:	d320      	bcc.n	80172b8 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8017276:	7efb      	ldrb	r3, [r7, #27]
 8017278:	1c5a      	adds	r2, r3, #1
 801727a:	76fa      	strb	r2, [r7, #27]
 801727c:	461a      	mov	r2, r3
 801727e:	687b      	ldr	r3, [r7, #4]
 8017280:	4413      	add	r3, r2
 8017282:	69fa      	ldr	r2, [r7, #28]
 8017284:	7912      	ldrb	r2, [r2, #4]
 8017286:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8017288:	7efb      	ldrb	r3, [r7, #27]
 801728a:	687a      	ldr	r2, [r7, #4]
 801728c:	18d0      	adds	r0, r2, r3
 801728e:	69fb      	ldr	r3, [r7, #28]
 8017290:	1d59      	adds	r1, r3, #5
 8017292:	69fb      	ldr	r3, [r7, #28]
 8017294:	689b      	ldr	r3, [r3, #8]
 8017296:	b29b      	uxth	r3, r3
 8017298:	461a      	mov	r2, r3
 801729a:	f005 f9ea 	bl	801c672 <memcpy1>
            itr += curElement->PayloadSize;
 801729e:	69fb      	ldr	r3, [r7, #28]
 80172a0:	689b      	ldr	r3, [r3, #8]
 80172a2:	b2da      	uxtb	r2, r3
 80172a4:	7efb      	ldrb	r3, [r7, #27]
 80172a6:	4413      	add	r3, r2
 80172a8:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 80172aa:	69fb      	ldr	r3, [r7, #28]
 80172ac:	681b      	ldr	r3, [r3, #0]
 80172ae:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80172b0:	69fb      	ldr	r3, [r7, #28]
 80172b2:	2b00      	cmp	r3, #0
 80172b4:	d1d7      	bne.n	8017266 <LoRaMacCommandsSerializeCmds+0x26>
 80172b6:	e009      	b.n	80172cc <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 80172b8:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 80172ba:	e007      	b.n	80172cc <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 80172bc:	69fb      	ldr	r3, [r7, #28]
 80172be:	681b      	ldr	r3, [r3, #0]
 80172c0:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 80172c2:	69f8      	ldr	r0, [r7, #28]
 80172c4:	f7ff ff28 	bl	8017118 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 80172c8:	697b      	ldr	r3, [r7, #20]
 80172ca:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80172cc:	69fb      	ldr	r3, [r7, #28]
 80172ce:	2b00      	cmp	r3, #0
 80172d0:	d1f4      	bne.n	80172bc <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 80172d2:	68b8      	ldr	r0, [r7, #8]
 80172d4:	f7ff ff9e 	bl	8017214 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 80172d8:	2300      	movs	r3, #0
}
 80172da:	4618      	mov	r0, r3
 80172dc:	3720      	adds	r7, #32
 80172de:	46bd      	mov	sp, r7
 80172e0:	bd80      	pop	{r7, pc}
 80172e2:	bf00      	nop
 80172e4:	2000100c 	.word	0x2000100c

080172e8 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 80172e8:	b480      	push	{r7}
 80172ea:	b085      	sub	sp, #20
 80172ec:	af00      	add	r7, sp, #0
 80172ee:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 80172f0:	687b      	ldr	r3, [r7, #4]
 80172f2:	2b00      	cmp	r3, #0
 80172f4:	d101      	bne.n	80172fa <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80172f6:	2301      	movs	r3, #1
 80172f8:	e016      	b.n	8017328 <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 80172fa:	4b0e      	ldr	r3, [pc, #56]	; (8017334 <LoRaMacCommandsStickyCmdsPending+0x4c>)
 80172fc:	681b      	ldr	r3, [r3, #0]
 80172fe:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 8017300:	687b      	ldr	r3, [r7, #4]
 8017302:	2200      	movs	r2, #0
 8017304:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 8017306:	e00b      	b.n	8017320 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 8017308:	68fb      	ldr	r3, [r7, #12]
 801730a:	7b1b      	ldrb	r3, [r3, #12]
 801730c:	2b00      	cmp	r3, #0
 801730e:	d004      	beq.n	801731a <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 8017310:	687b      	ldr	r3, [r7, #4]
 8017312:	2201      	movs	r2, #1
 8017314:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 8017316:	2300      	movs	r3, #0
 8017318:	e006      	b.n	8017328 <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 801731a:	68fb      	ldr	r3, [r7, #12]
 801731c:	681b      	ldr	r3, [r3, #0]
 801731e:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 8017320:	68fb      	ldr	r3, [r7, #12]
 8017322:	2b00      	cmp	r3, #0
 8017324:	d1f0      	bne.n	8017308 <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8017326:	2300      	movs	r3, #0
}
 8017328:	4618      	mov	r0, r3
 801732a:	3714      	adds	r7, #20
 801732c:	46bd      	mov	sp, r7
 801732e:	bc80      	pop	{r7}
 8017330:	4770      	bx	lr
 8017332:	bf00      	nop
 8017334:	2000100c 	.word	0x2000100c

08017338 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8017338:	b480      	push	{r7}
 801733a:	b085      	sub	sp, #20
 801733c:	af00      	add	r7, sp, #0
 801733e:	4603      	mov	r3, r0
 8017340:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8017342:	2300      	movs	r3, #0
 8017344:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8017346:	79fb      	ldrb	r3, [r7, #7]
 8017348:	3b02      	subs	r3, #2
 801734a:	2b11      	cmp	r3, #17
 801734c:	d850      	bhi.n	80173f0 <LoRaMacCommandsGetCmdSize+0xb8>
 801734e:	a201      	add	r2, pc, #4	; (adr r2, 8017354 <LoRaMacCommandsGetCmdSize+0x1c>)
 8017350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017354:	0801739d 	.word	0x0801739d
 8017358:	080173a3 	.word	0x080173a3
 801735c:	080173a9 	.word	0x080173a9
 8017360:	080173af 	.word	0x080173af
 8017364:	080173b5 	.word	0x080173b5
 8017368:	080173bb 	.word	0x080173bb
 801736c:	080173c1 	.word	0x080173c1
 8017370:	080173c7 	.word	0x080173c7
 8017374:	080173cd 	.word	0x080173cd
 8017378:	080173f1 	.word	0x080173f1
 801737c:	080173f1 	.word	0x080173f1
 8017380:	080173d3 	.word	0x080173d3
 8017384:	080173f1 	.word	0x080173f1
 8017388:	080173f1 	.word	0x080173f1
 801738c:	080173d9 	.word	0x080173d9
 8017390:	080173df 	.word	0x080173df
 8017394:	080173e5 	.word	0x080173e5
 8017398:	080173eb 	.word	0x080173eb
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 801739c:	2303      	movs	r3, #3
 801739e:	73fb      	strb	r3, [r7, #15]
            break;
 80173a0:	e027      	b.n	80173f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 80173a2:	2305      	movs	r3, #5
 80173a4:	73fb      	strb	r3, [r7, #15]
            break;
 80173a6:	e024      	b.n	80173f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 80173a8:	2302      	movs	r3, #2
 80173aa:	73fb      	strb	r3, [r7, #15]
            break;
 80173ac:	e021      	b.n	80173f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 80173ae:	2305      	movs	r3, #5
 80173b0:	73fb      	strb	r3, [r7, #15]
            break;
 80173b2:	e01e      	b.n	80173f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 80173b4:	2301      	movs	r3, #1
 80173b6:	73fb      	strb	r3, [r7, #15]
            break;
 80173b8:	e01b      	b.n	80173f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 80173ba:	2306      	movs	r3, #6
 80173bc:	73fb      	strb	r3, [r7, #15]
            break;
 80173be:	e018      	b.n	80173f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 80173c0:	2302      	movs	r3, #2
 80173c2:	73fb      	strb	r3, [r7, #15]
            break;
 80173c4:	e015      	b.n	80173f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 80173c6:	2302      	movs	r3, #2
 80173c8:	73fb      	strb	r3, [r7, #15]
            break;
 80173ca:	e012      	b.n	80173f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 80173cc:	2305      	movs	r3, #5
 80173ce:	73fb      	strb	r3, [r7, #15]
            break;
 80173d0:	e00f      	b.n	80173f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 80173d2:	2306      	movs	r3, #6
 80173d4:	73fb      	strb	r3, [r7, #15]
            break;
 80173d6:	e00c      	b.n	80173f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 80173d8:	2301      	movs	r3, #1
 80173da:	73fb      	strb	r3, [r7, #15]
            break;
 80173dc:	e009      	b.n	80173f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 80173de:	2305      	movs	r3, #5
 80173e0:	73fb      	strb	r3, [r7, #15]
            break;
 80173e2:	e006      	b.n	80173f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 80173e4:	2304      	movs	r3, #4
 80173e6:	73fb      	strb	r3, [r7, #15]
            break;
 80173e8:	e003      	b.n	80173f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 80173ea:	2304      	movs	r3, #4
 80173ec:	73fb      	strb	r3, [r7, #15]
            break;
 80173ee:	e000      	b.n	80173f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 80173f0:	bf00      	nop
        }
    }
    return cidSize;
 80173f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80173f4:	4618      	mov	r0, r3
 80173f6:	3714      	adds	r7, #20
 80173f8:	46bd      	mov	sp, r7
 80173fa:	bc80      	pop	{r7}
 80173fc:	4770      	bx	lr
 80173fe:	bf00      	nop

08017400 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8017400:	b480      	push	{r7}
 8017402:	b083      	sub	sp, #12
 8017404:	af00      	add	r7, sp, #0
 8017406:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8017408:	4b09      	ldr	r3, [pc, #36]	; (8017430 <IncreaseBufferPointer+0x30>)
 801740a:	691b      	ldr	r3, [r3, #16]
 801740c:	3310      	adds	r3, #16
 801740e:	687a      	ldr	r2, [r7, #4]
 8017410:	429a      	cmp	r2, r3
 8017412:	d103      	bne.n	801741c <IncreaseBufferPointer+0x1c>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8017414:	4b06      	ldr	r3, [pc, #24]	; (8017430 <IncreaseBufferPointer+0x30>)
 8017416:	691b      	ldr	r3, [r3, #16]
 8017418:	607b      	str	r3, [r7, #4]
 801741a:	e002      	b.n	8017422 <IncreaseBufferPointer+0x22>
    }
    else
    {
        // Increase
        bufferPointer++;
 801741c:	687b      	ldr	r3, [r7, #4]
 801741e:	3304      	adds	r3, #4
 8017420:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 8017422:	687b      	ldr	r3, [r7, #4]
}
 8017424:	4618      	mov	r0, r3
 8017426:	370c      	adds	r7, #12
 8017428:	46bd      	mov	sp, r7
 801742a:	bc80      	pop	{r7}
 801742c:	4770      	bx	lr
 801742e:	bf00      	nop
 8017430:	20001120 	.word	0x20001120

08017434 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8017434:	b480      	push	{r7}
 8017436:	b083      	sub	sp, #12
 8017438:	af00      	add	r7, sp, #0
 801743a:	4603      	mov	r3, r0
 801743c:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 801743e:	79fb      	ldrb	r3, [r7, #7]
 8017440:	2b00      	cmp	r3, #0
 8017442:	d101      	bne.n	8017448 <IsListEmpty+0x14>
    {
        return true;
 8017444:	2301      	movs	r3, #1
 8017446:	e000      	b.n	801744a <IsListEmpty+0x16>
    }
    return false;
 8017448:	2300      	movs	r3, #0
}
 801744a:	4618      	mov	r0, r3
 801744c:	370c      	adds	r7, #12
 801744e:	46bd      	mov	sp, r7
 8017450:	bc80      	pop	{r7}
 8017452:	4770      	bx	lr

08017454 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8017454:	b480      	push	{r7}
 8017456:	b083      	sub	sp, #12
 8017458:	af00      	add	r7, sp, #0
 801745a:	4603      	mov	r3, r0
 801745c:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 801745e:	79fb      	ldrb	r3, [r7, #7]
 8017460:	2b04      	cmp	r3, #4
 8017462:	d901      	bls.n	8017468 <IsListFull+0x14>
    {
        return true;
 8017464:	2301      	movs	r3, #1
 8017466:	e000      	b.n	801746a <IsListFull+0x16>
    }
    return false;
 8017468:	2300      	movs	r3, #0
}
 801746a:	4618      	mov	r0, r3
 801746c:	370c      	adds	r7, #12
 801746e:	46bd      	mov	sp, r7
 8017470:	bc80      	pop	{r7}
 8017472:	4770      	bx	lr

08017474 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8017474:	b580      	push	{r7, lr}
 8017476:	b086      	sub	sp, #24
 8017478:	af00      	add	r7, sp, #0
 801747a:	4603      	mov	r3, r0
 801747c:	60b9      	str	r1, [r7, #8]
 801747e:	607a      	str	r2, [r7, #4]
 8017480:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8017482:	68bb      	ldr	r3, [r7, #8]
 8017484:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8017486:	4b13      	ldr	r3, [pc, #76]	; (80174d4 <GetElement+0x60>)
 8017488:	691b      	ldr	r3, [r3, #16]
 801748a:	7d1b      	ldrb	r3, [r3, #20]
 801748c:	4618      	mov	r0, r3
 801748e:	f7ff ffd1 	bl	8017434 <IsListEmpty>
 8017492:	4603      	mov	r3, r0
 8017494:	2b00      	cmp	r3, #0
 8017496:	d001      	beq.n	801749c <GetElement+0x28>
    {
        return NULL;
 8017498:	2300      	movs	r3, #0
 801749a:	e017      	b.n	80174cc <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 801749c:	2300      	movs	r3, #0
 801749e:	74fb      	strb	r3, [r7, #19]
 80174a0:	e00d      	b.n	80174be <GetElement+0x4a>
    {
        if( element->Request == request )
 80174a2:	697b      	ldr	r3, [r7, #20]
 80174a4:	781b      	ldrb	r3, [r3, #0]
 80174a6:	7bfa      	ldrb	r2, [r7, #15]
 80174a8:	429a      	cmp	r2, r3
 80174aa:	d101      	bne.n	80174b0 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 80174ac:	697b      	ldr	r3, [r7, #20]
 80174ae:	e00d      	b.n	80174cc <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 80174b0:	6978      	ldr	r0, [r7, #20]
 80174b2:	f7ff ffa5 	bl	8017400 <IncreaseBufferPointer>
 80174b6:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 80174b8:	7cfb      	ldrb	r3, [r7, #19]
 80174ba:	3301      	adds	r3, #1
 80174bc:	74fb      	strb	r3, [r7, #19]
 80174be:	4b05      	ldr	r3, [pc, #20]	; (80174d4 <GetElement+0x60>)
 80174c0:	691b      	ldr	r3, [r3, #16]
 80174c2:	7d1b      	ldrb	r3, [r3, #20]
 80174c4:	7cfa      	ldrb	r2, [r7, #19]
 80174c6:	429a      	cmp	r2, r3
 80174c8:	d3eb      	bcc.n	80174a2 <GetElement+0x2e>
    }

    return NULL;
 80174ca:	2300      	movs	r3, #0
}
 80174cc:	4618      	mov	r0, r3
 80174ce:	3718      	adds	r7, #24
 80174d0:	46bd      	mov	sp, r7
 80174d2:	bd80      	pop	{r7, pc}
 80174d4:	20001120 	.word	0x20001120

080174d8 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives, LoRaMacConfirmQueueNvmEvent confirmQueueNvmCtxChanged )
{
 80174d8:	b580      	push	{r7, lr}
 80174da:	b082      	sub	sp, #8
 80174dc:	af00      	add	r7, sp, #0
 80174de:	6078      	str	r0, [r7, #4]
 80174e0:	6039      	str	r1, [r7, #0]
    ConfirmQueueCtx.Primitives = primitives;
 80174e2:	4a13      	ldr	r2, [pc, #76]	; (8017530 <LoRaMacConfirmQueueInit+0x58>)
 80174e4:	687b      	ldr	r3, [r7, #4]
 80174e6:	6013      	str	r3, [r2, #0]

    // Assign nvm context
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;
 80174e8:	4b11      	ldr	r3, [pc, #68]	; (8017530 <LoRaMacConfirmQueueInit+0x58>)
 80174ea:	4a12      	ldr	r2, [pc, #72]	; (8017534 <LoRaMacConfirmQueueInit+0x5c>)
 80174ec:	611a      	str	r2, [r3, #16]

    // Init counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 80174ee:	4b10      	ldr	r3, [pc, #64]	; (8017530 <LoRaMacConfirmQueueInit+0x58>)
 80174f0:	691b      	ldr	r3, [r3, #16]
 80174f2:	2200      	movs	r2, #0
 80174f4:	751a      	strb	r2, [r3, #20]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 80174f6:	4b0e      	ldr	r3, [pc, #56]	; (8017530 <LoRaMacConfirmQueueInit+0x58>)
 80174f8:	691b      	ldr	r3, [r3, #16]
 80174fa:	461a      	mov	r2, r3
 80174fc:	4b0c      	ldr	r3, [pc, #48]	; (8017530 <LoRaMacConfirmQueueInit+0x58>)
 80174fe:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8017500:	4b0b      	ldr	r3, [pc, #44]	; (8017530 <LoRaMacConfirmQueueInit+0x58>)
 8017502:	691b      	ldr	r3, [r3, #16]
 8017504:	461a      	mov	r2, r3
 8017506:	4b0a      	ldr	r3, [pc, #40]	; (8017530 <LoRaMacConfirmQueueInit+0x58>)
 8017508:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 801750a:	4b09      	ldr	r3, [pc, #36]	; (8017530 <LoRaMacConfirmQueueInit+0x58>)
 801750c:	691b      	ldr	r3, [r3, #16]
 801750e:	2214      	movs	r2, #20
 8017510:	21ff      	movs	r1, #255	; 0xff
 8017512:	4618      	mov	r0, r3
 8017514:	f005 f8e8 	bl	801c6e8 <memset1>

    // Common status
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8017518:	4b05      	ldr	r3, [pc, #20]	; (8017530 <LoRaMacConfirmQueueInit+0x58>)
 801751a:	691b      	ldr	r3, [r3, #16]
 801751c:	2201      	movs	r2, #1
 801751e:	755a      	strb	r2, [r3, #21]

    // Assign callback
    ConfirmQueueCtx.LoRaMacConfirmQueueNvmEvent = confirmQueueNvmCtxChanged;
 8017520:	4a03      	ldr	r2, [pc, #12]	; (8017530 <LoRaMacConfirmQueueInit+0x58>)
 8017522:	683b      	ldr	r3, [r7, #0]
 8017524:	60d3      	str	r3, [r2, #12]
}
 8017526:	bf00      	nop
 8017528:	3708      	adds	r7, #8
 801752a:	46bd      	mov	sp, r7
 801752c:	bd80      	pop	{r7, pc}
 801752e:	bf00      	nop
 8017530:	20001120 	.word	0x20001120
 8017534:	20001108 	.word	0x20001108

08017538 <LoRaMacConfirmQueueRestoreNvmCtx>:

bool LoRaMacConfirmQueueRestoreNvmCtx( void* confirmQueueNvmCtx )
{
 8017538:	b580      	push	{r7, lr}
 801753a:	b082      	sub	sp, #8
 801753c:	af00      	add	r7, sp, #0
 801753e:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( confirmQueueNvmCtx != NULL )
 8017540:	687b      	ldr	r3, [r7, #4]
 8017542:	2b00      	cmp	r3, #0
 8017544:	d006      	beq.n	8017554 <LoRaMacConfirmQueueRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&ConfirmQueueNvmCtx, ( uint8_t* ) confirmQueueNvmCtx, sizeof( ConfirmQueueNvmCtx ) );
 8017546:	2216      	movs	r2, #22
 8017548:	6879      	ldr	r1, [r7, #4]
 801754a:	4805      	ldr	r0, [pc, #20]	; (8017560 <LoRaMacConfirmQueueRestoreNvmCtx+0x28>)
 801754c:	f005 f891 	bl	801c672 <memcpy1>
        return true;
 8017550:	2301      	movs	r3, #1
 8017552:	e000      	b.n	8017556 <LoRaMacConfirmQueueRestoreNvmCtx+0x1e>
    }
    else
    {
        return false;
 8017554:	2300      	movs	r3, #0
    }
}
 8017556:	4618      	mov	r0, r3
 8017558:	3708      	adds	r7, #8
 801755a:	46bd      	mov	sp, r7
 801755c:	bd80      	pop	{r7, pc}
 801755e:	bf00      	nop
 8017560:	20001108 	.word	0x20001108

08017564 <LoRaMacConfirmQueueGetNvmCtx>:

void* LoRaMacConfirmQueueGetNvmCtx( size_t* confirmQueueNvmCtxSize )
{
 8017564:	b480      	push	{r7}
 8017566:	b083      	sub	sp, #12
 8017568:	af00      	add	r7, sp, #0
 801756a:	6078      	str	r0, [r7, #4]
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
 801756c:	687b      	ldr	r3, [r7, #4]
 801756e:	2216      	movs	r2, #22
 8017570:	601a      	str	r2, [r3, #0]
    return &ConfirmQueueNvmCtx;
 8017572:	4b03      	ldr	r3, [pc, #12]	; (8017580 <LoRaMacConfirmQueueGetNvmCtx+0x1c>)
}
 8017574:	4618      	mov	r0, r3
 8017576:	370c      	adds	r7, #12
 8017578:	46bd      	mov	sp, r7
 801757a:	bc80      	pop	{r7}
 801757c:	4770      	bx	lr
 801757e:	bf00      	nop
 8017580:	20001108 	.word	0x20001108

08017584 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8017584:	b580      	push	{r7, lr}
 8017586:	b082      	sub	sp, #8
 8017588:	af00      	add	r7, sp, #0
 801758a:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 801758c:	4b18      	ldr	r3, [pc, #96]	; (80175f0 <LoRaMacConfirmQueueAdd+0x6c>)
 801758e:	691b      	ldr	r3, [r3, #16]
 8017590:	7d1b      	ldrb	r3, [r3, #20]
 8017592:	4618      	mov	r0, r3
 8017594:	f7ff ff5e 	bl	8017454 <IsListFull>
 8017598:	4603      	mov	r3, r0
 801759a:	2b00      	cmp	r3, #0
 801759c:	d001      	beq.n	80175a2 <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 801759e:	2300      	movs	r3, #0
 80175a0:	e021      	b.n	80175e6 <LoRaMacConfirmQueueAdd+0x62>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 80175a2:	4b13      	ldr	r3, [pc, #76]	; (80175f0 <LoRaMacConfirmQueueAdd+0x6c>)
 80175a4:	689b      	ldr	r3, [r3, #8]
 80175a6:	687a      	ldr	r2, [r7, #4]
 80175a8:	7812      	ldrb	r2, [r2, #0]
 80175aa:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 80175ac:	4b10      	ldr	r3, [pc, #64]	; (80175f0 <LoRaMacConfirmQueueAdd+0x6c>)
 80175ae:	689b      	ldr	r3, [r3, #8]
 80175b0:	687a      	ldr	r2, [r7, #4]
 80175b2:	7852      	ldrb	r2, [r2, #1]
 80175b4:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 80175b6:	4b0e      	ldr	r3, [pc, #56]	; (80175f0 <LoRaMacConfirmQueueAdd+0x6c>)
 80175b8:	689b      	ldr	r3, [r3, #8]
 80175ba:	687a      	ldr	r2, [r7, #4]
 80175bc:	78d2      	ldrb	r2, [r2, #3]
 80175be:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 80175c0:	4b0b      	ldr	r3, [pc, #44]	; (80175f0 <LoRaMacConfirmQueueAdd+0x6c>)
 80175c2:	689b      	ldr	r3, [r3, #8]
 80175c4:	2200      	movs	r2, #0
 80175c6:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 80175c8:	4b09      	ldr	r3, [pc, #36]	; (80175f0 <LoRaMacConfirmQueueAdd+0x6c>)
 80175ca:	691b      	ldr	r3, [r3, #16]
 80175cc:	7d1a      	ldrb	r2, [r3, #20]
 80175ce:	3201      	adds	r2, #1
 80175d0:	b2d2      	uxtb	r2, r2
 80175d2:	751a      	strb	r2, [r3, #20]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 80175d4:	4b06      	ldr	r3, [pc, #24]	; (80175f0 <LoRaMacConfirmQueueAdd+0x6c>)
 80175d6:	689b      	ldr	r3, [r3, #8]
 80175d8:	4618      	mov	r0, r3
 80175da:	f7ff ff11 	bl	8017400 <IncreaseBufferPointer>
 80175de:	4603      	mov	r3, r0
 80175e0:	4a03      	ldr	r2, [pc, #12]	; (80175f0 <LoRaMacConfirmQueueAdd+0x6c>)
 80175e2:	6093      	str	r3, [r2, #8]

    return true;
 80175e4:	2301      	movs	r3, #1
}
 80175e6:	4618      	mov	r0, r3
 80175e8:	3708      	adds	r7, #8
 80175ea:	46bd      	mov	sp, r7
 80175ec:	bd80      	pop	{r7, pc}
 80175ee:	bf00      	nop
 80175f0:	20001120 	.word	0x20001120

080175f4 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 80175f4:	b580      	push	{r7, lr}
 80175f6:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80175f8:	4b0d      	ldr	r3, [pc, #52]	; (8017630 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 80175fa:	691b      	ldr	r3, [r3, #16]
 80175fc:	7d1b      	ldrb	r3, [r3, #20]
 80175fe:	4618      	mov	r0, r3
 8017600:	f7ff ff18 	bl	8017434 <IsListEmpty>
 8017604:	4603      	mov	r3, r0
 8017606:	2b00      	cmp	r3, #0
 8017608:	d001      	beq.n	801760e <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 801760a:	2300      	movs	r3, #0
 801760c:	e00e      	b.n	801762c <LoRaMacConfirmQueueRemoveFirst+0x38>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 801760e:	4b08      	ldr	r3, [pc, #32]	; (8017630 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8017610:	691b      	ldr	r3, [r3, #16]
 8017612:	7d1a      	ldrb	r2, [r3, #20]
 8017614:	3a01      	subs	r2, #1
 8017616:	b2d2      	uxtb	r2, r2
 8017618:	751a      	strb	r2, [r3, #20]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 801761a:	4b05      	ldr	r3, [pc, #20]	; (8017630 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 801761c:	685b      	ldr	r3, [r3, #4]
 801761e:	4618      	mov	r0, r3
 8017620:	f7ff feee 	bl	8017400 <IncreaseBufferPointer>
 8017624:	4603      	mov	r3, r0
 8017626:	4a02      	ldr	r2, [pc, #8]	; (8017630 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8017628:	6053      	str	r3, [r2, #4]

    return true;
 801762a:	2301      	movs	r3, #1
}
 801762c:	4618      	mov	r0, r3
 801762e:	bd80      	pop	{r7, pc}
 8017630:	20001120 	.word	0x20001120

08017634 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8017634:	b580      	push	{r7, lr}
 8017636:	b084      	sub	sp, #16
 8017638:	af00      	add	r7, sp, #0
 801763a:	4603      	mov	r3, r0
 801763c:	460a      	mov	r2, r1
 801763e:	71fb      	strb	r3, [r7, #7]
 8017640:	4613      	mov	r3, r2
 8017642:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8017644:	2300      	movs	r3, #0
 8017646:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8017648:	4b10      	ldr	r3, [pc, #64]	; (801768c <LoRaMacConfirmQueueSetStatus+0x58>)
 801764a:	691b      	ldr	r3, [r3, #16]
 801764c:	7d1b      	ldrb	r3, [r3, #20]
 801764e:	4618      	mov	r0, r3
 8017650:	f7ff fef0 	bl	8017434 <IsListEmpty>
 8017654:	4603      	mov	r3, r0
 8017656:	f083 0301 	eor.w	r3, r3, #1
 801765a:	b2db      	uxtb	r3, r3
 801765c:	2b00      	cmp	r3, #0
 801765e:	d011      	beq.n	8017684 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8017660:	4b0a      	ldr	r3, [pc, #40]	; (801768c <LoRaMacConfirmQueueSetStatus+0x58>)
 8017662:	6859      	ldr	r1, [r3, #4]
 8017664:	4b09      	ldr	r3, [pc, #36]	; (801768c <LoRaMacConfirmQueueSetStatus+0x58>)
 8017666:	689a      	ldr	r2, [r3, #8]
 8017668:	79bb      	ldrb	r3, [r7, #6]
 801766a:	4618      	mov	r0, r3
 801766c:	f7ff ff02 	bl	8017474 <GetElement>
 8017670:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8017672:	68fb      	ldr	r3, [r7, #12]
 8017674:	2b00      	cmp	r3, #0
 8017676:	d005      	beq.n	8017684 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8017678:	68fb      	ldr	r3, [r7, #12]
 801767a:	79fa      	ldrb	r2, [r7, #7]
 801767c:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 801767e:	68fb      	ldr	r3, [r7, #12]
 8017680:	2201      	movs	r2, #1
 8017682:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8017684:	bf00      	nop
 8017686:	3710      	adds	r7, #16
 8017688:	46bd      	mov	sp, r7
 801768a:	bd80      	pop	{r7, pc}
 801768c:	20001120 	.word	0x20001120

08017690 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8017690:	b580      	push	{r7, lr}
 8017692:	b084      	sub	sp, #16
 8017694:	af00      	add	r7, sp, #0
 8017696:	4603      	mov	r3, r0
 8017698:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 801769a:	2300      	movs	r3, #0
 801769c:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 801769e:	4b10      	ldr	r3, [pc, #64]	; (80176e0 <LoRaMacConfirmQueueGetStatus+0x50>)
 80176a0:	691b      	ldr	r3, [r3, #16]
 80176a2:	7d1b      	ldrb	r3, [r3, #20]
 80176a4:	4618      	mov	r0, r3
 80176a6:	f7ff fec5 	bl	8017434 <IsListEmpty>
 80176aa:	4603      	mov	r3, r0
 80176ac:	f083 0301 	eor.w	r3, r3, #1
 80176b0:	b2db      	uxtb	r3, r3
 80176b2:	2b00      	cmp	r3, #0
 80176b4:	d00e      	beq.n	80176d4 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80176b6:	4b0a      	ldr	r3, [pc, #40]	; (80176e0 <LoRaMacConfirmQueueGetStatus+0x50>)
 80176b8:	6859      	ldr	r1, [r3, #4]
 80176ba:	4b09      	ldr	r3, [pc, #36]	; (80176e0 <LoRaMacConfirmQueueGetStatus+0x50>)
 80176bc:	689a      	ldr	r2, [r3, #8]
 80176be:	79fb      	ldrb	r3, [r7, #7]
 80176c0:	4618      	mov	r0, r3
 80176c2:	f7ff fed7 	bl	8017474 <GetElement>
 80176c6:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 80176c8:	68fb      	ldr	r3, [r7, #12]
 80176ca:	2b00      	cmp	r3, #0
 80176cc:	d002      	beq.n	80176d4 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 80176ce:	68fb      	ldr	r3, [r7, #12]
 80176d0:	785b      	ldrb	r3, [r3, #1]
 80176d2:	e000      	b.n	80176d6 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 80176d4:	2301      	movs	r3, #1
}
 80176d6:	4618      	mov	r0, r3
 80176d8:	3710      	adds	r7, #16
 80176da:	46bd      	mov	sp, r7
 80176dc:	bd80      	pop	{r7, pc}
 80176de:	bf00      	nop
 80176e0:	20001120 	.word	0x20001120

080176e4 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 80176e4:	b580      	push	{r7, lr}
 80176e6:	b084      	sub	sp, #16
 80176e8:	af00      	add	r7, sp, #0
 80176ea:	4603      	mov	r3, r0
 80176ec:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 80176ee:	4b16      	ldr	r3, [pc, #88]	; (8017748 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80176f0:	685b      	ldr	r3, [r3, #4]
 80176f2:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 80176f4:	4b14      	ldr	r3, [pc, #80]	; (8017748 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80176f6:	691b      	ldr	r3, [r3, #16]
 80176f8:	79fa      	ldrb	r2, [r7, #7]
 80176fa:	755a      	strb	r2, [r3, #21]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 80176fc:	4b12      	ldr	r3, [pc, #72]	; (8017748 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80176fe:	691b      	ldr	r3, [r3, #16]
 8017700:	7d1b      	ldrb	r3, [r3, #20]
 8017702:	4618      	mov	r0, r3
 8017704:	f7ff fe96 	bl	8017434 <IsListEmpty>
 8017708:	4603      	mov	r3, r0
 801770a:	f083 0301 	eor.w	r3, r3, #1
 801770e:	b2db      	uxtb	r3, r3
 8017710:	2b00      	cmp	r3, #0
 8017712:	d015      	beq.n	8017740 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8017714:	68fb      	ldr	r3, [r7, #12]
 8017716:	79fa      	ldrb	r2, [r7, #7]
 8017718:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 801771a:	68fb      	ldr	r3, [r7, #12]
 801771c:	78db      	ldrb	r3, [r3, #3]
 801771e:	f083 0301 	eor.w	r3, r3, #1
 8017722:	b2db      	uxtb	r3, r3
 8017724:	2b00      	cmp	r3, #0
 8017726:	d002      	beq.n	801772e <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8017728:	68fb      	ldr	r3, [r7, #12]
 801772a:	2201      	movs	r2, #1
 801772c:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 801772e:	68f8      	ldr	r0, [r7, #12]
 8017730:	f7ff fe66 	bl	8017400 <IncreaseBufferPointer>
 8017734:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8017736:	4b04      	ldr	r3, [pc, #16]	; (8017748 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8017738:	689b      	ldr	r3, [r3, #8]
 801773a:	68fa      	ldr	r2, [r7, #12]
 801773c:	429a      	cmp	r2, r3
 801773e:	d1e9      	bne.n	8017714 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8017740:	bf00      	nop
 8017742:	3710      	adds	r7, #16
 8017744:	46bd      	mov	sp, r7
 8017746:	bd80      	pop	{r7, pc}
 8017748:	20001120 	.word	0x20001120

0801774c <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 801774c:	b580      	push	{r7, lr}
 801774e:	b082      	sub	sp, #8
 8017750:	af00      	add	r7, sp, #0
 8017752:	4603      	mov	r3, r0
 8017754:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8017756:	4b09      	ldr	r3, [pc, #36]	; (801777c <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8017758:	6859      	ldr	r1, [r3, #4]
 801775a:	4b08      	ldr	r3, [pc, #32]	; (801777c <LoRaMacConfirmQueueIsCmdActive+0x30>)
 801775c:	689a      	ldr	r2, [r3, #8]
 801775e:	79fb      	ldrb	r3, [r7, #7]
 8017760:	4618      	mov	r0, r3
 8017762:	f7ff fe87 	bl	8017474 <GetElement>
 8017766:	4603      	mov	r3, r0
 8017768:	2b00      	cmp	r3, #0
 801776a:	d001      	beq.n	8017770 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 801776c:	2301      	movs	r3, #1
 801776e:	e000      	b.n	8017772 <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8017770:	2300      	movs	r3, #0
}
 8017772:	4618      	mov	r0, r3
 8017774:	3708      	adds	r7, #8
 8017776:	46bd      	mov	sp, r7
 8017778:	bd80      	pop	{r7, pc}
 801777a:	bf00      	nop
 801777c:	20001120 	.word	0x20001120

08017780 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8017780:	b580      	push	{r7, lr}
 8017782:	b084      	sub	sp, #16
 8017784:	af00      	add	r7, sp, #0
 8017786:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8017788:	4b22      	ldr	r3, [pc, #136]	; (8017814 <LoRaMacConfirmQueueHandleCb+0x94>)
 801778a:	691b      	ldr	r3, [r3, #16]
 801778c:	7d1b      	ldrb	r3, [r3, #20]
 801778e:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8017790:	2300      	movs	r3, #0
 8017792:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 8017794:	2300      	movs	r3, #0
 8017796:	73fb      	strb	r3, [r7, #15]
 8017798:	e032      	b.n	8017800 <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 801779a:	4b1e      	ldr	r3, [pc, #120]	; (8017814 <LoRaMacConfirmQueueHandleCb+0x94>)
 801779c:	685b      	ldr	r3, [r3, #4]
 801779e:	781a      	ldrb	r2, [r3, #0]
 80177a0:	687b      	ldr	r3, [r7, #4]
 80177a2:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 80177a4:	4b1b      	ldr	r3, [pc, #108]	; (8017814 <LoRaMacConfirmQueueHandleCb+0x94>)
 80177a6:	685b      	ldr	r3, [r3, #4]
 80177a8:	785a      	ldrb	r2, [r3, #1]
 80177aa:	687b      	ldr	r3, [r7, #4]
 80177ac:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 80177ae:	4b19      	ldr	r3, [pc, #100]	; (8017814 <LoRaMacConfirmQueueHandleCb+0x94>)
 80177b0:	685b      	ldr	r3, [r3, #4]
 80177b2:	789b      	ldrb	r3, [r3, #2]
 80177b4:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 80177b6:	7b7b      	ldrb	r3, [r7, #13]
 80177b8:	2b00      	cmp	r3, #0
 80177ba:	d005      	beq.n	80177c8 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 80177bc:	4b15      	ldr	r3, [pc, #84]	; (8017814 <LoRaMacConfirmQueueHandleCb+0x94>)
 80177be:	681b      	ldr	r3, [r3, #0]
 80177c0:	689b      	ldr	r3, [r3, #8]
 80177c2:	6878      	ldr	r0, [r7, #4]
 80177c4:	4798      	blx	r3
 80177c6:	e00b      	b.n	80177e0 <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 80177c8:	4b12      	ldr	r3, [pc, #72]	; (8017814 <LoRaMacConfirmQueueHandleCb+0x94>)
 80177ca:	685b      	ldr	r3, [r3, #4]
 80177cc:	781b      	ldrb	r3, [r3, #0]
 80177ce:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 80177d0:	4b10      	ldr	r3, [pc, #64]	; (8017814 <LoRaMacConfirmQueueHandleCb+0x94>)
 80177d2:	685b      	ldr	r3, [r3, #4]
 80177d4:	785b      	ldrb	r3, [r3, #1]
 80177d6:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 80177d8:	4b0e      	ldr	r3, [pc, #56]	; (8017814 <LoRaMacConfirmQueueHandleCb+0x94>)
 80177da:	685b      	ldr	r3, [r3, #4]
 80177dc:	78db      	ldrb	r3, [r3, #3]
 80177de:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 80177e0:	f7ff ff08 	bl	80175f4 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 80177e4:	7b7b      	ldrb	r3, [r7, #13]
 80177e6:	f083 0301 	eor.w	r3, r3, #1
 80177ea:	b2db      	uxtb	r3, r3
 80177ec:	2b00      	cmp	r3, #0
 80177ee:	d004      	beq.n	80177fa <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 80177f0:	f107 0308 	add.w	r3, r7, #8
 80177f4:	4618      	mov	r0, r3
 80177f6:	f7ff fec5 	bl	8017584 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 80177fa:	7bfb      	ldrb	r3, [r7, #15]
 80177fc:	3301      	adds	r3, #1
 80177fe:	73fb      	strb	r3, [r7, #15]
 8017800:	7bfa      	ldrb	r2, [r7, #15]
 8017802:	7bbb      	ldrb	r3, [r7, #14]
 8017804:	429a      	cmp	r2, r3
 8017806:	d3c8      	bcc.n	801779a <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8017808:	bf00      	nop
 801780a:	bf00      	nop
 801780c:	3710      	adds	r7, #16
 801780e:	46bd      	mov	sp, r7
 8017810:	bd80      	pop	{r7, pc}
 8017812:	bf00      	nop
 8017814:	20001120 	.word	0x20001120

08017818 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8017818:	b480      	push	{r7}
 801781a:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 801781c:	4b03      	ldr	r3, [pc, #12]	; (801782c <LoRaMacConfirmQueueGetCnt+0x14>)
 801781e:	691b      	ldr	r3, [r3, #16]
 8017820:	7d1b      	ldrb	r3, [r3, #20]
}
 8017822:	4618      	mov	r0, r3
 8017824:	46bd      	mov	sp, r7
 8017826:	bc80      	pop	{r7}
 8017828:	4770      	bx	lr
 801782a:	bf00      	nop
 801782c:	20001120 	.word	0x20001120

08017830 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8017830:	b580      	push	{r7, lr}
 8017832:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8017834:	4b06      	ldr	r3, [pc, #24]	; (8017850 <LoRaMacConfirmQueueIsFull+0x20>)
 8017836:	691b      	ldr	r3, [r3, #16]
 8017838:	7d1b      	ldrb	r3, [r3, #20]
 801783a:	4618      	mov	r0, r3
 801783c:	f7ff fe0a 	bl	8017454 <IsListFull>
 8017840:	4603      	mov	r3, r0
 8017842:	2b00      	cmp	r3, #0
 8017844:	d001      	beq.n	801784a <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8017846:	2301      	movs	r3, #1
 8017848:	e000      	b.n	801784c <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 801784a:	2300      	movs	r3, #0
    }
}
 801784c:	4618      	mov	r0, r3
 801784e:	bd80      	pop	{r7, pc}
 8017850:	20001120 	.word	0x20001120

08017854 <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8017854:	b580      	push	{r7, lr}
 8017856:	b08e      	sub	sp, #56	; 0x38
 8017858:	af00      	add	r7, sp, #0
 801785a:	60f8      	str	r0, [r7, #12]
 801785c:	607b      	str	r3, [r7, #4]
 801785e:	460b      	mov	r3, r1
 8017860:	817b      	strh	r3, [r7, #10]
 8017862:	4613      	mov	r3, r2
 8017864:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8017866:	68fb      	ldr	r3, [r7, #12]
 8017868:	2b00      	cmp	r3, #0
 801786a:	d101      	bne.n	8017870 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801786c:	230a      	movs	r3, #10
 801786e:	e087      	b.n	8017980 <PayloadEncrypt+0x12c>
    }

    uint8_t bufferIndex = 0;
 8017870:	2300      	movs	r3, #0
 8017872:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 8017876:	2301      	movs	r3, #1
 8017878:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 801787a:	2300      	movs	r3, #0
 801787c:	623b      	str	r3, [r7, #32]
 801787e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8017882:	2200      	movs	r2, #0
 8017884:	601a      	str	r2, [r3, #0]
 8017886:	605a      	str	r2, [r3, #4]
 8017888:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 801788a:	2300      	movs	r3, #0
 801788c:	613b      	str	r3, [r7, #16]
 801788e:	f107 0314 	add.w	r3, r7, #20
 8017892:	2200      	movs	r2, #0
 8017894:	601a      	str	r2, [r3, #0]
 8017896:	605a      	str	r2, [r3, #4]
 8017898:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 801789a:	2301      	movs	r3, #1
 801789c:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 801789e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80178a2:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 80178a4:	687b      	ldr	r3, [r7, #4]
 80178a6:	b2db      	uxtb	r3, r3
 80178a8:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 80178aa:	687b      	ldr	r3, [r7, #4]
 80178ac:	0a1b      	lsrs	r3, r3, #8
 80178ae:	b2db      	uxtb	r3, r3
 80178b0:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 80178b2:	687b      	ldr	r3, [r7, #4]
 80178b4:	0c1b      	lsrs	r3, r3, #16
 80178b6:	b2db      	uxtb	r3, r3
 80178b8:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 80178ba:	687b      	ldr	r3, [r7, #4]
 80178bc:	0e1b      	lsrs	r3, r3, #24
 80178be:	b2db      	uxtb	r3, r3
 80178c0:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 80178c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80178c4:	b2db      	uxtb	r3, r3
 80178c6:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 80178c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80178ca:	0a1b      	lsrs	r3, r3, #8
 80178cc:	b2db      	uxtb	r3, r3
 80178ce:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 80178d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80178d2:	0c1b      	lsrs	r3, r3, #16
 80178d4:	b2db      	uxtb	r3, r3
 80178d6:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 80178d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80178da:	0e1b      	lsrs	r3, r3, #24
 80178dc:	b2db      	uxtb	r3, r3
 80178de:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 80178e0:	e049      	b.n	8017976 <PayloadEncrypt+0x122>
    {
        aBlock[15] = ctr & 0xFF;
 80178e2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80178e4:	b2db      	uxtb	r3, r3
 80178e6:	77fb      	strb	r3, [r7, #31]
        ctr++;
 80178e8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80178ea:	3301      	adds	r3, #1
 80178ec:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 80178ee:	f107 0320 	add.w	r3, r7, #32
 80178f2:	7a7a      	ldrb	r2, [r7, #9]
 80178f4:	f107 0010 	add.w	r0, r7, #16
 80178f8:	2110      	movs	r1, #16
 80178fa:	f7f9 f81e 	bl	801093a <SecureElementAesEncrypt>
 80178fe:	4603      	mov	r3, r0
 8017900:	2b00      	cmp	r3, #0
 8017902:	d001      	beq.n	8017908 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8017904:	230f      	movs	r3, #15
 8017906:	e03b      	b.n	8017980 <PayloadEncrypt+0x12c>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8017908:	2300      	movs	r3, #0
 801790a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801790e:	e01f      	b.n	8017950 <PayloadEncrypt+0xfc>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8017910:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8017914:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8017918:	4413      	add	r3, r2
 801791a:	461a      	mov	r2, r3
 801791c:	68fb      	ldr	r3, [r7, #12]
 801791e:	4413      	add	r3, r2
 8017920:	7819      	ldrb	r1, [r3, #0]
 8017922:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8017926:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801792a:	4413      	add	r3, r2
 801792c:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8017930:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 8017934:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8017938:	4403      	add	r3, r0
 801793a:	4618      	mov	r0, r3
 801793c:	68fb      	ldr	r3, [r7, #12]
 801793e:	4403      	add	r3, r0
 8017940:	404a      	eors	r2, r1
 8017942:	b2d2      	uxtb	r2, r2
 8017944:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8017946:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801794a:	3301      	adds	r3, #1
 801794c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8017950:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8017954:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8017958:	2a10      	cmp	r2, #16
 801795a:	bfa8      	it	ge
 801795c:	2210      	movge	r2, #16
 801795e:	b212      	sxth	r2, r2
 8017960:	4293      	cmp	r3, r2
 8017962:	dbd5      	blt.n	8017910 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 8017964:	897b      	ldrh	r3, [r7, #10]
 8017966:	3b10      	subs	r3, #16
 8017968:	b29b      	uxth	r3, r3
 801796a:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 801796c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8017970:	3310      	adds	r3, #16
 8017972:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 8017976:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801797a:	2b00      	cmp	r3, #0
 801797c:	dcb1      	bgt.n	80178e2 <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801797e:	2300      	movs	r3, #0
}
 8017980:	4618      	mov	r0, r3
 8017982:	3738      	adds	r7, #56	; 0x38
 8017984:	46bd      	mov	sp, r7
 8017986:	bd80      	pop	{r7, pc}

08017988 <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8017988:	b490      	push	{r4, r7}
 801798a:	b082      	sub	sp, #8
 801798c:	af00      	add	r7, sp, #0
 801798e:	4604      	mov	r4, r0
 8017990:	4608      	mov	r0, r1
 8017992:	4611      	mov	r1, r2
 8017994:	461a      	mov	r2, r3
 8017996:	4623      	mov	r3, r4
 8017998:	80fb      	strh	r3, [r7, #6]
 801799a:	4603      	mov	r3, r0
 801799c:	717b      	strb	r3, [r7, #5]
 801799e:	460b      	mov	r3, r1
 80179a0:	713b      	strb	r3, [r7, #4]
 80179a2:	4613      	mov	r3, r2
 80179a4:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 80179a6:	69bb      	ldr	r3, [r7, #24]
 80179a8:	2b00      	cmp	r3, #0
 80179aa:	d101      	bne.n	80179b0 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80179ac:	230a      	movs	r3, #10
 80179ae:	e04e      	b.n	8017a4e <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 80179b0:	69bb      	ldr	r3, [r7, #24]
 80179b2:	2249      	movs	r2, #73	; 0x49
 80179b4:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
/* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 80179b6:	69bb      	ldr	r3, [r7, #24]
 80179b8:	3301      	adds	r3, #1
 80179ba:	2200      	movs	r2, #0
 80179bc:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 80179be:	69bb      	ldr	r3, [r7, #24]
 80179c0:	3302      	adds	r3, #2
 80179c2:	2200      	movs	r2, #0
 80179c4:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 80179c6:	69bb      	ldr	r3, [r7, #24]
 80179c8:	3303      	adds	r3, #3
 80179ca:	2200      	movs	r2, #0
 80179cc:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 80179ce:	69bb      	ldr	r3, [r7, #24]
 80179d0:	3304      	adds	r3, #4
 80179d2:	2200      	movs	r2, #0
 80179d4:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 80179d6:	69bb      	ldr	r3, [r7, #24]
 80179d8:	3305      	adds	r3, #5
 80179da:	78fa      	ldrb	r2, [r7, #3]
 80179dc:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 80179de:	69bb      	ldr	r3, [r7, #24]
 80179e0:	3306      	adds	r3, #6
 80179e2:	693a      	ldr	r2, [r7, #16]
 80179e4:	b2d2      	uxtb	r2, r2
 80179e6:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 80179e8:	693b      	ldr	r3, [r7, #16]
 80179ea:	0a1a      	lsrs	r2, r3, #8
 80179ec:	69bb      	ldr	r3, [r7, #24]
 80179ee:	3307      	adds	r3, #7
 80179f0:	b2d2      	uxtb	r2, r2
 80179f2:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 80179f4:	693b      	ldr	r3, [r7, #16]
 80179f6:	0c1a      	lsrs	r2, r3, #16
 80179f8:	69bb      	ldr	r3, [r7, #24]
 80179fa:	3308      	adds	r3, #8
 80179fc:	b2d2      	uxtb	r2, r2
 80179fe:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8017a00:	693b      	ldr	r3, [r7, #16]
 8017a02:	0e1a      	lsrs	r2, r3, #24
 8017a04:	69bb      	ldr	r3, [r7, #24]
 8017a06:	3309      	adds	r3, #9
 8017a08:	b2d2      	uxtb	r2, r2
 8017a0a:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8017a0c:	69bb      	ldr	r3, [r7, #24]
 8017a0e:	330a      	adds	r3, #10
 8017a10:	697a      	ldr	r2, [r7, #20]
 8017a12:	b2d2      	uxtb	r2, r2
 8017a14:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8017a16:	697b      	ldr	r3, [r7, #20]
 8017a18:	0a1a      	lsrs	r2, r3, #8
 8017a1a:	69bb      	ldr	r3, [r7, #24]
 8017a1c:	330b      	adds	r3, #11
 8017a1e:	b2d2      	uxtb	r2, r2
 8017a20:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 8017a22:	697b      	ldr	r3, [r7, #20]
 8017a24:	0c1a      	lsrs	r2, r3, #16
 8017a26:	69bb      	ldr	r3, [r7, #24]
 8017a28:	330c      	adds	r3, #12
 8017a2a:	b2d2      	uxtb	r2, r2
 8017a2c:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8017a2e:	697b      	ldr	r3, [r7, #20]
 8017a30:	0e1a      	lsrs	r2, r3, #24
 8017a32:	69bb      	ldr	r3, [r7, #24]
 8017a34:	330d      	adds	r3, #13
 8017a36:	b2d2      	uxtb	r2, r2
 8017a38:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8017a3a:	69bb      	ldr	r3, [r7, #24]
 8017a3c:	330e      	adds	r3, #14
 8017a3e:	2200      	movs	r2, #0
 8017a40:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 8017a42:	69bb      	ldr	r3, [r7, #24]
 8017a44:	330f      	adds	r3, #15
 8017a46:	88fa      	ldrh	r2, [r7, #6]
 8017a48:	b2d2      	uxtb	r2, r2
 8017a4a:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8017a4c:	2300      	movs	r3, #0
}
 8017a4e:	4618      	mov	r0, r3
 8017a50:	3708      	adds	r7, #8
 8017a52:	46bd      	mov	sp, r7
 8017a54:	bc90      	pop	{r4, r7}
 8017a56:	4770      	bx	lr

08017a58 <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 8017a58:	b590      	push	{r4, r7, lr}
 8017a5a:	b08b      	sub	sp, #44	; 0x2c
 8017a5c:	af04      	add	r7, sp, #16
 8017a5e:	6078      	str	r0, [r7, #4]
 8017a60:	4608      	mov	r0, r1
 8017a62:	4611      	mov	r1, r2
 8017a64:	461a      	mov	r2, r3
 8017a66:	4603      	mov	r3, r0
 8017a68:	807b      	strh	r3, [r7, #2]
 8017a6a:	460b      	mov	r3, r1
 8017a6c:	707b      	strb	r3, [r7, #1]
 8017a6e:	4613      	mov	r3, r2
 8017a70:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8017a72:	687b      	ldr	r3, [r7, #4]
 8017a74:	2b00      	cmp	r3, #0
 8017a76:	d002      	beq.n	8017a7e <ComputeCmacB0+0x26>
 8017a78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017a7a:	2b00      	cmp	r3, #0
 8017a7c:	d101      	bne.n	8017a82 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017a7e:	230a      	movs	r3, #10
 8017a80:	e024      	b.n	8017acc <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8017a82:	887b      	ldrh	r3, [r7, #2]
 8017a84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017a88:	d901      	bls.n	8017a8e <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8017a8a:	230e      	movs	r3, #14
 8017a8c:	e01e      	b.n	8017acc <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8017a8e:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8017a92:	783a      	ldrb	r2, [r7, #0]
 8017a94:	7879      	ldrb	r1, [r7, #1]
 8017a96:	8878      	ldrh	r0, [r7, #2]
 8017a98:	f107 0308 	add.w	r3, r7, #8
 8017a9c:	9302      	str	r3, [sp, #8]
 8017a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017aa0:	9301      	str	r3, [sp, #4]
 8017aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017aa4:	9300      	str	r3, [sp, #0]
 8017aa6:	4623      	mov	r3, r4
 8017aa8:	f7ff ff6e 	bl	8017988 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8017aac:	7879      	ldrb	r1, [r7, #1]
 8017aae:	887a      	ldrh	r2, [r7, #2]
 8017ab0:	f107 0008 	add.w	r0, r7, #8
 8017ab4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017ab6:	9300      	str	r3, [sp, #0]
 8017ab8:	460b      	mov	r3, r1
 8017aba:	6879      	ldr	r1, [r7, #4]
 8017abc:	f7f8 fef0 	bl	80108a0 <SecureElementComputeAesCmac>
 8017ac0:	4603      	mov	r3, r0
 8017ac2:	2b00      	cmp	r3, #0
 8017ac4:	d001      	beq.n	8017aca <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8017ac6:	230f      	movs	r3, #15
 8017ac8:	e000      	b.n	8017acc <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8017aca:	2300      	movs	r3, #0
}
 8017acc:	4618      	mov	r0, r3
 8017ace:	371c      	adds	r7, #28
 8017ad0:	46bd      	mov	sp, r7
 8017ad2:	bd90      	pop	{r4, r7, pc}

08017ad4 <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8017ad4:	b590      	push	{r4, r7, lr}
 8017ad6:	b0cd      	sub	sp, #308	; 0x134
 8017ad8:	af04      	add	r7, sp, #16
 8017ada:	1d3c      	adds	r4, r7, #4
 8017adc:	6020      	str	r0, [r4, #0]
 8017ade:	460c      	mov	r4, r1
 8017ae0:	4610      	mov	r0, r2
 8017ae2:	4619      	mov	r1, r3
 8017ae4:	1cbb      	adds	r3, r7, #2
 8017ae6:	4622      	mov	r2, r4
 8017ae8:	801a      	strh	r2, [r3, #0]
 8017aea:	1c7b      	adds	r3, r7, #1
 8017aec:	4602      	mov	r2, r0
 8017aee:	701a      	strb	r2, [r3, #0]
 8017af0:	463b      	mov	r3, r7
 8017af2:	460a      	mov	r2, r1
 8017af4:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 8017af6:	1d3b      	adds	r3, r7, #4
 8017af8:	681b      	ldr	r3, [r3, #0]
 8017afa:	2b00      	cmp	r3, #0
 8017afc:	d101      	bne.n	8017b02 <VerifyCmacB0+0x2e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017afe:	230a      	movs	r3, #10
 8017b00:	e04b      	b.n	8017b9a <VerifyCmacB0+0xc6>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8017b02:	1cbb      	adds	r3, r7, #2
 8017b04:	881b      	ldrh	r3, [r3, #0]
 8017b06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017b0a:	d901      	bls.n	8017b10 <VerifyCmacB0+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8017b0c:	230e      	movs	r3, #14
 8017b0e:	e044      	b.n	8017b9a <VerifyCmacB0+0xc6>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 8017b10:	f107 030c 	add.w	r3, r7, #12
 8017b14:	f44f 7288 	mov.w	r2, #272	; 0x110
 8017b18:	2100      	movs	r1, #0
 8017b1a:	4618      	mov	r0, r3
 8017b1c:	f004 fde4 	bl	801c6e8 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8017b20:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 8017b24:	463b      	mov	r3, r7
 8017b26:	781a      	ldrb	r2, [r3, #0]
 8017b28:	1c7b      	adds	r3, r7, #1
 8017b2a:	7819      	ldrb	r1, [r3, #0]
 8017b2c:	1cbb      	adds	r3, r7, #2
 8017b2e:	8818      	ldrh	r0, [r3, #0]
 8017b30:	f107 030c 	add.w	r3, r7, #12
 8017b34:	9302      	str	r3, [sp, #8]
 8017b36:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8017b3a:	9301      	str	r3, [sp, #4]
 8017b3c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8017b40:	9300      	str	r3, [sp, #0]
 8017b42:	4623      	mov	r3, r4
 8017b44:	f7ff ff20 	bl	8017988 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8017b48:	f107 030c 	add.w	r3, r7, #12
 8017b4c:	3310      	adds	r3, #16
 8017b4e:	1cba      	adds	r2, r7, #2
 8017b50:	8812      	ldrh	r2, [r2, #0]
 8017b52:	1d39      	adds	r1, r7, #4
 8017b54:	6809      	ldr	r1, [r1, #0]
 8017b56:	4618      	mov	r0, r3
 8017b58:	f004 fd8b 	bl	801c672 <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8017b5c:	2306      	movs	r3, #6
 8017b5e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8017b62:	1cbb      	adds	r3, r7, #2
 8017b64:	881b      	ldrh	r3, [r3, #0]
 8017b66:	3310      	adds	r3, #16
 8017b68:	b299      	uxth	r1, r3
 8017b6a:	1c7b      	adds	r3, r7, #1
 8017b6c:	781b      	ldrb	r3, [r3, #0]
 8017b6e:	f107 000c 	add.w	r0, r7, #12
 8017b72:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8017b76:	f7f8 feb1 	bl	80108dc <SecureElementVerifyAesCmac>
 8017b7a:	4603      	mov	r3, r0
 8017b7c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8017b80:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8017b84:	2b00      	cmp	r3, #0
 8017b86:	d101      	bne.n	8017b8c <VerifyCmacB0+0xb8>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8017b88:	2300      	movs	r3, #0
 8017b8a:	e006      	b.n	8017b9a <VerifyCmacB0+0xc6>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8017b8c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8017b90:	2b01      	cmp	r3, #1
 8017b92:	d101      	bne.n	8017b98 <VerifyCmacB0+0xc4>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8017b94:	2301      	movs	r3, #1
 8017b96:	e000      	b.n	8017b9a <VerifyCmacB0+0xc6>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8017b98:	230f      	movs	r3, #15
}
 8017b9a:	4618      	mov	r0, r3
 8017b9c:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8017ba0:	46bd      	mov	sp, r7
 8017ba2:	bd90      	pop	{r4, r7, pc}

08017ba4 <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8017ba4:	b480      	push	{r7}
 8017ba6:	b085      	sub	sp, #20
 8017ba8:	af00      	add	r7, sp, #0
 8017baa:	4603      	mov	r3, r0
 8017bac:	6039      	str	r1, [r7, #0]
 8017bae:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8017bb0:	2300      	movs	r3, #0
 8017bb2:	73fb      	strb	r3, [r7, #15]
 8017bb4:	e011      	b.n	8017bda <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8017bb6:	7bfb      	ldrb	r3, [r7, #15]
 8017bb8:	4a0c      	ldr	r2, [pc, #48]	; (8017bec <GetKeyAddrItem+0x48>)
 8017bba:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8017bbe:	79fa      	ldrb	r2, [r7, #7]
 8017bc0:	429a      	cmp	r2, r3
 8017bc2:	d107      	bne.n	8017bd4 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8017bc4:	7bfb      	ldrb	r3, [r7, #15]
 8017bc6:	009b      	lsls	r3, r3, #2
 8017bc8:	4a08      	ldr	r2, [pc, #32]	; (8017bec <GetKeyAddrItem+0x48>)
 8017bca:	441a      	add	r2, r3
 8017bcc:	683b      	ldr	r3, [r7, #0]
 8017bce:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8017bd0:	2300      	movs	r3, #0
 8017bd2:	e006      	b.n	8017be2 <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8017bd4:	7bfb      	ldrb	r3, [r7, #15]
 8017bd6:	3301      	adds	r3, #1
 8017bd8:	73fb      	strb	r3, [r7, #15]
 8017bda:	7bfb      	ldrb	r3, [r7, #15]
 8017bdc:	2b01      	cmp	r3, #1
 8017bde:	d9ea      	bls.n	8017bb6 <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8017be0:	230c      	movs	r3, #12
}
 8017be2:	4618      	mov	r0, r3
 8017be4:	3714      	adds	r7, #20
 8017be6:	46bd      	mov	sp, r7
 8017be8:	bc80      	pop	{r7}
 8017bea:	4770      	bx	lr
 8017bec:	200001ac 	.word	0x200001ac

08017bf0 <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint8_t* joinNonce, uint8_t* netID, uint8_t* devNonce )
{
 8017bf0:	b580      	push	{r7, lr}
 8017bf2:	b088      	sub	sp, #32
 8017bf4:	af00      	add	r7, sp, #0
 8017bf6:	60b9      	str	r1, [r7, #8]
 8017bf8:	607a      	str	r2, [r7, #4]
 8017bfa:	603b      	str	r3, [r7, #0]
 8017bfc:	4603      	mov	r3, r0
 8017bfe:	73fb      	strb	r3, [r7, #15]
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 8017c00:	68bb      	ldr	r3, [r7, #8]
 8017c02:	2b00      	cmp	r3, #0
 8017c04:	d005      	beq.n	8017c12 <DeriveSessionKey10x+0x22>
 8017c06:	687b      	ldr	r3, [r7, #4]
 8017c08:	2b00      	cmp	r3, #0
 8017c0a:	d002      	beq.n	8017c12 <DeriveSessionKey10x+0x22>
 8017c0c:	683b      	ldr	r3, [r7, #0]
 8017c0e:	2b00      	cmp	r3, #0
 8017c10:	d101      	bne.n	8017c16 <DeriveSessionKey10x+0x26>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017c12:	230a      	movs	r3, #10
 8017c14:	e03c      	b.n	8017c90 <DeriveSessionKey10x+0xa0>
    }

    uint8_t compBase[16] = { 0 };
 8017c16:	2300      	movs	r3, #0
 8017c18:	613b      	str	r3, [r7, #16]
 8017c1a:	f107 0314 	add.w	r3, r7, #20
 8017c1e:	2200      	movs	r2, #0
 8017c20:	601a      	str	r2, [r3, #0]
 8017c22:	605a      	str	r2, [r3, #4]
 8017c24:	609a      	str	r2, [r3, #8]

    switch( keyID )
 8017c26:	7bfb      	ldrb	r3, [r7, #15]
 8017c28:	2b02      	cmp	r3, #2
 8017c2a:	d002      	beq.n	8017c32 <DeriveSessionKey10x+0x42>
 8017c2c:	2b03      	cmp	r3, #3
 8017c2e:	d003      	beq.n	8017c38 <DeriveSessionKey10x+0x48>
 8017c30:	e005      	b.n	8017c3e <DeriveSessionKey10x+0x4e>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 8017c32:	2301      	movs	r3, #1
 8017c34:	743b      	strb	r3, [r7, #16]
            break;
 8017c36:	e004      	b.n	8017c42 <DeriveSessionKey10x+0x52>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8017c38:	2302      	movs	r3, #2
 8017c3a:	743b      	strb	r3, [r7, #16]
            break;
 8017c3c:	e001      	b.n	8017c42 <DeriveSessionKey10x+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8017c3e:	230b      	movs	r3, #11
 8017c40:	e026      	b.n	8017c90 <DeriveSessionKey10x+0xa0>
    }

    memcpy1( compBase + 1, joinNonce, 3 );
 8017c42:	f107 0310 	add.w	r3, r7, #16
 8017c46:	3301      	adds	r3, #1
 8017c48:	2203      	movs	r2, #3
 8017c4a:	68b9      	ldr	r1, [r7, #8]
 8017c4c:	4618      	mov	r0, r3
 8017c4e:	f004 fd10 	bl	801c672 <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 8017c52:	f107 0310 	add.w	r3, r7, #16
 8017c56:	3304      	adds	r3, #4
 8017c58:	2203      	movs	r2, #3
 8017c5a:	6879      	ldr	r1, [r7, #4]
 8017c5c:	4618      	mov	r0, r3
 8017c5e:	f004 fd08 	bl	801c672 <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 8017c62:	f107 0310 	add.w	r3, r7, #16
 8017c66:	3307      	adds	r3, #7
 8017c68:	2202      	movs	r2, #2
 8017c6a:	6839      	ldr	r1, [r7, #0]
 8017c6c:	4618      	mov	r0, r3
 8017c6e:	f004 fd00 	bl	801c672 <memcpy1>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8017c72:	4b09      	ldr	r3, [pc, #36]	; (8017c98 <DeriveSessionKey10x+0xa8>)
 8017c74:	6818      	ldr	r0, [r3, #0]
 8017c76:	7bfb      	ldrb	r3, [r7, #15]
 8017c78:	f107 0110 	add.w	r1, r7, #16
 8017c7c:	2201      	movs	r2, #1
 8017c7e:	6800      	ldr	r0, [r0, #0]
 8017c80:	f7f8 febc 	bl	80109fc <SecureElementDeriveAndStoreKey>
 8017c84:	4603      	mov	r3, r0
 8017c86:	2b00      	cmp	r3, #0
 8017c88:	d001      	beq.n	8017c8e <DeriveSessionKey10x+0x9e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8017c8a:	230f      	movs	r3, #15
 8017c8c:	e000      	b.n	8017c90 <DeriveSessionKey10x+0xa0>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8017c8e:	2300      	movs	r3, #0
}
 8017c90:	4618      	mov	r0, r3
 8017c92:	3720      	adds	r7, #32
 8017c94:	46bd      	mov	sp, r7
 8017c96:	bd80      	pop	{r7, pc}
 8017c98:	20001134 	.word	0x20001134

08017c9c <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8017c9c:	b480      	push	{r7}
 8017c9e:	b083      	sub	sp, #12
 8017ca0:	af00      	add	r7, sp, #0
 8017ca2:	4603      	mov	r3, r0
 8017ca4:	6039      	str	r1, [r7, #0]
 8017ca6:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8017ca8:	683b      	ldr	r3, [r7, #0]
 8017caa:	2b00      	cmp	r3, #0
 8017cac:	d101      	bne.n	8017cb2 <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017cae:	230a      	movs	r3, #10
 8017cb0:	e03b      	b.n	8017d2a <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 8017cb2:	79fb      	ldrb	r3, [r7, #7]
 8017cb4:	3b01      	subs	r3, #1
 8017cb6:	2b03      	cmp	r3, #3
 8017cb8:	d834      	bhi.n	8017d24 <GetLastFcntDown+0x88>
 8017cba:	a201      	add	r2, pc, #4	; (adr r2, 8017cc0 <GetLastFcntDown+0x24>)
 8017cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017cc0:	08017cd1 	.word	0x08017cd1
 8017cc4:	08017ce9 	.word	0x08017ce9
 8017cc8:	08017d01 	.word	0x08017d01
 8017ccc:	08017d19 	.word	0x08017d19
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8017cd0:	4b18      	ldr	r3, [pc, #96]	; (8017d34 <GetLastFcntDown+0x98>)
 8017cd2:	681b      	ldr	r3, [r3, #0]
 8017cd4:	691a      	ldr	r2, [r3, #16]
 8017cd6:	683b      	ldr	r3, [r7, #0]
 8017cd8:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8017cda:	4b16      	ldr	r3, [pc, #88]	; (8017d34 <GetLastFcntDown+0x98>)
 8017cdc:	681a      	ldr	r2, [r3, #0]
 8017cde:	4b15      	ldr	r3, [pc, #84]	; (8017d34 <GetLastFcntDown+0x98>)
 8017ce0:	681b      	ldr	r3, [r3, #0]
 8017ce2:	3210      	adds	r2, #16
 8017ce4:	621a      	str	r2, [r3, #32]
            break;
 8017ce6:	e01f      	b.n	8017d28 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8017ce8:	4b12      	ldr	r3, [pc, #72]	; (8017d34 <GetLastFcntDown+0x98>)
 8017cea:	681b      	ldr	r3, [r3, #0]
 8017cec:	695a      	ldr	r2, [r3, #20]
 8017cee:	683b      	ldr	r3, [r7, #0]
 8017cf0:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8017cf2:	4b10      	ldr	r3, [pc, #64]	; (8017d34 <GetLastFcntDown+0x98>)
 8017cf4:	681a      	ldr	r2, [r3, #0]
 8017cf6:	4b0f      	ldr	r3, [pc, #60]	; (8017d34 <GetLastFcntDown+0x98>)
 8017cf8:	681b      	ldr	r3, [r3, #0]
 8017cfa:	3214      	adds	r2, #20
 8017cfc:	621a      	str	r2, [r3, #32]
            break;
 8017cfe:	e013      	b.n	8017d28 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 8017d00:	4b0c      	ldr	r3, [pc, #48]	; (8017d34 <GetLastFcntDown+0x98>)
 8017d02:	681b      	ldr	r3, [r3, #0]
 8017d04:	699a      	ldr	r2, [r3, #24]
 8017d06:	683b      	ldr	r3, [r7, #0]
 8017d08:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8017d0a:	4b0a      	ldr	r3, [pc, #40]	; (8017d34 <GetLastFcntDown+0x98>)
 8017d0c:	681a      	ldr	r2, [r3, #0]
 8017d0e:	4b09      	ldr	r3, [pc, #36]	; (8017d34 <GetLastFcntDown+0x98>)
 8017d10:	681b      	ldr	r3, [r3, #0]
 8017d12:	3218      	adds	r2, #24
 8017d14:	621a      	str	r2, [r3, #32]
            break;
 8017d16:	e007      	b.n	8017d28 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8017d18:	4b06      	ldr	r3, [pc, #24]	; (8017d34 <GetLastFcntDown+0x98>)
 8017d1a:	681b      	ldr	r3, [r3, #0]
 8017d1c:	69da      	ldr	r2, [r3, #28]
 8017d1e:	683b      	ldr	r3, [r7, #0]
 8017d20:	601a      	str	r2, [r3, #0]
            break;
 8017d22:	e001      	b.n	8017d28 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8017d24:	2305      	movs	r3, #5
 8017d26:	e000      	b.n	8017d2a <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8017d28:	2300      	movs	r3, #0
}
 8017d2a:	4618      	mov	r0, r3
 8017d2c:	370c      	adds	r7, #12
 8017d2e:	46bd      	mov	sp, r7
 8017d30:	bc80      	pop	{r7}
 8017d32:	4770      	bx	lr
 8017d34:	20001134 	.word	0x20001134

08017d38 <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8017d38:	b580      	push	{r7, lr}
 8017d3a:	b084      	sub	sp, #16
 8017d3c:	af00      	add	r7, sp, #0
 8017d3e:	4603      	mov	r3, r0
 8017d40:	6039      	str	r1, [r7, #0]
 8017d42:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8017d44:	2300      	movs	r3, #0
 8017d46:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8017d48:	f107 020c 	add.w	r2, r7, #12
 8017d4c:	79fb      	ldrb	r3, [r7, #7]
 8017d4e:	4611      	mov	r1, r2
 8017d50:	4618      	mov	r0, r3
 8017d52:	f7ff ffa3 	bl	8017c9c <GetLastFcntDown>
 8017d56:	4603      	mov	r3, r0
 8017d58:	2b00      	cmp	r3, #0
 8017d5a:	d001      	beq.n	8017d60 <CheckFCntDown+0x28>
    {
        return false;
 8017d5c:	2300      	movs	r3, #0
 8017d5e:	e00a      	b.n	8017d76 <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8017d60:	68fb      	ldr	r3, [r7, #12]
 8017d62:	683a      	ldr	r2, [r7, #0]
 8017d64:	429a      	cmp	r2, r3
 8017d66:	d803      	bhi.n	8017d70 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 8017d68:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8017d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017d6e:	d101      	bne.n	8017d74 <CheckFCntDown+0x3c>
    {
        return true;
 8017d70:	2301      	movs	r3, #1
 8017d72:	e000      	b.n	8017d76 <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8017d74:	2300      	movs	r3, #0
    }
}
 8017d76:	4618      	mov	r0, r3
 8017d78:	3710      	adds	r7, #16
 8017d7a:	46bd      	mov	sp, r7
 8017d7c:	bd80      	pop	{r7, pc}
	...

08017d80 <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8017d80:	b580      	push	{r7, lr}
 8017d82:	b082      	sub	sp, #8
 8017d84:	af00      	add	r7, sp, #0
 8017d86:	4603      	mov	r3, r0
 8017d88:	6039      	str	r1, [r7, #0]
 8017d8a:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8017d8c:	79fb      	ldrb	r3, [r7, #7]
 8017d8e:	3b01      	subs	r3, #1
 8017d90:	2b03      	cmp	r3, #3
 8017d92:	d81f      	bhi.n	8017dd4 <UpdateFCntDown+0x54>
 8017d94:	a201      	add	r2, pc, #4	; (adr r2, 8017d9c <UpdateFCntDown+0x1c>)
 8017d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017d9a:	bf00      	nop
 8017d9c:	08017dad 	.word	0x08017dad
 8017da0:	08017db7 	.word	0x08017db7
 8017da4:	08017dc1 	.word	0x08017dc1
 8017da8:	08017dcb 	.word	0x08017dcb
    {
        case N_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 8017dac:	4b0d      	ldr	r3, [pc, #52]	; (8017de4 <UpdateFCntDown+0x64>)
 8017dae:	681b      	ldr	r3, [r3, #0]
 8017db0:	683a      	ldr	r2, [r7, #0]
 8017db2:	611a      	str	r2, [r3, #16]
            break;
 8017db4:	e00f      	b.n	8017dd6 <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 8017db6:	4b0b      	ldr	r3, [pc, #44]	; (8017de4 <UpdateFCntDown+0x64>)
 8017db8:	681b      	ldr	r3, [r3, #0]
 8017dba:	683a      	ldr	r2, [r7, #0]
 8017dbc:	615a      	str	r2, [r3, #20]
            break;
 8017dbe:	e00a      	b.n	8017dd6 <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 8017dc0:	4b08      	ldr	r3, [pc, #32]	; (8017de4 <UpdateFCntDown+0x64>)
 8017dc2:	681b      	ldr	r3, [r3, #0]
 8017dc4:	683a      	ldr	r2, [r7, #0]
 8017dc6:	619a      	str	r2, [r3, #24]
            break;
 8017dc8:	e005      	b.n	8017dd6 <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_0:
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 8017dca:	4b06      	ldr	r3, [pc, #24]	; (8017de4 <UpdateFCntDown+0x64>)
 8017dcc:	681b      	ldr	r3, [r3, #0]
 8017dce:	683a      	ldr	r2, [r7, #0]
 8017dd0:	61da      	str	r2, [r3, #28]
            break;
 8017dd2:	e000      	b.n	8017dd6 <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            break;
 8017dd4:	bf00      	nop
    }
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8017dd6:	4b03      	ldr	r3, [pc, #12]	; (8017de4 <UpdateFCntDown+0x64>)
 8017dd8:	685b      	ldr	r3, [r3, #4]
 8017dda:	4798      	blx	r3
}
 8017ddc:	bf00      	nop
 8017dde:	3708      	adds	r7, #8
 8017de0:	46bd      	mov	sp, r7
 8017de2:	bd80      	pop	{r7, pc}
 8017de4:	20001134 	.word	0x20001134

08017de8 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8017de8:	b580      	push	{r7, lr}
 8017dea:	af00      	add	r7, sp, #0

    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8017dec:	4b11      	ldr	r3, [pc, #68]	; (8017e34 <ResetFCnts+0x4c>)
 8017dee:	681b      	ldr	r3, [r3, #0]
 8017df0:	2200      	movs	r2, #0
 8017df2:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8017df4:	4b0f      	ldr	r3, [pc, #60]	; (8017e34 <ResetFCnts+0x4c>)
 8017df6:	681b      	ldr	r3, [r3, #0]
 8017df8:	f04f 32ff 	mov.w	r2, #4294967295
 8017dfc:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8017dfe:	4b0d      	ldr	r3, [pc, #52]	; (8017e34 <ResetFCnts+0x4c>)
 8017e00:	681b      	ldr	r3, [r3, #0]
 8017e02:	f04f 32ff 	mov.w	r2, #4294967295
 8017e06:	615a      	str	r2, [r3, #20]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8017e08:	4b0a      	ldr	r3, [pc, #40]	; (8017e34 <ResetFCnts+0x4c>)
 8017e0a:	681b      	ldr	r3, [r3, #0]
 8017e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8017e10:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8017e12:	4b08      	ldr	r3, [pc, #32]	; (8017e34 <ResetFCnts+0x4c>)
 8017e14:	681a      	ldr	r2, [r3, #0]
 8017e16:	4b07      	ldr	r3, [pc, #28]	; (8017e34 <ResetFCnts+0x4c>)
 8017e18:	681b      	ldr	r3, [r3, #0]
 8017e1a:	3218      	adds	r2, #24
 8017e1c:	621a      	str	r2, [r3, #32]

    CryptoCtx.NvmCtx->FCntList.McFCntDown0 = FCNT_DOWN_INITAL_VALUE;
 8017e1e:	4b05      	ldr	r3, [pc, #20]	; (8017e34 <ResetFCnts+0x4c>)
 8017e20:	681b      	ldr	r3, [r3, #0]
 8017e22:	f04f 32ff 	mov.w	r2, #4294967295
 8017e26:	61da      	str	r2, [r3, #28]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    CryptoCtx.NvmCtx->FCntList.McFCntDown1 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown2 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown3 = FCNT_DOWN_INITAL_VALUE;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8017e28:	4b02      	ldr	r3, [pc, #8]	; (8017e34 <ResetFCnts+0x4c>)
 8017e2a:	685b      	ldr	r3, [r3, #4]
 8017e2c:	4798      	blx	r3
}
 8017e2e:	bf00      	nop
 8017e30:	bd80      	pop	{r7, pc}
 8017e32:	bf00      	nop
 8017e34:	20001134 	.word	0x20001134

08017e38 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
 8017e38:	b480      	push	{r7}
 8017e3a:	af00      	add	r7, sp, #0
    return;
 8017e3c:	bf00      	nop
}
 8017e3e:	46bd      	mov	sp, r7
 8017e40:	bc80      	pop	{r7}
 8017e42:	4770      	bx	lr

08017e44 <LoRaMacCryptoInit>:
/*
 *  API functions
 */

LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmEvent cryptoNvmCtxChanged )
{
 8017e44:	b580      	push	{r7, lr}
 8017e46:	b082      	sub	sp, #8
 8017e48:	af00      	add	r7, sp, #0
 8017e4a:	6078      	str	r0, [r7, #4]
    // Assign non volatile context
    CryptoCtx.NvmCtx = &NvmCryptoCtx;
 8017e4c:	4b15      	ldr	r3, [pc, #84]	; (8017ea4 <LoRaMacCryptoInit+0x60>)
 8017e4e:	4a16      	ldr	r2, [pc, #88]	; (8017ea8 <LoRaMacCryptoInit+0x64>)
 8017e50:	601a      	str	r2, [r3, #0]

    // Assign callback
    if( cryptoNvmCtxChanged != 0 )
 8017e52:	687b      	ldr	r3, [r7, #4]
 8017e54:	2b00      	cmp	r3, #0
 8017e56:	d003      	beq.n	8017e60 <LoRaMacCryptoInit+0x1c>
    {
        CryptoCtx.EventCryptoNvmCtxChanged = cryptoNvmCtxChanged;
 8017e58:	4a12      	ldr	r2, [pc, #72]	; (8017ea4 <LoRaMacCryptoInit+0x60>)
 8017e5a:	687b      	ldr	r3, [r7, #4]
 8017e5c:	6053      	str	r3, [r2, #4]
 8017e5e:	e002      	b.n	8017e66 <LoRaMacCryptoInit+0x22>
    }
    else
    {
        CryptoCtx.EventCryptoNvmCtxChanged = DummyCB;
 8017e60:	4b10      	ldr	r3, [pc, #64]	; (8017ea4 <LoRaMacCryptoInit+0x60>)
 8017e62:	4a12      	ldr	r2, [pc, #72]	; (8017eac <LoRaMacCryptoInit+0x68>)
 8017e64:	605a      	str	r2, [r3, #4]
    }

    // Initialize with default
    memset1( ( uint8_t* )CryptoCtx.NvmCtx, 0, sizeof( LoRaMacCryptoNvmCtx_t ) );
 8017e66:	4b0f      	ldr	r3, [pc, #60]	; (8017ea4 <LoRaMacCryptoInit+0x60>)
 8017e68:	681b      	ldr	r3, [r3, #0]
 8017e6a:	2224      	movs	r2, #36	; 0x24
 8017e6c:	2100      	movs	r1, #0
 8017e6e:	4618      	mov	r0, r3
 8017e70:	f004 fc3a 	bl	801c6e8 <memset1>

    // Set default LoRaWAN version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Major = 1;
 8017e74:	4b0b      	ldr	r3, [pc, #44]	; (8017ea4 <LoRaMacCryptoInit+0x60>)
 8017e76:	681b      	ldr	r3, [r3, #0]
 8017e78:	2201      	movs	r2, #1
 8017e7a:	70da      	strb	r2, [r3, #3]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 8017e7c:	4b09      	ldr	r3, [pc, #36]	; (8017ea4 <LoRaMacCryptoInit+0x60>)
 8017e7e:	681b      	ldr	r3, [r3, #0]
 8017e80:	2201      	movs	r2, #1
 8017e82:	709a      	strb	r2, [r3, #2]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Patch = 1;
 8017e84:	4b07      	ldr	r3, [pc, #28]	; (8017ea4 <LoRaMacCryptoInit+0x60>)
 8017e86:	681b      	ldr	r3, [r3, #0]
 8017e88:	2201      	movs	r2, #1
 8017e8a:	705a      	strb	r2, [r3, #1]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Revision = 0;
 8017e8c:	4b05      	ldr	r3, [pc, #20]	; (8017ea4 <LoRaMacCryptoInit+0x60>)
 8017e8e:	681b      	ldr	r3, [r3, #0]
 8017e90:	2200      	movs	r2, #0
 8017e92:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8017e94:	f7ff ffa8 	bl	8017de8 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8017e98:	2300      	movs	r3, #0
}
 8017e9a:	4618      	mov	r0, r3
 8017e9c:	3708      	adds	r7, #8
 8017e9e:	46bd      	mov	sp, r7
 8017ea0:	bd80      	pop	{r7, pc}
 8017ea2:	bf00      	nop
 8017ea4:	20001134 	.word	0x20001134
 8017ea8:	2000113c 	.word	0x2000113c
 8017eac:	08017e39 	.word	0x08017e39

08017eb0 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8017eb0:	b480      	push	{r7}
 8017eb2:	b083      	sub	sp, #12
 8017eb4:	af00      	add	r7, sp, #0
 8017eb6:	6078      	str	r0, [r7, #4]
    CryptoCtx.NvmCtx->LrWanVersion = version;
 8017eb8:	4b04      	ldr	r3, [pc, #16]	; (8017ecc <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8017eba:	681b      	ldr	r3, [r3, #0]
 8017ebc:	687a      	ldr	r2, [r7, #4]
 8017ebe:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8017ec0:	2300      	movs	r3, #0
}
 8017ec2:	4618      	mov	r0, r3
 8017ec4:	370c      	adds	r7, #12
 8017ec6:	46bd      	mov	sp, r7
 8017ec8:	bc80      	pop	{r7}
 8017eca:	4770      	bx	lr
 8017ecc:	20001134 	.word	0x20001134

08017ed0 <LoRaMacCryptoRestoreNvmCtx>:

LoRaMacCryptoStatus_t LoRaMacCryptoRestoreNvmCtx( void* cryptoNvmCtx )
{
 8017ed0:	b580      	push	{r7, lr}
 8017ed2:	b082      	sub	sp, #8
 8017ed4:	af00      	add	r7, sp, #0
 8017ed6:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( cryptoNvmCtx != 0 )
 8017ed8:	687b      	ldr	r3, [r7, #4]
 8017eda:	2b00      	cmp	r3, #0
 8017edc:	d006      	beq.n	8017eec <LoRaMacCryptoRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCryptoCtx, ( uint8_t* )cryptoNvmCtx, CRYPTO_NVM_CTX_SIZE );
 8017ede:	2224      	movs	r2, #36	; 0x24
 8017ee0:	6879      	ldr	r1, [r7, #4]
 8017ee2:	4805      	ldr	r0, [pc, #20]	; (8017ef8 <LoRaMacCryptoRestoreNvmCtx+0x28>)
 8017ee4:	f004 fbc5 	bl	801c672 <memcpy1>
        return LORAMAC_CRYPTO_SUCCESS;
 8017ee8:	2300      	movs	r3, #0
 8017eea:	e000      	b.n	8017eee <LoRaMacCryptoRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017eec:	230a      	movs	r3, #10
    }
}
 8017eee:	4618      	mov	r0, r3
 8017ef0:	3708      	adds	r7, #8
 8017ef2:	46bd      	mov	sp, r7
 8017ef4:	bd80      	pop	{r7, pc}
 8017ef6:	bf00      	nop
 8017ef8:	2000113c 	.word	0x2000113c

08017efc <LoRaMacCryptoGetNvmCtx>:

void* LoRaMacCryptoGetNvmCtx( size_t* cryptoNvmCtxSize )
{
 8017efc:	b480      	push	{r7}
 8017efe:	b083      	sub	sp, #12
 8017f00:	af00      	add	r7, sp, #0
 8017f02:	6078      	str	r0, [r7, #4]
    *cryptoNvmCtxSize = CRYPTO_NVM_CTX_SIZE;
 8017f04:	687b      	ldr	r3, [r7, #4]
 8017f06:	2224      	movs	r2, #36	; 0x24
 8017f08:	601a      	str	r2, [r3, #0]
    return &NvmCryptoCtx;
 8017f0a:	4b03      	ldr	r3, [pc, #12]	; (8017f18 <LoRaMacCryptoGetNvmCtx+0x1c>)
}
 8017f0c:	4618      	mov	r0, r3
 8017f0e:	370c      	adds	r7, #12
 8017f10:	46bd      	mov	sp, r7
 8017f12:	bc80      	pop	{r7}
 8017f14:	4770      	bx	lr
 8017f16:	bf00      	nop
 8017f18:	2000113c 	.word	0x2000113c

08017f1c <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8017f1c:	b480      	push	{r7}
 8017f1e:	b083      	sub	sp, #12
 8017f20:	af00      	add	r7, sp, #0
 8017f22:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8017f24:	687b      	ldr	r3, [r7, #4]
 8017f26:	2b00      	cmp	r3, #0
 8017f28:	d101      	bne.n	8017f2e <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017f2a:	230a      	movs	r3, #10
 8017f2c:	e006      	b.n	8017f3c <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 8017f2e:	4b06      	ldr	r3, [pc, #24]	; (8017f48 <LoRaMacCryptoGetFCntUp+0x2c>)
 8017f30:	681b      	ldr	r3, [r3, #0]
 8017f32:	68db      	ldr	r3, [r3, #12]
 8017f34:	1c5a      	adds	r2, r3, #1
 8017f36:	687b      	ldr	r3, [r7, #4]
 8017f38:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8017f3a:	2300      	movs	r3, #0
}
 8017f3c:	4618      	mov	r0, r3
 8017f3e:	370c      	adds	r7, #12
 8017f40:	46bd      	mov	sp, r7
 8017f42:	bc80      	pop	{r7}
 8017f44:	4770      	bx	lr
 8017f46:	bf00      	nop
 8017f48:	20001134 	.word	0x20001134

08017f4c <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 8017f4c:	b5b0      	push	{r4, r5, r7, lr}
 8017f4e:	b088      	sub	sp, #32
 8017f50:	af00      	add	r7, sp, #0
 8017f52:	60ba      	str	r2, [r7, #8]
 8017f54:	607b      	str	r3, [r7, #4]
 8017f56:	4603      	mov	r3, r0
 8017f58:	73fb      	strb	r3, [r7, #15]
 8017f5a:	460b      	mov	r3, r1
 8017f5c:	81bb      	strh	r3, [r7, #12]
    uint32_t lastDown = 0;
 8017f5e:	2300      	movs	r3, #0
 8017f60:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 8017f62:	2300      	movs	r3, #0
 8017f64:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8017f66:	2313      	movs	r3, #19
 8017f68:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 8017f6a:	687b      	ldr	r3, [r7, #4]
 8017f6c:	2b00      	cmp	r3, #0
 8017f6e:	d101      	bne.n	8017f74 <LoRaMacCryptoGetFCntDown+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017f70:	230a      	movs	r3, #10
 8017f72:	e04f      	b.n	8018014 <LoRaMacCryptoGetFCntDown+0xc8>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8017f74:	f107 0214 	add.w	r2, r7, #20
 8017f78:	7bfb      	ldrb	r3, [r7, #15]
 8017f7a:	4611      	mov	r1, r2
 8017f7c:	4618      	mov	r0, r3
 8017f7e:	f7ff fe8d 	bl	8017c9c <GetLastFcntDown>
 8017f82:	4603      	mov	r3, r0
 8017f84:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8017f86:	7efb      	ldrb	r3, [r7, #27]
 8017f88:	2b00      	cmp	r3, #0
 8017f8a:	d001      	beq.n	8017f90 <LoRaMacCryptoGetFCntDown+0x44>
    {
        return cryptoStatus;
 8017f8c:	7efb      	ldrb	r3, [r7, #27]
 8017f8e:	e041      	b.n	8018014 <LoRaMacCryptoGetFCntDown+0xc8>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8017f90:	697b      	ldr	r3, [r7, #20]
 8017f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017f96:	d103      	bne.n	8017fa0 <LoRaMacCryptoGetFCntDown+0x54>
    {
        *currentDown = frameFcnt;
 8017f98:	687b      	ldr	r3, [r7, #4]
 8017f9a:	68ba      	ldr	r2, [r7, #8]
 8017f9c:	601a      	str	r2, [r3, #0]
 8017f9e:	e01e      	b.n	8017fde <LoRaMacCryptoGetFCntDown+0x92>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8017fa0:	697b      	ldr	r3, [r7, #20]
 8017fa2:	b29b      	uxth	r3, r3
 8017fa4:	68ba      	ldr	r2, [r7, #8]
 8017fa6:	1ad3      	subs	r3, r2, r3
 8017fa8:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 8017faa:	69fb      	ldr	r3, [r7, #28]
 8017fac:	2b00      	cmp	r3, #0
 8017fae:	dd05      	ble.n	8017fbc <LoRaMacCryptoGetFCntDown+0x70>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8017fb0:	697a      	ldr	r2, [r7, #20]
 8017fb2:	69fb      	ldr	r3, [r7, #28]
 8017fb4:	441a      	add	r2, r3
 8017fb6:	687b      	ldr	r3, [r7, #4]
 8017fb8:	601a      	str	r2, [r3, #0]
 8017fba:	e010      	b.n	8017fde <LoRaMacCryptoGetFCntDown+0x92>
        }
        else if( fCntDiff == 0 )
 8017fbc:	69fb      	ldr	r3, [r7, #28]
 8017fbe:	2b00      	cmp	r3, #0
 8017fc0:	d104      	bne.n	8017fcc <LoRaMacCryptoGetFCntDown+0x80>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8017fc2:	697a      	ldr	r2, [r7, #20]
 8017fc4:	687b      	ldr	r3, [r7, #4]
 8017fc6:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8017fc8:	2307      	movs	r3, #7
 8017fca:	e023      	b.n	8018014 <LoRaMacCryptoGetFCntDown+0xc8>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8017fcc:	697b      	ldr	r3, [r7, #20]
 8017fce:	0c1b      	lsrs	r3, r3, #16
 8017fd0:	041b      	lsls	r3, r3, #16
 8017fd2:	68ba      	ldr	r2, [r7, #8]
 8017fd4:	4413      	add	r3, r2
 8017fd6:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8017fda:	687b      	ldr	r3, [r7, #4]
 8017fdc:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8017fde:	4b0f      	ldr	r3, [pc, #60]	; (801801c <LoRaMacCryptoGetFCntDown+0xd0>)
 8017fe0:	681b      	ldr	r3, [r3, #0]
 8017fe2:	789b      	ldrb	r3, [r3, #2]
 8017fe4:	2b00      	cmp	r3, #0
 8017fe6:	d114      	bne.n	8018012 <LoRaMacCryptoGetFCntDown+0xc6>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 8017fe8:	687b      	ldr	r3, [r7, #4]
 8017fea:	681b      	ldr	r3, [r3, #0]
 8017fec:	4618      	mov	r0, r3
 8017fee:	f04f 0100 	mov.w	r1, #0
 8017ff2:	697b      	ldr	r3, [r7, #20]
 8017ff4:	461a      	mov	r2, r3
 8017ff6:	f04f 0300 	mov.w	r3, #0
 8017ffa:	1a84      	subs	r4, r0, r2
 8017ffc:	eb61 0503 	sbc.w	r5, r1, r3
 8018000:	89ba      	ldrh	r2, [r7, #12]
 8018002:	f04f 0300 	mov.w	r3, #0
 8018006:	4294      	cmp	r4, r2
 8018008:	eb75 0303 	sbcs.w	r3, r5, r3
 801800c:	db01      	blt.n	8018012 <LoRaMacCryptoGetFCntDown+0xc6>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 801800e:	2308      	movs	r3, #8
 8018010:	e000      	b.n	8018014 <LoRaMacCryptoGetFCntDown+0xc8>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8018012:	2300      	movs	r3, #0
}
 8018014:	4618      	mov	r0, r3
 8018016:	3720      	adds	r7, #32
 8018018:	46bd      	mov	sp, r7
 801801a:	bdb0      	pop	{r4, r5, r7, pc}
 801801c:	20001134 	.word	0x20001134

08018020 <LoRaMacCryptoSetMulticastReference>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8018020:	b480      	push	{r7}
 8018022:	b083      	sub	sp, #12
 8018024:	af00      	add	r7, sp, #0
 8018026:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8018028:	687b      	ldr	r3, [r7, #4]
 801802a:	2b00      	cmp	r3, #0
 801802c:	d101      	bne.n	8018032 <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801802e:	230a      	movs	r3, #10
 8018030:	e006      	b.n	8018040 <LoRaMacCryptoSetMulticastReference+0x20>
    }

    multicastList[0].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8018032:	4b06      	ldr	r3, [pc, #24]	; (801804c <LoRaMacCryptoSetMulticastReference+0x2c>)
 8018034:	681b      	ldr	r3, [r3, #0]
 8018036:	f103 021c 	add.w	r2, r3, #28
 801803a:	687b      	ldr	r3, [r7, #4]
 801803c:	621a      	str	r2, [r3, #32]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    multicastList[1].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown1;
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    return LORAMAC_CRYPTO_SUCCESS;
 801803e:	2300      	movs	r3, #0
}
 8018040:	4618      	mov	r0, r3
 8018042:	370c      	adds	r7, #12
 8018044:	46bd      	mov	sp, r7
 8018046:	bc80      	pop	{r7}
 8018048:	4770      	bx	lr
 801804a:	bf00      	nop
 801804c:	20001134 	.word	0x20001134

08018050 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8018050:	b580      	push	{r7, lr}
 8018052:	b082      	sub	sp, #8
 8018054:	af00      	add	r7, sp, #0
 8018056:	4603      	mov	r3, r0
 8018058:	6039      	str	r1, [r7, #0]
 801805a:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 801805c:	79fb      	ldrb	r3, [r7, #7]
 801805e:	6839      	ldr	r1, [r7, #0]
 8018060:	4618      	mov	r0, r3
 8018062:	f7f8 fbb9 	bl	80107d8 <SecureElementSetKey>
 8018066:	4603      	mov	r3, r0
 8018068:	2b00      	cmp	r3, #0
 801806a:	d001      	beq.n	8018070 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801806c:	230f      	movs	r3, #15
 801806e:	e014      	b.n	801809a <LoRaMacCryptoSetKey+0x4a>
    }
    if( keyID == APP_KEY )
 8018070:	79fb      	ldrb	r3, [r7, #7]
 8018072:	2b00      	cmp	r3, #0
 8018074:	d110      	bne.n	8018098 <LoRaMacCryptoSetKey+0x48>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( keyID ) != LORAMAC_CRYPTO_SUCCESS )
 8018076:	79fb      	ldrb	r3, [r7, #7]
 8018078:	4618      	mov	r0, r3
 801807a:	f000 fa21 	bl	80184c0 <LoRaMacCryptoDeriveMcRootKey>
 801807e:	4603      	mov	r3, r0
 8018080:	2b00      	cmp	r3, #0
 8018082:	d001      	beq.n	8018088 <LoRaMacCryptoSetKey+0x38>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8018084:	230f      	movs	r3, #15
 8018086:	e008      	b.n	801809a <LoRaMacCryptoSetKey+0x4a>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8018088:	2004      	movs	r0, #4
 801808a:	f000 fa47 	bl	801851c <LoRaMacCryptoDeriveMcKEKey>
 801808e:	4603      	mov	r3, r0
 8018090:	2b00      	cmp	r3, #0
 8018092:	d001      	beq.n	8018098 <LoRaMacCryptoSetKey+0x48>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8018094:	230f      	movs	r3, #15
 8018096:	e000      	b.n	801809a <LoRaMacCryptoSetKey+0x4a>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8018098:	2300      	movs	r3, #0
}
 801809a:	4618      	mov	r0, r3
 801809c:	3708      	adds	r7, #8
 801809e:	46bd      	mov	sp, r7
 80180a0:	bd80      	pop	{r7, pc}
	...

080180a4 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80180a4:	b580      	push	{r7, lr}
 80180a6:	b086      	sub	sp, #24
 80180a8:	af02      	add	r7, sp, #8
 80180aa:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 80180ac:	687b      	ldr	r3, [r7, #4]
 80180ae:	2b00      	cmp	r3, #0
 80180b0:	d101      	bne.n	80180b6 <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80180b2:	230a      	movs	r3, #10
 80180b4:	e036      	b.n	8018124 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 80180b6:	2301      	movs	r3, #1
 80180b8:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 80180ba:	2300      	movs	r3, #0
 80180bc:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 80180be:	f107 0308 	add.w	r3, r7, #8
 80180c2:	4618      	mov	r0, r3
 80180c4:	f7f8 fd62 	bl	8010b8c <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 80180c8:	68ba      	ldr	r2, [r7, #8]
 80180ca:	4b18      	ldr	r3, [pc, #96]	; (801812c <LoRaMacCryptoPrepareJoinRequest+0x88>)
 80180cc:	681b      	ldr	r3, [r3, #0]
 80180ce:	b292      	uxth	r2, r2
 80180d0:	809a      	strh	r2, [r3, #4]
#else
    CryptoCtx.NvmCtx->DevNonce++;
#endif
    CryptoCtx.EventCryptoNvmCtxChanged( );
 80180d2:	4b16      	ldr	r3, [pc, #88]	; (801812c <LoRaMacCryptoPrepareJoinRequest+0x88>)
 80180d4:	685b      	ldr	r3, [r3, #4]
 80180d6:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 80180d8:	4b14      	ldr	r3, [pc, #80]	; (801812c <LoRaMacCryptoPrepareJoinRequest+0x88>)
 80180da:	681b      	ldr	r3, [r3, #0]
 80180dc:	889a      	ldrh	r2, [r3, #4]
 80180de:	687b      	ldr	r3, [r7, #4]
 80180e0:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80180e2:	6878      	ldr	r0, [r7, #4]
 80180e4:	f000 fc01 	bl	80188ea <LoRaMacSerializerJoinRequest>
 80180e8:	4603      	mov	r3, r0
 80180ea:	2b00      	cmp	r3, #0
 80180ec:	d001      	beq.n	80180f2 <LoRaMacCryptoPrepareJoinRequest+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80180ee:	2311      	movs	r3, #17
 80180f0:	e018      	b.n	8018124 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 80180f2:	687b      	ldr	r3, [r7, #4]
 80180f4:	6819      	ldr	r1, [r3, #0]
 80180f6:	687b      	ldr	r3, [r7, #4]
 80180f8:	3318      	adds	r3, #24
 80180fa:	7bfa      	ldrb	r2, [r7, #15]
 80180fc:	9300      	str	r3, [sp, #0]
 80180fe:	4613      	mov	r3, r2
 8018100:	2213      	movs	r2, #19
 8018102:	2000      	movs	r0, #0
 8018104:	f7f8 fbcc 	bl	80108a0 <SecureElementComputeAesCmac>
 8018108:	4603      	mov	r3, r0
 801810a:	2b00      	cmp	r3, #0
 801810c:	d001      	beq.n	8018112 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801810e:	230f      	movs	r3, #15
 8018110:	e008      	b.n	8018124 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8018112:	6878      	ldr	r0, [r7, #4]
 8018114:	f000 fbe9 	bl	80188ea <LoRaMacSerializerJoinRequest>
 8018118:	4603      	mov	r3, r0
 801811a:	2b00      	cmp	r3, #0
 801811c:	d001      	beq.n	8018122 <LoRaMacCryptoPrepareJoinRequest+0x7e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801811e:	2311      	movs	r3, #17
 8018120:	e000      	b.n	8018124 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8018122:	2300      	movs	r3, #0
}
 8018124:	4618      	mov	r0, r3
 8018126:	3710      	adds	r7, #16
 8018128:	46bd      	mov	sp, r7
 801812a:	bd80      	pop	{r7, pc}
 801812c:	20001134 	.word	0x20001134

08018130 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8018130:	b590      	push	{r4, r7, lr}
 8018132:	b095      	sub	sp, #84	; 0x54
 8018134:	af04      	add	r7, sp, #16
 8018136:	4603      	mov	r3, r0
 8018138:	60b9      	str	r1, [r7, #8]
 801813a:	607a      	str	r2, [r7, #4]
 801813c:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 801813e:	687b      	ldr	r3, [r7, #4]
 8018140:	2b00      	cmp	r3, #0
 8018142:	d002      	beq.n	801814a <LoRaMacCryptoHandleJoinAccept+0x1a>
 8018144:	68bb      	ldr	r3, [r7, #8]
 8018146:	2b00      	cmp	r3, #0
 8018148:	d101      	bne.n	801814e <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801814a:	230a      	movs	r3, #10
 801814c:	e09b      	b.n	8018286 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801814e:	2313      	movs	r3, #19
 8018150:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8018154:	2300      	movs	r3, #0
 8018156:	617b      	str	r3, [r7, #20]
 8018158:	f107 0318 	add.w	r3, r7, #24
 801815c:	221d      	movs	r2, #29
 801815e:	2100      	movs	r1, #0
 8018160:	4618      	mov	r0, r3
 8018162:	f008 fcf7 	bl	8020b54 <memset>
    uint8_t versionMinor         = 0;
 8018166:	2300      	movs	r3, #0
 8018168:	74fb      	strb	r3, [r7, #19]
    uint8_t* nonce               = ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce;
 801816a:	4b49      	ldr	r3, [pc, #292]	; (8018290 <LoRaMacCryptoHandleJoinAccept+0x160>)
 801816c:	681b      	ldr	r3, [r3, #0]
 801816e:	3304      	adds	r3, #4
 8018170:	63bb      	str	r3, [r7, #56]	; 0x38
            nonce = ( uint8_t* )&CryptoCtx.NvmCtx->FCntList.RJcount1;
        }
    }
#endif

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, ( int16_t )*nonce, macMsg->Buffer,
 8018172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018174:	781b      	ldrb	r3, [r3, #0]
 8018176:	b299      	uxth	r1, r3
 8018178:	687b      	ldr	r3, [r7, #4]
 801817a:	681c      	ldr	r4, [r3, #0]
 801817c:	687b      	ldr	r3, [r7, #4]
 801817e:	791b      	ldrb	r3, [r3, #4]
 8018180:	7bf8      	ldrb	r0, [r7, #15]
 8018182:	f107 0213 	add.w	r2, r7, #19
 8018186:	9202      	str	r2, [sp, #8]
 8018188:	f107 0214 	add.w	r2, r7, #20
 801818c:	9201      	str	r2, [sp, #4]
 801818e:	9300      	str	r3, [sp, #0]
 8018190:	4623      	mov	r3, r4
 8018192:	460a      	mov	r2, r1
 8018194:	68b9      	ldr	r1, [r7, #8]
 8018196:	f7f8 fc7c 	bl	8010a92 <SecureElementProcessJoinAccept>
 801819a:	4603      	mov	r3, r0
 801819c:	2b00      	cmp	r3, #0
 801819e:	d001      	beq.n	80181a4 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80181a0:	230f      	movs	r3, #15
 80181a2:	e070      	b.n	8018286 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 80181a4:	687b      	ldr	r3, [r7, #4]
 80181a6:	6818      	ldr	r0, [r3, #0]
 80181a8:	687b      	ldr	r3, [r7, #4]
 80181aa:	791b      	ldrb	r3, [r3, #4]
 80181ac:	b29a      	uxth	r2, r3
 80181ae:	f107 0314 	add.w	r3, r7, #20
 80181b2:	4619      	mov	r1, r3
 80181b4:	f004 fa5d 	bl	801c672 <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80181b8:	6878      	ldr	r0, [r7, #4]
 80181ba:	f000 f9d7 	bl	801856c <LoRaMacParserJoinAccept>
 80181be:	4603      	mov	r3, r0
 80181c0:	2b00      	cmp	r3, #0
 80181c2:	d001      	beq.n	80181c8 <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80181c4:	2310      	movs	r3, #16
 80181c6:	e05e      	b.n	8018286 <LoRaMacCryptoHandleJoinAccept+0x156>
            return retval;
        }
    }
#else
    // Operating in LoRaWAN 1.0.x mode
    retval = LoRaMacCryptoDeriveMcRootKey( APP_KEY );
 80181c8:	2000      	movs	r0, #0
 80181ca:	f000 f979 	bl	80184c0 <LoRaMacCryptoDeriveMcRootKey>
 80181ce:	4603      	mov	r3, r0
 80181d0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80181d4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80181d8:	2b00      	cmp	r3, #0
 80181da:	d002      	beq.n	80181e2 <LoRaMacCryptoHandleJoinAccept+0xb2>
    {
        return retval;
 80181dc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80181e0:	e051      	b.n	8018286 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 80181e2:	2004      	movs	r0, #4
 80181e4:	f000 f99a 	bl	801851c <LoRaMacCryptoDeriveMcKEKey>
 80181e8:	4603      	mov	r3, r0
 80181ea:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80181ee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80181f2:	2b00      	cmp	r3, #0
 80181f4:	d002      	beq.n	80181fc <LoRaMacCryptoHandleJoinAccept+0xcc>
    {
        return retval;
 80181f6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80181fa:	e044      	b.n	8018286 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 80181fc:	687b      	ldr	r3, [r7, #4]
 80181fe:	1d99      	adds	r1, r3, #6
 8018200:	687b      	ldr	r3, [r7, #4]
 8018202:	f103 0209 	add.w	r2, r3, #9
 8018206:	4b22      	ldr	r3, [pc, #136]	; (8018290 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8018208:	681b      	ldr	r3, [r3, #0]
 801820a:	3304      	adds	r3, #4
 801820c:	2003      	movs	r0, #3
 801820e:	f7ff fcef 	bl	8017bf0 <DeriveSessionKey10x>
 8018212:	4603      	mov	r3, r0
 8018214:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8018218:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801821c:	2b00      	cmp	r3, #0
 801821e:	d002      	beq.n	8018226 <LoRaMacCryptoHandleJoinAccept+0xf6>
    {
        return retval;
 8018220:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8018224:	e02f      	b.n	8018286 <LoRaMacCryptoHandleJoinAccept+0x156>
    }
    retval = DeriveSessionKey10x( NWK_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 8018226:	687b      	ldr	r3, [r7, #4]
 8018228:	1d99      	adds	r1, r3, #6
 801822a:	687b      	ldr	r3, [r7, #4]
 801822c:	f103 0209 	add.w	r2, r3, #9
 8018230:	4b17      	ldr	r3, [pc, #92]	; (8018290 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8018232:	681b      	ldr	r3, [r3, #0]
 8018234:	3304      	adds	r3, #4
 8018236:	2002      	movs	r0, #2
 8018238:	f7ff fcda 	bl	8017bf0 <DeriveSessionKey10x>
 801823c:	4603      	mov	r3, r0
 801823e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8018242:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8018246:	2b00      	cmp	r3, #0
 8018248:	d002      	beq.n	8018250 <LoRaMacCryptoHandleJoinAccept+0x120>
    {
        return retval;
 801824a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801824e:	e01a      	b.n	8018286 <LoRaMacCryptoHandleJoinAccept+0x156>
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO */

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = versionMinor;
 8018250:	4b0f      	ldr	r3, [pc, #60]	; (8018290 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8018252:	681b      	ldr	r3, [r3, #0]
 8018254:	7cfa      	ldrb	r2, [r7, #19]
 8018256:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    CryptoCtx.RJcount0 = 0;
#endif
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8018258:	4b0d      	ldr	r3, [pc, #52]	; (8018290 <LoRaMacCryptoHandleJoinAccept+0x160>)
 801825a:	681b      	ldr	r3, [r3, #0]
 801825c:	2200      	movs	r2, #0
 801825e:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8018260:	4b0b      	ldr	r3, [pc, #44]	; (8018290 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8018262:	681b      	ldr	r3, [r3, #0]
 8018264:	f04f 32ff 	mov.w	r2, #4294967295
 8018268:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 801826a:	4b09      	ldr	r3, [pc, #36]	; (8018290 <LoRaMacCryptoHandleJoinAccept+0x160>)
 801826c:	681b      	ldr	r3, [r3, #0]
 801826e:	f04f 32ff 	mov.w	r2, #4294967295
 8018272:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8018274:	4b06      	ldr	r3, [pc, #24]	; (8018290 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8018276:	681b      	ldr	r3, [r3, #0]
 8018278:	f04f 32ff 	mov.w	r2, #4294967295
 801827c:	615a      	str	r2, [r3, #20]

    CryptoCtx.EventCryptoNvmCtxChanged( );
 801827e:	4b04      	ldr	r3, [pc, #16]	; (8018290 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8018280:	685b      	ldr	r3, [r3, #4]
 8018282:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 8018284:	2300      	movs	r3, #0
}
 8018286:	4618      	mov	r0, r3
 8018288:	3744      	adds	r7, #68	; 0x44
 801828a:	46bd      	mov	sp, r7
 801828c:	bd90      	pop	{r4, r7, pc}
 801828e:	bf00      	nop
 8018290:	20001134 	.word	0x20001134

08018294 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8018294:	b590      	push	{r4, r7, lr}
 8018296:	b08b      	sub	sp, #44	; 0x2c
 8018298:	af04      	add	r7, sp, #16
 801829a:	60f8      	str	r0, [r7, #12]
 801829c:	607b      	str	r3, [r7, #4]
 801829e:	460b      	mov	r3, r1
 80182a0:	72fb      	strb	r3, [r7, #11]
 80182a2:	4613      	mov	r3, r2
 80182a4:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80182a6:	2313      	movs	r3, #19
 80182a8:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80182aa:	2303      	movs	r3, #3
 80182ac:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 80182ae:	687b      	ldr	r3, [r7, #4]
 80182b0:	2b00      	cmp	r3, #0
 80182b2:	d101      	bne.n	80182b8 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80182b4:	230a      	movs	r3, #10
 80182b6:	e062      	b.n	801837e <LoRaMacCryptoSecureMessage+0xea>
    }

    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 80182b8:	4b33      	ldr	r3, [pc, #204]	; (8018388 <LoRaMacCryptoSecureMessage+0xf4>)
 80182ba:	681b      	ldr	r3, [r3, #0]
 80182bc:	68db      	ldr	r3, [r3, #12]
 80182be:	68fa      	ldr	r2, [r7, #12]
 80182c0:	429a      	cmp	r2, r3
 80182c2:	d201      	bcs.n	80182c8 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80182c4:	2306      	movs	r3, #6
 80182c6:	e05a      	b.n	801837e <LoRaMacCryptoSecureMessage+0xea>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 80182c8:	687b      	ldr	r3, [r7, #4]
 80182ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80182ce:	2b00      	cmp	r3, #0
 80182d0:	d101      	bne.n	80182d6 <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 80182d2:	2302      	movs	r3, #2
 80182d4:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 80182d6:	4b2c      	ldr	r3, [pc, #176]	; (8018388 <LoRaMacCryptoSecureMessage+0xf4>)
 80182d8:	681b      	ldr	r3, [r3, #0]
 80182da:	68db      	ldr	r3, [r3, #12]
 80182dc:	68fa      	ldr	r2, [r7, #12]
 80182de:	429a      	cmp	r2, r3
 80182e0:	d916      	bls.n	8018310 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 80182e2:	687b      	ldr	r3, [r7, #4]
 80182e4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80182e6:	687b      	ldr	r3, [r7, #4]
 80182e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80182ec:	b219      	sxth	r1, r3
 80182ee:	687b      	ldr	r3, [r7, #4]
 80182f0:	689c      	ldr	r4, [r3, #8]
 80182f2:	7dfa      	ldrb	r2, [r7, #23]
 80182f4:	68fb      	ldr	r3, [r7, #12]
 80182f6:	9301      	str	r3, [sp, #4]
 80182f8:	2300      	movs	r3, #0
 80182fa:	9300      	str	r3, [sp, #0]
 80182fc:	4623      	mov	r3, r4
 80182fe:	f7ff faa9 	bl	8017854 <PayloadEncrypt>
 8018302:	4603      	mov	r3, r0
 8018304:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8018306:	7dbb      	ldrb	r3, [r7, #22]
 8018308:	2b00      	cmp	r3, #0
 801830a:	d001      	beq.n	8018310 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 801830c:	7dbb      	ldrb	r3, [r7, #22]
 801830e:	e036      	b.n	801837e <LoRaMacCryptoSecureMessage+0xea>
        }
#endif
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8018310:	6878      	ldr	r0, [r7, #4]
 8018312:	f000 fb6c 	bl	80189ee <LoRaMacSerializerData>
 8018316:	4603      	mov	r3, r0
 8018318:	2b00      	cmp	r3, #0
 801831a:	d001      	beq.n	8018320 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801831c:	2311      	movs	r3, #17
 801831e:	e02e      	b.n	801837e <LoRaMacCryptoSecureMessage+0xea>
#endif
    {        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8018320:	2302      	movs	r3, #2
 8018322:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8018324:	687b      	ldr	r3, [r7, #4]
 8018326:	6818      	ldr	r0, [r3, #0]
 8018328:	687b      	ldr	r3, [r7, #4]
 801832a:	791b      	ldrb	r3, [r3, #4]
 801832c:	b29b      	uxth	r3, r3
 801832e:	3b04      	subs	r3, #4
 8018330:	b299      	uxth	r1, r3
 8018332:	687b      	ldr	r3, [r7, #4]
 8018334:	689b      	ldr	r3, [r3, #8]
 8018336:	687a      	ldr	r2, [r7, #4]
 8018338:	322c      	adds	r2, #44	; 0x2c
 801833a:	7dfc      	ldrb	r4, [r7, #23]
 801833c:	9203      	str	r2, [sp, #12]
 801833e:	68fa      	ldr	r2, [r7, #12]
 8018340:	9202      	str	r2, [sp, #8]
 8018342:	9301      	str	r3, [sp, #4]
 8018344:	2300      	movs	r3, #0
 8018346:	9300      	str	r3, [sp, #0]
 8018348:	2300      	movs	r3, #0
 801834a:	4622      	mov	r2, r4
 801834c:	f7ff fb84 	bl	8017a58 <ComputeCmacB0>
 8018350:	4603      	mov	r3, r0
 8018352:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8018354:	7dbb      	ldrb	r3, [r7, #22]
 8018356:	2b00      	cmp	r3, #0
 8018358:	d001      	beq.n	801835e <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 801835a:	7dbb      	ldrb	r3, [r7, #22]
 801835c:	e00f      	b.n	801837e <LoRaMacCryptoSecureMessage+0xea>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801835e:	6878      	ldr	r0, [r7, #4]
 8018360:	f000 fb45 	bl	80189ee <LoRaMacSerializerData>
 8018364:	4603      	mov	r3, r0
 8018366:	2b00      	cmp	r3, #0
 8018368:	d001      	beq.n	801836e <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801836a:	2311      	movs	r3, #17
 801836c:	e007      	b.n	801837e <LoRaMacCryptoSecureMessage+0xea>
    }

    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 801836e:	4b06      	ldr	r3, [pc, #24]	; (8018388 <LoRaMacCryptoSecureMessage+0xf4>)
 8018370:	681b      	ldr	r3, [r3, #0]
 8018372:	68fa      	ldr	r2, [r7, #12]
 8018374:	60da      	str	r2, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8018376:	4b04      	ldr	r3, [pc, #16]	; (8018388 <LoRaMacCryptoSecureMessage+0xf4>)
 8018378:	685b      	ldr	r3, [r3, #4]
 801837a:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 801837c:	2300      	movs	r3, #0
}
 801837e:	4618      	mov	r0, r3
 8018380:	371c      	adds	r7, #28
 8018382:	46bd      	mov	sp, r7
 8018384:	bd90      	pop	{r4, r7, pc}
 8018386:	bf00      	nop
 8018388:	20001134 	.word	0x20001134

0801838c <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 801838c:	b590      	push	{r4, r7, lr}
 801838e:	b08b      	sub	sp, #44	; 0x2c
 8018390:	af04      	add	r7, sp, #16
 8018392:	60b9      	str	r1, [r7, #8]
 8018394:	607b      	str	r3, [r7, #4]
 8018396:	4603      	mov	r3, r0
 8018398:	73fb      	strb	r3, [r7, #15]
 801839a:	4613      	mov	r3, r2
 801839c:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 801839e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80183a0:	2b00      	cmp	r3, #0
 80183a2:	d101      	bne.n	80183a8 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80183a4:	230a      	movs	r3, #10
 80183a6:	e084      	b.n	80184b2 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 80183a8:	7bbb      	ldrb	r3, [r7, #14]
 80183aa:	6879      	ldr	r1, [r7, #4]
 80183ac:	4618      	mov	r0, r3
 80183ae:	f7ff fcc3 	bl	8017d38 <CheckFCntDown>
 80183b2:	4603      	mov	r3, r0
 80183b4:	f083 0301 	eor.w	r3, r3, #1
 80183b8:	b2db      	uxtb	r3, r3
 80183ba:	2b00      	cmp	r3, #0
 80183bc:	d001      	beq.n	80183c2 <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80183be:	2306      	movs	r3, #6
 80183c0:	e077      	b.n	80184b2 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80183c2:	2313      	movs	r3, #19
 80183c4:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80183c6:	2303      	movs	r3, #3
 80183c8:	75fb      	strb	r3, [r7, #23]

#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 80183ca:	2302      	movs	r3, #2
 80183cc:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80183ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80183d0:	f000 f997 	bl	8018702 <LoRaMacParserData>
 80183d4:	4603      	mov	r3, r0
 80183d6:	2b00      	cmp	r3, #0
 80183d8:	d001      	beq.n	80183de <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80183da:	2310      	movs	r3, #16
 80183dc:	e069      	b.n	80184b2 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 80183de:	f107 0210 	add.w	r2, r7, #16
 80183e2:	7bfb      	ldrb	r3, [r7, #15]
 80183e4:	4611      	mov	r1, r2
 80183e6:	4618      	mov	r0, r3
 80183e8:	f7ff fbdc 	bl	8017ba4 <GetKeyAddrItem>
 80183ec:	4603      	mov	r3, r0
 80183ee:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80183f0:	7d7b      	ldrb	r3, [r7, #21]
 80183f2:	2b00      	cmp	r3, #0
 80183f4:	d001      	beq.n	80183fa <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 80183f6:	7d7b      	ldrb	r3, [r7, #21]
 80183f8:	e05b      	b.n	80184b2 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 80183fa:	693b      	ldr	r3, [r7, #16]
 80183fc:	785b      	ldrb	r3, [r3, #1]
 80183fe:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8018400:	693b      	ldr	r3, [r7, #16]
 8018402:	789b      	ldrb	r3, [r3, #2]
 8018404:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8018406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018408:	689b      	ldr	r3, [r3, #8]
 801840a:	68ba      	ldr	r2, [r7, #8]
 801840c:	429a      	cmp	r2, r3
 801840e:	d001      	beq.n	8018414 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8018410:	2302      	movs	r3, #2
 8018412:	e04e      	b.n	80184b2 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8018414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018416:	7b1b      	ldrb	r3, [r3, #12]
 8018418:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801841c:	b2db      	uxtb	r3, r3
 801841e:	2b00      	cmp	r3, #0
 8018420:	bf14      	ite	ne
 8018422:	2301      	movne	r3, #1
 8018424:	2300      	moveq	r3, #0
 8018426:	75bb      	strb	r3, [r7, #22]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8018428:	4b24      	ldr	r3, [pc, #144]	; (80184bc <LoRaMacCryptoUnsecureMessage+0x130>)
 801842a:	681b      	ldr	r3, [r3, #0]
 801842c:	789b      	ldrb	r3, [r3, #2]
 801842e:	2b00      	cmp	r3, #0
 8018430:	d101      	bne.n	8018436 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 8018432:	2300      	movs	r3, #0
 8018434:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8018436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018438:	6818      	ldr	r0, [r3, #0]
 801843a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801843c:	791b      	ldrb	r3, [r3, #4]
 801843e:	b29b      	uxth	r3, r3
 8018440:	3b04      	subs	r3, #4
 8018442:	b299      	uxth	r1, r3
 8018444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018448:	7dbc      	ldrb	r4, [r7, #22]
 801844a:	7d3a      	ldrb	r2, [r7, #20]
 801844c:	9303      	str	r3, [sp, #12]
 801844e:	687b      	ldr	r3, [r7, #4]
 8018450:	9302      	str	r3, [sp, #8]
 8018452:	68bb      	ldr	r3, [r7, #8]
 8018454:	9301      	str	r3, [sp, #4]
 8018456:	2301      	movs	r3, #1
 8018458:	9300      	str	r3, [sp, #0]
 801845a:	4623      	mov	r3, r4
 801845c:	f7ff fb3a 	bl	8017ad4 <VerifyCmacB0>
 8018460:	4603      	mov	r3, r0
 8018462:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8018464:	7d7b      	ldrb	r3, [r7, #21]
 8018466:	2b00      	cmp	r3, #0
 8018468:	d001      	beq.n	801846e <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 801846a:	7d7b      	ldrb	r3, [r7, #21]
 801846c:	e021      	b.n	80184b2 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 801846e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018470:	f893 3020 	ldrb.w	r3, [r3, #32]
 8018474:	2b00      	cmp	r3, #0
 8018476:	d101      	bne.n	801847c <LoRaMacCryptoUnsecureMessage+0xf0>
    {
        // Use network session encryption key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8018478:	2302      	movs	r3, #2
 801847a:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 801847c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801847e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8018480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018482:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018486:	b219      	sxth	r1, r3
 8018488:	7dfa      	ldrb	r2, [r7, #23]
 801848a:	687b      	ldr	r3, [r7, #4]
 801848c:	9301      	str	r3, [sp, #4]
 801848e:	2301      	movs	r3, #1
 8018490:	9300      	str	r3, [sp, #0]
 8018492:	68bb      	ldr	r3, [r7, #8]
 8018494:	f7ff f9de 	bl	8017854 <PayloadEncrypt>
 8018498:	4603      	mov	r3, r0
 801849a:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801849c:	7d7b      	ldrb	r3, [r7, #21]
 801849e:	2b00      	cmp	r3, #0
 80184a0:	d001      	beq.n	80184a6 <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 80184a2:	7d7b      	ldrb	r3, [r7, #21]
 80184a4:	e005      	b.n	80184b2 <LoRaMacCryptoUnsecureMessage+0x126>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 80184a6:	7bbb      	ldrb	r3, [r7, #14]
 80184a8:	6879      	ldr	r1, [r7, #4]
 80184aa:	4618      	mov	r0, r3
 80184ac:	f7ff fc68 	bl	8017d80 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 80184b0:	2300      	movs	r3, #0
}
 80184b2:	4618      	mov	r0, r3
 80184b4:	371c      	adds	r7, #28
 80184b6:	46bd      	mov	sp, r7
 80184b8:	bd90      	pop	{r4, r7, pc}
 80184ba:	bf00      	nop
 80184bc:	20001134 	.word	0x20001134

080184c0 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( KeyIdentifier_t keyID )
{
 80184c0:	b580      	push	{r7, lr}
 80184c2:	b086      	sub	sp, #24
 80184c4:	af00      	add	r7, sp, #0
 80184c6:	4603      	mov	r3, r0
 80184c8:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 80184ca:	79fb      	ldrb	r3, [r7, #7]
 80184cc:	2b00      	cmp	r3, #0
 80184ce:	d001      	beq.n	80184d4 <LoRaMacCryptoDeriveMcRootKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80184d0:	230b      	movs	r3, #11
 80184d2:	e01d      	b.n	8018510 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }
    uint8_t compBase[16] = { 0 };
 80184d4:	2300      	movs	r3, #0
 80184d6:	60bb      	str	r3, [r7, #8]
 80184d8:	f107 030c 	add.w	r3, r7, #12
 80184dc:	2200      	movs	r2, #0
 80184de:	601a      	str	r2, [r3, #0]
 80184e0:	605a      	str	r2, [r3, #4]
 80184e2:	609a      	str	r2, [r3, #8]

    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 80184e4:	4b0c      	ldr	r3, [pc, #48]	; (8018518 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 80184e6:	681b      	ldr	r3, [r3, #0]
 80184e8:	789b      	ldrb	r3, [r3, #2]
 80184ea:	2b01      	cmp	r3, #1
 80184ec:	d101      	bne.n	80184f2 <LoRaMacCryptoDeriveMcRootKey+0x32>
    {
        compBase[0] = 0x20;
 80184ee:	2320      	movs	r3, #32
 80184f0:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 80184f2:	4b09      	ldr	r3, [pc, #36]	; (8018518 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 80184f4:	6818      	ldr	r0, [r3, #0]
 80184f6:	79fa      	ldrb	r2, [r7, #7]
 80184f8:	f107 0108 	add.w	r1, r7, #8
 80184fc:	2304      	movs	r3, #4
 80184fe:	6800      	ldr	r0, [r0, #0]
 8018500:	f7f8 fa7c 	bl	80109fc <SecureElementDeriveAndStoreKey>
 8018504:	4603      	mov	r3, r0
 8018506:	2b00      	cmp	r3, #0
 8018508:	d001      	beq.n	801850e <LoRaMacCryptoDeriveMcRootKey+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801850a:	230f      	movs	r3, #15
 801850c:	e000      	b.n	8018510 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801850e:	2300      	movs	r3, #0
}
 8018510:	4618      	mov	r0, r3
 8018512:	3718      	adds	r7, #24
 8018514:	46bd      	mov	sp, r7
 8018516:	bd80      	pop	{r7, pc}
 8018518:	20001134 	.word	0x20001134

0801851c <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 801851c:	b580      	push	{r7, lr}
 801851e:	b086      	sub	sp, #24
 8018520:	af00      	add	r7, sp, #0
 8018522:	4603      	mov	r3, r0
 8018524:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 8018526:	79fb      	ldrb	r3, [r7, #7]
 8018528:	2b04      	cmp	r3, #4
 801852a:	d001      	beq.n	8018530 <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801852c:	230b      	movs	r3, #11
 801852e:	e016      	b.n	801855e <LoRaMacCryptoDeriveMcKEKey+0x42>
    }
    uint8_t compBase[16] = { 0 };
 8018530:	2300      	movs	r3, #0
 8018532:	60bb      	str	r3, [r7, #8]
 8018534:	f107 030c 	add.w	r3, r7, #12
 8018538:	2200      	movs	r2, #0
 801853a:	601a      	str	r2, [r3, #0]
 801853c:	605a      	str	r2, [r3, #4]
 801853e:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 8018540:	4b09      	ldr	r3, [pc, #36]	; (8018568 <LoRaMacCryptoDeriveMcKEKey+0x4c>)
 8018542:	6818      	ldr	r0, [r3, #0]
 8018544:	79fa      	ldrb	r2, [r7, #7]
 8018546:	f107 0108 	add.w	r1, r7, #8
 801854a:	237f      	movs	r3, #127	; 0x7f
 801854c:	6800      	ldr	r0, [r0, #0]
 801854e:	f7f8 fa55 	bl	80109fc <SecureElementDeriveAndStoreKey>
 8018552:	4603      	mov	r3, r0
 8018554:	2b00      	cmp	r3, #0
 8018556:	d001      	beq.n	801855c <LoRaMacCryptoDeriveMcKEKey+0x40>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8018558:	230f      	movs	r3, #15
 801855a:	e000      	b.n	801855e <LoRaMacCryptoDeriveMcKEKey+0x42>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801855c:	2300      	movs	r3, #0
}
 801855e:	4618      	mov	r0, r3
 8018560:	3718      	adds	r7, #24
 8018562:	46bd      	mov	sp, r7
 8018564:	bd80      	pop	{r7, pc}
 8018566:	bf00      	nop
 8018568:	20001134 	.word	0x20001134

0801856c <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 801856c:	b580      	push	{r7, lr}
 801856e:	b084      	sub	sp, #16
 8018570:	af00      	add	r7, sp, #0
 8018572:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8018574:	687b      	ldr	r3, [r7, #4]
 8018576:	2b00      	cmp	r3, #0
 8018578:	d003      	beq.n	8018582 <LoRaMacParserJoinAccept+0x16>
 801857a:	687b      	ldr	r3, [r7, #4]
 801857c:	681b      	ldr	r3, [r3, #0]
 801857e:	2b00      	cmp	r3, #0
 8018580:	d101      	bne.n	8018586 <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8018582:	2302      	movs	r3, #2
 8018584:	e0b9      	b.n	80186fa <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 8018586:	2300      	movs	r3, #0
 8018588:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 801858a:	687b      	ldr	r3, [r7, #4]
 801858c:	681a      	ldr	r2, [r3, #0]
 801858e:	89fb      	ldrh	r3, [r7, #14]
 8018590:	1c59      	adds	r1, r3, #1
 8018592:	81f9      	strh	r1, [r7, #14]
 8018594:	4413      	add	r3, r2
 8018596:	781a      	ldrb	r2, [r3, #0]
 8018598:	687b      	ldr	r3, [r7, #4]
 801859a:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 801859c:	687b      	ldr	r3, [r7, #4]
 801859e:	1d98      	adds	r0, r3, #6
 80185a0:	687b      	ldr	r3, [r7, #4]
 80185a2:	681a      	ldr	r2, [r3, #0]
 80185a4:	89fb      	ldrh	r3, [r7, #14]
 80185a6:	4413      	add	r3, r2
 80185a8:	2203      	movs	r2, #3
 80185aa:	4619      	mov	r1, r3
 80185ac:	f004 f861 	bl	801c672 <memcpy1>
    bufItr = bufItr + 3;
 80185b0:	89fb      	ldrh	r3, [r7, #14]
 80185b2:	3303      	adds	r3, #3
 80185b4:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 80185b6:	687b      	ldr	r3, [r7, #4]
 80185b8:	f103 0009 	add.w	r0, r3, #9
 80185bc:	687b      	ldr	r3, [r7, #4]
 80185be:	681a      	ldr	r2, [r3, #0]
 80185c0:	89fb      	ldrh	r3, [r7, #14]
 80185c2:	4413      	add	r3, r2
 80185c4:	2203      	movs	r2, #3
 80185c6:	4619      	mov	r1, r3
 80185c8:	f004 f853 	bl	801c672 <memcpy1>
    bufItr = bufItr + 3;
 80185cc:	89fb      	ldrh	r3, [r7, #14]
 80185ce:	3303      	adds	r3, #3
 80185d0:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 80185d2:	687b      	ldr	r3, [r7, #4]
 80185d4:	681a      	ldr	r2, [r3, #0]
 80185d6:	89fb      	ldrh	r3, [r7, #14]
 80185d8:	1c59      	adds	r1, r3, #1
 80185da:	81f9      	strh	r1, [r7, #14]
 80185dc:	4413      	add	r3, r2
 80185de:	781b      	ldrb	r3, [r3, #0]
 80185e0:	461a      	mov	r2, r3
 80185e2:	687b      	ldr	r3, [r7, #4]
 80185e4:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80185e6:	687b      	ldr	r3, [r7, #4]
 80185e8:	681a      	ldr	r2, [r3, #0]
 80185ea:	89fb      	ldrh	r3, [r7, #14]
 80185ec:	1c59      	adds	r1, r3, #1
 80185ee:	81f9      	strh	r1, [r7, #14]
 80185f0:	4413      	add	r3, r2
 80185f2:	781b      	ldrb	r3, [r3, #0]
 80185f4:	021a      	lsls	r2, r3, #8
 80185f6:	687b      	ldr	r3, [r7, #4]
 80185f8:	68db      	ldr	r3, [r3, #12]
 80185fa:	431a      	orrs	r2, r3
 80185fc:	687b      	ldr	r3, [r7, #4]
 80185fe:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8018600:	687b      	ldr	r3, [r7, #4]
 8018602:	681a      	ldr	r2, [r3, #0]
 8018604:	89fb      	ldrh	r3, [r7, #14]
 8018606:	1c59      	adds	r1, r3, #1
 8018608:	81f9      	strh	r1, [r7, #14]
 801860a:	4413      	add	r3, r2
 801860c:	781b      	ldrb	r3, [r3, #0]
 801860e:	041a      	lsls	r2, r3, #16
 8018610:	687b      	ldr	r3, [r7, #4]
 8018612:	68db      	ldr	r3, [r3, #12]
 8018614:	431a      	orrs	r2, r3
 8018616:	687b      	ldr	r3, [r7, #4]
 8018618:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801861a:	687b      	ldr	r3, [r7, #4]
 801861c:	681a      	ldr	r2, [r3, #0]
 801861e:	89fb      	ldrh	r3, [r7, #14]
 8018620:	1c59      	adds	r1, r3, #1
 8018622:	81f9      	strh	r1, [r7, #14]
 8018624:	4413      	add	r3, r2
 8018626:	781b      	ldrb	r3, [r3, #0]
 8018628:	061a      	lsls	r2, r3, #24
 801862a:	687b      	ldr	r3, [r7, #4]
 801862c:	68db      	ldr	r3, [r3, #12]
 801862e:	431a      	orrs	r2, r3
 8018630:	687b      	ldr	r3, [r7, #4]
 8018632:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8018634:	687b      	ldr	r3, [r7, #4]
 8018636:	681a      	ldr	r2, [r3, #0]
 8018638:	89fb      	ldrh	r3, [r7, #14]
 801863a:	1c59      	adds	r1, r3, #1
 801863c:	81f9      	strh	r1, [r7, #14]
 801863e:	4413      	add	r3, r2
 8018640:	781a      	ldrb	r2, [r3, #0]
 8018642:	687b      	ldr	r3, [r7, #4]
 8018644:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8018646:	687b      	ldr	r3, [r7, #4]
 8018648:	681a      	ldr	r2, [r3, #0]
 801864a:	89fb      	ldrh	r3, [r7, #14]
 801864c:	1c59      	adds	r1, r3, #1
 801864e:	81f9      	strh	r1, [r7, #14]
 8018650:	4413      	add	r3, r2
 8018652:	781a      	ldrb	r2, [r3, #0]
 8018654:	687b      	ldr	r3, [r7, #4]
 8018656:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8018658:	687b      	ldr	r3, [r7, #4]
 801865a:	791b      	ldrb	r3, [r3, #4]
 801865c:	1f1a      	subs	r2, r3, #4
 801865e:	89fb      	ldrh	r3, [r7, #14]
 8018660:	1ad3      	subs	r3, r2, r3
 8018662:	2b10      	cmp	r3, #16
 8018664:	d10e      	bne.n	8018684 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 8018666:	687b      	ldr	r3, [r7, #4]
 8018668:	f103 0012 	add.w	r0, r3, #18
 801866c:	687b      	ldr	r3, [r7, #4]
 801866e:	681a      	ldr	r2, [r3, #0]
 8018670:	89fb      	ldrh	r3, [r7, #14]
 8018672:	4413      	add	r3, r2
 8018674:	2210      	movs	r2, #16
 8018676:	4619      	mov	r1, r3
 8018678:	f003 fffb 	bl	801c672 <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 801867c:	89fb      	ldrh	r3, [r7, #14]
 801867e:	3310      	adds	r3, #16
 8018680:	81fb      	strh	r3, [r7, #14]
 8018682:	e008      	b.n	8018696 <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8018684:	687b      	ldr	r3, [r7, #4]
 8018686:	791b      	ldrb	r3, [r3, #4]
 8018688:	1f1a      	subs	r2, r3, #4
 801868a:	89fb      	ldrh	r3, [r7, #14]
 801868c:	1ad3      	subs	r3, r2, r3
 801868e:	2b00      	cmp	r3, #0
 8018690:	dd01      	ble.n	8018696 <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 8018692:	2301      	movs	r3, #1
 8018694:	e031      	b.n	80186fa <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8018696:	687b      	ldr	r3, [r7, #4]
 8018698:	681a      	ldr	r2, [r3, #0]
 801869a:	89fb      	ldrh	r3, [r7, #14]
 801869c:	1c59      	adds	r1, r3, #1
 801869e:	81f9      	strh	r1, [r7, #14]
 80186a0:	4413      	add	r3, r2
 80186a2:	781b      	ldrb	r3, [r3, #0]
 80186a4:	461a      	mov	r2, r3
 80186a6:	687b      	ldr	r3, [r7, #4]
 80186a8:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80186aa:	687b      	ldr	r3, [r7, #4]
 80186ac:	681a      	ldr	r2, [r3, #0]
 80186ae:	89fb      	ldrh	r3, [r7, #14]
 80186b0:	1c59      	adds	r1, r3, #1
 80186b2:	81f9      	strh	r1, [r7, #14]
 80186b4:	4413      	add	r3, r2
 80186b6:	781b      	ldrb	r3, [r3, #0]
 80186b8:	021a      	lsls	r2, r3, #8
 80186ba:	687b      	ldr	r3, [r7, #4]
 80186bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80186be:	431a      	orrs	r2, r3
 80186c0:	687b      	ldr	r3, [r7, #4]
 80186c2:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80186c4:	687b      	ldr	r3, [r7, #4]
 80186c6:	681a      	ldr	r2, [r3, #0]
 80186c8:	89fb      	ldrh	r3, [r7, #14]
 80186ca:	1c59      	adds	r1, r3, #1
 80186cc:	81f9      	strh	r1, [r7, #14]
 80186ce:	4413      	add	r3, r2
 80186d0:	781b      	ldrb	r3, [r3, #0]
 80186d2:	041a      	lsls	r2, r3, #16
 80186d4:	687b      	ldr	r3, [r7, #4]
 80186d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80186d8:	431a      	orrs	r2, r3
 80186da:	687b      	ldr	r3, [r7, #4]
 80186dc:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80186de:	687b      	ldr	r3, [r7, #4]
 80186e0:	681a      	ldr	r2, [r3, #0]
 80186e2:	89fb      	ldrh	r3, [r7, #14]
 80186e4:	1c59      	adds	r1, r3, #1
 80186e6:	81f9      	strh	r1, [r7, #14]
 80186e8:	4413      	add	r3, r2
 80186ea:	781b      	ldrb	r3, [r3, #0]
 80186ec:	061a      	lsls	r2, r3, #24
 80186ee:	687b      	ldr	r3, [r7, #4]
 80186f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80186f2:	431a      	orrs	r2, r3
 80186f4:	687b      	ldr	r3, [r7, #4]
 80186f6:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 80186f8:	2300      	movs	r3, #0
}
 80186fa:	4618      	mov	r0, r3
 80186fc:	3710      	adds	r7, #16
 80186fe:	46bd      	mov	sp, r7
 8018700:	bd80      	pop	{r7, pc}

08018702 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8018702:	b580      	push	{r7, lr}
 8018704:	b084      	sub	sp, #16
 8018706:	af00      	add	r7, sp, #0
 8018708:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801870a:	687b      	ldr	r3, [r7, #4]
 801870c:	2b00      	cmp	r3, #0
 801870e:	d003      	beq.n	8018718 <LoRaMacParserData+0x16>
 8018710:	687b      	ldr	r3, [r7, #4]
 8018712:	681b      	ldr	r3, [r3, #0]
 8018714:	2b00      	cmp	r3, #0
 8018716:	d101      	bne.n	801871c <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8018718:	2302      	movs	r3, #2
 801871a:	e0e2      	b.n	80188e2 <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 801871c:	2300      	movs	r3, #0
 801871e:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8018720:	687b      	ldr	r3, [r7, #4]
 8018722:	681a      	ldr	r2, [r3, #0]
 8018724:	89fb      	ldrh	r3, [r7, #14]
 8018726:	1c59      	adds	r1, r3, #1
 8018728:	81f9      	strh	r1, [r7, #14]
 801872a:	4413      	add	r3, r2
 801872c:	781a      	ldrb	r2, [r3, #0]
 801872e:	687b      	ldr	r3, [r7, #4]
 8018730:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8018732:	687b      	ldr	r3, [r7, #4]
 8018734:	681a      	ldr	r2, [r3, #0]
 8018736:	89fb      	ldrh	r3, [r7, #14]
 8018738:	1c59      	adds	r1, r3, #1
 801873a:	81f9      	strh	r1, [r7, #14]
 801873c:	4413      	add	r3, r2
 801873e:	781b      	ldrb	r3, [r3, #0]
 8018740:	461a      	mov	r2, r3
 8018742:	687b      	ldr	r3, [r7, #4]
 8018744:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8018746:	687b      	ldr	r3, [r7, #4]
 8018748:	681a      	ldr	r2, [r3, #0]
 801874a:	89fb      	ldrh	r3, [r7, #14]
 801874c:	1c59      	adds	r1, r3, #1
 801874e:	81f9      	strh	r1, [r7, #14]
 8018750:	4413      	add	r3, r2
 8018752:	781b      	ldrb	r3, [r3, #0]
 8018754:	021a      	lsls	r2, r3, #8
 8018756:	687b      	ldr	r3, [r7, #4]
 8018758:	689b      	ldr	r3, [r3, #8]
 801875a:	431a      	orrs	r2, r3
 801875c:	687b      	ldr	r3, [r7, #4]
 801875e:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8018760:	687b      	ldr	r3, [r7, #4]
 8018762:	681a      	ldr	r2, [r3, #0]
 8018764:	89fb      	ldrh	r3, [r7, #14]
 8018766:	1c59      	adds	r1, r3, #1
 8018768:	81f9      	strh	r1, [r7, #14]
 801876a:	4413      	add	r3, r2
 801876c:	781b      	ldrb	r3, [r3, #0]
 801876e:	041a      	lsls	r2, r3, #16
 8018770:	687b      	ldr	r3, [r7, #4]
 8018772:	689b      	ldr	r3, [r3, #8]
 8018774:	431a      	orrs	r2, r3
 8018776:	687b      	ldr	r3, [r7, #4]
 8018778:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801877a:	687b      	ldr	r3, [r7, #4]
 801877c:	681a      	ldr	r2, [r3, #0]
 801877e:	89fb      	ldrh	r3, [r7, #14]
 8018780:	1c59      	adds	r1, r3, #1
 8018782:	81f9      	strh	r1, [r7, #14]
 8018784:	4413      	add	r3, r2
 8018786:	781b      	ldrb	r3, [r3, #0]
 8018788:	061a      	lsls	r2, r3, #24
 801878a:	687b      	ldr	r3, [r7, #4]
 801878c:	689b      	ldr	r3, [r3, #8]
 801878e:	431a      	orrs	r2, r3
 8018790:	687b      	ldr	r3, [r7, #4]
 8018792:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8018794:	687b      	ldr	r3, [r7, #4]
 8018796:	681a      	ldr	r2, [r3, #0]
 8018798:	89fb      	ldrh	r3, [r7, #14]
 801879a:	1c59      	adds	r1, r3, #1
 801879c:	81f9      	strh	r1, [r7, #14]
 801879e:	4413      	add	r3, r2
 80187a0:	781a      	ldrb	r2, [r3, #0]
 80187a2:	687b      	ldr	r3, [r7, #4]
 80187a4:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 80187a6:	687b      	ldr	r3, [r7, #4]
 80187a8:	681a      	ldr	r2, [r3, #0]
 80187aa:	89fb      	ldrh	r3, [r7, #14]
 80187ac:	1c59      	adds	r1, r3, #1
 80187ae:	81f9      	strh	r1, [r7, #14]
 80187b0:	4413      	add	r3, r2
 80187b2:	781b      	ldrb	r3, [r3, #0]
 80187b4:	b29a      	uxth	r2, r3
 80187b6:	687b      	ldr	r3, [r7, #4]
 80187b8:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 80187ba:	687b      	ldr	r3, [r7, #4]
 80187bc:	681a      	ldr	r2, [r3, #0]
 80187be:	89fb      	ldrh	r3, [r7, #14]
 80187c0:	1c59      	adds	r1, r3, #1
 80187c2:	81f9      	strh	r1, [r7, #14]
 80187c4:	4413      	add	r3, r2
 80187c6:	781b      	ldrb	r3, [r3, #0]
 80187c8:	0219      	lsls	r1, r3, #8
 80187ca:	687b      	ldr	r3, [r7, #4]
 80187cc:	89db      	ldrh	r3, [r3, #14]
 80187ce:	b21a      	sxth	r2, r3
 80187d0:	b20b      	sxth	r3, r1
 80187d2:	4313      	orrs	r3, r2
 80187d4:	b21b      	sxth	r3, r3
 80187d6:	b29a      	uxth	r2, r3
 80187d8:	687b      	ldr	r3, [r7, #4]
 80187da:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80187dc:	687b      	ldr	r3, [r7, #4]
 80187de:	f103 0010 	add.w	r0, r3, #16
 80187e2:	687b      	ldr	r3, [r7, #4]
 80187e4:	681a      	ldr	r2, [r3, #0]
 80187e6:	89fb      	ldrh	r3, [r7, #14]
 80187e8:	18d1      	adds	r1, r2, r3
 80187ea:	687b      	ldr	r3, [r7, #4]
 80187ec:	7b1b      	ldrb	r3, [r3, #12]
 80187ee:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80187f2:	b2db      	uxtb	r3, r3
 80187f4:	b29b      	uxth	r3, r3
 80187f6:	461a      	mov	r2, r3
 80187f8:	f003 ff3b 	bl	801c672 <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80187fc:	687b      	ldr	r3, [r7, #4]
 80187fe:	7b1b      	ldrb	r3, [r3, #12]
 8018800:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8018804:	b2db      	uxtb	r3, r3
 8018806:	b29a      	uxth	r2, r3
 8018808:	89fb      	ldrh	r3, [r7, #14]
 801880a:	4413      	add	r3, r2
 801880c:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 801880e:	687b      	ldr	r3, [r7, #4]
 8018810:	2200      	movs	r2, #0
 8018812:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8018816:	687b      	ldr	r3, [r7, #4]
 8018818:	2200      	movs	r2, #0
 801881a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 801881e:	687b      	ldr	r3, [r7, #4]
 8018820:	791b      	ldrb	r3, [r3, #4]
 8018822:	461a      	mov	r2, r3
 8018824:	89fb      	ldrh	r3, [r7, #14]
 8018826:	1ad3      	subs	r3, r2, r3
 8018828:	2b04      	cmp	r3, #4
 801882a:	dd28      	ble.n	801887e <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 801882c:	687b      	ldr	r3, [r7, #4]
 801882e:	681a      	ldr	r2, [r3, #0]
 8018830:	89fb      	ldrh	r3, [r7, #14]
 8018832:	1c59      	adds	r1, r3, #1
 8018834:	81f9      	strh	r1, [r7, #14]
 8018836:	4413      	add	r3, r2
 8018838:	781a      	ldrb	r2, [r3, #0]
 801883a:	687b      	ldr	r3, [r7, #4]
 801883c:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8018840:	687b      	ldr	r3, [r7, #4]
 8018842:	791a      	ldrb	r2, [r3, #4]
 8018844:	89fb      	ldrh	r3, [r7, #14]
 8018846:	b2db      	uxtb	r3, r3
 8018848:	1ad3      	subs	r3, r2, r3
 801884a:	b2db      	uxtb	r3, r3
 801884c:	3b04      	subs	r3, #4
 801884e:	b2da      	uxtb	r2, r3
 8018850:	687b      	ldr	r3, [r7, #4]
 8018852:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8018856:	687b      	ldr	r3, [r7, #4]
 8018858:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801885a:	687b      	ldr	r3, [r7, #4]
 801885c:	681a      	ldr	r2, [r3, #0]
 801885e:	89fb      	ldrh	r3, [r7, #14]
 8018860:	18d1      	adds	r1, r2, r3
 8018862:	687b      	ldr	r3, [r7, #4]
 8018864:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018868:	b29b      	uxth	r3, r3
 801886a:	461a      	mov	r2, r3
 801886c:	f003 ff01 	bl	801c672 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8018870:	687b      	ldr	r3, [r7, #4]
 8018872:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018876:	b29a      	uxth	r2, r3
 8018878:	89fb      	ldrh	r3, [r7, #14]
 801887a:	4413      	add	r3, r2
 801887c:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 801887e:	687b      	ldr	r3, [r7, #4]
 8018880:	681a      	ldr	r2, [r3, #0]
 8018882:	687b      	ldr	r3, [r7, #4]
 8018884:	791b      	ldrb	r3, [r3, #4]
 8018886:	3b04      	subs	r3, #4
 8018888:	4413      	add	r3, r2
 801888a:	781b      	ldrb	r3, [r3, #0]
 801888c:	461a      	mov	r2, r3
 801888e:	687b      	ldr	r3, [r7, #4]
 8018890:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8018892:	687b      	ldr	r3, [r7, #4]
 8018894:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018896:	687b      	ldr	r3, [r7, #4]
 8018898:	6819      	ldr	r1, [r3, #0]
 801889a:	687b      	ldr	r3, [r7, #4]
 801889c:	791b      	ldrb	r3, [r3, #4]
 801889e:	3b03      	subs	r3, #3
 80188a0:	440b      	add	r3, r1
 80188a2:	781b      	ldrb	r3, [r3, #0]
 80188a4:	021b      	lsls	r3, r3, #8
 80188a6:	431a      	orrs	r2, r3
 80188a8:	687b      	ldr	r3, [r7, #4]
 80188aa:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 80188ac:	687b      	ldr	r3, [r7, #4]
 80188ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80188b0:	687b      	ldr	r3, [r7, #4]
 80188b2:	6819      	ldr	r1, [r3, #0]
 80188b4:	687b      	ldr	r3, [r7, #4]
 80188b6:	791b      	ldrb	r3, [r3, #4]
 80188b8:	3b02      	subs	r3, #2
 80188ba:	440b      	add	r3, r1
 80188bc:	781b      	ldrb	r3, [r3, #0]
 80188be:	041b      	lsls	r3, r3, #16
 80188c0:	431a      	orrs	r2, r3
 80188c2:	687b      	ldr	r3, [r7, #4]
 80188c4:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 80188c6:	687b      	ldr	r3, [r7, #4]
 80188c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80188ca:	687b      	ldr	r3, [r7, #4]
 80188cc:	6819      	ldr	r1, [r3, #0]
 80188ce:	687b      	ldr	r3, [r7, #4]
 80188d0:	791b      	ldrb	r3, [r3, #4]
 80188d2:	3b01      	subs	r3, #1
 80188d4:	440b      	add	r3, r1
 80188d6:	781b      	ldrb	r3, [r3, #0]
 80188d8:	061b      	lsls	r3, r3, #24
 80188da:	431a      	orrs	r2, r3
 80188dc:	687b      	ldr	r3, [r7, #4]
 80188de:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 80188e0:	2300      	movs	r3, #0
}
 80188e2:	4618      	mov	r0, r3
 80188e4:	3710      	adds	r7, #16
 80188e6:	46bd      	mov	sp, r7
 80188e8:	bd80      	pop	{r7, pc}

080188ea <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80188ea:	b580      	push	{r7, lr}
 80188ec:	b084      	sub	sp, #16
 80188ee:	af00      	add	r7, sp, #0
 80188f0:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80188f2:	687b      	ldr	r3, [r7, #4]
 80188f4:	2b00      	cmp	r3, #0
 80188f6:	d003      	beq.n	8018900 <LoRaMacSerializerJoinRequest+0x16>
 80188f8:	687b      	ldr	r3, [r7, #4]
 80188fa:	681b      	ldr	r3, [r3, #0]
 80188fc:	2b00      	cmp	r3, #0
 80188fe:	d101      	bne.n	8018904 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8018900:	2301      	movs	r3, #1
 8018902:	e070      	b.n	80189e6 <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8018904:	2300      	movs	r3, #0
 8018906:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8018908:	687b      	ldr	r3, [r7, #4]
 801890a:	791b      	ldrb	r3, [r3, #4]
 801890c:	2b16      	cmp	r3, #22
 801890e:	d801      	bhi.n	8018914 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8018910:	2302      	movs	r3, #2
 8018912:	e068      	b.n	80189e6 <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8018914:	687b      	ldr	r3, [r7, #4]
 8018916:	681a      	ldr	r2, [r3, #0]
 8018918:	89fb      	ldrh	r3, [r7, #14]
 801891a:	1c59      	adds	r1, r3, #1
 801891c:	81f9      	strh	r1, [r7, #14]
 801891e:	4413      	add	r3, r2
 8018920:	687a      	ldr	r2, [r7, #4]
 8018922:	7952      	ldrb	r2, [r2, #5]
 8018924:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8018926:	687b      	ldr	r3, [r7, #4]
 8018928:	681a      	ldr	r2, [r3, #0]
 801892a:	89fb      	ldrh	r3, [r7, #14]
 801892c:	18d0      	adds	r0, r2, r3
 801892e:	687b      	ldr	r3, [r7, #4]
 8018930:	3306      	adds	r3, #6
 8018932:	2208      	movs	r2, #8
 8018934:	4619      	mov	r1, r3
 8018936:	f003 feb7 	bl	801c6a8 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 801893a:	89fb      	ldrh	r3, [r7, #14]
 801893c:	3308      	adds	r3, #8
 801893e:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8018940:	687b      	ldr	r3, [r7, #4]
 8018942:	681a      	ldr	r2, [r3, #0]
 8018944:	89fb      	ldrh	r3, [r7, #14]
 8018946:	18d0      	adds	r0, r2, r3
 8018948:	687b      	ldr	r3, [r7, #4]
 801894a:	330e      	adds	r3, #14
 801894c:	2208      	movs	r2, #8
 801894e:	4619      	mov	r1, r3
 8018950:	f003 feaa 	bl	801c6a8 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8018954:	89fb      	ldrh	r3, [r7, #14]
 8018956:	3308      	adds	r3, #8
 8018958:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 801895a:	687b      	ldr	r3, [r7, #4]
 801895c:	8ad9      	ldrh	r1, [r3, #22]
 801895e:	687b      	ldr	r3, [r7, #4]
 8018960:	681a      	ldr	r2, [r3, #0]
 8018962:	89fb      	ldrh	r3, [r7, #14]
 8018964:	1c58      	adds	r0, r3, #1
 8018966:	81f8      	strh	r0, [r7, #14]
 8018968:	4413      	add	r3, r2
 801896a:	b2ca      	uxtb	r2, r1
 801896c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 801896e:	687b      	ldr	r3, [r7, #4]
 8018970:	8adb      	ldrh	r3, [r3, #22]
 8018972:	0a1b      	lsrs	r3, r3, #8
 8018974:	b299      	uxth	r1, r3
 8018976:	687b      	ldr	r3, [r7, #4]
 8018978:	681a      	ldr	r2, [r3, #0]
 801897a:	89fb      	ldrh	r3, [r7, #14]
 801897c:	1c58      	adds	r0, r3, #1
 801897e:	81f8      	strh	r0, [r7, #14]
 8018980:	4413      	add	r3, r2
 8018982:	b2ca      	uxtb	r2, r1
 8018984:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8018986:	687b      	ldr	r3, [r7, #4]
 8018988:	6999      	ldr	r1, [r3, #24]
 801898a:	687b      	ldr	r3, [r7, #4]
 801898c:	681a      	ldr	r2, [r3, #0]
 801898e:	89fb      	ldrh	r3, [r7, #14]
 8018990:	1c58      	adds	r0, r3, #1
 8018992:	81f8      	strh	r0, [r7, #14]
 8018994:	4413      	add	r3, r2
 8018996:	b2ca      	uxtb	r2, r1
 8018998:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 801899a:	687b      	ldr	r3, [r7, #4]
 801899c:	699b      	ldr	r3, [r3, #24]
 801899e:	0a19      	lsrs	r1, r3, #8
 80189a0:	687b      	ldr	r3, [r7, #4]
 80189a2:	681a      	ldr	r2, [r3, #0]
 80189a4:	89fb      	ldrh	r3, [r7, #14]
 80189a6:	1c58      	adds	r0, r3, #1
 80189a8:	81f8      	strh	r0, [r7, #14]
 80189aa:	4413      	add	r3, r2
 80189ac:	b2ca      	uxtb	r2, r1
 80189ae:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 80189b0:	687b      	ldr	r3, [r7, #4]
 80189b2:	699b      	ldr	r3, [r3, #24]
 80189b4:	0c19      	lsrs	r1, r3, #16
 80189b6:	687b      	ldr	r3, [r7, #4]
 80189b8:	681a      	ldr	r2, [r3, #0]
 80189ba:	89fb      	ldrh	r3, [r7, #14]
 80189bc:	1c58      	adds	r0, r3, #1
 80189be:	81f8      	strh	r0, [r7, #14]
 80189c0:	4413      	add	r3, r2
 80189c2:	b2ca      	uxtb	r2, r1
 80189c4:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 80189c6:	687b      	ldr	r3, [r7, #4]
 80189c8:	699b      	ldr	r3, [r3, #24]
 80189ca:	0e19      	lsrs	r1, r3, #24
 80189cc:	687b      	ldr	r3, [r7, #4]
 80189ce:	681a      	ldr	r2, [r3, #0]
 80189d0:	89fb      	ldrh	r3, [r7, #14]
 80189d2:	1c58      	adds	r0, r3, #1
 80189d4:	81f8      	strh	r0, [r7, #14]
 80189d6:	4413      	add	r3, r2
 80189d8:	b2ca      	uxtb	r2, r1
 80189da:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 80189dc:	89fb      	ldrh	r3, [r7, #14]
 80189de:	b2da      	uxtb	r2, r3
 80189e0:	687b      	ldr	r3, [r7, #4]
 80189e2:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 80189e4:	2300      	movs	r3, #0
}
 80189e6:	4618      	mov	r0, r3
 80189e8:	3710      	adds	r7, #16
 80189ea:	46bd      	mov	sp, r7
 80189ec:	bd80      	pop	{r7, pc}

080189ee <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 80189ee:	b580      	push	{r7, lr}
 80189f0:	b084      	sub	sp, #16
 80189f2:	af00      	add	r7, sp, #0
 80189f4:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80189f6:	687b      	ldr	r3, [r7, #4]
 80189f8:	2b00      	cmp	r3, #0
 80189fa:	d003      	beq.n	8018a04 <LoRaMacSerializerData+0x16>
 80189fc:	687b      	ldr	r3, [r7, #4]
 80189fe:	681b      	ldr	r3, [r3, #0]
 8018a00:	2b00      	cmp	r3, #0
 8018a02:	d101      	bne.n	8018a08 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8018a04:	2301      	movs	r3, #1
 8018a06:	e0e5      	b.n	8018bd4 <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 8018a08:	2300      	movs	r3, #0
 8018a0a:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8018a0c:	2308      	movs	r3, #8
 8018a0e:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8018a10:	687b      	ldr	r3, [r7, #4]
 8018a12:	7b1b      	ldrb	r3, [r3, #12]
 8018a14:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8018a18:	b2db      	uxtb	r3, r3
 8018a1a:	b29a      	uxth	r2, r3
 8018a1c:	89bb      	ldrh	r3, [r7, #12]
 8018a1e:	4413      	add	r3, r2
 8018a20:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8018a22:	687b      	ldr	r3, [r7, #4]
 8018a24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018a28:	2b00      	cmp	r3, #0
 8018a2a:	d002      	beq.n	8018a32 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8018a2c:	89bb      	ldrh	r3, [r7, #12]
 8018a2e:	3301      	adds	r3, #1
 8018a30:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8018a32:	687b      	ldr	r3, [r7, #4]
 8018a34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018a38:	b29a      	uxth	r2, r3
 8018a3a:	89bb      	ldrh	r3, [r7, #12]
 8018a3c:	4413      	add	r3, r2
 8018a3e:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8018a40:	89bb      	ldrh	r3, [r7, #12]
 8018a42:	3304      	adds	r3, #4
 8018a44:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8018a46:	687b      	ldr	r3, [r7, #4]
 8018a48:	791b      	ldrb	r3, [r3, #4]
 8018a4a:	b29b      	uxth	r3, r3
 8018a4c:	89ba      	ldrh	r2, [r7, #12]
 8018a4e:	429a      	cmp	r2, r3
 8018a50:	d901      	bls.n	8018a56 <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8018a52:	2302      	movs	r3, #2
 8018a54:	e0be      	b.n	8018bd4 <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8018a56:	687b      	ldr	r3, [r7, #4]
 8018a58:	681a      	ldr	r2, [r3, #0]
 8018a5a:	89fb      	ldrh	r3, [r7, #14]
 8018a5c:	1c59      	adds	r1, r3, #1
 8018a5e:	81f9      	strh	r1, [r7, #14]
 8018a60:	4413      	add	r3, r2
 8018a62:	687a      	ldr	r2, [r7, #4]
 8018a64:	7952      	ldrb	r2, [r2, #5]
 8018a66:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8018a68:	687b      	ldr	r3, [r7, #4]
 8018a6a:	6899      	ldr	r1, [r3, #8]
 8018a6c:	687b      	ldr	r3, [r7, #4]
 8018a6e:	681a      	ldr	r2, [r3, #0]
 8018a70:	89fb      	ldrh	r3, [r7, #14]
 8018a72:	1c58      	adds	r0, r3, #1
 8018a74:	81f8      	strh	r0, [r7, #14]
 8018a76:	4413      	add	r3, r2
 8018a78:	b2ca      	uxtb	r2, r1
 8018a7a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8018a7c:	687b      	ldr	r3, [r7, #4]
 8018a7e:	689b      	ldr	r3, [r3, #8]
 8018a80:	0a19      	lsrs	r1, r3, #8
 8018a82:	687b      	ldr	r3, [r7, #4]
 8018a84:	681a      	ldr	r2, [r3, #0]
 8018a86:	89fb      	ldrh	r3, [r7, #14]
 8018a88:	1c58      	adds	r0, r3, #1
 8018a8a:	81f8      	strh	r0, [r7, #14]
 8018a8c:	4413      	add	r3, r2
 8018a8e:	b2ca      	uxtb	r2, r1
 8018a90:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8018a92:	687b      	ldr	r3, [r7, #4]
 8018a94:	689b      	ldr	r3, [r3, #8]
 8018a96:	0c19      	lsrs	r1, r3, #16
 8018a98:	687b      	ldr	r3, [r7, #4]
 8018a9a:	681a      	ldr	r2, [r3, #0]
 8018a9c:	89fb      	ldrh	r3, [r7, #14]
 8018a9e:	1c58      	adds	r0, r3, #1
 8018aa0:	81f8      	strh	r0, [r7, #14]
 8018aa2:	4413      	add	r3, r2
 8018aa4:	b2ca      	uxtb	r2, r1
 8018aa6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8018aa8:	687b      	ldr	r3, [r7, #4]
 8018aaa:	689b      	ldr	r3, [r3, #8]
 8018aac:	0e19      	lsrs	r1, r3, #24
 8018aae:	687b      	ldr	r3, [r7, #4]
 8018ab0:	681a      	ldr	r2, [r3, #0]
 8018ab2:	89fb      	ldrh	r3, [r7, #14]
 8018ab4:	1c58      	adds	r0, r3, #1
 8018ab6:	81f8      	strh	r0, [r7, #14]
 8018ab8:	4413      	add	r3, r2
 8018aba:	b2ca      	uxtb	r2, r1
 8018abc:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8018abe:	687b      	ldr	r3, [r7, #4]
 8018ac0:	681a      	ldr	r2, [r3, #0]
 8018ac2:	89fb      	ldrh	r3, [r7, #14]
 8018ac4:	1c59      	adds	r1, r3, #1
 8018ac6:	81f9      	strh	r1, [r7, #14]
 8018ac8:	4413      	add	r3, r2
 8018aca:	687a      	ldr	r2, [r7, #4]
 8018acc:	7b12      	ldrb	r2, [r2, #12]
 8018ace:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8018ad0:	687b      	ldr	r3, [r7, #4]
 8018ad2:	89d9      	ldrh	r1, [r3, #14]
 8018ad4:	687b      	ldr	r3, [r7, #4]
 8018ad6:	681a      	ldr	r2, [r3, #0]
 8018ad8:	89fb      	ldrh	r3, [r7, #14]
 8018ada:	1c58      	adds	r0, r3, #1
 8018adc:	81f8      	strh	r0, [r7, #14]
 8018ade:	4413      	add	r3, r2
 8018ae0:	b2ca      	uxtb	r2, r1
 8018ae2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8018ae4:	687b      	ldr	r3, [r7, #4]
 8018ae6:	89db      	ldrh	r3, [r3, #14]
 8018ae8:	0a1b      	lsrs	r3, r3, #8
 8018aea:	b299      	uxth	r1, r3
 8018aec:	687b      	ldr	r3, [r7, #4]
 8018aee:	681a      	ldr	r2, [r3, #0]
 8018af0:	89fb      	ldrh	r3, [r7, #14]
 8018af2:	1c58      	adds	r0, r3, #1
 8018af4:	81f8      	strh	r0, [r7, #14]
 8018af6:	4413      	add	r3, r2
 8018af8:	b2ca      	uxtb	r2, r1
 8018afa:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8018afc:	687b      	ldr	r3, [r7, #4]
 8018afe:	681a      	ldr	r2, [r3, #0]
 8018b00:	89fb      	ldrh	r3, [r7, #14]
 8018b02:	18d0      	adds	r0, r2, r3
 8018b04:	687b      	ldr	r3, [r7, #4]
 8018b06:	f103 0110 	add.w	r1, r3, #16
 8018b0a:	687b      	ldr	r3, [r7, #4]
 8018b0c:	7b1b      	ldrb	r3, [r3, #12]
 8018b0e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8018b12:	b2db      	uxtb	r3, r3
 8018b14:	b29b      	uxth	r3, r3
 8018b16:	461a      	mov	r2, r3
 8018b18:	f003 fdab 	bl	801c672 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8018b1c:	687b      	ldr	r3, [r7, #4]
 8018b1e:	7b1b      	ldrb	r3, [r3, #12]
 8018b20:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8018b24:	b2db      	uxtb	r3, r3
 8018b26:	b29a      	uxth	r2, r3
 8018b28:	89fb      	ldrh	r3, [r7, #14]
 8018b2a:	4413      	add	r3, r2
 8018b2c:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8018b2e:	687b      	ldr	r3, [r7, #4]
 8018b30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018b34:	2b00      	cmp	r3, #0
 8018b36:	d009      	beq.n	8018b4c <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8018b38:	687b      	ldr	r3, [r7, #4]
 8018b3a:	681a      	ldr	r2, [r3, #0]
 8018b3c:	89fb      	ldrh	r3, [r7, #14]
 8018b3e:	1c59      	adds	r1, r3, #1
 8018b40:	81f9      	strh	r1, [r7, #14]
 8018b42:	4413      	add	r3, r2
 8018b44:	687a      	ldr	r2, [r7, #4]
 8018b46:	f892 2020 	ldrb.w	r2, [r2, #32]
 8018b4a:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8018b4c:	687b      	ldr	r3, [r7, #4]
 8018b4e:	681a      	ldr	r2, [r3, #0]
 8018b50:	89fb      	ldrh	r3, [r7, #14]
 8018b52:	18d0      	adds	r0, r2, r3
 8018b54:	687b      	ldr	r3, [r7, #4]
 8018b56:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8018b58:	687b      	ldr	r3, [r7, #4]
 8018b5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018b5e:	b29b      	uxth	r3, r3
 8018b60:	461a      	mov	r2, r3
 8018b62:	f003 fd86 	bl	801c672 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8018b66:	687b      	ldr	r3, [r7, #4]
 8018b68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018b6c:	b29a      	uxth	r2, r3
 8018b6e:	89fb      	ldrh	r3, [r7, #14]
 8018b70:	4413      	add	r3, r2
 8018b72:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8018b74:	687b      	ldr	r3, [r7, #4]
 8018b76:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8018b78:	687b      	ldr	r3, [r7, #4]
 8018b7a:	681a      	ldr	r2, [r3, #0]
 8018b7c:	89fb      	ldrh	r3, [r7, #14]
 8018b7e:	1c58      	adds	r0, r3, #1
 8018b80:	81f8      	strh	r0, [r7, #14]
 8018b82:	4413      	add	r3, r2
 8018b84:	b2ca      	uxtb	r2, r1
 8018b86:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8018b88:	687b      	ldr	r3, [r7, #4]
 8018b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018b8c:	0a19      	lsrs	r1, r3, #8
 8018b8e:	687b      	ldr	r3, [r7, #4]
 8018b90:	681a      	ldr	r2, [r3, #0]
 8018b92:	89fb      	ldrh	r3, [r7, #14]
 8018b94:	1c58      	adds	r0, r3, #1
 8018b96:	81f8      	strh	r0, [r7, #14]
 8018b98:	4413      	add	r3, r2
 8018b9a:	b2ca      	uxtb	r2, r1
 8018b9c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8018b9e:	687b      	ldr	r3, [r7, #4]
 8018ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018ba2:	0c19      	lsrs	r1, r3, #16
 8018ba4:	687b      	ldr	r3, [r7, #4]
 8018ba6:	681a      	ldr	r2, [r3, #0]
 8018ba8:	89fb      	ldrh	r3, [r7, #14]
 8018baa:	1c58      	adds	r0, r3, #1
 8018bac:	81f8      	strh	r0, [r7, #14]
 8018bae:	4413      	add	r3, r2
 8018bb0:	b2ca      	uxtb	r2, r1
 8018bb2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8018bb4:	687b      	ldr	r3, [r7, #4]
 8018bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018bb8:	0e19      	lsrs	r1, r3, #24
 8018bba:	687b      	ldr	r3, [r7, #4]
 8018bbc:	681a      	ldr	r2, [r3, #0]
 8018bbe:	89fb      	ldrh	r3, [r7, #14]
 8018bc0:	1c58      	adds	r0, r3, #1
 8018bc2:	81f8      	strh	r0, [r7, #14]
 8018bc4:	4413      	add	r3, r2
 8018bc6:	b2ca      	uxtb	r2, r1
 8018bc8:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8018bca:	89fb      	ldrh	r3, [r7, #14]
 8018bcc:	b2da      	uxtb	r2, r3
 8018bce:	687b      	ldr	r3, [r7, #4]
 8018bd0:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8018bd2:	2300      	movs	r3, #0
}
 8018bd4:	4618      	mov	r0, r3
 8018bd6:	3710      	adds	r7, #16
 8018bd8:	46bd      	mov	sp, r7
 8018bda:	bd80      	pop	{r7, pc}

08018bdc <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8018bdc:	b480      	push	{r7}
 8018bde:	b083      	sub	sp, #12
 8018be0:	af00      	add	r7, sp, #0
 8018be2:	4603      	mov	r3, r0
 8018be4:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018be6:	79fb      	ldrb	r3, [r7, #7]
 8018be8:	2b05      	cmp	r3, #5
 8018bea:	d002      	beq.n	8018bf2 <RegionIsActive+0x16>
 8018bec:	2b08      	cmp	r3, #8
 8018bee:	d002      	beq.n	8018bf6 <RegionIsActive+0x1a>
 8018bf0:	e003      	b.n	8018bfa <RegionIsActive+0x1e>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 8018bf2:	2301      	movs	r3, #1
 8018bf4:	e002      	b.n	8018bfc <RegionIsActive+0x20>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 8018bf6:	2301      	movs	r3, #1
 8018bf8:	e000      	b.n	8018bfc <RegionIsActive+0x20>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8018bfa:	2300      	movs	r3, #0
        }
    }
}
 8018bfc:	4618      	mov	r0, r3
 8018bfe:	370c      	adds	r7, #12
 8018c00:	46bd      	mov	sp, r7
 8018c02:	bc80      	pop	{r7}
 8018c04:	4770      	bx	lr

08018c06 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8018c06:	b580      	push	{r7, lr}
 8018c08:	b084      	sub	sp, #16
 8018c0a:	af00      	add	r7, sp, #0
 8018c0c:	4603      	mov	r3, r0
 8018c0e:	6039      	str	r1, [r7, #0]
 8018c10:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8018c12:	2300      	movs	r3, #0
 8018c14:	60bb      	str	r3, [r7, #8]
    switch( region )
 8018c16:	79fb      	ldrb	r3, [r7, #7]
 8018c18:	2b05      	cmp	r3, #5
 8018c1a:	d002      	beq.n	8018c22 <RegionGetPhyParam+0x1c>
 8018c1c:	2b08      	cmp	r3, #8
 8018c1e:	d006      	beq.n	8018c2e <RegionGetPhyParam+0x28>
 8018c20:	e00b      	b.n	8018c3a <RegionGetPhyParam+0x34>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 8018c22:	6838      	ldr	r0, [r7, #0]
 8018c24:	f001 f916 	bl	8019e54 <RegionEU868GetPhyParam>
 8018c28:	4603      	mov	r3, r0
 8018c2a:	60fb      	str	r3, [r7, #12]
 8018c2c:	e007      	b.n	8018c3e <RegionGetPhyParam+0x38>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 8018c2e:	6838      	ldr	r0, [r7, #0]
 8018c30:	f002 fb80 	bl	801b334 <RegionUS915GetPhyParam>
 8018c34:	4603      	mov	r3, r0
 8018c36:	60fb      	str	r3, [r7, #12]
 8018c38:	e001      	b.n	8018c3e <RegionGetPhyParam+0x38>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 8018c3a:	68bb      	ldr	r3, [r7, #8]
 8018c3c:	60fb      	str	r3, [r7, #12]
 8018c3e:	2300      	movs	r3, #0
 8018c40:	68fb      	ldr	r3, [r7, #12]
        }
    }
}
 8018c42:	4618      	mov	r0, r3
 8018c44:	3710      	adds	r7, #16
 8018c46:	46bd      	mov	sp, r7
 8018c48:	bd80      	pop	{r7, pc}

08018c4a <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8018c4a:	b580      	push	{r7, lr}
 8018c4c:	b082      	sub	sp, #8
 8018c4e:	af00      	add	r7, sp, #0
 8018c50:	4603      	mov	r3, r0
 8018c52:	6039      	str	r1, [r7, #0]
 8018c54:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018c56:	79fb      	ldrb	r3, [r7, #7]
 8018c58:	2b05      	cmp	r3, #5
 8018c5a:	d002      	beq.n	8018c62 <RegionSetBandTxDone+0x18>
 8018c5c:	2b08      	cmp	r3, #8
 8018c5e:	d004      	beq.n	8018c6a <RegionSetBandTxDone+0x20>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8018c60:	e007      	b.n	8018c72 <RegionSetBandTxDone+0x28>
        EU868_SET_BAND_TX_DONE( );
 8018c62:	6838      	ldr	r0, [r7, #0]
 8018c64:	f001 fa2a 	bl	801a0bc <RegionEU868SetBandTxDone>
 8018c68:	e003      	b.n	8018c72 <RegionSetBandTxDone+0x28>
        US915_SET_BAND_TX_DONE( );
 8018c6a:	6838      	ldr	r0, [r7, #0]
 8018c6c:	f002 fcb0 	bl	801b5d0 <RegionUS915SetBandTxDone>
 8018c70:	bf00      	nop
        }
    }
}
 8018c72:	3708      	adds	r7, #8
 8018c74:	46bd      	mov	sp, r7
 8018c76:	bd80      	pop	{r7, pc}

08018c78 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 8018c78:	b580      	push	{r7, lr}
 8018c7a:	b082      	sub	sp, #8
 8018c7c:	af00      	add	r7, sp, #0
 8018c7e:	4603      	mov	r3, r0
 8018c80:	6039      	str	r1, [r7, #0]
 8018c82:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018c84:	79fb      	ldrb	r3, [r7, #7]
 8018c86:	2b05      	cmp	r3, #5
 8018c88:	d002      	beq.n	8018c90 <RegionInitDefaults+0x18>
 8018c8a:	2b08      	cmp	r3, #8
 8018c8c:	d004      	beq.n	8018c98 <RegionInitDefaults+0x20>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8018c8e:	e007      	b.n	8018ca0 <RegionInitDefaults+0x28>
        EU868_INIT_DEFAULTS( );
 8018c90:	6838      	ldr	r0, [r7, #0]
 8018c92:	f001 fa3b 	bl	801a10c <RegionEU868InitDefaults>
 8018c96:	e003      	b.n	8018ca0 <RegionInitDefaults+0x28>
        US915_INIT_DEFAULTS( );
 8018c98:	6838      	ldr	r0, [r7, #0]
 8018c9a:	f002 fcc3 	bl	801b624 <RegionUS915InitDefaults>
 8018c9e:	bf00      	nop
        }
    }
}
 8018ca0:	bf00      	nop
 8018ca2:	3708      	adds	r7, #8
 8018ca4:	46bd      	mov	sp, r7
 8018ca6:	bd80      	pop	{r7, pc}

08018ca8 <RegionGetNvmCtx>:

void* RegionGetNvmCtx( LoRaMacRegion_t region, GetNvmCtxParams_t* params )
{
 8018ca8:	b580      	push	{r7, lr}
 8018caa:	b082      	sub	sp, #8
 8018cac:	af00      	add	r7, sp, #0
 8018cae:	4603      	mov	r3, r0
 8018cb0:	6039      	str	r1, [r7, #0]
 8018cb2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018cb4:	79fb      	ldrb	r3, [r7, #7]
 8018cb6:	2b05      	cmp	r3, #5
 8018cb8:	d002      	beq.n	8018cc0 <RegionGetNvmCtx+0x18>
 8018cba:	2b08      	cmp	r3, #8
 8018cbc:	d005      	beq.n	8018cca <RegionGetNvmCtx+0x22>
 8018cbe:	e009      	b.n	8018cd4 <RegionGetNvmCtx+0x2c>
        AS923_GET_NVM_CTX( );
        AU915_GET_NVM_CTX( );
        CN470_GET_NVM_CTX( );
        CN779_GET_NVM_CTX( );
        EU433_GET_NVM_CTX( );
        EU868_GET_NVM_CTX( );
 8018cc0:	6838      	ldr	r0, [r7, #0]
 8018cc2:	f001 fab1 	bl	801a228 <RegionEU868GetNvmCtx>
 8018cc6:	4603      	mov	r3, r0
 8018cc8:	e005      	b.n	8018cd6 <RegionGetNvmCtx+0x2e>
        KR920_GET_NVM_CTX( );
        IN865_GET_NVM_CTX( );
        US915_GET_NVM_CTX( );
 8018cca:	6838      	ldr	r0, [r7, #0]
 8018ccc:	f002 fda6 	bl	801b81c <RegionUS915GetNvmCtx>
 8018cd0:	4603      	mov	r3, r0
 8018cd2:	e000      	b.n	8018cd6 <RegionGetNvmCtx+0x2e>
        RU864_GET_NVM_CTX( );
        default:
        {
           return 0;
 8018cd4:	2300      	movs	r3, #0
        }
    }
}
 8018cd6:	4618      	mov	r0, r3
 8018cd8:	3708      	adds	r7, #8
 8018cda:	46bd      	mov	sp, r7
 8018cdc:	bd80      	pop	{r7, pc}

08018cde <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8018cde:	b580      	push	{r7, lr}
 8018ce0:	b082      	sub	sp, #8
 8018ce2:	af00      	add	r7, sp, #0
 8018ce4:	4603      	mov	r3, r0
 8018ce6:	6039      	str	r1, [r7, #0]
 8018ce8:	71fb      	strb	r3, [r7, #7]
 8018cea:	4613      	mov	r3, r2
 8018cec:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8018cee:	79fb      	ldrb	r3, [r7, #7]
 8018cf0:	2b05      	cmp	r3, #5
 8018cf2:	d002      	beq.n	8018cfa <RegionVerify+0x1c>
 8018cf4:	2b08      	cmp	r3, #8
 8018cf6:	d007      	beq.n	8018d08 <RegionVerify+0x2a>
 8018cf8:	e00d      	b.n	8018d16 <RegionVerify+0x38>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 8018cfa:	79bb      	ldrb	r3, [r7, #6]
 8018cfc:	4619      	mov	r1, r3
 8018cfe:	6838      	ldr	r0, [r7, #0]
 8018d00:	f001 faa2 	bl	801a248 <RegionEU868Verify>
 8018d04:	4603      	mov	r3, r0
 8018d06:	e007      	b.n	8018d18 <RegionVerify+0x3a>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 8018d08:	79bb      	ldrb	r3, [r7, #6]
 8018d0a:	4619      	mov	r1, r3
 8018d0c:	6838      	ldr	r0, [r7, #0]
 8018d0e:	f002 fd95 	bl	801b83c <RegionUS915Verify>
 8018d12:	4603      	mov	r3, r0
 8018d14:	e000      	b.n	8018d18 <RegionVerify+0x3a>
        RU864_VERIFY( );
        default:
        {
            return false;
 8018d16:	2300      	movs	r3, #0
        }
    }
}
 8018d18:	4618      	mov	r0, r3
 8018d1a:	3708      	adds	r7, #8
 8018d1c:	46bd      	mov	sp, r7
 8018d1e:	bd80      	pop	{r7, pc}

08018d20 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8018d20:	b580      	push	{r7, lr}
 8018d22:	b082      	sub	sp, #8
 8018d24:	af00      	add	r7, sp, #0
 8018d26:	4603      	mov	r3, r0
 8018d28:	6039      	str	r1, [r7, #0]
 8018d2a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018d2c:	79fb      	ldrb	r3, [r7, #7]
 8018d2e:	2b05      	cmp	r3, #5
 8018d30:	d002      	beq.n	8018d38 <RegionApplyCFList+0x18>
 8018d32:	2b08      	cmp	r3, #8
 8018d34:	d004      	beq.n	8018d40 <RegionApplyCFList+0x20>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8018d36:	e007      	b.n	8018d48 <RegionApplyCFList+0x28>
        EU868_APPLY_CF_LIST( );
 8018d38:	6838      	ldr	r0, [r7, #0]
 8018d3a:	f001 fb01 	bl	801a340 <RegionEU868ApplyCFList>
 8018d3e:	e003      	b.n	8018d48 <RegionApplyCFList+0x28>
        US915_APPLY_CF_LIST( );
 8018d40:	6838      	ldr	r0, [r7, #0]
 8018d42:	f002 fdf1 	bl	801b928 <RegionUS915ApplyCFList>
 8018d46:	bf00      	nop
        }
    }
}
 8018d48:	bf00      	nop
 8018d4a:	3708      	adds	r7, #8
 8018d4c:	46bd      	mov	sp, r7
 8018d4e:	bd80      	pop	{r7, pc}

08018d50 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8018d50:	b580      	push	{r7, lr}
 8018d52:	b082      	sub	sp, #8
 8018d54:	af00      	add	r7, sp, #0
 8018d56:	4603      	mov	r3, r0
 8018d58:	6039      	str	r1, [r7, #0]
 8018d5a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018d5c:	79fb      	ldrb	r3, [r7, #7]
 8018d5e:	2b05      	cmp	r3, #5
 8018d60:	d002      	beq.n	8018d68 <RegionChanMaskSet+0x18>
 8018d62:	2b08      	cmp	r3, #8
 8018d64:	d005      	beq.n	8018d72 <RegionChanMaskSet+0x22>
 8018d66:	e009      	b.n	8018d7c <RegionChanMaskSet+0x2c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 8018d68:	6838      	ldr	r0, [r7, #0]
 8018d6a:	f001 fb5d 	bl	801a428 <RegionEU868ChanMaskSet>
 8018d6e:	4603      	mov	r3, r0
 8018d70:	e005      	b.n	8018d7e <RegionChanMaskSet+0x2e>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 8018d72:	6838      	ldr	r0, [r7, #0]
 8018d74:	f002 fe50 	bl	801ba18 <RegionUS915ChanMaskSet>
 8018d78:	4603      	mov	r3, r0
 8018d7a:	e000      	b.n	8018d7e <RegionChanMaskSet+0x2e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8018d7c:	2300      	movs	r3, #0
        }
    }
}
 8018d7e:	4618      	mov	r0, r3
 8018d80:	3708      	adds	r7, #8
 8018d82:	46bd      	mov	sp, r7
 8018d84:	bd80      	pop	{r7, pc}

08018d86 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8018d86:	b580      	push	{r7, lr}
 8018d88:	b082      	sub	sp, #8
 8018d8a:	af00      	add	r7, sp, #0
 8018d8c:	603b      	str	r3, [r7, #0]
 8018d8e:	4603      	mov	r3, r0
 8018d90:	71fb      	strb	r3, [r7, #7]
 8018d92:	460b      	mov	r3, r1
 8018d94:	71bb      	strb	r3, [r7, #6]
 8018d96:	4613      	mov	r3, r2
 8018d98:	717b      	strb	r3, [r7, #5]
    switch( region )
 8018d9a:	79fb      	ldrb	r3, [r7, #7]
 8018d9c:	2b05      	cmp	r3, #5
 8018d9e:	d002      	beq.n	8018da6 <RegionComputeRxWindowParameters+0x20>
 8018da0:	2b08      	cmp	r3, #8
 8018da2:	d008      	beq.n	8018db6 <RegionComputeRxWindowParameters+0x30>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8018da4:	e00f      	b.n	8018dc6 <RegionComputeRxWindowParameters+0x40>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 8018da6:	7979      	ldrb	r1, [r7, #5]
 8018da8:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8018dac:	693b      	ldr	r3, [r7, #16]
 8018dae:	683a      	ldr	r2, [r7, #0]
 8018db0:	f001 fb60 	bl	801a474 <RegionEU868ComputeRxWindowParameters>
 8018db4:	e007      	b.n	8018dc6 <RegionComputeRxWindowParameters+0x40>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 8018db6:	7979      	ldrb	r1, [r7, #5]
 8018db8:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8018dbc:	693b      	ldr	r3, [r7, #16]
 8018dbe:	683a      	ldr	r2, [r7, #0]
 8018dc0:	f002 fe8e 	bl	801bae0 <RegionUS915ComputeRxWindowParameters>
 8018dc4:	bf00      	nop
        }
    }
}
 8018dc6:	bf00      	nop
 8018dc8:	3708      	adds	r7, #8
 8018dca:	46bd      	mov	sp, r7
 8018dcc:	bd80      	pop	{r7, pc}

08018dce <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8018dce:	b580      	push	{r7, lr}
 8018dd0:	b084      	sub	sp, #16
 8018dd2:	af00      	add	r7, sp, #0
 8018dd4:	4603      	mov	r3, r0
 8018dd6:	60b9      	str	r1, [r7, #8]
 8018dd8:	607a      	str	r2, [r7, #4]
 8018dda:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8018ddc:	7bfb      	ldrb	r3, [r7, #15]
 8018dde:	2b05      	cmp	r3, #5
 8018de0:	d002      	beq.n	8018de8 <RegionRxConfig+0x1a>
 8018de2:	2b08      	cmp	r3, #8
 8018de4:	d006      	beq.n	8018df4 <RegionRxConfig+0x26>
 8018de6:	e00b      	b.n	8018e00 <RegionRxConfig+0x32>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8018de8:	6879      	ldr	r1, [r7, #4]
 8018dea:	68b8      	ldr	r0, [r7, #8]
 8018dec:	f001 fb9a 	bl	801a524 <RegionEU868RxConfig>
 8018df0:	4603      	mov	r3, r0
 8018df2:	e006      	b.n	8018e02 <RegionRxConfig+0x34>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 8018df4:	6879      	ldr	r1, [r7, #4]
 8018df6:	68b8      	ldr	r0, [r7, #8]
 8018df8:	f002 feba 	bl	801bb70 <RegionUS915RxConfig>
 8018dfc:	4603      	mov	r3, r0
 8018dfe:	e000      	b.n	8018e02 <RegionRxConfig+0x34>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8018e00:	2300      	movs	r3, #0
        }
    }
}
 8018e02:	4618      	mov	r0, r3
 8018e04:	3710      	adds	r7, #16
 8018e06:	46bd      	mov	sp, r7
 8018e08:	bd80      	pop	{r7, pc}

08018e0a <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8018e0a:	b580      	push	{r7, lr}
 8018e0c:	b084      	sub	sp, #16
 8018e0e:	af00      	add	r7, sp, #0
 8018e10:	60b9      	str	r1, [r7, #8]
 8018e12:	607a      	str	r2, [r7, #4]
 8018e14:	603b      	str	r3, [r7, #0]
 8018e16:	4603      	mov	r3, r0
 8018e18:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8018e1a:	7bfb      	ldrb	r3, [r7, #15]
 8018e1c:	2b05      	cmp	r3, #5
 8018e1e:	d002      	beq.n	8018e26 <RegionTxConfig+0x1c>
 8018e20:	2b08      	cmp	r3, #8
 8018e22:	d007      	beq.n	8018e34 <RegionTxConfig+0x2a>
 8018e24:	e00d      	b.n	8018e42 <RegionTxConfig+0x38>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 8018e26:	683a      	ldr	r2, [r7, #0]
 8018e28:	6879      	ldr	r1, [r7, #4]
 8018e2a:	68b8      	ldr	r0, [r7, #8]
 8018e2c:	f001 fc48 	bl	801a6c0 <RegionEU868TxConfig>
 8018e30:	4603      	mov	r3, r0
 8018e32:	e007      	b.n	8018e44 <RegionTxConfig+0x3a>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 8018e34:	683a      	ldr	r2, [r7, #0]
 8018e36:	6879      	ldr	r1, [r7, #4]
 8018e38:	68b8      	ldr	r0, [r7, #8]
 8018e3a:	f002 ff1d 	bl	801bc78 <RegionUS915TxConfig>
 8018e3e:	4603      	mov	r3, r0
 8018e40:	e000      	b.n	8018e44 <RegionTxConfig+0x3a>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8018e42:	2300      	movs	r3, #0
        }
    }
}
 8018e44:	4618      	mov	r0, r3
 8018e46:	3710      	adds	r7, #16
 8018e48:	46bd      	mov	sp, r7
 8018e4a:	bd80      	pop	{r7, pc}

08018e4c <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8018e4c:	b580      	push	{r7, lr}
 8018e4e:	b086      	sub	sp, #24
 8018e50:	af02      	add	r7, sp, #8
 8018e52:	60b9      	str	r1, [r7, #8]
 8018e54:	607a      	str	r2, [r7, #4]
 8018e56:	603b      	str	r3, [r7, #0]
 8018e58:	4603      	mov	r3, r0
 8018e5a:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8018e5c:	7bfb      	ldrb	r3, [r7, #15]
 8018e5e:	2b05      	cmp	r3, #5
 8018e60:	d002      	beq.n	8018e68 <RegionLinkAdrReq+0x1c>
 8018e62:	2b08      	cmp	r3, #8
 8018e64:	d00a      	beq.n	8018e7c <RegionLinkAdrReq+0x30>
 8018e66:	e013      	b.n	8018e90 <RegionLinkAdrReq+0x44>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 8018e68:	69fb      	ldr	r3, [r7, #28]
 8018e6a:	9300      	str	r3, [sp, #0]
 8018e6c:	69bb      	ldr	r3, [r7, #24]
 8018e6e:	683a      	ldr	r2, [r7, #0]
 8018e70:	6879      	ldr	r1, [r7, #4]
 8018e72:	68b8      	ldr	r0, [r7, #8]
 8018e74:	f001 fcf0 	bl	801a858 <RegionEU868LinkAdrReq>
 8018e78:	4603      	mov	r3, r0
 8018e7a:	e00a      	b.n	8018e92 <RegionLinkAdrReq+0x46>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8018e7c:	69fb      	ldr	r3, [r7, #28]
 8018e7e:	9300      	str	r3, [sp, #0]
 8018e80:	69bb      	ldr	r3, [r7, #24]
 8018e82:	683a      	ldr	r2, [r7, #0]
 8018e84:	6879      	ldr	r1, [r7, #4]
 8018e86:	68b8      	ldr	r0, [r7, #8]
 8018e88:	f002 ff98 	bl	801bdbc <RegionUS915LinkAdrReq>
 8018e8c:	4603      	mov	r3, r0
 8018e8e:	e000      	b.n	8018e92 <RegionLinkAdrReq+0x46>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8018e90:	2300      	movs	r3, #0
        }
    }
}
 8018e92:	4618      	mov	r0, r3
 8018e94:	3710      	adds	r7, #16
 8018e96:	46bd      	mov	sp, r7
 8018e98:	bd80      	pop	{r7, pc}

08018e9a <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8018e9a:	b580      	push	{r7, lr}
 8018e9c:	b082      	sub	sp, #8
 8018e9e:	af00      	add	r7, sp, #0
 8018ea0:	4603      	mov	r3, r0
 8018ea2:	6039      	str	r1, [r7, #0]
 8018ea4:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018ea6:	79fb      	ldrb	r3, [r7, #7]
 8018ea8:	2b05      	cmp	r3, #5
 8018eaa:	d002      	beq.n	8018eb2 <RegionRxParamSetupReq+0x18>
 8018eac:	2b08      	cmp	r3, #8
 8018eae:	d005      	beq.n	8018ebc <RegionRxParamSetupReq+0x22>
 8018eb0:	e009      	b.n	8018ec6 <RegionRxParamSetupReq+0x2c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 8018eb2:	6838      	ldr	r0, [r7, #0]
 8018eb4:	f001 fdec 	bl	801aa90 <RegionEU868RxParamSetupReq>
 8018eb8:	4603      	mov	r3, r0
 8018eba:	e005      	b.n	8018ec8 <RegionRxParamSetupReq+0x2e>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8018ebc:	6838      	ldr	r0, [r7, #0]
 8018ebe:	f003 f993 	bl	801c1e8 <RegionUS915RxParamSetupReq>
 8018ec2:	4603      	mov	r3, r0
 8018ec4:	e000      	b.n	8018ec8 <RegionRxParamSetupReq+0x2e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8018ec6:	2300      	movs	r3, #0
        }
    }
}
 8018ec8:	4618      	mov	r0, r3
 8018eca:	3708      	adds	r7, #8
 8018ecc:	46bd      	mov	sp, r7
 8018ece:	bd80      	pop	{r7, pc}

08018ed0 <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8018ed0:	b580      	push	{r7, lr}
 8018ed2:	b082      	sub	sp, #8
 8018ed4:	af00      	add	r7, sp, #0
 8018ed6:	4603      	mov	r3, r0
 8018ed8:	6039      	str	r1, [r7, #0]
 8018eda:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018edc:	79fb      	ldrb	r3, [r7, #7]
 8018ede:	2b05      	cmp	r3, #5
 8018ee0:	d002      	beq.n	8018ee8 <RegionNewChannelReq+0x18>
 8018ee2:	2b08      	cmp	r3, #8
 8018ee4:	d005      	beq.n	8018ef2 <RegionNewChannelReq+0x22>
 8018ee6:	e009      	b.n	8018efc <RegionNewChannelReq+0x2c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 8018ee8:	6838      	ldr	r0, [r7, #0]
 8018eea:	f001 fe0f 	bl	801ab0c <RegionEU868NewChannelReq>
 8018eee:	4603      	mov	r3, r0
 8018ef0:	e005      	b.n	8018efe <RegionNewChannelReq+0x2e>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 8018ef2:	6838      	ldr	r0, [r7, #0]
 8018ef4:	f003 f9c4 	bl	801c280 <RegionUS915NewChannelReq>
 8018ef8:	4603      	mov	r3, r0
 8018efa:	e000      	b.n	8018efe <RegionNewChannelReq+0x2e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8018efc:	2300      	movs	r3, #0
        }
    }
}
 8018efe:	4618      	mov	r0, r3
 8018f00:	3708      	adds	r7, #8
 8018f02:	46bd      	mov	sp, r7
 8018f04:	bd80      	pop	{r7, pc}

08018f06 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8018f06:	b580      	push	{r7, lr}
 8018f08:	b082      	sub	sp, #8
 8018f0a:	af00      	add	r7, sp, #0
 8018f0c:	4603      	mov	r3, r0
 8018f0e:	6039      	str	r1, [r7, #0]
 8018f10:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018f12:	79fb      	ldrb	r3, [r7, #7]
 8018f14:	2b05      	cmp	r3, #5
 8018f16:	d002      	beq.n	8018f1e <RegionTxParamSetupReq+0x18>
 8018f18:	2b08      	cmp	r3, #8
 8018f1a:	d005      	beq.n	8018f28 <RegionTxParamSetupReq+0x22>
 8018f1c:	e009      	b.n	8018f32 <RegionTxParamSetupReq+0x2c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 8018f1e:	6838      	ldr	r0, [r7, #0]
 8018f20:	f001 fe50 	bl	801abc4 <RegionEU868TxParamSetupReq>
 8018f24:	4603      	mov	r3, r0
 8018f26:	e005      	b.n	8018f34 <RegionTxParamSetupReq+0x2e>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 8018f28:	6838      	ldr	r0, [r7, #0]
 8018f2a:	f003 f9b3 	bl	801c294 <RegionUS915TxParamSetupReq>
 8018f2e:	4603      	mov	r3, r0
 8018f30:	e000      	b.n	8018f34 <RegionTxParamSetupReq+0x2e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8018f32:	2300      	movs	r3, #0
        }
    }
}
 8018f34:	4618      	mov	r0, r3
 8018f36:	3708      	adds	r7, #8
 8018f38:	46bd      	mov	sp, r7
 8018f3a:	bd80      	pop	{r7, pc}

08018f3c <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8018f3c:	b580      	push	{r7, lr}
 8018f3e:	b082      	sub	sp, #8
 8018f40:	af00      	add	r7, sp, #0
 8018f42:	4603      	mov	r3, r0
 8018f44:	6039      	str	r1, [r7, #0]
 8018f46:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8018f48:	79fb      	ldrb	r3, [r7, #7]
 8018f4a:	2b05      	cmp	r3, #5
 8018f4c:	d002      	beq.n	8018f54 <RegionDlChannelReq+0x18>
 8018f4e:	2b08      	cmp	r3, #8
 8018f50:	d005      	beq.n	8018f5e <RegionDlChannelReq+0x22>
 8018f52:	e009      	b.n	8018f68 <RegionDlChannelReq+0x2c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 8018f54:	6838      	ldr	r0, [r7, #0]
 8018f56:	f001 fe41 	bl	801abdc <RegionEU868DlChannelReq>
 8018f5a:	4603      	mov	r3, r0
 8018f5c:	e005      	b.n	8018f6a <RegionDlChannelReq+0x2e>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 8018f5e:	6838      	ldr	r0, [r7, #0]
 8018f60:	f003 f9a3 	bl	801c2aa <RegionUS915DlChannelReq>
 8018f64:	4603      	mov	r3, r0
 8018f66:	e000      	b.n	8018f6a <RegionDlChannelReq+0x2e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8018f68:	2300      	movs	r3, #0
        }
    }
}
 8018f6a:	4618      	mov	r0, r3
 8018f6c:	3708      	adds	r7, #8
 8018f6e:	46bd      	mov	sp, r7
 8018f70:	bd80      	pop	{r7, pc}

08018f72 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8018f72:	b580      	push	{r7, lr}
 8018f74:	b082      	sub	sp, #8
 8018f76:	af00      	add	r7, sp, #0
 8018f78:	4603      	mov	r3, r0
 8018f7a:	71fb      	strb	r3, [r7, #7]
 8018f7c:	460b      	mov	r3, r1
 8018f7e:	71bb      	strb	r3, [r7, #6]
 8018f80:	4613      	mov	r3, r2
 8018f82:	717b      	strb	r3, [r7, #5]
    switch( region )
 8018f84:	79fb      	ldrb	r3, [r7, #7]
 8018f86:	2b05      	cmp	r3, #5
 8018f88:	d002      	beq.n	8018f90 <RegionAlternateDr+0x1e>
 8018f8a:	2b08      	cmp	r3, #8
 8018f8c:	d009      	beq.n	8018fa2 <RegionAlternateDr+0x30>
 8018f8e:	e011      	b.n	8018fb4 <RegionAlternateDr+0x42>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 8018f90:	797a      	ldrb	r2, [r7, #5]
 8018f92:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018f96:	4611      	mov	r1, r2
 8018f98:	4618      	mov	r0, r3
 8018f9a:	f001 fe61 	bl	801ac60 <RegionEU868AlternateDr>
 8018f9e:	4603      	mov	r3, r0
 8018fa0:	e009      	b.n	8018fb6 <RegionAlternateDr+0x44>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 8018fa2:	797a      	ldrb	r2, [r7, #5]
 8018fa4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018fa8:	4611      	mov	r1, r2
 8018faa:	4618      	mov	r0, r3
 8018fac:	f003 f988 	bl	801c2c0 <RegionUS915AlternateDr>
 8018fb0:	4603      	mov	r3, r0
 8018fb2:	e000      	b.n	8018fb6 <RegionAlternateDr+0x44>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8018fb4:	2300      	movs	r3, #0
        }
    }
}
 8018fb6:	4618      	mov	r0, r3
 8018fb8:	3708      	adds	r7, #8
 8018fba:	46bd      	mov	sp, r7
 8018fbc:	bd80      	pop	{r7, pc}

08018fbe <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8018fbe:	b580      	push	{r7, lr}
 8018fc0:	b084      	sub	sp, #16
 8018fc2:	af00      	add	r7, sp, #0
 8018fc4:	60b9      	str	r1, [r7, #8]
 8018fc6:	607a      	str	r2, [r7, #4]
 8018fc8:	603b      	str	r3, [r7, #0]
 8018fca:	4603      	mov	r3, r0
 8018fcc:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8018fce:	7bfb      	ldrb	r3, [r7, #15]
 8018fd0:	2b05      	cmp	r3, #5
 8018fd2:	d002      	beq.n	8018fda <RegionNextChannel+0x1c>
 8018fd4:	2b08      	cmp	r3, #8
 8018fd6:	d008      	beq.n	8018fea <RegionNextChannel+0x2c>
 8018fd8:	e00f      	b.n	8018ffa <RegionNextChannel+0x3c>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 8018fda:	69bb      	ldr	r3, [r7, #24]
 8018fdc:	683a      	ldr	r2, [r7, #0]
 8018fde:	6879      	ldr	r1, [r7, #4]
 8018fe0:	68b8      	ldr	r0, [r7, #8]
 8018fe2:	f001 fe4d 	bl	801ac80 <RegionEU868NextChannel>
 8018fe6:	4603      	mov	r3, r0
 8018fe8:	e008      	b.n	8018ffc <RegionNextChannel+0x3e>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 8018fea:	69bb      	ldr	r3, [r7, #24]
 8018fec:	683a      	ldr	r2, [r7, #0]
 8018fee:	6879      	ldr	r1, [r7, #4]
 8018ff0:	68b8      	ldr	r0, [r7, #8]
 8018ff2:	f003 f99f 	bl	801c334 <RegionUS915NextChannel>
 8018ff6:	4603      	mov	r3, r0
 8018ff8:	e000      	b.n	8018ffc <RegionNextChannel+0x3e>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8018ffa:	2309      	movs	r3, #9
        }
    }
}
 8018ffc:	4618      	mov	r0, r3
 8018ffe:	3710      	adds	r7, #16
 8019000:	46bd      	mov	sp, r7
 8019002:	bd80      	pop	{r7, pc}

08019004 <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 8019004:	b580      	push	{r7, lr}
 8019006:	b082      	sub	sp, #8
 8019008:	af00      	add	r7, sp, #0
 801900a:	4603      	mov	r3, r0
 801900c:	6039      	str	r1, [r7, #0]
 801900e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019010:	79fb      	ldrb	r3, [r7, #7]
 8019012:	2b05      	cmp	r3, #5
 8019014:	d002      	beq.n	801901c <RegionSetContinuousWave+0x18>
 8019016:	2b08      	cmp	r3, #8
 8019018:	d004      	beq.n	8019024 <RegionSetContinuousWave+0x20>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 801901a:	e007      	b.n	801902c <RegionSetContinuousWave+0x28>
        EU868_SET_CONTINUOUS_WAVE( );
 801901c:	6838      	ldr	r0, [r7, #0]
 801901e:	f001 ff97 	bl	801af50 <RegionEU868SetContinuousWave>
 8019022:	e003      	b.n	801902c <RegionSetContinuousWave+0x28>
        US915_SET_CONTINUOUS_WAVE( );
 8019024:	6838      	ldr	r0, [r7, #0]
 8019026:	f003 fa6b 	bl	801c500 <RegionUS915SetContinuousWave>
 801902a:	bf00      	nop
        }
    }
}
 801902c:	bf00      	nop
 801902e:	3708      	adds	r7, #8
 8019030:	46bd      	mov	sp, r7
 8019032:	bd80      	pop	{r7, pc}

08019034 <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8019034:	b590      	push	{r4, r7, lr}
 8019036:	b083      	sub	sp, #12
 8019038:	af00      	add	r7, sp, #0
 801903a:	4604      	mov	r4, r0
 801903c:	4608      	mov	r0, r1
 801903e:	4611      	mov	r1, r2
 8019040:	461a      	mov	r2, r3
 8019042:	4623      	mov	r3, r4
 8019044:	71fb      	strb	r3, [r7, #7]
 8019046:	4603      	mov	r3, r0
 8019048:	71bb      	strb	r3, [r7, #6]
 801904a:	460b      	mov	r3, r1
 801904c:	717b      	strb	r3, [r7, #5]
 801904e:	4613      	mov	r3, r2
 8019050:	713b      	strb	r3, [r7, #4]
    switch( region )
 8019052:	79fb      	ldrb	r3, [r7, #7]
 8019054:	2b05      	cmp	r3, #5
 8019056:	d002      	beq.n	801905e <RegionApplyDrOffset+0x2a>
 8019058:	2b08      	cmp	r3, #8
 801905a:	d00a      	beq.n	8019072 <RegionApplyDrOffset+0x3e>
 801905c:	e013      	b.n	8019086 <RegionApplyDrOffset+0x52>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 801905e:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8019062:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8019066:	79bb      	ldrb	r3, [r7, #6]
 8019068:	4618      	mov	r0, r3
 801906a:	f001 ffbf 	bl	801afec <RegionEU868ApplyDrOffset>
 801906e:	4603      	mov	r3, r0
 8019070:	e00a      	b.n	8019088 <RegionApplyDrOffset+0x54>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 8019072:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8019076:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801907a:	79bb      	ldrb	r3, [r7, #6]
 801907c:	4618      	mov	r0, r3
 801907e:	f003 fa8f 	bl	801c5a0 <RegionUS915ApplyDrOffset>
 8019082:	4603      	mov	r3, r0
 8019084:	e000      	b.n	8019088 <RegionApplyDrOffset+0x54>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8019086:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8019088:	4618      	mov	r0, r3
 801908a:	370c      	adds	r7, #12
 801908c:	46bd      	mov	sp, r7
 801908e:	bd90      	pop	{r4, r7, pc}

08019090 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8019090:	b480      	push	{r7}
 8019092:	b083      	sub	sp, #12
 8019094:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8019096:	4b04      	ldr	r3, [pc, #16]	; (80190a8 <RegionGetVersion+0x18>)
 8019098:	607b      	str	r3, [r7, #4]

    return version;
 801909a:	687b      	ldr	r3, [r7, #4]
}
 801909c:	4618      	mov	r0, r3
 801909e:	370c      	adds	r7, #12
 80190a0:	46bd      	mov	sp, r7
 80190a2:	bc80      	pop	{r7}
 80190a4:	4770      	bx	lr
 80190a6:	bf00      	nop
 80190a8:	01000300 	.word	0x01000300

080190ac <GetDutyCycle>:
 */
#define DUTY_CYCLE_TIME_PERIOD              3600000
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80190ac:	b580      	push	{r7, lr}
 80190ae:	b086      	sub	sp, #24
 80190b0:	af00      	add	r7, sp, #0
 80190b2:	60f8      	str	r0, [r7, #12]
 80190b4:	4608      	mov	r0, r1
 80190b6:	4639      	mov	r1, r7
 80190b8:	e881 000c 	stmia.w	r1, {r2, r3}
 80190bc:	4603      	mov	r3, r0
 80190be:	72fb      	strb	r3, [r7, #11]
    uint16_t joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 80190c0:	463b      	mov	r3, r7
 80190c2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80190c6:	f000 f8dc 	bl	8019282 <RegionCommonGetJoinDc>
 80190ca:	4603      	mov	r3, r0
 80190cc:	82bb      	strh	r3, [r7, #20]
    uint16_t dutyCycle = band->DCycle;
 80190ce:	68fb      	ldr	r3, [r7, #12]
 80190d0:	881b      	ldrh	r3, [r3, #0]
 80190d2:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 80190d4:	7afb      	ldrb	r3, [r7, #11]
 80190d6:	f083 0301 	eor.w	r3, r3, #1
 80190da:	b2db      	uxtb	r3, r3
 80190dc:	2b00      	cmp	r3, #0
 80190de:	d00c      	beq.n	80190fa <GetDutyCycle+0x4e>
    {
        // Get the join duty cycle which depends on the runtime
        joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 80190e0:	463b      	mov	r3, r7
 80190e2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80190e6:	f000 f8cc 	bl	8019282 <RegionCommonGetJoinDc>
 80190ea:	4603      	mov	r3, r0
 80190ec:	82bb      	strh	r3, [r7, #20]
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 80190ee:	8aba      	ldrh	r2, [r7, #20]
 80190f0:	8afb      	ldrh	r3, [r7, #22]
 80190f2:	4293      	cmp	r3, r2
 80190f4:	bf38      	it	cc
 80190f6:	4613      	movcc	r3, r2
 80190f8:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 80190fa:	8afb      	ldrh	r3, [r7, #22]
 80190fc:	2b00      	cmp	r3, #0
 80190fe:	d101      	bne.n	8019104 <GetDutyCycle+0x58>
    {
        dutyCycle = 1;
 8019100:	2301      	movs	r3, #1
 8019102:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8019104:	8afb      	ldrh	r3, [r7, #22]
}
 8019106:	4618      	mov	r0, r3
 8019108:	3718      	adds	r7, #24
 801910a:	46bd      	mov	sp, r7
 801910c:	bd80      	pop	{r7, pc}
	...

08019110 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8019110:	b580      	push	{r7, lr}
 8019112:	b086      	sub	sp, #24
 8019114:	af00      	add	r7, sp, #0
 8019116:	60f8      	str	r0, [r7, #12]
 8019118:	4608      	mov	r0, r1
 801911a:	4639      	mov	r1, r7
 801911c:	e881 000c 	stmia.w	r1, {r2, r3}
 8019120:	4603      	mov	r3, r0
 8019122:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8019124:	68fb      	ldr	r3, [r7, #12]
 8019126:	881b      	ldrh	r3, [r3, #0]
 8019128:	82bb      	strh	r3, [r7, #20]
    uint8_t timePeriodFactor = 1;
 801912a:	2301      	movs	r3, #1
 801912c:	75fb      	strb	r3, [r7, #23]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801912e:	7af9      	ldrb	r1, [r7, #11]
 8019130:	463b      	mov	r3, r7
 8019132:	cb0c      	ldmia	r3, {r2, r3}
 8019134:	68f8      	ldr	r0, [r7, #12]
 8019136:	f7ff ffb9 	bl	80190ac <GetDutyCycle>
 801913a:	4603      	mov	r3, r0
 801913c:	82bb      	strh	r3, [r7, #20]

    if( joined == false )
 801913e:	7afb      	ldrb	r3, [r7, #11]
 8019140:	f083 0301 	eor.w	r3, r3, #1
 8019144:	b2db      	uxtb	r3, r3
 8019146:	2b00      	cmp	r3, #0
 8019148:	d006      	beq.n	8019158 <SetMaxTimeCredits+0x48>
    {
        // Apply a factor to increase the maximum time period of observation
        timePeriodFactor = dutyCycle / BACKOFF_DC_TIMER_PERIOD_FACTOR;
 801914a:	8abb      	ldrh	r3, [r7, #20]
 801914c:	4a0c      	ldr	r2, [pc, #48]	; (8019180 <SetMaxTimeCredits+0x70>)
 801914e:	fba2 2303 	umull	r2, r3, r2, r3
 8019152:	095b      	lsrs	r3, r3, #5
 8019154:	b29b      	uxth	r3, r3
 8019156:	75fb      	strb	r3, [r7, #23]
    }

    // Setup the maximum allowed credits
    band->MaxTimeCredits = DUTY_CYCLE_TIME_PERIOD * timePeriodFactor;
 8019158:	7dfb      	ldrb	r3, [r7, #23]
 801915a:	4a0a      	ldr	r2, [pc, #40]	; (8019184 <SetMaxTimeCredits+0x74>)
 801915c:	fb02 f303 	mul.w	r3, r2, r3
 8019160:	461a      	mov	r2, r3
 8019162:	68fb      	ldr	r3, [r7, #12]
 8019164:	60da      	str	r2, [r3, #12]

    // In case if it is the first time, update also the current
    // time credits
    if( band->LastBandUpdateTime == 0 )
 8019166:	68fb      	ldr	r3, [r7, #12]
 8019168:	685b      	ldr	r3, [r3, #4]
 801916a:	2b00      	cmp	r3, #0
 801916c:	d103      	bne.n	8019176 <SetMaxTimeCredits+0x66>
    {
        band->TimeCredits = band->MaxTimeCredits;
 801916e:	68fb      	ldr	r3, [r7, #12]
 8019170:	68da      	ldr	r2, [r3, #12]
 8019172:	68fb      	ldr	r3, [r7, #12]
 8019174:	609a      	str	r2, [r3, #8]
    }

    return dutyCycle;
 8019176:	8abb      	ldrh	r3, [r7, #20]
}
 8019178:	4618      	mov	r0, r3
 801917a:	3718      	adds	r7, #24
 801917c:	46bd      	mov	sp, r7
 801917e:	bd80      	pop	{r7, pc}
 8019180:	51eb851f 	.word	0x51eb851f
 8019184:	0036ee80 	.word	0x0036ee80

08019188 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 8019188:	b580      	push	{r7, lr}
 801918a:	b084      	sub	sp, #16
 801918c:	af00      	add	r7, sp, #0
 801918e:	6078      	str	r0, [r7, #4]
 8019190:	4608      	mov	r0, r1
 8019192:	4611      	mov	r1, r2
 8019194:	461a      	mov	r2, r3
 8019196:	4603      	mov	r3, r0
 8019198:	70fb      	strb	r3, [r7, #3]
 801919a:	460b      	mov	r3, r1
 801919c:	70bb      	strb	r3, [r7, #2]
 801919e:	4613      	mov	r3, r2
 80191a0:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup );
 80191a2:	78f9      	ldrb	r1, [r7, #3]
 80191a4:	f107 0318 	add.w	r3, r7, #24
 80191a8:	cb0c      	ldmia	r3, {r2, r3}
 80191aa:	6878      	ldr	r0, [r7, #4]
 80191ac:	f7ff ffb0 	bl	8019110 <SetMaxTimeCredits>
 80191b0:	4603      	mov	r3, r0
 80191b2:	81fb      	strh	r3, [r7, #14]

    if( joined == false )
 80191b4:	78fb      	ldrb	r3, [r7, #3]
 80191b6:	f083 0301 	eor.w	r3, r3, #1
 80191ba:	b2db      	uxtb	r3, r3
 80191bc:	2b00      	cmp	r3, #0
 80191be:	d010      	beq.n	80191e2 <UpdateTimeCredits+0x5a>
    {
        if( ( dutyCycleEnabled == false ) &&
 80191c0:	78bb      	ldrb	r3, [r7, #2]
 80191c2:	f083 0301 	eor.w	r3, r3, #1
 80191c6:	b2db      	uxtb	r3, r3
 80191c8:	2b00      	cmp	r3, #0
 80191ca:	d014      	beq.n	80191f6 <UpdateTimeCredits+0x6e>
            ( lastTxIsJoinRequest == false ) )
 80191cc:	787b      	ldrb	r3, [r7, #1]
 80191ce:	f083 0301 	eor.w	r3, r3, #1
 80191d2:	b2db      	uxtb	r3, r3
        if( ( dutyCycleEnabled == false ) &&
 80191d4:	2b00      	cmp	r3, #0
 80191d6:	d00e      	beq.n	80191f6 <UpdateTimeCredits+0x6e>
        {
            // This is the case when the duty cycle is off and the last uplink frame was not a join.
            // This could happen in case of a rejoin, e.g. in compliance test mode.
            // In this special case we have to set the time off to 0, since the join duty cycle shall only
            // be applied after the first join request.
            band->TimeCredits = band->MaxTimeCredits;
 80191d8:	687b      	ldr	r3, [r7, #4]
 80191da:	68da      	ldr	r2, [r3, #12]
 80191dc:	687b      	ldr	r3, [r7, #4]
 80191de:	609a      	str	r2, [r3, #8]
 80191e0:	e009      	b.n	80191f6 <UpdateTimeCredits+0x6e>
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 80191e2:	78bb      	ldrb	r3, [r7, #2]
 80191e4:	f083 0301 	eor.w	r3, r3, #1
 80191e8:	b2db      	uxtb	r3, r3
 80191ea:	2b00      	cmp	r3, #0
 80191ec:	d003      	beq.n	80191f6 <UpdateTimeCredits+0x6e>
        {
            band->TimeCredits = band->MaxTimeCredits;
 80191ee:	687b      	ldr	r3, [r7, #4]
 80191f0:	68da      	ldr	r2, [r3, #12]
 80191f2:	687b      	ldr	r3, [r7, #4]
 80191f4:	609a      	str	r2, [r3, #8]
        }
    }

    // Get the difference between now and the last update
    band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 80191f6:	687b      	ldr	r3, [r7, #4]
 80191f8:	685b      	ldr	r3, [r3, #4]
 80191fa:	4618      	mov	r0, r3
 80191fc:	f007 f8be 	bl	802037c <UTIL_TIMER_GetElapsedTime>
 8019200:	4602      	mov	r2, r0
 8019202:	687b      	ldr	r3, [r7, #4]
 8019204:	689b      	ldr	r3, [r3, #8]
 8019206:	441a      	add	r2, r3
 8019208:	687b      	ldr	r3, [r7, #4]
 801920a:	609a      	str	r2, [r3, #8]

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 801920c:	687b      	ldr	r3, [r7, #4]
 801920e:	689a      	ldr	r2, [r3, #8]
 8019210:	687b      	ldr	r3, [r7, #4]
 8019212:	68db      	ldr	r3, [r3, #12]
 8019214:	429a      	cmp	r2, r3
 8019216:	d903      	bls.n	8019220 <UpdateTimeCredits+0x98>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8019218:	687b      	ldr	r3, [r7, #4]
 801921a:	68da      	ldr	r2, [r3, #12]
 801921c:	687b      	ldr	r3, [r7, #4]
 801921e:	609a      	str	r2, [r3, #8]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 8019220:	687b      	ldr	r3, [r7, #4]
 8019222:	6a3a      	ldr	r2, [r7, #32]
 8019224:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 8019226:	89fb      	ldrh	r3, [r7, #14]
}
 8019228:	4618      	mov	r0, r3
 801922a:	3710      	adds	r7, #16
 801922c:	46bd      	mov	sp, r7
 801922e:	bd80      	pop	{r7, pc}

08019230 <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8019230:	b480      	push	{r7}
 8019232:	b085      	sub	sp, #20
 8019234:	af00      	add	r7, sp, #0
 8019236:	4603      	mov	r3, r0
 8019238:	460a      	mov	r2, r1
 801923a:	80fb      	strh	r3, [r7, #6]
 801923c:	4613      	mov	r3, r2
 801923e:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8019240:	2300      	movs	r3, #0
 8019242:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8019244:	2300      	movs	r3, #0
 8019246:	73bb      	strb	r3, [r7, #14]
 8019248:	e011      	b.n	801926e <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 801924a:	88fa      	ldrh	r2, [r7, #6]
 801924c:	7bbb      	ldrb	r3, [r7, #14]
 801924e:	2101      	movs	r1, #1
 8019250:	fa01 f303 	lsl.w	r3, r1, r3
 8019254:	401a      	ands	r2, r3
 8019256:	7bbb      	ldrb	r3, [r7, #14]
 8019258:	2101      	movs	r1, #1
 801925a:	fa01 f303 	lsl.w	r3, r1, r3
 801925e:	429a      	cmp	r2, r3
 8019260:	d102      	bne.n	8019268 <CountChannels+0x38>
        {
            nbActiveBits++;
 8019262:	7bfb      	ldrb	r3, [r7, #15]
 8019264:	3301      	adds	r3, #1
 8019266:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8019268:	7bbb      	ldrb	r3, [r7, #14]
 801926a:	3301      	adds	r3, #1
 801926c:	73bb      	strb	r3, [r7, #14]
 801926e:	7bba      	ldrb	r2, [r7, #14]
 8019270:	797b      	ldrb	r3, [r7, #5]
 8019272:	429a      	cmp	r2, r3
 8019274:	d3e9      	bcc.n	801924a <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8019276:	7bfb      	ldrb	r3, [r7, #15]
}
 8019278:	4618      	mov	r0, r3
 801927a:	3714      	adds	r7, #20
 801927c:	46bd      	mov	sp, r7
 801927e:	bc80      	pop	{r7}
 8019280:	4770      	bx	lr

08019282 <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( SysTime_t elapsedTime )
{
 8019282:	b480      	push	{r7}
 8019284:	b085      	sub	sp, #20
 8019286:	af00      	add	r7, sp, #0
 8019288:	463b      	mov	r3, r7
 801928a:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t dutyCycle = 0;
 801928e:	2300      	movs	r3, #0
 8019290:	81fb      	strh	r3, [r7, #14]

    if( elapsedTime.Seconds < 3600 )
 8019292:	683b      	ldr	r3, [r7, #0]
 8019294:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8019298:	d202      	bcs.n	80192a0 <RegionCommonGetJoinDc+0x1e>
    {
        dutyCycle = BACKOFF_DC_1_HOUR;
 801929a:	2364      	movs	r3, #100	; 0x64
 801929c:	81fb      	strh	r3, [r7, #14]
 801929e:	e00b      	b.n	80192b8 <RegionCommonGetJoinDc+0x36>
    }
    else if( elapsedTime.Seconds < ( 3600 + 36000 ) )
 80192a0:	683b      	ldr	r3, [r7, #0]
 80192a2:	f649 22af 	movw	r2, #39599	; 0x9aaf
 80192a6:	4293      	cmp	r3, r2
 80192a8:	d803      	bhi.n	80192b2 <RegionCommonGetJoinDc+0x30>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
 80192aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80192ae:	81fb      	strh	r3, [r7, #14]
 80192b0:	e002      	b.n	80192b8 <RegionCommonGetJoinDc+0x36>
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 80192b2:	f242 7310 	movw	r3, #10000	; 0x2710
 80192b6:	81fb      	strh	r3, [r7, #14]
    }
    return dutyCycle;
 80192b8:	89fb      	ldrh	r3, [r7, #14]
}
 80192ba:	4618      	mov	r0, r3
 80192bc:	3714      	adds	r7, #20
 80192be:	46bd      	mov	sp, r7
 80192c0:	bc80      	pop	{r7}
 80192c2:	4770      	bx	lr

080192c4 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 80192c4:	b580      	push	{r7, lr}
 80192c6:	b084      	sub	sp, #16
 80192c8:	af00      	add	r7, sp, #0
 80192ca:	6039      	str	r1, [r7, #0]
 80192cc:	4611      	mov	r1, r2
 80192ce:	461a      	mov	r2, r3
 80192d0:	4603      	mov	r3, r0
 80192d2:	71fb      	strb	r3, [r7, #7]
 80192d4:	460b      	mov	r3, r1
 80192d6:	71bb      	strb	r3, [r7, #6]
 80192d8:	4613      	mov	r3, r2
 80192da:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 80192dc:	f997 2018 	ldrsb.w	r2, [r7, #24]
 80192e0:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80192e4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80192e8:	4618      	mov	r0, r3
 80192ea:	f000 f85d 	bl	80193a8 <RegionCommonValueInRange>
 80192ee:	4603      	mov	r3, r0
 80192f0:	2b00      	cmp	r3, #0
 80192f2:	d101      	bne.n	80192f8 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 80192f4:	2300      	movs	r3, #0
 80192f6:	e053      	b.n	80193a0 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 80192f8:	2300      	movs	r3, #0
 80192fa:	73fb      	strb	r3, [r7, #15]
 80192fc:	2300      	movs	r3, #0
 80192fe:	73bb      	strb	r3, [r7, #14]
 8019300:	e049      	b.n	8019396 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8019302:	2300      	movs	r3, #0
 8019304:	737b      	strb	r3, [r7, #13]
 8019306:	e03d      	b.n	8019384 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8019308:	7bbb      	ldrb	r3, [r7, #14]
 801930a:	005b      	lsls	r3, r3, #1
 801930c:	683a      	ldr	r2, [r7, #0]
 801930e:	4413      	add	r3, r2
 8019310:	881b      	ldrh	r3, [r3, #0]
 8019312:	461a      	mov	r2, r3
 8019314:	7b7b      	ldrb	r3, [r7, #13]
 8019316:	fa42 f303 	asr.w	r3, r2, r3
 801931a:	f003 0301 	and.w	r3, r3, #1
 801931e:	2b00      	cmp	r3, #0
 8019320:	d02d      	beq.n	801937e <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8019322:	7bfa      	ldrb	r2, [r7, #15]
 8019324:	7b7b      	ldrb	r3, [r7, #13]
 8019326:	4413      	add	r3, r2
 8019328:	461a      	mov	r2, r3
 801932a:	4613      	mov	r3, r2
 801932c:	005b      	lsls	r3, r3, #1
 801932e:	4413      	add	r3, r2
 8019330:	009b      	lsls	r3, r3, #2
 8019332:	461a      	mov	r2, r3
 8019334:	69fb      	ldr	r3, [r7, #28]
 8019336:	4413      	add	r3, r2
 8019338:	7a1b      	ldrb	r3, [r3, #8]
 801933a:	f343 0303 	sbfx	r3, r3, #0, #4
 801933e:	b25b      	sxtb	r3, r3
 8019340:	f003 030f 	and.w	r3, r3, #15
 8019344:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8019346:	7bfa      	ldrb	r2, [r7, #15]
 8019348:	7b7b      	ldrb	r3, [r7, #13]
 801934a:	4413      	add	r3, r2
 801934c:	461a      	mov	r2, r3
 801934e:	4613      	mov	r3, r2
 8019350:	005b      	lsls	r3, r3, #1
 8019352:	4413      	add	r3, r2
 8019354:	009b      	lsls	r3, r3, #2
 8019356:	461a      	mov	r2, r3
 8019358:	69fb      	ldr	r3, [r7, #28]
 801935a:	4413      	add	r3, r2
 801935c:	7a1b      	ldrb	r3, [r3, #8]
 801935e:	f343 1303 	sbfx	r3, r3, #4, #4
 8019362:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8019364:	f003 030f 	and.w	r3, r3, #15
 8019368:	b25a      	sxtb	r2, r3
 801936a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801936e:	4618      	mov	r0, r3
 8019370:	f000 f81a 	bl	80193a8 <RegionCommonValueInRange>
 8019374:	4603      	mov	r3, r0
 8019376:	2b01      	cmp	r3, #1
 8019378:	d101      	bne.n	801937e <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 801937a:	2301      	movs	r3, #1
 801937c:	e010      	b.n	80193a0 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 801937e:	7b7b      	ldrb	r3, [r7, #13]
 8019380:	3301      	adds	r3, #1
 8019382:	737b      	strb	r3, [r7, #13]
 8019384:	7b7b      	ldrb	r3, [r7, #13]
 8019386:	2b0f      	cmp	r3, #15
 8019388:	d9be      	bls.n	8019308 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 801938a:	7bfb      	ldrb	r3, [r7, #15]
 801938c:	3310      	adds	r3, #16
 801938e:	73fb      	strb	r3, [r7, #15]
 8019390:	7bbb      	ldrb	r3, [r7, #14]
 8019392:	3301      	adds	r3, #1
 8019394:	73bb      	strb	r3, [r7, #14]
 8019396:	7bfa      	ldrb	r2, [r7, #15]
 8019398:	79fb      	ldrb	r3, [r7, #7]
 801939a:	429a      	cmp	r2, r3
 801939c:	d3b1      	bcc.n	8019302 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 801939e:	2300      	movs	r3, #0
}
 80193a0:	4618      	mov	r0, r3
 80193a2:	3710      	adds	r7, #16
 80193a4:	46bd      	mov	sp, r7
 80193a6:	bd80      	pop	{r7, pc}

080193a8 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 80193a8:	b480      	push	{r7}
 80193aa:	b083      	sub	sp, #12
 80193ac:	af00      	add	r7, sp, #0
 80193ae:	4603      	mov	r3, r0
 80193b0:	71fb      	strb	r3, [r7, #7]
 80193b2:	460b      	mov	r3, r1
 80193b4:	71bb      	strb	r3, [r7, #6]
 80193b6:	4613      	mov	r3, r2
 80193b8:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 80193ba:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80193be:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80193c2:	429a      	cmp	r2, r3
 80193c4:	db07      	blt.n	80193d6 <RegionCommonValueInRange+0x2e>
 80193c6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80193ca:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80193ce:	429a      	cmp	r2, r3
 80193d0:	dc01      	bgt.n	80193d6 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 80193d2:	2301      	movs	r3, #1
 80193d4:	e000      	b.n	80193d8 <RegionCommonValueInRange+0x30>
    }
    return 0;
 80193d6:	2300      	movs	r3, #0
}
 80193d8:	4618      	mov	r0, r3
 80193da:	370c      	adds	r7, #12
 80193dc:	46bd      	mov	sp, r7
 80193de:	bc80      	pop	{r7}
 80193e0:	4770      	bx	lr

080193e2 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 80193e2:	b480      	push	{r7}
 80193e4:	b085      	sub	sp, #20
 80193e6:	af00      	add	r7, sp, #0
 80193e8:	6078      	str	r0, [r7, #4]
 80193ea:	460b      	mov	r3, r1
 80193ec:	70fb      	strb	r3, [r7, #3]
 80193ee:	4613      	mov	r3, r2
 80193f0:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 80193f2:	78fb      	ldrb	r3, [r7, #3]
 80193f4:	091b      	lsrs	r3, r3, #4
 80193f6:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 80193f8:	78bb      	ldrb	r3, [r7, #2]
 80193fa:	091b      	lsrs	r3, r3, #4
 80193fc:	b2db      	uxtb	r3, r3
 80193fe:	7bfa      	ldrb	r2, [r7, #15]
 8019400:	429a      	cmp	r2, r3
 8019402:	d803      	bhi.n	801940c <RegionCommonChanDisable+0x2a>
 8019404:	78fa      	ldrb	r2, [r7, #3]
 8019406:	78bb      	ldrb	r3, [r7, #2]
 8019408:	429a      	cmp	r2, r3
 801940a:	d301      	bcc.n	8019410 <RegionCommonChanDisable+0x2e>
    {
        return false;
 801940c:	2300      	movs	r3, #0
 801940e:	e017      	b.n	8019440 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8019410:	7bfb      	ldrb	r3, [r7, #15]
 8019412:	005b      	lsls	r3, r3, #1
 8019414:	687a      	ldr	r2, [r7, #4]
 8019416:	4413      	add	r3, r2
 8019418:	881b      	ldrh	r3, [r3, #0]
 801941a:	b21a      	sxth	r2, r3
 801941c:	78fb      	ldrb	r3, [r7, #3]
 801941e:	f003 030f 	and.w	r3, r3, #15
 8019422:	2101      	movs	r1, #1
 8019424:	fa01 f303 	lsl.w	r3, r1, r3
 8019428:	b21b      	sxth	r3, r3
 801942a:	43db      	mvns	r3, r3
 801942c:	b21b      	sxth	r3, r3
 801942e:	4013      	ands	r3, r2
 8019430:	b219      	sxth	r1, r3
 8019432:	7bfb      	ldrb	r3, [r7, #15]
 8019434:	005b      	lsls	r3, r3, #1
 8019436:	687a      	ldr	r2, [r7, #4]
 8019438:	4413      	add	r3, r2
 801943a:	b28a      	uxth	r2, r1
 801943c:	801a      	strh	r2, [r3, #0]

    return true;
 801943e:	2301      	movs	r3, #1
}
 8019440:	4618      	mov	r0, r3
 8019442:	3714      	adds	r7, #20
 8019444:	46bd      	mov	sp, r7
 8019446:	bc80      	pop	{r7}
 8019448:	4770      	bx	lr

0801944a <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 801944a:	b580      	push	{r7, lr}
 801944c:	b084      	sub	sp, #16
 801944e:	af00      	add	r7, sp, #0
 8019450:	6078      	str	r0, [r7, #4]
 8019452:	460b      	mov	r3, r1
 8019454:	70fb      	strb	r3, [r7, #3]
 8019456:	4613      	mov	r3, r2
 8019458:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 801945a:	2300      	movs	r3, #0
 801945c:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 801945e:	687b      	ldr	r3, [r7, #4]
 8019460:	2b00      	cmp	r3, #0
 8019462:	d101      	bne.n	8019468 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 8019464:	2300      	movs	r3, #0
 8019466:	e018      	b.n	801949a <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8019468:	78fb      	ldrb	r3, [r7, #3]
 801946a:	73bb      	strb	r3, [r7, #14]
 801946c:	e010      	b.n	8019490 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 801946e:	7bbb      	ldrb	r3, [r7, #14]
 8019470:	005b      	lsls	r3, r3, #1
 8019472:	687a      	ldr	r2, [r7, #4]
 8019474:	4413      	add	r3, r2
 8019476:	881b      	ldrh	r3, [r3, #0]
 8019478:	2110      	movs	r1, #16
 801947a:	4618      	mov	r0, r3
 801947c:	f7ff fed8 	bl	8019230 <CountChannels>
 8019480:	4603      	mov	r3, r0
 8019482:	461a      	mov	r2, r3
 8019484:	7bfb      	ldrb	r3, [r7, #15]
 8019486:	4413      	add	r3, r2
 8019488:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 801948a:	7bbb      	ldrb	r3, [r7, #14]
 801948c:	3301      	adds	r3, #1
 801948e:	73bb      	strb	r3, [r7, #14]
 8019490:	7bba      	ldrb	r2, [r7, #14]
 8019492:	78bb      	ldrb	r3, [r7, #2]
 8019494:	429a      	cmp	r2, r3
 8019496:	d3ea      	bcc.n	801946e <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 8019498:	7bfb      	ldrb	r3, [r7, #15]
}
 801949a:	4618      	mov	r0, r3
 801949c:	3710      	adds	r7, #16
 801949e:	46bd      	mov	sp, r7
 80194a0:	bd80      	pop	{r7, pc}

080194a2 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 80194a2:	b480      	push	{r7}
 80194a4:	b087      	sub	sp, #28
 80194a6:	af00      	add	r7, sp, #0
 80194a8:	60f8      	str	r0, [r7, #12]
 80194aa:	60b9      	str	r1, [r7, #8]
 80194ac:	4613      	mov	r3, r2
 80194ae:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 80194b0:	68fb      	ldr	r3, [r7, #12]
 80194b2:	2b00      	cmp	r3, #0
 80194b4:	d016      	beq.n	80194e4 <RegionCommonChanMaskCopy+0x42>
 80194b6:	68bb      	ldr	r3, [r7, #8]
 80194b8:	2b00      	cmp	r3, #0
 80194ba:	d013      	beq.n	80194e4 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 80194bc:	2300      	movs	r3, #0
 80194be:	75fb      	strb	r3, [r7, #23]
 80194c0:	e00c      	b.n	80194dc <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 80194c2:	7dfb      	ldrb	r3, [r7, #23]
 80194c4:	005b      	lsls	r3, r3, #1
 80194c6:	68ba      	ldr	r2, [r7, #8]
 80194c8:	441a      	add	r2, r3
 80194ca:	7dfb      	ldrb	r3, [r7, #23]
 80194cc:	005b      	lsls	r3, r3, #1
 80194ce:	68f9      	ldr	r1, [r7, #12]
 80194d0:	440b      	add	r3, r1
 80194d2:	8812      	ldrh	r2, [r2, #0]
 80194d4:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 80194d6:	7dfb      	ldrb	r3, [r7, #23]
 80194d8:	3301      	adds	r3, #1
 80194da:	75fb      	strb	r3, [r7, #23]
 80194dc:	7dfa      	ldrb	r2, [r7, #23]
 80194de:	79fb      	ldrb	r3, [r7, #7]
 80194e0:	429a      	cmp	r2, r3
 80194e2:	d3ee      	bcc.n	80194c2 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 80194e4:	bf00      	nop
 80194e6:	371c      	adds	r7, #28
 80194e8:	46bd      	mov	sp, r7
 80194ea:	bc80      	pop	{r7}
 80194ec:	4770      	bx	lr

080194ee <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80194ee:	b082      	sub	sp, #8
 80194f0:	b580      	push	{r7, lr}
 80194f2:	b086      	sub	sp, #24
 80194f4:	af00      	add	r7, sp, #0
 80194f6:	60f8      	str	r0, [r7, #12]
 80194f8:	60b9      	str	r1, [r7, #8]
 80194fa:	627b      	str	r3, [r7, #36]	; 0x24
 80194fc:	4613      	mov	r3, r2
 80194fe:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8019500:	79f9      	ldrb	r1, [r7, #7]
 8019502:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8019506:	cb0c      	ldmia	r3, {r2, r3}
 8019508:	68f8      	ldr	r0, [r7, #12]
 801950a:	f7ff fdcf 	bl	80190ac <GetDutyCycle>
 801950e:	4603      	mov	r3, r0
 8019510:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8019512:	68fb      	ldr	r3, [r7, #12]
 8019514:	689a      	ldr	r2, [r3, #8]
 8019516:	8afb      	ldrh	r3, [r7, #22]
 8019518:	68b9      	ldr	r1, [r7, #8]
 801951a:	fb01 f303 	mul.w	r3, r1, r3
 801951e:	429a      	cmp	r2, r3
 8019520:	d909      	bls.n	8019536 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8019522:	68fb      	ldr	r3, [r7, #12]
 8019524:	689a      	ldr	r2, [r3, #8]
 8019526:	8afb      	ldrh	r3, [r7, #22]
 8019528:	68b9      	ldr	r1, [r7, #8]
 801952a:	fb01 f303 	mul.w	r3, r1, r3
 801952e:	1ad2      	subs	r2, r2, r3
 8019530:	68fb      	ldr	r3, [r7, #12]
 8019532:	609a      	str	r2, [r3, #8]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8019534:	e002      	b.n	801953c <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8019536:	68fb      	ldr	r3, [r7, #12]
 8019538:	2200      	movs	r2, #0
 801953a:	609a      	str	r2, [r3, #8]
}
 801953c:	bf00      	nop
 801953e:	3718      	adds	r7, #24
 8019540:	46bd      	mov	sp, r7
 8019542:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8019546:	b002      	add	sp, #8
 8019548:	4770      	bx	lr

0801954a <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 801954a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801954c:	b08d      	sub	sp, #52	; 0x34
 801954e:	af04      	add	r7, sp, #16
 8019550:	6039      	str	r1, [r7, #0]
 8019552:	4611      	mov	r1, r2
 8019554:	461a      	mov	r2, r3
 8019556:	4603      	mov	r3, r0
 8019558:	71fb      	strb	r3, [r7, #7]
 801955a:	460b      	mov	r3, r1
 801955c:	71bb      	strb	r3, [r7, #6]
 801955e:	4613      	mov	r3, r2
 8019560:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8019562:	f04f 33ff 	mov.w	r3, #4294967295
 8019566:	61fb      	str	r3, [r7, #28]
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8019568:	f006 fef6 	bl	8020358 <UTIL_TIMER_GetCurrentTime>
 801956c:	6178      	str	r0, [r7, #20]
    TimerTime_t creditCosts = 0;
 801956e:	2300      	movs	r3, #0
 8019570:	613b      	str	r3, [r7, #16]
    uint16_t dutyCycle = 1;
 8019572:	2301      	movs	r3, #1
 8019574:	81fb      	strh	r3, [r7, #14]
    uint8_t validBands = 0;
 8019576:	2300      	movs	r3, #0
 8019578:	76fb      	strb	r3, [r7, #27]

    for( uint8_t i = 0; i < nbBands; i++ )
 801957a:	2300      	movs	r3, #0
 801957c:	76bb      	strb	r3, [r7, #26]
 801957e:	e06c      	b.n	801965a <RegionCommonUpdateBandTimeOff+0x110>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 8019580:	7eba      	ldrb	r2, [r7, #26]
 8019582:	4613      	mov	r3, r2
 8019584:	009b      	lsls	r3, r3, #2
 8019586:	4413      	add	r3, r2
 8019588:	009b      	lsls	r3, r3, #2
 801958a:	461a      	mov	r2, r3
 801958c:	683b      	ldr	r3, [r7, #0]
 801958e:	189c      	adds	r4, r3, r2
 8019590:	f897 6038 	ldrb.w	r6, [r7, #56]	; 0x38
 8019594:	797a      	ldrb	r2, [r7, #5]
 8019596:	79fd      	ldrb	r5, [r7, #7]
 8019598:	697b      	ldr	r3, [r7, #20]
 801959a:	9302      	str	r3, [sp, #8]
 801959c:	46ec      	mov	ip, sp
 801959e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80195a2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80195a6:	e88c 0003 	stmia.w	ip, {r0, r1}
 80195aa:	4633      	mov	r3, r6
 80195ac:	4629      	mov	r1, r5
 80195ae:	4620      	mov	r0, r4
 80195b0:	f7ff fdea 	bl	8019188 <UpdateTimeCredits>
 80195b4:	4603      	mov	r3, r0
 80195b6:	81fb      	strh	r3, [r7, #14]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 80195b8:	89fa      	ldrh	r2, [r7, #14]
 80195ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80195bc:	fb02 f303 	mul.w	r3, r2, r3
 80195c0:	613b      	str	r3, [r7, #16]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80195c2:	7eba      	ldrb	r2, [r7, #26]
 80195c4:	4613      	mov	r3, r2
 80195c6:	009b      	lsls	r3, r3, #2
 80195c8:	4413      	add	r3, r2
 80195ca:	009b      	lsls	r3, r3, #2
 80195cc:	461a      	mov	r2, r3
 80195ce:	683b      	ldr	r3, [r7, #0]
 80195d0:	4413      	add	r3, r2
 80195d2:	689b      	ldr	r3, [r3, #8]
 80195d4:	693a      	ldr	r2, [r7, #16]
 80195d6:	429a      	cmp	r2, r3
 80195d8:	d305      	bcc.n	80195e6 <RegionCommonUpdateBandTimeOff+0x9c>
            ( dutyCycleEnabled == false ) )
 80195da:	797b      	ldrb	r3, [r7, #5]
 80195dc:	f083 0301 	eor.w	r3, r3, #1
 80195e0:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80195e2:	2b00      	cmp	r3, #0
 80195e4:	d00d      	beq.n	8019602 <RegionCommonUpdateBandTimeOff+0xb8>
        {
            bands[i].ReadyForTransmission = true;
 80195e6:	7eba      	ldrb	r2, [r7, #26]
 80195e8:	4613      	mov	r3, r2
 80195ea:	009b      	lsls	r3, r3, #2
 80195ec:	4413      	add	r3, r2
 80195ee:	009b      	lsls	r3, r3, #2
 80195f0:	461a      	mov	r2, r3
 80195f2:	683b      	ldr	r3, [r7, #0]
 80195f4:	4413      	add	r3, r2
 80195f6:	2201      	movs	r2, #1
 80195f8:	741a      	strb	r2, [r3, #16]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 80195fa:	7efb      	ldrb	r3, [r7, #27]
 80195fc:	3301      	adds	r3, #1
 80195fe:	76fb      	strb	r3, [r7, #27]
 8019600:	e028      	b.n	8019654 <RegionCommonUpdateBandTimeOff+0x10a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8019602:	7eba      	ldrb	r2, [r7, #26]
 8019604:	4613      	mov	r3, r2
 8019606:	009b      	lsls	r3, r3, #2
 8019608:	4413      	add	r3, r2
 801960a:	009b      	lsls	r3, r3, #2
 801960c:	461a      	mov	r2, r3
 801960e:	683b      	ldr	r3, [r7, #0]
 8019610:	4413      	add	r3, r2
 8019612:	2200      	movs	r2, #0
 8019614:	741a      	strb	r2, [r3, #16]

            if( bands[i].MaxTimeCredits > creditCosts )
 8019616:	7eba      	ldrb	r2, [r7, #26]
 8019618:	4613      	mov	r3, r2
 801961a:	009b      	lsls	r3, r3, #2
 801961c:	4413      	add	r3, r2
 801961e:	009b      	lsls	r3, r3, #2
 8019620:	461a      	mov	r2, r3
 8019622:	683b      	ldr	r3, [r7, #0]
 8019624:	4413      	add	r3, r2
 8019626:	68db      	ldr	r3, [r3, #12]
 8019628:	693a      	ldr	r2, [r7, #16]
 801962a:	429a      	cmp	r2, r3
 801962c:	d212      	bcs.n	8019654 <RegionCommonUpdateBandTimeOff+0x10a>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 801962e:	7eba      	ldrb	r2, [r7, #26]
 8019630:	4613      	mov	r3, r2
 8019632:	009b      	lsls	r3, r3, #2
 8019634:	4413      	add	r3, r2
 8019636:	009b      	lsls	r3, r3, #2
 8019638:	461a      	mov	r2, r3
 801963a:	683b      	ldr	r3, [r7, #0]
 801963c:	4413      	add	r3, r2
 801963e:	689b      	ldr	r3, [r3, #8]
 8019640:	693a      	ldr	r2, [r7, #16]
 8019642:	1ad3      	subs	r3, r2, r3
 8019644:	69fa      	ldr	r2, [r7, #28]
 8019646:	4293      	cmp	r3, r2
 8019648:	bf28      	it	cs
 801964a:	4613      	movcs	r3, r2
 801964c:	61fb      	str	r3, [r7, #28]
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 801964e:	7efb      	ldrb	r3, [r7, #27]
 8019650:	3301      	adds	r3, #1
 8019652:	76fb      	strb	r3, [r7, #27]
    for( uint8_t i = 0; i < nbBands; i++ )
 8019654:	7ebb      	ldrb	r3, [r7, #26]
 8019656:	3301      	adds	r3, #1
 8019658:	76bb      	strb	r3, [r7, #26]
 801965a:	7eba      	ldrb	r2, [r7, #26]
 801965c:	79bb      	ldrb	r3, [r7, #6]
 801965e:	429a      	cmp	r2, r3
 8019660:	d38e      	bcc.n	8019580 <RegionCommonUpdateBandTimeOff+0x36>
            }
        }
    }


    if( validBands == 0 )
 8019662:	7efb      	ldrb	r3, [r7, #27]
 8019664:	2b00      	cmp	r3, #0
 8019666:	d102      	bne.n	801966e <RegionCommonUpdateBandTimeOff+0x124>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8019668:	f04f 33ff 	mov.w	r3, #4294967295
 801966c:	e000      	b.n	8019670 <RegionCommonUpdateBandTimeOff+0x126>
    }
    return minTimeToWait;
 801966e:	69fb      	ldr	r3, [r7, #28]
}
 8019670:	4618      	mov	r0, r3
 8019672:	3724      	adds	r7, #36	; 0x24
 8019674:	46bd      	mov	sp, r7
 8019676:	bdf0      	pop	{r4, r5, r6, r7, pc}

08019678 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8019678:	b480      	push	{r7}
 801967a:	b085      	sub	sp, #20
 801967c:	af00      	add	r7, sp, #0
 801967e:	6078      	str	r0, [r7, #4]
 8019680:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 8019682:	2300      	movs	r3, #0
 8019684:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8019686:	687b      	ldr	r3, [r7, #4]
 8019688:	781b      	ldrb	r3, [r3, #0]
 801968a:	2b03      	cmp	r3, #3
 801968c:	d13f      	bne.n	801970e <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 801968e:	687b      	ldr	r3, [r7, #4]
 8019690:	3301      	adds	r3, #1
 8019692:	781b      	ldrb	r3, [r3, #0]
 8019694:	b25a      	sxtb	r2, r3
 8019696:	683b      	ldr	r3, [r7, #0]
 8019698:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 801969a:	683b      	ldr	r3, [r7, #0]
 801969c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80196a0:	f003 030f 	and.w	r3, r3, #15
 80196a4:	b25a      	sxtb	r2, r3
 80196a6:	683b      	ldr	r3, [r7, #0]
 80196a8:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 80196aa:	683b      	ldr	r3, [r7, #0]
 80196ac:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80196b0:	b2db      	uxtb	r3, r3
 80196b2:	091b      	lsrs	r3, r3, #4
 80196b4:	b2db      	uxtb	r3, r3
 80196b6:	b25a      	sxtb	r2, r3
 80196b8:	683b      	ldr	r3, [r7, #0]
 80196ba:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 80196bc:	687b      	ldr	r3, [r7, #4]
 80196be:	3302      	adds	r3, #2
 80196c0:	781b      	ldrb	r3, [r3, #0]
 80196c2:	b29a      	uxth	r2, r3
 80196c4:	683b      	ldr	r3, [r7, #0]
 80196c6:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 80196c8:	683b      	ldr	r3, [r7, #0]
 80196ca:	889b      	ldrh	r3, [r3, #4]
 80196cc:	b21a      	sxth	r2, r3
 80196ce:	687b      	ldr	r3, [r7, #4]
 80196d0:	3303      	adds	r3, #3
 80196d2:	781b      	ldrb	r3, [r3, #0]
 80196d4:	021b      	lsls	r3, r3, #8
 80196d6:	b21b      	sxth	r3, r3
 80196d8:	4313      	orrs	r3, r2
 80196da:	b21b      	sxth	r3, r3
 80196dc:	b29a      	uxth	r2, r3
 80196de:	683b      	ldr	r3, [r7, #0]
 80196e0:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 80196e2:	687b      	ldr	r3, [r7, #4]
 80196e4:	791a      	ldrb	r2, [r3, #4]
 80196e6:	683b      	ldr	r3, [r7, #0]
 80196e8:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 80196ea:	683b      	ldr	r3, [r7, #0]
 80196ec:	781b      	ldrb	r3, [r3, #0]
 80196ee:	091b      	lsrs	r3, r3, #4
 80196f0:	b2db      	uxtb	r3, r3
 80196f2:	f003 0307 	and.w	r3, r3, #7
 80196f6:	b2da      	uxtb	r2, r3
 80196f8:	683b      	ldr	r3, [r7, #0]
 80196fa:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 80196fc:	683b      	ldr	r3, [r7, #0]
 80196fe:	781b      	ldrb	r3, [r3, #0]
 8019700:	f003 030f 	and.w	r3, r3, #15
 8019704:	b2da      	uxtb	r2, r3
 8019706:	683b      	ldr	r3, [r7, #0]
 8019708:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 801970a:	2305      	movs	r3, #5
 801970c:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 801970e:	7bfb      	ldrb	r3, [r7, #15]
}
 8019710:	4618      	mov	r0, r3
 8019712:	3714      	adds	r7, #20
 8019714:	46bd      	mov	sp, r7
 8019716:	bc80      	pop	{r7}
 8019718:	4770      	bx	lr

0801971a <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 801971a:	b5b0      	push	{r4, r5, r7, lr}
 801971c:	b088      	sub	sp, #32
 801971e:	af02      	add	r7, sp, #8
 8019720:	60f8      	str	r0, [r7, #12]
 8019722:	60b9      	str	r1, [r7, #8]
 8019724:	607a      	str	r2, [r7, #4]
 8019726:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8019728:	68fb      	ldr	r3, [r7, #12]
 801972a:	791b      	ldrb	r3, [r3, #4]
 801972c:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 801972e:	68fb      	ldr	r3, [r7, #12]
 8019730:	799b      	ldrb	r3, [r3, #6]
 8019732:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8019734:	68fb      	ldr	r3, [r7, #12]
 8019736:	79db      	ldrb	r3, [r3, #7]
 8019738:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 801973a:	68fb      	ldr	r3, [r7, #12]
 801973c:	7a1b      	ldrb	r3, [r3, #8]
 801973e:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8019740:	68fb      	ldr	r3, [r7, #12]
 8019742:	795b      	ldrb	r3, [r3, #5]
 8019744:	f083 0301 	eor.w	r3, r3, #1
 8019748:	b2db      	uxtb	r3, r3
 801974a:	2b00      	cmp	r3, #0
 801974c:	d008      	beq.n	8019760 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 801974e:	68fb      	ldr	r3, [r7, #12]
 8019750:	7adb      	ldrb	r3, [r3, #11]
 8019752:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8019754:	68fb      	ldr	r3, [r7, #12]
 8019756:	7a5b      	ldrb	r3, [r3, #9]
 8019758:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 801975a:	68fb      	ldr	r3, [r7, #12]
 801975c:	7a9b      	ldrb	r3, [r3, #10]
 801975e:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8019760:	7dfb      	ldrb	r3, [r7, #23]
 8019762:	2b00      	cmp	r3, #0
 8019764:	d03a      	beq.n	80197dc <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8019766:	68fb      	ldr	r3, [r7, #12]
 8019768:	7b18      	ldrb	r0, [r3, #12]
 801976a:	68fb      	ldr	r3, [r7, #12]
 801976c:	6919      	ldr	r1, [r3, #16]
 801976e:	68fb      	ldr	r3, [r7, #12]
 8019770:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8019774:	68fb      	ldr	r3, [r7, #12]
 8019776:	f993 3015 	ldrsb.w	r3, [r3, #21]
 801977a:	68fa      	ldr	r2, [r7, #12]
 801977c:	6992      	ldr	r2, [r2, #24]
 801977e:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8019782:	9201      	str	r2, [sp, #4]
 8019784:	9300      	str	r3, [sp, #0]
 8019786:	462b      	mov	r3, r5
 8019788:	4622      	mov	r2, r4
 801978a:	f7ff fd9b 	bl	80192c4 <RegionCommonChanVerifyDr>
 801978e:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8019790:	f083 0301 	eor.w	r3, r3, #1
 8019794:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8019796:	2b00      	cmp	r3, #0
 8019798:	d003      	beq.n	80197a2 <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 801979a:	7dfb      	ldrb	r3, [r7, #23]
 801979c:	f023 0302 	bic.w	r3, r3, #2
 80197a0:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 80197a2:	68fb      	ldr	r3, [r7, #12]
 80197a4:	f993 101d 	ldrsb.w	r1, [r3, #29]
 80197a8:	68fb      	ldr	r3, [r7, #12]
 80197aa:	f993 201c 	ldrsb.w	r2, [r3, #28]
 80197ae:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80197b2:	4618      	mov	r0, r3
 80197b4:	f7ff fdf8 	bl	80193a8 <RegionCommonValueInRange>
 80197b8:	4603      	mov	r3, r0
 80197ba:	2b00      	cmp	r3, #0
 80197bc:	d10e      	bne.n	80197dc <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 80197be:	68fb      	ldr	r3, [r7, #12]
 80197c0:	f993 301d 	ldrsb.w	r3, [r3, #29]
 80197c4:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80197c8:	429a      	cmp	r2, r3
 80197ca:	da03      	bge.n	80197d4 <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 80197cc:	68fb      	ldr	r3, [r7, #12]
 80197ce:	7f5b      	ldrb	r3, [r3, #29]
 80197d0:	757b      	strb	r3, [r7, #21]
 80197d2:	e003      	b.n	80197dc <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 80197d4:	7dfb      	ldrb	r3, [r7, #23]
 80197d6:	f023 0304 	bic.w	r3, r3, #4
 80197da:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 80197dc:	7dfb      	ldrb	r3, [r7, #23]
 80197de:	2b07      	cmp	r3, #7
 80197e0:	d105      	bne.n	80197ee <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 80197e2:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80197e6:	2b00      	cmp	r3, #0
 80197e8:	d101      	bne.n	80197ee <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 80197ea:	2301      	movs	r3, #1
 80197ec:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 80197ee:	68bb      	ldr	r3, [r7, #8]
 80197f0:	7dba      	ldrb	r2, [r7, #22]
 80197f2:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 80197f4:	687b      	ldr	r3, [r7, #4]
 80197f6:	7d7a      	ldrb	r2, [r7, #21]
 80197f8:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 80197fa:	7d3a      	ldrb	r2, [r7, #20]
 80197fc:	683b      	ldr	r3, [r7, #0]
 80197fe:	701a      	strb	r2, [r3, #0]

    return status;
 8019800:	7dfb      	ldrb	r3, [r7, #23]
}
 8019802:	4618      	mov	r0, r3
 8019804:	3718      	adds	r7, #24
 8019806:	46bd      	mov	sp, r7
 8019808:	bdb0      	pop	{r4, r5, r7, pc}
	...

0801980c <RegionCommonComputeSymbolTimeLoRa>:

/* ST_WORKAROUND_BEGIN: remove float/double */
uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
 801980c:	b480      	push	{r7}
 801980e:	b083      	sub	sp, #12
 8019810:	af00      	add	r7, sp, #0
 8019812:	4603      	mov	r3, r0
 8019814:	6039      	str	r1, [r7, #0]
 8019816:	71fb      	strb	r3, [r7, #7]
    return (1000000000UL/bandwidth) * (1 << phyDr);
 8019818:	4a05      	ldr	r2, [pc, #20]	; (8019830 <RegionCommonComputeSymbolTimeLoRa+0x24>)
 801981a:	683b      	ldr	r3, [r7, #0]
 801981c:	fbb2 f2f3 	udiv	r2, r2, r3
 8019820:	79fb      	ldrb	r3, [r7, #7]
 8019822:	fa02 f303 	lsl.w	r3, r2, r3
}
 8019826:	4618      	mov	r0, r3
 8019828:	370c      	adds	r7, #12
 801982a:	46bd      	mov	sp, r7
 801982c:	bc80      	pop	{r7}
 801982e:	4770      	bx	lr
 8019830:	3b9aca00 	.word	0x3b9aca00

08019834 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDr )
{
 8019834:	b480      	push	{r7}
 8019836:	b083      	sub	sp, #12
 8019838:	af00      	add	r7, sp, #0
 801983a:	4603      	mov	r3, r0
 801983c:	71fb      	strb	r3, [r7, #7]
    // ((8 * 1000000) / 50);
    return 160000UL;
 801983e:	4b03      	ldr	r3, [pc, #12]	; (801984c <RegionCommonComputeSymbolTimeFsk+0x18>)
}
 8019840:	4618      	mov	r0, r3
 8019842:	370c      	adds	r7, #12
 8019844:	46bd      	mov	sp, r7
 8019846:	bc80      	pop	{r7}
 8019848:	4770      	bx	lr
 801984a:	bf00      	nop
 801984c:	00027100 	.word	0x00027100

08019850 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 8019850:	b480      	push	{r7}
 8019852:	b085      	sub	sp, #20
 8019854:	af00      	add	r7, sp, #0
 8019856:	60f8      	str	r0, [r7, #12]
 8019858:	607a      	str	r2, [r7, #4]
 801985a:	603b      	str	r3, [r7, #0]
 801985c:	460b      	mov	r3, r1
 801985e:	72fb      	strb	r3, [r7, #11]
  *windowTimeout = MAX( (uint32_t)2 * minRxSymbols - 8 + DIVC(2 * rxError * 1000000UL, tSymbol ), minRxSymbols);
 8019860:	7afa      	ldrb	r2, [r7, #11]
 8019862:	7afb      	ldrb	r3, [r7, #11]
 8019864:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8019868:	3b04      	subs	r3, #4
 801986a:	0059      	lsls	r1, r3, #1
 801986c:	687b      	ldr	r3, [r7, #4]
 801986e:	4817      	ldr	r0, [pc, #92]	; (80198cc <RegionCommonComputeRxWindowParameters+0x7c>)
 8019870:	fb00 f003 	mul.w	r0, r0, r3
 8019874:	68fb      	ldr	r3, [r7, #12]
 8019876:	4403      	add	r3, r0
 8019878:	1e58      	subs	r0, r3, #1
 801987a:	68fb      	ldr	r3, [r7, #12]
 801987c:	fbb0 f3f3 	udiv	r3, r0, r3
 8019880:	440b      	add	r3, r1
 8019882:	429a      	cmp	r2, r3
 8019884:	bf38      	it	cc
 8019886:	461a      	movcc	r2, r3
 8019888:	69bb      	ldr	r3, [r7, #24]
 801988a:	601a      	str	r2, [r3, #0]
  *windowOffset = DIVC((int32_t)(4 * tSymbol - ((*windowTimeout * tSymbol) >> 1)), 1000000L) - 1 - wakeUpTime;
 801988c:	68fb      	ldr	r3, [r7, #12]
 801988e:	009a      	lsls	r2, r3, #2
 8019890:	69bb      	ldr	r3, [r7, #24]
 8019892:	681b      	ldr	r3, [r3, #0]
 8019894:	68f9      	ldr	r1, [r7, #12]
 8019896:	fb01 f303 	mul.w	r3, r1, r3
 801989a:	085b      	lsrs	r3, r3, #1
 801989c:	1ad3      	subs	r3, r2, r3
 801989e:	f503 2374 	add.w	r3, r3, #999424	; 0xf4000
 80198a2:	f203 233f 	addw	r3, r3, #575	; 0x23f
 80198a6:	4a0a      	ldr	r2, [pc, #40]	; (80198d0 <RegionCommonComputeRxWindowParameters+0x80>)
 80198a8:	fb82 1203 	smull	r1, r2, r2, r3
 80198ac:	1492      	asrs	r2, r2, #18
 80198ae:	17db      	asrs	r3, r3, #31
 80198b0:	1ad3      	subs	r3, r2, r3
 80198b2:	461a      	mov	r2, r3
 80198b4:	683b      	ldr	r3, [r7, #0]
 80198b6:	1ad3      	subs	r3, r2, r3
 80198b8:	3b01      	subs	r3, #1
 80198ba:	461a      	mov	r2, r3
 80198bc:	69fb      	ldr	r3, [r7, #28]
 80198be:	601a      	str	r2, [r3, #0]
}
 80198c0:	bf00      	nop
 80198c2:	3714      	adds	r7, #20
 80198c4:	46bd      	mov	sp, r7
 80198c6:	bc80      	pop	{r7}
 80198c8:	4770      	bx	lr
 80198ca:	bf00      	nop
 80198cc:	001e8480 	.word	0x001e8480
 80198d0:	431bde83 	.word	0x431bde83

080198d4 <RegionCommonComputeTxPower>:
/* ST_WORKAROUND_END */

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 80198d4:	b580      	push	{r7, lr}
 80198d6:	b086      	sub	sp, #24
 80198d8:	af00      	add	r7, sp, #0
 80198da:	4603      	mov	r3, r0
 80198dc:	60b9      	str	r1, [r7, #8]
 80198de:	607a      	str	r2, [r7, #4]
 80198e0:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 80198e2:	2300      	movs	r3, #0
 80198e4:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 80198e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80198ea:	005b      	lsls	r3, r3, #1
 80198ec:	4618      	mov	r0, r3
 80198ee:	f7e6 ffc1 	bl	8000874 <__aeabi_ui2f>
 80198f2:	4603      	mov	r3, r0
 80198f4:	4619      	mov	r1, r3
 80198f6:	68b8      	ldr	r0, [r7, #8]
 80198f8:	f7e6 ff0a 	bl	8000710 <__aeabi_fsub>
 80198fc:	4603      	mov	r3, r0
 80198fe:	6879      	ldr	r1, [r7, #4]
 8019900:	4618      	mov	r0, r3
 8019902:	f7e6 ff05 	bl	8000710 <__aeabi_fsub>
 8019906:	4603      	mov	r3, r0
 8019908:	4618      	mov	r0, r3
 801990a:	f7e6 fdf5 	bl	80004f8 <__aeabi_f2d>
 801990e:	4602      	mov	r2, r0
 8019910:	460b      	mov	r3, r1
 8019912:	4610      	mov	r0, r2
 8019914:	4619      	mov	r1, r3
 8019916:	f007 f873 	bl	8020a00 <floor>
 801991a:	4602      	mov	r2, r0
 801991c:	460b      	mov	r3, r1
 801991e:	4610      	mov	r0, r2
 8019920:	4619      	mov	r1, r3
 8019922:	f7e6 fec9 	bl	80006b8 <__aeabi_d2iz>
 8019926:	4603      	mov	r3, r0
 8019928:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 801992a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801992e:	4618      	mov	r0, r3
 8019930:	3718      	adds	r7, #24
 8019932:	46bd      	mov	sp, r7
 8019934:	bd80      	pop	{r7, pc}

08019936 <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 8019936:	b590      	push	{r4, r7, lr}
 8019938:	b087      	sub	sp, #28
 801993a:	af00      	add	r7, sp, #0
 801993c:	60f8      	str	r0, [r7, #12]
 801993e:	60b9      	str	r1, [r7, #8]
 8019940:	607a      	str	r2, [r7, #4]
 8019942:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 8019944:	2300      	movs	r3, #0
 8019946:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8019948:	2300      	movs	r3, #0
 801994a:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 801994c:	2300      	movs	r3, #0
 801994e:	757b      	strb	r3, [r7, #21]
 8019950:	2300      	movs	r3, #0
 8019952:	753b      	strb	r3, [r7, #20]
 8019954:	e098      	b.n	8019a88 <RegionCommonCountNbOfEnabledChannels+0x152>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8019956:	2300      	movs	r3, #0
 8019958:	74fb      	strb	r3, [r7, #19]
 801995a:	e08b      	b.n	8019a74 <RegionCommonCountNbOfEnabledChannels+0x13e>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 801995c:	68fb      	ldr	r3, [r7, #12]
 801995e:	685a      	ldr	r2, [r3, #4]
 8019960:	7d3b      	ldrb	r3, [r7, #20]
 8019962:	005b      	lsls	r3, r3, #1
 8019964:	4413      	add	r3, r2
 8019966:	881b      	ldrh	r3, [r3, #0]
 8019968:	461a      	mov	r2, r3
 801996a:	7cfb      	ldrb	r3, [r7, #19]
 801996c:	fa42 f303 	asr.w	r3, r2, r3
 8019970:	f003 0301 	and.w	r3, r3, #1
 8019974:	2b00      	cmp	r3, #0
 8019976:	d07a      	beq.n	8019a6e <RegionCommonCountNbOfEnabledChannels+0x138>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8019978:	68fb      	ldr	r3, [r7, #12]
 801997a:	689a      	ldr	r2, [r3, #8]
 801997c:	7d79      	ldrb	r1, [r7, #21]
 801997e:	7cfb      	ldrb	r3, [r7, #19]
 8019980:	440b      	add	r3, r1
 8019982:	4619      	mov	r1, r3
 8019984:	460b      	mov	r3, r1
 8019986:	005b      	lsls	r3, r3, #1
 8019988:	440b      	add	r3, r1
 801998a:	009b      	lsls	r3, r3, #2
 801998c:	4413      	add	r3, r2
 801998e:	681b      	ldr	r3, [r3, #0]
 8019990:	2b00      	cmp	r3, #0
 8019992:	d067      	beq.n	8019a64 <RegionCommonCountNbOfEnabledChannels+0x12e>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8019994:	68fb      	ldr	r3, [r7, #12]
 8019996:	781b      	ldrb	r3, [r3, #0]
 8019998:	f083 0301 	eor.w	r3, r3, #1
 801999c:	b2db      	uxtb	r3, r3
 801999e:	2b00      	cmp	r3, #0
 80199a0:	d00d      	beq.n	80199be <RegionCommonCountNbOfEnabledChannels+0x88>
                    ( countNbOfEnabledChannelsParams->JoinChannels > 0 ) )
 80199a2:	68fb      	ldr	r3, [r7, #12]
 80199a4:	8a5b      	ldrh	r3, [r3, #18]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80199a6:	2b00      	cmp	r3, #0
 80199a8:	d009      	beq.n	80199be <RegionCommonCountNbOfEnabledChannels+0x88>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels & ( 1 << j ) ) == 0 )
 80199aa:	68fb      	ldr	r3, [r7, #12]
 80199ac:	8a5b      	ldrh	r3, [r3, #18]
 80199ae:	461a      	mov	r2, r3
 80199b0:	7cfb      	ldrb	r3, [r7, #19]
 80199b2:	fa42 f303 	asr.w	r3, r2, r3
 80199b6:	f003 0301 	and.w	r3, r3, #1
 80199ba:	2b00      	cmp	r3, #0
 80199bc:	d054      	beq.n	8019a68 <RegionCommonCountNbOfEnabledChannels+0x132>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80199be:	68fb      	ldr	r3, [r7, #12]
 80199c0:	785b      	ldrb	r3, [r3, #1]
 80199c2:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 80199c4:	68fb      	ldr	r3, [r7, #12]
 80199c6:	689a      	ldr	r2, [r3, #8]
 80199c8:	7d79      	ldrb	r1, [r7, #21]
 80199ca:	7cfb      	ldrb	r3, [r7, #19]
 80199cc:	440b      	add	r3, r1
 80199ce:	4619      	mov	r1, r3
 80199d0:	460b      	mov	r3, r1
 80199d2:	005b      	lsls	r3, r3, #1
 80199d4:	440b      	add	r3, r1
 80199d6:	009b      	lsls	r3, r3, #2
 80199d8:	4413      	add	r3, r2
 80199da:	7a1b      	ldrb	r3, [r3, #8]
 80199dc:	f343 0303 	sbfx	r3, r3, #0, #4
 80199e0:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80199e2:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 80199e4:	68fb      	ldr	r3, [r7, #12]
 80199e6:	689a      	ldr	r2, [r3, #8]
 80199e8:	7d79      	ldrb	r1, [r7, #21]
 80199ea:	7cfb      	ldrb	r3, [r7, #19]
 80199ec:	440b      	add	r3, r1
 80199ee:	4619      	mov	r1, r3
 80199f0:	460b      	mov	r3, r1
 80199f2:	005b      	lsls	r3, r3, #1
 80199f4:	440b      	add	r3, r1
 80199f6:	009b      	lsls	r3, r3, #2
 80199f8:	4413      	add	r3, r2
 80199fa:	7a1b      	ldrb	r3, [r3, #8]
 80199fc:	f343 1303 	sbfx	r3, r3, #4, #4
 8019a00:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8019a02:	461a      	mov	r2, r3
 8019a04:	4621      	mov	r1, r4
 8019a06:	f7ff fccf 	bl	80193a8 <RegionCommonValueInRange>
 8019a0a:	4603      	mov	r3, r0
 8019a0c:	2b00      	cmp	r3, #0
 8019a0e:	d02d      	beq.n	8019a6c <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8019a10:	68fb      	ldr	r3, [r7, #12]
 8019a12:	68da      	ldr	r2, [r3, #12]
 8019a14:	68fb      	ldr	r3, [r7, #12]
 8019a16:	6899      	ldr	r1, [r3, #8]
 8019a18:	7d78      	ldrb	r0, [r7, #21]
 8019a1a:	7cfb      	ldrb	r3, [r7, #19]
 8019a1c:	4403      	add	r3, r0
 8019a1e:	4618      	mov	r0, r3
 8019a20:	4603      	mov	r3, r0
 8019a22:	005b      	lsls	r3, r3, #1
 8019a24:	4403      	add	r3, r0
 8019a26:	009b      	lsls	r3, r3, #2
 8019a28:	440b      	add	r3, r1
 8019a2a:	7a5b      	ldrb	r3, [r3, #9]
 8019a2c:	4619      	mov	r1, r3
 8019a2e:	460b      	mov	r3, r1
 8019a30:	009b      	lsls	r3, r3, #2
 8019a32:	440b      	add	r3, r1
 8019a34:	009b      	lsls	r3, r3, #2
 8019a36:	4413      	add	r3, r2
 8019a38:	7c1b      	ldrb	r3, [r3, #16]
 8019a3a:	f083 0301 	eor.w	r3, r3, #1
 8019a3e:	b2db      	uxtb	r3, r3
 8019a40:	2b00      	cmp	r3, #0
 8019a42:	d003      	beq.n	8019a4c <RegionCommonCountNbOfEnabledChannels+0x116>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8019a44:	7dbb      	ldrb	r3, [r7, #22]
 8019a46:	3301      	adds	r3, #1
 8019a48:	75bb      	strb	r3, [r7, #22]
                    continue;
 8019a4a:	e010      	b.n	8019a6e <RegionCommonCountNbOfEnabledChannels+0x138>
                }
                enabledChannels[nbChannelCount++] = i + j;
 8019a4c:	7dfb      	ldrb	r3, [r7, #23]
 8019a4e:	1c5a      	adds	r2, r3, #1
 8019a50:	75fa      	strb	r2, [r7, #23]
 8019a52:	461a      	mov	r2, r3
 8019a54:	68bb      	ldr	r3, [r7, #8]
 8019a56:	4413      	add	r3, r2
 8019a58:	7d79      	ldrb	r1, [r7, #21]
 8019a5a:	7cfa      	ldrb	r2, [r7, #19]
 8019a5c:	440a      	add	r2, r1
 8019a5e:	b2d2      	uxtb	r2, r2
 8019a60:	701a      	strb	r2, [r3, #0]
 8019a62:	e004      	b.n	8019a6e <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 8019a64:	bf00      	nop
 8019a66:	e002      	b.n	8019a6e <RegionCommonCountNbOfEnabledChannels+0x138>
                        continue;
 8019a68:	bf00      	nop
 8019a6a:	e000      	b.n	8019a6e <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 8019a6c:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 8019a6e:	7cfb      	ldrb	r3, [r7, #19]
 8019a70:	3301      	adds	r3, #1
 8019a72:	74fb      	strb	r3, [r7, #19]
 8019a74:	7cfb      	ldrb	r3, [r7, #19]
 8019a76:	2b0f      	cmp	r3, #15
 8019a78:	f67f af70 	bls.w	801995c <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8019a7c:	7d7b      	ldrb	r3, [r7, #21]
 8019a7e:	3310      	adds	r3, #16
 8019a80:	757b      	strb	r3, [r7, #21]
 8019a82:	7d3b      	ldrb	r3, [r7, #20]
 8019a84:	3301      	adds	r3, #1
 8019a86:	753b      	strb	r3, [r7, #20]
 8019a88:	7d7b      	ldrb	r3, [r7, #21]
 8019a8a:	b29a      	uxth	r2, r3
 8019a8c:	68fb      	ldr	r3, [r7, #12]
 8019a8e:	8a1b      	ldrh	r3, [r3, #16]
 8019a90:	429a      	cmp	r2, r3
 8019a92:	f4ff af60 	bcc.w	8019956 <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8019a96:	687b      	ldr	r3, [r7, #4]
 8019a98:	7dfa      	ldrb	r2, [r7, #23]
 8019a9a:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8019a9c:	683b      	ldr	r3, [r7, #0]
 8019a9e:	7dba      	ldrb	r2, [r7, #22]
 8019aa0:	701a      	strb	r2, [r3, #0]
}
 8019aa2:	bf00      	nop
 8019aa4:	371c      	adds	r7, #28
 8019aa6:	46bd      	mov	sp, r7
 8019aa8:	bd90      	pop	{r4, r7, pc}

08019aaa <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8019aaa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019aac:	b08b      	sub	sp, #44	; 0x2c
 8019aae:	af04      	add	r7, sp, #16
 8019ab0:	60f8      	str	r0, [r7, #12]
 8019ab2:	60b9      	str	r1, [r7, #8]
 8019ab4:	607a      	str	r2, [r7, #4]
 8019ab6:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8019ab8:	68fb      	ldr	r3, [r7, #12]
 8019aba:	685b      	ldr	r3, [r3, #4]
 8019abc:	4618      	mov	r0, r3
 8019abe:	f006 fc5d 	bl	802037c <UTIL_TIMER_GetElapsedTime>
 8019ac2:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8019ac4:	68fb      	ldr	r3, [r7, #12]
 8019ac6:	681a      	ldr	r2, [r3, #0]
 8019ac8:	697b      	ldr	r3, [r7, #20]
 8019aca:	1ad2      	subs	r2, r2, r3
 8019acc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019ace:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8019ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019ad2:	2201      	movs	r2, #1
 8019ad4:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8019ad6:	683b      	ldr	r3, [r7, #0]
 8019ad8:	2200      	movs	r2, #0
 8019ada:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8019adc:	68fb      	ldr	r3, [r7, #12]
 8019ade:	685b      	ldr	r3, [r3, #4]
 8019ae0:	2b00      	cmp	r3, #0
 8019ae2:	d004      	beq.n	8019aee <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8019ae4:	68fb      	ldr	r3, [r7, #12]
 8019ae6:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8019ae8:	697a      	ldr	r2, [r7, #20]
 8019aea:	429a      	cmp	r2, r3
 8019aec:	d32b      	bcc.n	8019b46 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8019aee:	68bb      	ldr	r3, [r7, #8]
 8019af0:	2200      	movs	r2, #0
 8019af2:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8019af4:	68fb      	ldr	r3, [r7, #12]
 8019af6:	69db      	ldr	r3, [r3, #28]
 8019af8:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8019afa:	68fb      	ldr	r3, [r7, #12]
 8019afc:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8019afe:	68dd      	ldr	r5, [r3, #12]
 8019b00:	68fb      	ldr	r3, [r7, #12]
 8019b02:	7a5e      	ldrb	r6, [r3, #9]
 8019b04:	68fb      	ldr	r3, [r7, #12]
 8019b06:	f893 c008 	ldrb.w	ip, [r3, #8]
 8019b0a:	68fb      	ldr	r3, [r7, #12]
 8019b0c:	7d1b      	ldrb	r3, [r3, #20]
 8019b0e:	68fa      	ldr	r2, [r7, #12]
 8019b10:	6992      	ldr	r2, [r2, #24]
 8019b12:	9203      	str	r2, [sp, #12]
 8019b14:	68fa      	ldr	r2, [r7, #12]
 8019b16:	f10d 0e04 	add.w	lr, sp, #4
 8019b1a:	320c      	adds	r2, #12
 8019b1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019b20:	e88e 0003 	stmia.w	lr, {r0, r1}
 8019b24:	9300      	str	r3, [sp, #0]
 8019b26:	4663      	mov	r3, ip
 8019b28:	4632      	mov	r2, r6
 8019b2a:	4629      	mov	r1, r5
 8019b2c:	4620      	mov	r0, r4
 8019b2e:	f7ff fd0c 	bl	801954a <RegionCommonUpdateBandTimeOff>
 8019b32:	4602      	mov	r2, r0
 8019b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019b36:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8019b38:	68fb      	ldr	r3, [r7, #12]
 8019b3a:	69d8      	ldr	r0, [r3, #28]
 8019b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019b3e:	683a      	ldr	r2, [r7, #0]
 8019b40:	6879      	ldr	r1, [r7, #4]
 8019b42:	f7ff fef8 	bl	8019936 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8019b46:	683b      	ldr	r3, [r7, #0]
 8019b48:	781b      	ldrb	r3, [r3, #0]
 8019b4a:	2b00      	cmp	r3, #0
 8019b4c:	d004      	beq.n	8019b58 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8019b4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019b50:	2200      	movs	r2, #0
 8019b52:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8019b54:	2300      	movs	r3, #0
 8019b56:	e006      	b.n	8019b66 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8019b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019b5a:	781b      	ldrb	r3, [r3, #0]
 8019b5c:	2b00      	cmp	r3, #0
 8019b5e:	d001      	beq.n	8019b64 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8019b60:	230b      	movs	r3, #11
 8019b62:	e000      	b.n	8019b66 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8019b64:	230c      	movs	r3, #12
    }
}
 8019b66:	4618      	mov	r0, r3
 8019b68:	371c      	adds	r7, #28
 8019b6a:	46bd      	mov	sp, r7
 8019b6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08019b70 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8019b70:	b5b0      	push	{r4, r5, r7, lr}
 8019b72:	b08c      	sub	sp, #48	; 0x30
 8019b74:	af04      	add	r7, sp, #16
 8019b76:	4603      	mov	r3, r0
 8019b78:	6039      	str	r1, [r7, #0]
 8019b7a:	71fb      	strb	r3, [r7, #7]
 8019b7c:	4613      	mov	r3, r2
 8019b7e:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 8019b80:	4b17      	ldr	r3, [pc, #92]	; (8019be0 <RegionCommonRxConfigPrint+0x70>)
 8019b82:	f107 0408 	add.w	r4, r7, #8
 8019b86:	461d      	mov	r5, r3
 8019b88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019b8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019b8c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8019b90:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 8019b94:	79fb      	ldrb	r3, [r7, #7]
 8019b96:	2b05      	cmp	r3, #5
 8019b98:	d813      	bhi.n	8019bc2 <RegionCommonRxConfigPrint+0x52>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 8019b9a:	79fb      	ldrb	r3, [r7, #7]
 8019b9c:	009b      	lsls	r3, r3, #2
 8019b9e:	f107 0220 	add.w	r2, r7, #32
 8019ba2:	4413      	add	r3, r2
 8019ba4:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8019ba8:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8019bac:	9202      	str	r2, [sp, #8]
 8019bae:	683a      	ldr	r2, [r7, #0]
 8019bb0:	9201      	str	r2, [sp, #4]
 8019bb2:	9300      	str	r3, [sp, #0]
 8019bb4:	4b0b      	ldr	r3, [pc, #44]	; (8019be4 <RegionCommonRxConfigPrint+0x74>)
 8019bb6:	2201      	movs	r2, #1
 8019bb8:	2100      	movs	r1, #0
 8019bba:	2002      	movs	r0, #2
 8019bbc:	f006 fcaa 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8019bc0:	e00a      	b.n	8019bd8 <RegionCommonRxConfigPrint+0x68>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8019bc2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8019bc6:	9301      	str	r3, [sp, #4]
 8019bc8:	683b      	ldr	r3, [r7, #0]
 8019bca:	9300      	str	r3, [sp, #0]
 8019bcc:	4b06      	ldr	r3, [pc, #24]	; (8019be8 <RegionCommonRxConfigPrint+0x78>)
 8019bce:	2201      	movs	r2, #1
 8019bd0:	2100      	movs	r1, #0
 8019bd2:	2002      	movs	r0, #2
 8019bd4:	f006 fc9e 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
}
 8019bd8:	bf00      	nop
 8019bda:	3720      	adds	r7, #32
 8019bdc:	46bd      	mov	sp, r7
 8019bde:	bdb0      	pop	{r4, r5, r7, pc}
 8019be0:	08022478 	.word	0x08022478
 8019be4:	0802243c 	.word	0x0802243c
 8019be8:	0802245c 	.word	0x0802245c

08019bec <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8019bec:	b580      	push	{r7, lr}
 8019bee:	b084      	sub	sp, #16
 8019bf0:	af02      	add	r7, sp, #8
 8019bf2:	6078      	str	r0, [r7, #4]
 8019bf4:	460b      	mov	r3, r1
 8019bf6:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8019bf8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8019bfc:	9301      	str	r3, [sp, #4]
 8019bfe:	687b      	ldr	r3, [r7, #4]
 8019c00:	9300      	str	r3, [sp, #0]
 8019c02:	4b05      	ldr	r3, [pc, #20]	; (8019c18 <RegionCommonTxConfigPrint+0x2c>)
 8019c04:	2201      	movs	r2, #1
 8019c06:	2100      	movs	r1, #0
 8019c08:	2002      	movs	r0, #2
 8019c0a:	f006 fc83 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
}
 8019c0e:	bf00      	nop
 8019c10:	3708      	adds	r7, #8
 8019c12:	46bd      	mov	sp, r7
 8019c14:	bd80      	pop	{r7, pc}
 8019c16:	bf00      	nop
 8019c18:	08022490 	.word	0x08022490

08019c1c <GetNextLowerTxDr>:
 */
static RegionEU868NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 8019c1c:	b480      	push	{r7}
 8019c1e:	b085      	sub	sp, #20
 8019c20:	af00      	add	r7, sp, #0
 8019c22:	4603      	mov	r3, r0
 8019c24:	460a      	mov	r2, r1
 8019c26:	71fb      	strb	r3, [r7, #7]
 8019c28:	4613      	mov	r3, r2
 8019c2a:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 8019c2c:	2300      	movs	r3, #0
 8019c2e:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 8019c30:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8019c34:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8019c38:	429a      	cmp	r2, r3
 8019c3a:	d102      	bne.n	8019c42 <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 8019c3c:	79bb      	ldrb	r3, [r7, #6]
 8019c3e:	73fb      	strb	r3, [r7, #15]
 8019c40:	e002      	b.n	8019c48 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 8019c42:	79fb      	ldrb	r3, [r7, #7]
 8019c44:	3b01      	subs	r3, #1
 8019c46:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 8019c48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019c4c:	4618      	mov	r0, r3
 8019c4e:	3714      	adds	r7, #20
 8019c50:	46bd      	mov	sp, r7
 8019c52:	bc80      	pop	{r7}
 8019c54:	4770      	bx	lr
	...

08019c58 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 8019c58:	b480      	push	{r7}
 8019c5a:	b083      	sub	sp, #12
 8019c5c:	af00      	add	r7, sp, #0
 8019c5e:	6078      	str	r0, [r7, #4]
    switch( BandwidthsEU868[drIndex] )
 8019c60:	4a09      	ldr	r2, [pc, #36]	; (8019c88 <GetBandwidth+0x30>)
 8019c62:	687b      	ldr	r3, [r7, #4]
 8019c64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019c68:	4a08      	ldr	r2, [pc, #32]	; (8019c8c <GetBandwidth+0x34>)
 8019c6a:	4293      	cmp	r3, r2
 8019c6c:	d004      	beq.n	8019c78 <GetBandwidth+0x20>
 8019c6e:	4a08      	ldr	r2, [pc, #32]	; (8019c90 <GetBandwidth+0x38>)
 8019c70:	4293      	cmp	r3, r2
 8019c72:	d003      	beq.n	8019c7c <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 8019c74:	2300      	movs	r3, #0
 8019c76:	e002      	b.n	8019c7e <GetBandwidth+0x26>
        case 250000:
            return 1;
 8019c78:	2301      	movs	r3, #1
 8019c7a:	e000      	b.n	8019c7e <GetBandwidth+0x26>
        case 500000:
            return 2;
 8019c7c:	2302      	movs	r3, #2
    }
}
 8019c7e:	4618      	mov	r0, r3
 8019c80:	370c      	adds	r7, #12
 8019c82:	46bd      	mov	sp, r7
 8019c84:	bc80      	pop	{r7}
 8019c86:	4770      	bx	lr
 8019c88:	08022a80 	.word	0x08022a80
 8019c8c:	0003d090 	.word	0x0003d090
 8019c90:	0007a120 	.word	0x0007a120

08019c94 <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8019c94:	b480      	push	{r7}
 8019c96:	b085      	sub	sp, #20
 8019c98:	af00      	add	r7, sp, #0
 8019c9a:	603b      	str	r3, [r7, #0]
 8019c9c:	4603      	mov	r3, r0
 8019c9e:	71fb      	strb	r3, [r7, #7]
 8019ca0:	460b      	mov	r3, r1
 8019ca2:	71bb      	strb	r3, [r7, #6]
 8019ca4:	4613      	mov	r3, r2
 8019ca6:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8019ca8:	79fb      	ldrb	r3, [r7, #7]
 8019caa:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 8019cac:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8019cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019cb4:	4293      	cmp	r3, r2
 8019cb6:	bfb8      	it	lt
 8019cb8:	4613      	movlt	r3, r2
 8019cba:	73fb      	strb	r3, [r7, #15]

    return txPowerResult;
 8019cbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019cc0:	4618      	mov	r0, r3
 8019cc2:	3714      	adds	r7, #20
 8019cc4:	46bd      	mov	sp, r7
 8019cc6:	bc80      	pop	{r7}
 8019cc8:	4770      	bx	lr
	...

08019ccc <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8019ccc:	b580      	push	{r7, lr}
 8019cce:	b082      	sub	sp, #8
 8019cd0:	af00      	add	r7, sp, #0
 8019cd2:	6078      	str	r0, [r7, #4]
 8019cd4:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8019cd6:	4b2d      	ldr	r3, [pc, #180]	; (8019d8c <VerifyRfFreq+0xc0>)
 8019cd8:	6a1b      	ldr	r3, [r3, #32]
 8019cda:	6878      	ldr	r0, [r7, #4]
 8019cdc:	4798      	blx	r3
 8019cde:	4603      	mov	r3, r0
 8019ce0:	f083 0301 	eor.w	r3, r3, #1
 8019ce4:	b2db      	uxtb	r3, r3
 8019ce6:	2b00      	cmp	r3, #0
 8019ce8:	d001      	beq.n	8019cee <VerifyRfFreq+0x22>
    {
        return false;
 8019cea:	2300      	movs	r3, #0
 8019cec:	e04a      	b.n	8019d84 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 8019cee:	687b      	ldr	r3, [r7, #4]
 8019cf0:	4a27      	ldr	r2, [pc, #156]	; (8019d90 <VerifyRfFreq+0xc4>)
 8019cf2:	4293      	cmp	r3, r2
 8019cf4:	d307      	bcc.n	8019d06 <VerifyRfFreq+0x3a>
 8019cf6:	687b      	ldr	r3, [r7, #4]
 8019cf8:	4a26      	ldr	r2, [pc, #152]	; (8019d94 <VerifyRfFreq+0xc8>)
 8019cfa:	4293      	cmp	r3, r2
 8019cfc:	d803      	bhi.n	8019d06 <VerifyRfFreq+0x3a>
    {
        *band = 2;
 8019cfe:	683b      	ldr	r3, [r7, #0]
 8019d00:	2202      	movs	r2, #2
 8019d02:	701a      	strb	r2, [r3, #0]
 8019d04:	e03d      	b.n	8019d82 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8019d06:	687b      	ldr	r3, [r7, #4]
 8019d08:	4a22      	ldr	r2, [pc, #136]	; (8019d94 <VerifyRfFreq+0xc8>)
 8019d0a:	4293      	cmp	r3, r2
 8019d0c:	d907      	bls.n	8019d1e <VerifyRfFreq+0x52>
 8019d0e:	687b      	ldr	r3, [r7, #4]
 8019d10:	4a21      	ldr	r2, [pc, #132]	; (8019d98 <VerifyRfFreq+0xcc>)
 8019d12:	4293      	cmp	r3, r2
 8019d14:	d803      	bhi.n	8019d1e <VerifyRfFreq+0x52>
    {
        *band = 0;
 8019d16:	683b      	ldr	r3, [r7, #0]
 8019d18:	2200      	movs	r2, #0
 8019d1a:	701a      	strb	r2, [r3, #0]
 8019d1c:	e031      	b.n	8019d82 <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 8019d1e:	687b      	ldr	r3, [r7, #4]
 8019d20:	4a1d      	ldr	r2, [pc, #116]	; (8019d98 <VerifyRfFreq+0xcc>)
 8019d22:	4293      	cmp	r3, r2
 8019d24:	d907      	bls.n	8019d36 <VerifyRfFreq+0x6a>
 8019d26:	687b      	ldr	r3, [r7, #4]
 8019d28:	4a1c      	ldr	r2, [pc, #112]	; (8019d9c <VerifyRfFreq+0xd0>)
 8019d2a:	4293      	cmp	r3, r2
 8019d2c:	d803      	bhi.n	8019d36 <VerifyRfFreq+0x6a>
    {
        *band = 1;
 8019d2e:	683b      	ldr	r3, [r7, #0]
 8019d30:	2201      	movs	r2, #1
 8019d32:	701a      	strb	r2, [r3, #0]
 8019d34:	e025      	b.n	8019d82 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 8019d36:	687b      	ldr	r3, [r7, #4]
 8019d38:	4a19      	ldr	r2, [pc, #100]	; (8019da0 <VerifyRfFreq+0xd4>)
 8019d3a:	4293      	cmp	r3, r2
 8019d3c:	d907      	bls.n	8019d4e <VerifyRfFreq+0x82>
 8019d3e:	687b      	ldr	r3, [r7, #4]
 8019d40:	4a18      	ldr	r2, [pc, #96]	; (8019da4 <VerifyRfFreq+0xd8>)
 8019d42:	4293      	cmp	r3, r2
 8019d44:	d803      	bhi.n	8019d4e <VerifyRfFreq+0x82>
    {
        *band = 5;
 8019d46:	683b      	ldr	r3, [r7, #0]
 8019d48:	2205      	movs	r2, #5
 8019d4a:	701a      	strb	r2, [r3, #0]
 8019d4c:	e019      	b.n	8019d82 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 8019d4e:	687b      	ldr	r3, [r7, #4]
 8019d50:	4a15      	ldr	r2, [pc, #84]	; (8019da8 <VerifyRfFreq+0xdc>)
 8019d52:	4293      	cmp	r3, r2
 8019d54:	d907      	bls.n	8019d66 <VerifyRfFreq+0x9a>
 8019d56:	687b      	ldr	r3, [r7, #4]
 8019d58:	4a14      	ldr	r2, [pc, #80]	; (8019dac <VerifyRfFreq+0xe0>)
 8019d5a:	4293      	cmp	r3, r2
 8019d5c:	d803      	bhi.n	8019d66 <VerifyRfFreq+0x9a>
    {
        *band = 3;
 8019d5e:	683b      	ldr	r3, [r7, #0]
 8019d60:	2203      	movs	r2, #3
 8019d62:	701a      	strb	r2, [r3, #0]
 8019d64:	e00d      	b.n	8019d82 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 8019d66:	687b      	ldr	r3, [r7, #4]
 8019d68:	4a11      	ldr	r2, [pc, #68]	; (8019db0 <VerifyRfFreq+0xe4>)
 8019d6a:	4293      	cmp	r3, r2
 8019d6c:	d307      	bcc.n	8019d7e <VerifyRfFreq+0xb2>
 8019d6e:	687b      	ldr	r3, [r7, #4]
 8019d70:	4a10      	ldr	r2, [pc, #64]	; (8019db4 <VerifyRfFreq+0xe8>)
 8019d72:	4293      	cmp	r3, r2
 8019d74:	d803      	bhi.n	8019d7e <VerifyRfFreq+0xb2>
    {
        *band = 4;
 8019d76:	683b      	ldr	r3, [r7, #0]
 8019d78:	2204      	movs	r2, #4
 8019d7a:	701a      	strb	r2, [r3, #0]
 8019d7c:	e001      	b.n	8019d82 <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 8019d7e:	2300      	movs	r3, #0
 8019d80:	e000      	b.n	8019d84 <VerifyRfFreq+0xb8>
    }
    return true;
 8019d82:	2301      	movs	r3, #1
}
 8019d84:	4618      	mov	r0, r3
 8019d86:	3708      	adds	r7, #8
 8019d88:	46bd      	mov	sp, r7
 8019d8a:	bd80      	pop	{r7, pc}
 8019d8c:	08022b34 	.word	0x08022b34
 8019d90:	337055c0 	.word	0x337055c0
 8019d94:	338eda3f 	.word	0x338eda3f
 8019d98:	33bca100 	.word	0x33bca100
 8019d9c:	33c5c8c0 	.word	0x33c5c8c0
 8019da0:	33c74f5f 	.word	0x33c74f5f
 8019da4:	33cef080 	.word	0x33cef080
 8019da8:	33d1fdbf 	.word	0x33d1fdbf
 8019dac:	33d5ce50 	.word	0x33d5ce50
 8019db0:	33d691a0 	.word	0x33d691a0
 8019db4:	33db2580 	.word	0x33db2580

08019db8 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8019db8:	b590      	push	{r4, r7, lr}
 8019dba:	b08b      	sub	sp, #44	; 0x2c
 8019dbc:	af04      	add	r7, sp, #16
 8019dbe:	4603      	mov	r3, r0
 8019dc0:	460a      	mov	r2, r1
 8019dc2:	71fb      	strb	r3, [r7, #7]
 8019dc4:	4613      	mov	r3, r2
 8019dc6:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 8019dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019dcc:	4a1f      	ldr	r2, [pc, #124]	; (8019e4c <GetTimeOnAir+0x94>)
 8019dce:	5cd3      	ldrb	r3, [r2, r3]
 8019dd0:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = GetBandwidth( datarate );
 8019dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019dd6:	4618      	mov	r0, r3
 8019dd8:	f7ff ff3e 	bl	8019c58 <GetBandwidth>
 8019ddc:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8019dde:	2300      	movs	r3, #0
 8019de0:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8019de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019de6:	2b07      	cmp	r3, #7
 8019de8:	d118      	bne.n	8019e1c <GetTimeOnAir+0x64>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8019dea:	4b19      	ldr	r3, [pc, #100]	; (8019e50 <GetTimeOnAir+0x98>)
 8019dec:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8019dee:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8019df2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8019df6:	fb02 f303 	mul.w	r3, r2, r3
 8019dfa:	4619      	mov	r1, r3
 8019dfc:	88bb      	ldrh	r3, [r7, #4]
 8019dfe:	b2db      	uxtb	r3, r3
 8019e00:	2201      	movs	r2, #1
 8019e02:	9203      	str	r2, [sp, #12]
 8019e04:	9302      	str	r3, [sp, #8]
 8019e06:	2300      	movs	r3, #0
 8019e08:	9301      	str	r3, [sp, #4]
 8019e0a:	2305      	movs	r3, #5
 8019e0c:	9300      	str	r3, [sp, #0]
 8019e0e:	2300      	movs	r3, #0
 8019e10:	460a      	mov	r2, r1
 8019e12:	68f9      	ldr	r1, [r7, #12]
 8019e14:	2000      	movs	r0, #0
 8019e16:	47a0      	blx	r4
 8019e18:	6178      	str	r0, [r7, #20]
 8019e1a:	e011      	b.n	8019e40 <GetTimeOnAir+0x88>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8019e1c:	4b0c      	ldr	r3, [pc, #48]	; (8019e50 <GetTimeOnAir+0x98>)
 8019e1e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8019e20:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8019e24:	88bb      	ldrh	r3, [r7, #4]
 8019e26:	b2db      	uxtb	r3, r3
 8019e28:	2101      	movs	r1, #1
 8019e2a:	9103      	str	r1, [sp, #12]
 8019e2c:	9302      	str	r3, [sp, #8]
 8019e2e:	2300      	movs	r3, #0
 8019e30:	9301      	str	r3, [sp, #4]
 8019e32:	2308      	movs	r3, #8
 8019e34:	9300      	str	r3, [sp, #0]
 8019e36:	2301      	movs	r3, #1
 8019e38:	68f9      	ldr	r1, [r7, #12]
 8019e3a:	2001      	movs	r0, #1
 8019e3c:	47a0      	blx	r4
 8019e3e:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 8019e40:	697b      	ldr	r3, [r7, #20]
}
 8019e42:	4618      	mov	r0, r3
 8019e44:	371c      	adds	r7, #28
 8019e46:	46bd      	mov	sp, r7
 8019e48:	bd90      	pop	{r4, r7, pc}
 8019e4a:	bf00      	nop
 8019e4c:	08022a78 	.word	0x08022a78
 8019e50:	08022b34 	.word	0x08022b34

08019e54 <RegionEU868GetPhyParam>:

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 8019e54:	b580      	push	{r7, lr}
 8019e56:	b084      	sub	sp, #16
 8019e58:	af00      	add	r7, sp, #0
 8019e5a:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8019e5c:	2300      	movs	r3, #0
 8019e5e:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 8019e60:	687b      	ldr	r3, [r7, #4]
 8019e62:	781b      	ldrb	r3, [r3, #0]
 8019e64:	3b01      	subs	r3, #1
 8019e66:	2b38      	cmp	r3, #56	; 0x38
 8019e68:	f200 810d 	bhi.w	801a086 <RegionEU868GetPhyParam+0x232>
 8019e6c:	a201      	add	r2, pc, #4	; (adr r2, 8019e74 <RegionEU868GetPhyParam+0x20>)
 8019e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019e72:	bf00      	nop
 8019e74:	08019f59 	.word	0x08019f59
 8019e78:	08019f5f 	.word	0x08019f5f
 8019e7c:	0801a087 	.word	0x0801a087
 8019e80:	0801a087 	.word	0x0801a087
 8019e84:	0801a087 	.word	0x0801a087
 8019e88:	08019f65 	.word	0x08019f65
 8019e8c:	0801a087 	.word	0x0801a087
 8019e90:	08019f7f 	.word	0x08019f7f
 8019e94:	0801a087 	.word	0x0801a087
 8019e98:	08019f85 	.word	0x08019f85
 8019e9c:	08019f8b 	.word	0x08019f8b
 8019ea0:	08019f91 	.word	0x08019f91
 8019ea4:	08019f97 	.word	0x08019f97
 8019ea8:	08019fa7 	.word	0x08019fa7
 8019eac:	08019fb7 	.word	0x08019fb7
 8019eb0:	08019fbd 	.word	0x08019fbd
 8019eb4:	08019fc5 	.word	0x08019fc5
 8019eb8:	08019fcd 	.word	0x08019fcd
 8019ebc:	08019fd5 	.word	0x08019fd5
 8019ec0:	08019fdd 	.word	0x08019fdd
 8019ec4:	08019fe5 	.word	0x08019fe5
 8019ec8:	08019fed 	.word	0x08019fed
 8019ecc:	0801a001 	.word	0x0801a001
 8019ed0:	0801a007 	.word	0x0801a007
 8019ed4:	0801a00d 	.word	0x0801a00d
 8019ed8:	0801a013 	.word	0x0801a013
 8019edc:	0801a019 	.word	0x0801a019
 8019ee0:	0801a01f 	.word	0x0801a01f
 8019ee4:	0801a025 	.word	0x0801a025
 8019ee8:	0801a02b 	.word	0x0801a02b
 8019eec:	0801a02b 	.word	0x0801a02b
 8019ef0:	0801a031 	.word	0x0801a031
 8019ef4:	0801a039 	.word	0x0801a039
 8019ef8:	08019f6b 	.word	0x08019f6b
 8019efc:	0801a087 	.word	0x0801a087
 8019f00:	0801a087 	.word	0x0801a087
 8019f04:	0801a087 	.word	0x0801a087
 8019f08:	0801a087 	.word	0x0801a087
 8019f0c:	0801a087 	.word	0x0801a087
 8019f10:	0801a087 	.word	0x0801a087
 8019f14:	0801a087 	.word	0x0801a087
 8019f18:	0801a087 	.word	0x0801a087
 8019f1c:	0801a087 	.word	0x0801a087
 8019f20:	0801a087 	.word	0x0801a087
 8019f24:	0801a087 	.word	0x0801a087
 8019f28:	0801a087 	.word	0x0801a087
 8019f2c:	0801a087 	.word	0x0801a087
 8019f30:	0801a03f 	.word	0x0801a03f
 8019f34:	0801a045 	.word	0x0801a045
 8019f38:	0801a053 	.word	0x0801a053
 8019f3c:	0801a087 	.word	0x0801a087
 8019f40:	0801a087 	.word	0x0801a087
 8019f44:	0801a059 	.word	0x0801a059
 8019f48:	0801a05f 	.word	0x0801a05f
 8019f4c:	0801a087 	.word	0x0801a087
 8019f50:	0801a065 	.word	0x0801a065
 8019f54:	0801a075 	.word	0x0801a075
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 8019f58:	2300      	movs	r3, #0
 8019f5a:	60bb      	str	r3, [r7, #8]
            break;
 8019f5c:	e094      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 8019f5e:	2300      	movs	r3, #0
 8019f60:	60bb      	str	r3, [r7, #8]
            break;
 8019f62:	e091      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 8019f64:	2300      	movs	r3, #0
 8019f66:	60bb      	str	r3, [r7, #8]
            break;
 8019f68:	e08e      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, EU868_TX_MIN_DATARATE );
 8019f6a:	687b      	ldr	r3, [r7, #4]
 8019f6c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019f70:	2100      	movs	r1, #0
 8019f72:	4618      	mov	r0, r3
 8019f74:	f7ff fe52 	bl	8019c1c <GetNextLowerTxDr>
 8019f78:	4603      	mov	r3, r0
 8019f7a:	60bb      	str	r3, [r7, #8]
            break;
 8019f7c:	e084      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 8019f7e:	2300      	movs	r3, #0
 8019f80:	60bb      	str	r3, [r7, #8]
            break;
 8019f82:	e081      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 8019f84:	2300      	movs	r3, #0
 8019f86:	60bb      	str	r3, [r7, #8]
            break;
 8019f88:	e07e      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = EU868_ADR_ACK_LIMIT;
 8019f8a:	2340      	movs	r3, #64	; 0x40
 8019f8c:	60bb      	str	r3, [r7, #8]
            break;
 8019f8e:	e07b      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = EU868_ADR_ACK_DELAY;
 8019f90:	2320      	movs	r3, #32
 8019f92:	60bb      	str	r3, [r7, #8]
            break;
 8019f94:	e078      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8019f96:	687b      	ldr	r3, [r7, #4]
 8019f98:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019f9c:	461a      	mov	r2, r3
 8019f9e:	4b3e      	ldr	r3, [pc, #248]	; (801a098 <RegionEU868GetPhyParam+0x244>)
 8019fa0:	5c9b      	ldrb	r3, [r3, r2]
 8019fa2:	60bb      	str	r3, [r7, #8]
            break;
 8019fa4:	e070      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8019fa6:	687b      	ldr	r3, [r7, #4]
 8019fa8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019fac:	461a      	mov	r2, r3
 8019fae:	4b3b      	ldr	r3, [pc, #236]	; (801a09c <RegionEU868GetPhyParam+0x248>)
 8019fb0:	5c9b      	ldrb	r3, [r3, r2]
 8019fb2:	60bb      	str	r3, [r7, #8]
            break;
 8019fb4:	e068      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8019fb6:	2301      	movs	r3, #1
 8019fb8:	60bb      	str	r3, [r7, #8]
            break;
 8019fba:	e065      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8019fbc:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8019fc0:	60bb      	str	r3, [r7, #8]
            break;
 8019fc2:	e061      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = EU868_RECEIVE_DELAY1;
 8019fc4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8019fc8:	60bb      	str	r3, [r7, #8]
            break;
 8019fca:	e05d      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = EU868_RECEIVE_DELAY2;
 8019fcc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8019fd0:	60bb      	str	r3, [r7, #8]
            break;
 8019fd2:	e059      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY1;
 8019fd4:	f241 3388 	movw	r3, #5000	; 0x1388
 8019fd8:	60bb      	str	r3, [r7, #8]
            break;
 8019fda:	e055      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY2;
 8019fdc:	f241 7370 	movw	r3, #6000	; 0x1770
 8019fe0:	60bb      	str	r3, [r7, #8]
            break;
 8019fe2:	e051      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = EU868_MAX_FCNT_GAP;
 8019fe4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8019fe8:	60bb      	str	r3, [r7, #8]
            break;
 8019fea:	e04d      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( EU868_ACKTIMEOUT + randr( -EU868_ACK_TIMEOUT_RND, EU868_ACK_TIMEOUT_RND ) );
 8019fec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8019ff0:	482b      	ldr	r0, [pc, #172]	; (801a0a0 <RegionEU868GetPhyParam+0x24c>)
 8019ff2:	f002 fb27 	bl	801c644 <randr>
 8019ff6:	4603      	mov	r3, r0
 8019ff8:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8019ffc:	60bb      	str	r3, [r7, #8]
            break;
 8019ffe:	e043      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = EU868_DEFAULT_RX1_DR_OFFSET;
 801a000:	2300      	movs	r3, #0
 801a002:	60bb      	str	r3, [r7, #8]
            break;
 801a004:	e040      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 801a006:	4b27      	ldr	r3, [pc, #156]	; (801a0a4 <RegionEU868GetPhyParam+0x250>)
 801a008:	60bb      	str	r3, [r7, #8]
            break;
 801a00a:	e03d      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 801a00c:	2300      	movs	r3, #0
 801a00e:	60bb      	str	r3, [r7, #8]
            break;
 801a010:	e03a      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 801a012:	4b25      	ldr	r3, [pc, #148]	; (801a0a8 <RegionEU868GetPhyParam+0x254>)
 801a014:	60bb      	str	r3, [r7, #8]
            break;
 801a016:	e037      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 801a018:	4b24      	ldr	r3, [pc, #144]	; (801a0ac <RegionEU868GetPhyParam+0x258>)
 801a01a:	60bb      	str	r3, [r7, #8]
            break;
 801a01c:	e034      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 801a01e:	2310      	movs	r3, #16
 801a020:	60bb      	str	r3, [r7, #8]
            break;
 801a022:	e031      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 801a024:	4b22      	ldr	r3, [pc, #136]	; (801a0b0 <RegionEU868GetPhyParam+0x25c>)
 801a026:	60bb      	str	r3, [r7, #8]
            break;
 801a028:	e02e      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 801a02a:	2300      	movs	r3, #0
 801a02c:	60bb      	str	r3, [r7, #8]
            break;
 801a02e:	e02b      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 801a030:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 801a034:	60bb      	str	r3, [r7, #8]
            break;
 801a036:	e027      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 801a038:	4b1e      	ldr	r3, [pc, #120]	; (801a0b4 <RegionEU868GetPhyParam+0x260>)
 801a03a:	60bb      	str	r3, [r7, #8]
            break;
 801a03c:	e024      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 801a03e:	4b19      	ldr	r3, [pc, #100]	; (801a0a4 <RegionEU868GetPhyParam+0x250>)
 801a040:	60bb      	str	r3, [r7, #8]
            break;
 801a042:	e021      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 801a044:	2311      	movs	r3, #17
 801a046:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 801a048:	2302      	movs	r3, #2
 801a04a:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 801a04c:	2300      	movs	r3, #0
 801a04e:	72bb      	strb	r3, [r7, #10]
            break;
 801a050:	e01a      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 801a052:	2303      	movs	r3, #3
 801a054:	60bb      	str	r3, [r7, #8]
            break;
 801a056:	e017      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 801a058:	4b12      	ldr	r3, [pc, #72]	; (801a0a4 <RegionEU868GetPhyParam+0x250>)
 801a05a:	60bb      	str	r3, [r7, #8]
            break;
 801a05c:	e014      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 801a05e:	2303      	movs	r3, #3
 801a060:	60bb      	str	r3, [r7, #8]
            break;
 801a062:	e011      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 801a064:	687b      	ldr	r3, [r7, #4]
 801a066:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a06a:	461a      	mov	r2, r3
 801a06c:	4b12      	ldr	r3, [pc, #72]	; (801a0b8 <RegionEU868GetPhyParam+0x264>)
 801a06e:	5c9b      	ldrb	r3, [r3, r2]
 801a070:	60bb      	str	r3, [r7, #8]
            break;
 801a072:	e009      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 801a074:	687b      	ldr	r3, [r7, #4]
 801a076:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a07a:	4618      	mov	r0, r3
 801a07c:	f7ff fdec 	bl	8019c58 <GetBandwidth>
 801a080:	4603      	mov	r3, r0
 801a082:	60bb      	str	r3, [r7, #8]
            break;
 801a084:	e000      	b.n	801a088 <RegionEU868GetPhyParam+0x234>
        }
        default:
        {
            break;
 801a086:	bf00      	nop
        }
    }

    return phyParam;
 801a088:	68bb      	ldr	r3, [r7, #8]
 801a08a:	60fb      	str	r3, [r7, #12]
 801a08c:	2300      	movs	r3, #0
 801a08e:	68fb      	ldr	r3, [r7, #12]
}
 801a090:	4618      	mov	r0, r3
 801a092:	3710      	adds	r7, #16
 801a094:	46bd      	mov	sp, r7
 801a096:	bd80      	pop	{r7, pc}
 801a098:	08022aa0 	.word	0x08022aa0
 801a09c:	08022aa8 	.word	0x08022aa8
 801a0a0:	fffffc18 	.word	0xfffffc18
 801a0a4:	33d3e608 	.word	0x33d3e608
 801a0a8:	20001298 	.word	0x20001298
 801a0ac:	2000129a 	.word	0x2000129a
 801a0b0:	20001160 	.word	0x20001160
 801a0b4:	4009999a 	.word	0x4009999a
 801a0b8:	08022a78 	.word	0x08022a78

0801a0bc <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801a0bc:	b590      	push	{r4, r7, lr}
 801a0be:	b085      	sub	sp, #20
 801a0c0:	af02      	add	r7, sp, #8
 801a0c2:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 801a0c4:	687b      	ldr	r3, [r7, #4]
 801a0c6:	781b      	ldrb	r3, [r3, #0]
 801a0c8:	4619      	mov	r1, r3
 801a0ca:	4a0f      	ldr	r2, [pc, #60]	; (801a108 <RegionEU868SetBandTxDone+0x4c>)
 801a0cc:	460b      	mov	r3, r1
 801a0ce:	005b      	lsls	r3, r3, #1
 801a0d0:	440b      	add	r3, r1
 801a0d2:	009b      	lsls	r3, r3, #2
 801a0d4:	4413      	add	r3, r2
 801a0d6:	3309      	adds	r3, #9
 801a0d8:	781b      	ldrb	r3, [r3, #0]
 801a0da:	461a      	mov	r2, r3
 801a0dc:	4613      	mov	r3, r2
 801a0de:	009b      	lsls	r3, r3, #2
 801a0e0:	4413      	add	r3, r2
 801a0e2:	009b      	lsls	r3, r3, #2
 801a0e4:	33c0      	adds	r3, #192	; 0xc0
 801a0e6:	4a08      	ldr	r2, [pc, #32]	; (801a108 <RegionEU868SetBandTxDone+0x4c>)
 801a0e8:	1898      	adds	r0, r3, r2
 801a0ea:	687b      	ldr	r3, [r7, #4]
 801a0ec:	6899      	ldr	r1, [r3, #8]
 801a0ee:	687b      	ldr	r3, [r7, #4]
 801a0f0:	785c      	ldrb	r4, [r3, #1]
 801a0f2:	687b      	ldr	r3, [r7, #4]
 801a0f4:	691a      	ldr	r2, [r3, #16]
 801a0f6:	9200      	str	r2, [sp, #0]
 801a0f8:	68db      	ldr	r3, [r3, #12]
 801a0fa:	4622      	mov	r2, r4
 801a0fc:	f7ff f9f7 	bl	80194ee <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 801a100:	bf00      	nop
 801a102:	370c      	adds	r7, #12
 801a104:	46bd      	mov	sp, r7
 801a106:	bd90      	pop	{r4, r7, pc}
 801a108:	20001160 	.word	0x20001160

0801a10c <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 801a10c:	b580      	push	{r7, lr}
 801a10e:	b0aa      	sub	sp, #168	; 0xa8
 801a110:	af00      	add	r7, sp, #0
 801a112:	6078      	str	r0, [r7, #4]
    Band_t bands[EU868_MAX_NB_BANDS] =
 801a114:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a118:	2278      	movs	r2, #120	; 0x78
 801a11a:	2100      	movs	r1, #0
 801a11c:	4618      	mov	r0, r3
 801a11e:	f006 fd19 	bl	8020b54 <memset>
 801a122:	2364      	movs	r3, #100	; 0x64
 801a124:	863b      	strh	r3, [r7, #48]	; 0x30
 801a126:	2364      	movs	r3, #100	; 0x64
 801a128:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 801a12c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801a130:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 801a134:	230a      	movs	r3, #10
 801a136:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 801a13a:	2364      	movs	r3, #100	; 0x64
 801a13c:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 801a140:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801a144:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 801a148:	687b      	ldr	r3, [r7, #4]
 801a14a:	791b      	ldrb	r3, [r3, #4]
 801a14c:	2b03      	cmp	r3, #3
 801a14e:	d855      	bhi.n	801a1fc <RegionEU868InitDefaults+0xf0>
 801a150:	a201      	add	r2, pc, #4	; (adr r2, 801a158 <RegionEU868InitDefaults+0x4c>)
 801a152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a156:	bf00      	nop
 801a158:	0801a169 	.word	0x0801a169
 801a15c:	0801a1ad 	.word	0x0801a1ad
 801a160:	0801a1cb 	.word	0x0801a1cb
 801a164:	0801a1e3 	.word	0x0801a1e3
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 801a168:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a16c:	2278      	movs	r2, #120	; 0x78
 801a16e:	4619      	mov	r1, r3
 801a170:	4826      	ldr	r0, [pc, #152]	; (801a20c <RegionEU868InitDefaults+0x100>)
 801a172:	f002 fa7e 	bl	801c672 <memcpy1>

            // Default channels
            NvmCtx.Channels[0] = ( ChannelParams_t ) EU868_LC1;
 801a176:	4b26      	ldr	r3, [pc, #152]	; (801a210 <RegionEU868InitDefaults+0x104>)
 801a178:	4a26      	ldr	r2, [pc, #152]	; (801a214 <RegionEU868InitDefaults+0x108>)
 801a17a:	ca07      	ldmia	r2, {r0, r1, r2}
 801a17c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[1] = ( ChannelParams_t ) EU868_LC2;
 801a180:	4b23      	ldr	r3, [pc, #140]	; (801a210 <RegionEU868InitDefaults+0x104>)
 801a182:	4a25      	ldr	r2, [pc, #148]	; (801a218 <RegionEU868InitDefaults+0x10c>)
 801a184:	330c      	adds	r3, #12
 801a186:	ca07      	ldmia	r2, {r0, r1, r2}
 801a188:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[2] = ( ChannelParams_t ) EU868_LC3;
 801a18c:	4b20      	ldr	r3, [pc, #128]	; (801a210 <RegionEU868InitDefaults+0x104>)
 801a18e:	4a23      	ldr	r2, [pc, #140]	; (801a21c <RegionEU868InitDefaults+0x110>)
 801a190:	3318      	adds	r3, #24
 801a192:	ca07      	ldmia	r2, {r0, r1, r2}
 801a194:	e883 0007 	stmia.w	r3, {r0, r1, r2}

            // Default ChannelsMask
            NvmCtx.ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 801a198:	4b1d      	ldr	r3, [pc, #116]	; (801a210 <RegionEU868InitDefaults+0x104>)
 801a19a:	2207      	movs	r2, #7
 801a19c:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a

            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801a1a0:	2201      	movs	r2, #1
 801a1a2:	491f      	ldr	r1, [pc, #124]	; (801a220 <RegionEU868InitDefaults+0x114>)
 801a1a4:	481f      	ldr	r0, [pc, #124]	; (801a224 <RegionEU868InitDefaults+0x118>)
 801a1a6:	f7ff f97c 	bl	80194a2 <RegionCommonChanMaskCopy>
            break;
 801a1aa:	e02a      	b.n	801a202 <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESET_TO_DEFAULT_CHANNELS:
        {
            // Reset Channels Rx1Frequency to default 0
            NvmCtx.Channels[0].Rx1Frequency = 0;
 801a1ac:	4b18      	ldr	r3, [pc, #96]	; (801a210 <RegionEU868InitDefaults+0x104>)
 801a1ae:	2200      	movs	r2, #0
 801a1b0:	605a      	str	r2, [r3, #4]
            NvmCtx.Channels[1].Rx1Frequency = 0;
 801a1b2:	4b17      	ldr	r3, [pc, #92]	; (801a210 <RegionEU868InitDefaults+0x104>)
 801a1b4:	2200      	movs	r2, #0
 801a1b6:	611a      	str	r2, [r3, #16]
            NvmCtx.Channels[2].Rx1Frequency = 0;
 801a1b8:	4b15      	ldr	r3, [pc, #84]	; (801a210 <RegionEU868InitDefaults+0x104>)
 801a1ba:	2200      	movs	r2, #0
 801a1bc:	61da      	str	r2, [r3, #28]
            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801a1be:	2201      	movs	r2, #1
 801a1c0:	4917      	ldr	r1, [pc, #92]	; (801a220 <RegionEU868InitDefaults+0x114>)
 801a1c2:	4818      	ldr	r0, [pc, #96]	; (801a224 <RegionEU868InitDefaults+0x118>)
 801a1c4:	f7ff f96d 	bl	80194a2 <RegionCommonChanMaskCopy>
            break;
 801a1c8:	e01b      	b.n	801a202 <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Restore channels default mask
            NvmCtx.ChannelsMask[0] |= NvmCtx.ChannelsDefaultMask[0];
 801a1ca:	4b11      	ldr	r3, [pc, #68]	; (801a210 <RegionEU868InitDefaults+0x104>)
 801a1cc:	f8b3 2138 	ldrh.w	r2, [r3, #312]	; 0x138
 801a1d0:	4b0f      	ldr	r3, [pc, #60]	; (801a210 <RegionEU868InitDefaults+0x104>)
 801a1d2:	f8b3 313a 	ldrh.w	r3, [r3, #314]	; 0x13a
 801a1d6:	4313      	orrs	r3, r2
 801a1d8:	b29a      	uxth	r2, r3
 801a1da:	4b0d      	ldr	r3, [pc, #52]	; (801a210 <RegionEU868InitDefaults+0x104>)
 801a1dc:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
            break;
 801a1e0:	e00f      	b.n	801a202 <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 801a1e2:	687b      	ldr	r3, [r7, #4]
 801a1e4:	681b      	ldr	r3, [r3, #0]
 801a1e6:	2b00      	cmp	r3, #0
 801a1e8:	d00a      	beq.n	801a200 <RegionEU868InitDefaults+0xf4>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 801a1ea:	687b      	ldr	r3, [r7, #4]
 801a1ec:	681b      	ldr	r3, [r3, #0]
 801a1ee:	f44f 729e 	mov.w	r2, #316	; 0x13c
 801a1f2:	4619      	mov	r1, r3
 801a1f4:	4806      	ldr	r0, [pc, #24]	; (801a210 <RegionEU868InitDefaults+0x104>)
 801a1f6:	f002 fa3c 	bl	801c672 <memcpy1>
            }
            break;
 801a1fa:	e001      	b.n	801a200 <RegionEU868InitDefaults+0xf4>
        }
        default:
        {
            break;
 801a1fc:	bf00      	nop
 801a1fe:	e000      	b.n	801a202 <RegionEU868InitDefaults+0xf6>
            break;
 801a200:	bf00      	nop
        }
    }
}
 801a202:	bf00      	nop
 801a204:	37a8      	adds	r7, #168	; 0xa8
 801a206:	46bd      	mov	sp, r7
 801a208:	bd80      	pop	{r7, pc}
 801a20a:	bf00      	nop
 801a20c:	20001220 	.word	0x20001220
 801a210:	20001160 	.word	0x20001160
 801a214:	080224ac 	.word	0x080224ac
 801a218:	080224b8 	.word	0x080224b8
 801a21c:	080224c4 	.word	0x080224c4
 801a220:	2000129a 	.word	0x2000129a
 801a224:	20001298 	.word	0x20001298

0801a228 <RegionEU868GetNvmCtx>:

void* RegionEU868GetNvmCtx( GetNvmCtxParams_t* params )
{
 801a228:	b480      	push	{r7}
 801a22a:	b083      	sub	sp, #12
 801a22c:	af00      	add	r7, sp, #0
 801a22e:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionEU868NvmCtx_t );
 801a230:	687b      	ldr	r3, [r7, #4]
 801a232:	f44f 729e 	mov.w	r2, #316	; 0x13c
 801a236:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 801a238:	4b02      	ldr	r3, [pc, #8]	; (801a244 <RegionEU868GetNvmCtx+0x1c>)
}
 801a23a:	4618      	mov	r0, r3
 801a23c:	370c      	adds	r7, #12
 801a23e:	46bd      	mov	sp, r7
 801a240:	bc80      	pop	{r7}
 801a242:	4770      	bx	lr
 801a244:	20001160 	.word	0x20001160

0801a248 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801a248:	b580      	push	{r7, lr}
 801a24a:	b084      	sub	sp, #16
 801a24c:	af00      	add	r7, sp, #0
 801a24e:	6078      	str	r0, [r7, #4]
 801a250:	460b      	mov	r3, r1
 801a252:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 801a254:	78fb      	ldrb	r3, [r7, #3]
 801a256:	2b0f      	cmp	r3, #15
 801a258:	d86c      	bhi.n	801a334 <RegionEU868Verify+0xec>
 801a25a:	a201      	add	r2, pc, #4	; (adr r2, 801a260 <RegionEU868Verify+0x18>)
 801a25c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a260:	0801a2a1 	.word	0x0801a2a1
 801a264:	0801a335 	.word	0x0801a335
 801a268:	0801a335 	.word	0x0801a335
 801a26c:	0801a335 	.word	0x0801a335
 801a270:	0801a335 	.word	0x0801a335
 801a274:	0801a2b9 	.word	0x0801a2b9
 801a278:	0801a2d7 	.word	0x0801a2d7
 801a27c:	0801a2f5 	.word	0x0801a2f5
 801a280:	0801a335 	.word	0x0801a335
 801a284:	0801a313 	.word	0x0801a313
 801a288:	0801a313 	.word	0x0801a313
 801a28c:	0801a335 	.word	0x0801a335
 801a290:	0801a335 	.word	0x0801a335
 801a294:	0801a335 	.word	0x0801a335
 801a298:	0801a335 	.word	0x0801a335
 801a29c:	0801a331 	.word	0x0801a331
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 801a2a0:	2300      	movs	r3, #0
 801a2a2:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 801a2a4:	687b      	ldr	r3, [r7, #4]
 801a2a6:	681b      	ldr	r3, [r3, #0]
 801a2a8:	f107 020f 	add.w	r2, r7, #15
 801a2ac:	4611      	mov	r1, r2
 801a2ae:	4618      	mov	r0, r3
 801a2b0:	f7ff fd0c 	bl	8019ccc <VerifyRfFreq>
 801a2b4:	4603      	mov	r3, r0
 801a2b6:	e03e      	b.n	801a336 <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 801a2b8:	687b      	ldr	r3, [r7, #4]
 801a2ba:	f993 3000 	ldrsb.w	r3, [r3]
 801a2be:	2207      	movs	r2, #7
 801a2c0:	2100      	movs	r1, #0
 801a2c2:	4618      	mov	r0, r3
 801a2c4:	f7ff f870 	bl	80193a8 <RegionCommonValueInRange>
 801a2c8:	4603      	mov	r3, r0
 801a2ca:	2b00      	cmp	r3, #0
 801a2cc:	bf14      	ite	ne
 801a2ce:	2301      	movne	r3, #1
 801a2d0:	2300      	moveq	r3, #0
 801a2d2:	b2db      	uxtb	r3, r3
 801a2d4:	e02f      	b.n	801a336 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801a2d6:	687b      	ldr	r3, [r7, #4]
 801a2d8:	f993 3000 	ldrsb.w	r3, [r3]
 801a2dc:	2205      	movs	r2, #5
 801a2de:	2100      	movs	r1, #0
 801a2e0:	4618      	mov	r0, r3
 801a2e2:	f7ff f861 	bl	80193a8 <RegionCommonValueInRange>
 801a2e6:	4603      	mov	r3, r0
 801a2e8:	2b00      	cmp	r3, #0
 801a2ea:	bf14      	ite	ne
 801a2ec:	2301      	movne	r3, #1
 801a2ee:	2300      	moveq	r3, #0
 801a2f0:	b2db      	uxtb	r3, r3
 801a2f2:	e020      	b.n	801a336 <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 801a2f4:	687b      	ldr	r3, [r7, #4]
 801a2f6:	f993 3000 	ldrsb.w	r3, [r3]
 801a2fa:	2207      	movs	r2, #7
 801a2fc:	2100      	movs	r1, #0
 801a2fe:	4618      	mov	r0, r3
 801a300:	f7ff f852 	bl	80193a8 <RegionCommonValueInRange>
 801a304:	4603      	mov	r3, r0
 801a306:	2b00      	cmp	r3, #0
 801a308:	bf14      	ite	ne
 801a30a:	2301      	movne	r3, #1
 801a30c:	2300      	moveq	r3, #0
 801a30e:	b2db      	uxtb	r3, r3
 801a310:	e011      	b.n	801a336 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 801a312:	687b      	ldr	r3, [r7, #4]
 801a314:	f993 3000 	ldrsb.w	r3, [r3]
 801a318:	2207      	movs	r2, #7
 801a31a:	2100      	movs	r1, #0
 801a31c:	4618      	mov	r0, r3
 801a31e:	f7ff f843 	bl	80193a8 <RegionCommonValueInRange>
 801a322:	4603      	mov	r3, r0
 801a324:	2b00      	cmp	r3, #0
 801a326:	bf14      	ite	ne
 801a328:	2301      	movne	r3, #1
 801a32a:	2300      	moveq	r3, #0
 801a32c:	b2db      	uxtb	r3, r3
 801a32e:	e002      	b.n	801a336 <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 801a330:	2301      	movs	r3, #1
 801a332:	e000      	b.n	801a336 <RegionEU868Verify+0xee>
        }
        default:
            return false;
 801a334:	2300      	movs	r3, #0
    }
}
 801a336:	4618      	mov	r0, r3
 801a338:	3710      	adds	r7, #16
 801a33a:	46bd      	mov	sp, r7
 801a33c:	bd80      	pop	{r7, pc}
 801a33e:	bf00      	nop

0801a340 <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801a340:	b580      	push	{r7, lr}
 801a342:	b08a      	sub	sp, #40	; 0x28
 801a344:	af00      	add	r7, sp, #0
 801a346:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 801a348:	2350      	movs	r3, #80	; 0x50
 801a34a:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 801a34e:	687b      	ldr	r3, [r7, #4]
 801a350:	791b      	ldrb	r3, [r3, #4]
 801a352:	2b10      	cmp	r3, #16
 801a354:	d162      	bne.n	801a41c <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 801a356:	687b      	ldr	r3, [r7, #4]
 801a358:	681b      	ldr	r3, [r3, #0]
 801a35a:	330f      	adds	r3, #15
 801a35c:	781b      	ldrb	r3, [r3, #0]
 801a35e:	2b00      	cmp	r3, #0
 801a360:	d15e      	bne.n	801a420 <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801a362:	2300      	movs	r3, #0
 801a364:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a368:	2303      	movs	r3, #3
 801a36a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801a36e:	e050      	b.n	801a412 <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 801a370:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a374:	2b07      	cmp	r3, #7
 801a376:	d824      	bhi.n	801a3c2 <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 801a378:	687b      	ldr	r3, [r7, #4]
 801a37a:	681a      	ldr	r2, [r3, #0]
 801a37c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a380:	4413      	add	r3, r2
 801a382:	781b      	ldrb	r3, [r3, #0]
 801a384:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 801a386:	69ba      	ldr	r2, [r7, #24]
 801a388:	687b      	ldr	r3, [r7, #4]
 801a38a:	6819      	ldr	r1, [r3, #0]
 801a38c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a390:	3301      	adds	r3, #1
 801a392:	440b      	add	r3, r1
 801a394:	781b      	ldrb	r3, [r3, #0]
 801a396:	021b      	lsls	r3, r3, #8
 801a398:	4313      	orrs	r3, r2
 801a39a:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 801a39c:	69ba      	ldr	r2, [r7, #24]
 801a39e:	687b      	ldr	r3, [r7, #4]
 801a3a0:	6819      	ldr	r1, [r3, #0]
 801a3a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a3a6:	3302      	adds	r3, #2
 801a3a8:	440b      	add	r3, r1
 801a3aa:	781b      	ldrb	r3, [r3, #0]
 801a3ac:	041b      	lsls	r3, r3, #16
 801a3ae:	4313      	orrs	r3, r2
 801a3b0:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 801a3b2:	69bb      	ldr	r3, [r7, #24]
 801a3b4:	2264      	movs	r2, #100	; 0x64
 801a3b6:	fb02 f303 	mul.w	r3, r2, r3
 801a3ba:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 801a3bc:	2300      	movs	r3, #0
 801a3be:	61fb      	str	r3, [r7, #28]
 801a3c0:	e006      	b.n	801a3d0 <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 801a3c2:	2300      	movs	r3, #0
 801a3c4:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 801a3c6:	2300      	movs	r3, #0
 801a3c8:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 801a3cc:	2300      	movs	r3, #0
 801a3ce:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 801a3d0:	69bb      	ldr	r3, [r7, #24]
 801a3d2:	2b00      	cmp	r3, #0
 801a3d4:	d00b      	beq.n	801a3ee <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 801a3d6:	f107 0318 	add.w	r3, r7, #24
 801a3da:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 801a3dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a3e0:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 801a3e2:	f107 0310 	add.w	r3, r7, #16
 801a3e6:	4618      	mov	r0, r3
 801a3e8:	f000 fcec 	bl	801adc4 <RegionEU868ChannelAdd>
 801a3ec:	e007      	b.n	801a3fe <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 801a3ee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a3f2:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 801a3f4:	f107 030c 	add.w	r3, r7, #12
 801a3f8:	4618      	mov	r0, r3
 801a3fa:	f000 fd81 	bl	801af00 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801a3fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a402:	3303      	adds	r3, #3
 801a404:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a408:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a40c:	3301      	adds	r3, #1
 801a40e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801a412:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a416:	2b0f      	cmp	r3, #15
 801a418:	d9aa      	bls.n	801a370 <RegionEU868ApplyCFList+0x30>
 801a41a:	e002      	b.n	801a422 <RegionEU868ApplyCFList+0xe2>
        return;
 801a41c:	bf00      	nop
 801a41e:	e000      	b.n	801a422 <RegionEU868ApplyCFList+0xe2>
        return;
 801a420:	bf00      	nop
        }
    }
}
 801a422:	3728      	adds	r7, #40	; 0x28
 801a424:	46bd      	mov	sp, r7
 801a426:	bd80      	pop	{r7, pc}

0801a428 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801a428:	b580      	push	{r7, lr}
 801a42a:	b082      	sub	sp, #8
 801a42c:	af00      	add	r7, sp, #0
 801a42e:	6078      	str	r0, [r7, #4]
    switch( chanMaskSet->ChannelsMaskType )
 801a430:	687b      	ldr	r3, [r7, #4]
 801a432:	791b      	ldrb	r3, [r3, #4]
 801a434:	2b00      	cmp	r3, #0
 801a436:	d002      	beq.n	801a43e <RegionEU868ChanMaskSet+0x16>
 801a438:	2b01      	cmp	r3, #1
 801a43a:	d008      	beq.n	801a44e <RegionEU868ChanMaskSet+0x26>
 801a43c:	e00f      	b.n	801a45e <RegionEU868ChanMaskSet+0x36>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, 1 );
 801a43e:	687b      	ldr	r3, [r7, #4]
 801a440:	681b      	ldr	r3, [r3, #0]
 801a442:	2201      	movs	r2, #1
 801a444:	4619      	mov	r1, r3
 801a446:	4809      	ldr	r0, [pc, #36]	; (801a46c <RegionEU868ChanMaskSet+0x44>)
 801a448:	f7ff f82b 	bl	80194a2 <RegionCommonChanMaskCopy>
            break;
 801a44c:	e009      	b.n	801a462 <RegionEU868ChanMaskSet+0x3a>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 1 );
 801a44e:	687b      	ldr	r3, [r7, #4]
 801a450:	681b      	ldr	r3, [r3, #0]
 801a452:	2201      	movs	r2, #1
 801a454:	4619      	mov	r1, r3
 801a456:	4806      	ldr	r0, [pc, #24]	; (801a470 <RegionEU868ChanMaskSet+0x48>)
 801a458:	f7ff f823 	bl	80194a2 <RegionCommonChanMaskCopy>
            break;
 801a45c:	e001      	b.n	801a462 <RegionEU868ChanMaskSet+0x3a>
        }
        default:
            return false;
 801a45e:	2300      	movs	r3, #0
 801a460:	e000      	b.n	801a464 <RegionEU868ChanMaskSet+0x3c>
    }
    return true;
 801a462:	2301      	movs	r3, #1
}
 801a464:	4618      	mov	r0, r3
 801a466:	3708      	adds	r7, #8
 801a468:	46bd      	mov	sp, r7
 801a46a:	bd80      	pop	{r7, pc}
 801a46c:	20001298 	.word	0x20001298
 801a470:	2000129a 	.word	0x2000129a

0801a474 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801a474:	b580      	push	{r7, lr}
 801a476:	b088      	sub	sp, #32
 801a478:	af02      	add	r7, sp, #8
 801a47a:	60ba      	str	r2, [r7, #8]
 801a47c:	607b      	str	r3, [r7, #4]
 801a47e:	4603      	mov	r3, r0
 801a480:	73fb      	strb	r3, [r7, #15]
 801a482:	460b      	mov	r3, r1
 801a484:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 801a486:	2300      	movs	r3, #0
 801a488:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 801a48a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a48e:	2b07      	cmp	r3, #7
 801a490:	bfa8      	it	ge
 801a492:	2307      	movge	r3, #7
 801a494:	b25a      	sxtb	r2, r3
 801a496:	687b      	ldr	r3, [r7, #4]
 801a498:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 801a49a:	687b      	ldr	r3, [r7, #4]
 801a49c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a4a0:	4618      	mov	r0, r3
 801a4a2:	f7ff fbd9 	bl	8019c58 <GetBandwidth>
 801a4a6:	4603      	mov	r3, r0
 801a4a8:	b2da      	uxtb	r2, r3
 801a4aa:	687b      	ldr	r3, [r7, #4]
 801a4ac:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 801a4ae:	687b      	ldr	r3, [r7, #4]
 801a4b0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a4b4:	2b07      	cmp	r3, #7
 801a4b6:	d10a      	bne.n	801a4ce <RegionEU868ComputeRxWindowParameters+0x5a>
    { // FSK
        tSymbol = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 801a4b8:	687b      	ldr	r3, [r7, #4]
 801a4ba:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a4be:	461a      	mov	r2, r3
 801a4c0:	4b15      	ldr	r3, [pc, #84]	; (801a518 <RegionEU868ComputeRxWindowParameters+0xa4>)
 801a4c2:	5c9b      	ldrb	r3, [r3, r2]
 801a4c4:	4618      	mov	r0, r3
 801a4c6:	f7ff f9b5 	bl	8019834 <RegionCommonComputeSymbolTimeFsk>
 801a4ca:	6178      	str	r0, [r7, #20]
 801a4cc:	e011      	b.n	801a4f2 <RegionEU868ComputeRxWindowParameters+0x7e>
    }
    else
    { // LoRa
        tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 801a4ce:	687b      	ldr	r3, [r7, #4]
 801a4d0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a4d4:	461a      	mov	r2, r3
 801a4d6:	4b10      	ldr	r3, [pc, #64]	; (801a518 <RegionEU868ComputeRxWindowParameters+0xa4>)
 801a4d8:	5c9a      	ldrb	r2, [r3, r2]
 801a4da:	687b      	ldr	r3, [r7, #4]
 801a4dc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a4e0:	4619      	mov	r1, r3
 801a4e2:	4b0e      	ldr	r3, [pc, #56]	; (801a51c <RegionEU868ComputeRxWindowParameters+0xa8>)
 801a4e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a4e8:	4619      	mov	r1, r3
 801a4ea:	4610      	mov	r0, r2
 801a4ec:	f7ff f98e 	bl	801980c <RegionCommonComputeSymbolTimeLoRa>
 801a4f0:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801a4f2:	4b0b      	ldr	r3, [pc, #44]	; (801a520 <RegionEU868ComputeRxWindowParameters+0xac>)
 801a4f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801a4f6:	4798      	blx	r3
 801a4f8:	687b      	ldr	r3, [r7, #4]
 801a4fa:	3308      	adds	r3, #8
 801a4fc:	687a      	ldr	r2, [r7, #4]
 801a4fe:	320c      	adds	r2, #12
 801a500:	7bb9      	ldrb	r1, [r7, #14]
 801a502:	9201      	str	r2, [sp, #4]
 801a504:	9300      	str	r3, [sp, #0]
 801a506:	4603      	mov	r3, r0
 801a508:	68ba      	ldr	r2, [r7, #8]
 801a50a:	6978      	ldr	r0, [r7, #20]
 801a50c:	f7ff f9a0 	bl	8019850 <RegionCommonComputeRxWindowParameters>
}
 801a510:	bf00      	nop
 801a512:	3718      	adds	r7, #24
 801a514:	46bd      	mov	sp, r7
 801a516:	bd80      	pop	{r7, pc}
 801a518:	08022a78 	.word	0x08022a78
 801a51c:	08022a80 	.word	0x08022a80
 801a520:	08022b34 	.word	0x08022b34

0801a524 <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801a524:	b5b0      	push	{r4, r5, r7, lr}
 801a526:	b090      	sub	sp, #64	; 0x40
 801a528:	af0a      	add	r7, sp, #40	; 0x28
 801a52a:	6078      	str	r0, [r7, #4]
 801a52c:	6039      	str	r1, [r7, #0]
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 801a52e:	687b      	ldr	r3, [r7, #4]
 801a530:	785b      	ldrb	r3, [r3, #1]
 801a532:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801a534:	2300      	movs	r3, #0
 801a536:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 801a538:	2300      	movs	r3, #0
 801a53a:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801a53c:	687b      	ldr	r3, [r7, #4]
 801a53e:	685b      	ldr	r3, [r3, #4]
 801a540:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801a542:	4b59      	ldr	r3, [pc, #356]	; (801a6a8 <RegionEU868RxConfig+0x184>)
 801a544:	685b      	ldr	r3, [r3, #4]
 801a546:	4798      	blx	r3
 801a548:	4603      	mov	r3, r0
 801a54a:	2b00      	cmp	r3, #0
 801a54c:	d001      	beq.n	801a552 <RegionEU868RxConfig+0x2e>
    {
        return false;
 801a54e:	2300      	movs	r3, #0
 801a550:	e0a5      	b.n	801a69e <RegionEU868RxConfig+0x17a>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801a552:	687b      	ldr	r3, [r7, #4]
 801a554:	7cdb      	ldrb	r3, [r3, #19]
 801a556:	2b00      	cmp	r3, #0
 801a558:	d123      	bne.n	801a5a2 <RegionEU868RxConfig+0x7e>
    {
        // Apply window 1 frequency
        frequency = NvmCtx.Channels[rxConfig->Channel].Frequency;
 801a55a:	687b      	ldr	r3, [r7, #4]
 801a55c:	781b      	ldrb	r3, [r3, #0]
 801a55e:	4619      	mov	r1, r3
 801a560:	4a52      	ldr	r2, [pc, #328]	; (801a6ac <RegionEU868RxConfig+0x188>)
 801a562:	460b      	mov	r3, r1
 801a564:	005b      	lsls	r3, r3, #1
 801a566:	440b      	add	r3, r1
 801a568:	009b      	lsls	r3, r3, #2
 801a56a:	4413      	add	r3, r2
 801a56c:	681b      	ldr	r3, [r3, #0]
 801a56e:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( NvmCtx.Channels[rxConfig->Channel].Rx1Frequency != 0 )
 801a570:	687b      	ldr	r3, [r7, #4]
 801a572:	781b      	ldrb	r3, [r3, #0]
 801a574:	4619      	mov	r1, r3
 801a576:	4a4d      	ldr	r2, [pc, #308]	; (801a6ac <RegionEU868RxConfig+0x188>)
 801a578:	460b      	mov	r3, r1
 801a57a:	005b      	lsls	r3, r3, #1
 801a57c:	440b      	add	r3, r1
 801a57e:	009b      	lsls	r3, r3, #2
 801a580:	4413      	add	r3, r2
 801a582:	3304      	adds	r3, #4
 801a584:	681b      	ldr	r3, [r3, #0]
 801a586:	2b00      	cmp	r3, #0
 801a588:	d00b      	beq.n	801a5a2 <RegionEU868RxConfig+0x7e>
        {
            frequency = NvmCtx.Channels[rxConfig->Channel].Rx1Frequency;
 801a58a:	687b      	ldr	r3, [r7, #4]
 801a58c:	781b      	ldrb	r3, [r3, #0]
 801a58e:	4619      	mov	r1, r3
 801a590:	4a46      	ldr	r2, [pc, #280]	; (801a6ac <RegionEU868RxConfig+0x188>)
 801a592:	460b      	mov	r3, r1
 801a594:	005b      	lsls	r3, r3, #1
 801a596:	440b      	add	r3, r1
 801a598:	009b      	lsls	r3, r3, #2
 801a59a:	4413      	add	r3, r2
 801a59c:	3304      	adds	r3, #4
 801a59e:	681b      	ldr	r3, [r3, #0]
 801a5a0:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 801a5a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a5a6:	4a42      	ldr	r2, [pc, #264]	; (801a6b0 <RegionEU868RxConfig+0x18c>)
 801a5a8:	5cd3      	ldrb	r3, [r2, r3]
 801a5aa:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801a5ac:	4b3e      	ldr	r3, [pc, #248]	; (801a6a8 <RegionEU868RxConfig+0x184>)
 801a5ae:	68db      	ldr	r3, [r3, #12]
 801a5b0:	6938      	ldr	r0, [r7, #16]
 801a5b2:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 801a5b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a5b8:	2b07      	cmp	r3, #7
 801a5ba:	d128      	bne.n	801a60e <RegionEU868RxConfig+0xea>
    {
        modem = MODEM_FSK;
 801a5bc:	2300      	movs	r3, #0
 801a5be:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 801a5c0:	4b39      	ldr	r3, [pc, #228]	; (801a6a8 <RegionEU868RxConfig+0x184>)
 801a5c2:	699c      	ldr	r4, [r3, #24]
 801a5c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801a5c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801a5cc:	fb02 f303 	mul.w	r3, r2, r3
 801a5d0:	4619      	mov	r1, r3
 801a5d2:	687b      	ldr	r3, [r7, #4]
 801a5d4:	689b      	ldr	r3, [r3, #8]
 801a5d6:	b29b      	uxth	r3, r3
 801a5d8:	687a      	ldr	r2, [r7, #4]
 801a5da:	7c92      	ldrb	r2, [r2, #18]
 801a5dc:	7df8      	ldrb	r0, [r7, #23]
 801a5de:	9209      	str	r2, [sp, #36]	; 0x24
 801a5e0:	2200      	movs	r2, #0
 801a5e2:	9208      	str	r2, [sp, #32]
 801a5e4:	2200      	movs	r2, #0
 801a5e6:	9207      	str	r2, [sp, #28]
 801a5e8:	2200      	movs	r2, #0
 801a5ea:	9206      	str	r2, [sp, #24]
 801a5ec:	2201      	movs	r2, #1
 801a5ee:	9205      	str	r2, [sp, #20]
 801a5f0:	2200      	movs	r2, #0
 801a5f2:	9204      	str	r2, [sp, #16]
 801a5f4:	2200      	movs	r2, #0
 801a5f6:	9203      	str	r2, [sp, #12]
 801a5f8:	9302      	str	r3, [sp, #8]
 801a5fa:	2305      	movs	r3, #5
 801a5fc:	9301      	str	r3, [sp, #4]
 801a5fe:	4b2d      	ldr	r3, [pc, #180]	; (801a6b4 <RegionEU868RxConfig+0x190>)
 801a600:	9300      	str	r3, [sp, #0]
 801a602:	2300      	movs	r3, #0
 801a604:	460a      	mov	r2, r1
 801a606:	f24c 3150 	movw	r1, #50000	; 0xc350
 801a60a:	47a0      	blx	r4
 801a60c:	e024      	b.n	801a658 <RegionEU868RxConfig+0x134>
    }
    else
    {
        modem = MODEM_LORA;
 801a60e:	2301      	movs	r3, #1
 801a610:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801a612:	4b25      	ldr	r3, [pc, #148]	; (801a6a8 <RegionEU868RxConfig+0x184>)
 801a614:	699c      	ldr	r4, [r3, #24]
 801a616:	687b      	ldr	r3, [r7, #4]
 801a618:	789b      	ldrb	r3, [r3, #2]
 801a61a:	461d      	mov	r5, r3
 801a61c:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801a620:	687b      	ldr	r3, [r7, #4]
 801a622:	689b      	ldr	r3, [r3, #8]
 801a624:	b29b      	uxth	r3, r3
 801a626:	687a      	ldr	r2, [r7, #4]
 801a628:	7c92      	ldrb	r2, [r2, #18]
 801a62a:	7df8      	ldrb	r0, [r7, #23]
 801a62c:	9209      	str	r2, [sp, #36]	; 0x24
 801a62e:	2201      	movs	r2, #1
 801a630:	9208      	str	r2, [sp, #32]
 801a632:	2200      	movs	r2, #0
 801a634:	9207      	str	r2, [sp, #28]
 801a636:	2200      	movs	r2, #0
 801a638:	9206      	str	r2, [sp, #24]
 801a63a:	2200      	movs	r2, #0
 801a63c:	9205      	str	r2, [sp, #20]
 801a63e:	2200      	movs	r2, #0
 801a640:	9204      	str	r2, [sp, #16]
 801a642:	2200      	movs	r2, #0
 801a644:	9203      	str	r2, [sp, #12]
 801a646:	9302      	str	r3, [sp, #8]
 801a648:	2308      	movs	r3, #8
 801a64a:	9301      	str	r3, [sp, #4]
 801a64c:	2300      	movs	r3, #0
 801a64e:	9300      	str	r3, [sp, #0]
 801a650:	2301      	movs	r3, #1
 801a652:	460a      	mov	r2, r1
 801a654:	4629      	mov	r1, r5
 801a656:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 801a658:	687b      	ldr	r3, [r7, #4]
 801a65a:	7c5b      	ldrb	r3, [r3, #17]
 801a65c:	2b00      	cmp	r3, #0
 801a65e:	d005      	beq.n	801a66c <RegionEU868RxConfig+0x148>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 801a660:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a664:	4a14      	ldr	r2, [pc, #80]	; (801a6b8 <RegionEU868RxConfig+0x194>)
 801a666:	5cd3      	ldrb	r3, [r2, r3]
 801a668:	75bb      	strb	r3, [r7, #22]
 801a66a:	e004      	b.n	801a676 <RegionEU868RxConfig+0x152>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 801a66c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a670:	4a12      	ldr	r2, [pc, #72]	; (801a6bc <RegionEU868RxConfig+0x198>)
 801a672:	5cd3      	ldrb	r3, [r2, r3]
 801a674:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801a676:	4b0c      	ldr	r3, [pc, #48]	; (801a6a8 <RegionEU868RxConfig+0x184>)
 801a678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801a67a:	7dba      	ldrb	r2, [r7, #22]
 801a67c:	320d      	adds	r2, #13
 801a67e:	b2d1      	uxtb	r1, r2
 801a680:	7dfa      	ldrb	r2, [r7, #23]
 801a682:	4610      	mov	r0, r2
 801a684:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801a686:	687b      	ldr	r3, [r7, #4]
 801a688:	7cdb      	ldrb	r3, [r3, #19]
 801a68a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801a68e:	6939      	ldr	r1, [r7, #16]
 801a690:	4618      	mov	r0, r3
 801a692:	f7ff fa6d 	bl	8019b70 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 801a696:	683b      	ldr	r3, [r7, #0]
 801a698:	7bfa      	ldrb	r2, [r7, #15]
 801a69a:	701a      	strb	r2, [r3, #0]
    return true;
 801a69c:	2301      	movs	r3, #1
}
 801a69e:	4618      	mov	r0, r3
 801a6a0:	3718      	adds	r7, #24
 801a6a2:	46bd      	mov	sp, r7
 801a6a4:	bdb0      	pop	{r4, r5, r7, pc}
 801a6a6:	bf00      	nop
 801a6a8:	08022b34 	.word	0x08022b34
 801a6ac:	20001160 	.word	0x20001160
 801a6b0:	08022a78 	.word	0x08022a78
 801a6b4:	00014585 	.word	0x00014585
 801a6b8:	08022aa8 	.word	0x08022aa8
 801a6bc:	08022aa0 	.word	0x08022aa0

0801a6c0 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801a6c0:	b590      	push	{r4, r7, lr}
 801a6c2:	b093      	sub	sp, #76	; 0x4c
 801a6c4:	af0a      	add	r7, sp, #40	; 0x28
 801a6c6:	60f8      	str	r0, [r7, #12]
 801a6c8:	60b9      	str	r1, [r7, #8]
 801a6ca:	607a      	str	r2, [r7, #4]
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 801a6cc:	68fb      	ldr	r3, [r7, #12]
 801a6ce:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a6d2:	461a      	mov	r2, r3
 801a6d4:	4b5c      	ldr	r3, [pc, #368]	; (801a848 <RegionEU868TxConfig+0x188>)
 801a6d6:	5c9b      	ldrb	r3, [r3, r2]
 801a6d8:	77bb      	strb	r3, [r7, #30]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 801a6da:	68fb      	ldr	r3, [r7, #12]
 801a6dc:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801a6e0:	68fb      	ldr	r3, [r7, #12]
 801a6e2:	781b      	ldrb	r3, [r3, #0]
 801a6e4:	4619      	mov	r1, r3
 801a6e6:	4a59      	ldr	r2, [pc, #356]	; (801a84c <RegionEU868TxConfig+0x18c>)
 801a6e8:	460b      	mov	r3, r1
 801a6ea:	005b      	lsls	r3, r3, #1
 801a6ec:	440b      	add	r3, r1
 801a6ee:	009b      	lsls	r3, r3, #2
 801a6f0:	4413      	add	r3, r2
 801a6f2:	3309      	adds	r3, #9
 801a6f4:	781b      	ldrb	r3, [r3, #0]
 801a6f6:	4619      	mov	r1, r3
 801a6f8:	4a54      	ldr	r2, [pc, #336]	; (801a84c <RegionEU868TxConfig+0x18c>)
 801a6fa:	460b      	mov	r3, r1
 801a6fc:	009b      	lsls	r3, r3, #2
 801a6fe:	440b      	add	r3, r1
 801a700:	009b      	lsls	r3, r3, #2
 801a702:	4413      	add	r3, r2
 801a704:	33c2      	adds	r3, #194	; 0xc2
 801a706:	f993 1000 	ldrsb.w	r1, [r3]
 801a70a:	68fb      	ldr	r3, [r7, #12]
 801a70c:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801a710:	4b4f      	ldr	r3, [pc, #316]	; (801a850 <RegionEU868TxConfig+0x190>)
 801a712:	f7ff fabf 	bl	8019c94 <LimitTxPower>
 801a716:	4603      	mov	r3, r0
 801a718:	777b      	strb	r3, [r7, #29]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 801a71a:	68fb      	ldr	r3, [r7, #12]
 801a71c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a720:	4618      	mov	r0, r3
 801a722:	f7ff fa99 	bl	8019c58 <GetBandwidth>
 801a726:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801a728:	2300      	movs	r3, #0
 801a72a:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 801a72c:	68fb      	ldr	r3, [r7, #12]
 801a72e:	6859      	ldr	r1, [r3, #4]
 801a730:	68fb      	ldr	r3, [r7, #12]
 801a732:	689a      	ldr	r2, [r3, #8]
 801a734:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801a738:	4618      	mov	r0, r3
 801a73a:	f7ff f8cb 	bl	80198d4 <RegionCommonComputeTxPower>
 801a73e:	4603      	mov	r3, r0
 801a740:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 801a742:	4b44      	ldr	r3, [pc, #272]	; (801a854 <RegionEU868TxConfig+0x194>)
 801a744:	68da      	ldr	r2, [r3, #12]
 801a746:	68fb      	ldr	r3, [r7, #12]
 801a748:	781b      	ldrb	r3, [r3, #0]
 801a74a:	4618      	mov	r0, r3
 801a74c:	493f      	ldr	r1, [pc, #252]	; (801a84c <RegionEU868TxConfig+0x18c>)
 801a74e:	4603      	mov	r3, r0
 801a750:	005b      	lsls	r3, r3, #1
 801a752:	4403      	add	r3, r0
 801a754:	009b      	lsls	r3, r3, #2
 801a756:	440b      	add	r3, r1
 801a758:	681b      	ldr	r3, [r3, #0]
 801a75a:	4618      	mov	r0, r3
 801a75c:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 801a75e:	68fb      	ldr	r3, [r7, #12]
 801a760:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a764:	2b07      	cmp	r3, #7
 801a766:	d124      	bne.n	801a7b2 <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 801a768:	2300      	movs	r3, #0
 801a76a:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 801a76c:	4b39      	ldr	r3, [pc, #228]	; (801a854 <RegionEU868TxConfig+0x194>)
 801a76e:	69dc      	ldr	r4, [r3, #28]
 801a770:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801a774:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801a778:	fb02 f303 	mul.w	r3, r2, r3
 801a77c:	461a      	mov	r2, r3
 801a77e:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801a782:	7ff8      	ldrb	r0, [r7, #31]
 801a784:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 801a788:	9308      	str	r3, [sp, #32]
 801a78a:	2300      	movs	r3, #0
 801a78c:	9307      	str	r3, [sp, #28]
 801a78e:	2300      	movs	r3, #0
 801a790:	9306      	str	r3, [sp, #24]
 801a792:	2300      	movs	r3, #0
 801a794:	9305      	str	r3, [sp, #20]
 801a796:	2301      	movs	r3, #1
 801a798:	9304      	str	r3, [sp, #16]
 801a79a:	2300      	movs	r3, #0
 801a79c:	9303      	str	r3, [sp, #12]
 801a79e:	2305      	movs	r3, #5
 801a7a0:	9302      	str	r3, [sp, #8]
 801a7a2:	2300      	movs	r3, #0
 801a7a4:	9301      	str	r3, [sp, #4]
 801a7a6:	9200      	str	r2, [sp, #0]
 801a7a8:	69bb      	ldr	r3, [r7, #24]
 801a7aa:	f246 12a8 	movw	r2, #25000	; 0x61a8
 801a7ae:	47a0      	blx	r4
 801a7b0:	e01d      	b.n	801a7ee <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 801a7b2:	2301      	movs	r3, #1
 801a7b4:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801a7b6:	4b27      	ldr	r3, [pc, #156]	; (801a854 <RegionEU868TxConfig+0x194>)
 801a7b8:	69dc      	ldr	r4, [r3, #28]
 801a7ba:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801a7be:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801a7c2:	7ff8      	ldrb	r0, [r7, #31]
 801a7c4:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 801a7c8:	9208      	str	r2, [sp, #32]
 801a7ca:	2200      	movs	r2, #0
 801a7cc:	9207      	str	r2, [sp, #28]
 801a7ce:	2200      	movs	r2, #0
 801a7d0:	9206      	str	r2, [sp, #24]
 801a7d2:	2200      	movs	r2, #0
 801a7d4:	9205      	str	r2, [sp, #20]
 801a7d6:	2201      	movs	r2, #1
 801a7d8:	9204      	str	r2, [sp, #16]
 801a7da:	2200      	movs	r2, #0
 801a7dc:	9203      	str	r2, [sp, #12]
 801a7de:	2208      	movs	r2, #8
 801a7e0:	9202      	str	r2, [sp, #8]
 801a7e2:	2201      	movs	r2, #1
 801a7e4:	9201      	str	r2, [sp, #4]
 801a7e6:	9300      	str	r3, [sp, #0]
 801a7e8:	69bb      	ldr	r3, [r7, #24]
 801a7ea:	2200      	movs	r2, #0
 801a7ec:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801a7ee:	68fb      	ldr	r3, [r7, #12]
 801a7f0:	781b      	ldrb	r3, [r3, #0]
 801a7f2:	4619      	mov	r1, r3
 801a7f4:	4a15      	ldr	r2, [pc, #84]	; (801a84c <RegionEU868TxConfig+0x18c>)
 801a7f6:	460b      	mov	r3, r1
 801a7f8:	005b      	lsls	r3, r3, #1
 801a7fa:	440b      	add	r3, r1
 801a7fc:	009b      	lsls	r3, r3, #2
 801a7fe:	4413      	add	r3, r2
 801a800:	681a      	ldr	r2, [r3, #0]
 801a802:	68fb      	ldr	r3, [r7, #12]
 801a804:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a808:	4619      	mov	r1, r3
 801a80a:	4610      	mov	r0, r2
 801a80c:	f7ff f9ee 	bl	8019bec <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801a810:	68fb      	ldr	r3, [r7, #12]
 801a812:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801a816:	68fb      	ldr	r3, [r7, #12]
 801a818:	899b      	ldrh	r3, [r3, #12]
 801a81a:	4619      	mov	r1, r3
 801a81c:	4610      	mov	r0, r2
 801a81e:	f7ff facb 	bl	8019db8 <GetTimeOnAir>
 801a822:	4602      	mov	r2, r0
 801a824:	687b      	ldr	r3, [r7, #4]
 801a826:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 801a828:	4b0a      	ldr	r3, [pc, #40]	; (801a854 <RegionEU868TxConfig+0x194>)
 801a82a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801a82c:	68fa      	ldr	r2, [r7, #12]
 801a82e:	8992      	ldrh	r2, [r2, #12]
 801a830:	b2d1      	uxtb	r1, r2
 801a832:	7ffa      	ldrb	r2, [r7, #31]
 801a834:	4610      	mov	r0, r2
 801a836:	4798      	blx	r3

    *txPower = txPowerLimited;
 801a838:	68bb      	ldr	r3, [r7, #8]
 801a83a:	7f7a      	ldrb	r2, [r7, #29]
 801a83c:	701a      	strb	r2, [r3, #0]
    return true;
 801a83e:	2301      	movs	r3, #1
}
 801a840:	4618      	mov	r0, r3
 801a842:	3724      	adds	r7, #36	; 0x24
 801a844:	46bd      	mov	sp, r7
 801a846:	bd90      	pop	{r4, r7, pc}
 801a848:	08022a78 	.word	0x08022a78
 801a84c:	20001160 	.word	0x20001160
 801a850:	20001298 	.word	0x20001298
 801a854:	08022b34 	.word	0x08022b34

0801a858 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801a858:	b590      	push	{r4, r7, lr}
 801a85a:	b093      	sub	sp, #76	; 0x4c
 801a85c:	af00      	add	r7, sp, #0
 801a85e:	60f8      	str	r0, [r7, #12]
 801a860:	60b9      	str	r1, [r7, #8]
 801a862:	607a      	str	r2, [r7, #4]
 801a864:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801a866:	2307      	movs	r3, #7
 801a868:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801a86c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801a870:	2200      	movs	r2, #0
 801a872:	601a      	str	r2, [r3, #0]
 801a874:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801a876:	2300      	movs	r3, #0
 801a878:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 801a87c:	2300      	movs	r3, #0
 801a87e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 801a882:	2300      	movs	r3, #0
 801a884:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801a886:	e083      	b.n	801a990 <RegionEU868LinkAdrReq+0x138>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801a888:	68fb      	ldr	r3, [r7, #12]
 801a88a:	685a      	ldr	r2, [r3, #4]
 801a88c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801a890:	4413      	add	r3, r2
 801a892:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 801a896:	4611      	mov	r1, r2
 801a898:	4618      	mov	r0, r3
 801a89a:	f7fe feed 	bl	8019678 <RegionCommonParseLinkAdrReq>
 801a89e:	4603      	mov	r3, r0
 801a8a0:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 801a8a4:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801a8a8:	2b00      	cmp	r3, #0
 801a8aa:	d079      	beq.n	801a9a0 <RegionEU868LinkAdrReq+0x148>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801a8ac:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801a8b0:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801a8b4:	4413      	add	r3, r2
 801a8b6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801a8ba:	2307      	movs	r3, #7
 801a8bc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 801a8c0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801a8c4:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 801a8c6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a8ca:	2b00      	cmp	r3, #0
 801a8cc:	d109      	bne.n	801a8e2 <RegionEU868LinkAdrReq+0x8a>
 801a8ce:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801a8d0:	2b00      	cmp	r3, #0
 801a8d2:	d106      	bne.n	801a8e2 <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 801a8d4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801a8d8:	f023 0301 	bic.w	r3, r3, #1
 801a8dc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801a8e0:	e056      	b.n	801a990 <RegionEU868LinkAdrReq+0x138>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801a8e2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a8e6:	2b00      	cmp	r3, #0
 801a8e8:	d003      	beq.n	801a8f2 <RegionEU868LinkAdrReq+0x9a>
 801a8ea:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a8ee:	2b05      	cmp	r3, #5
 801a8f0:	d903      	bls.n	801a8fa <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 801a8f2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801a8f6:	2b06      	cmp	r3, #6
 801a8f8:	d906      	bls.n	801a908 <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 801a8fa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801a8fe:	f023 0301 	bic.w	r3, r3, #1
 801a902:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801a906:	e043      	b.n	801a990 <RegionEU868LinkAdrReq+0x138>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 801a908:	2300      	movs	r3, #0
 801a90a:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 801a90e:	e03b      	b.n	801a988 <RegionEU868LinkAdrReq+0x130>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 801a910:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a914:	2b06      	cmp	r3, #6
 801a916:	d117      	bne.n	801a948 <RegionEU868LinkAdrReq+0xf0>
                {
                    if( NvmCtx.Channels[i].Frequency != 0 )
 801a918:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 801a91c:	495a      	ldr	r1, [pc, #360]	; (801aa88 <RegionEU868LinkAdrReq+0x230>)
 801a91e:	4613      	mov	r3, r2
 801a920:	005b      	lsls	r3, r3, #1
 801a922:	4413      	add	r3, r2
 801a924:	009b      	lsls	r3, r3, #2
 801a926:	440b      	add	r3, r1
 801a928:	681b      	ldr	r3, [r3, #0]
 801a92a:	2b00      	cmp	r3, #0
 801a92c:	d027      	beq.n	801a97e <RegionEU868LinkAdrReq+0x126>
                    {
                        chMask |= 1 << i;
 801a92e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801a932:	2201      	movs	r2, #1
 801a934:	fa02 f303 	lsl.w	r3, r2, r3
 801a938:	b21a      	sxth	r2, r3
 801a93a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801a93c:	b21b      	sxth	r3, r3
 801a93e:	4313      	orrs	r3, r2
 801a940:	b21b      	sxth	r3, r3
 801a942:	b29b      	uxth	r3, r3
 801a944:	877b      	strh	r3, [r7, #58]	; 0x3a
 801a946:	e01a      	b.n	801a97e <RegionEU868LinkAdrReq+0x126>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801a948:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801a94a:	461a      	mov	r2, r3
 801a94c:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801a950:	fa42 f303 	asr.w	r3, r2, r3
 801a954:	f003 0301 	and.w	r3, r3, #1
 801a958:	2b00      	cmp	r3, #0
 801a95a:	d010      	beq.n	801a97e <RegionEU868LinkAdrReq+0x126>
                        ( NvmCtx.Channels[i].Frequency == 0 ) )
 801a95c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 801a960:	4949      	ldr	r1, [pc, #292]	; (801aa88 <RegionEU868LinkAdrReq+0x230>)
 801a962:	4613      	mov	r3, r2
 801a964:	005b      	lsls	r3, r3, #1
 801a966:	4413      	add	r3, r2
 801a968:	009b      	lsls	r3, r3, #2
 801a96a:	440b      	add	r3, r1
 801a96c:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801a96e:	2b00      	cmp	r3, #0
 801a970:	d105      	bne.n	801a97e <RegionEU868LinkAdrReq+0x126>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 801a972:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801a976:	f023 0301 	bic.w	r3, r3, #1
 801a97a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 801a97e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801a982:	3301      	adds	r3, #1
 801a984:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 801a988:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801a98c:	2b0f      	cmp	r3, #15
 801a98e:	d9bf      	bls.n	801a910 <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801a990:	68fb      	ldr	r3, [r7, #12]
 801a992:	7a1b      	ldrb	r3, [r3, #8]
 801a994:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801a998:	429a      	cmp	r2, r3
 801a99a:	f4ff af75 	bcc.w	801a888 <RegionEU868LinkAdrReq+0x30>
 801a99e:	e000      	b.n	801a9a2 <RegionEU868LinkAdrReq+0x14a>
            break; // break loop, since no more request has been found
 801a9a0:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801a9a2:	2302      	movs	r3, #2
 801a9a4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801a9a8:	68fb      	ldr	r3, [r7, #12]
 801a9aa:	7a5b      	ldrb	r3, [r3, #9]
 801a9ac:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 801a9b0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 801a9b4:	4618      	mov	r0, r3
 801a9b6:	f7ff fa4d 	bl	8019e54 <RegionEU868GetPhyParam>
 801a9ba:	4603      	mov	r3, r0
 801a9bc:	633b      	str	r3, [r7, #48]	; 0x30

    linkAdrVerifyParams.Status = status;
 801a9be:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801a9c2:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801a9c4:	68fb      	ldr	r3, [r7, #12]
 801a9c6:	7a9b      	ldrb	r3, [r3, #10]
 801a9c8:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801a9ca:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 801a9ce:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801a9d0:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 801a9d4:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801a9d6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801a9da:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801a9dc:	68fb      	ldr	r3, [r7, #12]
 801a9de:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801a9e2:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801a9e4:	68fb      	ldr	r3, [r7, #12]
 801a9e6:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801a9ea:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801a9ec:	68fb      	ldr	r3, [r7, #12]
 801a9ee:	7b5b      	ldrb	r3, [r3, #13]
 801a9f0:	b25b      	sxtb	r3, r3
 801a9f2:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 801a9f4:	2310      	movs	r3, #16
 801a9f6:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 801a9f8:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 801a9fc:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801a9fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aa00:	b25b      	sxtb	r3, r3
 801aa02:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 801aa06:	2307      	movs	r3, #7
 801aa08:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 801aa0c:	4b1e      	ldr	r3, [pc, #120]	; (801aa88 <RegionEU868LinkAdrReq+0x230>)
 801aa0e:	62bb      	str	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 801aa10:	2307      	movs	r3, #7
 801aa12:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 801aa16:	2300      	movs	r3, #0
 801aa18:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801aa1c:	68fb      	ldr	r3, [r7, #12]
 801aa1e:	681b      	ldr	r3, [r3, #0]
 801aa20:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801aa22:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 801aa26:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801aa2a:	1c9a      	adds	r2, r3, #2
 801aa2c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801aa30:	1c59      	adds	r1, r3, #1
 801aa32:	f107 0010 	add.w	r0, r7, #16
 801aa36:	4623      	mov	r3, r4
 801aa38:	f7fe fe6f 	bl	801971a <RegionCommonLinkAdrReqVerifyParams>
 801aa3c:	4603      	mov	r3, r0
 801aa3e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801aa42:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801aa46:	2b07      	cmp	r3, #7
 801aa48:	d108      	bne.n	801aa5c <RegionEU868LinkAdrReq+0x204>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) NvmCtx.ChannelsMask, 0, sizeof( NvmCtx.ChannelsMask ) );
 801aa4a:	2202      	movs	r2, #2
 801aa4c:	2100      	movs	r1, #0
 801aa4e:	480f      	ldr	r0, [pc, #60]	; (801aa8c <RegionEU868LinkAdrReq+0x234>)
 801aa50:	f001 fe4a 	bl	801c6e8 <memset1>
        // Update the channels mask
        NvmCtx.ChannelsMask[0] = chMask;
 801aa54:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801aa56:	4b0c      	ldr	r3, [pc, #48]	; (801aa88 <RegionEU868LinkAdrReq+0x230>)
 801aa58:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801aa5c:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 801aa60:	68bb      	ldr	r3, [r7, #8]
 801aa62:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801aa64:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 801aa68:	687b      	ldr	r3, [r7, #4]
 801aa6a:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801aa6c:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801aa70:	683b      	ldr	r3, [r7, #0]
 801aa72:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801aa74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801aa76:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801aa7a:	701a      	strb	r2, [r3, #0]

    return status;
 801aa7c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 801aa80:	4618      	mov	r0, r3
 801aa82:	374c      	adds	r7, #76	; 0x4c
 801aa84:	46bd      	mov	sp, r7
 801aa86:	bd90      	pop	{r4, r7, pc}
 801aa88:	20001160 	.word	0x20001160
 801aa8c:	20001298 	.word	0x20001298

0801aa90 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801aa90:	b580      	push	{r7, lr}
 801aa92:	b084      	sub	sp, #16
 801aa94:	af00      	add	r7, sp, #0
 801aa96:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801aa98:	2307      	movs	r3, #7
 801aa9a:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 801aa9c:	2300      	movs	r3, #0
 801aa9e:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 801aaa0:	687b      	ldr	r3, [r7, #4]
 801aaa2:	685b      	ldr	r3, [r3, #4]
 801aaa4:	f107 020e 	add.w	r2, r7, #14
 801aaa8:	4611      	mov	r1, r2
 801aaaa:	4618      	mov	r0, r3
 801aaac:	f7ff f90e 	bl	8019ccc <VerifyRfFreq>
 801aab0:	4603      	mov	r3, r0
 801aab2:	f083 0301 	eor.w	r3, r3, #1
 801aab6:	b2db      	uxtb	r3, r3
 801aab8:	2b00      	cmp	r3, #0
 801aaba:	d003      	beq.n	801aac4 <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 801aabc:	7bfb      	ldrb	r3, [r7, #15]
 801aabe:	f023 0301 	bic.w	r3, r3, #1
 801aac2:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 801aac4:	687b      	ldr	r3, [r7, #4]
 801aac6:	f993 3000 	ldrsb.w	r3, [r3]
 801aaca:	2207      	movs	r2, #7
 801aacc:	2100      	movs	r1, #0
 801aace:	4618      	mov	r0, r3
 801aad0:	f7fe fc6a 	bl	80193a8 <RegionCommonValueInRange>
 801aad4:	4603      	mov	r3, r0
 801aad6:	2b00      	cmp	r3, #0
 801aad8:	d103      	bne.n	801aae2 <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 801aada:	7bfb      	ldrb	r3, [r7, #15]
 801aadc:	f023 0302 	bic.w	r3, r3, #2
 801aae0:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 801aae2:	687b      	ldr	r3, [r7, #4]
 801aae4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801aae8:	2205      	movs	r2, #5
 801aaea:	2100      	movs	r1, #0
 801aaec:	4618      	mov	r0, r3
 801aaee:	f7fe fc5b 	bl	80193a8 <RegionCommonValueInRange>
 801aaf2:	4603      	mov	r3, r0
 801aaf4:	2b00      	cmp	r3, #0
 801aaf6:	d103      	bne.n	801ab00 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801aaf8:	7bfb      	ldrb	r3, [r7, #15]
 801aafa:	f023 0304 	bic.w	r3, r3, #4
 801aafe:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 801ab00:	7bfb      	ldrb	r3, [r7, #15]
}
 801ab02:	4618      	mov	r0, r3
 801ab04:	3710      	adds	r7, #16
 801ab06:	46bd      	mov	sp, r7
 801ab08:	bd80      	pop	{r7, pc}
	...

0801ab0c <RegionEU868NewChannelReq>:

uint8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801ab0c:	b580      	push	{r7, lr}
 801ab0e:	b086      	sub	sp, #24
 801ab10:	af00      	add	r7, sp, #0
 801ab12:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 801ab14:	2303      	movs	r3, #3
 801ab16:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 801ab18:	687b      	ldr	r3, [r7, #4]
 801ab1a:	681b      	ldr	r3, [r3, #0]
 801ab1c:	681b      	ldr	r3, [r3, #0]
 801ab1e:	2b00      	cmp	r3, #0
 801ab20:	d114      	bne.n	801ab4c <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 801ab22:	687b      	ldr	r3, [r7, #4]
 801ab24:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801ab28:	b2db      	uxtb	r3, r3
 801ab2a:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 801ab2c:	f107 0308 	add.w	r3, r7, #8
 801ab30:	4618      	mov	r0, r3
 801ab32:	f000 f9e5 	bl	801af00 <RegionEU868ChannelsRemove>
 801ab36:	4603      	mov	r3, r0
 801ab38:	f083 0301 	eor.w	r3, r3, #1
 801ab3c:	b2db      	uxtb	r3, r3
 801ab3e:	2b00      	cmp	r3, #0
 801ab40:	d03b      	beq.n	801abba <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 801ab42:	7dfb      	ldrb	r3, [r7, #23]
 801ab44:	f023 0303 	bic.w	r3, r3, #3
 801ab48:	75fb      	strb	r3, [r7, #23]
 801ab4a:	e036      	b.n	801abba <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 801ab4c:	687b      	ldr	r3, [r7, #4]
 801ab4e:	681b      	ldr	r3, [r3, #0]
 801ab50:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 801ab52:	687b      	ldr	r3, [r7, #4]
 801ab54:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801ab58:	b2db      	uxtb	r3, r3
 801ab5a:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 801ab5c:	f107 030c 	add.w	r3, r7, #12
 801ab60:	4618      	mov	r0, r3
 801ab62:	f000 f92f 	bl	801adc4 <RegionEU868ChannelAdd>
 801ab66:	4603      	mov	r3, r0
 801ab68:	2b06      	cmp	r3, #6
 801ab6a:	d820      	bhi.n	801abae <RegionEU868NewChannelReq+0xa2>
 801ab6c:	a201      	add	r2, pc, #4	; (adr r2, 801ab74 <RegionEU868NewChannelReq+0x68>)
 801ab6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ab72:	bf00      	nop
 801ab74:	0801abb9 	.word	0x0801abb9
 801ab78:	0801abaf 	.word	0x0801abaf
 801ab7c:	0801abaf 	.word	0x0801abaf
 801ab80:	0801abaf 	.word	0x0801abaf
 801ab84:	0801ab91 	.word	0x0801ab91
 801ab88:	0801ab9b 	.word	0x0801ab9b
 801ab8c:	0801aba5 	.word	0x0801aba5
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 801ab90:	7dfb      	ldrb	r3, [r7, #23]
 801ab92:	f023 0301 	bic.w	r3, r3, #1
 801ab96:	75fb      	strb	r3, [r7, #23]
                break;
 801ab98:	e00f      	b.n	801abba <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 801ab9a:	7dfb      	ldrb	r3, [r7, #23]
 801ab9c:	f023 0302 	bic.w	r3, r3, #2
 801aba0:	75fb      	strb	r3, [r7, #23]
                break;
 801aba2:	e00a      	b.n	801abba <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 801aba4:	7dfb      	ldrb	r3, [r7, #23]
 801aba6:	f023 0303 	bic.w	r3, r3, #3
 801abaa:	75fb      	strb	r3, [r7, #23]
                break;
 801abac:	e005      	b.n	801abba <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 801abae:	7dfb      	ldrb	r3, [r7, #23]
 801abb0:	f023 0303 	bic.w	r3, r3, #3
 801abb4:	75fb      	strb	r3, [r7, #23]
                break;
 801abb6:	e000      	b.n	801abba <RegionEU868NewChannelReq+0xae>
                break;
 801abb8:	bf00      	nop
            }
        }
    }

    return status;
 801abba:	7dfb      	ldrb	r3, [r7, #23]
}
 801abbc:	4618      	mov	r0, r3
 801abbe:	3718      	adds	r7, #24
 801abc0:	46bd      	mov	sp, r7
 801abc2:	bd80      	pop	{r7, pc}

0801abc4 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801abc4:	b480      	push	{r7}
 801abc6:	b083      	sub	sp, #12
 801abc8:	af00      	add	r7, sp, #0
 801abca:	6078      	str	r0, [r7, #4]
    return -1;
 801abcc:	f04f 33ff 	mov.w	r3, #4294967295
}
 801abd0:	4618      	mov	r0, r3
 801abd2:	370c      	adds	r7, #12
 801abd4:	46bd      	mov	sp, r7
 801abd6:	bc80      	pop	{r7}
 801abd8:	4770      	bx	lr
	...

0801abdc <RegionEU868DlChannelReq>:

uint8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801abdc:	b580      	push	{r7, lr}
 801abde:	b084      	sub	sp, #16
 801abe0:	af00      	add	r7, sp, #0
 801abe2:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 801abe4:	2303      	movs	r3, #3
 801abe6:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 801abe8:	2300      	movs	r3, #0
 801abea:	73bb      	strb	r3, [r7, #14]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 801abec:	687b      	ldr	r3, [r7, #4]
 801abee:	685b      	ldr	r3, [r3, #4]
 801abf0:	f107 020e 	add.w	r2, r7, #14
 801abf4:	4611      	mov	r1, r2
 801abf6:	4618      	mov	r0, r3
 801abf8:	f7ff f868 	bl	8019ccc <VerifyRfFreq>
 801abfc:	4603      	mov	r3, r0
 801abfe:	f083 0301 	eor.w	r3, r3, #1
 801ac02:	b2db      	uxtb	r3, r3
 801ac04:	2b00      	cmp	r3, #0
 801ac06:	d003      	beq.n	801ac10 <RegionEU868DlChannelReq+0x34>
    {
        status &= 0xFE;
 801ac08:	7bfb      	ldrb	r3, [r7, #15]
 801ac0a:	f023 0301 	bic.w	r3, r3, #1
 801ac0e:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( NvmCtx.Channels[dlChannelReq->ChannelId].Frequency == 0 )
 801ac10:	687b      	ldr	r3, [r7, #4]
 801ac12:	781b      	ldrb	r3, [r3, #0]
 801ac14:	4619      	mov	r1, r3
 801ac16:	4a11      	ldr	r2, [pc, #68]	; (801ac5c <RegionEU868DlChannelReq+0x80>)
 801ac18:	460b      	mov	r3, r1
 801ac1a:	005b      	lsls	r3, r3, #1
 801ac1c:	440b      	add	r3, r1
 801ac1e:	009b      	lsls	r3, r3, #2
 801ac20:	4413      	add	r3, r2
 801ac22:	681b      	ldr	r3, [r3, #0]
 801ac24:	2b00      	cmp	r3, #0
 801ac26:	d103      	bne.n	801ac30 <RegionEU868DlChannelReq+0x54>
    {
        status &= 0xFD;
 801ac28:	7bfb      	ldrb	r3, [r7, #15]
 801ac2a:	f023 0302 	bic.w	r3, r3, #2
 801ac2e:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 801ac30:	7bfb      	ldrb	r3, [r7, #15]
 801ac32:	2b03      	cmp	r3, #3
 801ac34:	d10c      	bne.n	801ac50 <RegionEU868DlChannelReq+0x74>
    {
        NvmCtx.Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 801ac36:	687b      	ldr	r3, [r7, #4]
 801ac38:	781b      	ldrb	r3, [r3, #0]
 801ac3a:	4618      	mov	r0, r3
 801ac3c:	687b      	ldr	r3, [r7, #4]
 801ac3e:	685a      	ldr	r2, [r3, #4]
 801ac40:	4906      	ldr	r1, [pc, #24]	; (801ac5c <RegionEU868DlChannelReq+0x80>)
 801ac42:	4603      	mov	r3, r0
 801ac44:	005b      	lsls	r3, r3, #1
 801ac46:	4403      	add	r3, r0
 801ac48:	009b      	lsls	r3, r3, #2
 801ac4a:	440b      	add	r3, r1
 801ac4c:	3304      	adds	r3, #4
 801ac4e:	601a      	str	r2, [r3, #0]
    }

    return status;
 801ac50:	7bfb      	ldrb	r3, [r7, #15]
}
 801ac52:	4618      	mov	r0, r3
 801ac54:	3710      	adds	r7, #16
 801ac56:	46bd      	mov	sp, r7
 801ac58:	bd80      	pop	{r7, pc}
 801ac5a:	bf00      	nop
 801ac5c:	20001160 	.word	0x20001160

0801ac60 <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801ac60:	b480      	push	{r7}
 801ac62:	b083      	sub	sp, #12
 801ac64:	af00      	add	r7, sp, #0
 801ac66:	4603      	mov	r3, r0
 801ac68:	460a      	mov	r2, r1
 801ac6a:	71fb      	strb	r3, [r7, #7]
 801ac6c:	4613      	mov	r3, r2
 801ac6e:	71bb      	strb	r3, [r7, #6]
    return currentDr;
 801ac70:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801ac74:	4618      	mov	r0, r3
 801ac76:	370c      	adds	r7, #12
 801ac78:	46bd      	mov	sp, r7
 801ac7a:	bc80      	pop	{r7}
 801ac7c:	4770      	bx	lr
	...

0801ac80 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801ac80:	b580      	push	{r7, lr}
 801ac82:	b098      	sub	sp, #96	; 0x60
 801ac84:	af02      	add	r7, sp, #8
 801ac86:	60f8      	str	r0, [r7, #12]
 801ac88:	60b9      	str	r1, [r7, #8]
 801ac8a:	607a      	str	r2, [r7, #4]
 801ac8c:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 801ac8e:	2300      	movs	r3, #0
 801ac90:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint8_t nbRestrictedChannels = 0;
 801ac94:	2300      	movs	r3, #0
 801ac96:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 801ac9a:	2300      	movs	r3, #0
 801ac9c:	647b      	str	r3, [r7, #68]	; 0x44
 801ac9e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 801aca2:	2200      	movs	r2, #0
 801aca4:	601a      	str	r2, [r3, #0]
 801aca6:	605a      	str	r2, [r3, #4]
 801aca8:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801acaa:	230c      	movs	r3, #12
 801acac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    if( RegionCommonCountChannels( NvmCtx.ChannelsMask, 0, 1 ) == 0 )
 801acb0:	2201      	movs	r2, #1
 801acb2:	2100      	movs	r1, #0
 801acb4:	4840      	ldr	r0, [pc, #256]	; (801adb8 <RegionEU868NextChannel+0x138>)
 801acb6:	f7fe fbc8 	bl	801944a <RegionCommonCountChannels>
 801acba:	4603      	mov	r3, r0
 801acbc:	2b00      	cmp	r3, #0
 801acbe:	d108      	bne.n	801acd2 <RegionEU868NextChannel+0x52>
    { // Reactivate default channels
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801acc0:	4b3e      	ldr	r3, [pc, #248]	; (801adbc <RegionEU868NextChannel+0x13c>)
 801acc2:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 801acc6:	f043 0307 	orr.w	r3, r3, #7
 801acca:	b29a      	uxth	r2, r3
 801accc:	4b3b      	ldr	r3, [pc, #236]	; (801adbc <RegionEU868NextChannel+0x13c>)
 801acce:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801acd2:	68fb      	ldr	r3, [r7, #12]
 801acd4:	7a5b      	ldrb	r3, [r3, #9]
 801acd6:	743b      	strb	r3, [r7, #16]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801acd8:	68fb      	ldr	r3, [r7, #12]
 801acda:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801acde:	b2db      	uxtb	r3, r3
 801ace0:	747b      	strb	r3, [r7, #17]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMask;
 801ace2:	4b35      	ldr	r3, [pc, #212]	; (801adb8 <RegionEU868NextChannel+0x138>)
 801ace4:	617b      	str	r3, [r7, #20]
    countChannelsParams.Channels = NvmCtx.Channels;
 801ace6:	4b35      	ldr	r3, [pc, #212]	; (801adbc <RegionEU868NextChannel+0x13c>)
 801ace8:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Bands = NvmCtx.Bands;
 801acea:	4b35      	ldr	r3, [pc, #212]	; (801adc0 <RegionEU868NextChannel+0x140>)
 801acec:	61fb      	str	r3, [r7, #28]
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 801acee:	2310      	movs	r3, #16
 801acf0:	843b      	strh	r3, [r7, #32]
    countChannelsParams.JoinChannels = EU868_JOIN_CHANNELS;
 801acf2:	2307      	movs	r3, #7
 801acf4:	847b      	strh	r3, [r7, #34]	; 0x22

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801acf6:	68fb      	ldr	r3, [r7, #12]
 801acf8:	681b      	ldr	r3, [r3, #0]
 801acfa:	627b      	str	r3, [r7, #36]	; 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801acfc:	68fb      	ldr	r3, [r7, #12]
 801acfe:	685b      	ldr	r3, [r3, #4]
 801ad00:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801ad02:	68fb      	ldr	r3, [r7, #12]
 801ad04:	7a9b      	ldrb	r3, [r3, #10]
 801ad06:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 801ad0a:	2306      	movs	r3, #6
 801ad0c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801ad10:	68fa      	ldr	r2, [r7, #12]
 801ad12:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801ad16:	320c      	adds	r2, #12
 801ad18:	e892 0003 	ldmia.w	r2, {r0, r1}
 801ad1c:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801ad20:	68fb      	ldr	r3, [r7, #12]
 801ad22:	7d1b      	ldrb	r3, [r3, #20]
 801ad24:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801ad28:	68fb      	ldr	r3, [r7, #12]
 801ad2a:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801ad2e:	68fb      	ldr	r3, [r7, #12]
 801ad30:	8adb      	ldrh	r3, [r3, #22]
 801ad32:	4619      	mov	r1, r3
 801ad34:	4610      	mov	r0, r2
 801ad36:	f7ff f83f 	bl	8019db8 <GetTimeOnAir>
 801ad3a:	4603      	mov	r3, r0
 801ad3c:	63fb      	str	r3, [r7, #60]	; 0x3c

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801ad3e:	f107 0310 	add.w	r3, r7, #16
 801ad42:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801ad44:	f107 0156 	add.w	r1, r7, #86	; 0x56
 801ad48:	f107 0244 	add.w	r2, r7, #68	; 0x44
 801ad4c:	f107 0024 	add.w	r0, r7, #36	; 0x24
 801ad50:	687b      	ldr	r3, [r7, #4]
 801ad52:	9301      	str	r3, [sp, #4]
 801ad54:	f107 0355 	add.w	r3, r7, #85	; 0x55
 801ad58:	9300      	str	r3, [sp, #0]
 801ad5a:	460b      	mov	r3, r1
 801ad5c:	6839      	ldr	r1, [r7, #0]
 801ad5e:	f7fe fea4 	bl	8019aaa <RegionCommonIdentifyChannels>
 801ad62:	4603      	mov	r3, r0
 801ad64:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801ad68:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801ad6c:	2b00      	cmp	r3, #0
 801ad6e:	d10f      	bne.n	801ad90 <RegionEU868NextChannel+0x110>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801ad70:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 801ad74:	3b01      	subs	r3, #1
 801ad76:	4619      	mov	r1, r3
 801ad78:	2000      	movs	r0, #0
 801ad7a:	f001 fc63 	bl	801c644 <randr>
 801ad7e:	4603      	mov	r3, r0
 801ad80:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801ad84:	4413      	add	r3, r2
 801ad86:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 801ad8a:	68bb      	ldr	r3, [r7, #8]
 801ad8c:	701a      	strb	r2, [r3, #0]
 801ad8e:	e00c      	b.n	801adaa <RegionEU868NextChannel+0x12a>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 801ad90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801ad94:	2b0c      	cmp	r3, #12
 801ad96:	d108      	bne.n	801adaa <RegionEU868NextChannel+0x12a>
    {
        // Datarate not supported by any channel, restore defaults
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801ad98:	4b08      	ldr	r3, [pc, #32]	; (801adbc <RegionEU868NextChannel+0x13c>)
 801ad9a:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 801ad9e:	f043 0307 	orr.w	r3, r3, #7
 801ada2:	b29a      	uxth	r2, r3
 801ada4:	4b05      	ldr	r3, [pc, #20]	; (801adbc <RegionEU868NextChannel+0x13c>)
 801ada6:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }
    return status;
 801adaa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801adae:	4618      	mov	r0, r3
 801adb0:	3758      	adds	r7, #88	; 0x58
 801adb2:	46bd      	mov	sp, r7
 801adb4:	bd80      	pop	{r7, pc}
 801adb6:	bf00      	nop
 801adb8:	20001298 	.word	0x20001298
 801adbc:	20001160 	.word	0x20001160
 801adc0:	20001220 	.word	0x20001220

0801adc4 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 801adc4:	b580      	push	{r7, lr}
 801adc6:	b084      	sub	sp, #16
 801adc8:	af00      	add	r7, sp, #0
 801adca:	6078      	str	r0, [r7, #4]
    uint8_t band = 0;
 801adcc:	2300      	movs	r3, #0
 801adce:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 801add0:	2300      	movs	r3, #0
 801add2:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 801add4:	2300      	movs	r3, #0
 801add6:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 801add8:	687b      	ldr	r3, [r7, #4]
 801adda:	791b      	ldrb	r3, [r3, #4]
 801addc:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 801adde:	7b7b      	ldrb	r3, [r7, #13]
 801ade0:	2b02      	cmp	r3, #2
 801ade2:	d801      	bhi.n	801ade8 <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 801ade4:	2306      	movs	r3, #6
 801ade6:	e085      	b.n	801aef4 <RegionEU868ChannelAdd+0x130>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 801ade8:	7b7b      	ldrb	r3, [r7, #13]
 801adea:	2b0f      	cmp	r3, #15
 801adec:	d901      	bls.n	801adf2 <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801adee:	2303      	movs	r3, #3
 801adf0:	e080      	b.n	801aef4 <RegionEU868ChannelAdd+0x130>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801adf2:	687b      	ldr	r3, [r7, #4]
 801adf4:	681b      	ldr	r3, [r3, #0]
 801adf6:	7a1b      	ldrb	r3, [r3, #8]
 801adf8:	f343 0303 	sbfx	r3, r3, #0, #4
 801adfc:	b25b      	sxtb	r3, r3
 801adfe:	2207      	movs	r2, #7
 801ae00:	2100      	movs	r1, #0
 801ae02:	4618      	mov	r0, r3
 801ae04:	f7fe fad0 	bl	80193a8 <RegionCommonValueInRange>
 801ae08:	4603      	mov	r3, r0
 801ae0a:	2b00      	cmp	r3, #0
 801ae0c:	d101      	bne.n	801ae12 <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 801ae0e:	2301      	movs	r3, #1
 801ae10:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801ae12:	687b      	ldr	r3, [r7, #4]
 801ae14:	681b      	ldr	r3, [r3, #0]
 801ae16:	7a1b      	ldrb	r3, [r3, #8]
 801ae18:	f343 1303 	sbfx	r3, r3, #4, #4
 801ae1c:	b25b      	sxtb	r3, r3
 801ae1e:	2207      	movs	r2, #7
 801ae20:	2100      	movs	r1, #0
 801ae22:	4618      	mov	r0, r3
 801ae24:	f7fe fac0 	bl	80193a8 <RegionCommonValueInRange>
 801ae28:	4603      	mov	r3, r0
 801ae2a:	2b00      	cmp	r3, #0
 801ae2c:	d101      	bne.n	801ae32 <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 801ae2e:	2301      	movs	r3, #1
 801ae30:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 801ae32:	687b      	ldr	r3, [r7, #4]
 801ae34:	681b      	ldr	r3, [r3, #0]
 801ae36:	7a1b      	ldrb	r3, [r3, #8]
 801ae38:	f343 0303 	sbfx	r3, r3, #0, #4
 801ae3c:	b25a      	sxtb	r2, r3
 801ae3e:	687b      	ldr	r3, [r7, #4]
 801ae40:	681b      	ldr	r3, [r3, #0]
 801ae42:	7a1b      	ldrb	r3, [r3, #8]
 801ae44:	f343 1303 	sbfx	r3, r3, #4, #4
 801ae48:	b25b      	sxtb	r3, r3
 801ae4a:	429a      	cmp	r2, r3
 801ae4c:	dd01      	ble.n	801ae52 <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 801ae4e:	2301      	movs	r3, #1
 801ae50:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 801ae52:	7bbb      	ldrb	r3, [r7, #14]
 801ae54:	f083 0301 	eor.w	r3, r3, #1
 801ae58:	b2db      	uxtb	r3, r3
 801ae5a:	2b00      	cmp	r3, #0
 801ae5c:	d010      	beq.n	801ae80 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 801ae5e:	687b      	ldr	r3, [r7, #4]
 801ae60:	681b      	ldr	r3, [r3, #0]
 801ae62:	681b      	ldr	r3, [r3, #0]
 801ae64:	f107 020c 	add.w	r2, r7, #12
 801ae68:	4611      	mov	r1, r2
 801ae6a:	4618      	mov	r0, r3
 801ae6c:	f7fe ff2e 	bl	8019ccc <VerifyRfFreq>
 801ae70:	4603      	mov	r3, r0
 801ae72:	f083 0301 	eor.w	r3, r3, #1
 801ae76:	b2db      	uxtb	r3, r3
 801ae78:	2b00      	cmp	r3, #0
 801ae7a:	d001      	beq.n	801ae80 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 801ae7c:	2301      	movs	r3, #1
 801ae7e:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 801ae80:	7bfb      	ldrb	r3, [r7, #15]
 801ae82:	2b00      	cmp	r3, #0
 801ae84:	d004      	beq.n	801ae90 <RegionEU868ChannelAdd+0xcc>
 801ae86:	7bbb      	ldrb	r3, [r7, #14]
 801ae88:	2b00      	cmp	r3, #0
 801ae8a:	d001      	beq.n	801ae90 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 801ae8c:	2306      	movs	r3, #6
 801ae8e:	e031      	b.n	801aef4 <RegionEU868ChannelAdd+0x130>
    }
    if( drInvalid == true )
 801ae90:	7bfb      	ldrb	r3, [r7, #15]
 801ae92:	2b00      	cmp	r3, #0
 801ae94:	d001      	beq.n	801ae9a <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 801ae96:	2305      	movs	r3, #5
 801ae98:	e02c      	b.n	801aef4 <RegionEU868ChannelAdd+0x130>
    }
    if( freqInvalid == true )
 801ae9a:	7bbb      	ldrb	r3, [r7, #14]
 801ae9c:	2b00      	cmp	r3, #0
 801ae9e:	d001      	beq.n	801aea4 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 801aea0:	2304      	movs	r3, #4
 801aea2:	e027      	b.n	801aef4 <RegionEU868ChannelAdd+0x130>
    }

    memcpy1( ( uint8_t* ) &(NvmCtx.Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( NvmCtx.Channels[id] ) );
 801aea4:	7b7a      	ldrb	r2, [r7, #13]
 801aea6:	4613      	mov	r3, r2
 801aea8:	005b      	lsls	r3, r3, #1
 801aeaa:	4413      	add	r3, r2
 801aeac:	009b      	lsls	r3, r3, #2
 801aeae:	4a13      	ldr	r2, [pc, #76]	; (801aefc <RegionEU868ChannelAdd+0x138>)
 801aeb0:	1898      	adds	r0, r3, r2
 801aeb2:	687b      	ldr	r3, [r7, #4]
 801aeb4:	681b      	ldr	r3, [r3, #0]
 801aeb6:	220c      	movs	r2, #12
 801aeb8:	4619      	mov	r1, r3
 801aeba:	f001 fbda 	bl	801c672 <memcpy1>
    NvmCtx.Channels[id].Band = band;
 801aebe:	7b7a      	ldrb	r2, [r7, #13]
 801aec0:	7b38      	ldrb	r0, [r7, #12]
 801aec2:	490e      	ldr	r1, [pc, #56]	; (801aefc <RegionEU868ChannelAdd+0x138>)
 801aec4:	4613      	mov	r3, r2
 801aec6:	005b      	lsls	r3, r3, #1
 801aec8:	4413      	add	r3, r2
 801aeca:	009b      	lsls	r3, r3, #2
 801aecc:	440b      	add	r3, r1
 801aece:	3309      	adds	r3, #9
 801aed0:	4602      	mov	r2, r0
 801aed2:	701a      	strb	r2, [r3, #0]
    NvmCtx.ChannelsMask[0] |= ( 1 << id );
 801aed4:	4b09      	ldr	r3, [pc, #36]	; (801aefc <RegionEU868ChannelAdd+0x138>)
 801aed6:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 801aeda:	b21a      	sxth	r2, r3
 801aedc:	7b7b      	ldrb	r3, [r7, #13]
 801aede:	2101      	movs	r1, #1
 801aee0:	fa01 f303 	lsl.w	r3, r1, r3
 801aee4:	b21b      	sxth	r3, r3
 801aee6:	4313      	orrs	r3, r2
 801aee8:	b21b      	sxth	r3, r3
 801aeea:	b29a      	uxth	r2, r3
 801aeec:	4b03      	ldr	r3, [pc, #12]	; (801aefc <RegionEU868ChannelAdd+0x138>)
 801aeee:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    return LORAMAC_STATUS_OK;
 801aef2:	2300      	movs	r3, #0
}
 801aef4:	4618      	mov	r0, r3
 801aef6:	3710      	adds	r7, #16
 801aef8:	46bd      	mov	sp, r7
 801aefa:	bd80      	pop	{r7, pc}
 801aefc:	20001160 	.word	0x20001160

0801af00 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 801af00:	b580      	push	{r7, lr}
 801af02:	b086      	sub	sp, #24
 801af04:	af00      	add	r7, sp, #0
 801af06:	6078      	str	r0, [r7, #4]
    uint8_t id = channelRemove->ChannelId;
 801af08:	687b      	ldr	r3, [r7, #4]
 801af0a:	781b      	ldrb	r3, [r3, #0]
 801af0c:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 801af0e:	7dfb      	ldrb	r3, [r7, #23]
 801af10:	2b02      	cmp	r3, #2
 801af12:	d801      	bhi.n	801af18 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 801af14:	2300      	movs	r3, #0
 801af16:	e012      	b.n	801af3e <RegionEU868ChannelsRemove+0x3e>
    }

    // Remove the channel from the list of channels
    NvmCtx.Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 801af18:	7dfa      	ldrb	r2, [r7, #23]
 801af1a:	490b      	ldr	r1, [pc, #44]	; (801af48 <RegionEU868ChannelsRemove+0x48>)
 801af1c:	4613      	mov	r3, r2
 801af1e:	005b      	lsls	r3, r3, #1
 801af20:	4413      	add	r3, r2
 801af22:	009b      	lsls	r3, r3, #2
 801af24:	440b      	add	r3, r1
 801af26:	461a      	mov	r2, r3
 801af28:	2300      	movs	r3, #0
 801af2a:	6013      	str	r3, [r2, #0]
 801af2c:	6053      	str	r3, [r2, #4]
 801af2e:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( NvmCtx.ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 801af30:	7dfb      	ldrb	r3, [r7, #23]
 801af32:	2210      	movs	r2, #16
 801af34:	4619      	mov	r1, r3
 801af36:	4805      	ldr	r0, [pc, #20]	; (801af4c <RegionEU868ChannelsRemove+0x4c>)
 801af38:	f7fe fa53 	bl	80193e2 <RegionCommonChanDisable>
 801af3c:	4603      	mov	r3, r0
}
 801af3e:	4618      	mov	r0, r3
 801af40:	3718      	adds	r7, #24
 801af42:	46bd      	mov	sp, r7
 801af44:	bd80      	pop	{r7, pc}
 801af46:	bf00      	nop
 801af48:	20001160 	.word	0x20001160
 801af4c:	20001298 	.word	0x20001298

0801af50 <RegionEU868SetContinuousWave>:

void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 801af50:	b580      	push	{r7, lr}
 801af52:	b084      	sub	sp, #16
 801af54:	af00      	add	r7, sp, #0
 801af56:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 801af58:	687b      	ldr	r3, [r7, #4]
 801af5a:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801af5e:	687b      	ldr	r3, [r7, #4]
 801af60:	781b      	ldrb	r3, [r3, #0]
 801af62:	4619      	mov	r1, r3
 801af64:	4a1e      	ldr	r2, [pc, #120]	; (801afe0 <RegionEU868SetContinuousWave+0x90>)
 801af66:	460b      	mov	r3, r1
 801af68:	005b      	lsls	r3, r3, #1
 801af6a:	440b      	add	r3, r1
 801af6c:	009b      	lsls	r3, r3, #2
 801af6e:	4413      	add	r3, r2
 801af70:	3309      	adds	r3, #9
 801af72:	781b      	ldrb	r3, [r3, #0]
 801af74:	4619      	mov	r1, r3
 801af76:	4a1a      	ldr	r2, [pc, #104]	; (801afe0 <RegionEU868SetContinuousWave+0x90>)
 801af78:	460b      	mov	r3, r1
 801af7a:	009b      	lsls	r3, r3, #2
 801af7c:	440b      	add	r3, r1
 801af7e:	009b      	lsls	r3, r3, #2
 801af80:	4413      	add	r3, r2
 801af82:	33c2      	adds	r3, #194	; 0xc2
 801af84:	f993 1000 	ldrsb.w	r1, [r3]
 801af88:	687b      	ldr	r3, [r7, #4]
 801af8a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801af8e:	4b15      	ldr	r3, [pc, #84]	; (801afe4 <RegionEU868SetContinuousWave+0x94>)
 801af90:	f7fe fe80 	bl	8019c94 <LimitTxPower>
 801af94:	4603      	mov	r3, r0
 801af96:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801af98:	2300      	movs	r3, #0
 801af9a:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 801af9c:	687b      	ldr	r3, [r7, #4]
 801af9e:	781b      	ldrb	r3, [r3, #0]
 801afa0:	4619      	mov	r1, r3
 801afa2:	4a0f      	ldr	r2, [pc, #60]	; (801afe0 <RegionEU868SetContinuousWave+0x90>)
 801afa4:	460b      	mov	r3, r1
 801afa6:	005b      	lsls	r3, r3, #1
 801afa8:	440b      	add	r3, r1
 801afaa:	009b      	lsls	r3, r3, #2
 801afac:	4413      	add	r3, r2
 801afae:	681b      	ldr	r3, [r3, #0]
 801afb0:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 801afb2:	687b      	ldr	r3, [r7, #4]
 801afb4:	6859      	ldr	r1, [r3, #4]
 801afb6:	687b      	ldr	r3, [r7, #4]
 801afb8:	689a      	ldr	r2, [r3, #8]
 801afba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801afbe:	4618      	mov	r0, r3
 801afc0:	f7fe fc88 	bl	80198d4 <RegionCommonComputeTxPower>
 801afc4:	4603      	mov	r3, r0
 801afc6:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 801afc8:	4b07      	ldr	r3, [pc, #28]	; (801afe8 <RegionEU868SetContinuousWave+0x98>)
 801afca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801afcc:	687a      	ldr	r2, [r7, #4]
 801afce:	8992      	ldrh	r2, [r2, #12]
 801afd0:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801afd4:	68b8      	ldr	r0, [r7, #8]
 801afd6:	4798      	blx	r3
}
 801afd8:	bf00      	nop
 801afda:	3710      	adds	r7, #16
 801afdc:	46bd      	mov	sp, r7
 801afde:	bd80      	pop	{r7, pc}
 801afe0:	20001160 	.word	0x20001160
 801afe4:	20001298 	.word	0x20001298
 801afe8:	08022b34 	.word	0x08022b34

0801afec <RegionEU868ApplyDrOffset>:

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801afec:	b480      	push	{r7}
 801afee:	b085      	sub	sp, #20
 801aff0:	af00      	add	r7, sp, #0
 801aff2:	4603      	mov	r3, r0
 801aff4:	71fb      	strb	r3, [r7, #7]
 801aff6:	460b      	mov	r3, r1
 801aff8:	71bb      	strb	r3, [r7, #6]
 801affa:	4613      	mov	r3, r2
 801affc:	717b      	strb	r3, [r7, #5]
    int8_t datarate = dr - drOffset;
 801affe:	79ba      	ldrb	r2, [r7, #6]
 801b000:	797b      	ldrb	r3, [r7, #5]
 801b002:	1ad3      	subs	r3, r2, r3
 801b004:	b2db      	uxtb	r3, r3
 801b006:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801b008:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b00c:	2b00      	cmp	r3, #0
 801b00e:	da01      	bge.n	801b014 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 801b010:	2300      	movs	r3, #0
 801b012:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801b014:	7bfb      	ldrb	r3, [r7, #15]
}
 801b016:	4618      	mov	r0, r3
 801b018:	3714      	adds	r7, #20
 801b01a:	46bd      	mov	sp, r7
 801b01c:	bc80      	pop	{r7}
 801b01e:	4770      	bx	lr

0801b020 <GetNextLowerTxDr>:
 */
static RegionUS915NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 801b020:	b480      	push	{r7}
 801b022:	b085      	sub	sp, #20
 801b024:	af00      	add	r7, sp, #0
 801b026:	4603      	mov	r3, r0
 801b028:	460a      	mov	r2, r1
 801b02a:	71fb      	strb	r3, [r7, #7]
 801b02c:	4613      	mov	r3, r2
 801b02e:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 801b030:	2300      	movs	r3, #0
 801b032:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 801b034:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801b038:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b03c:	429a      	cmp	r2, r3
 801b03e:	d102      	bne.n	801b046 <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 801b040:	79bb      	ldrb	r3, [r7, #6]
 801b042:	73fb      	strb	r3, [r7, #15]
 801b044:	e002      	b.n	801b04c <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 801b046:	79fb      	ldrb	r3, [r7, #7]
 801b048:	3b01      	subs	r3, #1
 801b04a:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 801b04c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b050:	4618      	mov	r0, r3
 801b052:	3714      	adds	r7, #20
 801b054:	46bd      	mov	sp, r7
 801b056:	bc80      	pop	{r7}
 801b058:	4770      	bx	lr

0801b05a <FindAvailable125kHzChannels>:
 * \param [OUT] availableChannels Number of available 125 kHz channels.
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint8_t* findAvailableChannelsIndex, uint16_t channelMaskRemaining, uint8_t* availableChannels )
{
 801b05a:	b480      	push	{r7}
 801b05c:	b087      	sub	sp, #28
 801b05e:	af00      	add	r7, sp, #0
 801b060:	60f8      	str	r0, [r7, #12]
 801b062:	460b      	mov	r3, r1
 801b064:	607a      	str	r2, [r7, #4]
 801b066:	817b      	strh	r3, [r7, #10]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 801b068:	68fb      	ldr	r3, [r7, #12]
 801b06a:	2b00      	cmp	r3, #0
 801b06c:	d002      	beq.n	801b074 <FindAvailable125kHzChannels+0x1a>
 801b06e:	687b      	ldr	r3, [r7, #4]
 801b070:	2b00      	cmp	r3, #0
 801b072:	d101      	bne.n	801b078 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801b074:	2303      	movs	r3, #3
 801b076:	e021      	b.n	801b0bc <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 801b078:	687b      	ldr	r3, [r7, #4]
 801b07a:	2200      	movs	r2, #0
 801b07c:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 801b07e:	2300      	movs	r3, #0
 801b080:	75fb      	strb	r3, [r7, #23]
 801b082:	e017      	b.n	801b0b4 <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( channelMaskRemaining & ( 1 << i ) ) != 0 )
 801b084:	897a      	ldrh	r2, [r7, #10]
 801b086:	7dfb      	ldrb	r3, [r7, #23]
 801b088:	fa42 f303 	asr.w	r3, r2, r3
 801b08c:	f003 0301 	and.w	r3, r3, #1
 801b090:	2b00      	cmp	r3, #0
 801b092:	d00c      	beq.n	801b0ae <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 801b094:	687b      	ldr	r3, [r7, #4]
 801b096:	781b      	ldrb	r3, [r3, #0]
 801b098:	461a      	mov	r2, r3
 801b09a:	68fb      	ldr	r3, [r7, #12]
 801b09c:	4413      	add	r3, r2
 801b09e:	7dfa      	ldrb	r2, [r7, #23]
 801b0a0:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 801b0a2:	687b      	ldr	r3, [r7, #4]
 801b0a4:	781b      	ldrb	r3, [r3, #0]
 801b0a6:	3301      	adds	r3, #1
 801b0a8:	b2da      	uxtb	r2, r3
 801b0aa:	687b      	ldr	r3, [r7, #4]
 801b0ac:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 801b0ae:	7dfb      	ldrb	r3, [r7, #23]
 801b0b0:	3301      	adds	r3, #1
 801b0b2:	75fb      	strb	r3, [r7, #23]
 801b0b4:	7dfb      	ldrb	r3, [r7, #23]
 801b0b6:	2b07      	cmp	r3, #7
 801b0b8:	d9e4      	bls.n	801b084 <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 801b0ba:	2300      	movs	r3, #0
}
 801b0bc:	4618      	mov	r0, r3
 801b0be:	371c      	adds	r7, #28
 801b0c0:	46bd      	mov	sp, r7
 801b0c2:	bc80      	pop	{r7}
 801b0c4:	4770      	bx	lr
	...

0801b0c8 <ComputeNext125kHzJoinChannel>:
 * \param [OUT] newChannelIndex Index of available channel.
 *
 * \retval Status
 */
static LoRaMacStatus_t ComputeNext125kHzJoinChannel( uint8_t* newChannelIndex )
{
 801b0c8:	b590      	push	{r4, r7, lr}
 801b0ca:	b087      	sub	sp, #28
 801b0cc:	af00      	add	r7, sp, #0
 801b0ce:	6078      	str	r0, [r7, #4]
    uint8_t currentChannelsMaskRemainingIndex;
    uint16_t channelMaskRemaining;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 801b0d0:	2300      	movs	r3, #0
 801b0d2:	60fb      	str	r3, [r7, #12]
 801b0d4:	2300      	movs	r3, #0
 801b0d6:	613b      	str	r3, [r7, #16]
    uint8_t availableChannels = 0;
 801b0d8:	2300      	movs	r3, #0
 801b0da:	72fb      	strb	r3, [r7, #11]
    uint8_t startIndex = NvmCtx.JoinChannelGroupsCurrentIndex;
 801b0dc:	4b32      	ldr	r3, [pc, #200]	; (801b1a8 <ComputeNext125kHzJoinChannel+0xe0>)
 801b0de:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 801b0e2:	757b      	strb	r3, [r7, #21]

    // Null pointer check
    if( newChannelIndex == NULL )
 801b0e4:	687b      	ldr	r3, [r7, #4]
 801b0e6:	2b00      	cmp	r3, #0
 801b0e8:	d101      	bne.n	801b0ee <ComputeNext125kHzJoinChannel+0x26>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801b0ea:	2303      	movs	r3, #3
 801b0ec:	e057      	b.n	801b19e <ComputeNext125kHzJoinChannel+0xd6>
    }

    do {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelsMaskRemainingIndex = (uint8_t) startIndex / 2;
 801b0ee:	7d7b      	ldrb	r3, [r7, #21]
 801b0f0:	085b      	lsrs	r3, r3, #1
 801b0f2:	753b      	strb	r3, [r7, #20]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 801b0f4:	7d7b      	ldrb	r3, [r7, #21]
 801b0f6:	f003 0301 	and.w	r3, r3, #1
 801b0fa:	b2db      	uxtb	r3, r3
 801b0fc:	2b00      	cmp	r3, #0
 801b0fe:	d108      	bne.n	801b112 <ComputeNext125kHzJoinChannel+0x4a>
        {
            channelMaskRemaining = ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] & 0x00FF );
 801b100:	7d3b      	ldrb	r3, [r7, #20]
 801b102:	4a29      	ldr	r2, [pc, #164]	; (801b1a8 <ComputeNext125kHzJoinChannel+0xe0>)
 801b104:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801b108:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801b10c:	b2db      	uxtb	r3, r3
 801b10e:	82fb      	strh	r3, [r7, #22]
 801b110:	e007      	b.n	801b122 <ComputeNext125kHzJoinChannel+0x5a>
        }
        else
        {
            channelMaskRemaining = ( ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] >> 8 ) & 0x00FF );
 801b112:	7d3b      	ldrb	r3, [r7, #20]
 801b114:	4a24      	ldr	r2, [pc, #144]	; (801b1a8 <ComputeNext125kHzJoinChannel+0xe0>)
 801b116:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801b11a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801b11e:	0a1b      	lsrs	r3, r3, #8
 801b120:	82fb      	strh	r3, [r7, #22]
        }


        if( FindAvailable125kHzChannels( findAvailableChannelsIndex, channelMaskRemaining, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801b122:	f107 020b 	add.w	r2, r7, #11
 801b126:	8af9      	ldrh	r1, [r7, #22]
 801b128:	f107 030c 	add.w	r3, r7, #12
 801b12c:	4618      	mov	r0, r3
 801b12e:	f7ff ff94 	bl	801b05a <FindAvailable125kHzChannels>
 801b132:	4603      	mov	r3, r0
 801b134:	2b03      	cmp	r3, #3
 801b136:	d101      	bne.n	801b13c <ComputeNext125kHzJoinChannel+0x74>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 801b138:	2303      	movs	r3, #3
 801b13a:	e030      	b.n	801b19e <ComputeNext125kHzJoinChannel+0xd6>
        }

        if ( availableChannels > 0 )
 801b13c:	7afb      	ldrb	r3, [r7, #11]
 801b13e:	2b00      	cmp	r3, #0
 801b140:	d012      	beq.n	801b168 <ComputeNext125kHzJoinChannel+0xa0>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 801b142:	7d7b      	ldrb	r3, [r7, #21]
 801b144:	00db      	lsls	r3, r3, #3
 801b146:	b2dc      	uxtb	r4, r3
 801b148:	7afb      	ldrb	r3, [r7, #11]
 801b14a:	3b01      	subs	r3, #1
 801b14c:	4619      	mov	r1, r3
 801b14e:	2000      	movs	r0, #0
 801b150:	f001 fa78 	bl	801c644 <randr>
 801b154:	4603      	mov	r3, r0
 801b156:	f107 0218 	add.w	r2, r7, #24
 801b15a:	4413      	add	r3, r2
 801b15c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 801b160:	4423      	add	r3, r4
 801b162:	b2da      	uxtb	r2, r3
 801b164:	687b      	ldr	r3, [r7, #4]
 801b166:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 801b168:	7d7b      	ldrb	r3, [r7, #21]
 801b16a:	3301      	adds	r3, #1
 801b16c:	757b      	strb	r3, [r7, #21]
        if ( startIndex > 7 )
 801b16e:	7d7b      	ldrb	r3, [r7, #21]
 801b170:	2b07      	cmp	r3, #7
 801b172:	d901      	bls.n	801b178 <ComputeNext125kHzJoinChannel+0xb0>
        {
            startIndex = 0;
 801b174:	2300      	movs	r3, #0
 801b176:	757b      	strb	r3, [r7, #21]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != NvmCtx.JoinChannelGroupsCurrentIndex ) );
 801b178:	7afb      	ldrb	r3, [r7, #11]
 801b17a:	2b00      	cmp	r3, #0
 801b17c:	d105      	bne.n	801b18a <ComputeNext125kHzJoinChannel+0xc2>
 801b17e:	4b0a      	ldr	r3, [pc, #40]	; (801b1a8 <ComputeNext125kHzJoinChannel+0xe0>)
 801b180:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 801b184:	7d7a      	ldrb	r2, [r7, #21]
 801b186:	429a      	cmp	r2, r3
 801b188:	d1b1      	bne.n	801b0ee <ComputeNext125kHzJoinChannel+0x26>

    if ( availableChannels > 0 )
 801b18a:	7afb      	ldrb	r3, [r7, #11]
 801b18c:	2b00      	cmp	r3, #0
 801b18e:	d005      	beq.n	801b19c <ComputeNext125kHzJoinChannel+0xd4>
    {
        NvmCtx.JoinChannelGroupsCurrentIndex = startIndex;
 801b190:	4a05      	ldr	r2, [pc, #20]	; (801b1a8 <ComputeNext125kHzJoinChannel+0xe0>)
 801b192:	7d7b      	ldrb	r3, [r7, #21]
 801b194:	f882 3398 	strb.w	r3, [r2, #920]	; 0x398
        return LORAMAC_STATUS_OK;
 801b198:	2300      	movs	r3, #0
 801b19a:	e000      	b.n	801b19e <ComputeNext125kHzJoinChannel+0xd6>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 801b19c:	2303      	movs	r3, #3
}
 801b19e:	4618      	mov	r0, r3
 801b1a0:	371c      	adds	r7, #28
 801b1a2:	46bd      	mov	sp, r7
 801b1a4:	bd90      	pop	{r4, r7, pc}
 801b1a6:	bf00      	nop
 801b1a8:	2000129c 	.word	0x2000129c

0801b1ac <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 801b1ac:	b480      	push	{r7}
 801b1ae:	b083      	sub	sp, #12
 801b1b0:	af00      	add	r7, sp, #0
 801b1b2:	6078      	str	r0, [r7, #4]
    switch( BandwidthsUS915[drIndex] )
 801b1b4:	4a09      	ldr	r2, [pc, #36]	; (801b1dc <GetBandwidth+0x30>)
 801b1b6:	687b      	ldr	r3, [r7, #4]
 801b1b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801b1bc:	4a08      	ldr	r2, [pc, #32]	; (801b1e0 <GetBandwidth+0x34>)
 801b1be:	4293      	cmp	r3, r2
 801b1c0:	d004      	beq.n	801b1cc <GetBandwidth+0x20>
 801b1c2:	4a08      	ldr	r2, [pc, #32]	; (801b1e4 <GetBandwidth+0x38>)
 801b1c4:	4293      	cmp	r3, r2
 801b1c6:	d003      	beq.n	801b1d0 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 801b1c8:	2300      	movs	r3, #0
 801b1ca:	e002      	b.n	801b1d2 <GetBandwidth+0x26>
        case 250000:
            return 1;
 801b1cc:	2301      	movs	r3, #1
 801b1ce:	e000      	b.n	801b1d2 <GetBandwidth+0x26>
        case 500000:
            return 2;
 801b1d0:	2302      	movs	r3, #2
    }
}
 801b1d2:	4618      	mov	r0, r3
 801b1d4:	370c      	adds	r7, #12
 801b1d6:	46bd      	mov	sp, r7
 801b1d8:	bc80      	pop	{r7}
 801b1da:	4770      	bx	lr
 801b1dc:	08022ac0 	.word	0x08022ac0
 801b1e0:	0003d090 	.word	0x0003d090
 801b1e4:	0007a120 	.word	0x0007a120

0801b1e8 <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 801b1e8:	b580      	push	{r7, lr}
 801b1ea:	b084      	sub	sp, #16
 801b1ec:	af00      	add	r7, sp, #0
 801b1ee:	603b      	str	r3, [r7, #0]
 801b1f0:	4603      	mov	r3, r0
 801b1f2:	71fb      	strb	r3, [r7, #7]
 801b1f4:	460b      	mov	r3, r1
 801b1f6:	71bb      	strb	r3, [r7, #6]
 801b1f8:	4613      	mov	r3, r2
 801b1fa:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 801b1fc:	79fb      	ldrb	r3, [r7, #7]
 801b1fe:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 801b200:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801b204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b208:	4293      	cmp	r3, r2
 801b20a:	bfb8      	it	lt
 801b20c:	4613      	movlt	r3, r2
 801b20e:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 801b210:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801b214:	2b04      	cmp	r3, #4
 801b216:	d106      	bne.n	801b226 <LimitTxPower+0x3e>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 801b218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b21c:	2b02      	cmp	r3, #2
 801b21e:	bfb8      	it	lt
 801b220:	2302      	movlt	r3, #2
 801b222:	73fb      	strb	r3, [r7, #15]
 801b224:	e00d      	b.n	801b242 <LimitTxPower+0x5a>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 801b226:	2204      	movs	r2, #4
 801b228:	2100      	movs	r1, #0
 801b22a:	6838      	ldr	r0, [r7, #0]
 801b22c:	f7fe f90d 	bl	801944a <RegionCommonCountChannels>
 801b230:	4603      	mov	r3, r0
 801b232:	2b31      	cmp	r3, #49	; 0x31
 801b234:	d805      	bhi.n	801b242 <LimitTxPower+0x5a>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 801b236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b23a:	2b05      	cmp	r3, #5
 801b23c:	bfb8      	it	lt
 801b23e:	2305      	movlt	r3, #5
 801b240:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 801b242:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b246:	4618      	mov	r0, r3
 801b248:	3710      	adds	r7, #16
 801b24a:	46bd      	mov	sp, r7
 801b24c:	bd80      	pop	{r7, pc}
	...

0801b250 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 801b250:	b580      	push	{r7, lr}
 801b252:	b082      	sub	sp, #8
 801b254:	af00      	add	r7, sp, #0
 801b256:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801b258:	4b18      	ldr	r3, [pc, #96]	; (801b2bc <VerifyRfFreq+0x6c>)
 801b25a:	6a1b      	ldr	r3, [r3, #32]
 801b25c:	6878      	ldr	r0, [r7, #4]
 801b25e:	4798      	blx	r3
 801b260:	4603      	mov	r3, r0
 801b262:	f083 0301 	eor.w	r3, r3, #1
 801b266:	b2db      	uxtb	r3, r3
 801b268:	2b00      	cmp	r3, #0
 801b26a:	d001      	beq.n	801b270 <VerifyRfFreq+0x20>
    {
        return false;
 801b26c:	2300      	movs	r3, #0
 801b26e:	e021      	b.n	801b2b4 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 801b270:	687b      	ldr	r3, [r7, #4]
 801b272:	4a13      	ldr	r2, [pc, #76]	; (801b2c0 <VerifyRfFreq+0x70>)
 801b274:	4293      	cmp	r3, r2
 801b276:	d910      	bls.n	801b29a <VerifyRfFreq+0x4a>
 801b278:	687b      	ldr	r3, [r7, #4]
 801b27a:	4a12      	ldr	r2, [pc, #72]	; (801b2c4 <VerifyRfFreq+0x74>)
 801b27c:	4293      	cmp	r3, r2
 801b27e:	d80c      	bhi.n	801b29a <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 801b280:	687a      	ldr	r2, [r7, #4]
 801b282:	4b11      	ldr	r3, [pc, #68]	; (801b2c8 <VerifyRfFreq+0x78>)
 801b284:	4413      	add	r3, r2
 801b286:	4a11      	ldr	r2, [pc, #68]	; (801b2cc <VerifyRfFreq+0x7c>)
 801b288:	fba2 1203 	umull	r1, r2, r2, r3
 801b28c:	0c92      	lsrs	r2, r2, #18
 801b28e:	4910      	ldr	r1, [pc, #64]	; (801b2d0 <VerifyRfFreq+0x80>)
 801b290:	fb01 f202 	mul.w	r2, r1, r2
 801b294:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 801b296:	2a00      	cmp	r2, #0
 801b298:	d001      	beq.n	801b29e <VerifyRfFreq+0x4e>
    {
        return false;
 801b29a:	2300      	movs	r3, #0
 801b29c:	e00a      	b.n	801b2b4 <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 801b29e:	687b      	ldr	r3, [r7, #4]
 801b2a0:	4a0c      	ldr	r2, [pc, #48]	; (801b2d4 <VerifyRfFreq+0x84>)
 801b2a2:	4293      	cmp	r3, r2
 801b2a4:	d903      	bls.n	801b2ae <VerifyRfFreq+0x5e>
 801b2a6:	687b      	ldr	r3, [r7, #4]
 801b2a8:	4a06      	ldr	r2, [pc, #24]	; (801b2c4 <VerifyRfFreq+0x74>)
 801b2aa:	4293      	cmp	r3, r2
 801b2ac:	d901      	bls.n	801b2b2 <VerifyRfFreq+0x62>
    {
        return false;
 801b2ae:	2300      	movs	r3, #0
 801b2b0:	e000      	b.n	801b2b4 <VerifyRfFreq+0x64>
    }
    return true;
 801b2b2:	2301      	movs	r3, #1
}
 801b2b4:	4618      	mov	r0, r3
 801b2b6:	3708      	adds	r7, #8
 801b2b8:	46bd      	mov	sp, r7
 801b2ba:	bd80      	pop	{r7, pc}
 801b2bc:	08022b34 	.word	0x08022b34
 801b2c0:	3708709f 	.word	0x3708709f
 801b2c4:	374886e0 	.word	0x374886e0
 801b2c8:	c8f78f60 	.word	0xc8f78f60
 801b2cc:	6fd91d85 	.word	0x6fd91d85
 801b2d0:	000927c0 	.word	0x000927c0
 801b2d4:	35c8015f 	.word	0x35c8015f

0801b2d8 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 801b2d8:	b590      	push	{r4, r7, lr}
 801b2da:	b089      	sub	sp, #36	; 0x24
 801b2dc:	af04      	add	r7, sp, #16
 801b2de:	4603      	mov	r3, r0
 801b2e0:	460a      	mov	r2, r1
 801b2e2:	71fb      	strb	r3, [r7, #7]
 801b2e4:	4613      	mov	r3, r2
 801b2e6:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 801b2e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b2ec:	4a0f      	ldr	r2, [pc, #60]	; (801b32c <GetTimeOnAir+0x54>)
 801b2ee:	5cd3      	ldrb	r3, [r2, r3]
 801b2f0:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = GetBandwidth( datarate );
 801b2f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b2f6:	4618      	mov	r0, r3
 801b2f8:	f7ff ff58 	bl	801b1ac <GetBandwidth>
 801b2fc:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801b2fe:	4b0c      	ldr	r3, [pc, #48]	; (801b330 <GetTimeOnAir+0x58>)
 801b300:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801b302:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801b306:	88bb      	ldrh	r3, [r7, #4]
 801b308:	b2db      	uxtb	r3, r3
 801b30a:	2101      	movs	r1, #1
 801b30c:	9103      	str	r1, [sp, #12]
 801b30e:	9302      	str	r3, [sp, #8]
 801b310:	2300      	movs	r3, #0
 801b312:	9301      	str	r3, [sp, #4]
 801b314:	2308      	movs	r3, #8
 801b316:	9300      	str	r3, [sp, #0]
 801b318:	2301      	movs	r3, #1
 801b31a:	68b9      	ldr	r1, [r7, #8]
 801b31c:	2001      	movs	r0, #1
 801b31e:	47a0      	blx	r4
 801b320:	4603      	mov	r3, r0
}
 801b322:	4618      	mov	r0, r3
 801b324:	3714      	adds	r7, #20
 801b326:	46bd      	mov	sp, r7
 801b328:	bd90      	pop	{r4, r7, pc}
 801b32a:	bf00      	nop
 801b32c:	08022ab0 	.word	0x08022ab0
 801b330:	08022b34 	.word	0x08022b34

0801b334 <RegionUS915GetPhyParam>:

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 801b334:	b580      	push	{r7, lr}
 801b336:	b084      	sub	sp, #16
 801b338:	af00      	add	r7, sp, #0
 801b33a:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 801b33c:	2300      	movs	r3, #0
 801b33e:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 801b340:	687b      	ldr	r3, [r7, #4]
 801b342:	781b      	ldrb	r3, [r3, #0]
 801b344:	3b01      	subs	r3, #1
 801b346:	2b38      	cmp	r3, #56	; 0x38
 801b348:	f200 8124 	bhi.w	801b594 <RegionUS915GetPhyParam+0x260>
 801b34c:	a201      	add	r2, pc, #4	; (adr r2, 801b354 <RegionUS915GetPhyParam+0x20>)
 801b34e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b352:	bf00      	nop
 801b354:	0801b439 	.word	0x0801b439
 801b358:	0801b43f 	.word	0x0801b43f
 801b35c:	0801b595 	.word	0x0801b595
 801b360:	0801b595 	.word	0x0801b595
 801b364:	0801b595 	.word	0x0801b595
 801b368:	0801b445 	.word	0x0801b445
 801b36c:	0801b595 	.word	0x0801b595
 801b370:	0801b45f 	.word	0x0801b45f
 801b374:	0801b595 	.word	0x0801b595
 801b378:	0801b465 	.word	0x0801b465
 801b37c:	0801b46b 	.word	0x0801b46b
 801b380:	0801b471 	.word	0x0801b471
 801b384:	0801b477 	.word	0x0801b477
 801b388:	0801b487 	.word	0x0801b487
 801b38c:	0801b497 	.word	0x0801b497
 801b390:	0801b49d 	.word	0x0801b49d
 801b394:	0801b4a5 	.word	0x0801b4a5
 801b398:	0801b4ad 	.word	0x0801b4ad
 801b39c:	0801b4b5 	.word	0x0801b4b5
 801b3a0:	0801b4bd 	.word	0x0801b4bd
 801b3a4:	0801b4c5 	.word	0x0801b4c5
 801b3a8:	0801b4cd 	.word	0x0801b4cd
 801b3ac:	0801b4e1 	.word	0x0801b4e1
 801b3b0:	0801b4e7 	.word	0x0801b4e7
 801b3b4:	0801b4ed 	.word	0x0801b4ed
 801b3b8:	0801b4f3 	.word	0x0801b4f3
 801b3bc:	0801b4f9 	.word	0x0801b4f9
 801b3c0:	0801b4ff 	.word	0x0801b4ff
 801b3c4:	0801b505 	.word	0x0801b505
 801b3c8:	0801b50b 	.word	0x0801b50b
 801b3cc:	0801b50b 	.word	0x0801b50b
 801b3d0:	0801b511 	.word	0x0801b511
 801b3d4:	0801b517 	.word	0x0801b517
 801b3d8:	0801b44b 	.word	0x0801b44b
 801b3dc:	0801b595 	.word	0x0801b595
 801b3e0:	0801b595 	.word	0x0801b595
 801b3e4:	0801b595 	.word	0x0801b595
 801b3e8:	0801b595 	.word	0x0801b595
 801b3ec:	0801b595 	.word	0x0801b595
 801b3f0:	0801b595 	.word	0x0801b595
 801b3f4:	0801b595 	.word	0x0801b595
 801b3f8:	0801b595 	.word	0x0801b595
 801b3fc:	0801b595 	.word	0x0801b595
 801b400:	0801b595 	.word	0x0801b595
 801b404:	0801b595 	.word	0x0801b595
 801b408:	0801b595 	.word	0x0801b595
 801b40c:	0801b595 	.word	0x0801b595
 801b410:	0801b51f 	.word	0x0801b51f
 801b414:	0801b533 	.word	0x0801b533
 801b418:	0801b541 	.word	0x0801b541
 801b41c:	0801b547 	.word	0x0801b547
 801b420:	0801b553 	.word	0x0801b553
 801b424:	0801b559 	.word	0x0801b559
 801b428:	0801b56d 	.word	0x0801b56d
 801b42c:	0801b54d 	.word	0x0801b54d
 801b430:	0801b573 	.word	0x0801b573
 801b434:	0801b583 	.word	0x0801b583
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 801b438:	2308      	movs	r3, #8
 801b43a:	60bb      	str	r3, [r7, #8]
            break;
 801b43c:	e0ab      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 801b43e:	2300      	movs	r3, #0
 801b440:	60bb      	str	r3, [r7, #8]
            break;
 801b442:	e0a8      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 801b444:	2300      	movs	r3, #0
 801b446:	60bb      	str	r3, [r7, #8]
            break;
 801b448:	e0a5      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, US915_TX_MIN_DATARATE );
 801b44a:	687b      	ldr	r3, [r7, #4]
 801b44c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b450:	2100      	movs	r1, #0
 801b452:	4618      	mov	r0, r3
 801b454:	f7ff fde4 	bl	801b020 <GetNextLowerTxDr>
 801b458:	4603      	mov	r3, r0
 801b45a:	60bb      	str	r3, [r7, #8]
            break;
 801b45c:	e09b      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 801b45e:	2300      	movs	r3, #0
 801b460:	60bb      	str	r3, [r7, #8]
            break;
 801b462:	e098      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 801b464:	2300      	movs	r3, #0
 801b466:	60bb      	str	r3, [r7, #8]
            break;
 801b468:	e095      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = US915_ADR_ACK_LIMIT;
 801b46a:	2340      	movs	r3, #64	; 0x40
 801b46c:	60bb      	str	r3, [r7, #8]
            break;
 801b46e:	e092      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = US915_ADR_ACK_DELAY;
 801b470:	2320      	movs	r3, #32
 801b472:	60bb      	str	r3, [r7, #8]
            break;
 801b474:	e08f      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 801b476:	687b      	ldr	r3, [r7, #4]
 801b478:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b47c:	461a      	mov	r2, r3
 801b47e:	4b4a      	ldr	r3, [pc, #296]	; (801b5a8 <RegionUS915GetPhyParam+0x274>)
 801b480:	5c9b      	ldrb	r3, [r3, r2]
 801b482:	60bb      	str	r3, [r7, #8]
            break;
 801b484:	e087      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 801b486:	687b      	ldr	r3, [r7, #4]
 801b488:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b48c:	461a      	mov	r2, r3
 801b48e:	4b47      	ldr	r3, [pc, #284]	; (801b5ac <RegionUS915GetPhyParam+0x278>)
 801b490:	5c9b      	ldrb	r3, [r3, r2]
 801b492:	60bb      	str	r3, [r7, #8]
            break;
 801b494:	e07f      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 801b496:	2300      	movs	r3, #0
 801b498:	60bb      	str	r3, [r7, #8]
            break;
 801b49a:	e07c      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 801b49c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 801b4a0:	60bb      	str	r3, [r7, #8]
            break;
 801b4a2:	e078      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = US915_RECEIVE_DELAY1;
 801b4a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801b4a8:	60bb      	str	r3, [r7, #8]
            break;
 801b4aa:	e074      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = US915_RECEIVE_DELAY2;
 801b4ac:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801b4b0:	60bb      	str	r3, [r7, #8]
            break;
 801b4b2:	e070      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY1;
 801b4b4:	f241 3388 	movw	r3, #5000	; 0x1388
 801b4b8:	60bb      	str	r3, [r7, #8]
            break;
 801b4ba:	e06c      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY2;
 801b4bc:	f241 7370 	movw	r3, #6000	; 0x1770
 801b4c0:	60bb      	str	r3, [r7, #8]
            break;
 801b4c2:	e068      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = US915_MAX_FCNT_GAP;
 801b4c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b4c8:	60bb      	str	r3, [r7, #8]
            break;
 801b4ca:	e064      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( US915_ACKTIMEOUT + randr( -US915_ACK_TIMEOUT_RND, US915_ACK_TIMEOUT_RND ) );
 801b4cc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801b4d0:	4837      	ldr	r0, [pc, #220]	; (801b5b0 <RegionUS915GetPhyParam+0x27c>)
 801b4d2:	f001 f8b7 	bl	801c644 <randr>
 801b4d6:	4603      	mov	r3, r0
 801b4d8:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 801b4dc:	60bb      	str	r3, [r7, #8]
            break;
 801b4de:	e05a      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = US915_DEFAULT_RX1_DR_OFFSET;
 801b4e0:	2300      	movs	r3, #0
 801b4e2:	60bb      	str	r3, [r7, #8]
            break;
 801b4e4:	e057      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 801b4e6:	4b33      	ldr	r3, [pc, #204]	; (801b5b4 <RegionUS915GetPhyParam+0x280>)
 801b4e8:	60bb      	str	r3, [r7, #8]
            break;
 801b4ea:	e054      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 801b4ec:	2308      	movs	r3, #8
 801b4ee:	60bb      	str	r3, [r7, #8]
            break;
 801b4f0:	e051      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 801b4f2:	4b31      	ldr	r3, [pc, #196]	; (801b5b8 <RegionUS915GetPhyParam+0x284>)
 801b4f4:	60bb      	str	r3, [r7, #8]
            break;
 801b4f6:	e04e      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 801b4f8:	4b30      	ldr	r3, [pc, #192]	; (801b5bc <RegionUS915GetPhyParam+0x288>)
 801b4fa:	60bb      	str	r3, [r7, #8]
            break;
 801b4fc:	e04b      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 801b4fe:	2348      	movs	r3, #72	; 0x48
 801b500:	60bb      	str	r3, [r7, #8]
            break;
 801b502:	e048      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 801b504:	4b2e      	ldr	r3, [pc, #184]	; (801b5c0 <RegionUS915GetPhyParam+0x28c>)
 801b506:	60bb      	str	r3, [r7, #8]
            break;
 801b508:	e045      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 801b50a:	2300      	movs	r3, #0
 801b50c:	60bb      	str	r3, [r7, #8]
            break;
 801b50e:	e042      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 801b510:	4b2c      	ldr	r3, [pc, #176]	; (801b5c4 <RegionUS915GetPhyParam+0x290>)
 801b512:	60bb      	str	r3, [r7, #8]
            break;
 801b514:	e03f      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 801b516:	f04f 0300 	mov.w	r3, #0
 801b51a:	60bb      	str	r3, [r7, #8]
            break;
 801b51c:	e03b      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = US915_BEACON_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 801b51e:	687b      	ldr	r3, [r7, #4]
 801b520:	791b      	ldrb	r3, [r3, #4]
 801b522:	461a      	mov	r2, r3
 801b524:	4b28      	ldr	r3, [pc, #160]	; (801b5c8 <RegionUS915GetPhyParam+0x294>)
 801b526:	fb03 f202 	mul.w	r2, r3, r2
 801b52a:	4b22      	ldr	r3, [pc, #136]	; (801b5b4 <RegionUS915GetPhyParam+0x280>)
 801b52c:	4413      	add	r3, r2
 801b52e:	60bb      	str	r3, [r7, #8]
            break;
 801b530:	e031      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 801b532:	2317      	movs	r3, #23
 801b534:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 801b536:	2305      	movs	r3, #5
 801b538:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 801b53a:	2303      	movs	r3, #3
 801b53c:	72bb      	strb	r3, [r7, #10]
            break;
 801b53e:	e02a      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 801b540:	2308      	movs	r3, #8
 801b542:	60bb      	str	r3, [r7, #8]
            break;
 801b544:	e027      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_STEPWIDTH:
        {
            phyParam.Value = US915_BEACON_CHANNEL_STEPWIDTH;
 801b546:	4b20      	ldr	r3, [pc, #128]	; (801b5c8 <RegionUS915GetPhyParam+0x294>)
 801b548:	60bb      	str	r3, [r7, #8]
            break;
 801b54a:	e024      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_PING_SLOT_NB_CHANNELS;
 801b54c:	2308      	movs	r3, #8
 801b54e:	60bb      	str	r3, [r7, #8]
            break;
 801b550:	e021      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 801b552:	2308      	movs	r3, #8
 801b554:	60bb      	str	r3, [r7, #8]
            break;
 801b556:	e01e      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 801b558:	687b      	ldr	r3, [r7, #4]
 801b55a:	791b      	ldrb	r3, [r3, #4]
 801b55c:	461a      	mov	r2, r3
 801b55e:	4b1a      	ldr	r3, [pc, #104]	; (801b5c8 <RegionUS915GetPhyParam+0x294>)
 801b560:	fb03 f202 	mul.w	r2, r3, r2
 801b564:	4b13      	ldr	r3, [pc, #76]	; (801b5b4 <RegionUS915GetPhyParam+0x280>)
 801b566:	4413      	add	r3, r2
 801b568:	60bb      	str	r3, [r7, #8]
            break;
 801b56a:	e014      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 801b56c:	2308      	movs	r3, #8
 801b56e:	60bb      	str	r3, [r7, #8]
            break;
 801b570:	e011      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 801b572:	687b      	ldr	r3, [r7, #4]
 801b574:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b578:	461a      	mov	r2, r3
 801b57a:	4b14      	ldr	r3, [pc, #80]	; (801b5cc <RegionUS915GetPhyParam+0x298>)
 801b57c:	5c9b      	ldrb	r3, [r3, r2]
 801b57e:	60bb      	str	r3, [r7, #8]
            break;
 801b580:	e009      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 801b582:	687b      	ldr	r3, [r7, #4]
 801b584:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b588:	4618      	mov	r0, r3
 801b58a:	f7ff fe0f 	bl	801b1ac <GetBandwidth>
 801b58e:	4603      	mov	r3, r0
 801b590:	60bb      	str	r3, [r7, #8]
            break;
 801b592:	e000      	b.n	801b596 <RegionUS915GetPhyParam+0x262>
        }
        default:
        {
            break;
 801b594:	bf00      	nop
        }
    }

    return phyParam;
 801b596:	68bb      	ldr	r3, [r7, #8]
 801b598:	60fb      	str	r3, [r7, #12]
 801b59a:	2300      	movs	r3, #0
 801b59c:	68fb      	ldr	r3, [r7, #12]
}
 801b59e:	4618      	mov	r0, r3
 801b5a0:	3710      	adds	r7, #16
 801b5a2:	46bd      	mov	sp, r7
 801b5a4:	bd80      	pop	{r7, pc}
 801b5a6:	bf00      	nop
 801b5a8:	08022b14 	.word	0x08022b14
 801b5ac:	08022b24 	.word	0x08022b24
 801b5b0:	fffffc18 	.word	0xfffffc18
 801b5b4:	370870a0 	.word	0x370870a0
 801b5b8:	20001610 	.word	0x20001610
 801b5bc:	20001628 	.word	0x20001628
 801b5c0:	2000129c 	.word	0x2000129c
 801b5c4:	4200999a 	.word	0x4200999a
 801b5c8:	000927c0 	.word	0x000927c0
 801b5cc:	08022ab0 	.word	0x08022ab0

0801b5d0 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801b5d0:	b590      	push	{r4, r7, lr}
 801b5d2:	b085      	sub	sp, #20
 801b5d4:	af02      	add	r7, sp, #8
 801b5d6:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 801b5d8:	687b      	ldr	r3, [r7, #4]
 801b5da:	781b      	ldrb	r3, [r3, #0]
 801b5dc:	4619      	mov	r1, r3
 801b5de:	4a10      	ldr	r2, [pc, #64]	; (801b620 <RegionUS915SetBandTxDone+0x50>)
 801b5e0:	460b      	mov	r3, r1
 801b5e2:	005b      	lsls	r3, r3, #1
 801b5e4:	440b      	add	r3, r1
 801b5e6:	009b      	lsls	r3, r3, #2
 801b5e8:	4413      	add	r3, r2
 801b5ea:	3309      	adds	r3, #9
 801b5ec:	781b      	ldrb	r3, [r3, #0]
 801b5ee:	461a      	mov	r2, r3
 801b5f0:	4613      	mov	r3, r2
 801b5f2:	009b      	lsls	r3, r3, #2
 801b5f4:	4413      	add	r3, r2
 801b5f6:	009b      	lsls	r3, r3, #2
 801b5f8:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801b5fc:	4a08      	ldr	r2, [pc, #32]	; (801b620 <RegionUS915SetBandTxDone+0x50>)
 801b5fe:	1898      	adds	r0, r3, r2
 801b600:	687b      	ldr	r3, [r7, #4]
 801b602:	6899      	ldr	r1, [r3, #8]
 801b604:	687b      	ldr	r3, [r7, #4]
 801b606:	785c      	ldrb	r4, [r3, #1]
 801b608:	687b      	ldr	r3, [r7, #4]
 801b60a:	691a      	ldr	r2, [r3, #16]
 801b60c:	9200      	str	r2, [sp, #0]
 801b60e:	68db      	ldr	r3, [r3, #12]
 801b610:	4622      	mov	r2, r4
 801b612:	f7fd ff6c 	bl	80194ee <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 801b616:	bf00      	nop
 801b618:	370c      	adds	r7, #12
 801b61a:	46bd      	mov	sp, r7
 801b61c:	bd90      	pop	{r4, r7, pc}
 801b61e:	bf00      	nop
 801b620:	2000129c 	.word	0x2000129c

0801b624 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 801b624:	b580      	push	{r7, lr}
 801b626:	b088      	sub	sp, #32
 801b628:	af00      	add	r7, sp, #0
 801b62a:	6078      	str	r0, [r7, #4]
    Band_t bands[US915_MAX_NB_BANDS] =
 801b62c:	2301      	movs	r3, #1
 801b62e:	813b      	strh	r3, [r7, #8]
 801b630:	2300      	movs	r3, #0
 801b632:	72bb      	strb	r3, [r7, #10]
 801b634:	2300      	movs	r3, #0
 801b636:	60fb      	str	r3, [r7, #12]
 801b638:	2300      	movs	r3, #0
 801b63a:	613b      	str	r3, [r7, #16]
 801b63c:	2300      	movs	r3, #0
 801b63e:	617b      	str	r3, [r7, #20]
 801b640:	2300      	movs	r3, #0
 801b642:	763b      	strb	r3, [r7, #24]
    {
       US915_BAND0
    };

    switch( params->Type )
 801b644:	687b      	ldr	r3, [r7, #4]
 801b646:	791b      	ldrb	r3, [r3, #4]
 801b648:	2b03      	cmp	r3, #3
 801b64a:	f000 80c0 	beq.w	801b7ce <RegionUS915InitDefaults+0x1aa>
 801b64e:	2b03      	cmp	r3, #3
 801b650:	f300 80ca 	bgt.w	801b7e8 <RegionUS915InitDefaults+0x1c4>
 801b654:	2b00      	cmp	r3, #0
 801b656:	d007      	beq.n	801b668 <RegionUS915InitDefaults+0x44>
 801b658:	2b00      	cmp	r3, #0
 801b65a:	f2c0 80c5 	blt.w	801b7e8 <RegionUS915InitDefaults+0x1c4>
 801b65e:	3b01      	subs	r3, #1
 801b660:	2b01      	cmp	r3, #1
 801b662:	f200 80c1 	bhi.w	801b7e8 <RegionUS915InitDefaults+0x1c4>
 801b666:	e08e      	b.n	801b786 <RegionUS915InitDefaults+0x162>
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Initialize 8 bit channel groups index
            NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 801b668:	4b63      	ldr	r3, [pc, #396]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b66a:	2200      	movs	r2, #0
 801b66c:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

            // Initialize the join trials counter
            NvmCtx.JoinTrialsCounter = 0;
 801b670:	4b61      	ldr	r3, [pc, #388]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b672:	2200      	movs	r2, #0
 801b674:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399

            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 801b678:	f107 0308 	add.w	r3, r7, #8
 801b67c:	2214      	movs	r2, #20
 801b67e:	4619      	mov	r1, r3
 801b680:	485e      	ldr	r0, [pc, #376]	; (801b7fc <RegionUS915InitDefaults+0x1d8>)
 801b682:	f000 fff6 	bl	801c672 <memcpy1>

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801b686:	2300      	movs	r3, #0
 801b688:	77fb      	strb	r3, [r7, #31]
 801b68a:	e025      	b.n	801b6d8 <RegionUS915InitDefaults+0xb4>
            {
                // 125 kHz channels
                NvmCtx.Channels[i].Frequency = 902300000 + i * 200000;
 801b68c:	7ffb      	ldrb	r3, [r7, #31]
 801b68e:	4a5c      	ldr	r2, [pc, #368]	; (801b800 <RegionUS915InitDefaults+0x1dc>)
 801b690:	fb02 f203 	mul.w	r2, r2, r3
 801b694:	4b5b      	ldr	r3, [pc, #364]	; (801b804 <RegionUS915InitDefaults+0x1e0>)
 801b696:	4413      	add	r3, r2
 801b698:	7ffa      	ldrb	r2, [r7, #31]
 801b69a:	4618      	mov	r0, r3
 801b69c:	4956      	ldr	r1, [pc, #344]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b69e:	4613      	mov	r3, r2
 801b6a0:	005b      	lsls	r3, r3, #1
 801b6a2:	4413      	add	r3, r2
 801b6a4:	009b      	lsls	r3, r3, #2
 801b6a6:	440b      	add	r3, r1
 801b6a8:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 801b6aa:	7ffa      	ldrb	r2, [r7, #31]
 801b6ac:	4952      	ldr	r1, [pc, #328]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b6ae:	4613      	mov	r3, r2
 801b6b0:	005b      	lsls	r3, r3, #1
 801b6b2:	4413      	add	r3, r2
 801b6b4:	009b      	lsls	r3, r3, #2
 801b6b6:	440b      	add	r3, r1
 801b6b8:	3308      	adds	r3, #8
 801b6ba:	2230      	movs	r2, #48	; 0x30
 801b6bc:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 801b6be:	7ffa      	ldrb	r2, [r7, #31]
 801b6c0:	494d      	ldr	r1, [pc, #308]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b6c2:	4613      	mov	r3, r2
 801b6c4:	005b      	lsls	r3, r3, #1
 801b6c6:	4413      	add	r3, r2
 801b6c8:	009b      	lsls	r3, r3, #2
 801b6ca:	440b      	add	r3, r1
 801b6cc:	3309      	adds	r3, #9
 801b6ce:	2200      	movs	r2, #0
 801b6d0:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801b6d2:	7ffb      	ldrb	r3, [r7, #31]
 801b6d4:	3301      	adds	r3, #1
 801b6d6:	77fb      	strb	r3, [r7, #31]
 801b6d8:	7ffb      	ldrb	r3, [r7, #31]
 801b6da:	2b3f      	cmp	r3, #63	; 0x3f
 801b6dc:	d9d6      	bls.n	801b68c <RegionUS915InitDefaults+0x68>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801b6de:	2340      	movs	r3, #64	; 0x40
 801b6e0:	77bb      	strb	r3, [r7, #30]
 801b6e2:	e026      	b.n	801b732 <RegionUS915InitDefaults+0x10e>
            {
                // 500 kHz channels
                NvmCtx.Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 801b6e4:	7fbb      	ldrb	r3, [r7, #30]
 801b6e6:	3b40      	subs	r3, #64	; 0x40
 801b6e8:	4a47      	ldr	r2, [pc, #284]	; (801b808 <RegionUS915InitDefaults+0x1e4>)
 801b6ea:	fb02 f203 	mul.w	r2, r2, r3
 801b6ee:	4b47      	ldr	r3, [pc, #284]	; (801b80c <RegionUS915InitDefaults+0x1e8>)
 801b6f0:	4413      	add	r3, r2
 801b6f2:	7fba      	ldrb	r2, [r7, #30]
 801b6f4:	4618      	mov	r0, r3
 801b6f6:	4940      	ldr	r1, [pc, #256]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b6f8:	4613      	mov	r3, r2
 801b6fa:	005b      	lsls	r3, r3, #1
 801b6fc:	4413      	add	r3, r2
 801b6fe:	009b      	lsls	r3, r3, #2
 801b700:	440b      	add	r3, r1
 801b702:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 801b704:	7fba      	ldrb	r2, [r7, #30]
 801b706:	493c      	ldr	r1, [pc, #240]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b708:	4613      	mov	r3, r2
 801b70a:	005b      	lsls	r3, r3, #1
 801b70c:	4413      	add	r3, r2
 801b70e:	009b      	lsls	r3, r3, #2
 801b710:	440b      	add	r3, r1
 801b712:	3308      	adds	r3, #8
 801b714:	2244      	movs	r2, #68	; 0x44
 801b716:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 801b718:	7fba      	ldrb	r2, [r7, #30]
 801b71a:	4937      	ldr	r1, [pc, #220]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b71c:	4613      	mov	r3, r2
 801b71e:	005b      	lsls	r3, r3, #1
 801b720:	4413      	add	r3, r2
 801b722:	009b      	lsls	r3, r3, #2
 801b724:	440b      	add	r3, r1
 801b726:	3309      	adds	r3, #9
 801b728:	2200      	movs	r2, #0
 801b72a:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801b72c:	7fbb      	ldrb	r3, [r7, #30]
 801b72e:	3301      	adds	r3, #1
 801b730:	77bb      	strb	r3, [r7, #30]
 801b732:	7fbb      	ldrb	r3, [r7, #30]
 801b734:	2b47      	cmp	r3, #71	; 0x47
 801b736:	d9d5      	bls.n	801b6e4 <RegionUS915InitDefaults+0xc0>
            NvmCtx.ChannelsDefaultMask[2] = 0x0000;
            NvmCtx.ChannelsDefaultMask[3] = 0x0000;
            NvmCtx.ChannelsDefaultMask[4] = 0x0001;
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
#else
            NvmCtx.ChannelsDefaultMask[0] = 0xFFFF;
 801b738:	4b2f      	ldr	r3, [pc, #188]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b73a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b73e:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
            NvmCtx.ChannelsDefaultMask[1] = 0xFFFF;
 801b742:	4b2d      	ldr	r3, [pc, #180]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b744:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b748:	f8a3 238e 	strh.w	r2, [r3, #910]	; 0x38e
            NvmCtx.ChannelsDefaultMask[2] = 0xFFFF;
 801b74c:	4b2a      	ldr	r3, [pc, #168]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b74e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b752:	f8a3 2390 	strh.w	r2, [r3, #912]	; 0x390
            NvmCtx.ChannelsDefaultMask[3] = 0xFFFF;
 801b756:	4b28      	ldr	r3, [pc, #160]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b758:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b75c:	f8a3 2392 	strh.w	r2, [r3, #914]	; 0x392
            NvmCtx.ChannelsDefaultMask[4] = 0x00FF;
 801b760:	4b25      	ldr	r3, [pc, #148]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b762:	22ff      	movs	r2, #255	; 0xff
 801b764:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 801b768:	4b23      	ldr	r3, [pc, #140]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b76a:	2200      	movs	r2, #0
 801b76c:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396
#endif /* HYBRID_ENABLED == 1 */
            /* ST_WORKAROUND_END */

            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 801b770:	2206      	movs	r2, #6
 801b772:	4927      	ldr	r1, [pc, #156]	; (801b810 <RegionUS915InitDefaults+0x1ec>)
 801b774:	4827      	ldr	r0, [pc, #156]	; (801b814 <RegionUS915InitDefaults+0x1f0>)
 801b776:	f7fd fe94 	bl	80194a2 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 6 );
 801b77a:	2206      	movs	r2, #6
 801b77c:	4925      	ldr	r1, [pc, #148]	; (801b814 <RegionUS915InitDefaults+0x1f0>)
 801b77e:	4826      	ldr	r0, [pc, #152]	; (801b818 <RegionUS915InitDefaults+0x1f4>)
 801b780:	f7fd fe8f 	bl	80194a2 <RegionCommonChanMaskCopy>
            break;
 801b784:	e033      	b.n	801b7ee <RegionUS915InitDefaults+0x1ca>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 801b786:	2206      	movs	r2, #6
 801b788:	4921      	ldr	r1, [pc, #132]	; (801b810 <RegionUS915InitDefaults+0x1ec>)
 801b78a:	4822      	ldr	r0, [pc, #136]	; (801b814 <RegionUS915InitDefaults+0x1f0>)
 801b78c:	f7fd fe89 	bl	80194a2 <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < 6; i++ )
 801b790:	2300      	movs	r3, #0
 801b792:	777b      	strb	r3, [r7, #29]
 801b794:	e017      	b.n	801b7c6 <RegionUS915InitDefaults+0x1a2>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 801b796:	7f7b      	ldrb	r3, [r7, #29]
 801b798:	4a17      	ldr	r2, [pc, #92]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b79a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801b79e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801b7a2:	7f7b      	ldrb	r3, [r7, #29]
 801b7a4:	4a14      	ldr	r2, [pc, #80]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b7a6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801b7aa:	005b      	lsls	r3, r3, #1
 801b7ac:	4413      	add	r3, r2
 801b7ae:	889a      	ldrh	r2, [r3, #4]
 801b7b0:	7f7b      	ldrb	r3, [r7, #29]
 801b7b2:	400a      	ands	r2, r1
 801b7b4:	b291      	uxth	r1, r2
 801b7b6:	4a10      	ldr	r2, [pc, #64]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b7b8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801b7bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 801b7c0:	7f7b      	ldrb	r3, [r7, #29]
 801b7c2:	3301      	adds	r3, #1
 801b7c4:	777b      	strb	r3, [r7, #29]
 801b7c6:	7f7b      	ldrb	r3, [r7, #29]
 801b7c8:	2b05      	cmp	r3, #5
 801b7ca:	d9e4      	bls.n	801b796 <RegionUS915InitDefaults+0x172>
            }
            break;
 801b7cc:	e00f      	b.n	801b7ee <RegionUS915InitDefaults+0x1ca>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 801b7ce:	687b      	ldr	r3, [r7, #4]
 801b7d0:	681b      	ldr	r3, [r3, #0]
 801b7d2:	2b00      	cmp	r3, #0
 801b7d4:	d00a      	beq.n	801b7ec <RegionUS915InitDefaults+0x1c8>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 801b7d6:	687b      	ldr	r3, [r7, #4]
 801b7d8:	681b      	ldr	r3, [r3, #0]
 801b7da:	f44f 7267 	mov.w	r2, #924	; 0x39c
 801b7de:	4619      	mov	r1, r3
 801b7e0:	4805      	ldr	r0, [pc, #20]	; (801b7f8 <RegionUS915InitDefaults+0x1d4>)
 801b7e2:	f000 ff46 	bl	801c672 <memcpy1>
            }
            break;
 801b7e6:	e001      	b.n	801b7ec <RegionUS915InitDefaults+0x1c8>
        }
        default:
        {
            break;
 801b7e8:	bf00      	nop
 801b7ea:	e000      	b.n	801b7ee <RegionUS915InitDefaults+0x1ca>
            break;
 801b7ec:	bf00      	nop
        }
    }
}
 801b7ee:	bf00      	nop
 801b7f0:	3720      	adds	r7, #32
 801b7f2:	46bd      	mov	sp, r7
 801b7f4:	bd80      	pop	{r7, pc}
 801b7f6:	bf00      	nop
 801b7f8:	2000129c 	.word	0x2000129c
 801b7fc:	200015fc 	.word	0x200015fc
 801b800:	00030d40 	.word	0x00030d40
 801b804:	35c80160 	.word	0x35c80160
 801b808:	00186a00 	.word	0x00186a00
 801b80c:	35d2afc0 	.word	0x35d2afc0
 801b810:	20001628 	.word	0x20001628
 801b814:	20001610 	.word	0x20001610
 801b818:	2000161c 	.word	0x2000161c

0801b81c <RegionUS915GetNvmCtx>:

void* RegionUS915GetNvmCtx( GetNvmCtxParams_t* params )
{
 801b81c:	b480      	push	{r7}
 801b81e:	b083      	sub	sp, #12
 801b820:	af00      	add	r7, sp, #0
 801b822:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionUS915NvmCtx_t );
 801b824:	687b      	ldr	r3, [r7, #4]
 801b826:	f44f 7267 	mov.w	r2, #924	; 0x39c
 801b82a:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 801b82c:	4b02      	ldr	r3, [pc, #8]	; (801b838 <RegionUS915GetNvmCtx+0x1c>)
}
 801b82e:	4618      	mov	r0, r3
 801b830:	370c      	adds	r7, #12
 801b832:	46bd      	mov	sp, r7
 801b834:	bc80      	pop	{r7}
 801b836:	4770      	bx	lr
 801b838:	2000129c 	.word	0x2000129c

0801b83c <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801b83c:	b580      	push	{r7, lr}
 801b83e:	b082      	sub	sp, #8
 801b840:	af00      	add	r7, sp, #0
 801b842:	6078      	str	r0, [r7, #4]
 801b844:	460b      	mov	r3, r1
 801b846:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 801b848:	78fb      	ldrb	r3, [r7, #3]
 801b84a:	2b0f      	cmp	r3, #15
 801b84c:	d867      	bhi.n	801b91e <RegionUS915Verify+0xe2>
 801b84e:	a201      	add	r2, pc, #4	; (adr r2, 801b854 <RegionUS915Verify+0x18>)
 801b850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b854:	0801b895 	.word	0x0801b895
 801b858:	0801b91f 	.word	0x0801b91f
 801b85c:	0801b91f 	.word	0x0801b91f
 801b860:	0801b91f 	.word	0x0801b91f
 801b864:	0801b91f 	.word	0x0801b91f
 801b868:	0801b8a3 	.word	0x0801b8a3
 801b86c:	0801b8c1 	.word	0x0801b8c1
 801b870:	0801b8df 	.word	0x0801b8df
 801b874:	0801b91f 	.word	0x0801b91f
 801b878:	0801b8fd 	.word	0x0801b8fd
 801b87c:	0801b8fd 	.word	0x0801b8fd
 801b880:	0801b91f 	.word	0x0801b91f
 801b884:	0801b91f 	.word	0x0801b91f
 801b888:	0801b91f 	.word	0x0801b91f
 801b88c:	0801b91f 	.word	0x0801b91f
 801b890:	0801b91b 	.word	0x0801b91b
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 801b894:	687b      	ldr	r3, [r7, #4]
 801b896:	681b      	ldr	r3, [r3, #0]
 801b898:	4618      	mov	r0, r3
 801b89a:	f7ff fcd9 	bl	801b250 <VerifyRfFreq>
 801b89e:	4603      	mov	r3, r0
 801b8a0:	e03e      	b.n	801b920 <RegionUS915Verify+0xe4>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 801b8a2:	687b      	ldr	r3, [r7, #4]
 801b8a4:	f993 3000 	ldrsb.w	r3, [r3]
 801b8a8:	2204      	movs	r2, #4
 801b8aa:	2100      	movs	r1, #0
 801b8ac:	4618      	mov	r0, r3
 801b8ae:	f7fd fd7b 	bl	80193a8 <RegionCommonValueInRange>
 801b8b2:	4603      	mov	r3, r0
 801b8b4:	2b00      	cmp	r3, #0
 801b8b6:	bf14      	ite	ne
 801b8b8:	2301      	movne	r3, #1
 801b8ba:	2300      	moveq	r3, #0
 801b8bc:	b2db      	uxtb	r3, r3
 801b8be:	e02f      	b.n	801b920 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801b8c0:	687b      	ldr	r3, [r7, #4]
 801b8c2:	f993 3000 	ldrsb.w	r3, [r3]
 801b8c6:	2205      	movs	r2, #5
 801b8c8:	2100      	movs	r1, #0
 801b8ca:	4618      	mov	r0, r3
 801b8cc:	f7fd fd6c 	bl	80193a8 <RegionCommonValueInRange>
 801b8d0:	4603      	mov	r3, r0
 801b8d2:	2b00      	cmp	r3, #0
 801b8d4:	bf14      	ite	ne
 801b8d6:	2301      	movne	r3, #1
 801b8d8:	2300      	moveq	r3, #0
 801b8da:	b2db      	uxtb	r3, r3
 801b8dc:	e020      	b.n	801b920 <RegionUS915Verify+0xe4>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 801b8de:	687b      	ldr	r3, [r7, #4]
 801b8e0:	f993 3000 	ldrsb.w	r3, [r3]
 801b8e4:	220d      	movs	r2, #13
 801b8e6:	2108      	movs	r1, #8
 801b8e8:	4618      	mov	r0, r3
 801b8ea:	f7fd fd5d 	bl	80193a8 <RegionCommonValueInRange>
 801b8ee:	4603      	mov	r3, r0
 801b8f0:	2b00      	cmp	r3, #0
 801b8f2:	bf14      	ite	ne
 801b8f4:	2301      	movne	r3, #1
 801b8f6:	2300      	moveq	r3, #0
 801b8f8:	b2db      	uxtb	r3, r3
 801b8fa:	e011      	b.n	801b920 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 801b8fc:	687b      	ldr	r3, [r7, #4]
 801b8fe:	f993 3000 	ldrsb.w	r3, [r3]
 801b902:	220e      	movs	r2, #14
 801b904:	2100      	movs	r1, #0
 801b906:	4618      	mov	r0, r3
 801b908:	f7fd fd4e 	bl	80193a8 <RegionCommonValueInRange>
 801b90c:	4603      	mov	r3, r0
 801b90e:	2b00      	cmp	r3, #0
 801b910:	bf14      	ite	ne
 801b912:	2301      	movne	r3, #1
 801b914:	2300      	moveq	r3, #0
 801b916:	b2db      	uxtb	r3, r3
 801b918:	e002      	b.n	801b920 <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 801b91a:	2300      	movs	r3, #0
 801b91c:	e000      	b.n	801b920 <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 801b91e:	2300      	movs	r3, #0
    }
}
 801b920:	4618      	mov	r0, r3
 801b922:	3708      	adds	r7, #8
 801b924:	46bd      	mov	sp, r7
 801b926:	bd80      	pop	{r7, pc}

0801b928 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801b928:	b480      	push	{r7}
 801b92a:	b085      	sub	sp, #20
 801b92c:	af00      	add	r7, sp, #0
 801b92e:	6078      	str	r0, [r7, #4]
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 801b930:	687b      	ldr	r3, [r7, #4]
 801b932:	791b      	ldrb	r3, [r3, #4]
 801b934:	2b10      	cmp	r3, #16
 801b936:	d165      	bne.n	801ba04 <RegionUS915ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 801b938:	687b      	ldr	r3, [r7, #4]
 801b93a:	681b      	ldr	r3, [r3, #0]
 801b93c:	330f      	adds	r3, #15
 801b93e:	781b      	ldrb	r3, [r3, #0]
 801b940:	2b01      	cmp	r3, #1
 801b942:	d161      	bne.n	801ba08 <RegionUS915ApplyCFList+0xe0>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801b944:	2300      	movs	r3, #0
 801b946:	73fb      	strb	r3, [r7, #15]
 801b948:	2300      	movs	r3, #0
 801b94a:	73bb      	strb	r3, [r7, #14]
 801b94c:	e056      	b.n	801b9fc <RegionUS915ApplyCFList+0xd4>
    {
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 801b94e:	687b      	ldr	r3, [r7, #4]
 801b950:	681a      	ldr	r2, [r3, #0]
 801b952:	7bbb      	ldrb	r3, [r7, #14]
 801b954:	4413      	add	r3, r2
 801b956:	781a      	ldrb	r2, [r3, #0]
 801b958:	7bfb      	ldrb	r3, [r7, #15]
 801b95a:	b291      	uxth	r1, r2
 801b95c:	4a2d      	ldr	r2, [pc, #180]	; (801ba14 <RegionUS915ApplyCFList+0xec>)
 801b95e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801b962:	005b      	lsls	r3, r3, #1
 801b964:	4413      	add	r3, r2
 801b966:	460a      	mov	r2, r1
 801b968:	809a      	strh	r2, [r3, #4]
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 801b96a:	7bfb      	ldrb	r3, [r7, #15]
 801b96c:	4a29      	ldr	r2, [pc, #164]	; (801ba14 <RegionUS915ApplyCFList+0xec>)
 801b96e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801b972:	005b      	lsls	r3, r3, #1
 801b974:	4413      	add	r3, r2
 801b976:	8899      	ldrh	r1, [r3, #4]
 801b978:	687b      	ldr	r3, [r7, #4]
 801b97a:	681a      	ldr	r2, [r3, #0]
 801b97c:	7bbb      	ldrb	r3, [r7, #14]
 801b97e:	3301      	adds	r3, #1
 801b980:	4413      	add	r3, r2
 801b982:	781b      	ldrb	r3, [r3, #0]
 801b984:	b29b      	uxth	r3, r3
 801b986:	021b      	lsls	r3, r3, #8
 801b988:	b29a      	uxth	r2, r3
 801b98a:	7bfb      	ldrb	r3, [r7, #15]
 801b98c:	430a      	orrs	r2, r1
 801b98e:	b291      	uxth	r1, r2
 801b990:	4a20      	ldr	r2, [pc, #128]	; (801ba14 <RegionUS915ApplyCFList+0xec>)
 801b992:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801b996:	005b      	lsls	r3, r3, #1
 801b998:	4413      	add	r3, r2
 801b99a:	460a      	mov	r2, r1
 801b99c:	809a      	strh	r2, [r3, #4]
        if( chMaskItr == 4 )
 801b99e:	7bfb      	ldrb	r3, [r7, #15]
 801b9a0:	2b04      	cmp	r3, #4
 801b9a2:	d110      	bne.n	801b9c6 <RegionUS915ApplyCFList+0x9e>
        {
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 801b9a4:	7bfb      	ldrb	r3, [r7, #15]
 801b9a6:	4a1b      	ldr	r2, [pc, #108]	; (801ba14 <RegionUS915ApplyCFList+0xec>)
 801b9a8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801b9ac:	005b      	lsls	r3, r3, #1
 801b9ae:	4413      	add	r3, r2
 801b9b0:	889a      	ldrh	r2, [r3, #4]
 801b9b2:	7bfb      	ldrb	r3, [r7, #15]
 801b9b4:	b2d2      	uxtb	r2, r2
 801b9b6:	b291      	uxth	r1, r2
 801b9b8:	4a16      	ldr	r2, [pc, #88]	; (801ba14 <RegionUS915ApplyCFList+0xec>)
 801b9ba:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801b9be:	005b      	lsls	r3, r3, #1
 801b9c0:	4413      	add	r3, r2
 801b9c2:	460a      	mov	r2, r1
 801b9c4:	809a      	strh	r2, [r3, #4]
        }
        // Set the channel mask to the remaining
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 801b9c6:	7bfb      	ldrb	r3, [r7, #15]
 801b9c8:	4a12      	ldr	r2, [pc, #72]	; (801ba14 <RegionUS915ApplyCFList+0xec>)
 801b9ca:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801b9ce:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801b9d2:	7bfb      	ldrb	r3, [r7, #15]
 801b9d4:	4a0f      	ldr	r2, [pc, #60]	; (801ba14 <RegionUS915ApplyCFList+0xec>)
 801b9d6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801b9da:	005b      	lsls	r3, r3, #1
 801b9dc:	4413      	add	r3, r2
 801b9de:	889a      	ldrh	r2, [r3, #4]
 801b9e0:	7bfb      	ldrb	r3, [r7, #15]
 801b9e2:	400a      	ands	r2, r1
 801b9e4:	b291      	uxth	r1, r2
 801b9e6:	4a0b      	ldr	r2, [pc, #44]	; (801ba14 <RegionUS915ApplyCFList+0xec>)
 801b9e8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801b9ec:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801b9f0:	7bfb      	ldrb	r3, [r7, #15]
 801b9f2:	3301      	adds	r3, #1
 801b9f4:	73fb      	strb	r3, [r7, #15]
 801b9f6:	7bbb      	ldrb	r3, [r7, #14]
 801b9f8:	3302      	adds	r3, #2
 801b9fa:	73bb      	strb	r3, [r7, #14]
 801b9fc:	7bfb      	ldrb	r3, [r7, #15]
 801b9fe:	2b04      	cmp	r3, #4
 801ba00:	d9a5      	bls.n	801b94e <RegionUS915ApplyCFList+0x26>
 801ba02:	e002      	b.n	801ba0a <RegionUS915ApplyCFList+0xe2>
        return;
 801ba04:	bf00      	nop
 801ba06:	e000      	b.n	801ba0a <RegionUS915ApplyCFList+0xe2>
        return;
 801ba08:	bf00      	nop
    }
}
 801ba0a:	3714      	adds	r7, #20
 801ba0c:	46bd      	mov	sp, r7
 801ba0e:	bc80      	pop	{r7}
 801ba10:	4770      	bx	lr
 801ba12:	bf00      	nop
 801ba14:	2000129c 	.word	0x2000129c

0801ba18 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801ba18:	b580      	push	{r7, lr}
 801ba1a:	b084      	sub	sp, #16
 801ba1c:	af00      	add	r7, sp, #0
 801ba1e:	6078      	str	r0, [r7, #4]
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 801ba20:	687b      	ldr	r3, [r7, #4]
 801ba22:	681b      	ldr	r3, [r3, #0]
 801ba24:	2204      	movs	r2, #4
 801ba26:	2100      	movs	r1, #0
 801ba28:	4618      	mov	r0, r3
 801ba2a:	f7fd fd0e 	bl	801944a <RegionCommonCountChannels>
 801ba2e:	4603      	mov	r3, r0
 801ba30:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 801ba32:	7bbb      	ldrb	r3, [r7, #14]
 801ba34:	2b01      	cmp	r3, #1
 801ba36:	d804      	bhi.n	801ba42 <RegionUS915ChanMaskSet+0x2a>
 801ba38:	7bbb      	ldrb	r3, [r7, #14]
 801ba3a:	2b00      	cmp	r3, #0
 801ba3c:	d001      	beq.n	801ba42 <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 801ba3e:	2300      	movs	r3, #0
 801ba40:	e043      	b.n	801baca <RegionUS915ChanMaskSet+0xb2>
    }

    switch( chanMaskSet->ChannelsMaskType )
 801ba42:	687b      	ldr	r3, [r7, #4]
 801ba44:	791b      	ldrb	r3, [r3, #4]
 801ba46:	2b00      	cmp	r3, #0
 801ba48:	d002      	beq.n	801ba50 <RegionUS915ChanMaskSet+0x38>
 801ba4a:	2b01      	cmp	r3, #1
 801ba4c:	d032      	beq.n	801bab4 <RegionUS915ChanMaskSet+0x9c>
 801ba4e:	e039      	b.n	801bac4 <RegionUS915ChanMaskSet+0xac>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801ba50:	687b      	ldr	r3, [r7, #4]
 801ba52:	681b      	ldr	r3, [r3, #0]
 801ba54:	2206      	movs	r2, #6
 801ba56:	4619      	mov	r1, r3
 801ba58:	481e      	ldr	r0, [pc, #120]	; (801bad4 <RegionUS915ChanMaskSet+0xbc>)
 801ba5a:	f7fd fd22 	bl	80194a2 <RegionCommonChanMaskCopy>

            NvmCtx.ChannelsDefaultMask[4] = NvmCtx.ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 801ba5e:	4b1e      	ldr	r3, [pc, #120]	; (801bad8 <RegionUS915ChanMaskSet+0xc0>)
 801ba60:	f8b3 3394 	ldrh.w	r3, [r3, #916]	; 0x394
 801ba64:	b2db      	uxtb	r3, r3
 801ba66:	b29a      	uxth	r2, r3
 801ba68:	4b1b      	ldr	r3, [pc, #108]	; (801bad8 <RegionUS915ChanMaskSet+0xc0>)
 801ba6a:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 801ba6e:	4b1a      	ldr	r3, [pc, #104]	; (801bad8 <RegionUS915ChanMaskSet+0xc0>)
 801ba70:	2200      	movs	r2, #0
 801ba72:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801ba76:	2300      	movs	r3, #0
 801ba78:	73fb      	strb	r3, [r7, #15]
 801ba7a:	e017      	b.n	801baac <RegionUS915ChanMaskSet+0x94>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 801ba7c:	7bfb      	ldrb	r3, [r7, #15]
 801ba7e:	4a16      	ldr	r2, [pc, #88]	; (801bad8 <RegionUS915ChanMaskSet+0xc0>)
 801ba80:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801ba84:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801ba88:	7bfb      	ldrb	r3, [r7, #15]
 801ba8a:	4a13      	ldr	r2, [pc, #76]	; (801bad8 <RegionUS915ChanMaskSet+0xc0>)
 801ba8c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801ba90:	005b      	lsls	r3, r3, #1
 801ba92:	4413      	add	r3, r2
 801ba94:	889a      	ldrh	r2, [r3, #4]
 801ba96:	7bfb      	ldrb	r3, [r7, #15]
 801ba98:	400a      	ands	r2, r1
 801ba9a:	b291      	uxth	r1, r2
 801ba9c:	4a0e      	ldr	r2, [pc, #56]	; (801bad8 <RegionUS915ChanMaskSet+0xc0>)
 801ba9e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801baa2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801baa6:	7bfb      	ldrb	r3, [r7, #15]
 801baa8:	3301      	adds	r3, #1
 801baaa:	73fb      	strb	r3, [r7, #15]
 801baac:	7bfb      	ldrb	r3, [r7, #15]
 801baae:	2b05      	cmp	r3, #5
 801bab0:	d9e4      	bls.n	801ba7c <RegionUS915ChanMaskSet+0x64>
            }
            break;
 801bab2:	e009      	b.n	801bac8 <RegionUS915ChanMaskSet+0xb0>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801bab4:	687b      	ldr	r3, [r7, #4]
 801bab6:	681b      	ldr	r3, [r3, #0]
 801bab8:	2206      	movs	r2, #6
 801baba:	4619      	mov	r1, r3
 801babc:	4807      	ldr	r0, [pc, #28]	; (801badc <RegionUS915ChanMaskSet+0xc4>)
 801babe:	f7fd fcf0 	bl	80194a2 <RegionCommonChanMaskCopy>
            break;
 801bac2:	e001      	b.n	801bac8 <RegionUS915ChanMaskSet+0xb0>
        }
        default:
            return false;
 801bac4:	2300      	movs	r3, #0
 801bac6:	e000      	b.n	801baca <RegionUS915ChanMaskSet+0xb2>
    }
    return true;
 801bac8:	2301      	movs	r3, #1
}
 801baca:	4618      	mov	r0, r3
 801bacc:	3710      	adds	r7, #16
 801bace:	46bd      	mov	sp, r7
 801bad0:	bd80      	pop	{r7, pc}
 801bad2:	bf00      	nop
 801bad4:	20001610 	.word	0x20001610
 801bad8:	2000129c 	.word	0x2000129c
 801badc:	20001628 	.word	0x20001628

0801bae0 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801bae0:	b580      	push	{r7, lr}
 801bae2:	b088      	sub	sp, #32
 801bae4:	af02      	add	r7, sp, #8
 801bae6:	60ba      	str	r2, [r7, #8]
 801bae8:	607b      	str	r3, [r7, #4]
 801baea:	4603      	mov	r3, r0
 801baec:	73fb      	strb	r3, [r7, #15]
 801baee:	460b      	mov	r3, r1
 801baf0:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 801baf2:	2300      	movs	r3, #0
 801baf4:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 801baf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bafa:	2b0d      	cmp	r3, #13
 801bafc:	bfa8      	it	ge
 801bafe:	230d      	movge	r3, #13
 801bb00:	b25a      	sxtb	r2, r3
 801bb02:	687b      	ldr	r3, [r7, #4]
 801bb04:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 801bb06:	687b      	ldr	r3, [r7, #4]
 801bb08:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bb0c:	4618      	mov	r0, r3
 801bb0e:	f7ff fb4d 	bl	801b1ac <GetBandwidth>
 801bb12:	4603      	mov	r3, r0
 801bb14:	b2da      	uxtb	r2, r3
 801bb16:	687b      	ldr	r3, [r7, #4]
 801bb18:	709a      	strb	r2, [r3, #2]

    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 801bb1a:	687b      	ldr	r3, [r7, #4]
 801bb1c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bb20:	461a      	mov	r2, r3
 801bb22:	4b10      	ldr	r3, [pc, #64]	; (801bb64 <RegionUS915ComputeRxWindowParameters+0x84>)
 801bb24:	5c9a      	ldrb	r2, [r3, r2]
 801bb26:	687b      	ldr	r3, [r7, #4]
 801bb28:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bb2c:	4619      	mov	r1, r3
 801bb2e:	4b0e      	ldr	r3, [pc, #56]	; (801bb68 <RegionUS915ComputeRxWindowParameters+0x88>)
 801bb30:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801bb34:	4619      	mov	r1, r3
 801bb36:	4610      	mov	r0, r2
 801bb38:	f7fd fe68 	bl	801980c <RegionCommonComputeSymbolTimeLoRa>
 801bb3c:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801bb3e:	4b0b      	ldr	r3, [pc, #44]	; (801bb6c <RegionUS915ComputeRxWindowParameters+0x8c>)
 801bb40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801bb42:	4798      	blx	r3
 801bb44:	687b      	ldr	r3, [r7, #4]
 801bb46:	3308      	adds	r3, #8
 801bb48:	687a      	ldr	r2, [r7, #4]
 801bb4a:	320c      	adds	r2, #12
 801bb4c:	7bb9      	ldrb	r1, [r7, #14]
 801bb4e:	9201      	str	r2, [sp, #4]
 801bb50:	9300      	str	r3, [sp, #0]
 801bb52:	4603      	mov	r3, r0
 801bb54:	68ba      	ldr	r2, [r7, #8]
 801bb56:	6978      	ldr	r0, [r7, #20]
 801bb58:	f7fd fe7a 	bl	8019850 <RegionCommonComputeRxWindowParameters>
}
 801bb5c:	bf00      	nop
 801bb5e:	3718      	adds	r7, #24
 801bb60:	46bd      	mov	sp, r7
 801bb62:	bd80      	pop	{r7, pc}
 801bb64:	08022ab0 	.word	0x08022ab0
 801bb68:	08022ac0 	.word	0x08022ac0
 801bb6c:	08022b34 	.word	0x08022b34

0801bb70 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801bb70:	b590      	push	{r4, r7, lr}
 801bb72:	b091      	sub	sp, #68	; 0x44
 801bb74:	af0a      	add	r7, sp, #40	; 0x28
 801bb76:	6078      	str	r0, [r7, #4]
 801bb78:	6039      	str	r1, [r7, #0]
    int8_t dr = rxConfig->Datarate;
 801bb7a:	687b      	ldr	r3, [r7, #4]
 801bb7c:	785b      	ldrb	r3, [r3, #1]
 801bb7e:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801bb80:	2300      	movs	r3, #0
 801bb82:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 801bb84:	2300      	movs	r3, #0
 801bb86:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801bb88:	687b      	ldr	r3, [r7, #4]
 801bb8a:	685b      	ldr	r3, [r3, #4]
 801bb8c:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801bb8e:	4b34      	ldr	r3, [pc, #208]	; (801bc60 <RegionUS915RxConfig+0xf0>)
 801bb90:	685b      	ldr	r3, [r3, #4]
 801bb92:	4798      	blx	r3
 801bb94:	4603      	mov	r3, r0
 801bb96:	2b00      	cmp	r3, #0
 801bb98:	d001      	beq.n	801bb9e <RegionUS915RxConfig+0x2e>
    {
        return false;
 801bb9a:	2300      	movs	r3, #0
 801bb9c:	e05c      	b.n	801bc58 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801bb9e:	687b      	ldr	r3, [r7, #4]
 801bba0:	7cdb      	ldrb	r3, [r3, #19]
 801bba2:	2b00      	cmp	r3, #0
 801bba4:	d109      	bne.n	801bbba <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 801bba6:	687b      	ldr	r3, [r7, #4]
 801bba8:	781b      	ldrb	r3, [r3, #0]
 801bbaa:	f003 0307 	and.w	r3, r3, #7
 801bbae:	4a2d      	ldr	r2, [pc, #180]	; (801bc64 <RegionUS915RxConfig+0xf4>)
 801bbb0:	fb02 f203 	mul.w	r2, r2, r3
 801bbb4:	4b2c      	ldr	r3, [pc, #176]	; (801bc68 <RegionUS915RxConfig+0xf8>)
 801bbb6:	4413      	add	r3, r2
 801bbb8:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 801bbba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bbbe:	4a2b      	ldr	r2, [pc, #172]	; (801bc6c <RegionUS915RxConfig+0xfc>)
 801bbc0:	5cd3      	ldrb	r3, [r2, r3]
 801bbc2:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801bbc4:	4b26      	ldr	r3, [pc, #152]	; (801bc60 <RegionUS915RxConfig+0xf0>)
 801bbc6:	68db      	ldr	r3, [r3, #12]
 801bbc8:	6938      	ldr	r0, [r7, #16]
 801bbca:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801bbcc:	4b24      	ldr	r3, [pc, #144]	; (801bc60 <RegionUS915RxConfig+0xf0>)
 801bbce:	699c      	ldr	r4, [r3, #24]
 801bbd0:	687b      	ldr	r3, [r7, #4]
 801bbd2:	789b      	ldrb	r3, [r3, #2]
 801bbd4:	4618      	mov	r0, r3
 801bbd6:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801bbda:	687b      	ldr	r3, [r7, #4]
 801bbdc:	689b      	ldr	r3, [r3, #8]
 801bbde:	b29b      	uxth	r3, r3
 801bbe0:	687a      	ldr	r2, [r7, #4]
 801bbe2:	7c92      	ldrb	r2, [r2, #18]
 801bbe4:	9209      	str	r2, [sp, #36]	; 0x24
 801bbe6:	2201      	movs	r2, #1
 801bbe8:	9208      	str	r2, [sp, #32]
 801bbea:	2200      	movs	r2, #0
 801bbec:	9207      	str	r2, [sp, #28]
 801bbee:	2200      	movs	r2, #0
 801bbf0:	9206      	str	r2, [sp, #24]
 801bbf2:	2200      	movs	r2, #0
 801bbf4:	9205      	str	r2, [sp, #20]
 801bbf6:	2200      	movs	r2, #0
 801bbf8:	9204      	str	r2, [sp, #16]
 801bbfa:	2200      	movs	r2, #0
 801bbfc:	9203      	str	r2, [sp, #12]
 801bbfe:	9302      	str	r3, [sp, #8]
 801bc00:	2308      	movs	r3, #8
 801bc02:	9301      	str	r3, [sp, #4]
 801bc04:	2300      	movs	r3, #0
 801bc06:	9300      	str	r3, [sp, #0]
 801bc08:	2301      	movs	r3, #1
 801bc0a:	460a      	mov	r2, r1
 801bc0c:	4601      	mov	r1, r0
 801bc0e:	2001      	movs	r0, #1
 801bc10:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 801bc12:	687b      	ldr	r3, [r7, #4]
 801bc14:	7c5b      	ldrb	r3, [r3, #17]
 801bc16:	2b00      	cmp	r3, #0
 801bc18:	d005      	beq.n	801bc26 <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 801bc1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bc1e:	4a14      	ldr	r2, [pc, #80]	; (801bc70 <RegionUS915RxConfig+0x100>)
 801bc20:	5cd3      	ldrb	r3, [r2, r3]
 801bc22:	75fb      	strb	r3, [r7, #23]
 801bc24:	e004      	b.n	801bc30 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 801bc26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bc2a:	4a12      	ldr	r2, [pc, #72]	; (801bc74 <RegionUS915RxConfig+0x104>)
 801bc2c:	5cd3      	ldrb	r3, [r2, r3]
 801bc2e:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801bc30:	4b0b      	ldr	r3, [pc, #44]	; (801bc60 <RegionUS915RxConfig+0xf0>)
 801bc32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801bc34:	7dfa      	ldrb	r2, [r7, #23]
 801bc36:	320d      	adds	r2, #13
 801bc38:	b2d2      	uxtb	r2, r2
 801bc3a:	4611      	mov	r1, r2
 801bc3c:	2001      	movs	r0, #1
 801bc3e:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801bc40:	687b      	ldr	r3, [r7, #4]
 801bc42:	7cdb      	ldrb	r3, [r3, #19]
 801bc44:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801bc48:	6939      	ldr	r1, [r7, #16]
 801bc4a:	4618      	mov	r0, r3
 801bc4c:	f7fd ff90 	bl	8019b70 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 801bc50:	683b      	ldr	r3, [r7, #0]
 801bc52:	7bfa      	ldrb	r2, [r7, #15]
 801bc54:	701a      	strb	r2, [r3, #0]
    return true;
 801bc56:	2301      	movs	r3, #1
}
 801bc58:	4618      	mov	r0, r3
 801bc5a:	371c      	adds	r7, #28
 801bc5c:	46bd      	mov	sp, r7
 801bc5e:	bd90      	pop	{r4, r7, pc}
 801bc60:	08022b34 	.word	0x08022b34
 801bc64:	000927c0 	.word	0x000927c0
 801bc68:	370870a0 	.word	0x370870a0
 801bc6c:	08022ab0 	.word	0x08022ab0
 801bc70:	08022b24 	.word	0x08022b24
 801bc74:	08022b14 	.word	0x08022b14

0801bc78 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801bc78:	b590      	push	{r4, r7, lr}
 801bc7a:	b093      	sub	sp, #76	; 0x4c
 801bc7c:	af0a      	add	r7, sp, #40	; 0x28
 801bc7e:	60f8      	str	r0, [r7, #12]
 801bc80:	60b9      	str	r1, [r7, #8]
 801bc82:	607a      	str	r2, [r7, #4]
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 801bc84:	68fb      	ldr	r3, [r7, #12]
 801bc86:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bc8a:	461a      	mov	r2, r3
 801bc8c:	4b46      	ldr	r3, [pc, #280]	; (801bda8 <RegionUS915TxConfig+0x130>)
 801bc8e:	5c9b      	ldrb	r3, [r3, r2]
 801bc90:	77fb      	strb	r3, [r7, #31]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 801bc92:	68fb      	ldr	r3, [r7, #12]
 801bc94:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801bc98:	68fb      	ldr	r3, [r7, #12]
 801bc9a:	781b      	ldrb	r3, [r3, #0]
 801bc9c:	4619      	mov	r1, r3
 801bc9e:	4a43      	ldr	r2, [pc, #268]	; (801bdac <RegionUS915TxConfig+0x134>)
 801bca0:	460b      	mov	r3, r1
 801bca2:	005b      	lsls	r3, r3, #1
 801bca4:	440b      	add	r3, r1
 801bca6:	009b      	lsls	r3, r3, #2
 801bca8:	4413      	add	r3, r2
 801bcaa:	3309      	adds	r3, #9
 801bcac:	781b      	ldrb	r3, [r3, #0]
 801bcae:	4619      	mov	r1, r3
 801bcb0:	4a3e      	ldr	r2, [pc, #248]	; (801bdac <RegionUS915TxConfig+0x134>)
 801bcb2:	460b      	mov	r3, r1
 801bcb4:	009b      	lsls	r3, r3, #2
 801bcb6:	440b      	add	r3, r1
 801bcb8:	009b      	lsls	r3, r3, #2
 801bcba:	4413      	add	r3, r2
 801bcbc:	f203 3362 	addw	r3, r3, #866	; 0x362
 801bcc0:	f993 1000 	ldrsb.w	r1, [r3]
 801bcc4:	68fb      	ldr	r3, [r7, #12]
 801bcc6:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801bcca:	4b39      	ldr	r3, [pc, #228]	; (801bdb0 <RegionUS915TxConfig+0x138>)
 801bccc:	f7ff fa8c 	bl	801b1e8 <LimitTxPower>
 801bcd0:	4603      	mov	r3, r0
 801bcd2:	77bb      	strb	r3, [r7, #30]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 801bcd4:	68fb      	ldr	r3, [r7, #12]
 801bcd6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bcda:	4618      	mov	r0, r3
 801bcdc:	f7ff fa66 	bl	801b1ac <GetBandwidth>
 801bce0:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801bce2:	2300      	movs	r3, #0
 801bce4:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801bce6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801bcea:	f04f 0200 	mov.w	r2, #0
 801bcee:	4931      	ldr	r1, [pc, #196]	; (801bdb4 <RegionUS915TxConfig+0x13c>)
 801bcf0:	4618      	mov	r0, r3
 801bcf2:	f7fd fdef 	bl	80198d4 <RegionCommonComputeTxPower>
 801bcf6:	4603      	mov	r3, r0
 801bcf8:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 801bcfa:	4b2f      	ldr	r3, [pc, #188]	; (801bdb8 <RegionUS915TxConfig+0x140>)
 801bcfc:	68da      	ldr	r2, [r3, #12]
 801bcfe:	68fb      	ldr	r3, [r7, #12]
 801bd00:	781b      	ldrb	r3, [r3, #0]
 801bd02:	4618      	mov	r0, r3
 801bd04:	4929      	ldr	r1, [pc, #164]	; (801bdac <RegionUS915TxConfig+0x134>)
 801bd06:	4603      	mov	r3, r0
 801bd08:	005b      	lsls	r3, r3, #1
 801bd0a:	4403      	add	r3, r0
 801bd0c:	009b      	lsls	r3, r3, #2
 801bd0e:	440b      	add	r3, r1
 801bd10:	681b      	ldr	r3, [r3, #0]
 801bd12:	4618      	mov	r0, r3
 801bd14:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801bd16:	4b28      	ldr	r3, [pc, #160]	; (801bdb8 <RegionUS915TxConfig+0x140>)
 801bd18:	69dc      	ldr	r4, [r3, #28]
 801bd1a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801bd1e:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801bd22:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 801bd26:	9208      	str	r2, [sp, #32]
 801bd28:	2200      	movs	r2, #0
 801bd2a:	9207      	str	r2, [sp, #28]
 801bd2c:	2200      	movs	r2, #0
 801bd2e:	9206      	str	r2, [sp, #24]
 801bd30:	2200      	movs	r2, #0
 801bd32:	9205      	str	r2, [sp, #20]
 801bd34:	2201      	movs	r2, #1
 801bd36:	9204      	str	r2, [sp, #16]
 801bd38:	2200      	movs	r2, #0
 801bd3a:	9203      	str	r2, [sp, #12]
 801bd3c:	2208      	movs	r2, #8
 801bd3e:	9202      	str	r2, [sp, #8]
 801bd40:	2201      	movs	r2, #1
 801bd42:	9201      	str	r2, [sp, #4]
 801bd44:	9300      	str	r3, [sp, #0]
 801bd46:	69bb      	ldr	r3, [r7, #24]
 801bd48:	2200      	movs	r2, #0
 801bd4a:	2001      	movs	r0, #1
 801bd4c:	47a0      	blx	r4
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801bd4e:	68fb      	ldr	r3, [r7, #12]
 801bd50:	781b      	ldrb	r3, [r3, #0]
 801bd52:	4619      	mov	r1, r3
 801bd54:	4a15      	ldr	r2, [pc, #84]	; (801bdac <RegionUS915TxConfig+0x134>)
 801bd56:	460b      	mov	r3, r1
 801bd58:	005b      	lsls	r3, r3, #1
 801bd5a:	440b      	add	r3, r1
 801bd5c:	009b      	lsls	r3, r3, #2
 801bd5e:	4413      	add	r3, r2
 801bd60:	681a      	ldr	r2, [r3, #0]
 801bd62:	68fb      	ldr	r3, [r7, #12]
 801bd64:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801bd68:	4619      	mov	r1, r3
 801bd6a:	4610      	mov	r0, r2
 801bd6c:	f7fd ff3e 	bl	8019bec <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 801bd70:	4b11      	ldr	r3, [pc, #68]	; (801bdb8 <RegionUS915TxConfig+0x140>)
 801bd72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801bd74:	68fa      	ldr	r2, [r7, #12]
 801bd76:	8992      	ldrh	r2, [r2, #12]
 801bd78:	b2d2      	uxtb	r2, r2
 801bd7a:	4611      	mov	r1, r2
 801bd7c:	2001      	movs	r0, #1
 801bd7e:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801bd80:	68fb      	ldr	r3, [r7, #12]
 801bd82:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801bd86:	68fb      	ldr	r3, [r7, #12]
 801bd88:	899b      	ldrh	r3, [r3, #12]
 801bd8a:	4619      	mov	r1, r3
 801bd8c:	4610      	mov	r0, r2
 801bd8e:	f7ff faa3 	bl	801b2d8 <GetTimeOnAir>
 801bd92:	4602      	mov	r2, r0
 801bd94:	687b      	ldr	r3, [r7, #4]
 801bd96:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 801bd98:	68bb      	ldr	r3, [r7, #8]
 801bd9a:	7fba      	ldrb	r2, [r7, #30]
 801bd9c:	701a      	strb	r2, [r3, #0]
    return true;
 801bd9e:	2301      	movs	r3, #1
}
 801bda0:	4618      	mov	r0, r3
 801bda2:	3724      	adds	r7, #36	; 0x24
 801bda4:	46bd      	mov	sp, r7
 801bda6:	bd90      	pop	{r4, r7, pc}
 801bda8:	08022ab0 	.word	0x08022ab0
 801bdac:	2000129c 	.word	0x2000129c
 801bdb0:	20001610 	.word	0x20001610
 801bdb4:	41f00000 	.word	0x41f00000
 801bdb8:	08022b34 	.word	0x08022b34

0801bdbc <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801bdbc:	b590      	push	{r4, r7, lr}
 801bdbe:	b097      	sub	sp, #92	; 0x5c
 801bdc0:	af00      	add	r7, sp, #0
 801bdc2:	60f8      	str	r0, [r7, #12]
 801bdc4:	60b9      	str	r1, [r7, #8]
 801bdc6:	607a      	str	r2, [r7, #4]
 801bdc8:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801bdca:	2307      	movs	r3, #7
 801bdcc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801bdd0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801bdd4:	2200      	movs	r2, #0
 801bdd6:	601a      	str	r2, [r3, #0]
 801bdd8:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801bdda:	2300      	movs	r3, #0
 801bddc:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    uint8_t bytesProcessed = 0;
 801bde0:	2300      	movs	r3, #0
 801bde2:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 801bde6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801bdea:	2200      	movs	r2, #0
 801bdec:	601a      	str	r2, [r3, #0]
 801bdee:	605a      	str	r2, [r3, #4]
 801bdf0:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 801bdf2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801bdf6:	2206      	movs	r2, #6
 801bdf8:	4998      	ldr	r1, [pc, #608]	; (801c05c <RegionUS915LinkAdrReq+0x2a0>)
 801bdfa:	4618      	mov	r0, r3
 801bdfc:	f7fd fb51 	bl	80194a2 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801be00:	e124      	b.n	801c04c <RegionUS915LinkAdrReq+0x290>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801be02:	68fb      	ldr	r3, [r7, #12]
 801be04:	685a      	ldr	r2, [r3, #4]
 801be06:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 801be0a:	4413      	add	r3, r2
 801be0c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 801be10:	4611      	mov	r1, r2
 801be12:	4618      	mov	r0, r3
 801be14:	f7fd fc30 	bl	8019678 <RegionCommonParseLinkAdrReq>
 801be18:	4603      	mov	r3, r0
 801be1a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

        if( nextIndex == 0 )
 801be1e:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 801be22:	2b00      	cmp	r3, #0
 801be24:	f000 811c 	beq.w	801c060 <RegionUS915LinkAdrReq+0x2a4>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801be28:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801be2c:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 801be30:	4413      	add	r3, r2
 801be32:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801be36:	2307      	movs	r3, #7
 801be38:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 801be3c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801be40:	2b06      	cmp	r3, #6
 801be42:	d116      	bne.n	801be72 <RegionUS915LinkAdrReq+0xb6>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 801be44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801be48:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0xFFFF;
 801be4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801be50:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0xFFFF;
 801be54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801be58:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0xFFFF;
 801be5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801be60:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801be64:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801be68:	b2db      	uxtb	r3, r3
 801be6a:	b29b      	uxth	r3, r3
 801be6c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801be70:	e0ec      	b.n	801c04c <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 801be72:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801be76:	2b07      	cmp	r3, #7
 801be78:	d112      	bne.n	801bea0 <RegionUS915LinkAdrReq+0xe4>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 801be7a:	2300      	movs	r3, #0
 801be7c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0x0000;
 801be80:	2300      	movs	r3, #0
 801be82:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0x0000;
 801be86:	2300      	movs	r3, #0
 801be88:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0x0000;
 801be8c:	2300      	movs	r3, #0
 801be8e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801be92:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801be96:	b2db      	uxtb	r3, r3
 801be98:	b29b      	uxth	r3, r3
 801be9a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801be9e:	e0d5      	b.n	801c04c <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 801bea0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801bea4:	2b05      	cmp	r3, #5
 801bea6:	f040 80c7 	bne.w	801c038 <RegionUS915LinkAdrReq+0x27c>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 801beaa:	2301      	movs	r3, #1
 801beac:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 801beb0:	2300      	movs	r3, #0
 801beb2:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 801beb6:	2300      	movs	r3, #0
 801beb8:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 801bebc:	e0b6      	b.n	801c02c <RegionUS915LinkAdrReq+0x270>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 801bebe:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801bec2:	b2da      	uxtb	r2, r3
 801bec4:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801bec8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801becc:	fa01 f303 	lsl.w	r3, r1, r3
 801bed0:	4013      	ands	r3, r2
 801bed2:	2b00      	cmp	r3, #0
 801bed4:	d051      	beq.n	801bf7a <RegionUS915LinkAdrReq+0x1be>
                {
                    if( ( i % 2 ) == 0 )
 801bed6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801beda:	f003 0301 	and.w	r3, r3, #1
 801bede:	b2db      	uxtb	r3, r3
 801bee0:	2b00      	cmp	r3, #0
 801bee2:	d122      	bne.n	801bf2a <RegionUS915LinkAdrReq+0x16e>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 801bee4:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801bee8:	005b      	lsls	r3, r3, #1
 801beea:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801beee:	4413      	add	r3, r2
 801bef0:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801bef4:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801bef8:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 801befc:	b292      	uxth	r2, r2
 801befe:	005b      	lsls	r3, r3, #1
 801bf00:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801bf04:	440b      	add	r3, r1
 801bf06:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801bf0a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801bf0e:	b21a      	sxth	r2, r3
 801bf10:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801bf14:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801bf18:	fa01 f303 	lsl.w	r3, r1, r3
 801bf1c:	b21b      	sxth	r3, r3
 801bf1e:	4313      	orrs	r3, r2
 801bf20:	b21b      	sxth	r3, r3
 801bf22:	b29b      	uxth	r3, r3
 801bf24:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801bf28:	e07b      	b.n	801c022 <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 801bf2a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801bf2e:	005b      	lsls	r3, r3, #1
 801bf30:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801bf34:	4413      	add	r3, r2
 801bf36:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801bf3a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801bf3e:	f062 02ff 	orn	r2, r2, #255	; 0xff
 801bf42:	b292      	uxth	r2, r2
 801bf44:	005b      	lsls	r3, r3, #1
 801bf46:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801bf4a:	440b      	add	r3, r1
 801bf4c:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801bf50:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801bf54:	b21a      	sxth	r2, r3
 801bf56:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801bf5a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801bf5e:	fa01 f303 	lsl.w	r3, r1, r3
 801bf62:	b21b      	sxth	r3, r3
 801bf64:	4313      	orrs	r3, r2
 801bf66:	b21b      	sxth	r3, r3
 801bf68:	b29b      	uxth	r3, r3
 801bf6a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801bf6e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801bf72:	3301      	adds	r3, #1
 801bf74:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 801bf78:	e053      	b.n	801c022 <RegionUS915LinkAdrReq+0x266>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 801bf7a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801bf7e:	f003 0301 	and.w	r3, r3, #1
 801bf82:	b2db      	uxtb	r3, r3
 801bf84:	2b00      	cmp	r3, #0
 801bf86:	d124      	bne.n	801bfd2 <RegionUS915LinkAdrReq+0x216>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 801bf88:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801bf8c:	005b      	lsls	r3, r3, #1
 801bf8e:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801bf92:	4413      	add	r3, r2
 801bf94:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801bf98:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801bf9c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 801bfa0:	b292      	uxth	r2, r2
 801bfa2:	005b      	lsls	r3, r3, #1
 801bfa4:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801bfa8:	440b      	add	r3, r1
 801bfaa:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801bfae:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801bfb2:	b21a      	sxth	r2, r3
 801bfb4:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801bfb8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801bfbc:	fa01 f303 	lsl.w	r3, r1, r3
 801bfc0:	b21b      	sxth	r3, r3
 801bfc2:	43db      	mvns	r3, r3
 801bfc4:	b21b      	sxth	r3, r3
 801bfc6:	4013      	ands	r3, r2
 801bfc8:	b21b      	sxth	r3, r3
 801bfca:	b29b      	uxth	r3, r3
 801bfcc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801bfd0:	e027      	b.n	801c022 <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 801bfd2:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801bfd6:	005b      	lsls	r3, r3, #1
 801bfd8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801bfdc:	4413      	add	r3, r2
 801bfde:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801bfe2:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801bfe6:	b2d2      	uxtb	r2, r2
 801bfe8:	b292      	uxth	r2, r2
 801bfea:	005b      	lsls	r3, r3, #1
 801bfec:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801bff0:	440b      	add	r3, r1
 801bff2:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801bff6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801bffa:	b21a      	sxth	r2, r3
 801bffc:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801c000:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801c004:	fa01 f303 	lsl.w	r3, r1, r3
 801c008:	b21b      	sxth	r3, r3
 801c00a:	43db      	mvns	r3, r3
 801c00c:	b21b      	sxth	r3, r3
 801c00e:	4013      	ands	r3, r2
 801c010:	b21b      	sxth	r3, r3
 801c012:	b29b      	uxth	r3, r3
 801c014:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801c018:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801c01c:	3301      	adds	r3, #1
 801c01e:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 801c022:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801c026:	3301      	adds	r3, #1
 801c028:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 801c02c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801c030:	2b07      	cmp	r3, #7
 801c032:	f67f af44 	bls.w	801bebe <RegionUS915LinkAdrReq+0x102>
 801c036:	e009      	b.n	801c04c <RegionUS915LinkAdrReq+0x290>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 801c038:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801c03c:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 801c040:	005b      	lsls	r3, r3, #1
 801c042:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801c046:	440b      	add	r3, r1
 801c048:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801c04c:	68fb      	ldr	r3, [r7, #12]
 801c04e:	7a1b      	ldrb	r3, [r3, #8]
 801c050:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801c054:	429a      	cmp	r2, r3
 801c056:	f4ff aed4 	bcc.w	801be02 <RegionUS915LinkAdrReq+0x46>
 801c05a:	e002      	b.n	801c062 <RegionUS915LinkAdrReq+0x2a6>
 801c05c:	20001610 	.word	0x20001610
            break; // break loop, since no more request has been found
 801c060:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801c062:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801c066:	2b03      	cmp	r3, #3
 801c068:	dc0f      	bgt.n	801c08a <RegionUS915LinkAdrReq+0x2ce>
 801c06a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801c06e:	2204      	movs	r2, #4
 801c070:	2100      	movs	r1, #0
 801c072:	4618      	mov	r0, r3
 801c074:	f7fd f9e9 	bl	801944a <RegionCommonCountChannels>
 801c078:	4603      	mov	r3, r0
 801c07a:	2b01      	cmp	r3, #1
 801c07c:	d805      	bhi.n	801c08a <RegionUS915LinkAdrReq+0x2ce>
    {
        status &= 0xFE; // Channel mask KO
 801c07e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801c082:	f023 0301 	bic.w	r3, r3, #1
 801c086:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801c08a:	2302      	movs	r3, #2
 801c08c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801c090:	68fb      	ldr	r3, [r7, #12]
 801c092:	7a5b      	ldrb	r3, [r3, #9]
 801c094:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 801c098:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801c09c:	4618      	mov	r0, r3
 801c09e:	f7ff f949 	bl	801b334 <RegionUS915GetPhyParam>
 801c0a2:	4603      	mov	r3, r0
 801c0a4:	637b      	str	r3, [r7, #52]	; 0x34

    linkAdrVerifyParams.Status = status;
 801c0a6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801c0aa:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801c0ac:	68fb      	ldr	r3, [r7, #12]
 801c0ae:	7a9b      	ldrb	r3, [r3, #10]
 801c0b0:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801c0b2:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801c0b6:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801c0b8:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 801c0bc:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801c0be:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 801c0c2:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801c0c4:	68fb      	ldr	r3, [r7, #12]
 801c0c6:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801c0ca:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801c0cc:	68fb      	ldr	r3, [r7, #12]
 801c0ce:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801c0d2:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801c0d4:	68fb      	ldr	r3, [r7, #12]
 801c0d6:	7b5b      	ldrb	r3, [r3, #13]
 801c0d8:	b25b      	sxtb	r3, r3
 801c0da:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 801c0dc:	2348      	movs	r3, #72	; 0x48
 801c0de:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 801c0e2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801c0e6:	627b      	str	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801c0e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c0ea:	b25b      	sxtb	r3, r3
 801c0ec:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 801c0f0:	2304      	movs	r3, #4
 801c0f2:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 801c0f6:	4b3a      	ldr	r3, [pc, #232]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c0f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 801c0fa:	230e      	movs	r3, #14
 801c0fc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 801c100:	2300      	movs	r3, #0
 801c102:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801c106:	68fb      	ldr	r3, [r7, #12]
 801c108:	681b      	ldr	r3, [r3, #0]
 801c10a:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801c10c:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 801c110:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801c114:	1c9a      	adds	r2, r3, #2
 801c116:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801c11a:	1c59      	adds	r1, r3, #1
 801c11c:	f107 0014 	add.w	r0, r7, #20
 801c120:	4623      	mov	r3, r4
 801c122:	f7fd fafa 	bl	801971a <RegionCommonLinkAdrReqVerifyParams>
 801c126:	4603      	mov	r3, r0
 801c128:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801c12c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801c130:	2b07      	cmp	r3, #7
 801c132:	d13e      	bne.n	801c1b2 <RegionUS915LinkAdrReq+0x3f6>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, channelsMask, 6 );
 801c134:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801c138:	2206      	movs	r2, #6
 801c13a:	4619      	mov	r1, r3
 801c13c:	4829      	ldr	r0, [pc, #164]	; (801c1e4 <RegionUS915LinkAdrReq+0x428>)
 801c13e:	f7fd f9b0 	bl	80194a2 <RegionCommonChanMaskCopy>

        NvmCtx.ChannelsMaskRemaining[0] &= NvmCtx.ChannelsMask[0];
 801c142:	4b27      	ldr	r3, [pc, #156]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c144:	f8b3 2380 	ldrh.w	r2, [r3, #896]	; 0x380
 801c148:	4b25      	ldr	r3, [pc, #148]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c14a:	f8b3 3374 	ldrh.w	r3, [r3, #884]	; 0x374
 801c14e:	4013      	ands	r3, r2
 801c150:	b29a      	uxth	r2, r3
 801c152:	4b23      	ldr	r3, [pc, #140]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c154:	f8a3 2380 	strh.w	r2, [r3, #896]	; 0x380
        NvmCtx.ChannelsMaskRemaining[1] &= NvmCtx.ChannelsMask[1];
 801c158:	4b21      	ldr	r3, [pc, #132]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c15a:	f8b3 2382 	ldrh.w	r2, [r3, #898]	; 0x382
 801c15e:	4b20      	ldr	r3, [pc, #128]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c160:	f8b3 3376 	ldrh.w	r3, [r3, #886]	; 0x376
 801c164:	4013      	ands	r3, r2
 801c166:	b29a      	uxth	r2, r3
 801c168:	4b1d      	ldr	r3, [pc, #116]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c16a:	f8a3 2382 	strh.w	r2, [r3, #898]	; 0x382
        NvmCtx.ChannelsMaskRemaining[2] &= NvmCtx.ChannelsMask[2];
 801c16e:	4b1c      	ldr	r3, [pc, #112]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c170:	f8b3 2384 	ldrh.w	r2, [r3, #900]	; 0x384
 801c174:	4b1a      	ldr	r3, [pc, #104]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c176:	f8b3 3378 	ldrh.w	r3, [r3, #888]	; 0x378
 801c17a:	4013      	ands	r3, r2
 801c17c:	b29a      	uxth	r2, r3
 801c17e:	4b18      	ldr	r3, [pc, #96]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c180:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
        NvmCtx.ChannelsMaskRemaining[3] &= NvmCtx.ChannelsMask[3];
 801c184:	4b16      	ldr	r3, [pc, #88]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c186:	f8b3 2386 	ldrh.w	r2, [r3, #902]	; 0x386
 801c18a:	4b15      	ldr	r3, [pc, #84]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c18c:	f8b3 337a 	ldrh.w	r3, [r3, #890]	; 0x37a
 801c190:	4013      	ands	r3, r2
 801c192:	b29a      	uxth	r2, r3
 801c194:	4b12      	ldr	r3, [pc, #72]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c196:	f8a3 2386 	strh.w	r2, [r3, #902]	; 0x386
        NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 801c19a:	4b11      	ldr	r3, [pc, #68]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c19c:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 801c1a0:	4b0f      	ldr	r3, [pc, #60]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c1a2:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        NvmCtx.ChannelsMaskRemaining[5] = NvmCtx.ChannelsMask[5];
 801c1a6:	4b0e      	ldr	r3, [pc, #56]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c1a8:	f8b3 237e 	ldrh.w	r2, [r3, #894]	; 0x37e
 801c1ac:	4b0c      	ldr	r3, [pc, #48]	; (801c1e0 <RegionUS915LinkAdrReq+0x424>)
 801c1ae:	f8a3 238a 	strh.w	r2, [r3, #906]	; 0x38a
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801c1b2:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 801c1b6:	68bb      	ldr	r3, [r7, #8]
 801c1b8:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801c1ba:	f997 204e 	ldrsb.w	r2, [r7, #78]	; 0x4e
 801c1be:	687b      	ldr	r3, [r7, #4]
 801c1c0:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801c1c2:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 801c1c6:	683b      	ldr	r3, [r7, #0]
 801c1c8:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801c1ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801c1cc:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801c1d0:	701a      	strb	r2, [r3, #0]

    return status;
 801c1d2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801c1d6:	4618      	mov	r0, r3
 801c1d8:	375c      	adds	r7, #92	; 0x5c
 801c1da:	46bd      	mov	sp, r7
 801c1dc:	bd90      	pop	{r4, r7, pc}
 801c1de:	bf00      	nop
 801c1e0:	2000129c 	.word	0x2000129c
 801c1e4:	20001610 	.word	0x20001610

0801c1e8 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801c1e8:	b580      	push	{r7, lr}
 801c1ea:	b084      	sub	sp, #16
 801c1ec:	af00      	add	r7, sp, #0
 801c1ee:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801c1f0:	2307      	movs	r3, #7
 801c1f2:	73fb      	strb	r3, [r7, #15]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801c1f4:	687b      	ldr	r3, [r7, #4]
 801c1f6:	685b      	ldr	r3, [r3, #4]
 801c1f8:	4618      	mov	r0, r3
 801c1fa:	f7ff f829 	bl	801b250 <VerifyRfFreq>
 801c1fe:	4603      	mov	r3, r0
 801c200:	f083 0301 	eor.w	r3, r3, #1
 801c204:	b2db      	uxtb	r3, r3
 801c206:	2b00      	cmp	r3, #0
 801c208:	d003      	beq.n	801c212 <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 801c20a:	7bfb      	ldrb	r3, [r7, #15]
 801c20c:	f023 0301 	bic.w	r3, r3, #1
 801c210:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 801c212:	687b      	ldr	r3, [r7, #4]
 801c214:	f993 3000 	ldrsb.w	r3, [r3]
 801c218:	220d      	movs	r2, #13
 801c21a:	2108      	movs	r1, #8
 801c21c:	4618      	mov	r0, r3
 801c21e:	f7fd f8c3 	bl	80193a8 <RegionCommonValueInRange>
 801c222:	4603      	mov	r3, r0
 801c224:	2b00      	cmp	r3, #0
 801c226:	d103      	bne.n	801c230 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 801c228:	7bfb      	ldrb	r3, [r7, #15]
 801c22a:	f023 0302 	bic.w	r3, r3, #2
 801c22e:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801c230:	687b      	ldr	r3, [r7, #4]
 801c232:	f993 3000 	ldrsb.w	r3, [r3]
 801c236:	2207      	movs	r2, #7
 801c238:	2105      	movs	r1, #5
 801c23a:	4618      	mov	r0, r3
 801c23c:	f7fd f8b4 	bl	80193a8 <RegionCommonValueInRange>
 801c240:	4603      	mov	r3, r0
 801c242:	2b01      	cmp	r3, #1
 801c244:	d004      	beq.n	801c250 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801c246:	687b      	ldr	r3, [r7, #4]
 801c248:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801c24c:	2b0d      	cmp	r3, #13
 801c24e:	dd03      	ble.n	801c258 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 801c250:	7bfb      	ldrb	r3, [r7, #15]
 801c252:	f023 0302 	bic.w	r3, r3, #2
 801c256:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 801c258:	687b      	ldr	r3, [r7, #4]
 801c25a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801c25e:	2203      	movs	r2, #3
 801c260:	2100      	movs	r1, #0
 801c262:	4618      	mov	r0, r3
 801c264:	f7fd f8a0 	bl	80193a8 <RegionCommonValueInRange>
 801c268:	4603      	mov	r3, r0
 801c26a:	2b00      	cmp	r3, #0
 801c26c:	d103      	bne.n	801c276 <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801c26e:	7bfb      	ldrb	r3, [r7, #15]
 801c270:	f023 0304 	bic.w	r3, r3, #4
 801c274:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 801c276:	7bfb      	ldrb	r3, [r7, #15]
}
 801c278:	4618      	mov	r0, r3
 801c27a:	3710      	adds	r7, #16
 801c27c:	46bd      	mov	sp, r7
 801c27e:	bd80      	pop	{r7, pc}

0801c280 <RegionUS915NewChannelReq>:

uint8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801c280:	b480      	push	{r7}
 801c282:	b083      	sub	sp, #12
 801c284:	af00      	add	r7, sp, #0
 801c286:	6078      	str	r0, [r7, #4]
    // Datarate and frequency KO
    return 0;
 801c288:	2300      	movs	r3, #0
}
 801c28a:	4618      	mov	r0, r3
 801c28c:	370c      	adds	r7, #12
 801c28e:	46bd      	mov	sp, r7
 801c290:	bc80      	pop	{r7}
 801c292:	4770      	bx	lr

0801c294 <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801c294:	b480      	push	{r7}
 801c296:	b083      	sub	sp, #12
 801c298:	af00      	add	r7, sp, #0
 801c29a:	6078      	str	r0, [r7, #4]
    return -1;
 801c29c:	f04f 33ff 	mov.w	r3, #4294967295
}
 801c2a0:	4618      	mov	r0, r3
 801c2a2:	370c      	adds	r7, #12
 801c2a4:	46bd      	mov	sp, r7
 801c2a6:	bc80      	pop	{r7}
 801c2a8:	4770      	bx	lr

0801c2aa <RegionUS915DlChannelReq>:

uint8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801c2aa:	b480      	push	{r7}
 801c2ac:	b083      	sub	sp, #12
 801c2ae:	af00      	add	r7, sp, #0
 801c2b0:	6078      	str	r0, [r7, #4]
    return 0;
 801c2b2:	2300      	movs	r3, #0
}
 801c2b4:	4618      	mov	r0, r3
 801c2b6:	370c      	adds	r7, #12
 801c2b8:	46bd      	mov	sp, r7
 801c2ba:	bc80      	pop	{r7}
 801c2bc:	4770      	bx	lr
	...

0801c2c0 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801c2c0:	b480      	push	{r7}
 801c2c2:	b083      	sub	sp, #12
 801c2c4:	af00      	add	r7, sp, #0
 801c2c6:	4603      	mov	r3, r0
 801c2c8:	460a      	mov	r2, r1
 801c2ca:	71fb      	strb	r3, [r7, #7]
 801c2cc:	4613      	mov	r3, r2
 801c2ce:	71bb      	strb	r3, [r7, #6]
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 801c2d0:	79bb      	ldrb	r3, [r7, #6]
 801c2d2:	2b00      	cmp	r3, #0
 801c2d4:	d108      	bne.n	801c2e8 <RegionUS915AlternateDr+0x28>
    {
        NvmCtx.JoinTrialsCounter++;
 801c2d6:	4b15      	ldr	r3, [pc, #84]	; (801c32c <RegionUS915AlternateDr+0x6c>)
 801c2d8:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 801c2dc:	3301      	adds	r3, #1
 801c2de:	b2da      	uxtb	r2, r3
 801c2e0:	4b12      	ldr	r3, [pc, #72]	; (801c32c <RegionUS915AlternateDr+0x6c>)
 801c2e2:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 801c2e6:	e007      	b.n	801c2f8 <RegionUS915AlternateDr+0x38>
    }
    else
    {
        NvmCtx.JoinTrialsCounter--;
 801c2e8:	4b10      	ldr	r3, [pc, #64]	; (801c32c <RegionUS915AlternateDr+0x6c>)
 801c2ea:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 801c2ee:	3b01      	subs	r3, #1
 801c2f0:	b2da      	uxtb	r2, r3
 801c2f2:	4b0e      	ldr	r3, [pc, #56]	; (801c32c <RegionUS915AlternateDr+0x6c>)
 801c2f4:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
    }

    if( NvmCtx.JoinTrialsCounter % 9 == 0 )
 801c2f8:	4b0c      	ldr	r3, [pc, #48]	; (801c32c <RegionUS915AlternateDr+0x6c>)
 801c2fa:	f893 2399 	ldrb.w	r2, [r3, #921]	; 0x399
 801c2fe:	4b0c      	ldr	r3, [pc, #48]	; (801c330 <RegionUS915AlternateDr+0x70>)
 801c300:	fba3 1302 	umull	r1, r3, r3, r2
 801c304:	0859      	lsrs	r1, r3, #1
 801c306:	460b      	mov	r3, r1
 801c308:	00db      	lsls	r3, r3, #3
 801c30a:	440b      	add	r3, r1
 801c30c:	1ad3      	subs	r3, r2, r3
 801c30e:	b2db      	uxtb	r3, r3
 801c310:	2b00      	cmp	r3, #0
 801c312:	d102      	bne.n	801c31a <RegionUS915AlternateDr+0x5a>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 801c314:	2304      	movs	r3, #4
 801c316:	71fb      	strb	r3, [r7, #7]
 801c318:	e001      	b.n	801c31e <RegionUS915AlternateDr+0x5e>
    }
    else
    {
        currentDr = DR_0;
 801c31a:	2300      	movs	r3, #0
 801c31c:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 801c31e:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801c322:	4618      	mov	r0, r3
 801c324:	370c      	adds	r7, #12
 801c326:	46bd      	mov	sp, r7
 801c328:	bc80      	pop	{r7}
 801c32a:	4770      	bx	lr
 801c32c:	2000129c 	.word	0x2000129c
 801c330:	38e38e39 	.word	0x38e38e39

0801c334 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801c334:	b580      	push	{r7, lr}
 801c336:	b0a8      	sub	sp, #160	; 0xa0
 801c338:	af02      	add	r7, sp, #8
 801c33a:	60f8      	str	r0, [r7, #12]
 801c33c:	60b9      	str	r1, [r7, #8]
 801c33e:	607a      	str	r2, [r7, #4]
 801c340:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 801c342:	2300      	movs	r3, #0
 801c344:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
    uint8_t nbRestrictedChannels = 0;
 801c348:	2300      	movs	r3, #0
 801c34a:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 801c34e:	2300      	movs	r3, #0
 801c350:	64fb      	str	r3, [r7, #76]	; 0x4c
 801c352:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801c356:	2244      	movs	r2, #68	; 0x44
 801c358:	2100      	movs	r1, #0
 801c35a:	4618      	mov	r0, r3
 801c35c:	f004 fbfa 	bl	8020b54 <memset>
    uint8_t newChannelIndex = 0;
 801c360:	2300      	movs	r3, #0
 801c362:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801c366:	230c      	movs	r3, #12
 801c368:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( NvmCtx.ChannelsMaskRemaining, 0, 4 ) == 0 )
 801c36c:	2204      	movs	r2, #4
 801c36e:	2100      	movs	r1, #0
 801c370:	485f      	ldr	r0, [pc, #380]	; (801c4f0 <RegionUS915NextChannel+0x1bc>)
 801c372:	f7fd f86a 	bl	801944a <RegionCommonCountChannels>
 801c376:	4603      	mov	r3, r0
 801c378:	2b00      	cmp	r3, #0
 801c37a:	d108      	bne.n	801c38e <RegionUS915NextChannel+0x5a>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 4  );
 801c37c:	2204      	movs	r2, #4
 801c37e:	495d      	ldr	r1, [pc, #372]	; (801c4f4 <RegionUS915NextChannel+0x1c0>)
 801c380:	485b      	ldr	r0, [pc, #364]	; (801c4f0 <RegionUS915NextChannel+0x1bc>)
 801c382:	f7fd f88e 	bl	80194a2 <RegionCommonChanMaskCopy>

        NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 801c386:	4b5c      	ldr	r3, [pc, #368]	; (801c4f8 <RegionUS915NextChannel+0x1c4>)
 801c388:	2200      	movs	r2, #0
 801c38a:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 801c38e:	68fb      	ldr	r3, [r7, #12]
 801c390:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801c394:	2b03      	cmp	r3, #3
 801c396:	dd0b      	ble.n	801c3b0 <RegionUS915NextChannel+0x7c>
    {
        if( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 801c398:	4b57      	ldr	r3, [pc, #348]	; (801c4f8 <RegionUS915NextChannel+0x1c4>)
 801c39a:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 801c39e:	b2db      	uxtb	r3, r3
 801c3a0:	2b00      	cmp	r3, #0
 801c3a2:	d105      	bne.n	801c3b0 <RegionUS915NextChannel+0x7c>
        {
            NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 801c3a4:	4b54      	ldr	r3, [pc, #336]	; (801c4f8 <RegionUS915NextChannel+0x1c4>)
 801c3a6:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 801c3aa:	4b53      	ldr	r3, [pc, #332]	; (801c4f8 <RegionUS915NextChannel+0x1c4>)
 801c3ac:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801c3b0:	68fb      	ldr	r3, [r7, #12]
 801c3b2:	7a5b      	ldrb	r3, [r3, #9]
 801c3b4:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801c3b6:	68fb      	ldr	r3, [r7, #12]
 801c3b8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801c3bc:	b2db      	uxtb	r3, r3
 801c3be:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMaskRemaining;
 801c3c0:	4b4b      	ldr	r3, [pc, #300]	; (801c4f0 <RegionUS915NextChannel+0x1bc>)
 801c3c2:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = NvmCtx.Channels;
 801c3c4:	4b4c      	ldr	r3, [pc, #304]	; (801c4f8 <RegionUS915NextChannel+0x1c4>)
 801c3c6:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = NvmCtx.Bands;
 801c3c8:	4b4c      	ldr	r3, [pc, #304]	; (801c4fc <RegionUS915NextChannel+0x1c8>)
 801c3ca:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 801c3cc:	2348      	movs	r3, #72	; 0x48
 801c3ce:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = 0;
 801c3d0:	2300      	movs	r3, #0
 801c3d2:	84fb      	strh	r3, [r7, #38]	; 0x26

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801c3d4:	68fb      	ldr	r3, [r7, #12]
 801c3d6:	681b      	ldr	r3, [r3, #0]
 801c3d8:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801c3da:	68fb      	ldr	r3, [r7, #12]
 801c3dc:	685b      	ldr	r3, [r3, #4]
 801c3de:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801c3e0:	68fb      	ldr	r3, [r7, #12]
 801c3e2:	7a9b      	ldrb	r3, [r3, #10]
 801c3e4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 801c3e8:	2301      	movs	r3, #1
 801c3ea:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801c3ee:	f107 0314 	add.w	r3, r7, #20
 801c3f2:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801c3f4:	68fa      	ldr	r2, [r7, #12]
 801c3f6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 801c3fa:	320c      	adds	r2, #12
 801c3fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 801c400:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801c404:	68fb      	ldr	r3, [r7, #12]
 801c406:	7d1b      	ldrb	r3, [r3, #20]
 801c408:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801c40c:	68fb      	ldr	r3, [r7, #12]
 801c40e:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801c412:	68fb      	ldr	r3, [r7, #12]
 801c414:	8adb      	ldrh	r3, [r3, #22]
 801c416:	4619      	mov	r1, r3
 801c418:	4610      	mov	r0, r2
 801c41a:	f7fe ff5d 	bl	801b2d8 <GetTimeOnAir>
 801c41e:	4603      	mov	r3, r0
 801c420:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801c422:	f107 0195 	add.w	r1, r7, #149	; 0x95
 801c426:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 801c42a:	f107 0028 	add.w	r0, r7, #40	; 0x28
 801c42e:	687b      	ldr	r3, [r7, #4]
 801c430:	9301      	str	r3, [sp, #4]
 801c432:	f107 0394 	add.w	r3, r7, #148	; 0x94
 801c436:	9300      	str	r3, [sp, #0]
 801c438:	460b      	mov	r3, r1
 801c43a:	6839      	ldr	r1, [r7, #0]
 801c43c:	f7fd fb35 	bl	8019aaa <RegionCommonIdentifyChannels>
 801c440:	4603      	mov	r3, r0
 801c442:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801c446:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 801c44a:	2b00      	cmp	r3, #0
 801c44c:	d149      	bne.n	801c4e2 <RegionUS915NextChannel+0x1ae>
    {
        if( nextChanParams->Joined == true )
 801c44e:	68fb      	ldr	r3, [r7, #12]
 801c450:	7a5b      	ldrb	r3, [r3, #9]
 801c452:	2b00      	cmp	r3, #0
 801c454:	d00f      	beq.n	801c476 <RegionUS915NextChannel+0x142>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801c456:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 801c45a:	3b01      	subs	r3, #1
 801c45c:	4619      	mov	r1, r3
 801c45e:	2000      	movs	r0, #0
 801c460:	f000 f8f0 	bl	801c644 <randr>
 801c464:	4603      	mov	r3, r0
 801c466:	f107 0298 	add.w	r2, r7, #152	; 0x98
 801c46a:	4413      	add	r3, r2
 801c46c:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 801c470:	68bb      	ldr	r3, [r7, #8]
 801c472:	701a      	strb	r2, [r3, #0]
 801c474:	e02e      	b.n	801c4d4 <RegionUS915NextChannel+0x1a0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 801c476:	68fb      	ldr	r3, [r7, #12]
 801c478:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801c47c:	2b00      	cmp	r3, #0
 801c47e:	d10e      	bne.n	801c49e <RegionUS915NextChannel+0x16a>
            {
                if( ComputeNext125kHzJoinChannel( &newChannelIndex ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801c480:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 801c484:	4618      	mov	r0, r3
 801c486:	f7fe fe1f 	bl	801b0c8 <ComputeNext125kHzJoinChannel>
 801c48a:	4603      	mov	r3, r0
 801c48c:	2b03      	cmp	r3, #3
 801c48e:	d101      	bne.n	801c494 <RegionUS915NextChannel+0x160>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 801c490:	2303      	movs	r3, #3
 801c492:	e028      	b.n	801c4e6 <RegionUS915NextChannel+0x1b2>
                }
                *channel = newChannelIndex;
 801c494:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 801c498:	68bb      	ldr	r3, [r7, #8]
 801c49a:	701a      	strb	r2, [r3, #0]
 801c49c:	e01a      	b.n	801c4d4 <RegionUS915NextChannel+0x1a0>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 801c49e:	2300      	movs	r3, #0
 801c4a0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801c4a4:	e004      	b.n	801c4b0 <RegionUS915NextChannel+0x17c>
                {
                    i++;
 801c4a6:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c4aa:	3301      	adds	r3, #1
 801c4ac:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801c4b0:	4b11      	ldr	r3, [pc, #68]	; (801c4f8 <RegionUS915NextChannel+0x1c4>)
 801c4b2:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 801c4b6:	b2da      	uxtb	r2, r3
 801c4b8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c4bc:	fa42 f303 	asr.w	r3, r2, r3
 801c4c0:	f003 0301 	and.w	r3, r3, #1
 801c4c4:	2b00      	cmp	r3, #0
 801c4c6:	d0ee      	beq.n	801c4a6 <RegionUS915NextChannel+0x172>
                }
                *channel = 64 + i;
 801c4c8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c4cc:	3340      	adds	r3, #64	; 0x40
 801c4ce:	b2da      	uxtb	r2, r3
 801c4d0:	68bb      	ldr	r3, [r7, #8]
 801c4d2:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( NvmCtx.ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 801c4d4:	68bb      	ldr	r3, [r7, #8]
 801c4d6:	781b      	ldrb	r3, [r3, #0]
 801c4d8:	2248      	movs	r2, #72	; 0x48
 801c4da:	4619      	mov	r1, r3
 801c4dc:	4804      	ldr	r0, [pc, #16]	; (801c4f0 <RegionUS915NextChannel+0x1bc>)
 801c4de:	f7fc ff80 	bl	80193e2 <RegionCommonChanDisable>
    }
    return status;
 801c4e2:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
}
 801c4e6:	4618      	mov	r0, r3
 801c4e8:	3798      	adds	r7, #152	; 0x98
 801c4ea:	46bd      	mov	sp, r7
 801c4ec:	bd80      	pop	{r7, pc}
 801c4ee:	bf00      	nop
 801c4f0:	2000161c 	.word	0x2000161c
 801c4f4:	20001610 	.word	0x20001610
 801c4f8:	2000129c 	.word	0x2000129c
 801c4fc:	200015fc 	.word	0x200015fc

0801c500 <RegionUS915SetContinuousWave>:
{
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

void RegionUS915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 801c500:	b580      	push	{r7, lr}
 801c502:	b084      	sub	sp, #16
 801c504:	af00      	add	r7, sp, #0
 801c506:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 801c508:	687b      	ldr	r3, [r7, #4]
 801c50a:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801c50e:	687b      	ldr	r3, [r7, #4]
 801c510:	781b      	ldrb	r3, [r3, #0]
 801c512:	4619      	mov	r1, r3
 801c514:	4a1e      	ldr	r2, [pc, #120]	; (801c590 <RegionUS915SetContinuousWave+0x90>)
 801c516:	460b      	mov	r3, r1
 801c518:	005b      	lsls	r3, r3, #1
 801c51a:	440b      	add	r3, r1
 801c51c:	009b      	lsls	r3, r3, #2
 801c51e:	4413      	add	r3, r2
 801c520:	3309      	adds	r3, #9
 801c522:	781b      	ldrb	r3, [r3, #0]
 801c524:	4619      	mov	r1, r3
 801c526:	4a1a      	ldr	r2, [pc, #104]	; (801c590 <RegionUS915SetContinuousWave+0x90>)
 801c528:	460b      	mov	r3, r1
 801c52a:	009b      	lsls	r3, r3, #2
 801c52c:	440b      	add	r3, r1
 801c52e:	009b      	lsls	r3, r3, #2
 801c530:	4413      	add	r3, r2
 801c532:	f203 3362 	addw	r3, r3, #866	; 0x362
 801c536:	f993 1000 	ldrsb.w	r1, [r3]
 801c53a:	687b      	ldr	r3, [r7, #4]
 801c53c:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801c540:	4b14      	ldr	r3, [pc, #80]	; (801c594 <RegionUS915SetContinuousWave+0x94>)
 801c542:	f7fe fe51 	bl	801b1e8 <LimitTxPower>
 801c546:	4603      	mov	r3, r0
 801c548:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801c54a:	2300      	movs	r3, #0
 801c54c:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 801c54e:	687b      	ldr	r3, [r7, #4]
 801c550:	781b      	ldrb	r3, [r3, #0]
 801c552:	4619      	mov	r1, r3
 801c554:	4a0e      	ldr	r2, [pc, #56]	; (801c590 <RegionUS915SetContinuousWave+0x90>)
 801c556:	460b      	mov	r3, r1
 801c558:	005b      	lsls	r3, r3, #1
 801c55a:	440b      	add	r3, r1
 801c55c:	009b      	lsls	r3, r3, #2
 801c55e:	4413      	add	r3, r2
 801c560:	681b      	ldr	r3, [r3, #0]
 801c562:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801c564:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801c568:	f04f 0200 	mov.w	r2, #0
 801c56c:	490a      	ldr	r1, [pc, #40]	; (801c598 <RegionUS915SetContinuousWave+0x98>)
 801c56e:	4618      	mov	r0, r3
 801c570:	f7fd f9b0 	bl	80198d4 <RegionCommonComputeTxPower>
 801c574:	4603      	mov	r3, r0
 801c576:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 801c578:	4b08      	ldr	r3, [pc, #32]	; (801c59c <RegionUS915SetContinuousWave+0x9c>)
 801c57a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c57c:	687a      	ldr	r2, [r7, #4]
 801c57e:	8992      	ldrh	r2, [r2, #12]
 801c580:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801c584:	68b8      	ldr	r0, [r7, #8]
 801c586:	4798      	blx	r3
}
 801c588:	bf00      	nop
 801c58a:	3710      	adds	r7, #16
 801c58c:	46bd      	mov	sp, r7
 801c58e:	bd80      	pop	{r7, pc}
 801c590:	2000129c 	.word	0x2000129c
 801c594:	20001610 	.word	0x20001610
 801c598:	41f00000 	.word	0x41f00000
 801c59c:	08022b34 	.word	0x08022b34

0801c5a0 <RegionUS915ApplyDrOffset>:

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801c5a0:	b480      	push	{r7}
 801c5a2:	b085      	sub	sp, #20
 801c5a4:	af00      	add	r7, sp, #0
 801c5a6:	4603      	mov	r3, r0
 801c5a8:	71fb      	strb	r3, [r7, #7]
 801c5aa:	460b      	mov	r3, r1
 801c5ac:	71bb      	strb	r3, [r7, #6]
 801c5ae:	4613      	mov	r3, r2
 801c5b0:	717b      	strb	r3, [r7, #5]
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 801c5b2:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801c5b6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801c5ba:	4909      	ldr	r1, [pc, #36]	; (801c5e0 <RegionUS915ApplyDrOffset+0x40>)
 801c5bc:	0092      	lsls	r2, r2, #2
 801c5be:	440a      	add	r2, r1
 801c5c0:	4413      	add	r3, r2
 801c5c2:	781b      	ldrb	r3, [r3, #0]
 801c5c4:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801c5c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801c5ca:	2b00      	cmp	r3, #0
 801c5cc:	da01      	bge.n	801c5d2 <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 801c5ce:	2300      	movs	r3, #0
 801c5d0:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801c5d2:	7bfb      	ldrb	r3, [r7, #15]
}
 801c5d4:	4618      	mov	r0, r3
 801c5d6:	3714      	adds	r7, #20
 801c5d8:	46bd      	mov	sp, r7
 801c5da:	bc80      	pop	{r7}
 801c5dc:	4770      	bx	lr
 801c5de:	bf00      	nop
 801c5e0:	08022b00 	.word	0x08022b00

0801c5e4 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 801c5e4:	b480      	push	{r7}
 801c5e6:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 801c5e8:	4b0d      	ldr	r3, [pc, #52]	; (801c620 <rand1+0x3c>)
 801c5ea:	681b      	ldr	r3, [r3, #0]
 801c5ec:	4a0d      	ldr	r2, [pc, #52]	; (801c624 <rand1+0x40>)
 801c5ee:	fb02 f303 	mul.w	r3, r2, r3
 801c5f2:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 801c5f6:	3339      	adds	r3, #57	; 0x39
 801c5f8:	4a09      	ldr	r2, [pc, #36]	; (801c620 <rand1+0x3c>)
 801c5fa:	6013      	str	r3, [r2, #0]
 801c5fc:	4b08      	ldr	r3, [pc, #32]	; (801c620 <rand1+0x3c>)
 801c5fe:	681a      	ldr	r2, [r3, #0]
 801c600:	2303      	movs	r3, #3
 801c602:	fba3 1302 	umull	r1, r3, r3, r2
 801c606:	1ad1      	subs	r1, r2, r3
 801c608:	0849      	lsrs	r1, r1, #1
 801c60a:	440b      	add	r3, r1
 801c60c:	0f99      	lsrs	r1, r3, #30
 801c60e:	460b      	mov	r3, r1
 801c610:	07db      	lsls	r3, r3, #31
 801c612:	1a5b      	subs	r3, r3, r1
 801c614:	1ad1      	subs	r1, r2, r3
 801c616:	460b      	mov	r3, r1
}
 801c618:	4618      	mov	r0, r3
 801c61a:	46bd      	mov	sp, r7
 801c61c:	bc80      	pop	{r7}
 801c61e:	4770      	bx	lr
 801c620:	200001b4 	.word	0x200001b4
 801c624:	41c64e6d 	.word	0x41c64e6d

0801c628 <srand1>:

void srand1( uint32_t seed )
{
 801c628:	b480      	push	{r7}
 801c62a:	b083      	sub	sp, #12
 801c62c:	af00      	add	r7, sp, #0
 801c62e:	6078      	str	r0, [r7, #4]
    next = seed;
 801c630:	4a03      	ldr	r2, [pc, #12]	; (801c640 <srand1+0x18>)
 801c632:	687b      	ldr	r3, [r7, #4]
 801c634:	6013      	str	r3, [r2, #0]
}
 801c636:	bf00      	nop
 801c638:	370c      	adds	r7, #12
 801c63a:	46bd      	mov	sp, r7
 801c63c:	bc80      	pop	{r7}
 801c63e:	4770      	bx	lr
 801c640:	200001b4 	.word	0x200001b4

0801c644 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801c644:	b580      	push	{r7, lr}
 801c646:	b082      	sub	sp, #8
 801c648:	af00      	add	r7, sp, #0
 801c64a:	6078      	str	r0, [r7, #4]
 801c64c:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 801c64e:	f7ff ffc9 	bl	801c5e4 <rand1>
 801c652:	4602      	mov	r2, r0
 801c654:	6839      	ldr	r1, [r7, #0]
 801c656:	687b      	ldr	r3, [r7, #4]
 801c658:	1acb      	subs	r3, r1, r3
 801c65a:	3301      	adds	r3, #1
 801c65c:	fb92 f1f3 	sdiv	r1, r2, r3
 801c660:	fb03 f301 	mul.w	r3, r3, r1
 801c664:	1ad2      	subs	r2, r2, r3
 801c666:	687b      	ldr	r3, [r7, #4]
 801c668:	4413      	add	r3, r2
}
 801c66a:	4618      	mov	r0, r3
 801c66c:	3708      	adds	r7, #8
 801c66e:	46bd      	mov	sp, r7
 801c670:	bd80      	pop	{r7, pc}

0801c672 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801c672:	b480      	push	{r7}
 801c674:	b085      	sub	sp, #20
 801c676:	af00      	add	r7, sp, #0
 801c678:	60f8      	str	r0, [r7, #12]
 801c67a:	60b9      	str	r1, [r7, #8]
 801c67c:	4613      	mov	r3, r2
 801c67e:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 801c680:	e007      	b.n	801c692 <memcpy1+0x20>
    {
        *dst++ = *src++;
 801c682:	68ba      	ldr	r2, [r7, #8]
 801c684:	1c53      	adds	r3, r2, #1
 801c686:	60bb      	str	r3, [r7, #8]
 801c688:	68fb      	ldr	r3, [r7, #12]
 801c68a:	1c59      	adds	r1, r3, #1
 801c68c:	60f9      	str	r1, [r7, #12]
 801c68e:	7812      	ldrb	r2, [r2, #0]
 801c690:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801c692:	88fb      	ldrh	r3, [r7, #6]
 801c694:	1e5a      	subs	r2, r3, #1
 801c696:	80fa      	strh	r2, [r7, #6]
 801c698:	2b00      	cmp	r3, #0
 801c69a:	d1f2      	bne.n	801c682 <memcpy1+0x10>
    }
}
 801c69c:	bf00      	nop
 801c69e:	bf00      	nop
 801c6a0:	3714      	adds	r7, #20
 801c6a2:	46bd      	mov	sp, r7
 801c6a4:	bc80      	pop	{r7}
 801c6a6:	4770      	bx	lr

0801c6a8 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801c6a8:	b480      	push	{r7}
 801c6aa:	b085      	sub	sp, #20
 801c6ac:	af00      	add	r7, sp, #0
 801c6ae:	60f8      	str	r0, [r7, #12]
 801c6b0:	60b9      	str	r1, [r7, #8]
 801c6b2:	4613      	mov	r3, r2
 801c6b4:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 801c6b6:	88fb      	ldrh	r3, [r7, #6]
 801c6b8:	3b01      	subs	r3, #1
 801c6ba:	68fa      	ldr	r2, [r7, #12]
 801c6bc:	4413      	add	r3, r2
 801c6be:	60fb      	str	r3, [r7, #12]
    while( size-- )
 801c6c0:	e007      	b.n	801c6d2 <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801c6c2:	68ba      	ldr	r2, [r7, #8]
 801c6c4:	1c53      	adds	r3, r2, #1
 801c6c6:	60bb      	str	r3, [r7, #8]
 801c6c8:	68fb      	ldr	r3, [r7, #12]
 801c6ca:	1e59      	subs	r1, r3, #1
 801c6cc:	60f9      	str	r1, [r7, #12]
 801c6ce:	7812      	ldrb	r2, [r2, #0]
 801c6d0:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801c6d2:	88fb      	ldrh	r3, [r7, #6]
 801c6d4:	1e5a      	subs	r2, r3, #1
 801c6d6:	80fa      	strh	r2, [r7, #6]
 801c6d8:	2b00      	cmp	r3, #0
 801c6da:	d1f2      	bne.n	801c6c2 <memcpyr+0x1a>
    }
}
 801c6dc:	bf00      	nop
 801c6de:	bf00      	nop
 801c6e0:	3714      	adds	r7, #20
 801c6e2:	46bd      	mov	sp, r7
 801c6e4:	bc80      	pop	{r7}
 801c6e6:	4770      	bx	lr

0801c6e8 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 801c6e8:	b480      	push	{r7}
 801c6ea:	b083      	sub	sp, #12
 801c6ec:	af00      	add	r7, sp, #0
 801c6ee:	6078      	str	r0, [r7, #4]
 801c6f0:	460b      	mov	r3, r1
 801c6f2:	70fb      	strb	r3, [r7, #3]
 801c6f4:	4613      	mov	r3, r2
 801c6f6:	803b      	strh	r3, [r7, #0]
    while( size-- )
 801c6f8:	e004      	b.n	801c704 <memset1+0x1c>
    {
        *dst++ = value;
 801c6fa:	687b      	ldr	r3, [r7, #4]
 801c6fc:	1c5a      	adds	r2, r3, #1
 801c6fe:	607a      	str	r2, [r7, #4]
 801c700:	78fa      	ldrb	r2, [r7, #3]
 801c702:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801c704:	883b      	ldrh	r3, [r7, #0]
 801c706:	1e5a      	subs	r2, r3, #1
 801c708:	803a      	strh	r2, [r7, #0]
 801c70a:	2b00      	cmp	r3, #0
 801c70c:	d1f5      	bne.n	801c6fa <memset1+0x12>
    }
}
 801c70e:	bf00      	nop
 801c710:	bf00      	nop
 801c712:	370c      	adds	r7, #12
 801c714:	46bd      	mov	sp, r7
 801c716:	bc80      	pop	{r7}
 801c718:	4770      	bx	lr

0801c71a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 801c71a:	b480      	push	{r7}
 801c71c:	b083      	sub	sp, #12
 801c71e:	af00      	add	r7, sp, #0
 801c720:	6078      	str	r0, [r7, #4]
 801c722:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 801c724:	687b      	ldr	r3, [r7, #4]
 801c726:	683a      	ldr	r2, [r7, #0]
 801c728:	619a      	str	r2, [r3, #24]
}
 801c72a:	bf00      	nop
 801c72c:	370c      	adds	r7, #12
 801c72e:	46bd      	mov	sp, r7
 801c730:	bc80      	pop	{r7}
 801c732:	4770      	bx	lr

0801c734 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 801c734:	b480      	push	{r7}
 801c736:	b083      	sub	sp, #12
 801c738:	af00      	add	r7, sp, #0
 801c73a:	6078      	str	r0, [r7, #4]
 801c73c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 801c73e:	687b      	ldr	r3, [r7, #4]
 801c740:	683a      	ldr	r2, [r7, #0]
 801c742:	629a      	str	r2, [r3, #40]	; 0x28
}
 801c744:	bf00      	nop
 801c746:	370c      	adds	r7, #12
 801c748:	46bd      	mov	sp, r7
 801c74a:	bc80      	pop	{r7}
 801c74c:	4770      	bx	lr
	...

0801c750 <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 801c750:	b580      	push	{r7, lr}
 801c752:	b08a      	sub	sp, #40	; 0x28
 801c754:	af00      	add	r7, sp, #0
 801c756:	60b9      	str	r1, [r7, #8]
 801c758:	607a      	str	r2, [r7, #4]
 801c75a:	603b      	str	r3, [r7, #0]
 801c75c:	4603      	mov	r3, r0
 801c75e:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 801c760:	2300      	movs	r3, #0
 801c762:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 801c764:	2300      	movs	r3, #0
 801c766:	617b      	str	r3, [r7, #20]
 801c768:	2300      	movs	r3, #0
 801c76a:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 801c76c:	687b      	ldr	r3, [r7, #4]
 801c76e:	2b00      	cmp	r3, #0
 801c770:	d001      	beq.n	801c776 <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 801c772:	2300      	movs	r3, #0
 801c774:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 801c776:	687b      	ldr	r3, [r7, #4]
 801c778:	2b00      	cmp	r3, #0
 801c77a:	bf14      	ite	ne
 801c77c:	2301      	movne	r3, #1
 801c77e:	2300      	moveq	r3, #0
 801c780:	b2da      	uxtb	r2, r3
 801c782:	4bb3      	ldr	r3, [pc, #716]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c784:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801c786:	7bfb      	ldrb	r3, [r7, #15]
 801c788:	2b00      	cmp	r3, #0
 801c78a:	d003      	beq.n	801c794 <RadioSetRxGenericConfig+0x44>
 801c78c:	2b01      	cmp	r3, #1
 801c78e:	f000 80aa 	beq.w	801c8e6 <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 801c792:	e158      	b.n	801ca46 <RadioSetRxGenericConfig+0x2f6>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 801c794:	68bb      	ldr	r3, [r7, #8]
 801c796:	68db      	ldr	r3, [r3, #12]
 801c798:	2b00      	cmp	r3, #0
 801c79a:	d003      	beq.n	801c7a4 <RadioSetRxGenericConfig+0x54>
 801c79c:	68bb      	ldr	r3, [r7, #8]
 801c79e:	691b      	ldr	r3, [r3, #16]
 801c7a0:	2b00      	cmp	r3, #0
 801c7a2:	d102      	bne.n	801c7aa <RadioSetRxGenericConfig+0x5a>
                return -1;
 801c7a4:	f04f 33ff 	mov.w	r3, #4294967295
 801c7a8:	e14e      	b.n	801ca48 <RadioSetRxGenericConfig+0x2f8>
            if ( config->fsk.SyncWordLength>8)
 801c7aa:	68bb      	ldr	r3, [r7, #8]
 801c7ac:	7d5b      	ldrb	r3, [r3, #21]
 801c7ae:	2b08      	cmp	r3, #8
 801c7b0:	d902      	bls.n	801c7b8 <RadioSetRxGenericConfig+0x68>
                return -1;
 801c7b2:	f04f 33ff 	mov.w	r3, #4294967295
 801c7b6:	e147      	b.n	801ca48 <RadioSetRxGenericConfig+0x2f8>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801c7b8:	2300      	movs	r3, #0
 801c7ba:	623b      	str	r3, [r7, #32]
 801c7bc:	e00d      	b.n	801c7da <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 801c7be:	68bb      	ldr	r3, [r7, #8]
 801c7c0:	699a      	ldr	r2, [r3, #24]
 801c7c2:	6a3b      	ldr	r3, [r7, #32]
 801c7c4:	4413      	add	r3, r2
 801c7c6:	7819      	ldrb	r1, [r3, #0]
 801c7c8:	f107 0214 	add.w	r2, r7, #20
 801c7cc:	6a3b      	ldr	r3, [r7, #32]
 801c7ce:	4413      	add	r3, r2
 801c7d0:	460a      	mov	r2, r1
 801c7d2:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801c7d4:	6a3b      	ldr	r3, [r7, #32]
 801c7d6:	3301      	adds	r3, #1
 801c7d8:	623b      	str	r3, [r7, #32]
 801c7da:	68bb      	ldr	r3, [r7, #8]
 801c7dc:	7d5b      	ldrb	r3, [r3, #21]
 801c7de:	461a      	mov	r2, r3
 801c7e0:	6a3b      	ldr	r3, [r7, #32]
 801c7e2:	4293      	cmp	r3, r2
 801c7e4:	dbeb      	blt.n	801c7be <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801c7e6:	68bb      	ldr	r3, [r7, #8]
 801c7e8:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801c7ec:	2b00      	cmp	r3, #0
 801c7ee:	d104      	bne.n	801c7fa <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 801c7f0:	68bb      	ldr	r3, [r7, #8]
 801c7f2:	69db      	ldr	r3, [r3, #28]
 801c7f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801c7f8:	e002      	b.n	801c800 <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 801c7fa:	23ff      	movs	r3, #255	; 0xff
 801c7fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 801c800:	68bb      	ldr	r3, [r7, #8]
 801c802:	681b      	ldr	r3, [r3, #0]
 801c804:	2b00      	cmp	r3, #0
 801c806:	bf14      	ite	ne
 801c808:	2301      	movne	r3, #1
 801c80a:	2300      	moveq	r3, #0
 801c80c:	b2db      	uxtb	r3, r3
 801c80e:	4618      	mov	r0, r3
 801c810:	f002 f820 	bl	801e854 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801c814:	4b8e      	ldr	r3, [pc, #568]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c816:	2200      	movs	r2, #0
 801c818:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801c81c:	68bb      	ldr	r3, [r7, #8]
 801c81e:	68db      	ldr	r3, [r3, #12]
 801c820:	4a8b      	ldr	r2, [pc, #556]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c822:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801c824:	68bb      	ldr	r3, [r7, #8]
 801c826:	791a      	ldrb	r2, [r3, #4]
 801c828:	4b89      	ldr	r3, [pc, #548]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c82a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 801c82e:	68bb      	ldr	r3, [r7, #8]
 801c830:	689b      	ldr	r3, [r3, #8]
 801c832:	4618      	mov	r0, r3
 801c834:	f000 fa78 	bl	801cd28 <RadioGetFskBandwidthRegValue>
 801c838:	4603      	mov	r3, r0
 801c83a:	461a      	mov	r2, r3
 801c83c:	4b84      	ldr	r3, [pc, #528]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c83e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801c842:	4b83      	ldr	r3, [pc, #524]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c844:	2200      	movs	r2, #0
 801c846:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 801c848:	68bb      	ldr	r3, [r7, #8]
 801c84a:	691b      	ldr	r3, [r3, #16]
 801c84c:	b29b      	uxth	r3, r3
 801c84e:	00db      	lsls	r3, r3, #3
 801c850:	b29a      	uxth	r2, r3
 801c852:	4b7f      	ldr	r3, [pc, #508]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c854:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 801c856:	68bb      	ldr	r3, [r7, #8]
 801c858:	7d1a      	ldrb	r2, [r3, #20]
 801c85a:	4b7d      	ldr	r3, [pc, #500]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c85c:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 801c85e:	68bb      	ldr	r3, [r7, #8]
 801c860:	7d5b      	ldrb	r3, [r3, #21]
 801c862:	00db      	lsls	r3, r3, #3
 801c864:	b2da      	uxtb	r2, r3
 801c866:	4b7a      	ldr	r3, [pc, #488]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c868:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 801c86a:	68bb      	ldr	r3, [r7, #8]
 801c86c:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801c870:	4b77      	ldr	r3, [pc, #476]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c872:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 801c874:	68bb      	ldr	r3, [r7, #8]
 801c876:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 801c87a:	4b75      	ldr	r3, [pc, #468]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c87c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801c87e:	4a74      	ldr	r2, [pc, #464]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c880:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c884:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 801c886:	68bb      	ldr	r3, [r7, #8]
 801c888:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801c88c:	4b70      	ldr	r3, [pc, #448]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c88e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 801c890:	68bb      	ldr	r3, [r7, #8]
 801c892:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 801c896:	4b6e      	ldr	r3, [pc, #440]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c898:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801c89a:	f001 f916 	bl	801daca <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 801c89e:	2000      	movs	r0, #0
 801c8a0:	f000 fad8 	bl	801ce54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c8a4:	486b      	ldr	r0, [pc, #428]	; (801ca54 <RadioSetRxGenericConfig+0x304>)
 801c8a6:	f002 fa1b 	bl	801ece0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c8aa:	486b      	ldr	r0, [pc, #428]	; (801ca58 <RadioSetRxGenericConfig+0x308>)
 801c8ac:	f002 fae6 	bl	801ee7c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 801c8b0:	f107 0314 	add.w	r3, r7, #20
 801c8b4:	4618      	mov	r0, r3
 801c8b6:	f001 fdf0 	bl	801e49a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801c8ba:	68bb      	ldr	r3, [r7, #8]
 801c8bc:	8c1b      	ldrh	r3, [r3, #32]
 801c8be:	4618      	mov	r0, r3
 801c8c0:	f001 fe3a 	bl	801e538 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 801c8c4:	68bb      	ldr	r3, [r7, #8]
 801c8c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801c8c8:	4618      	mov	r0, r3
 801c8ca:	f001 fe15 	bl	801e4f8 <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 801c8ce:	683b      	ldr	r3, [r7, #0]
 801c8d0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801c8d4:	fb02 f203 	mul.w	r2, r2, r3
 801c8d8:	68bb      	ldr	r3, [r7, #8]
 801c8da:	68db      	ldr	r3, [r3, #12]
 801c8dc:	fbb2 f3f3 	udiv	r3, r2, r3
 801c8e0:	4a5b      	ldr	r2, [pc, #364]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c8e2:	6093      	str	r3, [r2, #8]
            break;
 801c8e4:	e0af      	b.n	801ca46 <RadioSetRxGenericConfig+0x2f6>
            if  (config->lora.PreambleLen== 0)
 801c8e6:	68bb      	ldr	r3, [r7, #8]
 801c8e8:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 801c8ea:	2b00      	cmp	r3, #0
 801c8ec:	d102      	bne.n	801c8f4 <RadioSetRxGenericConfig+0x1a4>
                return -1;
 801c8ee:	f04f 33ff 	mov.w	r3, #4294967295
 801c8f2:	e0a9      	b.n	801ca48 <RadioSetRxGenericConfig+0x2f8>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801c8f4:	68bb      	ldr	r3, [r7, #8]
 801c8f6:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801c8fa:	2b01      	cmp	r3, #1
 801c8fc:	d104      	bne.n	801c908 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 801c8fe:	68bb      	ldr	r3, [r7, #8]
 801c900:	69db      	ldr	r3, [r3, #28]
 801c902:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801c906:	e002      	b.n	801c90e <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 801c908:	23ff      	movs	r3, #255	; 0xff
 801c90a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 801c90e:	68bb      	ldr	r3, [r7, #8]
 801c910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801c912:	2b00      	cmp	r3, #0
 801c914:	bf14      	ite	ne
 801c916:	2301      	movne	r3, #1
 801c918:	2300      	moveq	r3, #0
 801c91a:	b2db      	uxtb	r3, r3
 801c91c:	4618      	mov	r0, r3
 801c91e:	f001 ff99 	bl	801e854 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801c922:	683b      	ldr	r3, [r7, #0]
 801c924:	b2db      	uxtb	r3, r3
 801c926:	4618      	mov	r0, r3
 801c928:	f001 ffa6 	bl	801e878 <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801c92c:	4b48      	ldr	r3, [pc, #288]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c92e:	2201      	movs	r2, #1
 801c930:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 801c934:	68bb      	ldr	r3, [r7, #8]
 801c936:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801c93a:	4b45      	ldr	r3, [pc, #276]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c93c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 801c940:	68bb      	ldr	r3, [r7, #8]
 801c942:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 801c946:	4b42      	ldr	r3, [pc, #264]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c948:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 801c94c:	68bb      	ldr	r3, [r7, #8]
 801c94e:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 801c952:	4b3f      	ldr	r3, [pc, #252]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c954:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 801c958:	68bb      	ldr	r3, [r7, #8]
 801c95a:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 801c95e:	2b02      	cmp	r3, #2
 801c960:	d010      	beq.n	801c984 <RadioSetRxGenericConfig+0x234>
 801c962:	2b02      	cmp	r3, #2
 801c964:	dc22      	bgt.n	801c9ac <RadioSetRxGenericConfig+0x25c>
 801c966:	2b00      	cmp	r3, #0
 801c968:	d002      	beq.n	801c970 <RadioSetRxGenericConfig+0x220>
 801c96a:	2b01      	cmp	r3, #1
 801c96c:	d005      	beq.n	801c97a <RadioSetRxGenericConfig+0x22a>
                break;
 801c96e:	e01d      	b.n	801c9ac <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801c970:	4b37      	ldr	r3, [pc, #220]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c972:	2200      	movs	r2, #0
 801c974:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801c978:	e019      	b.n	801c9ae <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801c97a:	4b35      	ldr	r3, [pc, #212]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c97c:	2201      	movs	r2, #1
 801c97e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801c982:	e014      	b.n	801c9ae <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 801c984:	68bb      	ldr	r3, [r7, #8]
 801c986:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801c98a:	2b0b      	cmp	r3, #11
 801c98c:	d004      	beq.n	801c998 <RadioSetRxGenericConfig+0x248>
 801c98e:	68bb      	ldr	r3, [r7, #8]
 801c990:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801c994:	2b0c      	cmp	r3, #12
 801c996:	d104      	bne.n	801c9a2 <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801c998:	4b2d      	ldr	r3, [pc, #180]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c99a:	2201      	movs	r2, #1
 801c99c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801c9a0:	e005      	b.n	801c9ae <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801c9a2:	4b2b      	ldr	r3, [pc, #172]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c9a4:	2200      	movs	r2, #0
 801c9a6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801c9aa:	e000      	b.n	801c9ae <RadioSetRxGenericConfig+0x25e>
                break;
 801c9ac:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801c9ae:	4b28      	ldr	r3, [pc, #160]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c9b0:	2201      	movs	r2, #1
 801c9b2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801c9b4:	68bb      	ldr	r3, [r7, #8]
 801c9b6:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 801c9b8:	4b25      	ldr	r3, [pc, #148]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c9ba:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 801c9bc:	68bb      	ldr	r3, [r7, #8]
 801c9be:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 801c9c2:	4b23      	ldr	r3, [pc, #140]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c9c4:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801c9c6:	4a22      	ldr	r2, [pc, #136]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c9c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c9cc:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 801c9ce:	68bb      	ldr	r3, [r7, #8]
 801c9d0:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 801c9d4:	4b1e      	ldr	r3, [pc, #120]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c9d6:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 801c9da:	68bb      	ldr	r3, [r7, #8]
 801c9dc:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 801c9e0:	4b1b      	ldr	r3, [pc, #108]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c9e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801c9e6:	f001 f870 	bl	801daca <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801c9ea:	2001      	movs	r0, #1
 801c9ec:	f000 fa32 	bl	801ce54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c9f0:	4818      	ldr	r0, [pc, #96]	; (801ca54 <RadioSetRxGenericConfig+0x304>)
 801c9f2:	f002 f975 	bl	801ece0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c9f6:	4818      	ldr	r0, [pc, #96]	; (801ca58 <RadioSetRxGenericConfig+0x308>)
 801c9f8:	f002 fa40 	bl	801ee7c <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801c9fc:	4b14      	ldr	r3, [pc, #80]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801c9fe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801ca02:	2b01      	cmp	r3, #1
 801ca04:	d10d      	bne.n	801ca22 <RadioSetRxGenericConfig+0x2d2>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801ca06:	f240 7036 	movw	r0, #1846	; 0x736
 801ca0a:	f002 fb9f 	bl	801f14c <SUBGRF_ReadRegister>
 801ca0e:	4603      	mov	r3, r0
 801ca10:	f023 0304 	bic.w	r3, r3, #4
 801ca14:	b2db      	uxtb	r3, r3
 801ca16:	4619      	mov	r1, r3
 801ca18:	f240 7036 	movw	r0, #1846	; 0x736
 801ca1c:	f002 fb82 	bl	801f124 <SUBGRF_WriteRegister>
 801ca20:	e00c      	b.n	801ca3c <RadioSetRxGenericConfig+0x2ec>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 801ca22:	f240 7036 	movw	r0, #1846	; 0x736
 801ca26:	f002 fb91 	bl	801f14c <SUBGRF_ReadRegister>
 801ca2a:	4603      	mov	r3, r0
 801ca2c:	f043 0304 	orr.w	r3, r3, #4
 801ca30:	b2db      	uxtb	r3, r3
 801ca32:	4619      	mov	r1, r3
 801ca34:	f240 7036 	movw	r0, #1846	; 0x736
 801ca38:	f002 fb74 	bl	801f124 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801ca3c:	4b04      	ldr	r3, [pc, #16]	; (801ca50 <RadioSetRxGenericConfig+0x300>)
 801ca3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ca42:	609a      	str	r2, [r3, #8]
            break;
 801ca44:	bf00      	nop
    }
    return status;
 801ca46:	69fb      	ldr	r3, [r7, #28]
}
 801ca48:	4618      	mov	r0, r3
 801ca4a:	3728      	adds	r7, #40	; 0x28
 801ca4c:	46bd      	mov	sp, r7
 801ca4e:	bd80      	pop	{r7, pc}
 801ca50:	20001df0 	.word	0x20001df0
 801ca54:	20001e28 	.word	0x20001e28
 801ca58:	20001dfe 	.word	0x20001dfe

0801ca5c <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 801ca5c:	b580      	push	{r7, lr}
 801ca5e:	b088      	sub	sp, #32
 801ca60:	af00      	add	r7, sp, #0
 801ca62:	60b9      	str	r1, [r7, #8]
 801ca64:	607b      	str	r3, [r7, #4]
 801ca66:	4603      	mov	r3, r0
 801ca68:	73fb      	strb	r3, [r7, #15]
 801ca6a:	4613      	mov	r3, r2
 801ca6c:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 801ca6e:	2300      	movs	r3, #0
 801ca70:	617b      	str	r3, [r7, #20]
 801ca72:	2300      	movs	r3, #0
 801ca74:	61bb      	str	r3, [r7, #24]
    switch( modem )
 801ca76:	7bfb      	ldrb	r3, [r7, #15]
 801ca78:	2b02      	cmp	r3, #2
 801ca7a:	f000 811c 	beq.w	801ccb6 <RadioSetTxGenericConfig+0x25a>
 801ca7e:	2b02      	cmp	r3, #2
 801ca80:	f300 8138 	bgt.w	801ccf4 <RadioSetTxGenericConfig+0x298>
 801ca84:	2b00      	cmp	r3, #0
 801ca86:	d003      	beq.n	801ca90 <RadioSetTxGenericConfig+0x34>
 801ca88:	2b01      	cmp	r3, #1
 801ca8a:	f000 8083 	beq.w	801cb94 <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 801ca8e:	e131      	b.n	801ccf4 <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 801ca90:	68bb      	ldr	r3, [r7, #8]
 801ca92:	689b      	ldr	r3, [r3, #8]
 801ca94:	2b00      	cmp	r3, #0
 801ca96:	d003      	beq.n	801caa0 <RadioSetTxGenericConfig+0x44>
 801ca98:	68bb      	ldr	r3, [r7, #8]
 801ca9a:	691b      	ldr	r3, [r3, #16]
 801ca9c:	2b00      	cmp	r3, #0
 801ca9e:	d102      	bne.n	801caa6 <RadioSetTxGenericConfig+0x4a>
                return -1;
 801caa0:	f04f 33ff 	mov.w	r3, #4294967295
 801caa4:	e135      	b.n	801cd12 <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 801caa6:	68bb      	ldr	r3, [r7, #8]
 801caa8:	7d1b      	ldrb	r3, [r3, #20]
 801caaa:	2b08      	cmp	r3, #8
 801caac:	d902      	bls.n	801cab4 <RadioSetTxGenericConfig+0x58>
                return -1;
 801caae:	f04f 33ff 	mov.w	r3, #4294967295
 801cab2:	e12e      	b.n	801cd12 <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801cab4:	2300      	movs	r3, #0
 801cab6:	61fb      	str	r3, [r7, #28]
 801cab8:	e00d      	b.n	801cad6 <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 801caba:	68bb      	ldr	r3, [r7, #8]
 801cabc:	699a      	ldr	r2, [r3, #24]
 801cabe:	69fb      	ldr	r3, [r7, #28]
 801cac0:	4413      	add	r3, r2
 801cac2:	7819      	ldrb	r1, [r3, #0]
 801cac4:	f107 0214 	add.w	r2, r7, #20
 801cac8:	69fb      	ldr	r3, [r7, #28]
 801caca:	4413      	add	r3, r2
 801cacc:	460a      	mov	r2, r1
 801cace:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801cad0:	69fb      	ldr	r3, [r7, #28]
 801cad2:	3301      	adds	r3, #1
 801cad4:	61fb      	str	r3, [r7, #28]
 801cad6:	68bb      	ldr	r3, [r7, #8]
 801cad8:	7d1b      	ldrb	r3, [r3, #20]
 801cada:	461a      	mov	r2, r3
 801cadc:	69fb      	ldr	r3, [r7, #28]
 801cade:	4293      	cmp	r3, r2
 801cae0:	dbeb      	blt.n	801caba <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801cae2:	4b8e      	ldr	r3, [pc, #568]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cae4:	2200      	movs	r2, #0
 801cae6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801caea:	68bb      	ldr	r3, [r7, #8]
 801caec:	689b      	ldr	r3, [r3, #8]
 801caee:	4a8b      	ldr	r2, [pc, #556]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801caf0:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801caf2:	68bb      	ldr	r3, [r7, #8]
 801caf4:	781a      	ldrb	r2, [r3, #0]
 801caf6:	4b89      	ldr	r3, [pc, #548]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801caf8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 801cafc:	68bb      	ldr	r3, [r7, #8]
 801cafe:	685b      	ldr	r3, [r3, #4]
 801cb00:	4618      	mov	r0, r3
 801cb02:	f000 f911 	bl	801cd28 <RadioGetFskBandwidthRegValue>
 801cb06:	4603      	mov	r3, r0
 801cb08:	461a      	mov	r2, r3
 801cb0a:	4b84      	ldr	r3, [pc, #528]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cb0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801cb10:	68bb      	ldr	r3, [r7, #8]
 801cb12:	68db      	ldr	r3, [r3, #12]
 801cb14:	4a81      	ldr	r2, [pc, #516]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cb16:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801cb18:	4b80      	ldr	r3, [pc, #512]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cb1a:	2200      	movs	r2, #0
 801cb1c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 801cb1e:	68bb      	ldr	r3, [r7, #8]
 801cb20:	691b      	ldr	r3, [r3, #16]
 801cb22:	b29b      	uxth	r3, r3
 801cb24:	00db      	lsls	r3, r3, #3
 801cb26:	b29a      	uxth	r2, r3
 801cb28:	4b7c      	ldr	r3, [pc, #496]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cb2a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 801cb2c:	4b7b      	ldr	r3, [pc, #492]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cb2e:	2204      	movs	r2, #4
 801cb30:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 801cb32:	68bb      	ldr	r3, [r7, #8]
 801cb34:	7d1b      	ldrb	r3, [r3, #20]
 801cb36:	00db      	lsls	r3, r3, #3
 801cb38:	b2da      	uxtb	r2, r3
 801cb3a:	4b78      	ldr	r3, [pc, #480]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cb3c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 801cb3e:	4b77      	ldr	r3, [pc, #476]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cb40:	2200      	movs	r2, #0
 801cb42:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 801cb44:	68bb      	ldr	r3, [r7, #8]
 801cb46:	7f9a      	ldrb	r2, [r3, #30]
 801cb48:	4b74      	ldr	r3, [pc, #464]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cb4a:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 801cb4c:	68bb      	ldr	r3, [r7, #8]
 801cb4e:	7fda      	ldrb	r2, [r3, #31]
 801cb50:	4b72      	ldr	r3, [pc, #456]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cb52:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 801cb54:	68bb      	ldr	r3, [r7, #8]
 801cb56:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801cb5a:	4b70      	ldr	r3, [pc, #448]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cb5c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801cb5e:	f000 ffb4 	bl	801daca <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801cb62:	2000      	movs	r0, #0
 801cb64:	f000 f976 	bl	801ce54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801cb68:	486d      	ldr	r0, [pc, #436]	; (801cd20 <RadioSetTxGenericConfig+0x2c4>)
 801cb6a:	f002 f8b9 	bl	801ece0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801cb6e:	486d      	ldr	r0, [pc, #436]	; (801cd24 <RadioSetTxGenericConfig+0x2c8>)
 801cb70:	f002 f984 	bl	801ee7c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 801cb74:	f107 0314 	add.w	r3, r7, #20
 801cb78:	4618      	mov	r0, r3
 801cb7a:	f001 fc8e 	bl	801e49a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801cb7e:	68bb      	ldr	r3, [r7, #8]
 801cb80:	8b9b      	ldrh	r3, [r3, #28]
 801cb82:	4618      	mov	r0, r3
 801cb84:	f001 fcd8 	bl	801e538 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 801cb88:	68bb      	ldr	r3, [r7, #8]
 801cb8a:	8c1b      	ldrh	r3, [r3, #32]
 801cb8c:	4618      	mov	r0, r3
 801cb8e:	f001 fcb3 	bl	801e4f8 <SUBGRF_SetCrcPolynomial>
            break;
 801cb92:	e0b0      	b.n	801ccf6 <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801cb94:	4b61      	ldr	r3, [pc, #388]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cb96:	2201      	movs	r2, #1
 801cb98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801cb9c:	68bb      	ldr	r3, [r7, #8]
 801cb9e:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801cba2:	4b5e      	ldr	r3, [pc, #376]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cba4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 801cba8:	68bb      	ldr	r3, [r7, #8]
 801cbaa:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 801cbae:	4b5b      	ldr	r3, [pc, #364]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cbb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 801cbb4:	68bb      	ldr	r3, [r7, #8]
 801cbb6:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 801cbba:	4b58      	ldr	r3, [pc, #352]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cbbc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 801cbc0:	68bb      	ldr	r3, [r7, #8]
 801cbc2:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 801cbc6:	2b02      	cmp	r3, #2
 801cbc8:	d010      	beq.n	801cbec <RadioSetTxGenericConfig+0x190>
 801cbca:	2b02      	cmp	r3, #2
 801cbcc:	dc22      	bgt.n	801cc14 <RadioSetTxGenericConfig+0x1b8>
 801cbce:	2b00      	cmp	r3, #0
 801cbd0:	d002      	beq.n	801cbd8 <RadioSetTxGenericConfig+0x17c>
 801cbd2:	2b01      	cmp	r3, #1
 801cbd4:	d005      	beq.n	801cbe2 <RadioSetTxGenericConfig+0x186>
                break;
 801cbd6:	e01d      	b.n	801cc14 <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801cbd8:	4b50      	ldr	r3, [pc, #320]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cbda:	2200      	movs	r2, #0
 801cbdc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801cbe0:	e019      	b.n	801cc16 <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801cbe2:	4b4e      	ldr	r3, [pc, #312]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cbe4:	2201      	movs	r2, #1
 801cbe6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801cbea:	e014      	b.n	801cc16 <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 801cbec:	68bb      	ldr	r3, [r7, #8]
 801cbee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801cbf2:	2b0b      	cmp	r3, #11
 801cbf4:	d004      	beq.n	801cc00 <RadioSetTxGenericConfig+0x1a4>
 801cbf6:	68bb      	ldr	r3, [r7, #8]
 801cbf8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801cbfc:	2b0c      	cmp	r3, #12
 801cbfe:	d104      	bne.n	801cc0a <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801cc00:	4b46      	ldr	r3, [pc, #280]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cc02:	2201      	movs	r2, #1
 801cc04:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801cc08:	e005      	b.n	801cc16 <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801cc0a:	4b44      	ldr	r3, [pc, #272]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cc0c:	2200      	movs	r2, #0
 801cc0e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801cc12:	e000      	b.n	801cc16 <RadioSetTxGenericConfig+0x1ba>
                break;
 801cc14:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 801cc16:	68bb      	ldr	r3, [r7, #8]
 801cc18:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 801cc1c:	2b00      	cmp	r3, #0
 801cc1e:	bf14      	ite	ne
 801cc20:	2301      	movne	r3, #1
 801cc22:	2300      	moveq	r3, #0
 801cc24:	b2db      	uxtb	r3, r3
 801cc26:	461a      	mov	r2, r3
 801cc28:	4b3c      	ldr	r3, [pc, #240]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cc2a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801cc2e:	4b3b      	ldr	r3, [pc, #236]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cc30:	2201      	movs	r2, #1
 801cc32:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801cc34:	68bb      	ldr	r3, [r7, #8]
 801cc36:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801cc38:	4b38      	ldr	r3, [pc, #224]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cc3a:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 801cc3c:	68bb      	ldr	r3, [r7, #8]
 801cc3e:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801cc42:	4b36      	ldr	r3, [pc, #216]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cc44:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 801cc46:	68bb      	ldr	r3, [r7, #8]
 801cc48:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 801cc4c:	4b33      	ldr	r3, [pc, #204]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cc4e:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 801cc52:	68bb      	ldr	r3, [r7, #8]
 801cc54:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 801cc58:	4b30      	ldr	r3, [pc, #192]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cc5a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801cc5e:	f000 ff34 	bl	801daca <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801cc62:	2001      	movs	r0, #1
 801cc64:	f000 f8f6 	bl	801ce54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801cc68:	482d      	ldr	r0, [pc, #180]	; (801cd20 <RadioSetTxGenericConfig+0x2c4>)
 801cc6a:	f002 f839 	bl	801ece0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801cc6e:	482d      	ldr	r0, [pc, #180]	; (801cd24 <RadioSetTxGenericConfig+0x2c8>)
 801cc70:	f002 f904 	bl	801ee7c <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801cc74:	4b29      	ldr	r3, [pc, #164]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cc76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801cc7a:	2b06      	cmp	r3, #6
 801cc7c:	d10d      	bne.n	801cc9a <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 801cc7e:	f640 0089 	movw	r0, #2185	; 0x889
 801cc82:	f002 fa63 	bl	801f14c <SUBGRF_ReadRegister>
 801cc86:	4603      	mov	r3, r0
 801cc88:	f023 0304 	bic.w	r3, r3, #4
 801cc8c:	b2db      	uxtb	r3, r3
 801cc8e:	4619      	mov	r1, r3
 801cc90:	f640 0089 	movw	r0, #2185	; 0x889
 801cc94:	f002 fa46 	bl	801f124 <SUBGRF_WriteRegister>
            break;
 801cc98:	e02d      	b.n	801ccf6 <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801cc9a:	f640 0089 	movw	r0, #2185	; 0x889
 801cc9e:	f002 fa55 	bl	801f14c <SUBGRF_ReadRegister>
 801cca2:	4603      	mov	r3, r0
 801cca4:	f043 0304 	orr.w	r3, r3, #4
 801cca8:	b2db      	uxtb	r3, r3
 801ccaa:	4619      	mov	r1, r3
 801ccac:	f640 0089 	movw	r0, #2185	; 0x889
 801ccb0:	f002 fa38 	bl	801f124 <SUBGRF_WriteRegister>
            break;
 801ccb4:	e01f      	b.n	801ccf6 <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 801ccb6:	68bb      	ldr	r3, [r7, #8]
 801ccb8:	689b      	ldr	r3, [r3, #8]
 801ccba:	2b00      	cmp	r3, #0
 801ccbc:	d004      	beq.n	801ccc8 <RadioSetTxGenericConfig+0x26c>
 801ccbe:	68bb      	ldr	r3, [r7, #8]
 801ccc0:	689b      	ldr	r3, [r3, #8]
 801ccc2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801ccc6:	d902      	bls.n	801ccce <RadioSetTxGenericConfig+0x272>
                return -1;
 801ccc8:	f04f 33ff 	mov.w	r3, #4294967295
 801cccc:	e021      	b.n	801cd12 <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 801ccce:	2002      	movs	r0, #2
 801ccd0:	f000 f8c0 	bl	801ce54 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801ccd4:	4b11      	ldr	r3, [pc, #68]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801ccd6:	2202      	movs	r2, #2
 801ccd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 801ccdc:	68bb      	ldr	r3, [r7, #8]
 801ccde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801cce0:	4a0e      	ldr	r2, [pc, #56]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cce2:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801cce4:	4b0d      	ldr	r3, [pc, #52]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cce6:	2216      	movs	r2, #22
 801cce8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ccec:	480c      	ldr	r0, [pc, #48]	; (801cd20 <RadioSetTxGenericConfig+0x2c4>)
 801ccee:	f001 fff7 	bl	801ece0 <SUBGRF_SetModulationParams>
            break;
 801ccf2:	e000      	b.n	801ccf6 <RadioSetTxGenericConfig+0x29a>
            break;
 801ccf4:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801ccf6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801ccfa:	4618      	mov	r0, r3
 801ccfc:	f002 fab6 	bl	801f26c <SUBGRF_SetRfTxPower>
 801cd00:	4603      	mov	r3, r0
 801cd02:	461a      	mov	r2, r3
 801cd04:	4b05      	ldr	r3, [pc, #20]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cd06:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 801cd0a:	4a04      	ldr	r2, [pc, #16]	; (801cd1c <RadioSetTxGenericConfig+0x2c0>)
 801cd0c:	687b      	ldr	r3, [r7, #4]
 801cd0e:	6053      	str	r3, [r2, #4]
    return 0;
 801cd10:	2300      	movs	r3, #0
}
 801cd12:	4618      	mov	r0, r3
 801cd14:	3720      	adds	r7, #32
 801cd16:	46bd      	mov	sp, r7
 801cd18:	bd80      	pop	{r7, pc}
 801cd1a:	bf00      	nop
 801cd1c:	20001df0 	.word	0x20001df0
 801cd20:	20001e28 	.word	0x20001e28
 801cd24:	20001dfe 	.word	0x20001dfe

0801cd28 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 801cd28:	b480      	push	{r7}
 801cd2a:	b085      	sub	sp, #20
 801cd2c:	af00      	add	r7, sp, #0
 801cd2e:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801cd30:	687b      	ldr	r3, [r7, #4]
 801cd32:	2b00      	cmp	r3, #0
 801cd34:	d101      	bne.n	801cd3a <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801cd36:	231f      	movs	r3, #31
 801cd38:	e016      	b.n	801cd68 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801cd3a:	2300      	movs	r3, #0
 801cd3c:	73fb      	strb	r3, [r7, #15]
 801cd3e:	e00f      	b.n	801cd60 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801cd40:	7bfb      	ldrb	r3, [r7, #15]
 801cd42:	4a0c      	ldr	r2, [pc, #48]	; (801cd74 <RadioGetFskBandwidthRegValue+0x4c>)
 801cd44:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801cd48:	687a      	ldr	r2, [r7, #4]
 801cd4a:	429a      	cmp	r2, r3
 801cd4c:	d205      	bcs.n	801cd5a <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801cd4e:	7bfb      	ldrb	r3, [r7, #15]
 801cd50:	4a08      	ldr	r2, [pc, #32]	; (801cd74 <RadioGetFskBandwidthRegValue+0x4c>)
 801cd52:	00db      	lsls	r3, r3, #3
 801cd54:	4413      	add	r3, r2
 801cd56:	791b      	ldrb	r3, [r3, #4]
 801cd58:	e006      	b.n	801cd68 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801cd5a:	7bfb      	ldrb	r3, [r7, #15]
 801cd5c:	3301      	adds	r3, #1
 801cd5e:	73fb      	strb	r3, [r7, #15]
 801cd60:	7bfb      	ldrb	r3, [r7, #15]
 801cd62:	2b15      	cmp	r3, #21
 801cd64:	d9ec      	bls.n	801cd40 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 801cd66:	e7fe      	b.n	801cd66 <RadioGetFskBandwidthRegValue+0x3e>
}
 801cd68:	4618      	mov	r0, r3
 801cd6a:	3714      	adds	r7, #20
 801cd6c:	46bd      	mov	sp, r7
 801cd6e:	bc80      	pop	{r7}
 801cd70:	4770      	bx	lr
 801cd72:	bf00      	nop
 801cd74:	08022bb0 	.word	0x08022bb0

0801cd78 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 801cd78:	b580      	push	{r7, lr}
 801cd7a:	b084      	sub	sp, #16
 801cd7c:	af02      	add	r7, sp, #8
 801cd7e:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 801cd80:	4a21      	ldr	r2, [pc, #132]	; (801ce08 <RadioInit+0x90>)
 801cd82:	687b      	ldr	r3, [r7, #4]
 801cd84:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801cd86:	4b21      	ldr	r3, [pc, #132]	; (801ce0c <RadioInit+0x94>)
 801cd88:	2200      	movs	r2, #0
 801cd8a:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 801cd8c:	4b1f      	ldr	r3, [pc, #124]	; (801ce0c <RadioInit+0x94>)
 801cd8e:	2200      	movs	r2, #0
 801cd90:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801cd92:	4b1e      	ldr	r3, [pc, #120]	; (801ce0c <RadioInit+0x94>)
 801cd94:	2200      	movs	r2, #0
 801cd96:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 801cd98:	481d      	ldr	r0, [pc, #116]	; (801ce10 <RadioInit+0x98>)
 801cd9a:	f001 fae9 	bl	801e370 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 801cd9e:	2000      	movs	r0, #0
 801cda0:	f000 ffdc 	bl	801dd5c <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 801cda4:	f001 fd9a 	bl	801e8dc <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 801cda8:	2100      	movs	r1, #0
 801cdaa:	2000      	movs	r0, #0
 801cdac:	f002 f906 	bl	801efbc <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 801cdb0:	2204      	movs	r2, #4
 801cdb2:	2100      	movs	r1, #0
 801cdb4:	2001      	movs	r0, #1
 801cdb6:	f001 ff2b 	bl	801ec10 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801cdba:	2300      	movs	r3, #0
 801cdbc:	2200      	movs	r2, #0
 801cdbe:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801cdc2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801cdc6:	f001 fe57 	bl	801ea78 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 801cdca:	f000 fe6b 	bl	801daa4 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801cdce:	2300      	movs	r3, #0
 801cdd0:	9300      	str	r3, [sp, #0]
 801cdd2:	4b10      	ldr	r3, [pc, #64]	; (801ce14 <RadioInit+0x9c>)
 801cdd4:	2200      	movs	r2, #0
 801cdd6:	f04f 31ff 	mov.w	r1, #4294967295
 801cdda:	480f      	ldr	r0, [pc, #60]	; (801ce18 <RadioInit+0xa0>)
 801cddc:	f003 f8fe 	bl	801ffdc <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 801cde0:	2300      	movs	r3, #0
 801cde2:	9300      	str	r3, [sp, #0]
 801cde4:	4b0d      	ldr	r3, [pc, #52]	; (801ce1c <RadioInit+0xa4>)
 801cde6:	2200      	movs	r2, #0
 801cde8:	f04f 31ff 	mov.w	r1, #4294967295
 801cdec:	480c      	ldr	r0, [pc, #48]	; (801ce20 <RadioInit+0xa8>)
 801cdee:	f003 f8f5 	bl	801ffdc <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801cdf2:	4809      	ldr	r0, [pc, #36]	; (801ce18 <RadioInit+0xa0>)
 801cdf4:	f003 f996 	bl	8020124 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801cdf8:	4809      	ldr	r0, [pc, #36]	; (801ce20 <RadioInit+0xa8>)
 801cdfa:	f003 f993 	bl	8020124 <UTIL_TIMER_Stop>
}
 801cdfe:	bf00      	nop
 801ce00:	3708      	adds	r7, #8
 801ce02:	46bd      	mov	sp, r7
 801ce04:	bd80      	pop	{r7, pc}
 801ce06:	bf00      	nop
 801ce08:	20001738 	.word	0x20001738
 801ce0c:	20001df0 	.word	0x20001df0
 801ce10:	0801de41 	.word	0x0801de41
 801ce14:	0801ddc9 	.word	0x0801ddc9
 801ce18:	20001e48 	.word	0x20001e48
 801ce1c:	0801de05 	.word	0x0801de05
 801ce20:	20001e60 	.word	0x20001e60

0801ce24 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 801ce24:	b580      	push	{r7, lr}
 801ce26:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 801ce28:	f001 fae8 	bl	801e3fc <SUBGRF_GetOperatingMode>
 801ce2c:	4603      	mov	r3, r0
 801ce2e:	2b07      	cmp	r3, #7
 801ce30:	d00a      	beq.n	801ce48 <RadioGetStatus+0x24>
 801ce32:	2b07      	cmp	r3, #7
 801ce34:	dc0a      	bgt.n	801ce4c <RadioGetStatus+0x28>
 801ce36:	2b04      	cmp	r3, #4
 801ce38:	d002      	beq.n	801ce40 <RadioGetStatus+0x1c>
 801ce3a:	2b05      	cmp	r3, #5
 801ce3c:	d002      	beq.n	801ce44 <RadioGetStatus+0x20>
 801ce3e:	e005      	b.n	801ce4c <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 801ce40:	2302      	movs	r3, #2
 801ce42:	e004      	b.n	801ce4e <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 801ce44:	2301      	movs	r3, #1
 801ce46:	e002      	b.n	801ce4e <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 801ce48:	2303      	movs	r3, #3
 801ce4a:	e000      	b.n	801ce4e <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801ce4c:	2300      	movs	r3, #0
    }
}
 801ce4e:	4618      	mov	r0, r3
 801ce50:	bd80      	pop	{r7, pc}
	...

0801ce54 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 801ce54:	b580      	push	{r7, lr}
 801ce56:	b082      	sub	sp, #8
 801ce58:	af00      	add	r7, sp, #0
 801ce5a:	4603      	mov	r3, r0
 801ce5c:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801ce5e:	4a19      	ldr	r2, [pc, #100]	; (801cec4 <RadioSetModem+0x70>)
 801ce60:	79fb      	ldrb	r3, [r7, #7]
 801ce62:	7013      	strb	r3, [r2, #0]
    switch( modem )
 801ce64:	79fb      	ldrb	r3, [r7, #7]
 801ce66:	2b04      	cmp	r3, #4
 801ce68:	d023      	beq.n	801ceb2 <RadioSetModem+0x5e>
 801ce6a:	2b04      	cmp	r3, #4
 801ce6c:	dc03      	bgt.n	801ce76 <RadioSetModem+0x22>
 801ce6e:	2b01      	cmp	r3, #1
 801ce70:	d008      	beq.n	801ce84 <RadioSetModem+0x30>
 801ce72:	2b03      	cmp	r3, #3
 801ce74:	d019      	beq.n	801ceaa <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801ce76:	2000      	movs	r0, #0
 801ce78:	f001 fea2 	bl	801ebc0 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 801ce7c:	4b11      	ldr	r3, [pc, #68]	; (801cec4 <RadioSetModem+0x70>)
 801ce7e:	2200      	movs	r2, #0
 801ce80:	735a      	strb	r2, [r3, #13]
            break;
 801ce82:	e01b      	b.n	801cebc <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801ce84:	2001      	movs	r0, #1
 801ce86:	f001 fe9b 	bl	801ebc0 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 801ce8a:	4b0e      	ldr	r3, [pc, #56]	; (801cec4 <RadioSetModem+0x70>)
 801ce8c:	7b5a      	ldrb	r2, [r3, #13]
 801ce8e:	4b0d      	ldr	r3, [pc, #52]	; (801cec4 <RadioSetModem+0x70>)
 801ce90:	7b1b      	ldrb	r3, [r3, #12]
 801ce92:	429a      	cmp	r2, r3
 801ce94:	d011      	beq.n	801ceba <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801ce96:	4b0b      	ldr	r3, [pc, #44]	; (801cec4 <RadioSetModem+0x70>)
 801ce98:	7b1a      	ldrb	r2, [r3, #12]
 801ce9a:	4b0a      	ldr	r3, [pc, #40]	; (801cec4 <RadioSetModem+0x70>)
 801ce9c:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801ce9e:	4b09      	ldr	r3, [pc, #36]	; (801cec4 <RadioSetModem+0x70>)
 801cea0:	7b5b      	ldrb	r3, [r3, #13]
 801cea2:	4618      	mov	r0, r3
 801cea4:	f000 ff5a 	bl	801dd5c <RadioSetPublicNetwork>
            }
            break;
 801cea8:	e007      	b.n	801ceba <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801ceaa:	2002      	movs	r0, #2
 801ceac:	f001 fe88 	bl	801ebc0 <SUBGRF_SetPacketType>
            break;
 801ceb0:	e004      	b.n	801cebc <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801ceb2:	2000      	movs	r0, #0
 801ceb4:	f001 fe84 	bl	801ebc0 <SUBGRF_SetPacketType>
            break;
 801ceb8:	e000      	b.n	801cebc <RadioSetModem+0x68>
            break;
 801ceba:	bf00      	nop
    }
}
 801cebc:	bf00      	nop
 801cebe:	3708      	adds	r7, #8
 801cec0:	46bd      	mov	sp, r7
 801cec2:	bd80      	pop	{r7, pc}
 801cec4:	20001df0 	.word	0x20001df0

0801cec8 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801cec8:	b580      	push	{r7, lr}
 801ceca:	b082      	sub	sp, #8
 801cecc:	af00      	add	r7, sp, #0
 801cece:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 801ced0:	6878      	ldr	r0, [r7, #4]
 801ced2:	f001 fe31 	bl	801eb38 <SUBGRF_SetRfFrequency>
}
 801ced6:	bf00      	nop
 801ced8:	3708      	adds	r7, #8
 801ceda:	46bd      	mov	sp, r7
 801cedc:	bd80      	pop	{r7, pc}

0801cede <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801cede:	b580      	push	{r7, lr}
 801cee0:	b090      	sub	sp, #64	; 0x40
 801cee2:	af0a      	add	r7, sp, #40	; 0x28
 801cee4:	60f8      	str	r0, [r7, #12]
 801cee6:	60b9      	str	r1, [r7, #8]
 801cee8:	603b      	str	r3, [r7, #0]
 801ceea:	4613      	mov	r3, r2
 801ceec:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801ceee:	2301      	movs	r3, #1
 801cef0:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 801cef2:	2300      	movs	r3, #0
 801cef4:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801cef6:	2300      	movs	r3, #0
 801cef8:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801cefa:	f000 fde6 	bl	801daca <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 801cefe:	2000      	movs	r0, #0
 801cf00:	f7ff ffa8 	bl	801ce54 <RadioSetModem>

    RadioSetChannel( freq );
 801cf04:	68f8      	ldr	r0, [r7, #12]
 801cf06:	f7ff ffdf 	bl	801cec8 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801cf0a:	2301      	movs	r3, #1
 801cf0c:	9309      	str	r3, [sp, #36]	; 0x24
 801cf0e:	2300      	movs	r3, #0
 801cf10:	9308      	str	r3, [sp, #32]
 801cf12:	2300      	movs	r3, #0
 801cf14:	9307      	str	r3, [sp, #28]
 801cf16:	2300      	movs	r3, #0
 801cf18:	9306      	str	r3, [sp, #24]
 801cf1a:	2300      	movs	r3, #0
 801cf1c:	9305      	str	r3, [sp, #20]
 801cf1e:	2300      	movs	r3, #0
 801cf20:	9304      	str	r3, [sp, #16]
 801cf22:	2300      	movs	r3, #0
 801cf24:	9303      	str	r3, [sp, #12]
 801cf26:	2300      	movs	r3, #0
 801cf28:	9302      	str	r3, [sp, #8]
 801cf2a:	2303      	movs	r3, #3
 801cf2c:	9301      	str	r3, [sp, #4]
 801cf2e:	68bb      	ldr	r3, [r7, #8]
 801cf30:	9300      	str	r3, [sp, #0]
 801cf32:	2300      	movs	r3, #0
 801cf34:	f44f 7216 	mov.w	r2, #600	; 0x258
 801cf38:	68b9      	ldr	r1, [r7, #8]
 801cf3a:	2000      	movs	r0, #0
 801cf3c:	f000 f840 	bl	801cfc0 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 801cf40:	2000      	movs	r0, #0
 801cf42:	f000 fdc9 	bl	801dad8 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801cf46:	f000 ff37 	bl	801ddb8 <RadioGetWakeupTime>
 801cf4a:	4603      	mov	r3, r0
 801cf4c:	4618      	mov	r0, r3
 801cf4e:	f7e8 f9e0 	bl	8005312 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 801cf52:	f003 fa01 	bl	8020358 <UTIL_TIMER_GetCurrentTime>
 801cf56:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801cf58:	e00d      	b.n	801cf76 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 801cf5a:	2000      	movs	r0, #0
 801cf5c:	f000 fe7c 	bl	801dc58 <RadioRssi>
 801cf60:	4603      	mov	r3, r0
 801cf62:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 801cf64:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801cf68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801cf6c:	429a      	cmp	r2, r3
 801cf6e:	dd02      	ble.n	801cf76 <RadioIsChannelFree+0x98>
        {
            status = false;
 801cf70:	2300      	movs	r3, #0
 801cf72:	75fb      	strb	r3, [r7, #23]
            break;
 801cf74:	e006      	b.n	801cf84 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801cf76:	6938      	ldr	r0, [r7, #16]
 801cf78:	f003 fa00 	bl	802037c <UTIL_TIMER_GetElapsedTime>
 801cf7c:	4602      	mov	r2, r0
 801cf7e:	683b      	ldr	r3, [r7, #0]
 801cf80:	4293      	cmp	r3, r2
 801cf82:	d8ea      	bhi.n	801cf5a <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801cf84:	f000 fda1 	bl	801daca <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 801cf88:	7dfb      	ldrb	r3, [r7, #23]
}
 801cf8a:	4618      	mov	r0, r3
 801cf8c:	3718      	adds	r7, #24
 801cf8e:	46bd      	mov	sp, r7
 801cf90:	bd80      	pop	{r7, pc}

0801cf92 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801cf92:	b580      	push	{r7, lr}
 801cf94:	b082      	sub	sp, #8
 801cf96:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 801cf98:	2300      	movs	r3, #0
 801cf9a:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 801cf9c:	2001      	movs	r0, #1
 801cf9e:	f7ff ff59 	bl	801ce54 <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801cfa2:	2300      	movs	r3, #0
 801cfa4:	2200      	movs	r2, #0
 801cfa6:	2100      	movs	r1, #0
 801cfa8:	2000      	movs	r0, #0
 801cfaa:	f001 fd65 	bl	801ea78 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801cfae:	f001 faf6 	bl	801e59e <SUBGRF_GetRandom>
 801cfb2:	6078      	str	r0, [r7, #4]

    return rnd;
 801cfb4:	687b      	ldr	r3, [r7, #4]
}
 801cfb6:	4618      	mov	r0, r3
 801cfb8:	3708      	adds	r7, #8
 801cfba:	46bd      	mov	sp, r7
 801cfbc:	bd80      	pop	{r7, pc}
	...

0801cfc0 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801cfc0:	b580      	push	{r7, lr}
 801cfc2:	b08a      	sub	sp, #40	; 0x28
 801cfc4:	af00      	add	r7, sp, #0
 801cfc6:	60b9      	str	r1, [r7, #8]
 801cfc8:	607a      	str	r2, [r7, #4]
 801cfca:	461a      	mov	r2, r3
 801cfcc:	4603      	mov	r3, r0
 801cfce:	73fb      	strb	r3, [r7, #15]
 801cfd0:	4613      	mov	r3, r2
 801cfd2:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 801cfd4:	4abc      	ldr	r2, [pc, #752]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801cfd6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801cfda:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 801cfdc:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801cfe0:	2b00      	cmp	r3, #0
 801cfe2:	d001      	beq.n	801cfe8 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 801cfe4:	2300      	movs	r3, #0
 801cfe6:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 801cfe8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801cfec:	2b00      	cmp	r3, #0
 801cfee:	d004      	beq.n	801cffa <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 801cff0:	4ab6      	ldr	r2, [pc, #728]	; (801d2cc <RadioSetRxConfig+0x30c>)
 801cff2:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801cff6:	7013      	strb	r3, [r2, #0]
 801cff8:	e002      	b.n	801d000 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801cffa:	4bb4      	ldr	r3, [pc, #720]	; (801d2cc <RadioSetRxConfig+0x30c>)
 801cffc:	22ff      	movs	r2, #255	; 0xff
 801cffe:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 801d000:	7bfb      	ldrb	r3, [r7, #15]
 801d002:	2b04      	cmp	r3, #4
 801d004:	d009      	beq.n	801d01a <RadioSetRxConfig+0x5a>
 801d006:	2b04      	cmp	r3, #4
 801d008:	f300 81da 	bgt.w	801d3c0 <RadioSetRxConfig+0x400>
 801d00c:	2b00      	cmp	r3, #0
 801d00e:	f000 80bf 	beq.w	801d190 <RadioSetRxConfig+0x1d0>
 801d012:	2b01      	cmp	r3, #1
 801d014:	f000 812c 	beq.w	801d270 <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801d018:	e1d2      	b.n	801d3c0 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801d01a:	2001      	movs	r0, #1
 801d01c:	f001 fc1a 	bl	801e854 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801d020:	4ba9      	ldr	r3, [pc, #676]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d022:	2200      	movs	r2, #0
 801d024:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801d028:	4aa7      	ldr	r2, [pc, #668]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d02a:	687b      	ldr	r3, [r7, #4]
 801d02c:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 801d02e:	4ba6      	ldr	r3, [pc, #664]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d030:	2209      	movs	r2, #9
 801d032:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 801d036:	4ba4      	ldr	r3, [pc, #656]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d038:	f44f 7248 	mov.w	r2, #800	; 0x320
 801d03c:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801d03e:	68b8      	ldr	r0, [r7, #8]
 801d040:	f7ff fe72 	bl	801cd28 <RadioGetFskBandwidthRegValue>
 801d044:	4603      	mov	r3, r0
 801d046:	461a      	mov	r2, r3
 801d048:	4b9f      	ldr	r3, [pc, #636]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d04a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801d04e:	4b9e      	ldr	r3, [pc, #632]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d050:	2200      	movs	r2, #0
 801d052:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801d054:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801d056:	00db      	lsls	r3, r3, #3
 801d058:	b29a      	uxth	r2, r3
 801d05a:	4b9b      	ldr	r3, [pc, #620]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d05c:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 801d05e:	4b9a      	ldr	r3, [pc, #616]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d060:	2200      	movs	r2, #0
 801d062:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 801d064:	4b98      	ldr	r3, [pc, #608]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d066:	2210      	movs	r2, #16
 801d068:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801d06a:	4b97      	ldr	r3, [pc, #604]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d06c:	2200      	movs	r2, #0
 801d06e:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 801d070:	4b95      	ldr	r3, [pc, #596]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d072:	2200      	movs	r2, #0
 801d074:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801d076:	4b95      	ldr	r3, [pc, #596]	; (801d2cc <RadioSetRxConfig+0x30c>)
 801d078:	781a      	ldrb	r2, [r3, #0]
 801d07a:	4b93      	ldr	r3, [pc, #588]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d07c:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801d07e:	4b92      	ldr	r3, [pc, #584]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d080:	2201      	movs	r2, #1
 801d082:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 801d084:	4b90      	ldr	r3, [pc, #576]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d086:	2200      	movs	r2, #0
 801d088:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801d08a:	2004      	movs	r0, #4
 801d08c:	f7ff fee2 	bl	801ce54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d090:	488f      	ldr	r0, [pc, #572]	; (801d2d0 <RadioSetRxConfig+0x310>)
 801d092:	f001 fe25 	bl	801ece0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d096:	488f      	ldr	r0, [pc, #572]	; (801d2d4 <RadioSetRxConfig+0x314>)
 801d098:	f001 fef0 	bl	801ee7c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801d09c:	4a8e      	ldr	r2, [pc, #568]	; (801d2d8 <RadioSetRxConfig+0x318>)
 801d09e:	f107 031c 	add.w	r3, r7, #28
 801d0a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 801d0a6:	e883 0003 	stmia.w	r3, {r0, r1}
 801d0aa:	f107 031c 	add.w	r3, r7, #28
 801d0ae:	4618      	mov	r0, r3
 801d0b0:	f001 f9f3 	bl	801e49a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801d0b4:	f240 10ff 	movw	r0, #511	; 0x1ff
 801d0b8:	f001 fa3e 	bl	801e538 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 801d0bc:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801d0c0:	f000 fde9 	bl	801dc96 <RadioRead>
 801d0c4:	4603      	mov	r3, r0
 801d0c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 801d0ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d0ce:	f023 0310 	bic.w	r3, r3, #16
 801d0d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 801d0d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d0da:	4619      	mov	r1, r3
 801d0dc:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801d0e0:	f000 fdc7 	bl	801dc72 <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 801d0e4:	2104      	movs	r1, #4
 801d0e6:	f640 00b9 	movw	r0, #2233	; 0x8b9
 801d0ea:	f000 fdc2 	bl	801dc72 <RadioWrite>
            modReg= RadioRead(0x89b);
 801d0ee:	f640 009b 	movw	r0, #2203	; 0x89b
 801d0f2:	f000 fdd0 	bl	801dc96 <RadioRead>
 801d0f6:	4603      	mov	r3, r0
 801d0f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801d0fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d100:	f023 031c 	bic.w	r3, r3, #28
 801d104:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 801d108:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d10c:	f043 0308 	orr.w	r3, r3, #8
 801d110:	b2db      	uxtb	r3, r3
 801d112:	4619      	mov	r1, r3
 801d114:	f640 009b 	movw	r0, #2203	; 0x89b
 801d118:	f000 fdab 	bl	801dc72 <RadioWrite>
            modReg= RadioRead(0x6d1);
 801d11c:	f240 60d1 	movw	r0, #1745	; 0x6d1
 801d120:	f000 fdb9 	bl	801dc96 <RadioRead>
 801d124:	4603      	mov	r3, r0
 801d126:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801d12a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d12e:	f023 0318 	bic.w	r3, r3, #24
 801d132:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 801d136:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d13a:	f043 0318 	orr.w	r3, r3, #24
 801d13e:	b2db      	uxtb	r3, r3
 801d140:	4619      	mov	r1, r3
 801d142:	f240 60d1 	movw	r0, #1745	; 0x6d1
 801d146:	f000 fd94 	bl	801dc72 <RadioWrite>
            modReg= RadioRead(0x6ac);
 801d14a:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801d14e:	f000 fda2 	bl	801dc96 <RadioRead>
 801d152:	4603      	mov	r3, r0
 801d154:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 801d158:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d15c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801d160:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 801d164:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d168:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 801d16c:	b2db      	uxtb	r3, r3
 801d16e:	4619      	mov	r1, r3
 801d170:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801d174:	f000 fd7d 	bl	801dc72 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801d178:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801d17a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801d17e:	fb02 f303 	mul.w	r3, r2, r3
 801d182:	461a      	mov	r2, r3
 801d184:	687b      	ldr	r3, [r7, #4]
 801d186:	fbb2 f3f3 	udiv	r3, r2, r3
 801d18a:	4a4f      	ldr	r2, [pc, #316]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d18c:	6093      	str	r3, [r2, #8]
            break;
 801d18e:	e118      	b.n	801d3c2 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801d190:	2000      	movs	r0, #0
 801d192:	f001 fb5f 	bl	801e854 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801d196:	4b4c      	ldr	r3, [pc, #304]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d198:	2200      	movs	r2, #0
 801d19a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801d19e:	4a4a      	ldr	r2, [pc, #296]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d1a0:	687b      	ldr	r3, [r7, #4]
 801d1a2:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801d1a4:	4b48      	ldr	r3, [pc, #288]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d1a6:	220b      	movs	r2, #11
 801d1a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801d1ac:	68b8      	ldr	r0, [r7, #8]
 801d1ae:	f7ff fdbb 	bl	801cd28 <RadioGetFskBandwidthRegValue>
 801d1b2:	4603      	mov	r3, r0
 801d1b4:	461a      	mov	r2, r3
 801d1b6:	4b44      	ldr	r3, [pc, #272]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d1b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801d1bc:	4b42      	ldr	r3, [pc, #264]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d1be:	2200      	movs	r2, #0
 801d1c0:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801d1c2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801d1c4:	00db      	lsls	r3, r3, #3
 801d1c6:	b29a      	uxth	r2, r3
 801d1c8:	4b3f      	ldr	r3, [pc, #252]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d1ca:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801d1cc:	4b3e      	ldr	r3, [pc, #248]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d1ce:	2204      	movs	r2, #4
 801d1d0:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801d1d2:	4b3d      	ldr	r3, [pc, #244]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d1d4:	2218      	movs	r2, #24
 801d1d6:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801d1d8:	4b3b      	ldr	r3, [pc, #236]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d1da:	2200      	movs	r2, #0
 801d1dc:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801d1de:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801d1e2:	f083 0301 	eor.w	r3, r3, #1
 801d1e6:	b2db      	uxtb	r3, r3
 801d1e8:	461a      	mov	r2, r3
 801d1ea:	4b37      	ldr	r3, [pc, #220]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d1ec:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801d1ee:	4b37      	ldr	r3, [pc, #220]	; (801d2cc <RadioSetRxConfig+0x30c>)
 801d1f0:	781a      	ldrb	r2, [r3, #0]
 801d1f2:	4b35      	ldr	r3, [pc, #212]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d1f4:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801d1f6:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801d1fa:	2b00      	cmp	r3, #0
 801d1fc:	d003      	beq.n	801d206 <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801d1fe:	4b32      	ldr	r3, [pc, #200]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d200:	22f2      	movs	r2, #242	; 0xf2
 801d202:	75da      	strb	r2, [r3, #23]
 801d204:	e002      	b.n	801d20c <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801d206:	4b30      	ldr	r3, [pc, #192]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d208:	2201      	movs	r2, #1
 801d20a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801d20c:	4b2e      	ldr	r3, [pc, #184]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d20e:	2201      	movs	r2, #1
 801d210:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801d212:	f000 fc5a 	bl	801daca <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801d216:	4b2c      	ldr	r3, [pc, #176]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d218:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801d21c:	2b00      	cmp	r3, #0
 801d21e:	bf14      	ite	ne
 801d220:	2301      	movne	r3, #1
 801d222:	2300      	moveq	r3, #0
 801d224:	b2db      	uxtb	r3, r3
 801d226:	4618      	mov	r0, r3
 801d228:	f7ff fe14 	bl	801ce54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d22c:	4828      	ldr	r0, [pc, #160]	; (801d2d0 <RadioSetRxConfig+0x310>)
 801d22e:	f001 fd57 	bl	801ece0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d232:	4828      	ldr	r0, [pc, #160]	; (801d2d4 <RadioSetRxConfig+0x314>)
 801d234:	f001 fe22 	bl	801ee7c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801d238:	4a28      	ldr	r2, [pc, #160]	; (801d2dc <RadioSetRxConfig+0x31c>)
 801d23a:	f107 0314 	add.w	r3, r7, #20
 801d23e:	e892 0003 	ldmia.w	r2, {r0, r1}
 801d242:	e883 0003 	stmia.w	r3, {r0, r1}
 801d246:	f107 0314 	add.w	r3, r7, #20
 801d24a:	4618      	mov	r0, r3
 801d24c:	f001 f925 	bl	801e49a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801d250:	f240 10ff 	movw	r0, #511	; 0x1ff
 801d254:	f001 f970 	bl	801e538 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801d258:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801d25a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801d25e:	fb02 f303 	mul.w	r3, r2, r3
 801d262:	461a      	mov	r2, r3
 801d264:	687b      	ldr	r3, [r7, #4]
 801d266:	fbb2 f3f3 	udiv	r3, r2, r3
 801d26a:	4a17      	ldr	r2, [pc, #92]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d26c:	6093      	str	r3, [r2, #8]
            break;
 801d26e:	e0a8      	b.n	801d3c2 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801d270:	2000      	movs	r0, #0
 801d272:	f001 faef 	bl	801e854 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801d276:	4b14      	ldr	r3, [pc, #80]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d278:	2201      	movs	r2, #1
 801d27a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801d27e:	687b      	ldr	r3, [r7, #4]
 801d280:	b2da      	uxtb	r2, r3
 801d282:	4b11      	ldr	r3, [pc, #68]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d284:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801d288:	4a15      	ldr	r2, [pc, #84]	; (801d2e0 <RadioSetRxConfig+0x320>)
 801d28a:	68bb      	ldr	r3, [r7, #8]
 801d28c:	4413      	add	r3, r2
 801d28e:	781a      	ldrb	r2, [r3, #0]
 801d290:	4b0d      	ldr	r3, [pc, #52]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d292:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801d296:	4a0c      	ldr	r2, [pc, #48]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d298:	7bbb      	ldrb	r3, [r7, #14]
 801d29a:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801d29e:	68bb      	ldr	r3, [r7, #8]
 801d2a0:	2b00      	cmp	r3, #0
 801d2a2:	d105      	bne.n	801d2b0 <RadioSetRxConfig+0x2f0>
 801d2a4:	687b      	ldr	r3, [r7, #4]
 801d2a6:	2b0b      	cmp	r3, #11
 801d2a8:	d008      	beq.n	801d2bc <RadioSetRxConfig+0x2fc>
 801d2aa:	687b      	ldr	r3, [r7, #4]
 801d2ac:	2b0c      	cmp	r3, #12
 801d2ae:	d005      	beq.n	801d2bc <RadioSetRxConfig+0x2fc>
 801d2b0:	68bb      	ldr	r3, [r7, #8]
 801d2b2:	2b01      	cmp	r3, #1
 801d2b4:	d116      	bne.n	801d2e4 <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801d2b6:	687b      	ldr	r3, [r7, #4]
 801d2b8:	2b0c      	cmp	r3, #12
 801d2ba:	d113      	bne.n	801d2e4 <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801d2bc:	4b02      	ldr	r3, [pc, #8]	; (801d2c8 <RadioSetRxConfig+0x308>)
 801d2be:	2201      	movs	r2, #1
 801d2c0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801d2c4:	e012      	b.n	801d2ec <RadioSetRxConfig+0x32c>
 801d2c6:	bf00      	nop
 801d2c8:	20001df0 	.word	0x20001df0
 801d2cc:	200001b8 	.word	0x200001b8
 801d2d0:	20001e28 	.word	0x20001e28
 801d2d4:	20001dfe 	.word	0x20001dfe
 801d2d8:	080224d0 	.word	0x080224d0
 801d2dc:	080224d8 	.word	0x080224d8
 801d2e0:	08022c60 	.word	0x08022c60
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801d2e4:	4b39      	ldr	r3, [pc, #228]	; (801d3cc <RadioSetRxConfig+0x40c>)
 801d2e6:	2200      	movs	r2, #0
 801d2e8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801d2ec:	4b37      	ldr	r3, [pc, #220]	; (801d3cc <RadioSetRxConfig+0x40c>)
 801d2ee:	2201      	movs	r2, #1
 801d2f0:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801d2f2:	4b36      	ldr	r3, [pc, #216]	; (801d3cc <RadioSetRxConfig+0x40c>)
 801d2f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801d2f8:	2b05      	cmp	r3, #5
 801d2fa:	d004      	beq.n	801d306 <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801d2fc:	4b33      	ldr	r3, [pc, #204]	; (801d3cc <RadioSetRxConfig+0x40c>)
 801d2fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801d302:	2b06      	cmp	r3, #6
 801d304:	d10a      	bne.n	801d31c <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 801d306:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801d308:	2b0b      	cmp	r3, #11
 801d30a:	d803      	bhi.n	801d314 <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801d30c:	4b2f      	ldr	r3, [pc, #188]	; (801d3cc <RadioSetRxConfig+0x40c>)
 801d30e:	220c      	movs	r2, #12
 801d310:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801d312:	e006      	b.n	801d322 <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801d314:	4a2d      	ldr	r2, [pc, #180]	; (801d3cc <RadioSetRxConfig+0x40c>)
 801d316:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801d318:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801d31a:	e002      	b.n	801d322 <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801d31c:	4a2b      	ldr	r2, [pc, #172]	; (801d3cc <RadioSetRxConfig+0x40c>)
 801d31e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801d320:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801d322:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801d326:	4b29      	ldr	r3, [pc, #164]	; (801d3cc <RadioSetRxConfig+0x40c>)
 801d328:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801d32a:	4b29      	ldr	r3, [pc, #164]	; (801d3d0 <RadioSetRxConfig+0x410>)
 801d32c:	781a      	ldrb	r2, [r3, #0]
 801d32e:	4b27      	ldr	r3, [pc, #156]	; (801d3cc <RadioSetRxConfig+0x40c>)
 801d330:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801d332:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 801d336:	4b25      	ldr	r3, [pc, #148]	; (801d3cc <RadioSetRxConfig+0x40c>)
 801d338:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801d33c:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 801d340:	4b22      	ldr	r3, [pc, #136]	; (801d3cc <RadioSetRxConfig+0x40c>)
 801d342:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801d346:	f000 fbc0 	bl	801daca <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801d34a:	4b20      	ldr	r3, [pc, #128]	; (801d3cc <RadioSetRxConfig+0x40c>)
 801d34c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801d350:	2b00      	cmp	r3, #0
 801d352:	bf14      	ite	ne
 801d354:	2301      	movne	r3, #1
 801d356:	2300      	moveq	r3, #0
 801d358:	b2db      	uxtb	r3, r3
 801d35a:	4618      	mov	r0, r3
 801d35c:	f7ff fd7a 	bl	801ce54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d360:	481c      	ldr	r0, [pc, #112]	; (801d3d4 <RadioSetRxConfig+0x414>)
 801d362:	f001 fcbd 	bl	801ece0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d366:	481c      	ldr	r0, [pc, #112]	; (801d3d8 <RadioSetRxConfig+0x418>)
 801d368:	f001 fd88 	bl	801ee7c <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801d36c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801d36e:	b2db      	uxtb	r3, r3
 801d370:	4618      	mov	r0, r3
 801d372:	f001 fa81 	bl	801e878 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801d376:	4b15      	ldr	r3, [pc, #84]	; (801d3cc <RadioSetRxConfig+0x40c>)
 801d378:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801d37c:	2b01      	cmp	r3, #1
 801d37e:	d10d      	bne.n	801d39c <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801d380:	f240 7036 	movw	r0, #1846	; 0x736
 801d384:	f001 fee2 	bl	801f14c <SUBGRF_ReadRegister>
 801d388:	4603      	mov	r3, r0
 801d38a:	f023 0304 	bic.w	r3, r3, #4
 801d38e:	b2db      	uxtb	r3, r3
 801d390:	4619      	mov	r1, r3
 801d392:	f240 7036 	movw	r0, #1846	; 0x736
 801d396:	f001 fec5 	bl	801f124 <SUBGRF_WriteRegister>
 801d39a:	e00c      	b.n	801d3b6 <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 801d39c:	f240 7036 	movw	r0, #1846	; 0x736
 801d3a0:	f001 fed4 	bl	801f14c <SUBGRF_ReadRegister>
 801d3a4:	4603      	mov	r3, r0
 801d3a6:	f043 0304 	orr.w	r3, r3, #4
 801d3aa:	b2db      	uxtb	r3, r3
 801d3ac:	4619      	mov	r1, r3
 801d3ae:	f240 7036 	movw	r0, #1846	; 0x736
 801d3b2:	f001 feb7 	bl	801f124 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801d3b6:	4b05      	ldr	r3, [pc, #20]	; (801d3cc <RadioSetRxConfig+0x40c>)
 801d3b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801d3bc:	609a      	str	r2, [r3, #8]
            break;
 801d3be:	e000      	b.n	801d3c2 <RadioSetRxConfig+0x402>
            break;
 801d3c0:	bf00      	nop
    }
}
 801d3c2:	bf00      	nop
 801d3c4:	3728      	adds	r7, #40	; 0x28
 801d3c6:	46bd      	mov	sp, r7
 801d3c8:	bd80      	pop	{r7, pc}
 801d3ca:	bf00      	nop
 801d3cc:	20001df0 	.word	0x20001df0
 801d3d0:	200001b8 	.word	0x200001b8
 801d3d4:	20001e28 	.word	0x20001e28
 801d3d8:	20001dfe 	.word	0x20001dfe

0801d3dc <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801d3dc:	b580      	push	{r7, lr}
 801d3de:	b086      	sub	sp, #24
 801d3e0:	af00      	add	r7, sp, #0
 801d3e2:	60ba      	str	r2, [r7, #8]
 801d3e4:	607b      	str	r3, [r7, #4]
 801d3e6:	4603      	mov	r3, r0
 801d3e8:	73fb      	strb	r3, [r7, #15]
 801d3ea:	460b      	mov	r3, r1
 801d3ec:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 801d3ee:	7bfb      	ldrb	r3, [r7, #15]
 801d3f0:	2b03      	cmp	r3, #3
 801d3f2:	d007      	beq.n	801d404 <RadioSetTxConfig+0x28>
 801d3f4:	2b03      	cmp	r3, #3
 801d3f6:	f300 80e5 	bgt.w	801d5c4 <RadioSetTxConfig+0x1e8>
 801d3fa:	2b00      	cmp	r3, #0
 801d3fc:	d014      	beq.n	801d428 <RadioSetTxConfig+0x4c>
 801d3fe:	2b01      	cmp	r3, #1
 801d400:	d073      	beq.n	801d4ea <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 801d402:	e0df      	b.n	801d5c4 <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 801d404:	2003      	movs	r0, #3
 801d406:	f7ff fd25 	bl	801ce54 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801d40a:	4b89      	ldr	r3, [pc, #548]	; (801d630 <RadioSetTxConfig+0x254>)
 801d40c:	2202      	movs	r2, #2
 801d40e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 801d412:	4a87      	ldr	r2, [pc, #540]	; (801d630 <RadioSetTxConfig+0x254>)
 801d414:	6a3b      	ldr	r3, [r7, #32]
 801d416:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801d418:	4b85      	ldr	r3, [pc, #532]	; (801d630 <RadioSetTxConfig+0x254>)
 801d41a:	2216      	movs	r2, #22
 801d41c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d420:	4884      	ldr	r0, [pc, #528]	; (801d634 <RadioSetTxConfig+0x258>)
 801d422:	f001 fc5d 	bl	801ece0 <SUBGRF_SetModulationParams>
            break;
 801d426:	e0ce      	b.n	801d5c6 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801d428:	4b81      	ldr	r3, [pc, #516]	; (801d630 <RadioSetTxConfig+0x254>)
 801d42a:	2200      	movs	r2, #0
 801d42c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801d430:	4a7f      	ldr	r2, [pc, #508]	; (801d630 <RadioSetTxConfig+0x254>)
 801d432:	6a3b      	ldr	r3, [r7, #32]
 801d434:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801d436:	4b7e      	ldr	r3, [pc, #504]	; (801d630 <RadioSetTxConfig+0x254>)
 801d438:	220b      	movs	r2, #11
 801d43a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801d43e:	6878      	ldr	r0, [r7, #4]
 801d440:	f7ff fc72 	bl	801cd28 <RadioGetFskBandwidthRegValue>
 801d444:	4603      	mov	r3, r0
 801d446:	461a      	mov	r2, r3
 801d448:	4b79      	ldr	r3, [pc, #484]	; (801d630 <RadioSetTxConfig+0x254>)
 801d44a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 801d44e:	4a78      	ldr	r2, [pc, #480]	; (801d630 <RadioSetTxConfig+0x254>)
 801d450:	68bb      	ldr	r3, [r7, #8]
 801d452:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801d454:	4b76      	ldr	r3, [pc, #472]	; (801d630 <RadioSetTxConfig+0x254>)
 801d456:	2200      	movs	r2, #0
 801d458:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801d45a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801d45c:	00db      	lsls	r3, r3, #3
 801d45e:	b29a      	uxth	r2, r3
 801d460:	4b73      	ldr	r3, [pc, #460]	; (801d630 <RadioSetTxConfig+0x254>)
 801d462:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801d464:	4b72      	ldr	r3, [pc, #456]	; (801d630 <RadioSetTxConfig+0x254>)
 801d466:	2204      	movs	r2, #4
 801d468:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801d46a:	4b71      	ldr	r3, [pc, #452]	; (801d630 <RadioSetTxConfig+0x254>)
 801d46c:	2218      	movs	r2, #24
 801d46e:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801d470:	4b6f      	ldr	r3, [pc, #444]	; (801d630 <RadioSetTxConfig+0x254>)
 801d472:	2200      	movs	r2, #0
 801d474:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801d476:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801d47a:	f083 0301 	eor.w	r3, r3, #1
 801d47e:	b2db      	uxtb	r3, r3
 801d480:	461a      	mov	r2, r3
 801d482:	4b6b      	ldr	r3, [pc, #428]	; (801d630 <RadioSetTxConfig+0x254>)
 801d484:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 801d486:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 801d48a:	2b00      	cmp	r3, #0
 801d48c:	d003      	beq.n	801d496 <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801d48e:	4b68      	ldr	r3, [pc, #416]	; (801d630 <RadioSetTxConfig+0x254>)
 801d490:	22f2      	movs	r2, #242	; 0xf2
 801d492:	75da      	strb	r2, [r3, #23]
 801d494:	e002      	b.n	801d49c <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801d496:	4b66      	ldr	r3, [pc, #408]	; (801d630 <RadioSetTxConfig+0x254>)
 801d498:	2201      	movs	r2, #1
 801d49a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801d49c:	4b64      	ldr	r3, [pc, #400]	; (801d630 <RadioSetTxConfig+0x254>)
 801d49e:	2201      	movs	r2, #1
 801d4a0:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801d4a2:	f000 fb12 	bl	801daca <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801d4a6:	4b62      	ldr	r3, [pc, #392]	; (801d630 <RadioSetTxConfig+0x254>)
 801d4a8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801d4ac:	2b00      	cmp	r3, #0
 801d4ae:	bf14      	ite	ne
 801d4b0:	2301      	movne	r3, #1
 801d4b2:	2300      	moveq	r3, #0
 801d4b4:	b2db      	uxtb	r3, r3
 801d4b6:	4618      	mov	r0, r3
 801d4b8:	f7ff fccc 	bl	801ce54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d4bc:	485d      	ldr	r0, [pc, #372]	; (801d634 <RadioSetTxConfig+0x258>)
 801d4be:	f001 fc0f 	bl	801ece0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d4c2:	485d      	ldr	r0, [pc, #372]	; (801d638 <RadioSetTxConfig+0x25c>)
 801d4c4:	f001 fcda 	bl	801ee7c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801d4c8:	4a5c      	ldr	r2, [pc, #368]	; (801d63c <RadioSetTxConfig+0x260>)
 801d4ca:	f107 0310 	add.w	r3, r7, #16
 801d4ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 801d4d2:	e883 0003 	stmia.w	r3, {r0, r1}
 801d4d6:	f107 0310 	add.w	r3, r7, #16
 801d4da:	4618      	mov	r0, r3
 801d4dc:	f000 ffdd 	bl	801e49a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801d4e0:	f240 10ff 	movw	r0, #511	; 0x1ff
 801d4e4:	f001 f828 	bl	801e538 <SUBGRF_SetWhiteningSeed>
            break;
 801d4e8:	e06d      	b.n	801d5c6 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801d4ea:	4b51      	ldr	r3, [pc, #324]	; (801d630 <RadioSetTxConfig+0x254>)
 801d4ec:	2201      	movs	r2, #1
 801d4ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801d4f2:	6a3b      	ldr	r3, [r7, #32]
 801d4f4:	b2da      	uxtb	r2, r3
 801d4f6:	4b4e      	ldr	r3, [pc, #312]	; (801d630 <RadioSetTxConfig+0x254>)
 801d4f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801d4fc:	4a50      	ldr	r2, [pc, #320]	; (801d640 <RadioSetTxConfig+0x264>)
 801d4fe:	687b      	ldr	r3, [r7, #4]
 801d500:	4413      	add	r3, r2
 801d502:	781a      	ldrb	r2, [r3, #0]
 801d504:	4b4a      	ldr	r3, [pc, #296]	; (801d630 <RadioSetTxConfig+0x254>)
 801d506:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801d50a:	4a49      	ldr	r2, [pc, #292]	; (801d630 <RadioSetTxConfig+0x254>)
 801d50c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801d510:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801d514:	687b      	ldr	r3, [r7, #4]
 801d516:	2b00      	cmp	r3, #0
 801d518:	d105      	bne.n	801d526 <RadioSetTxConfig+0x14a>
 801d51a:	6a3b      	ldr	r3, [r7, #32]
 801d51c:	2b0b      	cmp	r3, #11
 801d51e:	d008      	beq.n	801d532 <RadioSetTxConfig+0x156>
 801d520:	6a3b      	ldr	r3, [r7, #32]
 801d522:	2b0c      	cmp	r3, #12
 801d524:	d005      	beq.n	801d532 <RadioSetTxConfig+0x156>
 801d526:	687b      	ldr	r3, [r7, #4]
 801d528:	2b01      	cmp	r3, #1
 801d52a:	d107      	bne.n	801d53c <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801d52c:	6a3b      	ldr	r3, [r7, #32]
 801d52e:	2b0c      	cmp	r3, #12
 801d530:	d104      	bne.n	801d53c <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801d532:	4b3f      	ldr	r3, [pc, #252]	; (801d630 <RadioSetTxConfig+0x254>)
 801d534:	2201      	movs	r2, #1
 801d536:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801d53a:	e003      	b.n	801d544 <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801d53c:	4b3c      	ldr	r3, [pc, #240]	; (801d630 <RadioSetTxConfig+0x254>)
 801d53e:	2200      	movs	r2, #0
 801d540:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801d544:	4b3a      	ldr	r3, [pc, #232]	; (801d630 <RadioSetTxConfig+0x254>)
 801d546:	2201      	movs	r2, #1
 801d548:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801d54a:	4b39      	ldr	r3, [pc, #228]	; (801d630 <RadioSetTxConfig+0x254>)
 801d54c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801d550:	2b05      	cmp	r3, #5
 801d552:	d004      	beq.n	801d55e <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801d554:	4b36      	ldr	r3, [pc, #216]	; (801d630 <RadioSetTxConfig+0x254>)
 801d556:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801d55a:	2b06      	cmp	r3, #6
 801d55c:	d10a      	bne.n	801d574 <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 801d55e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801d560:	2b0b      	cmp	r3, #11
 801d562:	d803      	bhi.n	801d56c <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801d564:	4b32      	ldr	r3, [pc, #200]	; (801d630 <RadioSetTxConfig+0x254>)
 801d566:	220c      	movs	r2, #12
 801d568:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801d56a:	e006      	b.n	801d57a <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801d56c:	4a30      	ldr	r2, [pc, #192]	; (801d630 <RadioSetTxConfig+0x254>)
 801d56e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801d570:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801d572:	e002      	b.n	801d57a <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801d574:	4a2e      	ldr	r2, [pc, #184]	; (801d630 <RadioSetTxConfig+0x254>)
 801d576:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801d578:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801d57a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801d57e:	4b2c      	ldr	r3, [pc, #176]	; (801d630 <RadioSetTxConfig+0x254>)
 801d580:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801d582:	4b30      	ldr	r3, [pc, #192]	; (801d644 <RadioSetTxConfig+0x268>)
 801d584:	781a      	ldrb	r2, [r3, #0]
 801d586:	4b2a      	ldr	r3, [pc, #168]	; (801d630 <RadioSetTxConfig+0x254>)
 801d588:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801d58a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801d58e:	4b28      	ldr	r3, [pc, #160]	; (801d630 <RadioSetTxConfig+0x254>)
 801d590:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801d594:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801d598:	4b25      	ldr	r3, [pc, #148]	; (801d630 <RadioSetTxConfig+0x254>)
 801d59a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801d59e:	f000 fa94 	bl	801daca <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801d5a2:	4b23      	ldr	r3, [pc, #140]	; (801d630 <RadioSetTxConfig+0x254>)
 801d5a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801d5a8:	2b00      	cmp	r3, #0
 801d5aa:	bf14      	ite	ne
 801d5ac:	2301      	movne	r3, #1
 801d5ae:	2300      	moveq	r3, #0
 801d5b0:	b2db      	uxtb	r3, r3
 801d5b2:	4618      	mov	r0, r3
 801d5b4:	f7ff fc4e 	bl	801ce54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d5b8:	481e      	ldr	r0, [pc, #120]	; (801d634 <RadioSetTxConfig+0x258>)
 801d5ba:	f001 fb91 	bl	801ece0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d5be:	481e      	ldr	r0, [pc, #120]	; (801d638 <RadioSetTxConfig+0x25c>)
 801d5c0:	f001 fc5c 	bl	801ee7c <SUBGRF_SetPacketParams>
            break;
 801d5c4:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 801d5c6:	7bfb      	ldrb	r3, [r7, #15]
 801d5c8:	2b01      	cmp	r3, #1
 801d5ca:	d112      	bne.n	801d5f2 <RadioSetTxConfig+0x216>
 801d5cc:	4b18      	ldr	r3, [pc, #96]	; (801d630 <RadioSetTxConfig+0x254>)
 801d5ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801d5d2:	2b06      	cmp	r3, #6
 801d5d4:	d10d      	bne.n	801d5f2 <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 801d5d6:	f640 0089 	movw	r0, #2185	; 0x889
 801d5da:	f001 fdb7 	bl	801f14c <SUBGRF_ReadRegister>
 801d5de:	4603      	mov	r3, r0
 801d5e0:	f023 0304 	bic.w	r3, r3, #4
 801d5e4:	b2db      	uxtb	r3, r3
 801d5e6:	4619      	mov	r1, r3
 801d5e8:	f640 0089 	movw	r0, #2185	; 0x889
 801d5ec:	f001 fd9a 	bl	801f124 <SUBGRF_WriteRegister>
 801d5f0:	e00c      	b.n	801d60c <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801d5f2:	f640 0089 	movw	r0, #2185	; 0x889
 801d5f6:	f001 fda9 	bl	801f14c <SUBGRF_ReadRegister>
 801d5fa:	4603      	mov	r3, r0
 801d5fc:	f043 0304 	orr.w	r3, r3, #4
 801d600:	b2db      	uxtb	r3, r3
 801d602:	4619      	mov	r1, r3
 801d604:	f640 0089 	movw	r0, #2185	; 0x889
 801d608:	f001 fd8c 	bl	801f124 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801d60c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801d610:	4618      	mov	r0, r3
 801d612:	f001 fe2b 	bl	801f26c <SUBGRF_SetRfTxPower>
 801d616:	4603      	mov	r3, r0
 801d618:	461a      	mov	r2, r3
 801d61a:	4b05      	ldr	r3, [pc, #20]	; (801d630 <RadioSetTxConfig+0x254>)
 801d61c:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 801d620:	4a03      	ldr	r2, [pc, #12]	; (801d630 <RadioSetTxConfig+0x254>)
 801d622:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801d624:	6053      	str	r3, [r2, #4]
}
 801d626:	bf00      	nop
 801d628:	3718      	adds	r7, #24
 801d62a:	46bd      	mov	sp, r7
 801d62c:	bd80      	pop	{r7, pc}
 801d62e:	bf00      	nop
 801d630:	20001df0 	.word	0x20001df0
 801d634:	20001e28 	.word	0x20001e28
 801d638:	20001dfe 	.word	0x20001dfe
 801d63c:	080224d8 	.word	0x080224d8
 801d640:	08022c60 	.word	0x08022c60
 801d644:	200001b8 	.word	0x200001b8

0801d648 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 801d648:	b480      	push	{r7}
 801d64a:	b083      	sub	sp, #12
 801d64c:	af00      	add	r7, sp, #0
 801d64e:	6078      	str	r0, [r7, #4]
    return true;
 801d650:	2301      	movs	r3, #1
}
 801d652:	4618      	mov	r0, r3
 801d654:	370c      	adds	r7, #12
 801d656:	46bd      	mov	sp, r7
 801d658:	bc80      	pop	{r7}
 801d65a:	4770      	bx	lr

0801d65c <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 801d65c:	b480      	push	{r7}
 801d65e:	b085      	sub	sp, #20
 801d660:	af00      	add	r7, sp, #0
 801d662:	4603      	mov	r3, r0
 801d664:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801d666:	2300      	movs	r3, #0
 801d668:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801d66a:	79fb      	ldrb	r3, [r7, #7]
 801d66c:	2b0a      	cmp	r3, #10
 801d66e:	d83e      	bhi.n	801d6ee <RadioGetLoRaBandwidthInHz+0x92>
 801d670:	a201      	add	r2, pc, #4	; (adr r2, 801d678 <RadioGetLoRaBandwidthInHz+0x1c>)
 801d672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d676:	bf00      	nop
 801d678:	0801d6a5 	.word	0x0801d6a5
 801d67c:	0801d6b5 	.word	0x0801d6b5
 801d680:	0801d6c5 	.word	0x0801d6c5
 801d684:	0801d6d5 	.word	0x0801d6d5
 801d688:	0801d6dd 	.word	0x0801d6dd
 801d68c:	0801d6e3 	.word	0x0801d6e3
 801d690:	0801d6e9 	.word	0x0801d6e9
 801d694:	0801d6ef 	.word	0x0801d6ef
 801d698:	0801d6ad 	.word	0x0801d6ad
 801d69c:	0801d6bd 	.word	0x0801d6bd
 801d6a0:	0801d6cd 	.word	0x0801d6cd
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801d6a4:	f641 6384 	movw	r3, #7812	; 0x1e84
 801d6a8:	60fb      	str	r3, [r7, #12]
        break;
 801d6aa:	e020      	b.n	801d6ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801d6ac:	f642 03b1 	movw	r3, #10417	; 0x28b1
 801d6b0:	60fb      	str	r3, [r7, #12]
        break;
 801d6b2:	e01c      	b.n	801d6ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801d6b4:	f643 5309 	movw	r3, #15625	; 0x3d09
 801d6b8:	60fb      	str	r3, [r7, #12]
        break;
 801d6ba:	e018      	b.n	801d6ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801d6bc:	f245 1361 	movw	r3, #20833	; 0x5161
 801d6c0:	60fb      	str	r3, [r7, #12]
        break;
 801d6c2:	e014      	b.n	801d6ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801d6c4:	f647 2312 	movw	r3, #31250	; 0x7a12
 801d6c8:	60fb      	str	r3, [r7, #12]
        break;
 801d6ca:	e010      	b.n	801d6ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801d6cc:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 801d6d0:	60fb      	str	r3, [r7, #12]
        break;
 801d6d2:	e00c      	b.n	801d6ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801d6d4:	f24f 4324 	movw	r3, #62500	; 0xf424
 801d6d8:	60fb      	str	r3, [r7, #12]
        break;
 801d6da:	e008      	b.n	801d6ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801d6dc:	4b07      	ldr	r3, [pc, #28]	; (801d6fc <RadioGetLoRaBandwidthInHz+0xa0>)
 801d6de:	60fb      	str	r3, [r7, #12]
        break;
 801d6e0:	e005      	b.n	801d6ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801d6e2:	4b07      	ldr	r3, [pc, #28]	; (801d700 <RadioGetLoRaBandwidthInHz+0xa4>)
 801d6e4:	60fb      	str	r3, [r7, #12]
        break;
 801d6e6:	e002      	b.n	801d6ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801d6e8:	4b06      	ldr	r3, [pc, #24]	; (801d704 <RadioGetLoRaBandwidthInHz+0xa8>)
 801d6ea:	60fb      	str	r3, [r7, #12]
        break;
 801d6ec:	bf00      	nop
    }

    return bandwidthInHz;
 801d6ee:	68fb      	ldr	r3, [r7, #12]
}
 801d6f0:	4618      	mov	r0, r3
 801d6f2:	3714      	adds	r7, #20
 801d6f4:	46bd      	mov	sp, r7
 801d6f6:	bc80      	pop	{r7}
 801d6f8:	4770      	bx	lr
 801d6fa:	bf00      	nop
 801d6fc:	0001e848 	.word	0x0001e848
 801d700:	0003d090 	.word	0x0003d090
 801d704:	0007a120 	.word	0x0007a120

0801d708 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801d708:	b480      	push	{r7}
 801d70a:	b083      	sub	sp, #12
 801d70c:	af00      	add	r7, sp, #0
 801d70e:	6078      	str	r0, [r7, #4]
 801d710:	4608      	mov	r0, r1
 801d712:	4611      	mov	r1, r2
 801d714:	461a      	mov	r2, r3
 801d716:	4603      	mov	r3, r0
 801d718:	70fb      	strb	r3, [r7, #3]
 801d71a:	460b      	mov	r3, r1
 801d71c:	803b      	strh	r3, [r7, #0]
 801d71e:	4613      	mov	r3, r2
 801d720:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 801d722:	883b      	ldrh	r3, [r7, #0]
 801d724:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801d726:	78ba      	ldrb	r2, [r7, #2]
 801d728:	f082 0201 	eor.w	r2, r2, #1
 801d72c:	b2d2      	uxtb	r2, r2
 801d72e:	2a00      	cmp	r2, #0
 801d730:	d001      	beq.n	801d736 <RadioGetGfskTimeOnAirNumerator+0x2e>
 801d732:	2208      	movs	r2, #8
 801d734:	e000      	b.n	801d738 <RadioGetGfskTimeOnAirNumerator+0x30>
 801d736:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 801d738:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801d73a:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801d73e:	7c3b      	ldrb	r3, [r7, #16]
 801d740:	7d39      	ldrb	r1, [r7, #20]
 801d742:	2900      	cmp	r1, #0
 801d744:	d001      	beq.n	801d74a <RadioGetGfskTimeOnAirNumerator+0x42>
 801d746:	2102      	movs	r1, #2
 801d748:	e000      	b.n	801d74c <RadioGetGfskTimeOnAirNumerator+0x44>
 801d74a:	2100      	movs	r1, #0
 801d74c:	440b      	add	r3, r1
 801d74e:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801d750:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 801d752:	4618      	mov	r0, r3
 801d754:	370c      	adds	r7, #12
 801d756:	46bd      	mov	sp, r7
 801d758:	bc80      	pop	{r7}
 801d75a:	4770      	bx	lr

0801d75c <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801d75c:	b480      	push	{r7}
 801d75e:	b08b      	sub	sp, #44	; 0x2c
 801d760:	af00      	add	r7, sp, #0
 801d762:	60f8      	str	r0, [r7, #12]
 801d764:	60b9      	str	r1, [r7, #8]
 801d766:	4611      	mov	r1, r2
 801d768:	461a      	mov	r2, r3
 801d76a:	460b      	mov	r3, r1
 801d76c:	71fb      	strb	r3, [r7, #7]
 801d76e:	4613      	mov	r3, r2
 801d770:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801d772:	79fb      	ldrb	r3, [r7, #7]
 801d774:	3304      	adds	r3, #4
 801d776:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801d778:	2300      	movs	r3, #0
 801d77a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801d77e:	68bb      	ldr	r3, [r7, #8]
 801d780:	2b05      	cmp	r3, #5
 801d782:	d002      	beq.n	801d78a <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801d784:	68bb      	ldr	r3, [r7, #8]
 801d786:	2b06      	cmp	r3, #6
 801d788:	d104      	bne.n	801d794 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801d78a:	88bb      	ldrh	r3, [r7, #4]
 801d78c:	2b0b      	cmp	r3, #11
 801d78e:	d801      	bhi.n	801d794 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801d790:	230c      	movs	r3, #12
 801d792:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801d794:	68fb      	ldr	r3, [r7, #12]
 801d796:	2b00      	cmp	r3, #0
 801d798:	d105      	bne.n	801d7a6 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801d79a:	68bb      	ldr	r3, [r7, #8]
 801d79c:	2b0b      	cmp	r3, #11
 801d79e:	d008      	beq.n	801d7b2 <RadioGetLoRaTimeOnAirNumerator+0x56>
 801d7a0:	68bb      	ldr	r3, [r7, #8]
 801d7a2:	2b0c      	cmp	r3, #12
 801d7a4:	d005      	beq.n	801d7b2 <RadioGetLoRaTimeOnAirNumerator+0x56>
 801d7a6:	68fb      	ldr	r3, [r7, #12]
 801d7a8:	2b01      	cmp	r3, #1
 801d7aa:	d105      	bne.n	801d7b8 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801d7ac:	68bb      	ldr	r3, [r7, #8]
 801d7ae:	2b0c      	cmp	r3, #12
 801d7b0:	d102      	bne.n	801d7b8 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801d7b2:	2301      	movs	r3, #1
 801d7b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801d7b8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 801d7bc:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801d7be:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801d7c2:	2a00      	cmp	r2, #0
 801d7c4:	d001      	beq.n	801d7ca <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801d7c6:	2210      	movs	r2, #16
 801d7c8:	e000      	b.n	801d7cc <RadioGetLoRaTimeOnAirNumerator+0x70>
 801d7ca:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801d7cc:	4413      	add	r3, r2
 801d7ce:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 801d7d0:	68bb      	ldr	r3, [r7, #8]
 801d7d2:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801d7d4:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801d7d6:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801d7da:	2a00      	cmp	r2, #0
 801d7dc:	d001      	beq.n	801d7e2 <RadioGetLoRaTimeOnAirNumerator+0x86>
 801d7de:	2200      	movs	r2, #0
 801d7e0:	e000      	b.n	801d7e4 <RadioGetLoRaTimeOnAirNumerator+0x88>
 801d7e2:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801d7e4:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801d7e6:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801d7e8:	68bb      	ldr	r3, [r7, #8]
 801d7ea:	2b06      	cmp	r3, #6
 801d7ec:	d803      	bhi.n	801d7f6 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801d7ee:	68bb      	ldr	r3, [r7, #8]
 801d7f0:	009b      	lsls	r3, r3, #2
 801d7f2:	623b      	str	r3, [r7, #32]
 801d7f4:	e00e      	b.n	801d814 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801d7f6:	69fb      	ldr	r3, [r7, #28]
 801d7f8:	3308      	adds	r3, #8
 801d7fa:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801d7fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d800:	2b00      	cmp	r3, #0
 801d802:	d004      	beq.n	801d80e <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801d804:	68bb      	ldr	r3, [r7, #8]
 801d806:	3b02      	subs	r3, #2
 801d808:	009b      	lsls	r3, r3, #2
 801d80a:	623b      	str	r3, [r7, #32]
 801d80c:	e002      	b.n	801d814 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801d80e:	68bb      	ldr	r3, [r7, #8]
 801d810:	009b      	lsls	r3, r3, #2
 801d812:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801d814:	69fb      	ldr	r3, [r7, #28]
 801d816:	2b00      	cmp	r3, #0
 801d818:	da01      	bge.n	801d81e <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801d81a:	2300      	movs	r3, #0
 801d81c:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801d81e:	69fa      	ldr	r2, [r7, #28]
 801d820:	6a3b      	ldr	r3, [r7, #32]
 801d822:	4413      	add	r3, r2
 801d824:	1e5a      	subs	r2, r3, #1
 801d826:	6a3b      	ldr	r3, [r7, #32]
 801d828:	fb92 f3f3 	sdiv	r3, r2, r3
 801d82c:	697a      	ldr	r2, [r7, #20]
 801d82e:	fb02 f203 	mul.w	r2, r2, r3
 801d832:	88bb      	ldrh	r3, [r7, #4]
 801d834:	4413      	add	r3, r2
    int32_t intermediate =
 801d836:	330c      	adds	r3, #12
 801d838:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801d83a:	68bb      	ldr	r3, [r7, #8]
 801d83c:	2b06      	cmp	r3, #6
 801d83e:	d802      	bhi.n	801d846 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801d840:	69bb      	ldr	r3, [r7, #24]
 801d842:	3302      	adds	r3, #2
 801d844:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801d846:	69bb      	ldr	r3, [r7, #24]
 801d848:	009b      	lsls	r3, r3, #2
 801d84a:	1c5a      	adds	r2, r3, #1
 801d84c:	68bb      	ldr	r3, [r7, #8]
 801d84e:	3b02      	subs	r3, #2
 801d850:	fa02 f303 	lsl.w	r3, r2, r3
}
 801d854:	4618      	mov	r0, r3
 801d856:	372c      	adds	r7, #44	; 0x2c
 801d858:	46bd      	mov	sp, r7
 801d85a:	bc80      	pop	{r7}
 801d85c:	4770      	bx	lr
	...

0801d860 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 801d860:	b580      	push	{r7, lr}
 801d862:	b08a      	sub	sp, #40	; 0x28
 801d864:	af04      	add	r7, sp, #16
 801d866:	60b9      	str	r1, [r7, #8]
 801d868:	607a      	str	r2, [r7, #4]
 801d86a:	461a      	mov	r2, r3
 801d86c:	4603      	mov	r3, r0
 801d86e:	73fb      	strb	r3, [r7, #15]
 801d870:	4613      	mov	r3, r2
 801d872:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801d874:	2300      	movs	r3, #0
 801d876:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801d878:	2301      	movs	r3, #1
 801d87a:	613b      	str	r3, [r7, #16]

    switch( modem )
 801d87c:	7bfb      	ldrb	r3, [r7, #15]
 801d87e:	2b00      	cmp	r3, #0
 801d880:	d002      	beq.n	801d888 <RadioTimeOnAir+0x28>
 801d882:	2b01      	cmp	r3, #1
 801d884:	d017      	beq.n	801d8b6 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801d886:	e035      	b.n	801d8f4 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801d888:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 801d88c:	8c3a      	ldrh	r2, [r7, #32]
 801d88e:	7bb9      	ldrb	r1, [r7, #14]
 801d890:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801d894:	9301      	str	r3, [sp, #4]
 801d896:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801d89a:	9300      	str	r3, [sp, #0]
 801d89c:	4603      	mov	r3, r0
 801d89e:	6878      	ldr	r0, [r7, #4]
 801d8a0:	f7ff ff32 	bl	801d708 <RadioGetGfskTimeOnAirNumerator>
 801d8a4:	4603      	mov	r3, r0
 801d8a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801d8aa:	fb02 f303 	mul.w	r3, r2, r3
 801d8ae:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 801d8b0:	687b      	ldr	r3, [r7, #4]
 801d8b2:	613b      	str	r3, [r7, #16]
        break;
 801d8b4:	e01e      	b.n	801d8f4 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801d8b6:	8c39      	ldrh	r1, [r7, #32]
 801d8b8:	7bba      	ldrb	r2, [r7, #14]
 801d8ba:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801d8be:	9302      	str	r3, [sp, #8]
 801d8c0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801d8c4:	9301      	str	r3, [sp, #4]
 801d8c6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801d8ca:	9300      	str	r3, [sp, #0]
 801d8cc:	460b      	mov	r3, r1
 801d8ce:	6879      	ldr	r1, [r7, #4]
 801d8d0:	68b8      	ldr	r0, [r7, #8]
 801d8d2:	f7ff ff43 	bl	801d75c <RadioGetLoRaTimeOnAirNumerator>
 801d8d6:	4603      	mov	r3, r0
 801d8d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801d8dc:	fb02 f303 	mul.w	r3, r2, r3
 801d8e0:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801d8e2:	4a0a      	ldr	r2, [pc, #40]	; (801d90c <RadioTimeOnAir+0xac>)
 801d8e4:	68bb      	ldr	r3, [r7, #8]
 801d8e6:	4413      	add	r3, r2
 801d8e8:	781b      	ldrb	r3, [r3, #0]
 801d8ea:	4618      	mov	r0, r3
 801d8ec:	f7ff feb6 	bl	801d65c <RadioGetLoRaBandwidthInHz>
 801d8f0:	6138      	str	r0, [r7, #16]
        break;
 801d8f2:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 801d8f4:	697a      	ldr	r2, [r7, #20]
 801d8f6:	693b      	ldr	r3, [r7, #16]
 801d8f8:	4413      	add	r3, r2
 801d8fa:	1e5a      	subs	r2, r3, #1
 801d8fc:	693b      	ldr	r3, [r7, #16]
 801d8fe:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801d902:	4618      	mov	r0, r3
 801d904:	3718      	adds	r7, #24
 801d906:	46bd      	mov	sp, r7
 801d908:	bd80      	pop	{r7, pc}
 801d90a:	bf00      	nop
 801d90c:	08022c60 	.word	0x08022c60

0801d910 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 801d910:	b580      	push	{r7, lr}
 801d912:	b08c      	sub	sp, #48	; 0x30
 801d914:	af00      	add	r7, sp, #0
 801d916:	6078      	str	r0, [r7, #4]
 801d918:	460b      	mov	r3, r1
 801d91a:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 801d91c:	2300      	movs	r3, #0
 801d91e:	2200      	movs	r2, #0
 801d920:	f240 2101 	movw	r1, #513	; 0x201
 801d924:	f240 2001 	movw	r0, #513	; 0x201
 801d928:	f001 f8a6 	bl	801ea78 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);
 801d92c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801d930:	4858      	ldr	r0, [pc, #352]	; (801da94 <RadioSend+0x184>)
 801d932:	f7fe fef2 	bl	801c71a <LL_GPIO_SetOutputPin>

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 801d936:	4b58      	ldr	r3, [pc, #352]	; (801da98 <RadioSend+0x188>)
 801d938:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801d93c:	2101      	movs	r1, #1
 801d93e:	4618      	mov	r0, r3
 801d940:	f001 fc6c 	bl	801f21c <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 801d944:	4b54      	ldr	r3, [pc, #336]	; (801da98 <RadioSend+0x188>)
 801d946:	781b      	ldrb	r3, [r3, #0]
 801d948:	2b03      	cmp	r3, #3
 801d94a:	f200 8094 	bhi.w	801da76 <RadioSend+0x166>
 801d94e:	a201      	add	r2, pc, #4	; (adr r2, 801d954 <RadioSend+0x44>)
 801d950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d954:	0801d97f 	.word	0x0801d97f
 801d958:	0801d965 	.word	0x0801d965
 801d95c:	0801d999 	.word	0x0801d999
 801d960:	0801d9b9 	.word	0x0801d9b9
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801d964:	4a4c      	ldr	r2, [pc, #304]	; (801da98 <RadioSend+0x188>)
 801d966:	78fb      	ldrb	r3, [r7, #3]
 801d968:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d96a:	484c      	ldr	r0, [pc, #304]	; (801da9c <RadioSend+0x18c>)
 801d96c:	f001 fa86 	bl	801ee7c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801d970:	78fb      	ldrb	r3, [r7, #3]
 801d972:	2200      	movs	r2, #0
 801d974:	4619      	mov	r1, r3
 801d976:	6878      	ldr	r0, [r7, #4]
 801d978:	f000 fd7c 	bl	801e474 <SUBGRF_SendPayload>
            break;
 801d97c:	e07c      	b.n	801da78 <RadioSend+0x168>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801d97e:	4a46      	ldr	r2, [pc, #280]	; (801da98 <RadioSend+0x188>)
 801d980:	78fb      	ldrb	r3, [r7, #3]
 801d982:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d984:	4845      	ldr	r0, [pc, #276]	; (801da9c <RadioSend+0x18c>)
 801d986:	f001 fa79 	bl	801ee7c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801d98a:	78fb      	ldrb	r3, [r7, #3]
 801d98c:	2200      	movs	r2, #0
 801d98e:	4619      	mov	r1, r3
 801d990:	6878      	ldr	r0, [r7, #4]
 801d992:	f000 fd6f 	bl	801e474 <SUBGRF_SendPayload>
            break;
 801d996:	e06f      	b.n	801da78 <RadioSend+0x168>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801d998:	4b3f      	ldr	r3, [pc, #252]	; (801da98 <RadioSend+0x188>)
 801d99a:	2202      	movs	r2, #2
 801d99c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801d99e:	4a3e      	ldr	r2, [pc, #248]	; (801da98 <RadioSend+0x188>)
 801d9a0:	78fb      	ldrb	r3, [r7, #3]
 801d9a2:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d9a4:	483d      	ldr	r0, [pc, #244]	; (801da9c <RadioSend+0x18c>)
 801d9a6:	f001 fa69 	bl	801ee7c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801d9aa:	78fb      	ldrb	r3, [r7, #3]
 801d9ac:	2200      	movs	r2, #0
 801d9ae:	4619      	mov	r1, r3
 801d9b0:	6878      	ldr	r0, [r7, #4]
 801d9b2:	f000 fd5f 	bl	801e474 <SUBGRF_SendPayload>
            break;
 801d9b6:	e05f      	b.n	801da78 <RadioSend+0x168>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 801d9b8:	2300      	movs	r3, #0
 801d9ba:	60bb      	str	r3, [r7, #8]
 801d9bc:	f107 030c 	add.w	r3, r7, #12
 801d9c0:	221f      	movs	r2, #31
 801d9c2:	2100      	movs	r1, #0
 801d9c4:	4618      	mov	r0, r3
 801d9c6:	f003 f8c5 	bl	8020b54 <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 801d9ca:	78fa      	ldrb	r2, [r7, #3]
 801d9cc:	f107 0308 	add.w	r3, r7, #8
 801d9d0:	6879      	ldr	r1, [r7, #4]
 801d9d2:	4618      	mov	r0, r3
 801d9d4:	f000 fc3b 	bl	801e24e <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801d9d8:	4b2f      	ldr	r3, [pc, #188]	; (801da98 <RadioSend+0x188>)
 801d9da:	2202      	movs	r2, #2
 801d9dc:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801d9de:	78fb      	ldrb	r3, [r7, #3]
 801d9e0:	3301      	adds	r3, #1
 801d9e2:	b2da      	uxtb	r2, r3
 801d9e4:	4b2c      	ldr	r3, [pc, #176]	; (801da98 <RadioSend+0x188>)
 801d9e6:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d9e8:	482c      	ldr	r0, [pc, #176]	; (801da9c <RadioSend+0x18c>)
 801d9ea:	f001 fa47 	bl	801ee7c <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801d9ee:	4b2a      	ldr	r3, [pc, #168]	; (801da98 <RadioSend+0x188>)
 801d9f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801d9f2:	2b64      	cmp	r3, #100	; 0x64
 801d9f4:	d110      	bne.n	801da18 <RadioSend+0x108>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 801d9f6:	2100      	movs	r1, #0
 801d9f8:	20f1      	movs	r0, #241	; 0xf1
 801d9fa:	f000 f93a 	bl	801dc72 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801d9fe:	2100      	movs	r1, #0
 801da00:	20f0      	movs	r0, #240	; 0xf0
 801da02:	f000 f936 	bl	801dc72 <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 801da06:	2170      	movs	r1, #112	; 0x70
 801da08:	20f3      	movs	r0, #243	; 0xf3
 801da0a:	f000 f932 	bl	801dc72 <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 801da0e:	211d      	movs	r1, #29
 801da10:	20f2      	movs	r0, #242	; 0xf2
 801da12:	f000 f92e 	bl	801dc72 <RadioWrite>
 801da16:	e00f      	b.n	801da38 <RadioSend+0x128>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 801da18:	2100      	movs	r1, #0
 801da1a:	20f1      	movs	r0, #241	; 0xf1
 801da1c:	f000 f929 	bl	801dc72 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801da20:	2100      	movs	r1, #0
 801da22:	20f0      	movs	r0, #240	; 0xf0
 801da24:	f000 f925 	bl	801dc72 <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 801da28:	21e1      	movs	r1, #225	; 0xe1
 801da2a:	20f3      	movs	r0, #243	; 0xf3
 801da2c:	f000 f921 	bl	801dc72 <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 801da30:	2104      	movs	r1, #4
 801da32:	20f2      	movs	r0, #242	; 0xf2
 801da34:	f000 f91d 	bl	801dc72 <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 801da38:	78fb      	ldrb	r3, [r7, #3]
 801da3a:	b29b      	uxth	r3, r3
 801da3c:	00db      	lsls	r3, r3, #3
 801da3e:	b29b      	uxth	r3, r3
 801da40:	3302      	adds	r3, #2
 801da42:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 801da44:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801da46:	0a1b      	lsrs	r3, r3, #8
 801da48:	b29b      	uxth	r3, r3
 801da4a:	b2db      	uxtb	r3, r3
 801da4c:	4619      	mov	r1, r3
 801da4e:	20f4      	movs	r0, #244	; 0xf4
 801da50:	f000 f90f 	bl	801dc72 <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 801da54:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801da56:	b2db      	uxtb	r3, r3
 801da58:	4619      	mov	r1, r3
 801da5a:	20f5      	movs	r0, #245	; 0xf5
 801da5c:	f000 f909 	bl	801dc72 <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 801da60:	78fb      	ldrb	r3, [r7, #3]
 801da62:	3301      	adds	r3, #1
 801da64:	b2d9      	uxtb	r1, r3
 801da66:	f107 0308 	add.w	r3, r7, #8
 801da6a:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 801da6e:	4618      	mov	r0, r3
 801da70:	f000 fd00 	bl	801e474 <SUBGRF_SendPayload>
            break;
 801da74:	e000      	b.n	801da78 <RadioSend+0x168>
        }
        default:
            break;
 801da76:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801da78:	4b07      	ldr	r3, [pc, #28]	; (801da98 <RadioSend+0x188>)
 801da7a:	685b      	ldr	r3, [r3, #4]
 801da7c:	4619      	mov	r1, r3
 801da7e:	4808      	ldr	r0, [pc, #32]	; (801daa0 <RadioSend+0x190>)
 801da80:	f002 fbc0 	bl	8020204 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801da84:	4806      	ldr	r0, [pc, #24]	; (801daa0 <RadioSend+0x190>)
 801da86:	f002 fadf 	bl	8020048 <UTIL_TIMER_Start>
}
 801da8a:	bf00      	nop
 801da8c:	3730      	adds	r7, #48	; 0x30
 801da8e:	46bd      	mov	sp, r7
 801da90:	bd80      	pop	{r7, pc}
 801da92:	bf00      	nop
 801da94:	48000400 	.word	0x48000400
 801da98:	20001df0 	.word	0x20001df0
 801da9c:	20001dfe 	.word	0x20001dfe
 801daa0:	20001e48 	.word	0x20001e48

0801daa4 <RadioSleep>:

static void RadioSleep( void )
{
 801daa4:	b580      	push	{r7, lr}
 801daa6:	b082      	sub	sp, #8
 801daa8:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801daaa:	2300      	movs	r3, #0
 801daac:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 801daae:	793b      	ldrb	r3, [r7, #4]
 801dab0:	f043 0304 	orr.w	r3, r3, #4
 801dab4:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801dab6:	7938      	ldrb	r0, [r7, #4]
 801dab8:	f000 fdb8 	bl	801e62c <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 801dabc:	2002      	movs	r0, #2
 801dabe:	f7e7 fc28 	bl	8005312 <HAL_Delay>
}
 801dac2:	bf00      	nop
 801dac4:	3708      	adds	r7, #8
 801dac6:	46bd      	mov	sp, r7
 801dac8:	bd80      	pop	{r7, pc}

0801daca <RadioStandby>:

static void RadioStandby( void )
{
 801daca:	b580      	push	{r7, lr}
 801dacc:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 801dace:	2000      	movs	r0, #0
 801dad0:	f000 fde0 	bl	801e694 <SUBGRF_SetStandby>
}
 801dad4:	bf00      	nop
 801dad6:	bd80      	pop	{r7, pc}

0801dad8 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801dad8:	b580      	push	{r7, lr}
 801dada:	b082      	sub	sp, #8
 801dadc:	af00      	add	r7, sp, #0
 801dade:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 801dae0:	2300      	movs	r3, #0
 801dae2:	2200      	movs	r2, #0
 801dae4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801dae8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801daec:	f000 ffc4 	bl	801ea78 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 801daf0:	687b      	ldr	r3, [r7, #4]
 801daf2:	2b00      	cmp	r3, #0
 801daf4:	d006      	beq.n	801db04 <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801daf6:	6879      	ldr	r1, [r7, #4]
 801daf8:	4812      	ldr	r0, [pc, #72]	; (801db44 <RadioRx+0x6c>)
 801dafa:	f002 fb83 	bl	8020204 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801dafe:	4811      	ldr	r0, [pc, #68]	; (801db44 <RadioRx+0x6c>)
 801db00:	f002 faa2 	bl	8020048 <UTIL_TIMER_Start>
    }

    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);
 801db04:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801db08:	480f      	ldr	r0, [pc, #60]	; (801db48 <RadioRx+0x70>)
 801db0a:	f7fe fe06 	bl	801c71a <LL_GPIO_SetOutputPin>

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801db0e:	4b0f      	ldr	r3, [pc, #60]	; (801db4c <RadioRx+0x74>)
 801db10:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801db14:	2100      	movs	r1, #0
 801db16:	4618      	mov	r0, r3
 801db18:	f001 fb80 	bl	801f21c <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 801db1c:	4b0b      	ldr	r3, [pc, #44]	; (801db4c <RadioRx+0x74>)
 801db1e:	785b      	ldrb	r3, [r3, #1]
 801db20:	2b00      	cmp	r3, #0
 801db22:	d004      	beq.n	801db2e <RadioRx+0x56>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801db24:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801db28:	f000 fdf4 	bl	801e714 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801db2c:	e005      	b.n	801db3a <RadioRx+0x62>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801db2e:	4b07      	ldr	r3, [pc, #28]	; (801db4c <RadioRx+0x74>)
 801db30:	689b      	ldr	r3, [r3, #8]
 801db32:	019b      	lsls	r3, r3, #6
 801db34:	4618      	mov	r0, r3
 801db36:	f000 fded 	bl	801e714 <SUBGRF_SetRx>
}
 801db3a:	bf00      	nop
 801db3c:	3708      	adds	r7, #8
 801db3e:	46bd      	mov	sp, r7
 801db40:	bd80      	pop	{r7, pc}
 801db42:	bf00      	nop
 801db44:	20001e60 	.word	0x20001e60
 801db48:	48000400 	.word	0x48000400
 801db4c:	20001df0 	.word	0x20001df0

0801db50 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801db50:	b580      	push	{r7, lr}
 801db52:	b082      	sub	sp, #8
 801db54:	af00      	add	r7, sp, #0
 801db56:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 801db58:	2300      	movs	r3, #0
 801db5a:	2200      	movs	r2, #0
 801db5c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801db60:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801db64:	f000 ff88 	bl	801ea78 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 801db68:	687b      	ldr	r3, [r7, #4]
 801db6a:	2b00      	cmp	r3, #0
 801db6c:	d006      	beq.n	801db7c <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 801db6e:	6879      	ldr	r1, [r7, #4]
 801db70:	480f      	ldr	r0, [pc, #60]	; (801dbb0 <RadioRxBoosted+0x60>)
 801db72:	f002 fb47 	bl	8020204 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 801db76:	480e      	ldr	r0, [pc, #56]	; (801dbb0 <RadioRxBoosted+0x60>)
 801db78:	f002 fa66 	bl	8020048 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801db7c:	4b0d      	ldr	r3, [pc, #52]	; (801dbb4 <RadioRxBoosted+0x64>)
 801db7e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801db82:	2100      	movs	r1, #0
 801db84:	4618      	mov	r0, r3
 801db86:	f001 fb49 	bl	801f21c <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 801db8a:	4b0a      	ldr	r3, [pc, #40]	; (801dbb4 <RadioRxBoosted+0x64>)
 801db8c:	785b      	ldrb	r3, [r3, #1]
 801db8e:	2b00      	cmp	r3, #0
 801db90:	d004      	beq.n	801db9c <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801db92:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801db96:	f000 fddf 	bl	801e758 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 801db9a:	e005      	b.n	801dba8 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 801db9c:	4b05      	ldr	r3, [pc, #20]	; (801dbb4 <RadioRxBoosted+0x64>)
 801db9e:	689b      	ldr	r3, [r3, #8]
 801dba0:	019b      	lsls	r3, r3, #6
 801dba2:	4618      	mov	r0, r3
 801dba4:	f000 fdd8 	bl	801e758 <SUBGRF_SetRxBoosted>
}
 801dba8:	bf00      	nop
 801dbaa:	3708      	adds	r7, #8
 801dbac:	46bd      	mov	sp, r7
 801dbae:	bd80      	pop	{r7, pc}
 801dbb0:	20001e60 	.word	0x20001e60
 801dbb4:	20001df0 	.word	0x20001df0

0801dbb8 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801dbb8:	b580      	push	{r7, lr}
 801dbba:	b082      	sub	sp, #8
 801dbbc:	af00      	add	r7, sp, #0
 801dbbe:	6078      	str	r0, [r7, #4]
 801dbc0:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801dbc2:	4b07      	ldr	r3, [pc, #28]	; (801dbe0 <RadioSetRxDutyCycle+0x28>)
 801dbc4:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801dbc8:	2100      	movs	r1, #0
 801dbca:	4618      	mov	r0, r3
 801dbcc:	f001 fb26 	bl	801f21c <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801dbd0:	6839      	ldr	r1, [r7, #0]
 801dbd2:	6878      	ldr	r0, [r7, #4]
 801dbd4:	f000 fde6 	bl	801e7a4 <SUBGRF_SetRxDutyCycle>
}
 801dbd8:	bf00      	nop
 801dbda:	3708      	adds	r7, #8
 801dbdc:	46bd      	mov	sp, r7
 801dbde:	bd80      	pop	{r7, pc}
 801dbe0:	20001df0 	.word	0x20001df0

0801dbe4 <RadioStartCad>:

static void RadioStartCad( void )
{
 801dbe4:	b580      	push	{r7, lr}
 801dbe6:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801dbe8:	2300      	movs	r3, #0
 801dbea:	2200      	movs	r2, #0
 801dbec:	f44f 71c0 	mov.w	r1, #384	; 0x180
 801dbf0:	f44f 70c0 	mov.w	r0, #384	; 0x180
 801dbf4:	f000 ff40 	bl	801ea78 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 801dbf8:	f000 fe02 	bl	801e800 <SUBGRF_SetCad>
}
 801dbfc:	bf00      	nop
 801dbfe:	bd80      	pop	{r7, pc}

0801dc00 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801dc00:	b580      	push	{r7, lr}
 801dc02:	b084      	sub	sp, #16
 801dc04:	af00      	add	r7, sp, #0
 801dc06:	6078      	str	r0, [r7, #4]
 801dc08:	460b      	mov	r3, r1
 801dc0a:	70fb      	strb	r3, [r7, #3]
 801dc0c:	4613      	mov	r3, r2
 801dc0e:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 801dc10:	883b      	ldrh	r3, [r7, #0]
 801dc12:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801dc16:	fb02 f303 	mul.w	r3, r2, r3
 801dc1a:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 801dc1c:	6878      	ldr	r0, [r7, #4]
 801dc1e:	f000 ff8b 	bl	801eb38 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801dc22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801dc26:	4618      	mov	r0, r3
 801dc28:	f001 fb20 	bl	801f26c <SUBGRF_SetRfTxPower>
 801dc2c:	4603      	mov	r3, r0
 801dc2e:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 801dc30:	7afb      	ldrb	r3, [r7, #11]
 801dc32:	2101      	movs	r1, #1
 801dc34:	4618      	mov	r0, r3
 801dc36:	f001 faf1 	bl	801f21c <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 801dc3a:	f000 fdf3 	bl	801e824 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801dc3e:	68f9      	ldr	r1, [r7, #12]
 801dc40:	4804      	ldr	r0, [pc, #16]	; (801dc54 <RadioSetTxContinuousWave+0x54>)
 801dc42:	f002 fadf 	bl	8020204 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801dc46:	4803      	ldr	r0, [pc, #12]	; (801dc54 <RadioSetTxContinuousWave+0x54>)
 801dc48:	f002 f9fe 	bl	8020048 <UTIL_TIMER_Start>
}
 801dc4c:	bf00      	nop
 801dc4e:	3710      	adds	r7, #16
 801dc50:	46bd      	mov	sp, r7
 801dc52:	bd80      	pop	{r7, pc}
 801dc54:	20001e48 	.word	0x20001e48

0801dc58 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 801dc58:	b580      	push	{r7, lr}
 801dc5a:	b082      	sub	sp, #8
 801dc5c:	af00      	add	r7, sp, #0
 801dc5e:	4603      	mov	r3, r0
 801dc60:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801dc62:	f001 f9c5 	bl	801eff0 <SUBGRF_GetRssiInst>
 801dc66:	4603      	mov	r3, r0
 801dc68:	b21b      	sxth	r3, r3
}
 801dc6a:	4618      	mov	r0, r3
 801dc6c:	3708      	adds	r7, #8
 801dc6e:	46bd      	mov	sp, r7
 801dc70:	bd80      	pop	{r7, pc}

0801dc72 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801dc72:	b580      	push	{r7, lr}
 801dc74:	b082      	sub	sp, #8
 801dc76:	af00      	add	r7, sp, #0
 801dc78:	4603      	mov	r3, r0
 801dc7a:	460a      	mov	r2, r1
 801dc7c:	80fb      	strh	r3, [r7, #6]
 801dc7e:	4613      	mov	r3, r2
 801dc80:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 801dc82:	797a      	ldrb	r2, [r7, #5]
 801dc84:	88fb      	ldrh	r3, [r7, #6]
 801dc86:	4611      	mov	r1, r2
 801dc88:	4618      	mov	r0, r3
 801dc8a:	f001 fa4b 	bl	801f124 <SUBGRF_WriteRegister>
}
 801dc8e:	bf00      	nop
 801dc90:	3708      	adds	r7, #8
 801dc92:	46bd      	mov	sp, r7
 801dc94:	bd80      	pop	{r7, pc}

0801dc96 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801dc96:	b580      	push	{r7, lr}
 801dc98:	b082      	sub	sp, #8
 801dc9a:	af00      	add	r7, sp, #0
 801dc9c:	4603      	mov	r3, r0
 801dc9e:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 801dca0:	88fb      	ldrh	r3, [r7, #6]
 801dca2:	4618      	mov	r0, r3
 801dca4:	f001 fa52 	bl	801f14c <SUBGRF_ReadRegister>
 801dca8:	4603      	mov	r3, r0
}
 801dcaa:	4618      	mov	r0, r3
 801dcac:	3708      	adds	r7, #8
 801dcae:	46bd      	mov	sp, r7
 801dcb0:	bd80      	pop	{r7, pc}

0801dcb2 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801dcb2:	b580      	push	{r7, lr}
 801dcb4:	b082      	sub	sp, #8
 801dcb6:	af00      	add	r7, sp, #0
 801dcb8:	4603      	mov	r3, r0
 801dcba:	6039      	str	r1, [r7, #0]
 801dcbc:	80fb      	strh	r3, [r7, #6]
 801dcbe:	4613      	mov	r3, r2
 801dcc0:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801dcc2:	797b      	ldrb	r3, [r7, #5]
 801dcc4:	b29a      	uxth	r2, r3
 801dcc6:	88fb      	ldrh	r3, [r7, #6]
 801dcc8:	6839      	ldr	r1, [r7, #0]
 801dcca:	4618      	mov	r0, r3
 801dccc:	f001 fa52 	bl	801f174 <SUBGRF_WriteRegisters>
}
 801dcd0:	bf00      	nop
 801dcd2:	3708      	adds	r7, #8
 801dcd4:	46bd      	mov	sp, r7
 801dcd6:	bd80      	pop	{r7, pc}

0801dcd8 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801dcd8:	b580      	push	{r7, lr}
 801dcda:	b082      	sub	sp, #8
 801dcdc:	af00      	add	r7, sp, #0
 801dcde:	4603      	mov	r3, r0
 801dce0:	6039      	str	r1, [r7, #0]
 801dce2:	80fb      	strh	r3, [r7, #6]
 801dce4:	4613      	mov	r3, r2
 801dce6:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 801dce8:	797b      	ldrb	r3, [r7, #5]
 801dcea:	b29a      	uxth	r2, r3
 801dcec:	88fb      	ldrh	r3, [r7, #6]
 801dcee:	6839      	ldr	r1, [r7, #0]
 801dcf0:	4618      	mov	r0, r3
 801dcf2:	f001 fa53 	bl	801f19c <SUBGRF_ReadRegisters>
}
 801dcf6:	bf00      	nop
 801dcf8:	3708      	adds	r7, #8
 801dcfa:	46bd      	mov	sp, r7
 801dcfc:	bd80      	pop	{r7, pc}
	...

0801dd00 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801dd00:	b580      	push	{r7, lr}
 801dd02:	b082      	sub	sp, #8
 801dd04:	af00      	add	r7, sp, #0
 801dd06:	4603      	mov	r3, r0
 801dd08:	460a      	mov	r2, r1
 801dd0a:	71fb      	strb	r3, [r7, #7]
 801dd0c:	4613      	mov	r3, r2
 801dd0e:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801dd10:	79fb      	ldrb	r3, [r7, #7]
 801dd12:	2b01      	cmp	r3, #1
 801dd14:	d10a      	bne.n	801dd2c <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801dd16:	4a0e      	ldr	r2, [pc, #56]	; (801dd50 <RadioSetMaxPayloadLength+0x50>)
 801dd18:	79bb      	ldrb	r3, [r7, #6]
 801dd1a:	7013      	strb	r3, [r2, #0]
 801dd1c:	4b0c      	ldr	r3, [pc, #48]	; (801dd50 <RadioSetMaxPayloadLength+0x50>)
 801dd1e:	781a      	ldrb	r2, [r3, #0]
 801dd20:	4b0c      	ldr	r3, [pc, #48]	; (801dd54 <RadioSetMaxPayloadLength+0x54>)
 801dd22:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801dd24:	480c      	ldr	r0, [pc, #48]	; (801dd58 <RadioSetMaxPayloadLength+0x58>)
 801dd26:	f001 f8a9 	bl	801ee7c <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 801dd2a:	e00d      	b.n	801dd48 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 801dd2c:	4b09      	ldr	r3, [pc, #36]	; (801dd54 <RadioSetMaxPayloadLength+0x54>)
 801dd2e:	7d5b      	ldrb	r3, [r3, #21]
 801dd30:	2b01      	cmp	r3, #1
 801dd32:	d109      	bne.n	801dd48 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801dd34:	4a06      	ldr	r2, [pc, #24]	; (801dd50 <RadioSetMaxPayloadLength+0x50>)
 801dd36:	79bb      	ldrb	r3, [r7, #6]
 801dd38:	7013      	strb	r3, [r2, #0]
 801dd3a:	4b05      	ldr	r3, [pc, #20]	; (801dd50 <RadioSetMaxPayloadLength+0x50>)
 801dd3c:	781a      	ldrb	r2, [r3, #0]
 801dd3e:	4b05      	ldr	r3, [pc, #20]	; (801dd54 <RadioSetMaxPayloadLength+0x54>)
 801dd40:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801dd42:	4805      	ldr	r0, [pc, #20]	; (801dd58 <RadioSetMaxPayloadLength+0x58>)
 801dd44:	f001 f89a 	bl	801ee7c <SUBGRF_SetPacketParams>
}
 801dd48:	bf00      	nop
 801dd4a:	3708      	adds	r7, #8
 801dd4c:	46bd      	mov	sp, r7
 801dd4e:	bd80      	pop	{r7, pc}
 801dd50:	200001b8 	.word	0x200001b8
 801dd54:	20001df0 	.word	0x20001df0
 801dd58:	20001dfe 	.word	0x20001dfe

0801dd5c <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801dd5c:	b580      	push	{r7, lr}
 801dd5e:	b082      	sub	sp, #8
 801dd60:	af00      	add	r7, sp, #0
 801dd62:	4603      	mov	r3, r0
 801dd64:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801dd66:	4a13      	ldr	r2, [pc, #76]	; (801ddb4 <RadioSetPublicNetwork+0x58>)
 801dd68:	79fb      	ldrb	r3, [r7, #7]
 801dd6a:	7313      	strb	r3, [r2, #12]
 801dd6c:	4b11      	ldr	r3, [pc, #68]	; (801ddb4 <RadioSetPublicNetwork+0x58>)
 801dd6e:	7b1a      	ldrb	r2, [r3, #12]
 801dd70:	4b10      	ldr	r3, [pc, #64]	; (801ddb4 <RadioSetPublicNetwork+0x58>)
 801dd72:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801dd74:	2001      	movs	r0, #1
 801dd76:	f7ff f86d 	bl	801ce54 <RadioSetModem>
    if( enable == true )
 801dd7a:	79fb      	ldrb	r3, [r7, #7]
 801dd7c:	2b00      	cmp	r3, #0
 801dd7e:	d00a      	beq.n	801dd96 <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801dd80:	2134      	movs	r1, #52	; 0x34
 801dd82:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801dd86:	f001 f9cd 	bl	801f124 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801dd8a:	2144      	movs	r1, #68	; 0x44
 801dd8c:	f240 7041 	movw	r0, #1857	; 0x741
 801dd90:	f001 f9c8 	bl	801f124 <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801dd94:	e009      	b.n	801ddaa <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801dd96:	2114      	movs	r1, #20
 801dd98:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801dd9c:	f001 f9c2 	bl	801f124 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801dda0:	2124      	movs	r1, #36	; 0x24
 801dda2:	f240 7041 	movw	r0, #1857	; 0x741
 801dda6:	f001 f9bd 	bl	801f124 <SUBGRF_WriteRegister>
}
 801ddaa:	bf00      	nop
 801ddac:	3708      	adds	r7, #8
 801ddae:	46bd      	mov	sp, r7
 801ddb0:	bd80      	pop	{r7, pc}
 801ddb2:	bf00      	nop
 801ddb4:	20001df0 	.word	0x20001df0

0801ddb8 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801ddb8:	b580      	push	{r7, lr}
 801ddba:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801ddbc:	f001 fa8a 	bl	801f2d4 <SUBGRF_GetRadioWakeUpTime>
 801ddc0:	4603      	mov	r3, r0
 801ddc2:	3303      	adds	r3, #3
}
 801ddc4:	4618      	mov	r0, r3
 801ddc6:	bd80      	pop	{r7, pc}

0801ddc8 <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 801ddc8:	b580      	push	{r7, lr}
 801ddca:	b082      	sub	sp, #8
 801ddcc:	af00      	add	r7, sp, #0
 801ddce:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
 801ddd0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801ddd4:	4809      	ldr	r0, [pc, #36]	; (801ddfc <RadioOnTxTimeoutIrq+0x34>)
 801ddd6:	f7fe fcad 	bl	801c734 <LL_GPIO_ResetOutputPin>
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801ddda:	4b09      	ldr	r3, [pc, #36]	; (801de00 <RadioOnTxTimeoutIrq+0x38>)
 801dddc:	681b      	ldr	r3, [r3, #0]
 801ddde:	2b00      	cmp	r3, #0
 801dde0:	d008      	beq.n	801ddf4 <RadioOnTxTimeoutIrq+0x2c>
 801dde2:	4b07      	ldr	r3, [pc, #28]	; (801de00 <RadioOnTxTimeoutIrq+0x38>)
 801dde4:	681b      	ldr	r3, [r3, #0]
 801dde6:	685b      	ldr	r3, [r3, #4]
 801dde8:	2b00      	cmp	r3, #0
 801ddea:	d003      	beq.n	801ddf4 <RadioOnTxTimeoutIrq+0x2c>
    {
        RadioEvents->TxTimeout( );
 801ddec:	4b04      	ldr	r3, [pc, #16]	; (801de00 <RadioOnTxTimeoutIrq+0x38>)
 801ddee:	681b      	ldr	r3, [r3, #0]
 801ddf0:	685b      	ldr	r3, [r3, #4]
 801ddf2:	4798      	blx	r3
    }
}
 801ddf4:	bf00      	nop
 801ddf6:	3708      	adds	r7, #8
 801ddf8:	46bd      	mov	sp, r7
 801ddfa:	bd80      	pop	{r7, pc}
 801ddfc:	48000400 	.word	0x48000400
 801de00:	20001738 	.word	0x20001738

0801de04 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 801de04:	b580      	push	{r7, lr}
 801de06:	b082      	sub	sp, #8
 801de08:	af00      	add	r7, sp, #0
 801de0a:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
 801de0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801de10:	4809      	ldr	r0, [pc, #36]	; (801de38 <RadioOnRxTimeoutIrq+0x34>)
 801de12:	f7fe fc8f 	bl	801c734 <LL_GPIO_ResetOutputPin>
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801de16:	4b09      	ldr	r3, [pc, #36]	; (801de3c <RadioOnRxTimeoutIrq+0x38>)
 801de18:	681b      	ldr	r3, [r3, #0]
 801de1a:	2b00      	cmp	r3, #0
 801de1c:	d008      	beq.n	801de30 <RadioOnRxTimeoutIrq+0x2c>
 801de1e:	4b07      	ldr	r3, [pc, #28]	; (801de3c <RadioOnRxTimeoutIrq+0x38>)
 801de20:	681b      	ldr	r3, [r3, #0]
 801de22:	68db      	ldr	r3, [r3, #12]
 801de24:	2b00      	cmp	r3, #0
 801de26:	d003      	beq.n	801de30 <RadioOnRxTimeoutIrq+0x2c>
    {
        RadioEvents->RxTimeout( );
 801de28:	4b04      	ldr	r3, [pc, #16]	; (801de3c <RadioOnRxTimeoutIrq+0x38>)
 801de2a:	681b      	ldr	r3, [r3, #0]
 801de2c:	68db      	ldr	r3, [r3, #12]
 801de2e:	4798      	blx	r3
    }
}
 801de30:	bf00      	nop
 801de32:	3708      	adds	r7, #8
 801de34:	46bd      	mov	sp, r7
 801de36:	bd80      	pop	{r7, pc}
 801de38:	48000400 	.word	0x48000400
 801de3c:	20001738 	.word	0x20001738

0801de40 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801de40:	b580      	push	{r7, lr}
 801de42:	b082      	sub	sp, #8
 801de44:	af00      	add	r7, sp, #0
 801de46:	4603      	mov	r3, r0
 801de48:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 801de4a:	4a05      	ldr	r2, [pc, #20]	; (801de60 <RadioOnDioIrq+0x20>)
 801de4c:	88fb      	ldrh	r3, [r7, #6]
 801de4e:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 801de52:	f000 f807 	bl	801de64 <RadioIrqProcess>
}
 801de56:	bf00      	nop
 801de58:	3708      	adds	r7, #8
 801de5a:	46bd      	mov	sp, r7
 801de5c:	bd80      	pop	{r7, pc}
 801de5e:	bf00      	nop
 801de60:	20001df0 	.word	0x20001df0

0801de64 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801de64:	b590      	push	{r4, r7, lr}
 801de66:	b083      	sub	sp, #12
 801de68:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 801de6a:	4bb8      	ldr	r3, [pc, #736]	; (801e14c <RadioIrqProcess+0x2e8>)
 801de6c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 801de70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801de74:	f000 8119 	beq.w	801e0aa <RadioIrqProcess+0x246>
 801de78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801de7c:	f300 819b 	bgt.w	801e1b6 <RadioIrqProcess+0x352>
 801de80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801de84:	f000 80fd 	beq.w	801e082 <RadioIrqProcess+0x21e>
 801de88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801de8c:	f300 8193 	bgt.w	801e1b6 <RadioIrqProcess+0x352>
 801de90:	2b80      	cmp	r3, #128	; 0x80
 801de92:	f000 80e2 	beq.w	801e05a <RadioIrqProcess+0x1f6>
 801de96:	2b80      	cmp	r3, #128	; 0x80
 801de98:	f300 818d 	bgt.w	801e1b6 <RadioIrqProcess+0x352>
 801de9c:	2b20      	cmp	r3, #32
 801de9e:	dc49      	bgt.n	801df34 <RadioIrqProcess+0xd0>
 801dea0:	2b00      	cmp	r3, #0
 801dea2:	f340 8188 	ble.w	801e1b6 <RadioIrqProcess+0x352>
 801dea6:	3b01      	subs	r3, #1
 801dea8:	2b1f      	cmp	r3, #31
 801deaa:	f200 8184 	bhi.w	801e1b6 <RadioIrqProcess+0x352>
 801deae:	a201      	add	r2, pc, #4	; (adr r2, 801deb4 <RadioIrqProcess+0x50>)
 801deb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801deb4:	0801df3b 	.word	0x0801df3b
 801deb8:	0801df71 	.word	0x0801df71
 801debc:	0801e1b7 	.word	0x0801e1b7
 801dec0:	0801e123 	.word	0x0801e123
 801dec4:	0801e1b7 	.word	0x0801e1b7
 801dec8:	0801e1b7 	.word	0x0801e1b7
 801decc:	0801e1b7 	.word	0x0801e1b7
 801ded0:	0801e131 	.word	0x0801e131
 801ded4:	0801e1b7 	.word	0x0801e1b7
 801ded8:	0801e1b7 	.word	0x0801e1b7
 801dedc:	0801e1b7 	.word	0x0801e1b7
 801dee0:	0801e1b7 	.word	0x0801e1b7
 801dee4:	0801e1b7 	.word	0x0801e1b7
 801dee8:	0801e1b7 	.word	0x0801e1b7
 801deec:	0801e1b7 	.word	0x0801e1b7
 801def0:	0801e13f 	.word	0x0801e13f
 801def4:	0801e1b7 	.word	0x0801e1b7
 801def8:	0801e1b7 	.word	0x0801e1b7
 801defc:	0801e1b7 	.word	0x0801e1b7
 801df00:	0801e1b7 	.word	0x0801e1b7
 801df04:	0801e1b7 	.word	0x0801e1b7
 801df08:	0801e1b7 	.word	0x0801e1b7
 801df0c:	0801e1b7 	.word	0x0801e1b7
 801df10:	0801e1b7 	.word	0x0801e1b7
 801df14:	0801e1b7 	.word	0x0801e1b7
 801df18:	0801e1b7 	.word	0x0801e1b7
 801df1c:	0801e1b7 	.word	0x0801e1b7
 801df20:	0801e1b7 	.word	0x0801e1b7
 801df24:	0801e1b7 	.word	0x0801e1b7
 801df28:	0801e1b7 	.word	0x0801e1b7
 801df2c:	0801e1b7 	.word	0x0801e1b7
 801df30:	0801e175 	.word	0x0801e175
 801df34:	2b40      	cmp	r3, #64	; 0x40
 801df36:	d076      	beq.n	801e026 <RadioIrqProcess+0x1c2>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 801df38:	e13d      	b.n	801e1b6 <RadioIrqProcess+0x352>
    DBG_GPIO_RADIO_TX(RST);
 801df3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801df3e:	4884      	ldr	r0, [pc, #528]	; (801e150 <RadioIrqProcess+0x2ec>)
 801df40:	f7fe fbf8 	bl	801c734 <LL_GPIO_ResetOutputPin>
    TimerStop( &TxTimeoutTimer );
 801df44:	4883      	ldr	r0, [pc, #524]	; (801e154 <RadioIrqProcess+0x2f0>)
 801df46:	f002 f8ed 	bl	8020124 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 801df4a:	2000      	movs	r0, #0
 801df4c:	f000 fba2 	bl	801e694 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801df50:	4b81      	ldr	r3, [pc, #516]	; (801e158 <RadioIrqProcess+0x2f4>)
 801df52:	681b      	ldr	r3, [r3, #0]
 801df54:	2b00      	cmp	r3, #0
 801df56:	f000 8130 	beq.w	801e1ba <RadioIrqProcess+0x356>
 801df5a:	4b7f      	ldr	r3, [pc, #508]	; (801e158 <RadioIrqProcess+0x2f4>)
 801df5c:	681b      	ldr	r3, [r3, #0]
 801df5e:	681b      	ldr	r3, [r3, #0]
 801df60:	2b00      	cmp	r3, #0
 801df62:	f000 812a 	beq.w	801e1ba <RadioIrqProcess+0x356>
      RadioEvents->TxDone( );
 801df66:	4b7c      	ldr	r3, [pc, #496]	; (801e158 <RadioIrqProcess+0x2f4>)
 801df68:	681b      	ldr	r3, [r3, #0]
 801df6a:	681b      	ldr	r3, [r3, #0]
 801df6c:	4798      	blx	r3
    break;
 801df6e:	e124      	b.n	801e1ba <RadioIrqProcess+0x356>
    DBG_GPIO_RADIO_RX(RST);
 801df70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801df74:	4876      	ldr	r0, [pc, #472]	; (801e150 <RadioIrqProcess+0x2ec>)
 801df76:	f7fe fbdd 	bl	801c734 <LL_GPIO_ResetOutputPin>
    TimerStop( &RxTimeoutTimer );
 801df7a:	4878      	ldr	r0, [pc, #480]	; (801e15c <RadioIrqProcess+0x2f8>)
 801df7c:	f002 f8d2 	bl	8020124 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 801df80:	4b72      	ldr	r3, [pc, #456]	; (801e14c <RadioIrqProcess+0x2e8>)
 801df82:	785b      	ldrb	r3, [r3, #1]
 801df84:	f083 0301 	eor.w	r3, r3, #1
 801df88:	b2db      	uxtb	r3, r3
 801df8a:	2b00      	cmp	r3, #0
 801df8c:	d014      	beq.n	801dfb8 <RadioIrqProcess+0x154>
      SUBGRF_SetStandby( STDBY_RC );
 801df8e:	2000      	movs	r0, #0
 801df90:	f000 fb80 	bl	801e694 <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 801df94:	2100      	movs	r1, #0
 801df96:	f640 1002 	movw	r0, #2306	; 0x902
 801df9a:	f001 f8c3 	bl	801f124 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 801df9e:	f640 1044 	movw	r0, #2372	; 0x944
 801dfa2:	f001 f8d3 	bl	801f14c <SUBGRF_ReadRegister>
 801dfa6:	4603      	mov	r3, r0
 801dfa8:	f043 0302 	orr.w	r3, r3, #2
 801dfac:	b2db      	uxtb	r3, r3
 801dfae:	4619      	mov	r1, r3
 801dfb0:	f640 1044 	movw	r0, #2372	; 0x944
 801dfb4:	f001 f8b6 	bl	801f124 <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 801dfb8:	1dfb      	adds	r3, r7, #7
 801dfba:	22ff      	movs	r2, #255	; 0xff
 801dfbc:	4619      	mov	r1, r3
 801dfbe:	4868      	ldr	r0, [pc, #416]	; (801e160 <RadioIrqProcess+0x2fc>)
 801dfc0:	f000 fa36 	bl	801e430 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 801dfc4:	4867      	ldr	r0, [pc, #412]	; (801e164 <RadioIrqProcess+0x300>)
 801dfc6:	f001 f859 	bl	801f07c <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801dfca:	4b63      	ldr	r3, [pc, #396]	; (801e158 <RadioIrqProcess+0x2f4>)
 801dfcc:	681b      	ldr	r3, [r3, #0]
 801dfce:	2b00      	cmp	r3, #0
 801dfd0:	d027      	beq.n	801e022 <RadioIrqProcess+0x1be>
 801dfd2:	4b61      	ldr	r3, [pc, #388]	; (801e158 <RadioIrqProcess+0x2f4>)
 801dfd4:	681b      	ldr	r3, [r3, #0]
 801dfd6:	689b      	ldr	r3, [r3, #8]
 801dfd8:	2b00      	cmp	r3, #0
 801dfda:	d022      	beq.n	801e022 <RadioIrqProcess+0x1be>
      switch (SubgRf.PacketStatus.packetType)
 801dfdc:	4b5b      	ldr	r3, [pc, #364]	; (801e14c <RadioIrqProcess+0x2e8>)
 801dfde:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801dfe2:	2b01      	cmp	r3, #1
 801dfe4:	d10e      	bne.n	801e004 <RadioIrqProcess+0x1a0>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 801dfe6:	4b5c      	ldr	r3, [pc, #368]	; (801e158 <RadioIrqProcess+0x2f4>)
 801dfe8:	681b      	ldr	r3, [r3, #0]
 801dfea:	689c      	ldr	r4, [r3, #8]
 801dfec:	79fb      	ldrb	r3, [r7, #7]
 801dfee:	b299      	uxth	r1, r3
 801dff0:	4b56      	ldr	r3, [pc, #344]	; (801e14c <RadioIrqProcess+0x2e8>)
 801dff2:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 801dff6:	b21a      	sxth	r2, r3
 801dff8:	4b54      	ldr	r3, [pc, #336]	; (801e14c <RadioIrqProcess+0x2e8>)
 801dffa:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 801dffe:	4858      	ldr	r0, [pc, #352]	; (801e160 <RadioIrqProcess+0x2fc>)
 801e000:	47a0      	blx	r4
        break;
 801e002:	e00f      	b.n	801e024 <RadioIrqProcess+0x1c0>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 801e004:	4b54      	ldr	r3, [pc, #336]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e006:	681b      	ldr	r3, [r3, #0]
 801e008:	689c      	ldr	r4, [r3, #8]
 801e00a:	79fb      	ldrb	r3, [r7, #7]
 801e00c:	b299      	uxth	r1, r3
 801e00e:	4b4f      	ldr	r3, [pc, #316]	; (801e14c <RadioIrqProcess+0x2e8>)
 801e010:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 801e014:	b21a      	sxth	r2, r3
 801e016:	4b4d      	ldr	r3, [pc, #308]	; (801e14c <RadioIrqProcess+0x2e8>)
 801e018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801e01a:	b25b      	sxtb	r3, r3
 801e01c:	4850      	ldr	r0, [pc, #320]	; (801e160 <RadioIrqProcess+0x2fc>)
 801e01e:	47a0      	blx	r4
        break;
 801e020:	e000      	b.n	801e024 <RadioIrqProcess+0x1c0>
    }
 801e022:	bf00      	nop
    break;
 801e024:	e0d4      	b.n	801e1d0 <RadioIrqProcess+0x36c>
    if( SubgRf.RxContinuous == false )
 801e026:	4b49      	ldr	r3, [pc, #292]	; (801e14c <RadioIrqProcess+0x2e8>)
 801e028:	785b      	ldrb	r3, [r3, #1]
 801e02a:	f083 0301 	eor.w	r3, r3, #1
 801e02e:	b2db      	uxtb	r3, r3
 801e030:	2b00      	cmp	r3, #0
 801e032:	d002      	beq.n	801e03a <RadioIrqProcess+0x1d6>
      SUBGRF_SetStandby( STDBY_RC );
 801e034:	2000      	movs	r0, #0
 801e036:	f000 fb2d 	bl	801e694 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801e03a:	4b47      	ldr	r3, [pc, #284]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e03c:	681b      	ldr	r3, [r3, #0]
 801e03e:	2b00      	cmp	r3, #0
 801e040:	f000 80bd 	beq.w	801e1be <RadioIrqProcess+0x35a>
 801e044:	4b44      	ldr	r3, [pc, #272]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e046:	681b      	ldr	r3, [r3, #0]
 801e048:	691b      	ldr	r3, [r3, #16]
 801e04a:	2b00      	cmp	r3, #0
 801e04c:	f000 80b7 	beq.w	801e1be <RadioIrqProcess+0x35a>
      RadioEvents->RxError( );
 801e050:	4b41      	ldr	r3, [pc, #260]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e052:	681b      	ldr	r3, [r3, #0]
 801e054:	691b      	ldr	r3, [r3, #16]
 801e056:	4798      	blx	r3
    break;
 801e058:	e0b1      	b.n	801e1be <RadioIrqProcess+0x35a>
    SUBGRF_SetStandby( STDBY_RC );
 801e05a:	2000      	movs	r0, #0
 801e05c:	f000 fb1a 	bl	801e694 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801e060:	4b3d      	ldr	r3, [pc, #244]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e062:	681b      	ldr	r3, [r3, #0]
 801e064:	2b00      	cmp	r3, #0
 801e066:	f000 80ac 	beq.w	801e1c2 <RadioIrqProcess+0x35e>
 801e06a:	4b3b      	ldr	r3, [pc, #236]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e06c:	681b      	ldr	r3, [r3, #0]
 801e06e:	699b      	ldr	r3, [r3, #24]
 801e070:	2b00      	cmp	r3, #0
 801e072:	f000 80a6 	beq.w	801e1c2 <RadioIrqProcess+0x35e>
      RadioEvents->CadDone( false );
 801e076:	4b38      	ldr	r3, [pc, #224]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e078:	681b      	ldr	r3, [r3, #0]
 801e07a:	699b      	ldr	r3, [r3, #24]
 801e07c:	2000      	movs	r0, #0
 801e07e:	4798      	blx	r3
    break;
 801e080:	e09f      	b.n	801e1c2 <RadioIrqProcess+0x35e>
    SUBGRF_SetStandby( STDBY_RC );
 801e082:	2000      	movs	r0, #0
 801e084:	f000 fb06 	bl	801e694 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801e088:	4b33      	ldr	r3, [pc, #204]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e08a:	681b      	ldr	r3, [r3, #0]
 801e08c:	2b00      	cmp	r3, #0
 801e08e:	f000 809a 	beq.w	801e1c6 <RadioIrqProcess+0x362>
 801e092:	4b31      	ldr	r3, [pc, #196]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e094:	681b      	ldr	r3, [r3, #0]
 801e096:	699b      	ldr	r3, [r3, #24]
 801e098:	2b00      	cmp	r3, #0
 801e09a:	f000 8094 	beq.w	801e1c6 <RadioIrqProcess+0x362>
      RadioEvents->CadDone( true );
 801e09e:	4b2e      	ldr	r3, [pc, #184]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e0a0:	681b      	ldr	r3, [r3, #0]
 801e0a2:	699b      	ldr	r3, [r3, #24]
 801e0a4:	2001      	movs	r0, #1
 801e0a6:	4798      	blx	r3
    break;
 801e0a8:	e08d      	b.n	801e1c6 <RadioIrqProcess+0x362>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801e0aa:	f000 f9a7 	bl	801e3fc <SUBGRF_GetOperatingMode>
 801e0ae:	4603      	mov	r3, r0
 801e0b0:	2b04      	cmp	r3, #4
 801e0b2:	d118      	bne.n	801e0e6 <RadioIrqProcess+0x282>
      DBG_GPIO_RADIO_TX(RST);
 801e0b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801e0b8:	4825      	ldr	r0, [pc, #148]	; (801e150 <RadioIrqProcess+0x2ec>)
 801e0ba:	f7fe fb3b 	bl	801c734 <LL_GPIO_ResetOutputPin>
      TimerStop( &TxTimeoutTimer );
 801e0be:	4825      	ldr	r0, [pc, #148]	; (801e154 <RadioIrqProcess+0x2f0>)
 801e0c0:	f002 f830 	bl	8020124 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 801e0c4:	2000      	movs	r0, #0
 801e0c6:	f000 fae5 	bl	801e694 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801e0ca:	4b23      	ldr	r3, [pc, #140]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e0cc:	681b      	ldr	r3, [r3, #0]
 801e0ce:	2b00      	cmp	r3, #0
 801e0d0:	d07b      	beq.n	801e1ca <RadioIrqProcess+0x366>
 801e0d2:	4b21      	ldr	r3, [pc, #132]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e0d4:	681b      	ldr	r3, [r3, #0]
 801e0d6:	685b      	ldr	r3, [r3, #4]
 801e0d8:	2b00      	cmp	r3, #0
 801e0da:	d076      	beq.n	801e1ca <RadioIrqProcess+0x366>
        RadioEvents->TxTimeout( );
 801e0dc:	4b1e      	ldr	r3, [pc, #120]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e0de:	681b      	ldr	r3, [r3, #0]
 801e0e0:	685b      	ldr	r3, [r3, #4]
 801e0e2:	4798      	blx	r3
    break;
 801e0e4:	e071      	b.n	801e1ca <RadioIrqProcess+0x366>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801e0e6:	f000 f989 	bl	801e3fc <SUBGRF_GetOperatingMode>
 801e0ea:	4603      	mov	r3, r0
 801e0ec:	2b05      	cmp	r3, #5
 801e0ee:	d16c      	bne.n	801e1ca <RadioIrqProcess+0x366>
      DBG_GPIO_RADIO_RX(RST);
 801e0f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801e0f4:	4816      	ldr	r0, [pc, #88]	; (801e150 <RadioIrqProcess+0x2ec>)
 801e0f6:	f7fe fb1d 	bl	801c734 <LL_GPIO_ResetOutputPin>
      TimerStop( &RxTimeoutTimer );
 801e0fa:	4818      	ldr	r0, [pc, #96]	; (801e15c <RadioIrqProcess+0x2f8>)
 801e0fc:	f002 f812 	bl	8020124 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 801e100:	2000      	movs	r0, #0
 801e102:	f000 fac7 	bl	801e694 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801e106:	4b14      	ldr	r3, [pc, #80]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e108:	681b      	ldr	r3, [r3, #0]
 801e10a:	2b00      	cmp	r3, #0
 801e10c:	d05d      	beq.n	801e1ca <RadioIrqProcess+0x366>
 801e10e:	4b12      	ldr	r3, [pc, #72]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e110:	681b      	ldr	r3, [r3, #0]
 801e112:	68db      	ldr	r3, [r3, #12]
 801e114:	2b00      	cmp	r3, #0
 801e116:	d058      	beq.n	801e1ca <RadioIrqProcess+0x366>
        RadioEvents->RxTimeout( );
 801e118:	4b0f      	ldr	r3, [pc, #60]	; (801e158 <RadioIrqProcess+0x2f4>)
 801e11a:	681b      	ldr	r3, [r3, #0]
 801e11c:	68db      	ldr	r3, [r3, #12]
 801e11e:	4798      	blx	r3
    break;
 801e120:	e053      	b.n	801e1ca <RadioIrqProcess+0x366>
    MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801e122:	4b11      	ldr	r3, [pc, #68]	; (801e168 <RadioIrqProcess+0x304>)
 801e124:	2201      	movs	r2, #1
 801e126:	2100      	movs	r1, #0
 801e128:	2002      	movs	r0, #2
 801e12a:	f002 f9f3 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801e12e:	e04f      	b.n	801e1d0 <RadioIrqProcess+0x36c>
    MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801e130:	4b0e      	ldr	r3, [pc, #56]	; (801e16c <RadioIrqProcess+0x308>)
 801e132:	2201      	movs	r2, #1
 801e134:	2100      	movs	r1, #0
 801e136:	2002      	movs	r0, #2
 801e138:	f002 f9ec 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801e13c:	e048      	b.n	801e1d0 <RadioIrqProcess+0x36c>
    MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801e13e:	4b0c      	ldr	r3, [pc, #48]	; (801e170 <RadioIrqProcess+0x30c>)
 801e140:	2201      	movs	r2, #1
 801e142:	2100      	movs	r1, #0
 801e144:	2002      	movs	r0, #2
 801e146:	f002 f9e5 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801e14a:	e041      	b.n	801e1d0 <RadioIrqProcess+0x36c>
 801e14c:	20001df0 	.word	0x20001df0
 801e150:	48000400 	.word	0x48000400
 801e154:	20001e48 	.word	0x20001e48
 801e158:	20001738 	.word	0x20001738
 801e15c:	20001e60 	.word	0x20001e60
 801e160:	20001638 	.word	0x20001638
 801e164:	20001e14 	.word	0x20001e14
 801e168:	080224e0 	.word	0x080224e0
 801e16c:	080224ec 	.word	0x080224ec
 801e170:	080224f8 	.word	0x080224f8
    TimerStop( &RxTimeoutTimer );
 801e174:	4818      	ldr	r0, [pc, #96]	; (801e1d8 <RadioIrqProcess+0x374>)
 801e176:	f001 ffd5 	bl	8020124 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 801e17a:	4b18      	ldr	r3, [pc, #96]	; (801e1dc <RadioIrqProcess+0x378>)
 801e17c:	785b      	ldrb	r3, [r3, #1]
 801e17e:	f083 0301 	eor.w	r3, r3, #1
 801e182:	b2db      	uxtb	r3, r3
 801e184:	2b00      	cmp	r3, #0
 801e186:	d002      	beq.n	801e18e <RadioIrqProcess+0x32a>
      SUBGRF_SetStandby( STDBY_RC );
 801e188:	2000      	movs	r0, #0
 801e18a:	f000 fa83 	bl	801e694 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801e18e:	4b14      	ldr	r3, [pc, #80]	; (801e1e0 <RadioIrqProcess+0x37c>)
 801e190:	681b      	ldr	r3, [r3, #0]
 801e192:	2b00      	cmp	r3, #0
 801e194:	d01b      	beq.n	801e1ce <RadioIrqProcess+0x36a>
 801e196:	4b12      	ldr	r3, [pc, #72]	; (801e1e0 <RadioIrqProcess+0x37c>)
 801e198:	681b      	ldr	r3, [r3, #0]
 801e19a:	68db      	ldr	r3, [r3, #12]
 801e19c:	2b00      	cmp	r3, #0
 801e19e:	d016      	beq.n	801e1ce <RadioIrqProcess+0x36a>
      RadioEvents->RxTimeout( );
 801e1a0:	4b0f      	ldr	r3, [pc, #60]	; (801e1e0 <RadioIrqProcess+0x37c>)
 801e1a2:	681b      	ldr	r3, [r3, #0]
 801e1a4:	68db      	ldr	r3, [r3, #12]
 801e1a6:	4798      	blx	r3
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801e1a8:	4b0e      	ldr	r3, [pc, #56]	; (801e1e4 <RadioIrqProcess+0x380>)
 801e1aa:	2201      	movs	r2, #1
 801e1ac:	2100      	movs	r1, #0
 801e1ae:	2002      	movs	r0, #2
 801e1b0:	f002 f9b0 	bl	8020514 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801e1b4:	e00b      	b.n	801e1ce <RadioIrqProcess+0x36a>
    break;
 801e1b6:	bf00      	nop
 801e1b8:	e00a      	b.n	801e1d0 <RadioIrqProcess+0x36c>
    break;
 801e1ba:	bf00      	nop
 801e1bc:	e008      	b.n	801e1d0 <RadioIrqProcess+0x36c>
    break;
 801e1be:	bf00      	nop
 801e1c0:	e006      	b.n	801e1d0 <RadioIrqProcess+0x36c>
    break;
 801e1c2:	bf00      	nop
 801e1c4:	e004      	b.n	801e1d0 <RadioIrqProcess+0x36c>
    break;
 801e1c6:	bf00      	nop
 801e1c8:	e002      	b.n	801e1d0 <RadioIrqProcess+0x36c>
    break;
 801e1ca:	bf00      	nop
 801e1cc:	e000      	b.n	801e1d0 <RadioIrqProcess+0x36c>
    break;
 801e1ce:	bf00      	nop

  }
}
 801e1d0:	bf00      	nop
 801e1d2:	370c      	adds	r7, #12
 801e1d4:	46bd      	mov	sp, r7
 801e1d6:	bd90      	pop	{r4, r7, pc}
 801e1d8:	20001e60 	.word	0x20001e60
 801e1dc:	20001df0 	.word	0x20001df0
 801e1e0:	20001738 	.word	0x20001738
 801e1e4:	08022504 	.word	0x08022504

0801e1e8 <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 801e1e8:	b580      	push	{r7, lr}
 801e1ea:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 801e1ec:	4b09      	ldr	r3, [pc, #36]	; (801e214 <RadioTxPrbs+0x2c>)
 801e1ee:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801e1f2:	2101      	movs	r1, #1
 801e1f4:	4618      	mov	r0, r3
 801e1f6:	f001 f811 	bl	801f21c <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 801e1fa:	4b07      	ldr	r3, [pc, #28]	; (801e218 <RadioTxPrbs+0x30>)
 801e1fc:	212d      	movs	r1, #45	; 0x2d
 801e1fe:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801e202:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 801e204:	f000 fb1a 	bl	801e83c <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 801e208:	4804      	ldr	r0, [pc, #16]	; (801e21c <RadioTxPrbs+0x34>)
 801e20a:	f000 fa61 	bl	801e6d0 <SUBGRF_SetTx>
}
 801e20e:	bf00      	nop
 801e210:	bd80      	pop	{r7, pc}
 801e212:	bf00      	nop
 801e214:	20001df0 	.word	0x20001df0
 801e218:	0801dc73 	.word	0x0801dc73
 801e21c:	000fffff 	.word	0x000fffff

0801e220 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801e220:	b580      	push	{r7, lr}
 801e222:	b084      	sub	sp, #16
 801e224:	af00      	add	r7, sp, #0
 801e226:	4603      	mov	r3, r0
 801e228:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801e22a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801e22e:	4618      	mov	r0, r3
 801e230:	f001 f81c 	bl	801f26c <SUBGRF_SetRfTxPower>
 801e234:	4603      	mov	r3, r0
 801e236:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 801e238:	7bfb      	ldrb	r3, [r7, #15]
 801e23a:	2101      	movs	r1, #1
 801e23c:	4618      	mov	r0, r3
 801e23e:	f000 ffed 	bl	801f21c <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 801e242:	f000 faef 	bl	801e824 <SUBGRF_SetTxContinuousWave>
}
 801e246:	bf00      	nop
 801e248:	3710      	adds	r7, #16
 801e24a:	46bd      	mov	sp, r7
 801e24c:	bd80      	pop	{r7, pc}

0801e24e <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 801e24e:	b480      	push	{r7}
 801e250:	b089      	sub	sp, #36	; 0x24
 801e252:	af00      	add	r7, sp, #0
 801e254:	60f8      	str	r0, [r7, #12]
 801e256:	60b9      	str	r1, [r7, #8]
 801e258:	4613      	mov	r3, r2
 801e25a:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 801e25c:	2300      	movs	r3, #0
 801e25e:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 801e260:	2300      	movs	r3, #0
 801e262:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 801e264:	2300      	movs	r3, #0
 801e266:	61bb      	str	r3, [r7, #24]
 801e268:	e011      	b.n	801e28e <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 801e26a:	69bb      	ldr	r3, [r7, #24]
 801e26c:	68ba      	ldr	r2, [r7, #8]
 801e26e:	4413      	add	r3, r2
 801e270:	781a      	ldrb	r2, [r3, #0]
 801e272:	69bb      	ldr	r3, [r7, #24]
 801e274:	68b9      	ldr	r1, [r7, #8]
 801e276:	440b      	add	r3, r1
 801e278:	43d2      	mvns	r2, r2
 801e27a:	b2d2      	uxtb	r2, r2
 801e27c:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 801e27e:	69bb      	ldr	r3, [r7, #24]
 801e280:	68fa      	ldr	r2, [r7, #12]
 801e282:	4413      	add	r3, r2
 801e284:	2200      	movs	r2, #0
 801e286:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 801e288:	69bb      	ldr	r3, [r7, #24]
 801e28a:	3301      	adds	r3, #1
 801e28c:	61bb      	str	r3, [r7, #24]
 801e28e:	79fb      	ldrb	r3, [r7, #7]
 801e290:	69ba      	ldr	r2, [r7, #24]
 801e292:	429a      	cmp	r2, r3
 801e294:	dbe9      	blt.n	801e26a <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 801e296:	2300      	movs	r3, #0
 801e298:	61bb      	str	r3, [r7, #24]
 801e29a:	e049      	b.n	801e330 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 801e29c:	69bb      	ldr	r3, [r7, #24]
 801e29e:	425a      	negs	r2, r3
 801e2a0:	f003 0307 	and.w	r3, r3, #7
 801e2a4:	f002 0207 	and.w	r2, r2, #7
 801e2a8:	bf58      	it	pl
 801e2aa:	4253      	negpl	r3, r2
 801e2ac:	b2db      	uxtb	r3, r3
 801e2ae:	f1c3 0307 	rsb	r3, r3, #7
 801e2b2:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 801e2b4:	69bb      	ldr	r3, [r7, #24]
 801e2b6:	2b00      	cmp	r3, #0
 801e2b8:	da00      	bge.n	801e2bc <payload_integration+0x6e>
 801e2ba:	3307      	adds	r3, #7
 801e2bc:	10db      	asrs	r3, r3, #3
 801e2be:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 801e2c0:	69bb      	ldr	r3, [r7, #24]
 801e2c2:	3301      	adds	r3, #1
 801e2c4:	425a      	negs	r2, r3
 801e2c6:	f003 0307 	and.w	r3, r3, #7
 801e2ca:	f002 0207 	and.w	r2, r2, #7
 801e2ce:	bf58      	it	pl
 801e2d0:	4253      	negpl	r3, r2
 801e2d2:	b2db      	uxtb	r3, r3
 801e2d4:	f1c3 0307 	rsb	r3, r3, #7
 801e2d8:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 801e2da:	69bb      	ldr	r3, [r7, #24]
 801e2dc:	3301      	adds	r3, #1
 801e2de:	2b00      	cmp	r3, #0
 801e2e0:	da00      	bge.n	801e2e4 <payload_integration+0x96>
 801e2e2:	3307      	adds	r3, #7
 801e2e4:	10db      	asrs	r3, r3, #3
 801e2e6:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 801e2e8:	7dbb      	ldrb	r3, [r7, #22]
 801e2ea:	68ba      	ldr	r2, [r7, #8]
 801e2ec:	4413      	add	r3, r2
 801e2ee:	781b      	ldrb	r3, [r3, #0]
 801e2f0:	461a      	mov	r2, r3
 801e2f2:	7dfb      	ldrb	r3, [r7, #23]
 801e2f4:	fa42 f303 	asr.w	r3, r2, r3
 801e2f8:	b2db      	uxtb	r3, r3
 801e2fa:	f003 0301 	and.w	r3, r3, #1
 801e2fe:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 801e300:	7ffa      	ldrb	r2, [r7, #31]
 801e302:	7cfb      	ldrb	r3, [r7, #19]
 801e304:	4053      	eors	r3, r2
 801e306:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 801e308:	7d3b      	ldrb	r3, [r7, #20]
 801e30a:	68fa      	ldr	r2, [r7, #12]
 801e30c:	4413      	add	r3, r2
 801e30e:	781b      	ldrb	r3, [r3, #0]
 801e310:	b25a      	sxtb	r2, r3
 801e312:	7ff9      	ldrb	r1, [r7, #31]
 801e314:	7d7b      	ldrb	r3, [r7, #21]
 801e316:	fa01 f303 	lsl.w	r3, r1, r3
 801e31a:	b25b      	sxtb	r3, r3
 801e31c:	4313      	orrs	r3, r2
 801e31e:	b259      	sxtb	r1, r3
 801e320:	7d3b      	ldrb	r3, [r7, #20]
 801e322:	68fa      	ldr	r2, [r7, #12]
 801e324:	4413      	add	r3, r2
 801e326:	b2ca      	uxtb	r2, r1
 801e328:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 801e32a:	69bb      	ldr	r3, [r7, #24]
 801e32c:	3301      	adds	r3, #1
 801e32e:	61bb      	str	r3, [r7, #24]
 801e330:	79fb      	ldrb	r3, [r7, #7]
 801e332:	00db      	lsls	r3, r3, #3
 801e334:	69ba      	ldr	r2, [r7, #24]
 801e336:	429a      	cmp	r2, r3
 801e338:	dbb0      	blt.n	801e29c <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 801e33a:	7ffb      	ldrb	r3, [r7, #31]
 801e33c:	01db      	lsls	r3, r3, #7
 801e33e:	b25a      	sxtb	r2, r3
 801e340:	7ffb      	ldrb	r3, [r7, #31]
 801e342:	019b      	lsls	r3, r3, #6
 801e344:	b25b      	sxtb	r3, r3
 801e346:	4313      	orrs	r3, r2
 801e348:	b25b      	sxtb	r3, r3
 801e34a:	7ffa      	ldrb	r2, [r7, #31]
 801e34c:	2a00      	cmp	r2, #0
 801e34e:	d101      	bne.n	801e354 <payload_integration+0x106>
 801e350:	2220      	movs	r2, #32
 801e352:	e000      	b.n	801e356 <payload_integration+0x108>
 801e354:	2200      	movs	r2, #0
 801e356:	4313      	orrs	r3, r2
 801e358:	b259      	sxtb	r1, r3
 801e35a:	79fb      	ldrb	r3, [r7, #7]
 801e35c:	68fa      	ldr	r2, [r7, #12]
 801e35e:	4413      	add	r3, r2
 801e360:	b2ca      	uxtb	r2, r1
 801e362:	701a      	strb	r2, [r3, #0]
}
 801e364:	bf00      	nop
 801e366:	3724      	adds	r7, #36	; 0x24
 801e368:	46bd      	mov	sp, r7
 801e36a:	bc80      	pop	{r7}
 801e36c:	4770      	bx	lr
	...

0801e370 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801e370:	b580      	push	{r7, lr}
 801e372:	b084      	sub	sp, #16
 801e374:	af00      	add	r7, sp, #0
 801e376:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801e378:	687b      	ldr	r3, [r7, #4]
 801e37a:	2b00      	cmp	r3, #0
 801e37c:	d002      	beq.n	801e384 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801e37e:	4a1c      	ldr	r2, [pc, #112]	; (801e3f0 <SUBGRF_Init+0x80>)
 801e380:	687b      	ldr	r3, [r7, #4]
 801e382:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801e384:	2002      	movs	r0, #2
 801e386:	f001 f83d 	bl	801f404 <Radio_SMPS_Set>

    RADIO_INIT();
 801e38a:	f7e6 fd7d 	bl	8004e88 <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 801e38e:	4b19      	ldr	r3, [pc, #100]	; (801e3f4 <SUBGRF_Init+0x84>)
 801e390:	2200      	movs	r2, #0
 801e392:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801e394:	2000      	movs	r0, #0
 801e396:	f000 f97d 	bl	801e694 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801e39a:	f7f0 ffe7 	bl	800f36c <RBI_IsTCXO>
 801e39e:	4603      	mov	r3, r0
 801e3a0:	2b01      	cmp	r3, #1
 801e3a2:	d112      	bne.n	801e3ca <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 801e3a4:	f7f0 ffdb 	bl	800f35e <RBI_GetWakeUpTime>
 801e3a8:	4603      	mov	r3, r0
 801e3aa:	019b      	lsls	r3, r3, #6
 801e3ac:	4619      	mov	r1, r3
 801e3ae:	2001      	movs	r0, #1
 801e3b0:	f000 fb9e 	bl	801eaf0 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801e3b4:	2100      	movs	r1, #0
 801e3b6:	f640 1011 	movw	r0, #2321	; 0x911
 801e3ba:	f000 feb3 	bl	801f124 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801e3be:	237f      	movs	r3, #127	; 0x7f
 801e3c0:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801e3c2:	7b38      	ldrb	r0, [r7, #12]
 801e3c4:	f000 faa4 	bl	801e910 <SUBGRF_Calibrate>
 801e3c8:	e009      	b.n	801e3de <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801e3ca:	2120      	movs	r1, #32
 801e3cc:	f640 1011 	movw	r0, #2321	; 0x911
 801e3d0:	f000 fea8 	bl	801f124 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801e3d4:	2120      	movs	r1, #32
 801e3d6:	f640 1012 	movw	r0, #2322	; 0x912
 801e3da:	f000 fea3 	bl	801f124 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 801e3de:	f7f0 ff1d 	bl	800f21c <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801e3e2:	4b05      	ldr	r3, [pc, #20]	; (801e3f8 <SUBGRF_Init+0x88>)
 801e3e4:	2201      	movs	r2, #1
 801e3e6:	701a      	strb	r2, [r3, #0]
}
 801e3e8:	bf00      	nop
 801e3ea:	3710      	adds	r7, #16
 801e3ec:	46bd      	mov	sp, r7
 801e3ee:	bd80      	pop	{r7, pc}
 801e3f0:	20001748 	.word	0x20001748
 801e3f4:	20001744 	.word	0x20001744
 801e3f8:	2000173c 	.word	0x2000173c

0801e3fc <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801e3fc:	b480      	push	{r7}
 801e3fe:	af00      	add	r7, sp, #0
    return OperatingMode;
 801e400:	4b02      	ldr	r3, [pc, #8]	; (801e40c <SUBGRF_GetOperatingMode+0x10>)
 801e402:	781b      	ldrb	r3, [r3, #0]
}
 801e404:	4618      	mov	r0, r3
 801e406:	46bd      	mov	sp, r7
 801e408:	bc80      	pop	{r7}
 801e40a:	4770      	bx	lr
 801e40c:	2000173c 	.word	0x2000173c

0801e410 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801e410:	b580      	push	{r7, lr}
 801e412:	b082      	sub	sp, #8
 801e414:	af00      	add	r7, sp, #0
 801e416:	6078      	str	r0, [r7, #4]
 801e418:	460b      	mov	r3, r1
 801e41a:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801e41c:	78fb      	ldrb	r3, [r7, #3]
 801e41e:	461a      	mov	r2, r3
 801e420:	6879      	ldr	r1, [r7, #4]
 801e422:	2000      	movs	r0, #0
 801e424:	f000 fece 	bl	801f1c4 <SUBGRF_WriteBuffer>
}
 801e428:	bf00      	nop
 801e42a:	3708      	adds	r7, #8
 801e42c:	46bd      	mov	sp, r7
 801e42e:	bd80      	pop	{r7, pc}

0801e430 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801e430:	b580      	push	{r7, lr}
 801e432:	b086      	sub	sp, #24
 801e434:	af00      	add	r7, sp, #0
 801e436:	60f8      	str	r0, [r7, #12]
 801e438:	60b9      	str	r1, [r7, #8]
 801e43a:	4613      	mov	r3, r2
 801e43c:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801e43e:	2300      	movs	r3, #0
 801e440:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801e442:	f107 0317 	add.w	r3, r7, #23
 801e446:	4619      	mov	r1, r3
 801e448:	68b8      	ldr	r0, [r7, #8]
 801e44a:	f000 fde9 	bl	801f020 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801e44e:	68bb      	ldr	r3, [r7, #8]
 801e450:	781b      	ldrb	r3, [r3, #0]
 801e452:	79fa      	ldrb	r2, [r7, #7]
 801e454:	429a      	cmp	r2, r3
 801e456:	d201      	bcs.n	801e45c <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801e458:	2301      	movs	r3, #1
 801e45a:	e007      	b.n	801e46c <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801e45c:	7df8      	ldrb	r0, [r7, #23]
 801e45e:	68bb      	ldr	r3, [r7, #8]
 801e460:	781b      	ldrb	r3, [r3, #0]
 801e462:	461a      	mov	r2, r3
 801e464:	68f9      	ldr	r1, [r7, #12]
 801e466:	f000 fec3 	bl	801f1f0 <SUBGRF_ReadBuffer>
    return 0;
 801e46a:	2300      	movs	r3, #0
}
 801e46c:	4618      	mov	r0, r3
 801e46e:	3718      	adds	r7, #24
 801e470:	46bd      	mov	sp, r7
 801e472:	bd80      	pop	{r7, pc}

0801e474 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801e474:	b580      	push	{r7, lr}
 801e476:	b084      	sub	sp, #16
 801e478:	af00      	add	r7, sp, #0
 801e47a:	60f8      	str	r0, [r7, #12]
 801e47c:	460b      	mov	r3, r1
 801e47e:	607a      	str	r2, [r7, #4]
 801e480:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801e482:	7afb      	ldrb	r3, [r7, #11]
 801e484:	4619      	mov	r1, r3
 801e486:	68f8      	ldr	r0, [r7, #12]
 801e488:	f7ff ffc2 	bl	801e410 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801e48c:	6878      	ldr	r0, [r7, #4]
 801e48e:	f000 f91f 	bl	801e6d0 <SUBGRF_SetTx>
}
 801e492:	bf00      	nop
 801e494:	3710      	adds	r7, #16
 801e496:	46bd      	mov	sp, r7
 801e498:	bd80      	pop	{r7, pc}

0801e49a <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801e49a:	b580      	push	{r7, lr}
 801e49c:	b082      	sub	sp, #8
 801e49e:	af00      	add	r7, sp, #0
 801e4a0:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801e4a2:	2208      	movs	r2, #8
 801e4a4:	6879      	ldr	r1, [r7, #4]
 801e4a6:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 801e4aa:	f000 fe63 	bl	801f174 <SUBGRF_WriteRegisters>
    return 0;
 801e4ae:	2300      	movs	r3, #0
}
 801e4b0:	4618      	mov	r0, r3
 801e4b2:	3708      	adds	r7, #8
 801e4b4:	46bd      	mov	sp, r7
 801e4b6:	bd80      	pop	{r7, pc}

0801e4b8 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801e4b8:	b580      	push	{r7, lr}
 801e4ba:	b084      	sub	sp, #16
 801e4bc:	af00      	add	r7, sp, #0
 801e4be:	4603      	mov	r3, r0
 801e4c0:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801e4c2:	88fb      	ldrh	r3, [r7, #6]
 801e4c4:	0a1b      	lsrs	r3, r3, #8
 801e4c6:	b29b      	uxth	r3, r3
 801e4c8:	b2db      	uxtb	r3, r3
 801e4ca:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801e4cc:	88fb      	ldrh	r3, [r7, #6]
 801e4ce:	b2db      	uxtb	r3, r3
 801e4d0:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801e4d2:	f000 fb93 	bl	801ebfc <SUBGRF_GetPacketType>
 801e4d6:	4603      	mov	r3, r0
 801e4d8:	2b00      	cmp	r3, #0
 801e4da:	d108      	bne.n	801e4ee <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801e4dc:	f107 030c 	add.w	r3, r7, #12
 801e4e0:	2202      	movs	r2, #2
 801e4e2:	4619      	mov	r1, r3
 801e4e4:	f240 60bc 	movw	r0, #1724	; 0x6bc
 801e4e8:	f000 fe44 	bl	801f174 <SUBGRF_WriteRegisters>
            break;
 801e4ec:	e000      	b.n	801e4f0 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801e4ee:	bf00      	nop
    }
}
 801e4f0:	bf00      	nop
 801e4f2:	3710      	adds	r7, #16
 801e4f4:	46bd      	mov	sp, r7
 801e4f6:	bd80      	pop	{r7, pc}

0801e4f8 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801e4f8:	b580      	push	{r7, lr}
 801e4fa:	b084      	sub	sp, #16
 801e4fc:	af00      	add	r7, sp, #0
 801e4fe:	4603      	mov	r3, r0
 801e500:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801e502:	88fb      	ldrh	r3, [r7, #6]
 801e504:	0a1b      	lsrs	r3, r3, #8
 801e506:	b29b      	uxth	r3, r3
 801e508:	b2db      	uxtb	r3, r3
 801e50a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801e50c:	88fb      	ldrh	r3, [r7, #6]
 801e50e:	b2db      	uxtb	r3, r3
 801e510:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801e512:	f000 fb73 	bl	801ebfc <SUBGRF_GetPacketType>
 801e516:	4603      	mov	r3, r0
 801e518:	2b00      	cmp	r3, #0
 801e51a:	d108      	bne.n	801e52e <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801e51c:	f107 030c 	add.w	r3, r7, #12
 801e520:	2202      	movs	r2, #2
 801e522:	4619      	mov	r1, r3
 801e524:	f240 60be 	movw	r0, #1726	; 0x6be
 801e528:	f000 fe24 	bl	801f174 <SUBGRF_WriteRegisters>
            break;
 801e52c:	e000      	b.n	801e530 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801e52e:	bf00      	nop
    }
}
 801e530:	bf00      	nop
 801e532:	3710      	adds	r7, #16
 801e534:	46bd      	mov	sp, r7
 801e536:	bd80      	pop	{r7, pc}

0801e538 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801e538:	b580      	push	{r7, lr}
 801e53a:	b084      	sub	sp, #16
 801e53c:	af00      	add	r7, sp, #0
 801e53e:	4603      	mov	r3, r0
 801e540:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801e542:	2300      	movs	r3, #0
 801e544:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801e546:	f000 fb59 	bl	801ebfc <SUBGRF_GetPacketType>
 801e54a:	4603      	mov	r3, r0
 801e54c:	2b00      	cmp	r3, #0
 801e54e:	d121      	bne.n	801e594 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801e550:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801e554:	f000 fdfa 	bl	801f14c <SUBGRF_ReadRegister>
 801e558:	4603      	mov	r3, r0
 801e55a:	f023 0301 	bic.w	r3, r3, #1
 801e55e:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801e560:	88fb      	ldrh	r3, [r7, #6]
 801e562:	0a1b      	lsrs	r3, r3, #8
 801e564:	b29b      	uxth	r3, r3
 801e566:	b25b      	sxtb	r3, r3
 801e568:	f003 0301 	and.w	r3, r3, #1
 801e56c:	b25a      	sxtb	r2, r3
 801e56e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801e572:	4313      	orrs	r3, r2
 801e574:	b25b      	sxtb	r3, r3
 801e576:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801e578:	7bfb      	ldrb	r3, [r7, #15]
 801e57a:	4619      	mov	r1, r3
 801e57c:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801e580:	f000 fdd0 	bl	801f124 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801e584:	88fb      	ldrh	r3, [r7, #6]
 801e586:	b2db      	uxtb	r3, r3
 801e588:	4619      	mov	r1, r3
 801e58a:	f240 60b9 	movw	r0, #1721	; 0x6b9
 801e58e:	f000 fdc9 	bl	801f124 <SUBGRF_WriteRegister>
            break;
 801e592:	e000      	b.n	801e596 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801e594:	bf00      	nop
    }
}
 801e596:	bf00      	nop
 801e598:	3710      	adds	r7, #16
 801e59a:	46bd      	mov	sp, r7
 801e59c:	bd80      	pop	{r7, pc}

0801e59e <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801e59e:	b580      	push	{r7, lr}
 801e5a0:	b082      	sub	sp, #8
 801e5a2:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801e5a4:	2300      	movs	r3, #0
 801e5a6:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801e5a8:	2300      	movs	r3, #0
 801e5aa:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801e5ac:	2300      	movs	r3, #0
 801e5ae:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801e5b0:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801e5b4:	f000 fdca 	bl	801f14c <SUBGRF_ReadRegister>
 801e5b8:	4603      	mov	r3, r0
 801e5ba:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801e5bc:	79fb      	ldrb	r3, [r7, #7]
 801e5be:	f023 0301 	bic.w	r3, r3, #1
 801e5c2:	b2db      	uxtb	r3, r3
 801e5c4:	4619      	mov	r1, r3
 801e5c6:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801e5ca:	f000 fdab 	bl	801f124 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801e5ce:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801e5d2:	f000 fdbb 	bl	801f14c <SUBGRF_ReadRegister>
 801e5d6:	4603      	mov	r3, r0
 801e5d8:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801e5da:	79bb      	ldrb	r3, [r7, #6]
 801e5dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801e5e0:	b2db      	uxtb	r3, r3
 801e5e2:	4619      	mov	r1, r3
 801e5e4:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801e5e8:	f000 fd9c 	bl	801f124 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801e5ec:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801e5f0:	f000 f890 	bl	801e714 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801e5f4:	463b      	mov	r3, r7
 801e5f6:	2204      	movs	r2, #4
 801e5f8:	4619      	mov	r1, r3
 801e5fa:	f640 0019 	movw	r0, #2073	; 0x819
 801e5fe:	f000 fdcd 	bl	801f19c <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801e602:	2000      	movs	r0, #0
 801e604:	f000 f846 	bl	801e694 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801e608:	79fb      	ldrb	r3, [r7, #7]
 801e60a:	4619      	mov	r1, r3
 801e60c:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801e610:	f000 fd88 	bl	801f124 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801e614:	79bb      	ldrb	r3, [r7, #6]
 801e616:	4619      	mov	r1, r3
 801e618:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801e61c:	f000 fd82 	bl	801f124 <SUBGRF_WriteRegister>

    return number;
 801e620:	683b      	ldr	r3, [r7, #0]
}
 801e622:	4618      	mov	r0, r3
 801e624:	3708      	adds	r7, #8
 801e626:	46bd      	mov	sp, r7
 801e628:	bd80      	pop	{r7, pc}
	...

0801e62c <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801e62c:	b580      	push	{r7, lr}
 801e62e:	b084      	sub	sp, #16
 801e630:	af00      	add	r7, sp, #0
 801e632:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801e634:	2000      	movs	r0, #0
 801e636:	f7f0 fe2f 	bl	800f298 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801e63a:	2002      	movs	r0, #2
 801e63c:	f000 fee2 	bl	801f404 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801e640:	793b      	ldrb	r3, [r7, #4]
 801e642:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801e646:	b2db      	uxtb	r3, r3
 801e648:	009b      	lsls	r3, r3, #2
 801e64a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801e64c:	793b      	ldrb	r3, [r7, #4]
 801e64e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801e652:	b2db      	uxtb	r3, r3
 801e654:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801e656:	b25b      	sxtb	r3, r3
 801e658:	4313      	orrs	r3, r2
 801e65a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801e65c:	793b      	ldrb	r3, [r7, #4]
 801e65e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801e662:	b2db      	uxtb	r3, r3
 801e664:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801e666:	4313      	orrs	r3, r2
 801e668:	b25b      	sxtb	r3, r3
 801e66a:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801e66c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801e66e:	f107 020f 	add.w	r2, r7, #15
 801e672:	2301      	movs	r3, #1
 801e674:	2184      	movs	r1, #132	; 0x84
 801e676:	4805      	ldr	r0, [pc, #20]	; (801e68c <SUBGRF_SetSleep+0x60>)
 801e678:	f7ed febc 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 801e67c:	4b04      	ldr	r3, [pc, #16]	; (801e690 <SUBGRF_SetSleep+0x64>)
 801e67e:	2200      	movs	r2, #0
 801e680:	701a      	strb	r2, [r3, #0]
}
 801e682:	bf00      	nop
 801e684:	3710      	adds	r7, #16
 801e686:	46bd      	mov	sp, r7
 801e688:	bd80      	pop	{r7, pc}
 801e68a:	bf00      	nop
 801e68c:	20001c8c 	.word	0x20001c8c
 801e690:	2000173c 	.word	0x2000173c

0801e694 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801e694:	b580      	push	{r7, lr}
 801e696:	b082      	sub	sp, #8
 801e698:	af00      	add	r7, sp, #0
 801e69a:	4603      	mov	r3, r0
 801e69c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801e69e:	1dfa      	adds	r2, r7, #7
 801e6a0:	2301      	movs	r3, #1
 801e6a2:	2180      	movs	r1, #128	; 0x80
 801e6a4:	4808      	ldr	r0, [pc, #32]	; (801e6c8 <SUBGRF_SetStandby+0x34>)
 801e6a6:	f7ed fea5 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 801e6aa:	79fb      	ldrb	r3, [r7, #7]
 801e6ac:	2b00      	cmp	r3, #0
 801e6ae:	d103      	bne.n	801e6b8 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801e6b0:	4b06      	ldr	r3, [pc, #24]	; (801e6cc <SUBGRF_SetStandby+0x38>)
 801e6b2:	2201      	movs	r2, #1
 801e6b4:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801e6b6:	e002      	b.n	801e6be <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801e6b8:	4b04      	ldr	r3, [pc, #16]	; (801e6cc <SUBGRF_SetStandby+0x38>)
 801e6ba:	2202      	movs	r2, #2
 801e6bc:	701a      	strb	r2, [r3, #0]
}
 801e6be:	bf00      	nop
 801e6c0:	3708      	adds	r7, #8
 801e6c2:	46bd      	mov	sp, r7
 801e6c4:	bd80      	pop	{r7, pc}
 801e6c6:	bf00      	nop
 801e6c8:	20001c8c 	.word	0x20001c8c
 801e6cc:	2000173c 	.word	0x2000173c

0801e6d0 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801e6d0:	b580      	push	{r7, lr}
 801e6d2:	b084      	sub	sp, #16
 801e6d4:	af00      	add	r7, sp, #0
 801e6d6:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801e6d8:	4b0c      	ldr	r3, [pc, #48]	; (801e70c <SUBGRF_SetTx+0x3c>)
 801e6da:	2204      	movs	r2, #4
 801e6dc:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801e6de:	687b      	ldr	r3, [r7, #4]
 801e6e0:	0c1b      	lsrs	r3, r3, #16
 801e6e2:	b2db      	uxtb	r3, r3
 801e6e4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801e6e6:	687b      	ldr	r3, [r7, #4]
 801e6e8:	0a1b      	lsrs	r3, r3, #8
 801e6ea:	b2db      	uxtb	r3, r3
 801e6ec:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801e6ee:	687b      	ldr	r3, [r7, #4]
 801e6f0:	b2db      	uxtb	r3, r3
 801e6f2:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801e6f4:	f107 020c 	add.w	r2, r7, #12
 801e6f8:	2303      	movs	r3, #3
 801e6fa:	2183      	movs	r1, #131	; 0x83
 801e6fc:	4804      	ldr	r0, [pc, #16]	; (801e710 <SUBGRF_SetTx+0x40>)
 801e6fe:	f7ed fe79 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801e702:	bf00      	nop
 801e704:	3710      	adds	r7, #16
 801e706:	46bd      	mov	sp, r7
 801e708:	bd80      	pop	{r7, pc}
 801e70a:	bf00      	nop
 801e70c:	2000173c 	.word	0x2000173c
 801e710:	20001c8c 	.word	0x20001c8c

0801e714 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801e714:	b580      	push	{r7, lr}
 801e716:	b084      	sub	sp, #16
 801e718:	af00      	add	r7, sp, #0
 801e71a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801e71c:	4b0c      	ldr	r3, [pc, #48]	; (801e750 <SUBGRF_SetRx+0x3c>)
 801e71e:	2205      	movs	r2, #5
 801e720:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801e722:	687b      	ldr	r3, [r7, #4]
 801e724:	0c1b      	lsrs	r3, r3, #16
 801e726:	b2db      	uxtb	r3, r3
 801e728:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801e72a:	687b      	ldr	r3, [r7, #4]
 801e72c:	0a1b      	lsrs	r3, r3, #8
 801e72e:	b2db      	uxtb	r3, r3
 801e730:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801e732:	687b      	ldr	r3, [r7, #4]
 801e734:	b2db      	uxtb	r3, r3
 801e736:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801e738:	f107 020c 	add.w	r2, r7, #12
 801e73c:	2303      	movs	r3, #3
 801e73e:	2182      	movs	r1, #130	; 0x82
 801e740:	4804      	ldr	r0, [pc, #16]	; (801e754 <SUBGRF_SetRx+0x40>)
 801e742:	f7ed fe57 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801e746:	bf00      	nop
 801e748:	3710      	adds	r7, #16
 801e74a:	46bd      	mov	sp, r7
 801e74c:	bd80      	pop	{r7, pc}
 801e74e:	bf00      	nop
 801e750:	2000173c 	.word	0x2000173c
 801e754:	20001c8c 	.word	0x20001c8c

0801e758 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801e758:	b580      	push	{r7, lr}
 801e75a:	b084      	sub	sp, #16
 801e75c:	af00      	add	r7, sp, #0
 801e75e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801e760:	4b0e      	ldr	r3, [pc, #56]	; (801e79c <SUBGRF_SetRxBoosted+0x44>)
 801e762:	2205      	movs	r2, #5
 801e764:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801e766:	2197      	movs	r1, #151	; 0x97
 801e768:	f640 00ac 	movw	r0, #2220	; 0x8ac
 801e76c:	f000 fcda 	bl	801f124 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801e770:	687b      	ldr	r3, [r7, #4]
 801e772:	0c1b      	lsrs	r3, r3, #16
 801e774:	b2db      	uxtb	r3, r3
 801e776:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801e778:	687b      	ldr	r3, [r7, #4]
 801e77a:	0a1b      	lsrs	r3, r3, #8
 801e77c:	b2db      	uxtb	r3, r3
 801e77e:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801e780:	687b      	ldr	r3, [r7, #4]
 801e782:	b2db      	uxtb	r3, r3
 801e784:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801e786:	f107 020c 	add.w	r2, r7, #12
 801e78a:	2303      	movs	r3, #3
 801e78c:	2182      	movs	r1, #130	; 0x82
 801e78e:	4804      	ldr	r0, [pc, #16]	; (801e7a0 <SUBGRF_SetRxBoosted+0x48>)
 801e790:	f7ed fe30 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801e794:	bf00      	nop
 801e796:	3710      	adds	r7, #16
 801e798:	46bd      	mov	sp, r7
 801e79a:	bd80      	pop	{r7, pc}
 801e79c:	2000173c 	.word	0x2000173c
 801e7a0:	20001c8c 	.word	0x20001c8c

0801e7a4 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801e7a4:	b580      	push	{r7, lr}
 801e7a6:	b084      	sub	sp, #16
 801e7a8:	af00      	add	r7, sp, #0
 801e7aa:	6078      	str	r0, [r7, #4]
 801e7ac:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801e7ae:	687b      	ldr	r3, [r7, #4]
 801e7b0:	0c1b      	lsrs	r3, r3, #16
 801e7b2:	b2db      	uxtb	r3, r3
 801e7b4:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801e7b6:	687b      	ldr	r3, [r7, #4]
 801e7b8:	0a1b      	lsrs	r3, r3, #8
 801e7ba:	b2db      	uxtb	r3, r3
 801e7bc:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801e7be:	687b      	ldr	r3, [r7, #4]
 801e7c0:	b2db      	uxtb	r3, r3
 801e7c2:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801e7c4:	683b      	ldr	r3, [r7, #0]
 801e7c6:	0c1b      	lsrs	r3, r3, #16
 801e7c8:	b2db      	uxtb	r3, r3
 801e7ca:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801e7cc:	683b      	ldr	r3, [r7, #0]
 801e7ce:	0a1b      	lsrs	r3, r3, #8
 801e7d0:	b2db      	uxtb	r3, r3
 801e7d2:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801e7d4:	683b      	ldr	r3, [r7, #0]
 801e7d6:	b2db      	uxtb	r3, r3
 801e7d8:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801e7da:	f107 0208 	add.w	r2, r7, #8
 801e7de:	2306      	movs	r3, #6
 801e7e0:	2194      	movs	r1, #148	; 0x94
 801e7e2:	4805      	ldr	r0, [pc, #20]	; (801e7f8 <SUBGRF_SetRxDutyCycle+0x54>)
 801e7e4:	f7ed fe06 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 801e7e8:	4b04      	ldr	r3, [pc, #16]	; (801e7fc <SUBGRF_SetRxDutyCycle+0x58>)
 801e7ea:	2206      	movs	r2, #6
 801e7ec:	701a      	strb	r2, [r3, #0]
}
 801e7ee:	bf00      	nop
 801e7f0:	3710      	adds	r7, #16
 801e7f2:	46bd      	mov	sp, r7
 801e7f4:	bd80      	pop	{r7, pc}
 801e7f6:	bf00      	nop
 801e7f8:	20001c8c 	.word	0x20001c8c
 801e7fc:	2000173c 	.word	0x2000173c

0801e800 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801e800:	b580      	push	{r7, lr}
 801e802:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801e804:	2300      	movs	r3, #0
 801e806:	2200      	movs	r2, #0
 801e808:	21c5      	movs	r1, #197	; 0xc5
 801e80a:	4804      	ldr	r0, [pc, #16]	; (801e81c <SUBGRF_SetCad+0x1c>)
 801e80c:	f7ed fdf2 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 801e810:	4b03      	ldr	r3, [pc, #12]	; (801e820 <SUBGRF_SetCad+0x20>)
 801e812:	2207      	movs	r2, #7
 801e814:	701a      	strb	r2, [r3, #0]
}
 801e816:	bf00      	nop
 801e818:	bd80      	pop	{r7, pc}
 801e81a:	bf00      	nop
 801e81c:	20001c8c 	.word	0x20001c8c
 801e820:	2000173c 	.word	0x2000173c

0801e824 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801e824:	b580      	push	{r7, lr}
 801e826:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801e828:	2300      	movs	r3, #0
 801e82a:	2200      	movs	r2, #0
 801e82c:	21d1      	movs	r1, #209	; 0xd1
 801e82e:	4802      	ldr	r0, [pc, #8]	; (801e838 <SUBGRF_SetTxContinuousWave+0x14>)
 801e830:	f7ed fde0 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801e834:	bf00      	nop
 801e836:	bd80      	pop	{r7, pc}
 801e838:	20001c8c 	.word	0x20001c8c

0801e83c <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801e83c:	b580      	push	{r7, lr}
 801e83e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801e840:	2300      	movs	r3, #0
 801e842:	2200      	movs	r2, #0
 801e844:	21d2      	movs	r1, #210	; 0xd2
 801e846:	4802      	ldr	r0, [pc, #8]	; (801e850 <SUBGRF_SetTxInfinitePreamble+0x14>)
 801e848:	f7ed fdd4 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801e84c:	bf00      	nop
 801e84e:	bd80      	pop	{r7, pc}
 801e850:	20001c8c 	.word	0x20001c8c

0801e854 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801e854:	b580      	push	{r7, lr}
 801e856:	b082      	sub	sp, #8
 801e858:	af00      	add	r7, sp, #0
 801e85a:	4603      	mov	r3, r0
 801e85c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801e85e:	1dfa      	adds	r2, r7, #7
 801e860:	2301      	movs	r3, #1
 801e862:	219f      	movs	r1, #159	; 0x9f
 801e864:	4803      	ldr	r0, [pc, #12]	; (801e874 <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 801e866:	f7ed fdc5 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801e86a:	bf00      	nop
 801e86c:	3708      	adds	r7, #8
 801e86e:	46bd      	mov	sp, r7
 801e870:	bd80      	pop	{r7, pc}
 801e872:	bf00      	nop
 801e874:	20001c8c 	.word	0x20001c8c

0801e878 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801e878:	b580      	push	{r7, lr}
 801e87a:	b084      	sub	sp, #16
 801e87c:	af00      	add	r7, sp, #0
 801e87e:	4603      	mov	r3, r0
 801e880:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801e882:	1dfa      	adds	r2, r7, #7
 801e884:	2301      	movs	r3, #1
 801e886:	21a0      	movs	r1, #160	; 0xa0
 801e888:	4813      	ldr	r0, [pc, #76]	; (801e8d8 <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 801e88a:	f7ed fdb3 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 801e88e:	79fb      	ldrb	r3, [r7, #7]
 801e890:	2b3f      	cmp	r3, #63	; 0x3f
 801e892:	d91c      	bls.n	801e8ce <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801e894:	79fb      	ldrb	r3, [r7, #7]
 801e896:	085b      	lsrs	r3, r3, #1
 801e898:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801e89a:	2300      	movs	r3, #0
 801e89c:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801e89e:	2300      	movs	r3, #0
 801e8a0:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801e8a2:	e005      	b.n	801e8b0 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801e8a4:	7bfb      	ldrb	r3, [r7, #15]
 801e8a6:	089b      	lsrs	r3, r3, #2
 801e8a8:	73fb      	strb	r3, [r7, #15]
            exp++;
 801e8aa:	7bbb      	ldrb	r3, [r7, #14]
 801e8ac:	3301      	adds	r3, #1
 801e8ae:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801e8b0:	7bfb      	ldrb	r3, [r7, #15]
 801e8b2:	2b1f      	cmp	r3, #31
 801e8b4:	d8f6      	bhi.n	801e8a4 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801e8b6:	7bfb      	ldrb	r3, [r7, #15]
 801e8b8:	00db      	lsls	r3, r3, #3
 801e8ba:	b2da      	uxtb	r2, r3
 801e8bc:	7bbb      	ldrb	r3, [r7, #14]
 801e8be:	4413      	add	r3, r2
 801e8c0:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801e8c2:	7b7b      	ldrb	r3, [r7, #13]
 801e8c4:	4619      	mov	r1, r3
 801e8c6:	f240 7006 	movw	r0, #1798	; 0x706
 801e8ca:	f000 fc2b 	bl	801f124 <SUBGRF_WriteRegister>
    }
}
 801e8ce:	bf00      	nop
 801e8d0:	3710      	adds	r7, #16
 801e8d2:	46bd      	mov	sp, r7
 801e8d4:	bd80      	pop	{r7, pc}
 801e8d6:	bf00      	nop
 801e8d8:	20001c8c 	.word	0x20001c8c

0801e8dc <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801e8dc:	b580      	push	{r7, lr}
 801e8de:	b082      	sub	sp, #8
 801e8e0:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 801e8e2:	f7f0 fd4a 	bl	800f37a <RBI_IsDCDC>
 801e8e6:	4603      	mov	r3, r0
 801e8e8:	2b01      	cmp	r3, #1
 801e8ea:	d102      	bne.n	801e8f2 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801e8ec:	2301      	movs	r3, #1
 801e8ee:	71fb      	strb	r3, [r7, #7]
 801e8f0:	e001      	b.n	801e8f6 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801e8f2:	2300      	movs	r3, #0
 801e8f4:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801e8f6:	1dfa      	adds	r2, r7, #7
 801e8f8:	2301      	movs	r3, #1
 801e8fa:	2196      	movs	r1, #150	; 0x96
 801e8fc:	4803      	ldr	r0, [pc, #12]	; (801e90c <SUBGRF_SetRegulatorMode+0x30>)
 801e8fe:	f7ed fd79 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801e902:	bf00      	nop
 801e904:	3708      	adds	r7, #8
 801e906:	46bd      	mov	sp, r7
 801e908:	bd80      	pop	{r7, pc}
 801e90a:	bf00      	nop
 801e90c:	20001c8c 	.word	0x20001c8c

0801e910 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801e910:	b580      	push	{r7, lr}
 801e912:	b084      	sub	sp, #16
 801e914:	af00      	add	r7, sp, #0
 801e916:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801e918:	793b      	ldrb	r3, [r7, #4]
 801e91a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801e91e:	b2db      	uxtb	r3, r3
 801e920:	019b      	lsls	r3, r3, #6
 801e922:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801e924:	793b      	ldrb	r3, [r7, #4]
 801e926:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801e92a:	b2db      	uxtb	r3, r3
 801e92c:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801e92e:	b25b      	sxtb	r3, r3
 801e930:	4313      	orrs	r3, r2
 801e932:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801e934:	793b      	ldrb	r3, [r7, #4]
 801e936:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801e93a:	b2db      	uxtb	r3, r3
 801e93c:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801e93e:	b25b      	sxtb	r3, r3
 801e940:	4313      	orrs	r3, r2
 801e942:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801e944:	793b      	ldrb	r3, [r7, #4]
 801e946:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801e94a:	b2db      	uxtb	r3, r3
 801e94c:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801e94e:	b25b      	sxtb	r3, r3
 801e950:	4313      	orrs	r3, r2
 801e952:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801e954:	793b      	ldrb	r3, [r7, #4]
 801e956:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801e95a:	b2db      	uxtb	r3, r3
 801e95c:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801e95e:	b25b      	sxtb	r3, r3
 801e960:	4313      	orrs	r3, r2
 801e962:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801e964:	793b      	ldrb	r3, [r7, #4]
 801e966:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801e96a:	b2db      	uxtb	r3, r3
 801e96c:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801e96e:	b25b      	sxtb	r3, r3
 801e970:	4313      	orrs	r3, r2
 801e972:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801e974:	793b      	ldrb	r3, [r7, #4]
 801e976:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801e97a:	b2db      	uxtb	r3, r3
 801e97c:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801e97e:	4313      	orrs	r3, r2
 801e980:	b25b      	sxtb	r3, r3
 801e982:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801e984:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801e986:	f107 020f 	add.w	r2, r7, #15
 801e98a:	2301      	movs	r3, #1
 801e98c:	2189      	movs	r1, #137	; 0x89
 801e98e:	4803      	ldr	r0, [pc, #12]	; (801e99c <SUBGRF_Calibrate+0x8c>)
 801e990:	f7ed fd30 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801e994:	bf00      	nop
 801e996:	3710      	adds	r7, #16
 801e998:	46bd      	mov	sp, r7
 801e99a:	bd80      	pop	{r7, pc}
 801e99c:	20001c8c 	.word	0x20001c8c

0801e9a0 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801e9a0:	b580      	push	{r7, lr}
 801e9a2:	b084      	sub	sp, #16
 801e9a4:	af00      	add	r7, sp, #0
 801e9a6:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801e9a8:	687b      	ldr	r3, [r7, #4]
 801e9aa:	4a1b      	ldr	r2, [pc, #108]	; (801ea18 <SUBGRF_CalibrateImage+0x78>)
 801e9ac:	4293      	cmp	r3, r2
 801e9ae:	d904      	bls.n	801e9ba <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801e9b0:	23e1      	movs	r3, #225	; 0xe1
 801e9b2:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801e9b4:	23e9      	movs	r3, #233	; 0xe9
 801e9b6:	737b      	strb	r3, [r7, #13]
 801e9b8:	e022      	b.n	801ea00 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 801e9ba:	687b      	ldr	r3, [r7, #4]
 801e9bc:	4a17      	ldr	r2, [pc, #92]	; (801ea1c <SUBGRF_CalibrateImage+0x7c>)
 801e9be:	4293      	cmp	r3, r2
 801e9c0:	d904      	bls.n	801e9cc <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801e9c2:	23d7      	movs	r3, #215	; 0xd7
 801e9c4:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801e9c6:	23db      	movs	r3, #219	; 0xdb
 801e9c8:	737b      	strb	r3, [r7, #13]
 801e9ca:	e019      	b.n	801ea00 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 801e9cc:	687b      	ldr	r3, [r7, #4]
 801e9ce:	4a14      	ldr	r2, [pc, #80]	; (801ea20 <SUBGRF_CalibrateImage+0x80>)
 801e9d0:	4293      	cmp	r3, r2
 801e9d2:	d904      	bls.n	801e9de <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801e9d4:	23c1      	movs	r3, #193	; 0xc1
 801e9d6:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801e9d8:	23c5      	movs	r3, #197	; 0xc5
 801e9da:	737b      	strb	r3, [r7, #13]
 801e9dc:	e010      	b.n	801ea00 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 801e9de:	687b      	ldr	r3, [r7, #4]
 801e9e0:	4a10      	ldr	r2, [pc, #64]	; (801ea24 <SUBGRF_CalibrateImage+0x84>)
 801e9e2:	4293      	cmp	r3, r2
 801e9e4:	d904      	bls.n	801e9f0 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801e9e6:	2375      	movs	r3, #117	; 0x75
 801e9e8:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801e9ea:	2381      	movs	r3, #129	; 0x81
 801e9ec:	737b      	strb	r3, [r7, #13]
 801e9ee:	e007      	b.n	801ea00 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 801e9f0:	687b      	ldr	r3, [r7, #4]
 801e9f2:	4a0d      	ldr	r2, [pc, #52]	; (801ea28 <SUBGRF_CalibrateImage+0x88>)
 801e9f4:	4293      	cmp	r3, r2
 801e9f6:	d903      	bls.n	801ea00 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 801e9f8:	236b      	movs	r3, #107	; 0x6b
 801e9fa:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801e9fc:	236f      	movs	r3, #111	; 0x6f
 801e9fe:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801ea00:	f107 020c 	add.w	r2, r7, #12
 801ea04:	2302      	movs	r3, #2
 801ea06:	2198      	movs	r1, #152	; 0x98
 801ea08:	4808      	ldr	r0, [pc, #32]	; (801ea2c <SUBGRF_CalibrateImage+0x8c>)
 801ea0a:	f7ed fcf3 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801ea0e:	bf00      	nop
 801ea10:	3710      	adds	r7, #16
 801ea12:	46bd      	mov	sp, r7
 801ea14:	bd80      	pop	{r7, pc}
 801ea16:	bf00      	nop
 801ea18:	35a4e900 	.word	0x35a4e900
 801ea1c:	32a9f880 	.word	0x32a9f880
 801ea20:	2de54480 	.word	0x2de54480
 801ea24:	1b6b0b00 	.word	0x1b6b0b00
 801ea28:	1954fc40 	.word	0x1954fc40
 801ea2c:	20001c8c 	.word	0x20001c8c

0801ea30 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801ea30:	b590      	push	{r4, r7, lr}
 801ea32:	b085      	sub	sp, #20
 801ea34:	af00      	add	r7, sp, #0
 801ea36:	4604      	mov	r4, r0
 801ea38:	4608      	mov	r0, r1
 801ea3a:	4611      	mov	r1, r2
 801ea3c:	461a      	mov	r2, r3
 801ea3e:	4623      	mov	r3, r4
 801ea40:	71fb      	strb	r3, [r7, #7]
 801ea42:	4603      	mov	r3, r0
 801ea44:	71bb      	strb	r3, [r7, #6]
 801ea46:	460b      	mov	r3, r1
 801ea48:	717b      	strb	r3, [r7, #5]
 801ea4a:	4613      	mov	r3, r2
 801ea4c:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801ea4e:	79fb      	ldrb	r3, [r7, #7]
 801ea50:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801ea52:	79bb      	ldrb	r3, [r7, #6]
 801ea54:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801ea56:	797b      	ldrb	r3, [r7, #5]
 801ea58:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801ea5a:	793b      	ldrb	r3, [r7, #4]
 801ea5c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801ea5e:	f107 020c 	add.w	r2, r7, #12
 801ea62:	2304      	movs	r3, #4
 801ea64:	2195      	movs	r1, #149	; 0x95
 801ea66:	4803      	ldr	r0, [pc, #12]	; (801ea74 <SUBGRF_SetPaConfig+0x44>)
 801ea68:	f7ed fcc4 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801ea6c:	bf00      	nop
 801ea6e:	3714      	adds	r7, #20
 801ea70:	46bd      	mov	sp, r7
 801ea72:	bd90      	pop	{r4, r7, pc}
 801ea74:	20001c8c 	.word	0x20001c8c

0801ea78 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801ea78:	b590      	push	{r4, r7, lr}
 801ea7a:	b085      	sub	sp, #20
 801ea7c:	af00      	add	r7, sp, #0
 801ea7e:	4604      	mov	r4, r0
 801ea80:	4608      	mov	r0, r1
 801ea82:	4611      	mov	r1, r2
 801ea84:	461a      	mov	r2, r3
 801ea86:	4623      	mov	r3, r4
 801ea88:	80fb      	strh	r3, [r7, #6]
 801ea8a:	4603      	mov	r3, r0
 801ea8c:	80bb      	strh	r3, [r7, #4]
 801ea8e:	460b      	mov	r3, r1
 801ea90:	807b      	strh	r3, [r7, #2]
 801ea92:	4613      	mov	r3, r2
 801ea94:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801ea96:	88fb      	ldrh	r3, [r7, #6]
 801ea98:	0a1b      	lsrs	r3, r3, #8
 801ea9a:	b29b      	uxth	r3, r3
 801ea9c:	b2db      	uxtb	r3, r3
 801ea9e:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801eaa0:	88fb      	ldrh	r3, [r7, #6]
 801eaa2:	b2db      	uxtb	r3, r3
 801eaa4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801eaa6:	88bb      	ldrh	r3, [r7, #4]
 801eaa8:	0a1b      	lsrs	r3, r3, #8
 801eaaa:	b29b      	uxth	r3, r3
 801eaac:	b2db      	uxtb	r3, r3
 801eaae:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801eab0:	88bb      	ldrh	r3, [r7, #4]
 801eab2:	b2db      	uxtb	r3, r3
 801eab4:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801eab6:	887b      	ldrh	r3, [r7, #2]
 801eab8:	0a1b      	lsrs	r3, r3, #8
 801eaba:	b29b      	uxth	r3, r3
 801eabc:	b2db      	uxtb	r3, r3
 801eabe:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801eac0:	887b      	ldrh	r3, [r7, #2]
 801eac2:	b2db      	uxtb	r3, r3
 801eac4:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801eac6:	883b      	ldrh	r3, [r7, #0]
 801eac8:	0a1b      	lsrs	r3, r3, #8
 801eaca:	b29b      	uxth	r3, r3
 801eacc:	b2db      	uxtb	r3, r3
 801eace:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801ead0:	883b      	ldrh	r3, [r7, #0]
 801ead2:	b2db      	uxtb	r3, r3
 801ead4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801ead6:	f107 0208 	add.w	r2, r7, #8
 801eada:	2308      	movs	r3, #8
 801eadc:	2108      	movs	r1, #8
 801eade:	4803      	ldr	r0, [pc, #12]	; (801eaec <SUBGRF_SetDioIrqParams+0x74>)
 801eae0:	f7ed fc88 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801eae4:	bf00      	nop
 801eae6:	3714      	adds	r7, #20
 801eae8:	46bd      	mov	sp, r7
 801eaea:	bd90      	pop	{r4, r7, pc}
 801eaec:	20001c8c 	.word	0x20001c8c

0801eaf0 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801eaf0:	b580      	push	{r7, lr}
 801eaf2:	b084      	sub	sp, #16
 801eaf4:	af00      	add	r7, sp, #0
 801eaf6:	4603      	mov	r3, r0
 801eaf8:	6039      	str	r1, [r7, #0]
 801eafa:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801eafc:	79fb      	ldrb	r3, [r7, #7]
 801eafe:	f003 0307 	and.w	r3, r3, #7
 801eb02:	b2db      	uxtb	r3, r3
 801eb04:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801eb06:	683b      	ldr	r3, [r7, #0]
 801eb08:	0c1b      	lsrs	r3, r3, #16
 801eb0a:	b2db      	uxtb	r3, r3
 801eb0c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801eb0e:	683b      	ldr	r3, [r7, #0]
 801eb10:	0a1b      	lsrs	r3, r3, #8
 801eb12:	b2db      	uxtb	r3, r3
 801eb14:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801eb16:	683b      	ldr	r3, [r7, #0]
 801eb18:	b2db      	uxtb	r3, r3
 801eb1a:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801eb1c:	f107 020c 	add.w	r2, r7, #12
 801eb20:	2304      	movs	r3, #4
 801eb22:	2197      	movs	r1, #151	; 0x97
 801eb24:	4803      	ldr	r0, [pc, #12]	; (801eb34 <SUBGRF_SetTcxoMode+0x44>)
 801eb26:	f7ed fc65 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801eb2a:	bf00      	nop
 801eb2c:	3710      	adds	r7, #16
 801eb2e:	46bd      	mov	sp, r7
 801eb30:	bd80      	pop	{r7, pc}
 801eb32:	bf00      	nop
 801eb34:	20001c8c 	.word	0x20001c8c

0801eb38 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801eb38:	b5b0      	push	{r4, r5, r7, lr}
 801eb3a:	b084      	sub	sp, #16
 801eb3c:	af00      	add	r7, sp, #0
 801eb3e:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801eb40:	2300      	movs	r3, #0
 801eb42:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 801eb44:	4b1b      	ldr	r3, [pc, #108]	; (801ebb4 <SUBGRF_SetRfFrequency+0x7c>)
 801eb46:	781b      	ldrb	r3, [r3, #0]
 801eb48:	f083 0301 	eor.w	r3, r3, #1
 801eb4c:	b2db      	uxtb	r3, r3
 801eb4e:	2b00      	cmp	r3, #0
 801eb50:	d005      	beq.n	801eb5e <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 801eb52:	6878      	ldr	r0, [r7, #4]
 801eb54:	f7ff ff24 	bl	801e9a0 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801eb58:	4b16      	ldr	r3, [pc, #88]	; (801ebb4 <SUBGRF_SetRfFrequency+0x7c>)
 801eb5a:	2201      	movs	r2, #1
 801eb5c:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 801eb5e:	687b      	ldr	r3, [r7, #4]
 801eb60:	461a      	mov	r2, r3
 801eb62:	f04f 0300 	mov.w	r3, #0
 801eb66:	09d5      	lsrs	r5, r2, #7
 801eb68:	0654      	lsls	r4, r2, #25
 801eb6a:	4a13      	ldr	r2, [pc, #76]	; (801ebb8 <SUBGRF_SetRfFrequency+0x80>)
 801eb6c:	f04f 0300 	mov.w	r3, #0
 801eb70:	4620      	mov	r0, r4
 801eb72:	4629      	mov	r1, r5
 801eb74:	f7e2 f846 	bl	8000c04 <__aeabi_uldivmod>
 801eb78:	4602      	mov	r2, r0
 801eb7a:	460b      	mov	r3, r1
 801eb7c:	4613      	mov	r3, r2
 801eb7e:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801eb80:	68fb      	ldr	r3, [r7, #12]
 801eb82:	0e1b      	lsrs	r3, r3, #24
 801eb84:	b2db      	uxtb	r3, r3
 801eb86:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801eb88:	68fb      	ldr	r3, [r7, #12]
 801eb8a:	0c1b      	lsrs	r3, r3, #16
 801eb8c:	b2db      	uxtb	r3, r3
 801eb8e:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801eb90:	68fb      	ldr	r3, [r7, #12]
 801eb92:	0a1b      	lsrs	r3, r3, #8
 801eb94:	b2db      	uxtb	r3, r3
 801eb96:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801eb98:	68fb      	ldr	r3, [r7, #12]
 801eb9a:	b2db      	uxtb	r3, r3
 801eb9c:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801eb9e:	f107 0208 	add.w	r2, r7, #8
 801eba2:	2304      	movs	r3, #4
 801eba4:	2186      	movs	r1, #134	; 0x86
 801eba6:	4805      	ldr	r0, [pc, #20]	; (801ebbc <SUBGRF_SetRfFrequency+0x84>)
 801eba8:	f7ed fc24 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801ebac:	bf00      	nop
 801ebae:	3710      	adds	r7, #16
 801ebb0:	46bd      	mov	sp, r7
 801ebb2:	bdb0      	pop	{r4, r5, r7, pc}
 801ebb4:	20001744 	.word	0x20001744
 801ebb8:	01e84800 	.word	0x01e84800
 801ebbc:	20001c8c 	.word	0x20001c8c

0801ebc0 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801ebc0:	b580      	push	{r7, lr}
 801ebc2:	b082      	sub	sp, #8
 801ebc4:	af00      	add	r7, sp, #0
 801ebc6:	4603      	mov	r3, r0
 801ebc8:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801ebca:	79fa      	ldrb	r2, [r7, #7]
 801ebcc:	4b09      	ldr	r3, [pc, #36]	; (801ebf4 <SUBGRF_SetPacketType+0x34>)
 801ebce:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801ebd0:	79fb      	ldrb	r3, [r7, #7]
 801ebd2:	2b00      	cmp	r3, #0
 801ebd4:	d104      	bne.n	801ebe0 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801ebd6:	2100      	movs	r1, #0
 801ebd8:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801ebdc:	f000 faa2 	bl	801f124 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801ebe0:	1dfa      	adds	r2, r7, #7
 801ebe2:	2301      	movs	r3, #1
 801ebe4:	218a      	movs	r1, #138	; 0x8a
 801ebe6:	4804      	ldr	r0, [pc, #16]	; (801ebf8 <SUBGRF_SetPacketType+0x38>)
 801ebe8:	f7ed fc04 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801ebec:	bf00      	nop
 801ebee:	3708      	adds	r7, #8
 801ebf0:	46bd      	mov	sp, r7
 801ebf2:	bd80      	pop	{r7, pc}
 801ebf4:	2000173d 	.word	0x2000173d
 801ebf8:	20001c8c 	.word	0x20001c8c

0801ebfc <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801ebfc:	b480      	push	{r7}
 801ebfe:	af00      	add	r7, sp, #0
    return PacketType;
 801ec00:	4b02      	ldr	r3, [pc, #8]	; (801ec0c <SUBGRF_GetPacketType+0x10>)
 801ec02:	781b      	ldrb	r3, [r3, #0]
}
 801ec04:	4618      	mov	r0, r3
 801ec06:	46bd      	mov	sp, r7
 801ec08:	bc80      	pop	{r7}
 801ec0a:	4770      	bx	lr
 801ec0c:	2000173d 	.word	0x2000173d

0801ec10 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 801ec10:	b580      	push	{r7, lr}
 801ec12:	b084      	sub	sp, #16
 801ec14:	af00      	add	r7, sp, #0
 801ec16:	4603      	mov	r3, r0
 801ec18:	71fb      	strb	r3, [r7, #7]
 801ec1a:	460b      	mov	r3, r1
 801ec1c:	71bb      	strb	r3, [r7, #6]
 801ec1e:	4613      	mov	r3, r2
 801ec20:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 801ec22:	79fb      	ldrb	r3, [r7, #7]
 801ec24:	2b01      	cmp	r3, #1
 801ec26:	d124      	bne.n	801ec72 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 801ec28:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801ec2c:	2b0f      	cmp	r3, #15
 801ec2e:	d106      	bne.n	801ec3e <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 801ec30:	2301      	movs	r3, #1
 801ec32:	2201      	movs	r2, #1
 801ec34:	2100      	movs	r1, #0
 801ec36:	2006      	movs	r0, #6
 801ec38:	f7ff fefa 	bl	801ea30 <SUBGRF_SetPaConfig>
 801ec3c:	e005      	b.n	801ec4a <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 801ec3e:	2301      	movs	r3, #1
 801ec40:	2201      	movs	r2, #1
 801ec42:	2100      	movs	r1, #0
 801ec44:	2004      	movs	r0, #4
 801ec46:	f7ff fef3 	bl	801ea30 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 801ec4a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801ec4e:	2b0d      	cmp	r3, #13
 801ec50:	dd02      	ble.n	801ec58 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 801ec52:	230e      	movs	r3, #14
 801ec54:	71bb      	strb	r3, [r7, #6]
 801ec56:	e006      	b.n	801ec66 <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 801ec58:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801ec5c:	f113 0f11 	cmn.w	r3, #17
 801ec60:	da01      	bge.n	801ec66 <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 801ec62:	23ef      	movs	r3, #239	; 0xef
 801ec64:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 801ec66:	2118      	movs	r1, #24
 801ec68:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801ec6c:	f000 fa5a 	bl	801f124 <SUBGRF_WriteRegister>
 801ec70:	e025      	b.n	801ecbe <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 801ec72:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801ec76:	f000 fa69 	bl	801f14c <SUBGRF_ReadRegister>
 801ec7a:	4603      	mov	r3, r0
 801ec7c:	f043 031e 	orr.w	r3, r3, #30
 801ec80:	b2db      	uxtb	r3, r3
 801ec82:	4619      	mov	r1, r3
 801ec84:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801ec88:	f000 fa4c 	bl	801f124 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 801ec8c:	2301      	movs	r3, #1
 801ec8e:	2200      	movs	r2, #0
 801ec90:	2107      	movs	r1, #7
 801ec92:	2004      	movs	r0, #4
 801ec94:	f7ff fecc 	bl	801ea30 <SUBGRF_SetPaConfig>
        if( power > 22 )
 801ec98:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801ec9c:	2b16      	cmp	r3, #22
 801ec9e:	dd02      	ble.n	801eca6 <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 801eca0:	2316      	movs	r3, #22
 801eca2:	71bb      	strb	r3, [r7, #6]
 801eca4:	e006      	b.n	801ecb4 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 801eca6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801ecaa:	f113 0f09 	cmn.w	r3, #9
 801ecae:	da01      	bge.n	801ecb4 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 801ecb0:	23f7      	movs	r3, #247	; 0xf7
 801ecb2:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 801ecb4:	2138      	movs	r1, #56	; 0x38
 801ecb6:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801ecba:	f000 fa33 	bl	801f124 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801ecbe:	79bb      	ldrb	r3, [r7, #6]
 801ecc0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 801ecc2:	797b      	ldrb	r3, [r7, #5]
 801ecc4:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 801ecc6:	f107 020c 	add.w	r2, r7, #12
 801ecca:	2302      	movs	r3, #2
 801eccc:	218e      	movs	r1, #142	; 0x8e
 801ecce:	4803      	ldr	r0, [pc, #12]	; (801ecdc <SUBGRF_SetTxParams+0xcc>)
 801ecd0:	f7ed fb90 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801ecd4:	bf00      	nop
 801ecd6:	3710      	adds	r7, #16
 801ecd8:	46bd      	mov	sp, r7
 801ecda:	bd80      	pop	{r7, pc}
 801ecdc:	20001c8c 	.word	0x20001c8c

0801ece0 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801ece0:	b5b0      	push	{r4, r5, r7, lr}
 801ece2:	b086      	sub	sp, #24
 801ece4:	af00      	add	r7, sp, #0
 801ece6:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801ece8:	2300      	movs	r3, #0
 801ecea:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801ecec:	4a5e      	ldr	r2, [pc, #376]	; (801ee68 <SUBGRF_SetModulationParams+0x188>)
 801ecee:	f107 0308 	add.w	r3, r7, #8
 801ecf2:	e892 0003 	ldmia.w	r2, {r0, r1}
 801ecf6:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801ecfa:	687b      	ldr	r3, [r7, #4]
 801ecfc:	781a      	ldrb	r2, [r3, #0]
 801ecfe:	4b5b      	ldr	r3, [pc, #364]	; (801ee6c <SUBGRF_SetModulationParams+0x18c>)
 801ed00:	781b      	ldrb	r3, [r3, #0]
 801ed02:	429a      	cmp	r2, r3
 801ed04:	d004      	beq.n	801ed10 <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801ed06:	687b      	ldr	r3, [r7, #4]
 801ed08:	781b      	ldrb	r3, [r3, #0]
 801ed0a:	4618      	mov	r0, r3
 801ed0c:	f7ff ff58 	bl	801ebc0 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801ed10:	687b      	ldr	r3, [r7, #4]
 801ed12:	781b      	ldrb	r3, [r3, #0]
 801ed14:	2b03      	cmp	r3, #3
 801ed16:	f200 80a2 	bhi.w	801ee5e <SUBGRF_SetModulationParams+0x17e>
 801ed1a:	a201      	add	r2, pc, #4	; (adr r2, 801ed20 <SUBGRF_SetModulationParams+0x40>)
 801ed1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ed20:	0801ed31 	.word	0x0801ed31
 801ed24:	0801eded 	.word	0x0801eded
 801ed28:	0801edaf 	.word	0x0801edaf
 801ed2c:	0801ee1b 	.word	0x0801ee1b
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801ed30:	2308      	movs	r3, #8
 801ed32:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801ed34:	687b      	ldr	r3, [r7, #4]
 801ed36:	685b      	ldr	r3, [r3, #4]
 801ed38:	4a4d      	ldr	r2, [pc, #308]	; (801ee70 <SUBGRF_SetModulationParams+0x190>)
 801ed3a:	fbb2 f3f3 	udiv	r3, r2, r3
 801ed3e:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801ed40:	697b      	ldr	r3, [r7, #20]
 801ed42:	0c1b      	lsrs	r3, r3, #16
 801ed44:	b2db      	uxtb	r3, r3
 801ed46:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801ed48:	697b      	ldr	r3, [r7, #20]
 801ed4a:	0a1b      	lsrs	r3, r3, #8
 801ed4c:	b2db      	uxtb	r3, r3
 801ed4e:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801ed50:	697b      	ldr	r3, [r7, #20]
 801ed52:	b2db      	uxtb	r3, r3
 801ed54:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801ed56:	687b      	ldr	r3, [r7, #4]
 801ed58:	7b1b      	ldrb	r3, [r3, #12]
 801ed5a:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801ed5c:	687b      	ldr	r3, [r7, #4]
 801ed5e:	7b5b      	ldrb	r3, [r3, #13]
 801ed60:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801ed62:	687b      	ldr	r3, [r7, #4]
 801ed64:	689b      	ldr	r3, [r3, #8]
 801ed66:	461a      	mov	r2, r3
 801ed68:	f04f 0300 	mov.w	r3, #0
 801ed6c:	09d5      	lsrs	r5, r2, #7
 801ed6e:	0654      	lsls	r4, r2, #25
 801ed70:	4a40      	ldr	r2, [pc, #256]	; (801ee74 <SUBGRF_SetModulationParams+0x194>)
 801ed72:	f04f 0300 	mov.w	r3, #0
 801ed76:	4620      	mov	r0, r4
 801ed78:	4629      	mov	r1, r5
 801ed7a:	f7e1 ff43 	bl	8000c04 <__aeabi_uldivmod>
 801ed7e:	4602      	mov	r2, r0
 801ed80:	460b      	mov	r3, r1
 801ed82:	4613      	mov	r3, r2
 801ed84:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801ed86:	697b      	ldr	r3, [r7, #20]
 801ed88:	0c1b      	lsrs	r3, r3, #16
 801ed8a:	b2db      	uxtb	r3, r3
 801ed8c:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801ed8e:	697b      	ldr	r3, [r7, #20]
 801ed90:	0a1b      	lsrs	r3, r3, #8
 801ed92:	b2db      	uxtb	r3, r3
 801ed94:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801ed96:	697b      	ldr	r3, [r7, #20]
 801ed98:	b2db      	uxtb	r3, r3
 801ed9a:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801ed9c:	7cfb      	ldrb	r3, [r7, #19]
 801ed9e:	b29b      	uxth	r3, r3
 801eda0:	f107 0208 	add.w	r2, r7, #8
 801eda4:	218b      	movs	r1, #139	; 0x8b
 801eda6:	4834      	ldr	r0, [pc, #208]	; (801ee78 <SUBGRF_SetModulationParams+0x198>)
 801eda8:	f7ed fb24 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
        break;
 801edac:	e058      	b.n	801ee60 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 801edae:	2304      	movs	r3, #4
 801edb0:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801edb2:	687b      	ldr	r3, [r7, #4]
 801edb4:	691b      	ldr	r3, [r3, #16]
 801edb6:	4a2e      	ldr	r2, [pc, #184]	; (801ee70 <SUBGRF_SetModulationParams+0x190>)
 801edb8:	fbb2 f3f3 	udiv	r3, r2, r3
 801edbc:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801edbe:	697b      	ldr	r3, [r7, #20]
 801edc0:	0c1b      	lsrs	r3, r3, #16
 801edc2:	b2db      	uxtb	r3, r3
 801edc4:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801edc6:	697b      	ldr	r3, [r7, #20]
 801edc8:	0a1b      	lsrs	r3, r3, #8
 801edca:	b2db      	uxtb	r3, r3
 801edcc:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801edce:	697b      	ldr	r3, [r7, #20]
 801edd0:	b2db      	uxtb	r3, r3
 801edd2:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801edd4:	687b      	ldr	r3, [r7, #4]
 801edd6:	7d1b      	ldrb	r3, [r3, #20]
 801edd8:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801edda:	7cfb      	ldrb	r3, [r7, #19]
 801eddc:	b29b      	uxth	r3, r3
 801edde:	f107 0208 	add.w	r2, r7, #8
 801ede2:	218b      	movs	r1, #139	; 0x8b
 801ede4:	4824      	ldr	r0, [pc, #144]	; (801ee78 <SUBGRF_SetModulationParams+0x198>)
 801ede6:	f7ed fb05 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
        break;
 801edea:	e039      	b.n	801ee60 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 801edec:	2304      	movs	r3, #4
 801edee:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801edf0:	687b      	ldr	r3, [r7, #4]
 801edf2:	7e1b      	ldrb	r3, [r3, #24]
 801edf4:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801edf6:	687b      	ldr	r3, [r7, #4]
 801edf8:	7e5b      	ldrb	r3, [r3, #25]
 801edfa:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801edfc:	687b      	ldr	r3, [r7, #4]
 801edfe:	7e9b      	ldrb	r3, [r3, #26]
 801ee00:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801ee02:	687b      	ldr	r3, [r7, #4]
 801ee04:	7edb      	ldrb	r3, [r3, #27]
 801ee06:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801ee08:	7cfb      	ldrb	r3, [r7, #19]
 801ee0a:	b29b      	uxth	r3, r3
 801ee0c:	f107 0208 	add.w	r2, r7, #8
 801ee10:	218b      	movs	r1, #139	; 0x8b
 801ee12:	4819      	ldr	r0, [pc, #100]	; (801ee78 <SUBGRF_SetModulationParams+0x198>)
 801ee14:	f7ed faee 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>

        break;
 801ee18:	e022      	b.n	801ee60 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 801ee1a:	2305      	movs	r3, #5
 801ee1c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801ee1e:	687b      	ldr	r3, [r7, #4]
 801ee20:	685b      	ldr	r3, [r3, #4]
 801ee22:	4a13      	ldr	r2, [pc, #76]	; (801ee70 <SUBGRF_SetModulationParams+0x190>)
 801ee24:	fbb2 f3f3 	udiv	r3, r2, r3
 801ee28:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801ee2a:	697b      	ldr	r3, [r7, #20]
 801ee2c:	0c1b      	lsrs	r3, r3, #16
 801ee2e:	b2db      	uxtb	r3, r3
 801ee30:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801ee32:	697b      	ldr	r3, [r7, #20]
 801ee34:	0a1b      	lsrs	r3, r3, #8
 801ee36:	b2db      	uxtb	r3, r3
 801ee38:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801ee3a:	697b      	ldr	r3, [r7, #20]
 801ee3c:	b2db      	uxtb	r3, r3
 801ee3e:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801ee40:	687b      	ldr	r3, [r7, #4]
 801ee42:	7b1b      	ldrb	r3, [r3, #12]
 801ee44:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801ee46:	687b      	ldr	r3, [r7, #4]
 801ee48:	7b5b      	ldrb	r3, [r3, #13]
 801ee4a:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801ee4c:	7cfb      	ldrb	r3, [r7, #19]
 801ee4e:	b29b      	uxth	r3, r3
 801ee50:	f107 0208 	add.w	r2, r7, #8
 801ee54:	218b      	movs	r1, #139	; 0x8b
 801ee56:	4808      	ldr	r0, [pc, #32]	; (801ee78 <SUBGRF_SetModulationParams+0x198>)
 801ee58:	f7ed facc 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
        break;
 801ee5c:	e000      	b.n	801ee60 <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 801ee5e:	bf00      	nop
    }
}
 801ee60:	bf00      	nop
 801ee62:	3718      	adds	r7, #24
 801ee64:	46bd      	mov	sp, r7
 801ee66:	bdb0      	pop	{r4, r5, r7, pc}
 801ee68:	08022510 	.word	0x08022510
 801ee6c:	2000173d 	.word	0x2000173d
 801ee70:	3d090000 	.word	0x3d090000
 801ee74:	01e84800 	.word	0x01e84800
 801ee78:	20001c8c 	.word	0x20001c8c

0801ee7c <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801ee7c:	b580      	push	{r7, lr}
 801ee7e:	b086      	sub	sp, #24
 801ee80:	af00      	add	r7, sp, #0
 801ee82:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801ee84:	2300      	movs	r3, #0
 801ee86:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801ee88:	4a48      	ldr	r2, [pc, #288]	; (801efac <SUBGRF_SetPacketParams+0x130>)
 801ee8a:	f107 030c 	add.w	r3, r7, #12
 801ee8e:	ca07      	ldmia	r2, {r0, r1, r2}
 801ee90:	c303      	stmia	r3!, {r0, r1}
 801ee92:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801ee94:	687b      	ldr	r3, [r7, #4]
 801ee96:	781a      	ldrb	r2, [r3, #0]
 801ee98:	4b45      	ldr	r3, [pc, #276]	; (801efb0 <SUBGRF_SetPacketParams+0x134>)
 801ee9a:	781b      	ldrb	r3, [r3, #0]
 801ee9c:	429a      	cmp	r2, r3
 801ee9e:	d004      	beq.n	801eeaa <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801eea0:	687b      	ldr	r3, [r7, #4]
 801eea2:	781b      	ldrb	r3, [r3, #0]
 801eea4:	4618      	mov	r0, r3
 801eea6:	f7ff fe8b 	bl	801ebc0 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801eeaa:	687b      	ldr	r3, [r7, #4]
 801eeac:	781b      	ldrb	r3, [r3, #0]
 801eeae:	2b03      	cmp	r3, #3
 801eeb0:	d878      	bhi.n	801efa4 <SUBGRF_SetPacketParams+0x128>
 801eeb2:	a201      	add	r2, pc, #4	; (adr r2, 801eeb8 <SUBGRF_SetPacketParams+0x3c>)
 801eeb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801eeb8:	0801eec9 	.word	0x0801eec9
 801eebc:	0801ef59 	.word	0x0801ef59
 801eec0:	0801ef4d 	.word	0x0801ef4d
 801eec4:	0801eec9 	.word	0x0801eec9
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801eec8:	687b      	ldr	r3, [r7, #4]
 801eeca:	7a5b      	ldrb	r3, [r3, #9]
 801eecc:	2bf1      	cmp	r3, #241	; 0xf1
 801eece:	d10a      	bne.n	801eee6 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801eed0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801eed4:	f7ff faf0 	bl	801e4b8 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801eed8:	f248 0005 	movw	r0, #32773	; 0x8005
 801eedc:	f7ff fb0c 	bl	801e4f8 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801eee0:	2302      	movs	r3, #2
 801eee2:	75bb      	strb	r3, [r7, #22]
 801eee4:	e011      	b.n	801ef0a <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801eee6:	687b      	ldr	r3, [r7, #4]
 801eee8:	7a5b      	ldrb	r3, [r3, #9]
 801eeea:	2bf2      	cmp	r3, #242	; 0xf2
 801eeec:	d10a      	bne.n	801ef04 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801eeee:	f641 500f 	movw	r0, #7439	; 0x1d0f
 801eef2:	f7ff fae1 	bl	801e4b8 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801eef6:	f241 0021 	movw	r0, #4129	; 0x1021
 801eefa:	f7ff fafd 	bl	801e4f8 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801eefe:	2306      	movs	r3, #6
 801ef00:	75bb      	strb	r3, [r7, #22]
 801ef02:	e002      	b.n	801ef0a <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801ef04:	687b      	ldr	r3, [r7, #4]
 801ef06:	7a5b      	ldrb	r3, [r3, #9]
 801ef08:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801ef0a:	2309      	movs	r3, #9
 801ef0c:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801ef0e:	687b      	ldr	r3, [r7, #4]
 801ef10:	885b      	ldrh	r3, [r3, #2]
 801ef12:	0a1b      	lsrs	r3, r3, #8
 801ef14:	b29b      	uxth	r3, r3
 801ef16:	b2db      	uxtb	r3, r3
 801ef18:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801ef1a:	687b      	ldr	r3, [r7, #4]
 801ef1c:	885b      	ldrh	r3, [r3, #2]
 801ef1e:	b2db      	uxtb	r3, r3
 801ef20:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801ef22:	687b      	ldr	r3, [r7, #4]
 801ef24:	791b      	ldrb	r3, [r3, #4]
 801ef26:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801ef28:	687b      	ldr	r3, [r7, #4]
 801ef2a:	795b      	ldrb	r3, [r3, #5]
 801ef2c:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801ef2e:	687b      	ldr	r3, [r7, #4]
 801ef30:	799b      	ldrb	r3, [r3, #6]
 801ef32:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801ef34:	687b      	ldr	r3, [r7, #4]
 801ef36:	79db      	ldrb	r3, [r3, #7]
 801ef38:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801ef3a:	687b      	ldr	r3, [r7, #4]
 801ef3c:	7a1b      	ldrb	r3, [r3, #8]
 801ef3e:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801ef40:	7dbb      	ldrb	r3, [r7, #22]
 801ef42:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801ef44:	687b      	ldr	r3, [r7, #4]
 801ef46:	7a9b      	ldrb	r3, [r3, #10]
 801ef48:	753b      	strb	r3, [r7, #20]
        break;
 801ef4a:	e022      	b.n	801ef92 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801ef4c:	2301      	movs	r3, #1
 801ef4e:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801ef50:	687b      	ldr	r3, [r7, #4]
 801ef52:	7b1b      	ldrb	r3, [r3, #12]
 801ef54:	733b      	strb	r3, [r7, #12]
        break;
 801ef56:	e01c      	b.n	801ef92 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801ef58:	2306      	movs	r3, #6
 801ef5a:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801ef5c:	687b      	ldr	r3, [r7, #4]
 801ef5e:	89db      	ldrh	r3, [r3, #14]
 801ef60:	0a1b      	lsrs	r3, r3, #8
 801ef62:	b29b      	uxth	r3, r3
 801ef64:	b2db      	uxtb	r3, r3
 801ef66:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801ef68:	687b      	ldr	r3, [r7, #4]
 801ef6a:	89db      	ldrh	r3, [r3, #14]
 801ef6c:	b2db      	uxtb	r3, r3
 801ef6e:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801ef70:	687b      	ldr	r3, [r7, #4]
 801ef72:	7c1a      	ldrb	r2, [r3, #16]
 801ef74:	4b0f      	ldr	r3, [pc, #60]	; (801efb4 <SUBGRF_SetPacketParams+0x138>)
 801ef76:	4611      	mov	r1, r2
 801ef78:	7019      	strb	r1, [r3, #0]
 801ef7a:	4613      	mov	r3, r2
 801ef7c:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801ef7e:	687b      	ldr	r3, [r7, #4]
 801ef80:	7c5b      	ldrb	r3, [r3, #17]
 801ef82:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801ef84:	687b      	ldr	r3, [r7, #4]
 801ef86:	7c9b      	ldrb	r3, [r3, #18]
 801ef88:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801ef8a:	687b      	ldr	r3, [r7, #4]
 801ef8c:	7cdb      	ldrb	r3, [r3, #19]
 801ef8e:	747b      	strb	r3, [r7, #17]
        break;
 801ef90:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801ef92:	7dfb      	ldrb	r3, [r7, #23]
 801ef94:	b29b      	uxth	r3, r3
 801ef96:	f107 020c 	add.w	r2, r7, #12
 801ef9a:	218c      	movs	r1, #140	; 0x8c
 801ef9c:	4806      	ldr	r0, [pc, #24]	; (801efb8 <SUBGRF_SetPacketParams+0x13c>)
 801ef9e:	f7ed fa29 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
 801efa2:	e000      	b.n	801efa6 <SUBGRF_SetPacketParams+0x12a>
        return;
 801efa4:	bf00      	nop
}
 801efa6:	3718      	adds	r7, #24
 801efa8:	46bd      	mov	sp, r7
 801efaa:	bd80      	pop	{r7, pc}
 801efac:	08022518 	.word	0x08022518
 801efb0:	2000173d 	.word	0x2000173d
 801efb4:	2000173e 	.word	0x2000173e
 801efb8:	20001c8c 	.word	0x20001c8c

0801efbc <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801efbc:	b580      	push	{r7, lr}
 801efbe:	b084      	sub	sp, #16
 801efc0:	af00      	add	r7, sp, #0
 801efc2:	4603      	mov	r3, r0
 801efc4:	460a      	mov	r2, r1
 801efc6:	71fb      	strb	r3, [r7, #7]
 801efc8:	4613      	mov	r3, r2
 801efca:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801efcc:	79fb      	ldrb	r3, [r7, #7]
 801efce:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801efd0:	79bb      	ldrb	r3, [r7, #6]
 801efd2:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801efd4:	f107 020c 	add.w	r2, r7, #12
 801efd8:	2302      	movs	r3, #2
 801efda:	218f      	movs	r1, #143	; 0x8f
 801efdc:	4803      	ldr	r0, [pc, #12]	; (801efec <SUBGRF_SetBufferBaseAddress+0x30>)
 801efde:	f7ed fa09 	bl	800c3f4 <HAL_SUBGHZ_ExecSetCmd>
}
 801efe2:	bf00      	nop
 801efe4:	3710      	adds	r7, #16
 801efe6:	46bd      	mov	sp, r7
 801efe8:	bd80      	pop	{r7, pc}
 801efea:	bf00      	nop
 801efec:	20001c8c 	.word	0x20001c8c

0801eff0 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801eff0:	b580      	push	{r7, lr}
 801eff2:	b082      	sub	sp, #8
 801eff4:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801eff6:	2300      	movs	r3, #0
 801eff8:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801effa:	1d3a      	adds	r2, r7, #4
 801effc:	2301      	movs	r3, #1
 801effe:	2115      	movs	r1, #21
 801f000:	4806      	ldr	r0, [pc, #24]	; (801f01c <SUBGRF_GetRssiInst+0x2c>)
 801f002:	f7ed fa56 	bl	800c4b2 <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 801f006:	793b      	ldrb	r3, [r7, #4]
 801f008:	425b      	negs	r3, r3
 801f00a:	105b      	asrs	r3, r3, #1
 801f00c:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801f00e:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801f012:	4618      	mov	r0, r3
 801f014:	3708      	adds	r7, #8
 801f016:	46bd      	mov	sp, r7
 801f018:	bd80      	pop	{r7, pc}
 801f01a:	bf00      	nop
 801f01c:	20001c8c 	.word	0x20001c8c

0801f020 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801f020:	b580      	push	{r7, lr}
 801f022:	b084      	sub	sp, #16
 801f024:	af00      	add	r7, sp, #0
 801f026:	6078      	str	r0, [r7, #4]
 801f028:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801f02a:	f107 020c 	add.w	r2, r7, #12
 801f02e:	2302      	movs	r3, #2
 801f030:	2113      	movs	r1, #19
 801f032:	4810      	ldr	r0, [pc, #64]	; (801f074 <SUBGRF_GetRxBufferStatus+0x54>)
 801f034:	f7ed fa3d 	bl	800c4b2 <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801f038:	f7ff fde0 	bl	801ebfc <SUBGRF_GetPacketType>
 801f03c:	4603      	mov	r3, r0
 801f03e:	2b01      	cmp	r3, #1
 801f040:	d10d      	bne.n	801f05e <SUBGRF_GetRxBufferStatus+0x3e>
 801f042:	4b0d      	ldr	r3, [pc, #52]	; (801f078 <SUBGRF_GetRxBufferStatus+0x58>)
 801f044:	781b      	ldrb	r3, [r3, #0]
 801f046:	b2db      	uxtb	r3, r3
 801f048:	2b01      	cmp	r3, #1
 801f04a:	d108      	bne.n	801f05e <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801f04c:	f240 7002 	movw	r0, #1794	; 0x702
 801f050:	f000 f87c 	bl	801f14c <SUBGRF_ReadRegister>
 801f054:	4603      	mov	r3, r0
 801f056:	461a      	mov	r2, r3
 801f058:	687b      	ldr	r3, [r7, #4]
 801f05a:	701a      	strb	r2, [r3, #0]
 801f05c:	e002      	b.n	801f064 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801f05e:	7b3a      	ldrb	r2, [r7, #12]
 801f060:	687b      	ldr	r3, [r7, #4]
 801f062:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801f064:	7b7a      	ldrb	r2, [r7, #13]
 801f066:	683b      	ldr	r3, [r7, #0]
 801f068:	701a      	strb	r2, [r3, #0]
}
 801f06a:	bf00      	nop
 801f06c:	3710      	adds	r7, #16
 801f06e:	46bd      	mov	sp, r7
 801f070:	bd80      	pop	{r7, pc}
 801f072:	bf00      	nop
 801f074:	20001c8c 	.word	0x20001c8c
 801f078:	2000173e 	.word	0x2000173e

0801f07c <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801f07c:	b580      	push	{r7, lr}
 801f07e:	b084      	sub	sp, #16
 801f080:	af00      	add	r7, sp, #0
 801f082:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801f084:	f107 020c 	add.w	r2, r7, #12
 801f088:	2303      	movs	r3, #3
 801f08a:	2114      	movs	r1, #20
 801f08c:	4823      	ldr	r0, [pc, #140]	; (801f11c <SUBGRF_GetPacketStatus+0xa0>)
 801f08e:	f7ed fa10 	bl	800c4b2 <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801f092:	f7ff fdb3 	bl	801ebfc <SUBGRF_GetPacketType>
 801f096:	4603      	mov	r3, r0
 801f098:	461a      	mov	r2, r3
 801f09a:	687b      	ldr	r3, [r7, #4]
 801f09c:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801f09e:	687b      	ldr	r3, [r7, #4]
 801f0a0:	781b      	ldrb	r3, [r3, #0]
 801f0a2:	2b00      	cmp	r3, #0
 801f0a4:	d002      	beq.n	801f0ac <SUBGRF_GetPacketStatus+0x30>
 801f0a6:	2b01      	cmp	r3, #1
 801f0a8:	d013      	beq.n	801f0d2 <SUBGRF_GetPacketStatus+0x56>
 801f0aa:	e02a      	b.n	801f102 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801f0ac:	7b3a      	ldrb	r2, [r7, #12]
 801f0ae:	687b      	ldr	r3, [r7, #4]
 801f0b0:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801f0b2:	7b7b      	ldrb	r3, [r7, #13]
 801f0b4:	425b      	negs	r3, r3
 801f0b6:	105b      	asrs	r3, r3, #1
 801f0b8:	b25a      	sxtb	r2, r3
 801f0ba:	687b      	ldr	r3, [r7, #4]
 801f0bc:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801f0be:	7bbb      	ldrb	r3, [r7, #14]
 801f0c0:	425b      	negs	r3, r3
 801f0c2:	105b      	asrs	r3, r3, #1
 801f0c4:	b25a      	sxtb	r2, r3
 801f0c6:	687b      	ldr	r3, [r7, #4]
 801f0c8:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801f0ca:	687b      	ldr	r3, [r7, #4]
 801f0cc:	2200      	movs	r2, #0
 801f0ce:	609a      	str	r2, [r3, #8]
            break;
 801f0d0:	e020      	b.n	801f114 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801f0d2:	7b3b      	ldrb	r3, [r7, #12]
 801f0d4:	425b      	negs	r3, r3
 801f0d6:	105b      	asrs	r3, r3, #1
 801f0d8:	b25a      	sxtb	r2, r3
 801f0da:	687b      	ldr	r3, [r7, #4]
 801f0dc:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801f0de:	7b7b      	ldrb	r3, [r7, #13]
 801f0e0:	b25b      	sxtb	r3, r3
 801f0e2:	3302      	adds	r3, #2
 801f0e4:	109b      	asrs	r3, r3, #2
 801f0e6:	b25a      	sxtb	r2, r3
 801f0e8:	687b      	ldr	r3, [r7, #4]
 801f0ea:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801f0ec:	7bbb      	ldrb	r3, [r7, #14]
 801f0ee:	425b      	negs	r3, r3
 801f0f0:	105b      	asrs	r3, r3, #1
 801f0f2:	b25a      	sxtb	r2, r3
 801f0f4:	687b      	ldr	r3, [r7, #4]
 801f0f6:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801f0f8:	4b09      	ldr	r3, [pc, #36]	; (801f120 <SUBGRF_GetPacketStatus+0xa4>)
 801f0fa:	681a      	ldr	r2, [r3, #0]
 801f0fc:	687b      	ldr	r3, [r7, #4]
 801f0fe:	611a      	str	r2, [r3, #16]
            break;
 801f100:	e008      	b.n	801f114 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801f102:	2214      	movs	r2, #20
 801f104:	2100      	movs	r1, #0
 801f106:	6878      	ldr	r0, [r7, #4]
 801f108:	f000 fa63 	bl	801f5d2 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801f10c:	687b      	ldr	r3, [r7, #4]
 801f10e:	220f      	movs	r2, #15
 801f110:	701a      	strb	r2, [r3, #0]
            break;
 801f112:	bf00      	nop
    }
}
 801f114:	bf00      	nop
 801f116:	3710      	adds	r7, #16
 801f118:	46bd      	mov	sp, r7
 801f11a:	bd80      	pop	{r7, pc}
 801f11c:	20001c8c 	.word	0x20001c8c
 801f120:	20001740 	.word	0x20001740

0801f124 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801f124:	b580      	push	{r7, lr}
 801f126:	b082      	sub	sp, #8
 801f128:	af00      	add	r7, sp, #0
 801f12a:	4603      	mov	r3, r0
 801f12c:	460a      	mov	r2, r1
 801f12e:	80fb      	strh	r3, [r7, #6]
 801f130:	4613      	mov	r3, r2
 801f132:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801f134:	1d7a      	adds	r2, r7, #5
 801f136:	88f9      	ldrh	r1, [r7, #6]
 801f138:	2301      	movs	r3, #1
 801f13a:	4803      	ldr	r0, [pc, #12]	; (801f148 <SUBGRF_WriteRegister+0x24>)
 801f13c:	f7ed f89a 	bl	800c274 <HAL_SUBGHZ_WriteRegisters>
}
 801f140:	bf00      	nop
 801f142:	3708      	adds	r7, #8
 801f144:	46bd      	mov	sp, r7
 801f146:	bd80      	pop	{r7, pc}
 801f148:	20001c8c 	.word	0x20001c8c

0801f14c <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801f14c:	b580      	push	{r7, lr}
 801f14e:	b084      	sub	sp, #16
 801f150:	af00      	add	r7, sp, #0
 801f152:	4603      	mov	r3, r0
 801f154:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801f156:	f107 020f 	add.w	r2, r7, #15
 801f15a:	88f9      	ldrh	r1, [r7, #6]
 801f15c:	2301      	movs	r3, #1
 801f15e:	4804      	ldr	r0, [pc, #16]	; (801f170 <SUBGRF_ReadRegister+0x24>)
 801f160:	f7ed f8e7 	bl	800c332 <HAL_SUBGHZ_ReadRegisters>
    return data;
 801f164:	7bfb      	ldrb	r3, [r7, #15]
}
 801f166:	4618      	mov	r0, r3
 801f168:	3710      	adds	r7, #16
 801f16a:	46bd      	mov	sp, r7
 801f16c:	bd80      	pop	{r7, pc}
 801f16e:	bf00      	nop
 801f170:	20001c8c 	.word	0x20001c8c

0801f174 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801f174:	b580      	push	{r7, lr}
 801f176:	b082      	sub	sp, #8
 801f178:	af00      	add	r7, sp, #0
 801f17a:	4603      	mov	r3, r0
 801f17c:	6039      	str	r1, [r7, #0]
 801f17e:	80fb      	strh	r3, [r7, #6]
 801f180:	4613      	mov	r3, r2
 801f182:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801f184:	88bb      	ldrh	r3, [r7, #4]
 801f186:	88f9      	ldrh	r1, [r7, #6]
 801f188:	683a      	ldr	r2, [r7, #0]
 801f18a:	4803      	ldr	r0, [pc, #12]	; (801f198 <SUBGRF_WriteRegisters+0x24>)
 801f18c:	f7ed f872 	bl	800c274 <HAL_SUBGHZ_WriteRegisters>
}
 801f190:	bf00      	nop
 801f192:	3708      	adds	r7, #8
 801f194:	46bd      	mov	sp, r7
 801f196:	bd80      	pop	{r7, pc}
 801f198:	20001c8c 	.word	0x20001c8c

0801f19c <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801f19c:	b580      	push	{r7, lr}
 801f19e:	b082      	sub	sp, #8
 801f1a0:	af00      	add	r7, sp, #0
 801f1a2:	4603      	mov	r3, r0
 801f1a4:	6039      	str	r1, [r7, #0]
 801f1a6:	80fb      	strh	r3, [r7, #6]
 801f1a8:	4613      	mov	r3, r2
 801f1aa:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801f1ac:	88bb      	ldrh	r3, [r7, #4]
 801f1ae:	88f9      	ldrh	r1, [r7, #6]
 801f1b0:	683a      	ldr	r2, [r7, #0]
 801f1b2:	4803      	ldr	r0, [pc, #12]	; (801f1c0 <SUBGRF_ReadRegisters+0x24>)
 801f1b4:	f7ed f8bd 	bl	800c332 <HAL_SUBGHZ_ReadRegisters>
}
 801f1b8:	bf00      	nop
 801f1ba:	3708      	adds	r7, #8
 801f1bc:	46bd      	mov	sp, r7
 801f1be:	bd80      	pop	{r7, pc}
 801f1c0:	20001c8c 	.word	0x20001c8c

0801f1c4 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801f1c4:	b580      	push	{r7, lr}
 801f1c6:	b082      	sub	sp, #8
 801f1c8:	af00      	add	r7, sp, #0
 801f1ca:	4603      	mov	r3, r0
 801f1cc:	6039      	str	r1, [r7, #0]
 801f1ce:	71fb      	strb	r3, [r7, #7]
 801f1d0:	4613      	mov	r3, r2
 801f1d2:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801f1d4:	79bb      	ldrb	r3, [r7, #6]
 801f1d6:	b29b      	uxth	r3, r3
 801f1d8:	79f9      	ldrb	r1, [r7, #7]
 801f1da:	683a      	ldr	r2, [r7, #0]
 801f1dc:	4803      	ldr	r0, [pc, #12]	; (801f1ec <SUBGRF_WriteBuffer+0x28>)
 801f1de:	f7ed f9bc 	bl	800c55a <HAL_SUBGHZ_WriteBuffer>
}
 801f1e2:	bf00      	nop
 801f1e4:	3708      	adds	r7, #8
 801f1e6:	46bd      	mov	sp, r7
 801f1e8:	bd80      	pop	{r7, pc}
 801f1ea:	bf00      	nop
 801f1ec:	20001c8c 	.word	0x20001c8c

0801f1f0 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801f1f0:	b580      	push	{r7, lr}
 801f1f2:	b082      	sub	sp, #8
 801f1f4:	af00      	add	r7, sp, #0
 801f1f6:	4603      	mov	r3, r0
 801f1f8:	6039      	str	r1, [r7, #0]
 801f1fa:	71fb      	strb	r3, [r7, #7]
 801f1fc:	4613      	mov	r3, r2
 801f1fe:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801f200:	79bb      	ldrb	r3, [r7, #6]
 801f202:	b29b      	uxth	r3, r3
 801f204:	79f9      	ldrb	r1, [r7, #7]
 801f206:	683a      	ldr	r2, [r7, #0]
 801f208:	4803      	ldr	r0, [pc, #12]	; (801f218 <SUBGRF_ReadBuffer+0x28>)
 801f20a:	f7ed f9f9 	bl	800c600 <HAL_SUBGHZ_ReadBuffer>
}
 801f20e:	bf00      	nop
 801f210:	3708      	adds	r7, #8
 801f212:	46bd      	mov	sp, r7
 801f214:	bd80      	pop	{r7, pc}
 801f216:	bf00      	nop
 801f218:	20001c8c 	.word	0x20001c8c

0801f21c <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801f21c:	b580      	push	{r7, lr}
 801f21e:	b084      	sub	sp, #16
 801f220:	af00      	add	r7, sp, #0
 801f222:	4603      	mov	r3, r0
 801f224:	460a      	mov	r2, r1
 801f226:	71fb      	strb	r3, [r7, #7]
 801f228:	4613      	mov	r3, r2
 801f22a:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801f22c:	2301      	movs	r3, #1
 801f22e:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801f230:	79bb      	ldrb	r3, [r7, #6]
 801f232:	2b01      	cmp	r3, #1
 801f234:	d10d      	bne.n	801f252 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801f236:	79fb      	ldrb	r3, [r7, #7]
 801f238:	2b01      	cmp	r3, #1
 801f23a:	d104      	bne.n	801f246 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801f23c:	2302      	movs	r3, #2
 801f23e:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801f240:	2004      	movs	r0, #4
 801f242:	f000 f8df 	bl	801f404 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801f246:	79fb      	ldrb	r3, [r7, #7]
 801f248:	2b02      	cmp	r3, #2
 801f24a:	d107      	bne.n	801f25c <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801f24c:	2303      	movs	r3, #3
 801f24e:	73fb      	strb	r3, [r7, #15]
 801f250:	e004      	b.n	801f25c <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801f252:	79bb      	ldrb	r3, [r7, #6]
 801f254:	2b00      	cmp	r3, #0
 801f256:	d101      	bne.n	801f25c <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801f258:	2301      	movs	r3, #1
 801f25a:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801f25c:	7bfb      	ldrb	r3, [r7, #15]
 801f25e:	4618      	mov	r0, r3
 801f260:	f7f0 f81a 	bl	800f298 <RBI_ConfigRFSwitch>
}
 801f264:	bf00      	nop
 801f266:	3710      	adds	r7, #16
 801f268:	46bd      	mov	sp, r7
 801f26a:	bd80      	pop	{r7, pc}

0801f26c <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 801f26c:	b580      	push	{r7, lr}
 801f26e:	b084      	sub	sp, #16
 801f270:	af00      	add	r7, sp, #0
 801f272:	4603      	mov	r3, r0
 801f274:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801f276:	2301      	movs	r3, #1
 801f278:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801f27a:	f7f0 f869 	bl	800f350 <RBI_GetTxConfig>
 801f27e:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801f280:	68bb      	ldr	r3, [r7, #8]
 801f282:	2b02      	cmp	r3, #2
 801f284:	d016      	beq.n	801f2b4 <SUBGRF_SetRfTxPower+0x48>
 801f286:	68bb      	ldr	r3, [r7, #8]
 801f288:	2b02      	cmp	r3, #2
 801f28a:	dc16      	bgt.n	801f2ba <SUBGRF_SetRfTxPower+0x4e>
 801f28c:	68bb      	ldr	r3, [r7, #8]
 801f28e:	2b00      	cmp	r3, #0
 801f290:	d003      	beq.n	801f29a <SUBGRF_SetRfTxPower+0x2e>
 801f292:	68bb      	ldr	r3, [r7, #8]
 801f294:	2b01      	cmp	r3, #1
 801f296:	d00a      	beq.n	801f2ae <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801f298:	e00f      	b.n	801f2ba <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801f29a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801f29e:	2b0f      	cmp	r3, #15
 801f2a0:	dd02      	ble.n	801f2a8 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801f2a2:	2302      	movs	r3, #2
 801f2a4:	73fb      	strb	r3, [r7, #15]
            break;
 801f2a6:	e009      	b.n	801f2bc <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801f2a8:	2301      	movs	r3, #1
 801f2aa:	73fb      	strb	r3, [r7, #15]
            break;
 801f2ac:	e006      	b.n	801f2bc <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801f2ae:	2301      	movs	r3, #1
 801f2b0:	73fb      	strb	r3, [r7, #15]
            break;
 801f2b2:	e003      	b.n	801f2bc <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801f2b4:	2302      	movs	r3, #2
 801f2b6:	73fb      	strb	r3, [r7, #15]
            break;
 801f2b8:	e000      	b.n	801f2bc <SUBGRF_SetRfTxPower+0x50>
            break;
 801f2ba:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801f2bc:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801f2c0:	7bfb      	ldrb	r3, [r7, #15]
 801f2c2:	2202      	movs	r2, #2
 801f2c4:	4618      	mov	r0, r3
 801f2c6:	f7ff fca3 	bl	801ec10 <SUBGRF_SetTxParams>

    return paSelect;
 801f2ca:	7bfb      	ldrb	r3, [r7, #15]
}
 801f2cc:	4618      	mov	r0, r3
 801f2ce:	3710      	adds	r7, #16
 801f2d0:	46bd      	mov	sp, r7
 801f2d2:	bd80      	pop	{r7, pc}

0801f2d4 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801f2d4:	b580      	push	{r7, lr}
 801f2d6:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 801f2d8:	f7f0 f841 	bl	800f35e <RBI_GetWakeUpTime>
 801f2dc:	4603      	mov	r3, r0
}
 801f2de:	4618      	mov	r0, r3
 801f2e0:	bd80      	pop	{r7, pc}
	...

0801f2e4 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801f2e4:	b580      	push	{r7, lr}
 801f2e6:	b082      	sub	sp, #8
 801f2e8:	af00      	add	r7, sp, #0
 801f2ea:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801f2ec:	4b03      	ldr	r3, [pc, #12]	; (801f2fc <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801f2ee:	681b      	ldr	r3, [r3, #0]
 801f2f0:	2001      	movs	r0, #1
 801f2f2:	4798      	blx	r3
}
 801f2f4:	bf00      	nop
 801f2f6:	3708      	adds	r7, #8
 801f2f8:	46bd      	mov	sp, r7
 801f2fa:	bd80      	pop	{r7, pc}
 801f2fc:	20001748 	.word	0x20001748

0801f300 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801f300:	b580      	push	{r7, lr}
 801f302:	b082      	sub	sp, #8
 801f304:	af00      	add	r7, sp, #0
 801f306:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801f308:	4b03      	ldr	r3, [pc, #12]	; (801f318 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801f30a:	681b      	ldr	r3, [r3, #0]
 801f30c:	2002      	movs	r0, #2
 801f30e:	4798      	blx	r3
}
 801f310:	bf00      	nop
 801f312:	3708      	adds	r7, #8
 801f314:	46bd      	mov	sp, r7
 801f316:	bd80      	pop	{r7, pc}
 801f318:	20001748 	.word	0x20001748

0801f31c <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801f31c:	b580      	push	{r7, lr}
 801f31e:	b082      	sub	sp, #8
 801f320:	af00      	add	r7, sp, #0
 801f322:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801f324:	4b03      	ldr	r3, [pc, #12]	; (801f334 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801f326:	681b      	ldr	r3, [r3, #0]
 801f328:	2040      	movs	r0, #64	; 0x40
 801f32a:	4798      	blx	r3
}
 801f32c:	bf00      	nop
 801f32e:	3708      	adds	r7, #8
 801f330:	46bd      	mov	sp, r7
 801f332:	bd80      	pop	{r7, pc}
 801f334:	20001748 	.word	0x20001748

0801f338 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801f338:	b580      	push	{r7, lr}
 801f33a:	b082      	sub	sp, #8
 801f33c:	af00      	add	r7, sp, #0
 801f33e:	6078      	str	r0, [r7, #4]
 801f340:	460b      	mov	r3, r1
 801f342:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801f344:	78fb      	ldrb	r3, [r7, #3]
 801f346:	2b00      	cmp	r3, #0
 801f348:	d002      	beq.n	801f350 <HAL_SUBGHZ_CADStatusCallback+0x18>
 801f34a:	2b01      	cmp	r3, #1
 801f34c:	d005      	beq.n	801f35a <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801f34e:	e00a      	b.n	801f366 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801f350:	4b07      	ldr	r3, [pc, #28]	; (801f370 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801f352:	681b      	ldr	r3, [r3, #0]
 801f354:	2080      	movs	r0, #128	; 0x80
 801f356:	4798      	blx	r3
            break;
 801f358:	e005      	b.n	801f366 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801f35a:	4b05      	ldr	r3, [pc, #20]	; (801f370 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801f35c:	681b      	ldr	r3, [r3, #0]
 801f35e:	f44f 7080 	mov.w	r0, #256	; 0x100
 801f362:	4798      	blx	r3
            break;
 801f364:	bf00      	nop
    }
}
 801f366:	bf00      	nop
 801f368:	3708      	adds	r7, #8
 801f36a:	46bd      	mov	sp, r7
 801f36c:	bd80      	pop	{r7, pc}
 801f36e:	bf00      	nop
 801f370:	20001748 	.word	0x20001748

0801f374 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801f374:	b580      	push	{r7, lr}
 801f376:	b082      	sub	sp, #8
 801f378:	af00      	add	r7, sp, #0
 801f37a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801f37c:	4b04      	ldr	r3, [pc, #16]	; (801f390 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801f37e:	681b      	ldr	r3, [r3, #0]
 801f380:	f44f 7000 	mov.w	r0, #512	; 0x200
 801f384:	4798      	blx	r3
}
 801f386:	bf00      	nop
 801f388:	3708      	adds	r7, #8
 801f38a:	46bd      	mov	sp, r7
 801f38c:	bd80      	pop	{r7, pc}
 801f38e:	bf00      	nop
 801f390:	20001748 	.word	0x20001748

0801f394 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801f394:	b580      	push	{r7, lr}
 801f396:	b082      	sub	sp, #8
 801f398:	af00      	add	r7, sp, #0
 801f39a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801f39c:	4b03      	ldr	r3, [pc, #12]	; (801f3ac <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801f39e:	681b      	ldr	r3, [r3, #0]
 801f3a0:	2020      	movs	r0, #32
 801f3a2:	4798      	blx	r3
}
 801f3a4:	bf00      	nop
 801f3a6:	3708      	adds	r7, #8
 801f3a8:	46bd      	mov	sp, r7
 801f3aa:	bd80      	pop	{r7, pc}
 801f3ac:	20001748 	.word	0x20001748

0801f3b0 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801f3b0:	b580      	push	{r7, lr}
 801f3b2:	b082      	sub	sp, #8
 801f3b4:	af00      	add	r7, sp, #0
 801f3b6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801f3b8:	4b03      	ldr	r3, [pc, #12]	; (801f3c8 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801f3ba:	681b      	ldr	r3, [r3, #0]
 801f3bc:	2004      	movs	r0, #4
 801f3be:	4798      	blx	r3
}
 801f3c0:	bf00      	nop
 801f3c2:	3708      	adds	r7, #8
 801f3c4:	46bd      	mov	sp, r7
 801f3c6:	bd80      	pop	{r7, pc}
 801f3c8:	20001748 	.word	0x20001748

0801f3cc <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801f3cc:	b580      	push	{r7, lr}
 801f3ce:	b082      	sub	sp, #8
 801f3d0:	af00      	add	r7, sp, #0
 801f3d2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801f3d4:	4b03      	ldr	r3, [pc, #12]	; (801f3e4 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801f3d6:	681b      	ldr	r3, [r3, #0]
 801f3d8:	2008      	movs	r0, #8
 801f3da:	4798      	blx	r3
}
 801f3dc:	bf00      	nop
 801f3de:	3708      	adds	r7, #8
 801f3e0:	46bd      	mov	sp, r7
 801f3e2:	bd80      	pop	{r7, pc}
 801f3e4:	20001748 	.word	0x20001748

0801f3e8 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801f3e8:	b580      	push	{r7, lr}
 801f3ea:	b082      	sub	sp, #8
 801f3ec:	af00      	add	r7, sp, #0
 801f3ee:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801f3f0:	4b03      	ldr	r3, [pc, #12]	; (801f400 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801f3f2:	681b      	ldr	r3, [r3, #0]
 801f3f4:	2010      	movs	r0, #16
 801f3f6:	4798      	blx	r3
}
 801f3f8:	bf00      	nop
 801f3fa:	3708      	adds	r7, #8
 801f3fc:	46bd      	mov	sp, r7
 801f3fe:	bd80      	pop	{r7, pc}
 801f400:	20001748 	.word	0x20001748

0801f404 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801f404:	b580      	push	{r7, lr}
 801f406:	b084      	sub	sp, #16
 801f408:	af00      	add	r7, sp, #0
 801f40a:	4603      	mov	r3, r0
 801f40c:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801f40e:	f7ef ffb4 	bl	800f37a <RBI_IsDCDC>
 801f412:	4603      	mov	r3, r0
 801f414:	2b01      	cmp	r3, #1
 801f416:	d112      	bne.n	801f43e <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801f418:	f640 1023 	movw	r0, #2339	; 0x923
 801f41c:	f7ff fe96 	bl	801f14c <SUBGRF_ReadRegister>
 801f420:	4603      	mov	r3, r0
 801f422:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801f424:	7bfb      	ldrb	r3, [r7, #15]
 801f426:	f023 0306 	bic.w	r3, r3, #6
 801f42a:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801f42c:	7bfa      	ldrb	r2, [r7, #15]
 801f42e:	79fb      	ldrb	r3, [r7, #7]
 801f430:	4313      	orrs	r3, r2
 801f432:	b2db      	uxtb	r3, r3
 801f434:	4619      	mov	r1, r3
 801f436:	f640 1023 	movw	r0, #2339	; 0x923
 801f43a:	f7ff fe73 	bl	801f124 <SUBGRF_WriteRegister>
  }
}
 801f43e:	bf00      	nop
 801f440:	3710      	adds	r7, #16
 801f442:	46bd      	mov	sp, r7
 801f444:	bd80      	pop	{r7, pc}
	...

0801f448 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801f448:	b480      	push	{r7}
 801f44a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801f44c:	4b04      	ldr	r3, [pc, #16]	; (801f460 <UTIL_LPM_Init+0x18>)
 801f44e:	2200      	movs	r2, #0
 801f450:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801f452:	4b04      	ldr	r3, [pc, #16]	; (801f464 <UTIL_LPM_Init+0x1c>)
 801f454:	2200      	movs	r2, #0
 801f456:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801f458:	bf00      	nop
 801f45a:	46bd      	mov	sp, r7
 801f45c:	bc80      	pop	{r7}
 801f45e:	4770      	bx	lr
 801f460:	2000174c 	.word	0x2000174c
 801f464:	20001750 	.word	0x20001750

0801f468 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801f468:	b480      	push	{r7}
 801f46a:	b087      	sub	sp, #28
 801f46c:	af00      	add	r7, sp, #0
 801f46e:	6078      	str	r0, [r7, #4]
 801f470:	460b      	mov	r3, r1
 801f472:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f474:	f3ef 8310 	mrs	r3, PRIMASK
 801f478:	613b      	str	r3, [r7, #16]
  return(result);
 801f47a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801f47c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801f47e:	b672      	cpsid	i
}
 801f480:	bf00      	nop
  
  switch( state )
 801f482:	78fb      	ldrb	r3, [r7, #3]
 801f484:	2b00      	cmp	r3, #0
 801f486:	d008      	beq.n	801f49a <UTIL_LPM_SetStopMode+0x32>
 801f488:	2b01      	cmp	r3, #1
 801f48a:	d10e      	bne.n	801f4aa <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801f48c:	4b0d      	ldr	r3, [pc, #52]	; (801f4c4 <UTIL_LPM_SetStopMode+0x5c>)
 801f48e:	681a      	ldr	r2, [r3, #0]
 801f490:	687b      	ldr	r3, [r7, #4]
 801f492:	4313      	orrs	r3, r2
 801f494:	4a0b      	ldr	r2, [pc, #44]	; (801f4c4 <UTIL_LPM_SetStopMode+0x5c>)
 801f496:	6013      	str	r3, [r2, #0]
      break;
 801f498:	e008      	b.n	801f4ac <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801f49a:	687b      	ldr	r3, [r7, #4]
 801f49c:	43da      	mvns	r2, r3
 801f49e:	4b09      	ldr	r3, [pc, #36]	; (801f4c4 <UTIL_LPM_SetStopMode+0x5c>)
 801f4a0:	681b      	ldr	r3, [r3, #0]
 801f4a2:	4013      	ands	r3, r2
 801f4a4:	4a07      	ldr	r2, [pc, #28]	; (801f4c4 <UTIL_LPM_SetStopMode+0x5c>)
 801f4a6:	6013      	str	r3, [r2, #0]
      break;
 801f4a8:	e000      	b.n	801f4ac <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801f4aa:	bf00      	nop
 801f4ac:	697b      	ldr	r3, [r7, #20]
 801f4ae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f4b0:	68fb      	ldr	r3, [r7, #12]
 801f4b2:	f383 8810 	msr	PRIMASK, r3
}
 801f4b6:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801f4b8:	bf00      	nop
 801f4ba:	371c      	adds	r7, #28
 801f4bc:	46bd      	mov	sp, r7
 801f4be:	bc80      	pop	{r7}
 801f4c0:	4770      	bx	lr
 801f4c2:	bf00      	nop
 801f4c4:	2000174c 	.word	0x2000174c

0801f4c8 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801f4c8:	b480      	push	{r7}
 801f4ca:	b087      	sub	sp, #28
 801f4cc:	af00      	add	r7, sp, #0
 801f4ce:	6078      	str	r0, [r7, #4]
 801f4d0:	460b      	mov	r3, r1
 801f4d2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f4d4:	f3ef 8310 	mrs	r3, PRIMASK
 801f4d8:	613b      	str	r3, [r7, #16]
  return(result);
 801f4da:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801f4dc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801f4de:	b672      	cpsid	i
}
 801f4e0:	bf00      	nop
  
  switch(state)
 801f4e2:	78fb      	ldrb	r3, [r7, #3]
 801f4e4:	2b00      	cmp	r3, #0
 801f4e6:	d008      	beq.n	801f4fa <UTIL_LPM_SetOffMode+0x32>
 801f4e8:	2b01      	cmp	r3, #1
 801f4ea:	d10e      	bne.n	801f50a <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801f4ec:	4b0d      	ldr	r3, [pc, #52]	; (801f524 <UTIL_LPM_SetOffMode+0x5c>)
 801f4ee:	681a      	ldr	r2, [r3, #0]
 801f4f0:	687b      	ldr	r3, [r7, #4]
 801f4f2:	4313      	orrs	r3, r2
 801f4f4:	4a0b      	ldr	r2, [pc, #44]	; (801f524 <UTIL_LPM_SetOffMode+0x5c>)
 801f4f6:	6013      	str	r3, [r2, #0]
      break;
 801f4f8:	e008      	b.n	801f50c <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801f4fa:	687b      	ldr	r3, [r7, #4]
 801f4fc:	43da      	mvns	r2, r3
 801f4fe:	4b09      	ldr	r3, [pc, #36]	; (801f524 <UTIL_LPM_SetOffMode+0x5c>)
 801f500:	681b      	ldr	r3, [r3, #0]
 801f502:	4013      	ands	r3, r2
 801f504:	4a07      	ldr	r2, [pc, #28]	; (801f524 <UTIL_LPM_SetOffMode+0x5c>)
 801f506:	6013      	str	r3, [r2, #0]
      break;
 801f508:	e000      	b.n	801f50c <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801f50a:	bf00      	nop
 801f50c:	697b      	ldr	r3, [r7, #20]
 801f50e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f510:	68fb      	ldr	r3, [r7, #12]
 801f512:	f383 8810 	msr	PRIMASK, r3
}
 801f516:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801f518:	bf00      	nop
 801f51a:	371c      	adds	r7, #28
 801f51c:	46bd      	mov	sp, r7
 801f51e:	bc80      	pop	{r7}
 801f520:	4770      	bx	lr
 801f522:	bf00      	nop
 801f524:	20001750 	.word	0x20001750

0801f528 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801f528:	b580      	push	{r7, lr}
 801f52a:	b084      	sub	sp, #16
 801f52c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f52e:	f3ef 8310 	mrs	r3, PRIMASK
 801f532:	60bb      	str	r3, [r7, #8]
  return(result);
 801f534:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801f536:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801f538:	b672      	cpsid	i
}
 801f53a:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801f53c:	4b12      	ldr	r3, [pc, #72]	; (801f588 <UTIL_LPM_EnterLowPower+0x60>)
 801f53e:	681b      	ldr	r3, [r3, #0]
 801f540:	2b00      	cmp	r3, #0
 801f542:	d006      	beq.n	801f552 <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801f544:	4b11      	ldr	r3, [pc, #68]	; (801f58c <UTIL_LPM_EnterLowPower+0x64>)
 801f546:	681b      	ldr	r3, [r3, #0]
 801f548:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801f54a:	4b10      	ldr	r3, [pc, #64]	; (801f58c <UTIL_LPM_EnterLowPower+0x64>)
 801f54c:	685b      	ldr	r3, [r3, #4]
 801f54e:	4798      	blx	r3
 801f550:	e010      	b.n	801f574 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801f552:	4b0f      	ldr	r3, [pc, #60]	; (801f590 <UTIL_LPM_EnterLowPower+0x68>)
 801f554:	681b      	ldr	r3, [r3, #0]
 801f556:	2b00      	cmp	r3, #0
 801f558:	d006      	beq.n	801f568 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801f55a:	4b0c      	ldr	r3, [pc, #48]	; (801f58c <UTIL_LPM_EnterLowPower+0x64>)
 801f55c:	689b      	ldr	r3, [r3, #8]
 801f55e:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801f560:	4b0a      	ldr	r3, [pc, #40]	; (801f58c <UTIL_LPM_EnterLowPower+0x64>)
 801f562:	68db      	ldr	r3, [r3, #12]
 801f564:	4798      	blx	r3
 801f566:	e005      	b.n	801f574 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801f568:	4b08      	ldr	r3, [pc, #32]	; (801f58c <UTIL_LPM_EnterLowPower+0x64>)
 801f56a:	691b      	ldr	r3, [r3, #16]
 801f56c:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801f56e:	4b07      	ldr	r3, [pc, #28]	; (801f58c <UTIL_LPM_EnterLowPower+0x64>)
 801f570:	695b      	ldr	r3, [r3, #20]
 801f572:	4798      	blx	r3
 801f574:	68fb      	ldr	r3, [r7, #12]
 801f576:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f578:	687b      	ldr	r3, [r7, #4]
 801f57a:	f383 8810 	msr	PRIMASK, r3
}
 801f57e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801f580:	bf00      	nop
 801f582:	3710      	adds	r7, #16
 801f584:	46bd      	mov	sp, r7
 801f586:	bd80      	pop	{r7, pc}
 801f588:	2000174c 	.word	0x2000174c
 801f58c:	0802259c 	.word	0x0802259c
 801f590:	20001750 	.word	0x20001750

0801f594 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801f594:	b480      	push	{r7}
 801f596:	b087      	sub	sp, #28
 801f598:	af00      	add	r7, sp, #0
 801f59a:	60f8      	str	r0, [r7, #12]
 801f59c:	60b9      	str	r1, [r7, #8]
 801f59e:	4613      	mov	r3, r2
 801f5a0:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801f5a2:	68fb      	ldr	r3, [r7, #12]
 801f5a4:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801f5a6:	68bb      	ldr	r3, [r7, #8]
 801f5a8:	613b      	str	r3, [r7, #16]

  while( size-- )
 801f5aa:	e007      	b.n	801f5bc <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801f5ac:	693a      	ldr	r2, [r7, #16]
 801f5ae:	1c53      	adds	r3, r2, #1
 801f5b0:	613b      	str	r3, [r7, #16]
 801f5b2:	697b      	ldr	r3, [r7, #20]
 801f5b4:	1c59      	adds	r1, r3, #1
 801f5b6:	6179      	str	r1, [r7, #20]
 801f5b8:	7812      	ldrb	r2, [r2, #0]
 801f5ba:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801f5bc:	88fb      	ldrh	r3, [r7, #6]
 801f5be:	1e5a      	subs	r2, r3, #1
 801f5c0:	80fa      	strh	r2, [r7, #6]
 801f5c2:	2b00      	cmp	r3, #0
 801f5c4:	d1f2      	bne.n	801f5ac <UTIL_MEM_cpy_8+0x18>
    }
}
 801f5c6:	bf00      	nop
 801f5c8:	bf00      	nop
 801f5ca:	371c      	adds	r7, #28
 801f5cc:	46bd      	mov	sp, r7
 801f5ce:	bc80      	pop	{r7}
 801f5d0:	4770      	bx	lr

0801f5d2 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801f5d2:	b480      	push	{r7}
 801f5d4:	b085      	sub	sp, #20
 801f5d6:	af00      	add	r7, sp, #0
 801f5d8:	6078      	str	r0, [r7, #4]
 801f5da:	460b      	mov	r3, r1
 801f5dc:	70fb      	strb	r3, [r7, #3]
 801f5de:	4613      	mov	r3, r2
 801f5e0:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801f5e2:	687b      	ldr	r3, [r7, #4]
 801f5e4:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801f5e6:	e004      	b.n	801f5f2 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801f5e8:	68fb      	ldr	r3, [r7, #12]
 801f5ea:	1c5a      	adds	r2, r3, #1
 801f5ec:	60fa      	str	r2, [r7, #12]
 801f5ee:	78fa      	ldrb	r2, [r7, #3]
 801f5f0:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801f5f2:	883b      	ldrh	r3, [r7, #0]
 801f5f4:	1e5a      	subs	r2, r3, #1
 801f5f6:	803a      	strh	r2, [r7, #0]
 801f5f8:	2b00      	cmp	r3, #0
 801f5fa:	d1f5      	bne.n	801f5e8 <UTIL_MEM_set_8+0x16>
  }
}
 801f5fc:	bf00      	nop
 801f5fe:	bf00      	nop
 801f600:	3714      	adds	r7, #20
 801f602:	46bd      	mov	sp, r7
 801f604:	bc80      	pop	{r7}
 801f606:	4770      	bx	lr

0801f608 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801f608:	b082      	sub	sp, #8
 801f60a:	b480      	push	{r7}
 801f60c:	b087      	sub	sp, #28
 801f60e:	af00      	add	r7, sp, #0
 801f610:	60f8      	str	r0, [r7, #12]
 801f612:	1d38      	adds	r0, r7, #4
 801f614:	e880 0006 	stmia.w	r0, {r1, r2}
 801f618:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801f61a:	2300      	movs	r3, #0
 801f61c:	613b      	str	r3, [r7, #16]
 801f61e:	2300      	movs	r3, #0
 801f620:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801f622:	687a      	ldr	r2, [r7, #4]
 801f624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f626:	4413      	add	r3, r2
 801f628:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801f62a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801f62e:	b29a      	uxth	r2, r3
 801f630:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801f634:	b29b      	uxth	r3, r3
 801f636:	4413      	add	r3, r2
 801f638:	b29b      	uxth	r3, r3
 801f63a:	b21b      	sxth	r3, r3
 801f63c:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801f63e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f642:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801f646:	db0a      	blt.n	801f65e <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801f648:	693b      	ldr	r3, [r7, #16]
 801f64a:	3301      	adds	r3, #1
 801f64c:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801f64e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f652:	b29b      	uxth	r3, r3
 801f654:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 801f658:	b29b      	uxth	r3, r3
 801f65a:	b21b      	sxth	r3, r3
 801f65c:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801f65e:	68fb      	ldr	r3, [r7, #12]
 801f660:	461a      	mov	r2, r3
 801f662:	f107 0310 	add.w	r3, r7, #16
 801f666:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f66a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f66e:	68f8      	ldr	r0, [r7, #12]
 801f670:	371c      	adds	r7, #28
 801f672:	46bd      	mov	sp, r7
 801f674:	bc80      	pop	{r7}
 801f676:	b002      	add	sp, #8
 801f678:	4770      	bx	lr

0801f67a <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801f67a:	b082      	sub	sp, #8
 801f67c:	b480      	push	{r7}
 801f67e:	b087      	sub	sp, #28
 801f680:	af00      	add	r7, sp, #0
 801f682:	60f8      	str	r0, [r7, #12]
 801f684:	1d38      	adds	r0, r7, #4
 801f686:	e880 0006 	stmia.w	r0, {r1, r2}
 801f68a:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801f68c:	2300      	movs	r3, #0
 801f68e:	613b      	str	r3, [r7, #16]
 801f690:	2300      	movs	r3, #0
 801f692:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801f694:	687a      	ldr	r2, [r7, #4]
 801f696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f698:	1ad3      	subs	r3, r2, r3
 801f69a:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801f69c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801f6a0:	b29a      	uxth	r2, r3
 801f6a2:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801f6a6:	b29b      	uxth	r3, r3
 801f6a8:	1ad3      	subs	r3, r2, r3
 801f6aa:	b29b      	uxth	r3, r3
 801f6ac:	b21b      	sxth	r3, r3
 801f6ae:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801f6b0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f6b4:	2b00      	cmp	r3, #0
 801f6b6:	da0a      	bge.n	801f6ce <SysTimeSub+0x54>
  {
    c.Seconds--;
 801f6b8:	693b      	ldr	r3, [r7, #16]
 801f6ba:	3b01      	subs	r3, #1
 801f6bc:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801f6be:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f6c2:	b29b      	uxth	r3, r3
 801f6c4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801f6c8:	b29b      	uxth	r3, r3
 801f6ca:	b21b      	sxth	r3, r3
 801f6cc:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801f6ce:	68fb      	ldr	r3, [r7, #12]
 801f6d0:	461a      	mov	r2, r3
 801f6d2:	f107 0310 	add.w	r3, r7, #16
 801f6d6:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f6da:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f6de:	68f8      	ldr	r0, [r7, #12]
 801f6e0:	371c      	adds	r7, #28
 801f6e2:	46bd      	mov	sp, r7
 801f6e4:	bc80      	pop	{r7}
 801f6e6:	b002      	add	sp, #8
 801f6e8:	4770      	bx	lr
	...

0801f6ec <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801f6ec:	b580      	push	{r7, lr}
 801f6ee:	b088      	sub	sp, #32
 801f6f0:	af02      	add	r7, sp, #8
 801f6f2:	463b      	mov	r3, r7
 801f6f4:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801f6f8:	2300      	movs	r3, #0
 801f6fa:	60bb      	str	r3, [r7, #8]
 801f6fc:	2300      	movs	r3, #0
 801f6fe:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801f700:	4b10      	ldr	r3, [pc, #64]	; (801f744 <SysTimeSet+0x58>)
 801f702:	691b      	ldr	r3, [r3, #16]
 801f704:	f107 0208 	add.w	r2, r7, #8
 801f708:	3204      	adds	r2, #4
 801f70a:	4610      	mov	r0, r2
 801f70c:	4798      	blx	r3
 801f70e:	4603      	mov	r3, r0
 801f710:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801f712:	f107 0010 	add.w	r0, r7, #16
 801f716:	68fb      	ldr	r3, [r7, #12]
 801f718:	9300      	str	r3, [sp, #0]
 801f71a:	68bb      	ldr	r3, [r7, #8]
 801f71c:	463a      	mov	r2, r7
 801f71e:	ca06      	ldmia	r2, {r1, r2}
 801f720:	f7ff ffab 	bl	801f67a <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801f724:	4b07      	ldr	r3, [pc, #28]	; (801f744 <SysTimeSet+0x58>)
 801f726:	681b      	ldr	r3, [r3, #0]
 801f728:	693a      	ldr	r2, [r7, #16]
 801f72a:	4610      	mov	r0, r2
 801f72c:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801f72e:	4b05      	ldr	r3, [pc, #20]	; (801f744 <SysTimeSet+0x58>)
 801f730:	689b      	ldr	r3, [r3, #8]
 801f732:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801f736:	4610      	mov	r0, r2
 801f738:	4798      	blx	r3
}
 801f73a:	bf00      	nop
 801f73c:	3718      	adds	r7, #24
 801f73e:	46bd      	mov	sp, r7
 801f740:	bd80      	pop	{r7, pc}
 801f742:	bf00      	nop
 801f744:	08022680 	.word	0x08022680

0801f748 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801f748:	b580      	push	{r7, lr}
 801f74a:	b08a      	sub	sp, #40	; 0x28
 801f74c:	af02      	add	r7, sp, #8
 801f74e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801f750:	2300      	movs	r3, #0
 801f752:	61bb      	str	r3, [r7, #24]
 801f754:	2300      	movs	r3, #0
 801f756:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801f758:	2300      	movs	r3, #0
 801f75a:	613b      	str	r3, [r7, #16]
 801f75c:	2300      	movs	r3, #0
 801f75e:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801f760:	4b14      	ldr	r3, [pc, #80]	; (801f7b4 <SysTimeGet+0x6c>)
 801f762:	691b      	ldr	r3, [r3, #16]
 801f764:	f107 0218 	add.w	r2, r7, #24
 801f768:	3204      	adds	r2, #4
 801f76a:	4610      	mov	r0, r2
 801f76c:	4798      	blx	r3
 801f76e:	4603      	mov	r3, r0
 801f770:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801f772:	4b10      	ldr	r3, [pc, #64]	; (801f7b4 <SysTimeGet+0x6c>)
 801f774:	68db      	ldr	r3, [r3, #12]
 801f776:	4798      	blx	r3
 801f778:	4603      	mov	r3, r0
 801f77a:	b21b      	sxth	r3, r3
 801f77c:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801f77e:	4b0d      	ldr	r3, [pc, #52]	; (801f7b4 <SysTimeGet+0x6c>)
 801f780:	685b      	ldr	r3, [r3, #4]
 801f782:	4798      	blx	r3
 801f784:	4603      	mov	r3, r0
 801f786:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801f788:	f107 0010 	add.w	r0, r7, #16
 801f78c:	69fb      	ldr	r3, [r7, #28]
 801f78e:	9300      	str	r3, [sp, #0]
 801f790:	69bb      	ldr	r3, [r7, #24]
 801f792:	f107 0208 	add.w	r2, r7, #8
 801f796:	ca06      	ldmia	r2, {r1, r2}
 801f798:	f7ff ff36 	bl	801f608 <SysTimeAdd>

  return sysTime;
 801f79c:	687b      	ldr	r3, [r7, #4]
 801f79e:	461a      	mov	r2, r3
 801f7a0:	f107 0310 	add.w	r3, r7, #16
 801f7a4:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f7a8:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f7ac:	6878      	ldr	r0, [r7, #4]
 801f7ae:	3720      	adds	r7, #32
 801f7b0:	46bd      	mov	sp, r7
 801f7b2:	bd80      	pop	{r7, pc}
 801f7b4:	08022680 	.word	0x08022680

0801f7b8 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801f7b8:	b580      	push	{r7, lr}
 801f7ba:	b084      	sub	sp, #16
 801f7bc:	af00      	add	r7, sp, #0
 801f7be:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801f7c0:	2300      	movs	r3, #0
 801f7c2:	60bb      	str	r3, [r7, #8]
 801f7c4:	2300      	movs	r3, #0
 801f7c6:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801f7c8:	4b0a      	ldr	r3, [pc, #40]	; (801f7f4 <SysTimeGetMcuTime+0x3c>)
 801f7ca:	691b      	ldr	r3, [r3, #16]
 801f7cc:	f107 0208 	add.w	r2, r7, #8
 801f7d0:	3204      	adds	r2, #4
 801f7d2:	4610      	mov	r0, r2
 801f7d4:	4798      	blx	r3
 801f7d6:	4603      	mov	r3, r0
 801f7d8:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 801f7da:	687b      	ldr	r3, [r7, #4]
 801f7dc:	461a      	mov	r2, r3
 801f7de:	f107 0308 	add.w	r3, r7, #8
 801f7e2:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f7e6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f7ea:	6878      	ldr	r0, [r7, #4]
 801f7ec:	3710      	adds	r7, #16
 801f7ee:	46bd      	mov	sp, r7
 801f7f0:	bd80      	pop	{r7, pc}
 801f7f2:	bf00      	nop
 801f7f4:	08022680 	.word	0x08022680

0801f7f8 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801f7f8:	b480      	push	{r7}
 801f7fa:	b085      	sub	sp, #20
 801f7fc:	af00      	add	r7, sp, #0
 801f7fe:	6078      	str	r0, [r7, #4]
  int i = 0;
 801f800:	2300      	movs	r3, #0
 801f802:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801f804:	e00e      	b.n	801f824 <ee_skip_atoi+0x2c>
 801f806:	68fa      	ldr	r2, [r7, #12]
 801f808:	4613      	mov	r3, r2
 801f80a:	009b      	lsls	r3, r3, #2
 801f80c:	4413      	add	r3, r2
 801f80e:	005b      	lsls	r3, r3, #1
 801f810:	4618      	mov	r0, r3
 801f812:	687b      	ldr	r3, [r7, #4]
 801f814:	681b      	ldr	r3, [r3, #0]
 801f816:	1c59      	adds	r1, r3, #1
 801f818:	687a      	ldr	r2, [r7, #4]
 801f81a:	6011      	str	r1, [r2, #0]
 801f81c:	781b      	ldrb	r3, [r3, #0]
 801f81e:	4403      	add	r3, r0
 801f820:	3b30      	subs	r3, #48	; 0x30
 801f822:	60fb      	str	r3, [r7, #12]
 801f824:	687b      	ldr	r3, [r7, #4]
 801f826:	681b      	ldr	r3, [r3, #0]
 801f828:	781b      	ldrb	r3, [r3, #0]
 801f82a:	2b2f      	cmp	r3, #47	; 0x2f
 801f82c:	d904      	bls.n	801f838 <ee_skip_atoi+0x40>
 801f82e:	687b      	ldr	r3, [r7, #4]
 801f830:	681b      	ldr	r3, [r3, #0]
 801f832:	781b      	ldrb	r3, [r3, #0]
 801f834:	2b39      	cmp	r3, #57	; 0x39
 801f836:	d9e6      	bls.n	801f806 <ee_skip_atoi+0xe>
  return i;
 801f838:	68fb      	ldr	r3, [r7, #12]
}
 801f83a:	4618      	mov	r0, r3
 801f83c:	3714      	adds	r7, #20
 801f83e:	46bd      	mov	sp, r7
 801f840:	bc80      	pop	{r7}
 801f842:	4770      	bx	lr

0801f844 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801f844:	b480      	push	{r7}
 801f846:	b099      	sub	sp, #100	; 0x64
 801f848:	af00      	add	r7, sp, #0
 801f84a:	60f8      	str	r0, [r7, #12]
 801f84c:	60b9      	str	r1, [r7, #8]
 801f84e:	607a      	str	r2, [r7, #4]
 801f850:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801f852:	4b72      	ldr	r3, [pc, #456]	; (801fa1c <ee_number+0x1d8>)
 801f854:	681b      	ldr	r3, [r3, #0]
 801f856:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801f858:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801f85a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801f85e:	2b00      	cmp	r3, #0
 801f860:	d002      	beq.n	801f868 <ee_number+0x24>
 801f862:	4b6f      	ldr	r3, [pc, #444]	; (801fa20 <ee_number+0x1dc>)
 801f864:	681b      	ldr	r3, [r3, #0]
 801f866:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801f868:	683b      	ldr	r3, [r7, #0]
 801f86a:	2b01      	cmp	r3, #1
 801f86c:	dd02      	ble.n	801f874 <ee_number+0x30>
 801f86e:	683b      	ldr	r3, [r7, #0]
 801f870:	2b24      	cmp	r3, #36	; 0x24
 801f872:	dd01      	ble.n	801f878 <ee_number+0x34>
 801f874:	2300      	movs	r3, #0
 801f876:	e0cc      	b.n	801fa12 <ee_number+0x1ce>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 801f878:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801f87a:	f003 0301 	and.w	r3, r3, #1
 801f87e:	2b00      	cmp	r3, #0
 801f880:	d001      	beq.n	801f886 <ee_number+0x42>
 801f882:	2330      	movs	r3, #48	; 0x30
 801f884:	e000      	b.n	801f888 <ee_number+0x44>
 801f886:	2320      	movs	r3, #32
 801f888:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 801f88c:	2300      	movs	r3, #0
 801f88e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 801f892:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801f894:	f003 0302 	and.w	r3, r3, #2
 801f898:	2b00      	cmp	r3, #0
 801f89a:	d00b      	beq.n	801f8b4 <ee_number+0x70>
  {
    if (num < 0)
 801f89c:	687b      	ldr	r3, [r7, #4]
 801f89e:	2b00      	cmp	r3, #0
 801f8a0:	da08      	bge.n	801f8b4 <ee_number+0x70>
    {
      sign = '-';
 801f8a2:	232d      	movs	r3, #45	; 0x2d
 801f8a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 801f8a8:	687b      	ldr	r3, [r7, #4]
 801f8aa:	425b      	negs	r3, r3
 801f8ac:	607b      	str	r3, [r7, #4]
      size--;
 801f8ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801f8b0:	3b01      	subs	r3, #1
 801f8b2:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 801f8b4:	2300      	movs	r3, #0
 801f8b6:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 801f8b8:	687b      	ldr	r3, [r7, #4]
 801f8ba:	2b00      	cmp	r3, #0
 801f8bc:	d120      	bne.n	801f900 <ee_number+0xbc>
    tmp[i++] = '0';
 801f8be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801f8c0:	1c5a      	adds	r2, r3, #1
 801f8c2:	657a      	str	r2, [r7, #84]	; 0x54
 801f8c4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 801f8c8:	4413      	add	r3, r2
 801f8ca:	2230      	movs	r2, #48	; 0x30
 801f8cc:	f803 2c50 	strb.w	r2, [r3, #-80]
 801f8d0:	e019      	b.n	801f906 <ee_number+0xc2>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801f8d2:	687b      	ldr	r3, [r7, #4]
 801f8d4:	683a      	ldr	r2, [r7, #0]
 801f8d6:	fbb3 f1f2 	udiv	r1, r3, r2
 801f8da:	fb02 f201 	mul.w	r2, r2, r1
 801f8de:	1a9b      	subs	r3, r3, r2
 801f8e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801f8e2:	441a      	add	r2, r3
 801f8e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801f8e6:	1c59      	adds	r1, r3, #1
 801f8e8:	6579      	str	r1, [r7, #84]	; 0x54
 801f8ea:	7812      	ldrb	r2, [r2, #0]
 801f8ec:	f107 0160 	add.w	r1, r7, #96	; 0x60
 801f8f0:	440b      	add	r3, r1
 801f8f2:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801f8f6:	687a      	ldr	r2, [r7, #4]
 801f8f8:	683b      	ldr	r3, [r7, #0]
 801f8fa:	fbb2 f3f3 	udiv	r3, r2, r3
 801f8fe:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801f900:	687b      	ldr	r3, [r7, #4]
 801f902:	2b00      	cmp	r3, #0
 801f904:	d1e5      	bne.n	801f8d2 <ee_number+0x8e>
    }
  }

  if (i > precision) precision = i;
 801f906:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801f908:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801f90a:	429a      	cmp	r2, r3
 801f90c:	dd01      	ble.n	801f912 <ee_number+0xce>
 801f90e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801f910:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 801f912:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801f914:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801f916:	1ad3      	subs	r3, r2, r3
 801f918:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801f91a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801f91c:	f003 0301 	and.w	r3, r3, #1
 801f920:	2b00      	cmp	r3, #0
 801f922:	d112      	bne.n	801f94a <ee_number+0x106>
 801f924:	e00c      	b.n	801f940 <ee_number+0xfc>
 801f926:	68fb      	ldr	r3, [r7, #12]
 801f928:	1c5a      	adds	r2, r3, #1
 801f92a:	60fa      	str	r2, [r7, #12]
 801f92c:	2220      	movs	r2, #32
 801f92e:	701a      	strb	r2, [r3, #0]
 801f930:	68bb      	ldr	r3, [r7, #8]
 801f932:	3b01      	subs	r3, #1
 801f934:	60bb      	str	r3, [r7, #8]
 801f936:	68bb      	ldr	r3, [r7, #8]
 801f938:	2b00      	cmp	r3, #0
 801f93a:	d101      	bne.n	801f940 <ee_number+0xfc>
 801f93c:	68fb      	ldr	r3, [r7, #12]
 801f93e:	e068      	b.n	801fa12 <ee_number+0x1ce>
 801f940:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801f942:	1e5a      	subs	r2, r3, #1
 801f944:	66ba      	str	r2, [r7, #104]	; 0x68
 801f946:	2b00      	cmp	r3, #0
 801f948:	dced      	bgt.n	801f926 <ee_number+0xe2>
  if (sign) ASSIGN_STR(sign);
 801f94a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801f94e:	2b00      	cmp	r3, #0
 801f950:	d01b      	beq.n	801f98a <ee_number+0x146>
 801f952:	68fb      	ldr	r3, [r7, #12]
 801f954:	1c5a      	adds	r2, r3, #1
 801f956:	60fa      	str	r2, [r7, #12]
 801f958:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 801f95c:	701a      	strb	r2, [r3, #0]
 801f95e:	68bb      	ldr	r3, [r7, #8]
 801f960:	3b01      	subs	r3, #1
 801f962:	60bb      	str	r3, [r7, #8]
 801f964:	68bb      	ldr	r3, [r7, #8]
 801f966:	2b00      	cmp	r3, #0
 801f968:	d10f      	bne.n	801f98a <ee_number+0x146>
 801f96a:	68fb      	ldr	r3, [r7, #12]
 801f96c:	e051      	b.n	801fa12 <ee_number+0x1ce>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801f96e:	68fb      	ldr	r3, [r7, #12]
 801f970:	1c5a      	adds	r2, r3, #1
 801f972:	60fa      	str	r2, [r7, #12]
 801f974:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 801f978:	701a      	strb	r2, [r3, #0]
 801f97a:	68bb      	ldr	r3, [r7, #8]
 801f97c:	3b01      	subs	r3, #1
 801f97e:	60bb      	str	r3, [r7, #8]
 801f980:	68bb      	ldr	r3, [r7, #8]
 801f982:	2b00      	cmp	r3, #0
 801f984:	d101      	bne.n	801f98a <ee_number+0x146>
 801f986:	68fb      	ldr	r3, [r7, #12]
 801f988:	e043      	b.n	801fa12 <ee_number+0x1ce>
 801f98a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801f98c:	1e5a      	subs	r2, r3, #1
 801f98e:	66ba      	str	r2, [r7, #104]	; 0x68
 801f990:	2b00      	cmp	r3, #0
 801f992:	dcec      	bgt.n	801f96e <ee_number+0x12a>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801f994:	e00c      	b.n	801f9b0 <ee_number+0x16c>
 801f996:	68fb      	ldr	r3, [r7, #12]
 801f998:	1c5a      	adds	r2, r3, #1
 801f99a:	60fa      	str	r2, [r7, #12]
 801f99c:	2230      	movs	r2, #48	; 0x30
 801f99e:	701a      	strb	r2, [r3, #0]
 801f9a0:	68bb      	ldr	r3, [r7, #8]
 801f9a2:	3b01      	subs	r3, #1
 801f9a4:	60bb      	str	r3, [r7, #8]
 801f9a6:	68bb      	ldr	r3, [r7, #8]
 801f9a8:	2b00      	cmp	r3, #0
 801f9aa:	d101      	bne.n	801f9b0 <ee_number+0x16c>
 801f9ac:	68fb      	ldr	r3, [r7, #12]
 801f9ae:	e030      	b.n	801fa12 <ee_number+0x1ce>
 801f9b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801f9b2:	1e5a      	subs	r2, r3, #1
 801f9b4:	66fa      	str	r2, [r7, #108]	; 0x6c
 801f9b6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801f9b8:	429a      	cmp	r2, r3
 801f9ba:	dbec      	blt.n	801f996 <ee_number+0x152>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801f9bc:	e010      	b.n	801f9e0 <ee_number+0x19c>
 801f9be:	68fb      	ldr	r3, [r7, #12]
 801f9c0:	1c5a      	adds	r2, r3, #1
 801f9c2:	60fa      	str	r2, [r7, #12]
 801f9c4:	f107 0110 	add.w	r1, r7, #16
 801f9c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801f9ca:	440a      	add	r2, r1
 801f9cc:	7812      	ldrb	r2, [r2, #0]
 801f9ce:	701a      	strb	r2, [r3, #0]
 801f9d0:	68bb      	ldr	r3, [r7, #8]
 801f9d2:	3b01      	subs	r3, #1
 801f9d4:	60bb      	str	r3, [r7, #8]
 801f9d6:	68bb      	ldr	r3, [r7, #8]
 801f9d8:	2b00      	cmp	r3, #0
 801f9da:	d101      	bne.n	801f9e0 <ee_number+0x19c>
 801f9dc:	68fb      	ldr	r3, [r7, #12]
 801f9de:	e018      	b.n	801fa12 <ee_number+0x1ce>
 801f9e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801f9e2:	1e5a      	subs	r2, r3, #1
 801f9e4:	657a      	str	r2, [r7, #84]	; 0x54
 801f9e6:	2b00      	cmp	r3, #0
 801f9e8:	dce9      	bgt.n	801f9be <ee_number+0x17a>
  while (size-- > 0) ASSIGN_STR(' ');
 801f9ea:	e00c      	b.n	801fa06 <ee_number+0x1c2>
 801f9ec:	68fb      	ldr	r3, [r7, #12]
 801f9ee:	1c5a      	adds	r2, r3, #1
 801f9f0:	60fa      	str	r2, [r7, #12]
 801f9f2:	2220      	movs	r2, #32
 801f9f4:	701a      	strb	r2, [r3, #0]
 801f9f6:	68bb      	ldr	r3, [r7, #8]
 801f9f8:	3b01      	subs	r3, #1
 801f9fa:	60bb      	str	r3, [r7, #8]
 801f9fc:	68bb      	ldr	r3, [r7, #8]
 801f9fe:	2b00      	cmp	r3, #0
 801fa00:	d101      	bne.n	801fa06 <ee_number+0x1c2>
 801fa02:	68fb      	ldr	r3, [r7, #12]
 801fa04:	e005      	b.n	801fa12 <ee_number+0x1ce>
 801fa06:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801fa08:	1e5a      	subs	r2, r3, #1
 801fa0a:	66ba      	str	r2, [r7, #104]	; 0x68
 801fa0c:	2b00      	cmp	r3, #0
 801fa0e:	dced      	bgt.n	801f9ec <ee_number+0x1a8>

  return str;
 801fa10:	68fb      	ldr	r3, [r7, #12]
}
 801fa12:	4618      	mov	r0, r3
 801fa14:	3764      	adds	r7, #100	; 0x64
 801fa16:	46bd      	mov	sp, r7
 801fa18:	bc80      	pop	{r7}
 801fa1a:	4770      	bx	lr
 801fa1c:	200001bc 	.word	0x200001bc
 801fa20:	200001c0 	.word	0x200001c0

0801fa24 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801fa24:	b580      	push	{r7, lr}
 801fa26:	b092      	sub	sp, #72	; 0x48
 801fa28:	af04      	add	r7, sp, #16
 801fa2a:	60f8      	str	r0, [r7, #12]
 801fa2c:	60b9      	str	r1, [r7, #8]
 801fa2e:	607a      	str	r2, [r7, #4]
 801fa30:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801fa32:	68bb      	ldr	r3, [r7, #8]
 801fa34:	2b00      	cmp	r3, #0
 801fa36:	dc01      	bgt.n	801fa3c <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801fa38:	2300      	movs	r3, #0
 801fa3a:	e142      	b.n	801fcc2 <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801fa3c:	68fb      	ldr	r3, [r7, #12]
 801fa3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 801fa40:	e12a      	b.n	801fc98 <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 801fa42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801fa44:	68fb      	ldr	r3, [r7, #12]
 801fa46:	1ad2      	subs	r2, r2, r3
 801fa48:	68bb      	ldr	r3, [r7, #8]
 801fa4a:	3b01      	subs	r3, #1
 801fa4c:	429a      	cmp	r2, r3
 801fa4e:	f280 8131 	bge.w	801fcb4 <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 801fa52:	687b      	ldr	r3, [r7, #4]
 801fa54:	781b      	ldrb	r3, [r3, #0]
 801fa56:	2b25      	cmp	r3, #37	; 0x25
 801fa58:	d006      	beq.n	801fa68 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801fa5a:	687a      	ldr	r2, [r7, #4]
 801fa5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fa5e:	1c59      	adds	r1, r3, #1
 801fa60:	62f9      	str	r1, [r7, #44]	; 0x2c
 801fa62:	7812      	ldrb	r2, [r2, #0]
 801fa64:	701a      	strb	r2, [r3, #0]
      continue;
 801fa66:	e114      	b.n	801fc92 <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 801fa68:	2300      	movs	r3, #0
 801fa6a:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801fa6c:	687b      	ldr	r3, [r7, #4]
 801fa6e:	3301      	adds	r3, #1
 801fa70:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801fa72:	687b      	ldr	r3, [r7, #4]
 801fa74:	781b      	ldrb	r3, [r3, #0]
 801fa76:	2b30      	cmp	r3, #48	; 0x30
 801fa78:	d103      	bne.n	801fa82 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801fa7a:	6a3b      	ldr	r3, [r7, #32]
 801fa7c:	f043 0301 	orr.w	r3, r3, #1
 801fa80:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 801fa82:	f04f 33ff 	mov.w	r3, #4294967295
 801fa86:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801fa88:	687b      	ldr	r3, [r7, #4]
 801fa8a:	781b      	ldrb	r3, [r3, #0]
 801fa8c:	2b2f      	cmp	r3, #47	; 0x2f
 801fa8e:	d908      	bls.n	801faa2 <tiny_vsnprintf_like+0x7e>
 801fa90:	687b      	ldr	r3, [r7, #4]
 801fa92:	781b      	ldrb	r3, [r3, #0]
 801fa94:	2b39      	cmp	r3, #57	; 0x39
 801fa96:	d804      	bhi.n	801faa2 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801fa98:	1d3b      	adds	r3, r7, #4
 801fa9a:	4618      	mov	r0, r3
 801fa9c:	f7ff feac 	bl	801f7f8 <ee_skip_atoi>
 801faa0:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 801faa2:	f04f 33ff 	mov.w	r3, #4294967295
 801faa6:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 801faa8:	f04f 33ff 	mov.w	r3, #4294967295
 801faac:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 801faae:	230a      	movs	r3, #10
 801fab0:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 801fab2:	687b      	ldr	r3, [r7, #4]
 801fab4:	781b      	ldrb	r3, [r3, #0]
 801fab6:	3b58      	subs	r3, #88	; 0x58
 801fab8:	2b20      	cmp	r3, #32
 801faba:	f200 8094 	bhi.w	801fbe6 <tiny_vsnprintf_like+0x1c2>
 801fabe:	a201      	add	r2, pc, #4	; (adr r2, 801fac4 <tiny_vsnprintf_like+0xa0>)
 801fac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801fac4:	0801fbcf 	.word	0x0801fbcf
 801fac8:	0801fbe7 	.word	0x0801fbe7
 801facc:	0801fbe7 	.word	0x0801fbe7
 801fad0:	0801fbe7 	.word	0x0801fbe7
 801fad4:	0801fbe7 	.word	0x0801fbe7
 801fad8:	0801fbe7 	.word	0x0801fbe7
 801fadc:	0801fbe7 	.word	0x0801fbe7
 801fae0:	0801fbe7 	.word	0x0801fbe7
 801fae4:	0801fbe7 	.word	0x0801fbe7
 801fae8:	0801fbe7 	.word	0x0801fbe7
 801faec:	0801fbe7 	.word	0x0801fbe7
 801faf0:	0801fb53 	.word	0x0801fb53
 801faf4:	0801fbdd 	.word	0x0801fbdd
 801faf8:	0801fbe7 	.word	0x0801fbe7
 801fafc:	0801fbe7 	.word	0x0801fbe7
 801fb00:	0801fbe7 	.word	0x0801fbe7
 801fb04:	0801fbe7 	.word	0x0801fbe7
 801fb08:	0801fbdd 	.word	0x0801fbdd
 801fb0c:	0801fbe7 	.word	0x0801fbe7
 801fb10:	0801fbe7 	.word	0x0801fbe7
 801fb14:	0801fbe7 	.word	0x0801fbe7
 801fb18:	0801fbe7 	.word	0x0801fbe7
 801fb1c:	0801fbe7 	.word	0x0801fbe7
 801fb20:	0801fbe7 	.word	0x0801fbe7
 801fb24:	0801fbe7 	.word	0x0801fbe7
 801fb28:	0801fbe7 	.word	0x0801fbe7
 801fb2c:	0801fbe7 	.word	0x0801fbe7
 801fb30:	0801fb73 	.word	0x0801fb73
 801fb34:	0801fbe7 	.word	0x0801fbe7
 801fb38:	0801fc33 	.word	0x0801fc33
 801fb3c:	0801fbe7 	.word	0x0801fbe7
 801fb40:	0801fbe7 	.word	0x0801fbe7
 801fb44:	0801fbd7 	.word	0x0801fbd7
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801fb48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fb4a:	1c5a      	adds	r2, r3, #1
 801fb4c:	62fa      	str	r2, [r7, #44]	; 0x2c
 801fb4e:	2220      	movs	r2, #32
 801fb50:	701a      	strb	r2, [r3, #0]
 801fb52:	69fb      	ldr	r3, [r7, #28]
 801fb54:	3b01      	subs	r3, #1
 801fb56:	61fb      	str	r3, [r7, #28]
 801fb58:	69fb      	ldr	r3, [r7, #28]
 801fb5a:	2b00      	cmp	r3, #0
 801fb5c:	dcf4      	bgt.n	801fb48 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801fb5e:	683b      	ldr	r3, [r7, #0]
 801fb60:	1d1a      	adds	r2, r3, #4
 801fb62:	603a      	str	r2, [r7, #0]
 801fb64:	6819      	ldr	r1, [r3, #0]
 801fb66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fb68:	1c5a      	adds	r2, r3, #1
 801fb6a:	62fa      	str	r2, [r7, #44]	; 0x2c
 801fb6c:	b2ca      	uxtb	r2, r1
 801fb6e:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801fb70:	e08f      	b.n	801fc92 <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 801fb72:	683b      	ldr	r3, [r7, #0]
 801fb74:	1d1a      	adds	r2, r3, #4
 801fb76:	603a      	str	r2, [r7, #0]
 801fb78:	681b      	ldr	r3, [r3, #0]
 801fb7a:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 801fb7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801fb7e:	2b00      	cmp	r3, #0
 801fb80:	d101      	bne.n	801fb86 <tiny_vsnprintf_like+0x162>
 801fb82:	4b52      	ldr	r3, [pc, #328]	; (801fccc <tiny_vsnprintf_like+0x2a8>)
 801fb84:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801fb86:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801fb88:	f7e0 fafa 	bl	8000180 <strlen>
 801fb8c:	4603      	mov	r3, r0
 801fb8e:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801fb90:	e004      	b.n	801fb9c <tiny_vsnprintf_like+0x178>
 801fb92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fb94:	1c5a      	adds	r2, r3, #1
 801fb96:	62fa      	str	r2, [r7, #44]	; 0x2c
 801fb98:	2220      	movs	r2, #32
 801fb9a:	701a      	strb	r2, [r3, #0]
 801fb9c:	69fb      	ldr	r3, [r7, #28]
 801fb9e:	1e5a      	subs	r2, r3, #1
 801fba0:	61fa      	str	r2, [r7, #28]
 801fba2:	693a      	ldr	r2, [r7, #16]
 801fba4:	429a      	cmp	r2, r3
 801fba6:	dbf4      	blt.n	801fb92 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801fba8:	2300      	movs	r3, #0
 801fbaa:	62bb      	str	r3, [r7, #40]	; 0x28
 801fbac:	e00a      	b.n	801fbc4 <tiny_vsnprintf_like+0x1a0>
 801fbae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801fbb0:	1c53      	adds	r3, r2, #1
 801fbb2:	627b      	str	r3, [r7, #36]	; 0x24
 801fbb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fbb6:	1c59      	adds	r1, r3, #1
 801fbb8:	62f9      	str	r1, [r7, #44]	; 0x2c
 801fbba:	7812      	ldrb	r2, [r2, #0]
 801fbbc:	701a      	strb	r2, [r3, #0]
 801fbbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fbc0:	3301      	adds	r3, #1
 801fbc2:	62bb      	str	r3, [r7, #40]	; 0x28
 801fbc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801fbc6:	693b      	ldr	r3, [r7, #16]
 801fbc8:	429a      	cmp	r2, r3
 801fbca:	dbf0      	blt.n	801fbae <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801fbcc:	e061      	b.n	801fc92 <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 801fbce:	6a3b      	ldr	r3, [r7, #32]
 801fbd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801fbd4:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801fbd6:	2310      	movs	r3, #16
 801fbd8:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 801fbda:	e02d      	b.n	801fc38 <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 801fbdc:	6a3b      	ldr	r3, [r7, #32]
 801fbde:	f043 0302 	orr.w	r3, r3, #2
 801fbe2:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801fbe4:	e025      	b.n	801fc32 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801fbe6:	687b      	ldr	r3, [r7, #4]
 801fbe8:	781b      	ldrb	r3, [r3, #0]
 801fbea:	2b25      	cmp	r3, #37	; 0x25
 801fbec:	d004      	beq.n	801fbf8 <tiny_vsnprintf_like+0x1d4>
 801fbee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fbf0:	1c5a      	adds	r2, r3, #1
 801fbf2:	62fa      	str	r2, [r7, #44]	; 0x2c
 801fbf4:	2225      	movs	r2, #37	; 0x25
 801fbf6:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801fbf8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801fbfa:	68fb      	ldr	r3, [r7, #12]
 801fbfc:	1ad2      	subs	r2, r2, r3
 801fbfe:	68bb      	ldr	r3, [r7, #8]
 801fc00:	3b01      	subs	r3, #1
 801fc02:	429a      	cmp	r2, r3
 801fc04:	da17      	bge.n	801fc36 <tiny_vsnprintf_like+0x212>
        if (*fmt)
 801fc06:	687b      	ldr	r3, [r7, #4]
 801fc08:	781b      	ldrb	r3, [r3, #0]
 801fc0a:	2b00      	cmp	r3, #0
 801fc0c:	d006      	beq.n	801fc1c <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801fc0e:	687a      	ldr	r2, [r7, #4]
 801fc10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fc12:	1c59      	adds	r1, r3, #1
 801fc14:	62f9      	str	r1, [r7, #44]	; 0x2c
 801fc16:	7812      	ldrb	r2, [r2, #0]
 801fc18:	701a      	strb	r2, [r3, #0]
 801fc1a:	e002      	b.n	801fc22 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801fc1c:	687b      	ldr	r3, [r7, #4]
 801fc1e:	3b01      	subs	r3, #1
 801fc20:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801fc22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801fc24:	68fb      	ldr	r3, [r7, #12]
 801fc26:	1ad2      	subs	r2, r2, r3
 801fc28:	68bb      	ldr	r3, [r7, #8]
 801fc2a:	3b01      	subs	r3, #1
 801fc2c:	429a      	cmp	r2, r3
 801fc2e:	db2f      	blt.n	801fc90 <tiny_vsnprintf_like+0x26c>
 801fc30:	e002      	b.n	801fc38 <tiny_vsnprintf_like+0x214>
        break;
 801fc32:	bf00      	nop
 801fc34:	e000      	b.n	801fc38 <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 801fc36:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801fc38:	697b      	ldr	r3, [r7, #20]
 801fc3a:	2b6c      	cmp	r3, #108	; 0x6c
 801fc3c:	d105      	bne.n	801fc4a <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 801fc3e:	683b      	ldr	r3, [r7, #0]
 801fc40:	1d1a      	adds	r2, r3, #4
 801fc42:	603a      	str	r2, [r7, #0]
 801fc44:	681b      	ldr	r3, [r3, #0]
 801fc46:	637b      	str	r3, [r7, #52]	; 0x34
 801fc48:	e00f      	b.n	801fc6a <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 801fc4a:	6a3b      	ldr	r3, [r7, #32]
 801fc4c:	f003 0302 	and.w	r3, r3, #2
 801fc50:	2b00      	cmp	r3, #0
 801fc52:	d005      	beq.n	801fc60 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 801fc54:	683b      	ldr	r3, [r7, #0]
 801fc56:	1d1a      	adds	r2, r3, #4
 801fc58:	603a      	str	r2, [r7, #0]
 801fc5a:	681b      	ldr	r3, [r3, #0]
 801fc5c:	637b      	str	r3, [r7, #52]	; 0x34
 801fc5e:	e004      	b.n	801fc6a <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 801fc60:	683b      	ldr	r3, [r7, #0]
 801fc62:	1d1a      	adds	r2, r3, #4
 801fc64:	603a      	str	r2, [r7, #0]
 801fc66:	681b      	ldr	r3, [r3, #0]
 801fc68:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801fc6a:	68bb      	ldr	r3, [r7, #8]
 801fc6c:	1e5a      	subs	r2, r3, #1
 801fc6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801fc70:	68fb      	ldr	r3, [r7, #12]
 801fc72:	1acb      	subs	r3, r1, r3
 801fc74:	1ad1      	subs	r1, r2, r3
 801fc76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801fc78:	6a3b      	ldr	r3, [r7, #32]
 801fc7a:	9302      	str	r3, [sp, #8]
 801fc7c:	69bb      	ldr	r3, [r7, #24]
 801fc7e:	9301      	str	r3, [sp, #4]
 801fc80:	69fb      	ldr	r3, [r7, #28]
 801fc82:	9300      	str	r3, [sp, #0]
 801fc84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fc86:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801fc88:	f7ff fddc 	bl	801f844 <ee_number>
 801fc8c:	62f8      	str	r0, [r7, #44]	; 0x2c
 801fc8e:	e000      	b.n	801fc92 <tiny_vsnprintf_like+0x26e>
        continue;
 801fc90:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801fc92:	687b      	ldr	r3, [r7, #4]
 801fc94:	3301      	adds	r3, #1
 801fc96:	607b      	str	r3, [r7, #4]
 801fc98:	687b      	ldr	r3, [r7, #4]
 801fc9a:	781b      	ldrb	r3, [r3, #0]
 801fc9c:	2b00      	cmp	r3, #0
 801fc9e:	f47f aed0 	bne.w	801fa42 <tiny_vsnprintf_like+0x1e>
 801fca2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801fca4:	68fb      	ldr	r3, [r7, #12]
 801fca6:	1ad2      	subs	r2, r2, r3
 801fca8:	68bb      	ldr	r3, [r7, #8]
 801fcaa:	3b01      	subs	r3, #1
 801fcac:	429a      	cmp	r2, r3
 801fcae:	f6bf aec8 	bge.w	801fa42 <tiny_vsnprintf_like+0x1e>
 801fcb2:	e000      	b.n	801fcb6 <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 801fcb4:	bf00      	nop
  }

  *str = '\0';
 801fcb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fcb8:	2200      	movs	r2, #0
 801fcba:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801fcbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801fcbe:	68fb      	ldr	r3, [r7, #12]
 801fcc0:	1ad3      	subs	r3, r2, r3
}
 801fcc2:	4618      	mov	r0, r3
 801fcc4:	3738      	adds	r7, #56	; 0x38
 801fcc6:	46bd      	mov	sp, r7
 801fcc8:	bd80      	pop	{r7, pc}
 801fcca:	bf00      	nop
 801fccc:	08022574 	.word	0x08022574

0801fcd0 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801fcd0:	b580      	push	{r7, lr}
 801fcd2:	b08c      	sub	sp, #48	; 0x30
 801fcd4:	af00      	add	r7, sp, #0
 801fcd6:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801fcd8:	4b67      	ldr	r3, [pc, #412]	; (801fe78 <UTIL_SEQ_Run+0x1a8>)
 801fcda:	681b      	ldr	r3, [r3, #0]
 801fcdc:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 801fcde:	4b66      	ldr	r3, [pc, #408]	; (801fe78 <UTIL_SEQ_Run+0x1a8>)
 801fce0:	681a      	ldr	r2, [r3, #0]
 801fce2:	687b      	ldr	r3, [r7, #4]
 801fce4:	4013      	ands	r3, r2
 801fce6:	4a64      	ldr	r2, [pc, #400]	; (801fe78 <UTIL_SEQ_Run+0x1a8>)
 801fce8:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 801fcea:	e083      	b.n	801fdf4 <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 801fcec:	2300      	movs	r3, #0
 801fcee:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 801fcf0:	e002      	b.n	801fcf8 <UTIL_SEQ_Run+0x28>
    {
      counter++;
 801fcf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fcf4:	3301      	adds	r3, #1
 801fcf6:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 801fcf8:	4a60      	ldr	r2, [pc, #384]	; (801fe7c <UTIL_SEQ_Run+0x1ac>)
 801fcfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fcfc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801fd00:	4b5f      	ldr	r3, [pc, #380]	; (801fe80 <UTIL_SEQ_Run+0x1b0>)
 801fd02:	681b      	ldr	r3, [r3, #0]
 801fd04:	401a      	ands	r2, r3
 801fd06:	4b5c      	ldr	r3, [pc, #368]	; (801fe78 <UTIL_SEQ_Run+0x1a8>)
 801fd08:	681b      	ldr	r3, [r3, #0]
 801fd0a:	4013      	ands	r3, r2
 801fd0c:	2b00      	cmp	r3, #0
 801fd0e:	d0f0      	beq.n	801fcf2 <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 801fd10:	4a5a      	ldr	r2, [pc, #360]	; (801fe7c <UTIL_SEQ_Run+0x1ac>)
 801fd12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fd14:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801fd18:	4b59      	ldr	r3, [pc, #356]	; (801fe80 <UTIL_SEQ_Run+0x1b0>)
 801fd1a:	681b      	ldr	r3, [r3, #0]
 801fd1c:	401a      	ands	r2, r3
 801fd1e:	4b56      	ldr	r3, [pc, #344]	; (801fe78 <UTIL_SEQ_Run+0x1a8>)
 801fd20:	681b      	ldr	r3, [r3, #0]
 801fd22:	4013      	ands	r3, r2
 801fd24:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801fd26:	4a55      	ldr	r2, [pc, #340]	; (801fe7c <UTIL_SEQ_Run+0x1ac>)
 801fd28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fd2a:	00db      	lsls	r3, r3, #3
 801fd2c:	4413      	add	r3, r2
 801fd2e:	685a      	ldr	r2, [r3, #4]
 801fd30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801fd32:	4013      	ands	r3, r2
 801fd34:	2b00      	cmp	r3, #0
 801fd36:	d106      	bne.n	801fd46 <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801fd38:	4a50      	ldr	r2, [pc, #320]	; (801fe7c <UTIL_SEQ_Run+0x1ac>)
 801fd3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fd3c:	00db      	lsls	r3, r3, #3
 801fd3e:	4413      	add	r3, r2
 801fd40:	f04f 32ff 	mov.w	r2, #4294967295
 801fd44:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801fd46:	4a4d      	ldr	r2, [pc, #308]	; (801fe7c <UTIL_SEQ_Run+0x1ac>)
 801fd48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fd4a:	00db      	lsls	r3, r3, #3
 801fd4c:	4413      	add	r3, r2
 801fd4e:	685a      	ldr	r2, [r3, #4]
 801fd50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801fd52:	4013      	ands	r3, r2
 801fd54:	4618      	mov	r0, r3
 801fd56:	f000 f8f9 	bl	801ff4c <SEQ_BitPosition>
 801fd5a:	4603      	mov	r3, r0
 801fd5c:	461a      	mov	r2, r3
 801fd5e:	4b49      	ldr	r3, [pc, #292]	; (801fe84 <UTIL_SEQ_Run+0x1b4>)
 801fd60:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801fd62:	4a46      	ldr	r2, [pc, #280]	; (801fe7c <UTIL_SEQ_Run+0x1ac>)
 801fd64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fd66:	00db      	lsls	r3, r3, #3
 801fd68:	4413      	add	r3, r2
 801fd6a:	685a      	ldr	r2, [r3, #4]
 801fd6c:	4b45      	ldr	r3, [pc, #276]	; (801fe84 <UTIL_SEQ_Run+0x1b4>)
 801fd6e:	681b      	ldr	r3, [r3, #0]
 801fd70:	2101      	movs	r1, #1
 801fd72:	fa01 f303 	lsl.w	r3, r1, r3
 801fd76:	43db      	mvns	r3, r3
 801fd78:	401a      	ands	r2, r3
 801fd7a:	4940      	ldr	r1, [pc, #256]	; (801fe7c <UTIL_SEQ_Run+0x1ac>)
 801fd7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fd7e:	00db      	lsls	r3, r3, #3
 801fd80:	440b      	add	r3, r1
 801fd82:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fd84:	f3ef 8310 	mrs	r3, PRIMASK
 801fd88:	61bb      	str	r3, [r7, #24]
  return(result);
 801fd8a:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801fd8c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801fd8e:	b672      	cpsid	i
}
 801fd90:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801fd92:	4b3c      	ldr	r3, [pc, #240]	; (801fe84 <UTIL_SEQ_Run+0x1b4>)
 801fd94:	681b      	ldr	r3, [r3, #0]
 801fd96:	2201      	movs	r2, #1
 801fd98:	fa02 f303 	lsl.w	r3, r2, r3
 801fd9c:	43da      	mvns	r2, r3
 801fd9e:	4b3a      	ldr	r3, [pc, #232]	; (801fe88 <UTIL_SEQ_Run+0x1b8>)
 801fda0:	681b      	ldr	r3, [r3, #0]
 801fda2:	4013      	ands	r3, r2
 801fda4:	4a38      	ldr	r2, [pc, #224]	; (801fe88 <UTIL_SEQ_Run+0x1b8>)
 801fda6:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801fda8:	2302      	movs	r3, #2
 801fdaa:	62fb      	str	r3, [r7, #44]	; 0x2c
 801fdac:	e013      	b.n	801fdd6 <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801fdae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fdb0:	3b01      	subs	r3, #1
 801fdb2:	4a32      	ldr	r2, [pc, #200]	; (801fe7c <UTIL_SEQ_Run+0x1ac>)
 801fdb4:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801fdb8:	4b32      	ldr	r3, [pc, #200]	; (801fe84 <UTIL_SEQ_Run+0x1b4>)
 801fdba:	681b      	ldr	r3, [r3, #0]
 801fdbc:	2201      	movs	r2, #1
 801fdbe:	fa02 f303 	lsl.w	r3, r2, r3
 801fdc2:	43da      	mvns	r2, r3
 801fdc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fdc6:	3b01      	subs	r3, #1
 801fdc8:	400a      	ands	r2, r1
 801fdca:	492c      	ldr	r1, [pc, #176]	; (801fe7c <UTIL_SEQ_Run+0x1ac>)
 801fdcc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801fdd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fdd2:	3b01      	subs	r3, #1
 801fdd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 801fdd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fdd8:	2b00      	cmp	r3, #0
 801fdda:	d1e8      	bne.n	801fdae <UTIL_SEQ_Run+0xde>
 801fddc:	6a3b      	ldr	r3, [r7, #32]
 801fdde:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fde0:	697b      	ldr	r3, [r7, #20]
 801fde2:	f383 8810 	msr	PRIMASK, r3
}
 801fde6:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801fde8:	4b26      	ldr	r3, [pc, #152]	; (801fe84 <UTIL_SEQ_Run+0x1b4>)
 801fdea:	681b      	ldr	r3, [r3, #0]
 801fdec:	4a27      	ldr	r2, [pc, #156]	; (801fe8c <UTIL_SEQ_Run+0x1bc>)
 801fdee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801fdf2:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 801fdf4:	4b24      	ldr	r3, [pc, #144]	; (801fe88 <UTIL_SEQ_Run+0x1b8>)
 801fdf6:	681a      	ldr	r2, [r3, #0]
 801fdf8:	4b21      	ldr	r3, [pc, #132]	; (801fe80 <UTIL_SEQ_Run+0x1b0>)
 801fdfa:	681b      	ldr	r3, [r3, #0]
 801fdfc:	401a      	ands	r2, r3
 801fdfe:	4b1e      	ldr	r3, [pc, #120]	; (801fe78 <UTIL_SEQ_Run+0x1a8>)
 801fe00:	681b      	ldr	r3, [r3, #0]
 801fe02:	4013      	ands	r3, r2
 801fe04:	2b00      	cmp	r3, #0
 801fe06:	d007      	beq.n	801fe18 <UTIL_SEQ_Run+0x148>
 801fe08:	4b21      	ldr	r3, [pc, #132]	; (801fe90 <UTIL_SEQ_Run+0x1c0>)
 801fe0a:	681a      	ldr	r2, [r3, #0]
 801fe0c:	4b21      	ldr	r3, [pc, #132]	; (801fe94 <UTIL_SEQ_Run+0x1c4>)
 801fe0e:	681b      	ldr	r3, [r3, #0]
 801fe10:	4013      	ands	r3, r2
 801fe12:	2b00      	cmp	r3, #0
 801fe14:	f43f af6a 	beq.w	801fcec <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801fe18:	4b1a      	ldr	r3, [pc, #104]	; (801fe84 <UTIL_SEQ_Run+0x1b4>)
 801fe1a:	f04f 32ff 	mov.w	r2, #4294967295
 801fe1e:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801fe20:	f000 f888 	bl	801ff34 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fe24:	f3ef 8310 	mrs	r3, PRIMASK
 801fe28:	613b      	str	r3, [r7, #16]
  return(result);
 801fe2a:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801fe2c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801fe2e:	b672      	cpsid	i
}
 801fe30:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 801fe32:	4b15      	ldr	r3, [pc, #84]	; (801fe88 <UTIL_SEQ_Run+0x1b8>)
 801fe34:	681a      	ldr	r2, [r3, #0]
 801fe36:	4b12      	ldr	r3, [pc, #72]	; (801fe80 <UTIL_SEQ_Run+0x1b0>)
 801fe38:	681b      	ldr	r3, [r3, #0]
 801fe3a:	401a      	ands	r2, r3
 801fe3c:	4b0e      	ldr	r3, [pc, #56]	; (801fe78 <UTIL_SEQ_Run+0x1a8>)
 801fe3e:	681b      	ldr	r3, [r3, #0]
 801fe40:	4013      	ands	r3, r2
 801fe42:	2b00      	cmp	r3, #0
 801fe44:	d108      	bne.n	801fe58 <UTIL_SEQ_Run+0x188>
 801fe46:	4b12      	ldr	r3, [pc, #72]	; (801fe90 <UTIL_SEQ_Run+0x1c0>)
 801fe48:	681a      	ldr	r2, [r3, #0]
 801fe4a:	4b12      	ldr	r3, [pc, #72]	; (801fe94 <UTIL_SEQ_Run+0x1c4>)
 801fe4c:	681b      	ldr	r3, [r3, #0]
 801fe4e:	4013      	ands	r3, r2
 801fe50:	2b00      	cmp	r3, #0
 801fe52:	d101      	bne.n	801fe58 <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 801fe54:	f7e5 f8c8 	bl	8004fe8 <UTIL_SEQ_Idle>
 801fe58:	69fb      	ldr	r3, [r7, #28]
 801fe5a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fe5c:	68fb      	ldr	r3, [r7, #12]
 801fe5e:	f383 8810 	msr	PRIMASK, r3
}
 801fe62:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 801fe64:	f000 f86c 	bl	801ff40 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801fe68:	4a03      	ldr	r2, [pc, #12]	; (801fe78 <UTIL_SEQ_Run+0x1a8>)
 801fe6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801fe6c:	6013      	str	r3, [r2, #0]

  return;
 801fe6e:	bf00      	nop
}
 801fe70:	3730      	adds	r7, #48	; 0x30
 801fe72:	46bd      	mov	sp, r7
 801fe74:	bd80      	pop	{r7, pc}
 801fe76:	bf00      	nop
 801fe78:	200001c8 	.word	0x200001c8
 801fe7c:	200017e4 	.word	0x200017e4
 801fe80:	200001c4 	.word	0x200001c4
 801fe84:	20001760 	.word	0x20001760
 801fe88:	20001754 	.word	0x20001754
 801fe8c:	20001764 	.word	0x20001764
 801fe90:	20001758 	.word	0x20001758
 801fe94:	2000175c 	.word	0x2000175c

0801fe98 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801fe98:	b580      	push	{r7, lr}
 801fe9a:	b088      	sub	sp, #32
 801fe9c:	af00      	add	r7, sp, #0
 801fe9e:	60f8      	str	r0, [r7, #12]
 801fea0:	60b9      	str	r1, [r7, #8]
 801fea2:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fea4:	f3ef 8310 	mrs	r3, PRIMASK
 801fea8:	617b      	str	r3, [r7, #20]
  return(result);
 801feaa:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801feac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801feae:	b672      	cpsid	i
}
 801feb0:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801feb2:	68f8      	ldr	r0, [r7, #12]
 801feb4:	f000 f84a 	bl	801ff4c <SEQ_BitPosition>
 801feb8:	4603      	mov	r3, r0
 801feba:	4619      	mov	r1, r3
 801febc:	4a06      	ldr	r2, [pc, #24]	; (801fed8 <UTIL_SEQ_RegTask+0x40>)
 801febe:	687b      	ldr	r3, [r7, #4]
 801fec0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801fec4:	69fb      	ldr	r3, [r7, #28]
 801fec6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fec8:	69bb      	ldr	r3, [r7, #24]
 801feca:	f383 8810 	msr	PRIMASK, r3
}
 801fece:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801fed0:	bf00      	nop
}
 801fed2:	3720      	adds	r7, #32
 801fed4:	46bd      	mov	sp, r7
 801fed6:	bd80      	pop	{r7, pc}
 801fed8:	20001764 	.word	0x20001764

0801fedc <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801fedc:	b480      	push	{r7}
 801fede:	b087      	sub	sp, #28
 801fee0:	af00      	add	r7, sp, #0
 801fee2:	6078      	str	r0, [r7, #4]
 801fee4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fee6:	f3ef 8310 	mrs	r3, PRIMASK
 801feea:	60fb      	str	r3, [r7, #12]
  return(result);
 801feec:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801feee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801fef0:	b672      	cpsid	i
}
 801fef2:	bf00      	nop

  TaskSet |= TaskId_bm;
 801fef4:	4b0d      	ldr	r3, [pc, #52]	; (801ff2c <UTIL_SEQ_SetTask+0x50>)
 801fef6:	681a      	ldr	r2, [r3, #0]
 801fef8:	687b      	ldr	r3, [r7, #4]
 801fefa:	4313      	orrs	r3, r2
 801fefc:	4a0b      	ldr	r2, [pc, #44]	; (801ff2c <UTIL_SEQ_SetTask+0x50>)
 801fefe:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801ff00:	4a0b      	ldr	r2, [pc, #44]	; (801ff30 <UTIL_SEQ_SetTask+0x54>)
 801ff02:	683b      	ldr	r3, [r7, #0]
 801ff04:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801ff08:	687b      	ldr	r3, [r7, #4]
 801ff0a:	431a      	orrs	r2, r3
 801ff0c:	4908      	ldr	r1, [pc, #32]	; (801ff30 <UTIL_SEQ_SetTask+0x54>)
 801ff0e:	683b      	ldr	r3, [r7, #0]
 801ff10:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801ff14:	697b      	ldr	r3, [r7, #20]
 801ff16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ff18:	693b      	ldr	r3, [r7, #16]
 801ff1a:	f383 8810 	msr	PRIMASK, r3
}
 801ff1e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801ff20:	bf00      	nop
}
 801ff22:	371c      	adds	r7, #28
 801ff24:	46bd      	mov	sp, r7
 801ff26:	bc80      	pop	{r7}
 801ff28:	4770      	bx	lr
 801ff2a:	bf00      	nop
 801ff2c:	20001754 	.word	0x20001754
 801ff30:	200017e4 	.word	0x200017e4

0801ff34 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801ff34:	b480      	push	{r7}
 801ff36:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801ff38:	bf00      	nop
}
 801ff3a:	46bd      	mov	sp, r7
 801ff3c:	bc80      	pop	{r7}
 801ff3e:	4770      	bx	lr

0801ff40 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801ff40:	b480      	push	{r7}
 801ff42:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801ff44:	bf00      	nop
}
 801ff46:	46bd      	mov	sp, r7
 801ff48:	bc80      	pop	{r7}
 801ff4a:	4770      	bx	lr

0801ff4c <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801ff4c:	b480      	push	{r7}
 801ff4e:	b085      	sub	sp, #20
 801ff50:	af00      	add	r7, sp, #0
 801ff52:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 801ff54:	2300      	movs	r3, #0
 801ff56:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 801ff58:	687b      	ldr	r3, [r7, #4]
 801ff5a:	0c1b      	lsrs	r3, r3, #16
 801ff5c:	041b      	lsls	r3, r3, #16
 801ff5e:	2b00      	cmp	r3, #0
 801ff60:	d104      	bne.n	801ff6c <SEQ_BitPosition+0x20>
 801ff62:	2310      	movs	r3, #16
 801ff64:	73fb      	strb	r3, [r7, #15]
 801ff66:	687b      	ldr	r3, [r7, #4]
 801ff68:	041b      	lsls	r3, r3, #16
 801ff6a:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 801ff6c:	687b      	ldr	r3, [r7, #4]
 801ff6e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801ff72:	2b00      	cmp	r3, #0
 801ff74:	d105      	bne.n	801ff82 <SEQ_BitPosition+0x36>
 801ff76:	7bfb      	ldrb	r3, [r7, #15]
 801ff78:	3308      	adds	r3, #8
 801ff7a:	73fb      	strb	r3, [r7, #15]
 801ff7c:	687b      	ldr	r3, [r7, #4]
 801ff7e:	021b      	lsls	r3, r3, #8
 801ff80:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 801ff82:	687b      	ldr	r3, [r7, #4]
 801ff84:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801ff88:	2b00      	cmp	r3, #0
 801ff8a:	d105      	bne.n	801ff98 <SEQ_BitPosition+0x4c>
 801ff8c:	7bfb      	ldrb	r3, [r7, #15]
 801ff8e:	3304      	adds	r3, #4
 801ff90:	73fb      	strb	r3, [r7, #15]
 801ff92:	687b      	ldr	r3, [r7, #4]
 801ff94:	011b      	lsls	r3, r3, #4
 801ff96:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 801ff98:	687b      	ldr	r3, [r7, #4]
 801ff9a:	0f1b      	lsrs	r3, r3, #28
 801ff9c:	4a06      	ldr	r2, [pc, #24]	; (801ffb8 <SEQ_BitPosition+0x6c>)
 801ff9e:	5cd2      	ldrb	r2, [r2, r3]
 801ffa0:	7bfb      	ldrb	r3, [r7, #15]
 801ffa2:	4413      	add	r3, r2
 801ffa4:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801ffa6:	7bfb      	ldrb	r3, [r7, #15]
 801ffa8:	f1c3 031f 	rsb	r3, r3, #31
 801ffac:	b2db      	uxtb	r3, r3
}
 801ffae:	4618      	mov	r0, r3
 801ffb0:	3714      	adds	r7, #20
 801ffb2:	46bd      	mov	sp, r7
 801ffb4:	bc80      	pop	{r7}
 801ffb6:	4770      	bx	lr
 801ffb8:	08022c64 	.word	0x08022c64

0801ffbc <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801ffbc:	b580      	push	{r7, lr}
 801ffbe:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801ffc0:	4b04      	ldr	r3, [pc, #16]	; (801ffd4 <UTIL_TIMER_Init+0x18>)
 801ffc2:	2200      	movs	r2, #0
 801ffc4:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801ffc6:	4b04      	ldr	r3, [pc, #16]	; (801ffd8 <UTIL_TIMER_Init+0x1c>)
 801ffc8:	681b      	ldr	r3, [r3, #0]
 801ffca:	4798      	blx	r3
 801ffcc:	4603      	mov	r3, r0
}
 801ffce:	4618      	mov	r0, r3
 801ffd0:	bd80      	pop	{r7, pc}
 801ffd2:	bf00      	nop
 801ffd4:	200017f4 	.word	0x200017f4
 801ffd8:	08022654 	.word	0x08022654

0801ffdc <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801ffdc:	b580      	push	{r7, lr}
 801ffde:	b084      	sub	sp, #16
 801ffe0:	af00      	add	r7, sp, #0
 801ffe2:	60f8      	str	r0, [r7, #12]
 801ffe4:	60b9      	str	r1, [r7, #8]
 801ffe6:	603b      	str	r3, [r7, #0]
 801ffe8:	4613      	mov	r3, r2
 801ffea:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801ffec:	68fb      	ldr	r3, [r7, #12]
 801ffee:	2b00      	cmp	r3, #0
 801fff0:	d023      	beq.n	802003a <UTIL_TIMER_Create+0x5e>
 801fff2:	683b      	ldr	r3, [r7, #0]
 801fff4:	2b00      	cmp	r3, #0
 801fff6:	d020      	beq.n	802003a <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801fff8:	68fb      	ldr	r3, [r7, #12]
 801fffa:	2200      	movs	r2, #0
 801fffc:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801fffe:	4b11      	ldr	r3, [pc, #68]	; (8020044 <UTIL_TIMER_Create+0x68>)
 8020000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020002:	68b8      	ldr	r0, [r7, #8]
 8020004:	4798      	blx	r3
 8020006:	4602      	mov	r2, r0
 8020008:	68fb      	ldr	r3, [r7, #12]
 802000a:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 802000c:	68fb      	ldr	r3, [r7, #12]
 802000e:	2200      	movs	r2, #0
 8020010:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 8020012:	68fb      	ldr	r3, [r7, #12]
 8020014:	2200      	movs	r2, #0
 8020016:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8020018:	68fb      	ldr	r3, [r7, #12]
 802001a:	2200      	movs	r2, #0
 802001c:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 802001e:	68fb      	ldr	r3, [r7, #12]
 8020020:	683a      	ldr	r2, [r7, #0]
 8020022:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 8020024:	68fb      	ldr	r3, [r7, #12]
 8020026:	69ba      	ldr	r2, [r7, #24]
 8020028:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 802002a:	68fb      	ldr	r3, [r7, #12]
 802002c:	79fa      	ldrb	r2, [r7, #7]
 802002e:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 8020030:	68fb      	ldr	r3, [r7, #12]
 8020032:	2200      	movs	r2, #0
 8020034:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 8020036:	2300      	movs	r3, #0
 8020038:	e000      	b.n	802003c <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 802003a:	2301      	movs	r3, #1
  }
}
 802003c:	4618      	mov	r0, r3
 802003e:	3710      	adds	r7, #16
 8020040:	46bd      	mov	sp, r7
 8020042:	bd80      	pop	{r7, pc}
 8020044:	08022654 	.word	0x08022654

08020048 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 8020048:	b580      	push	{r7, lr}
 802004a:	b08a      	sub	sp, #40	; 0x28
 802004c:	af00      	add	r7, sp, #0
 802004e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8020050:	2300      	movs	r3, #0
 8020052:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8020056:	687b      	ldr	r3, [r7, #4]
 8020058:	2b00      	cmp	r3, #0
 802005a:	d056      	beq.n	802010a <UTIL_TIMER_Start+0xc2>
 802005c:	6878      	ldr	r0, [r7, #4]
 802005e:	f000 f9a9 	bl	80203b4 <TimerExists>
 8020062:	4603      	mov	r3, r0
 8020064:	f083 0301 	eor.w	r3, r3, #1
 8020068:	b2db      	uxtb	r3, r3
 802006a:	2b00      	cmp	r3, #0
 802006c:	d04d      	beq.n	802010a <UTIL_TIMER_Start+0xc2>
 802006e:	687b      	ldr	r3, [r7, #4]
 8020070:	7a5b      	ldrb	r3, [r3, #9]
 8020072:	2b00      	cmp	r3, #0
 8020074:	d149      	bne.n	802010a <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020076:	f3ef 8310 	mrs	r3, PRIMASK
 802007a:	613b      	str	r3, [r7, #16]
  return(result);
 802007c:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 802007e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8020080:	b672      	cpsid	i
}
 8020082:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 8020084:	687b      	ldr	r3, [r7, #4]
 8020086:	685b      	ldr	r3, [r3, #4]
 8020088:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 802008a:	4b24      	ldr	r3, [pc, #144]	; (802011c <UTIL_TIMER_Start+0xd4>)
 802008c:	6a1b      	ldr	r3, [r3, #32]
 802008e:	4798      	blx	r3
 8020090:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 8020092:	6a3a      	ldr	r2, [r7, #32]
 8020094:	69bb      	ldr	r3, [r7, #24]
 8020096:	429a      	cmp	r2, r3
 8020098:	d201      	bcs.n	802009e <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 802009a:	69bb      	ldr	r3, [r7, #24]
 802009c:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 802009e:	687b      	ldr	r3, [r7, #4]
 80200a0:	6a3a      	ldr	r2, [r7, #32]
 80200a2:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 80200a4:	687b      	ldr	r3, [r7, #4]
 80200a6:	2200      	movs	r2, #0
 80200a8:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 80200aa:	687b      	ldr	r3, [r7, #4]
 80200ac:	2201      	movs	r2, #1
 80200ae:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 80200b0:	687b      	ldr	r3, [r7, #4]
 80200b2:	2200      	movs	r2, #0
 80200b4:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 80200b6:	4b1a      	ldr	r3, [pc, #104]	; (8020120 <UTIL_TIMER_Start+0xd8>)
 80200b8:	681b      	ldr	r3, [r3, #0]
 80200ba:	2b00      	cmp	r3, #0
 80200bc:	d106      	bne.n	80200cc <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 80200be:	4b17      	ldr	r3, [pc, #92]	; (802011c <UTIL_TIMER_Start+0xd4>)
 80200c0:	691b      	ldr	r3, [r3, #16]
 80200c2:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 80200c4:	6878      	ldr	r0, [r7, #4]
 80200c6:	f000 f9eb 	bl	80204a0 <TimerInsertNewHeadTimer>
 80200ca:	e017      	b.n	80200fc <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 80200cc:	4b13      	ldr	r3, [pc, #76]	; (802011c <UTIL_TIMER_Start+0xd4>)
 80200ce:	699b      	ldr	r3, [r3, #24]
 80200d0:	4798      	blx	r3
 80200d2:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 80200d4:	687b      	ldr	r3, [r7, #4]
 80200d6:	681a      	ldr	r2, [r3, #0]
 80200d8:	697b      	ldr	r3, [r7, #20]
 80200da:	441a      	add	r2, r3
 80200dc:	687b      	ldr	r3, [r7, #4]
 80200de:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 80200e0:	687b      	ldr	r3, [r7, #4]
 80200e2:	681a      	ldr	r2, [r3, #0]
 80200e4:	4b0e      	ldr	r3, [pc, #56]	; (8020120 <UTIL_TIMER_Start+0xd8>)
 80200e6:	681b      	ldr	r3, [r3, #0]
 80200e8:	681b      	ldr	r3, [r3, #0]
 80200ea:	429a      	cmp	r2, r3
 80200ec:	d203      	bcs.n	80200f6 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 80200ee:	6878      	ldr	r0, [r7, #4]
 80200f0:	f000 f9d6 	bl	80204a0 <TimerInsertNewHeadTimer>
 80200f4:	e002      	b.n	80200fc <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 80200f6:	6878      	ldr	r0, [r7, #4]
 80200f8:	f000 f9a2 	bl	8020440 <TimerInsertTimer>
 80200fc:	69fb      	ldr	r3, [r7, #28]
 80200fe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020100:	68fb      	ldr	r3, [r7, #12]
 8020102:	f383 8810 	msr	PRIMASK, r3
}
 8020106:	bf00      	nop
  {
 8020108:	e002      	b.n	8020110 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 802010a:	2301      	movs	r3, #1
 802010c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 8020110:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8020114:	4618      	mov	r0, r3
 8020116:	3728      	adds	r7, #40	; 0x28
 8020118:	46bd      	mov	sp, r7
 802011a:	bd80      	pop	{r7, pc}
 802011c:	08022654 	.word	0x08022654
 8020120:	200017f4 	.word	0x200017f4

08020124 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 8020124:	b580      	push	{r7, lr}
 8020126:	b088      	sub	sp, #32
 8020128:	af00      	add	r7, sp, #0
 802012a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 802012c:	2300      	movs	r3, #0
 802012e:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 8020130:	687b      	ldr	r3, [r7, #4]
 8020132:	2b00      	cmp	r3, #0
 8020134:	d05b      	beq.n	80201ee <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020136:	f3ef 8310 	mrs	r3, PRIMASK
 802013a:	60fb      	str	r3, [r7, #12]
  return(result);
 802013c:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 802013e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8020140:	b672      	cpsid	i
}
 8020142:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8020144:	4b2d      	ldr	r3, [pc, #180]	; (80201fc <UTIL_TIMER_Stop+0xd8>)
 8020146:	681b      	ldr	r3, [r3, #0]
 8020148:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 802014a:	4b2c      	ldr	r3, [pc, #176]	; (80201fc <UTIL_TIMER_Stop+0xd8>)
 802014c:	681b      	ldr	r3, [r3, #0]
 802014e:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 8020150:	687b      	ldr	r3, [r7, #4]
 8020152:	2201      	movs	r2, #1
 8020154:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 8020156:	4b29      	ldr	r3, [pc, #164]	; (80201fc <UTIL_TIMER_Stop+0xd8>)
 8020158:	681b      	ldr	r3, [r3, #0]
 802015a:	2b00      	cmp	r3, #0
 802015c:	d041      	beq.n	80201e2 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 802015e:	687b      	ldr	r3, [r7, #4]
 8020160:	2200      	movs	r2, #0
 8020162:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8020164:	4b25      	ldr	r3, [pc, #148]	; (80201fc <UTIL_TIMER_Stop+0xd8>)
 8020166:	681b      	ldr	r3, [r3, #0]
 8020168:	687a      	ldr	r2, [r7, #4]
 802016a:	429a      	cmp	r2, r3
 802016c:	d134      	bne.n	80201d8 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 802016e:	4b23      	ldr	r3, [pc, #140]	; (80201fc <UTIL_TIMER_Stop+0xd8>)
 8020170:	681b      	ldr	r3, [r3, #0]
 8020172:	2200      	movs	r2, #0
 8020174:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 8020176:	4b21      	ldr	r3, [pc, #132]	; (80201fc <UTIL_TIMER_Stop+0xd8>)
 8020178:	681b      	ldr	r3, [r3, #0]
 802017a:	695b      	ldr	r3, [r3, #20]
 802017c:	2b00      	cmp	r3, #0
 802017e:	d00a      	beq.n	8020196 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 8020180:	4b1e      	ldr	r3, [pc, #120]	; (80201fc <UTIL_TIMER_Stop+0xd8>)
 8020182:	681b      	ldr	r3, [r3, #0]
 8020184:	695b      	ldr	r3, [r3, #20]
 8020186:	4a1d      	ldr	r2, [pc, #116]	; (80201fc <UTIL_TIMER_Stop+0xd8>)
 8020188:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 802018a:	4b1c      	ldr	r3, [pc, #112]	; (80201fc <UTIL_TIMER_Stop+0xd8>)
 802018c:	681b      	ldr	r3, [r3, #0]
 802018e:	4618      	mov	r0, r3
 8020190:	f000 f92c 	bl	80203ec <TimerSetTimeout>
 8020194:	e023      	b.n	80201de <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 8020196:	4b1a      	ldr	r3, [pc, #104]	; (8020200 <UTIL_TIMER_Stop+0xdc>)
 8020198:	68db      	ldr	r3, [r3, #12]
 802019a:	4798      	blx	r3
            TimerListHead = NULL;
 802019c:	4b17      	ldr	r3, [pc, #92]	; (80201fc <UTIL_TIMER_Stop+0xd8>)
 802019e:	2200      	movs	r2, #0
 80201a0:	601a      	str	r2, [r3, #0]
 80201a2:	e01c      	b.n	80201de <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 80201a4:	697a      	ldr	r2, [r7, #20]
 80201a6:	687b      	ldr	r3, [r7, #4]
 80201a8:	429a      	cmp	r2, r3
 80201aa:	d110      	bne.n	80201ce <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 80201ac:	697b      	ldr	r3, [r7, #20]
 80201ae:	695b      	ldr	r3, [r3, #20]
 80201b0:	2b00      	cmp	r3, #0
 80201b2:	d006      	beq.n	80201c2 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 80201b4:	697b      	ldr	r3, [r7, #20]
 80201b6:	695b      	ldr	r3, [r3, #20]
 80201b8:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 80201ba:	69bb      	ldr	r3, [r7, #24]
 80201bc:	697a      	ldr	r2, [r7, #20]
 80201be:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 80201c0:	e00d      	b.n	80201de <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 80201c2:	2300      	movs	r3, #0
 80201c4:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 80201c6:	69bb      	ldr	r3, [r7, #24]
 80201c8:	697a      	ldr	r2, [r7, #20]
 80201ca:	615a      	str	r2, [r3, #20]
            break;
 80201cc:	e007      	b.n	80201de <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 80201ce:	697b      	ldr	r3, [r7, #20]
 80201d0:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 80201d2:	697b      	ldr	r3, [r7, #20]
 80201d4:	695b      	ldr	r3, [r3, #20]
 80201d6:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 80201d8:	697b      	ldr	r3, [r7, #20]
 80201da:	2b00      	cmp	r3, #0
 80201dc:	d1e2      	bne.n	80201a4 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 80201de:	2300      	movs	r3, #0
 80201e0:	77fb      	strb	r3, [r7, #31]
 80201e2:	693b      	ldr	r3, [r7, #16]
 80201e4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80201e6:	68bb      	ldr	r3, [r7, #8]
 80201e8:	f383 8810 	msr	PRIMASK, r3
}
 80201ec:	e001      	b.n	80201f2 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 80201ee:	2301      	movs	r3, #1
 80201f0:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 80201f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80201f4:	4618      	mov	r0, r3
 80201f6:	3720      	adds	r7, #32
 80201f8:	46bd      	mov	sp, r7
 80201fa:	bd80      	pop	{r7, pc}
 80201fc:	200017f4 	.word	0x200017f4
 8020200:	08022654 	.word	0x08022654

08020204 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 8020204:	b580      	push	{r7, lr}
 8020206:	b084      	sub	sp, #16
 8020208:	af00      	add	r7, sp, #0
 802020a:	6078      	str	r0, [r7, #4]
 802020c:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 802020e:	2300      	movs	r3, #0
 8020210:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 8020212:	687b      	ldr	r3, [r7, #4]
 8020214:	2b00      	cmp	r3, #0
 8020216:	d102      	bne.n	802021e <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 8020218:	2301      	movs	r3, #1
 802021a:	73fb      	strb	r3, [r7, #15]
 802021c:	e014      	b.n	8020248 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 802021e:	4b0d      	ldr	r3, [pc, #52]	; (8020254 <UTIL_TIMER_SetPeriod+0x50>)
 8020220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020222:	6838      	ldr	r0, [r7, #0]
 8020224:	4798      	blx	r3
 8020226:	4602      	mov	r2, r0
 8020228:	687b      	ldr	r3, [r7, #4]
 802022a:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 802022c:	6878      	ldr	r0, [r7, #4]
 802022e:	f000 f8c1 	bl	80203b4 <TimerExists>
 8020232:	4603      	mov	r3, r0
 8020234:	2b00      	cmp	r3, #0
 8020236:	d007      	beq.n	8020248 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 8020238:	6878      	ldr	r0, [r7, #4]
 802023a:	f7ff ff73 	bl	8020124 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 802023e:	6878      	ldr	r0, [r7, #4]
 8020240:	f7ff ff02 	bl	8020048 <UTIL_TIMER_Start>
 8020244:	4603      	mov	r3, r0
 8020246:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8020248:	7bfb      	ldrb	r3, [r7, #15]
}
 802024a:	4618      	mov	r0, r3
 802024c:	3710      	adds	r7, #16
 802024e:	46bd      	mov	sp, r7
 8020250:	bd80      	pop	{r7, pc}
 8020252:	bf00      	nop
 8020254:	08022654 	.word	0x08022654

08020258 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 8020258:	b590      	push	{r4, r7, lr}
 802025a:	b089      	sub	sp, #36	; 0x24
 802025c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802025e:	f3ef 8310 	mrs	r3, PRIMASK
 8020262:	60bb      	str	r3, [r7, #8]
  return(result);
 8020264:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8020266:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8020268:	b672      	cpsid	i
}
 802026a:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 802026c:	4b38      	ldr	r3, [pc, #224]	; (8020350 <UTIL_TIMER_IRQ_Handler+0xf8>)
 802026e:	695b      	ldr	r3, [r3, #20]
 8020270:	4798      	blx	r3
 8020272:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8020274:	4b36      	ldr	r3, [pc, #216]	; (8020350 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8020276:	691b      	ldr	r3, [r3, #16]
 8020278:	4798      	blx	r3
 802027a:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 802027c:	693a      	ldr	r2, [r7, #16]
 802027e:	697b      	ldr	r3, [r7, #20]
 8020280:	1ad3      	subs	r3, r2, r3
 8020282:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 8020284:	4b33      	ldr	r3, [pc, #204]	; (8020354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8020286:	681b      	ldr	r3, [r3, #0]
 8020288:	2b00      	cmp	r3, #0
 802028a:	d037      	beq.n	80202fc <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 802028c:	4b31      	ldr	r3, [pc, #196]	; (8020354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 802028e:	681b      	ldr	r3, [r3, #0]
 8020290:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 8020292:	69fb      	ldr	r3, [r7, #28]
 8020294:	681b      	ldr	r3, [r3, #0]
 8020296:	68fa      	ldr	r2, [r7, #12]
 8020298:	429a      	cmp	r2, r3
 802029a:	d206      	bcs.n	80202aa <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 802029c:	69fb      	ldr	r3, [r7, #28]
 802029e:	681a      	ldr	r2, [r3, #0]
 80202a0:	68fb      	ldr	r3, [r7, #12]
 80202a2:	1ad2      	subs	r2, r2, r3
 80202a4:	69fb      	ldr	r3, [r7, #28]
 80202a6:	601a      	str	r2, [r3, #0]
 80202a8:	e002      	b.n	80202b0 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 80202aa:	69fb      	ldr	r3, [r7, #28]
 80202ac:	2200      	movs	r2, #0
 80202ae:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 80202b0:	69fb      	ldr	r3, [r7, #28]
 80202b2:	695b      	ldr	r3, [r3, #20]
 80202b4:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 80202b6:	69fb      	ldr	r3, [r7, #28]
 80202b8:	2b00      	cmp	r3, #0
 80202ba:	d1ea      	bne.n	8020292 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 80202bc:	e01e      	b.n	80202fc <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 80202be:	4b25      	ldr	r3, [pc, #148]	; (8020354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80202c0:	681b      	ldr	r3, [r3, #0]
 80202c2:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 80202c4:	4b23      	ldr	r3, [pc, #140]	; (8020354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80202c6:	681b      	ldr	r3, [r3, #0]
 80202c8:	695b      	ldr	r3, [r3, #20]
 80202ca:	4a22      	ldr	r2, [pc, #136]	; (8020354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80202cc:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 80202ce:	69fb      	ldr	r3, [r7, #28]
 80202d0:	2200      	movs	r2, #0
 80202d2:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 80202d4:	69fb      	ldr	r3, [r7, #28]
 80202d6:	2200      	movs	r2, #0
 80202d8:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 80202da:	69fb      	ldr	r3, [r7, #28]
 80202dc:	68db      	ldr	r3, [r3, #12]
 80202de:	69fa      	ldr	r2, [r7, #28]
 80202e0:	6912      	ldr	r2, [r2, #16]
 80202e2:	4610      	mov	r0, r2
 80202e4:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 80202e6:	69fb      	ldr	r3, [r7, #28]
 80202e8:	7adb      	ldrb	r3, [r3, #11]
 80202ea:	2b01      	cmp	r3, #1
 80202ec:	d106      	bne.n	80202fc <UTIL_TIMER_IRQ_Handler+0xa4>
 80202ee:	69fb      	ldr	r3, [r7, #28]
 80202f0:	7a9b      	ldrb	r3, [r3, #10]
 80202f2:	2b00      	cmp	r3, #0
 80202f4:	d102      	bne.n	80202fc <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 80202f6:	69f8      	ldr	r0, [r7, #28]
 80202f8:	f7ff fea6 	bl	8020048 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 80202fc:	4b15      	ldr	r3, [pc, #84]	; (8020354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80202fe:	681b      	ldr	r3, [r3, #0]
 8020300:	2b00      	cmp	r3, #0
 8020302:	d00d      	beq.n	8020320 <UTIL_TIMER_IRQ_Handler+0xc8>
 8020304:	4b13      	ldr	r3, [pc, #76]	; (8020354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8020306:	681b      	ldr	r3, [r3, #0]
 8020308:	681b      	ldr	r3, [r3, #0]
 802030a:	2b00      	cmp	r3, #0
 802030c:	d0d7      	beq.n	80202be <UTIL_TIMER_IRQ_Handler+0x66>
 802030e:	4b11      	ldr	r3, [pc, #68]	; (8020354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8020310:	681b      	ldr	r3, [r3, #0]
 8020312:	681c      	ldr	r4, [r3, #0]
 8020314:	4b0e      	ldr	r3, [pc, #56]	; (8020350 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8020316:	699b      	ldr	r3, [r3, #24]
 8020318:	4798      	blx	r3
 802031a:	4603      	mov	r3, r0
 802031c:	429c      	cmp	r4, r3
 802031e:	d3ce      	bcc.n	80202be <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 8020320:	4b0c      	ldr	r3, [pc, #48]	; (8020354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8020322:	681b      	ldr	r3, [r3, #0]
 8020324:	2b00      	cmp	r3, #0
 8020326:	d009      	beq.n	802033c <UTIL_TIMER_IRQ_Handler+0xe4>
 8020328:	4b0a      	ldr	r3, [pc, #40]	; (8020354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 802032a:	681b      	ldr	r3, [r3, #0]
 802032c:	7a1b      	ldrb	r3, [r3, #8]
 802032e:	2b00      	cmp	r3, #0
 8020330:	d104      	bne.n	802033c <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 8020332:	4b08      	ldr	r3, [pc, #32]	; (8020354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8020334:	681b      	ldr	r3, [r3, #0]
 8020336:	4618      	mov	r0, r3
 8020338:	f000 f858 	bl	80203ec <TimerSetTimeout>
 802033c:	69bb      	ldr	r3, [r7, #24]
 802033e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020340:	687b      	ldr	r3, [r7, #4]
 8020342:	f383 8810 	msr	PRIMASK, r3
}
 8020346:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 8020348:	bf00      	nop
 802034a:	3724      	adds	r7, #36	; 0x24
 802034c:	46bd      	mov	sp, r7
 802034e:	bd90      	pop	{r4, r7, pc}
 8020350:	08022654 	.word	0x08022654
 8020354:	200017f4 	.word	0x200017f4

08020358 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8020358:	b580      	push	{r7, lr}
 802035a:	b082      	sub	sp, #8
 802035c:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 802035e:	4b06      	ldr	r3, [pc, #24]	; (8020378 <UTIL_TIMER_GetCurrentTime+0x20>)
 8020360:	69db      	ldr	r3, [r3, #28]
 8020362:	4798      	blx	r3
 8020364:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 8020366:	4b04      	ldr	r3, [pc, #16]	; (8020378 <UTIL_TIMER_GetCurrentTime+0x20>)
 8020368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802036a:	6878      	ldr	r0, [r7, #4]
 802036c:	4798      	blx	r3
 802036e:	4603      	mov	r3, r0
}
 8020370:	4618      	mov	r0, r3
 8020372:	3708      	adds	r7, #8
 8020374:	46bd      	mov	sp, r7
 8020376:	bd80      	pop	{r7, pc}
 8020378:	08022654 	.word	0x08022654

0802037c <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 802037c:	b580      	push	{r7, lr}
 802037e:	b084      	sub	sp, #16
 8020380:	af00      	add	r7, sp, #0
 8020382:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8020384:	4b0a      	ldr	r3, [pc, #40]	; (80203b0 <UTIL_TIMER_GetElapsedTime+0x34>)
 8020386:	69db      	ldr	r3, [r3, #28]
 8020388:	4798      	blx	r3
 802038a:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 802038c:	4b08      	ldr	r3, [pc, #32]	; (80203b0 <UTIL_TIMER_GetElapsedTime+0x34>)
 802038e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020390:	6878      	ldr	r0, [r7, #4]
 8020392:	4798      	blx	r3
 8020394:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8020396:	4b06      	ldr	r3, [pc, #24]	; (80203b0 <UTIL_TIMER_GetElapsedTime+0x34>)
 8020398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802039a:	68f9      	ldr	r1, [r7, #12]
 802039c:	68ba      	ldr	r2, [r7, #8]
 802039e:	1a8a      	subs	r2, r1, r2
 80203a0:	4610      	mov	r0, r2
 80203a2:	4798      	blx	r3
 80203a4:	4603      	mov	r3, r0
}
 80203a6:	4618      	mov	r0, r3
 80203a8:	3710      	adds	r7, #16
 80203aa:	46bd      	mov	sp, r7
 80203ac:	bd80      	pop	{r7, pc}
 80203ae:	bf00      	nop
 80203b0:	08022654 	.word	0x08022654

080203b4 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 80203b4:	b480      	push	{r7}
 80203b6:	b085      	sub	sp, #20
 80203b8:	af00      	add	r7, sp, #0
 80203ba:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 80203bc:	4b0a      	ldr	r3, [pc, #40]	; (80203e8 <TimerExists+0x34>)
 80203be:	681b      	ldr	r3, [r3, #0]
 80203c0:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 80203c2:	e008      	b.n	80203d6 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 80203c4:	68fa      	ldr	r2, [r7, #12]
 80203c6:	687b      	ldr	r3, [r7, #4]
 80203c8:	429a      	cmp	r2, r3
 80203ca:	d101      	bne.n	80203d0 <TimerExists+0x1c>
    {
      return true;
 80203cc:	2301      	movs	r3, #1
 80203ce:	e006      	b.n	80203de <TimerExists+0x2a>
    }
    cur = cur->Next;
 80203d0:	68fb      	ldr	r3, [r7, #12]
 80203d2:	695b      	ldr	r3, [r3, #20]
 80203d4:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 80203d6:	68fb      	ldr	r3, [r7, #12]
 80203d8:	2b00      	cmp	r3, #0
 80203da:	d1f3      	bne.n	80203c4 <TimerExists+0x10>
  }
  return false;
 80203dc:	2300      	movs	r3, #0
}
 80203de:	4618      	mov	r0, r3
 80203e0:	3714      	adds	r7, #20
 80203e2:	46bd      	mov	sp, r7
 80203e4:	bc80      	pop	{r7}
 80203e6:	4770      	bx	lr
 80203e8:	200017f4 	.word	0x200017f4

080203ec <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 80203ec:	b590      	push	{r4, r7, lr}
 80203ee:	b085      	sub	sp, #20
 80203f0:	af00      	add	r7, sp, #0
 80203f2:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 80203f4:	4b11      	ldr	r3, [pc, #68]	; (802043c <TimerSetTimeout+0x50>)
 80203f6:	6a1b      	ldr	r3, [r3, #32]
 80203f8:	4798      	blx	r3
 80203fa:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 80203fc:	687b      	ldr	r3, [r7, #4]
 80203fe:	2201      	movs	r2, #1
 8020400:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8020402:	687b      	ldr	r3, [r7, #4]
 8020404:	681c      	ldr	r4, [r3, #0]
 8020406:	4b0d      	ldr	r3, [pc, #52]	; (802043c <TimerSetTimeout+0x50>)
 8020408:	699b      	ldr	r3, [r3, #24]
 802040a:	4798      	blx	r3
 802040c:	4602      	mov	r2, r0
 802040e:	68fb      	ldr	r3, [r7, #12]
 8020410:	4413      	add	r3, r2
 8020412:	429c      	cmp	r4, r3
 8020414:	d207      	bcs.n	8020426 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8020416:	4b09      	ldr	r3, [pc, #36]	; (802043c <TimerSetTimeout+0x50>)
 8020418:	699b      	ldr	r3, [r3, #24]
 802041a:	4798      	blx	r3
 802041c:	4602      	mov	r2, r0
 802041e:	68fb      	ldr	r3, [r7, #12]
 8020420:	441a      	add	r2, r3
 8020422:	687b      	ldr	r3, [r7, #4]
 8020424:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8020426:	4b05      	ldr	r3, [pc, #20]	; (802043c <TimerSetTimeout+0x50>)
 8020428:	689b      	ldr	r3, [r3, #8]
 802042a:	687a      	ldr	r2, [r7, #4]
 802042c:	6812      	ldr	r2, [r2, #0]
 802042e:	4610      	mov	r0, r2
 8020430:	4798      	blx	r3
}
 8020432:	bf00      	nop
 8020434:	3714      	adds	r7, #20
 8020436:	46bd      	mov	sp, r7
 8020438:	bd90      	pop	{r4, r7, pc}
 802043a:	bf00      	nop
 802043c:	08022654 	.word	0x08022654

08020440 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 8020440:	b480      	push	{r7}
 8020442:	b085      	sub	sp, #20
 8020444:	af00      	add	r7, sp, #0
 8020446:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8020448:	4b14      	ldr	r3, [pc, #80]	; (802049c <TimerInsertTimer+0x5c>)
 802044a:	681b      	ldr	r3, [r3, #0]
 802044c:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 802044e:	4b13      	ldr	r3, [pc, #76]	; (802049c <TimerInsertTimer+0x5c>)
 8020450:	681b      	ldr	r3, [r3, #0]
 8020452:	695b      	ldr	r3, [r3, #20]
 8020454:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 8020456:	e012      	b.n	802047e <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 8020458:	687b      	ldr	r3, [r7, #4]
 802045a:	681a      	ldr	r2, [r3, #0]
 802045c:	68bb      	ldr	r3, [r7, #8]
 802045e:	681b      	ldr	r3, [r3, #0]
 8020460:	429a      	cmp	r2, r3
 8020462:	d905      	bls.n	8020470 <TimerInsertTimer+0x30>
    {
        cur = next;
 8020464:	68bb      	ldr	r3, [r7, #8]
 8020466:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 8020468:	68bb      	ldr	r3, [r7, #8]
 802046a:	695b      	ldr	r3, [r3, #20]
 802046c:	60bb      	str	r3, [r7, #8]
 802046e:	e006      	b.n	802047e <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 8020470:	68fb      	ldr	r3, [r7, #12]
 8020472:	687a      	ldr	r2, [r7, #4]
 8020474:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 8020476:	687b      	ldr	r3, [r7, #4]
 8020478:	68ba      	ldr	r2, [r7, #8]
 802047a:	615a      	str	r2, [r3, #20]
        return;
 802047c:	e009      	b.n	8020492 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 802047e:	68fb      	ldr	r3, [r7, #12]
 8020480:	695b      	ldr	r3, [r3, #20]
 8020482:	2b00      	cmp	r3, #0
 8020484:	d1e8      	bne.n	8020458 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 8020486:	68fb      	ldr	r3, [r7, #12]
 8020488:	687a      	ldr	r2, [r7, #4]
 802048a:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 802048c:	687b      	ldr	r3, [r7, #4]
 802048e:	2200      	movs	r2, #0
 8020490:	615a      	str	r2, [r3, #20]
}
 8020492:	3714      	adds	r7, #20
 8020494:	46bd      	mov	sp, r7
 8020496:	bc80      	pop	{r7}
 8020498:	4770      	bx	lr
 802049a:	bf00      	nop
 802049c:	200017f4 	.word	0x200017f4

080204a0 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 80204a0:	b580      	push	{r7, lr}
 80204a2:	b084      	sub	sp, #16
 80204a4:	af00      	add	r7, sp, #0
 80204a6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 80204a8:	4b0b      	ldr	r3, [pc, #44]	; (80204d8 <TimerInsertNewHeadTimer+0x38>)
 80204aa:	681b      	ldr	r3, [r3, #0]
 80204ac:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 80204ae:	68fb      	ldr	r3, [r7, #12]
 80204b0:	2b00      	cmp	r3, #0
 80204b2:	d002      	beq.n	80204ba <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 80204b4:	68fb      	ldr	r3, [r7, #12]
 80204b6:	2200      	movs	r2, #0
 80204b8:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 80204ba:	687b      	ldr	r3, [r7, #4]
 80204bc:	68fa      	ldr	r2, [r7, #12]
 80204be:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 80204c0:	4a05      	ldr	r2, [pc, #20]	; (80204d8 <TimerInsertNewHeadTimer+0x38>)
 80204c2:	687b      	ldr	r3, [r7, #4]
 80204c4:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 80204c6:	4b04      	ldr	r3, [pc, #16]	; (80204d8 <TimerInsertNewHeadTimer+0x38>)
 80204c8:	681b      	ldr	r3, [r3, #0]
 80204ca:	4618      	mov	r0, r3
 80204cc:	f7ff ff8e 	bl	80203ec <TimerSetTimeout>
}
 80204d0:	bf00      	nop
 80204d2:	3710      	adds	r7, #16
 80204d4:	46bd      	mov	sp, r7
 80204d6:	bd80      	pop	{r7, pc}
 80204d8:	200017f4 	.word	0x200017f4

080204dc <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 80204dc:	b580      	push	{r7, lr}
 80204de:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 80204e0:	2218      	movs	r2, #24
 80204e2:	2100      	movs	r1, #0
 80204e4:	4807      	ldr	r0, [pc, #28]	; (8020504 <UTIL_ADV_TRACE_Init+0x28>)
 80204e6:	f7ff f874 	bl	801f5d2 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 80204ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80204ee:	2100      	movs	r1, #0
 80204f0:	4805      	ldr	r0, [pc, #20]	; (8020508 <UTIL_ADV_TRACE_Init+0x2c>)
 80204f2:	f7ff f86e 	bl	801f5d2 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();
  
  /* Initialize the Low Level interface */  
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 80204f6:	4b05      	ldr	r3, [pc, #20]	; (802050c <UTIL_ADV_TRACE_Init+0x30>)
 80204f8:	681b      	ldr	r3, [r3, #0]
 80204fa:	4805      	ldr	r0, [pc, #20]	; (8020510 <UTIL_ADV_TRACE_Init+0x34>)
 80204fc:	4798      	blx	r3
 80204fe:	4603      	mov	r3, r0
}
 8020500:	4618      	mov	r0, r3
 8020502:	bd80      	pop	{r7, pc}
 8020504:	200017f8 	.word	0x200017f8
 8020508:	20001810 	.word	0x20001810
 802050c:	08022694 	.word	0x08022694
 8020510:	0802075d 	.word	0x0802075d

08020514 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 8020514:	b408      	push	{r3}
 8020516:	b580      	push	{r7, lr}
 8020518:	b08d      	sub	sp, #52	; 0x34
 802051a:	af00      	add	r7, sp, #0
 802051c:	60f8      	str	r0, [r7, #12]
 802051e:	60b9      	str	r1, [r7, #8]
 8020520:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 8020522:	2300      	movs	r3, #0
 8020524:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 8020526:	2300      	movs	r3, #0
 8020528:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if (!( ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 802052a:	4b38      	ldr	r3, [pc, #224]	; (802060c <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 802052c:	7a1b      	ldrb	r3, [r3, #8]
 802052e:	461a      	mov	r2, r3
 8020530:	68fb      	ldr	r3, [r7, #12]
 8020532:	4293      	cmp	r3, r2
 8020534:	d902      	bls.n	802053c <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 8020536:	f06f 0304 	mvn.w	r3, #4
 802053a:	e05f      	b.n	80205fc <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  if(( Region & ADV_TRACE_Ctx.RegionMask) != Region)
 802053c:	4b33      	ldr	r3, [pc, #204]	; (802060c <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 802053e:	68da      	ldr	r2, [r3, #12]
 8020540:	68bb      	ldr	r3, [r7, #8]
 8020542:	4013      	ands	r3, r2
 8020544:	68ba      	ldr	r2, [r7, #8]
 8020546:	429a      	cmp	r2, r3
 8020548:	d002      	beq.n	8020550 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 802054a:	f06f 0305 	mvn.w	r3, #5
 802054e:	e055      	b.n	80205fc <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8020550:	4b2e      	ldr	r3, [pc, #184]	; (802060c <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8020552:	685b      	ldr	r3, [r3, #4]
 8020554:	2b00      	cmp	r3, #0
 8020556:	d00a      	beq.n	802056e <UTIL_ADV_TRACE_COND_FSend+0x5a>
 8020558:	687b      	ldr	r3, [r7, #4]
 802055a:	2b00      	cmp	r3, #0
 802055c:	d007      	beq.n	802056e <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 802055e:	4b2b      	ldr	r3, [pc, #172]	; (802060c <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8020560:	685b      	ldr	r3, [r3, #4]
 8020562:	f107 0116 	add.w	r1, r7, #22
 8020566:	f107 0218 	add.w	r2, r7, #24
 802056a:	4610      	mov	r0, r2
 802056c:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 802056e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8020572:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8020574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020576:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8020578:	f44f 7180 	mov.w	r1, #256	; 0x100
 802057c:	4824      	ldr	r0, [pc, #144]	; (8020610 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 802057e:	f7ff fa51 	bl	801fa24 <tiny_vsnprintf_like>
 8020582:	4603      	mov	r3, r0
 8020584:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 8020586:	f000 f9ef 	bl	8020968 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 802058a:	8afa      	ldrh	r2, [r7, #22]
 802058c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 802058e:	4413      	add	r3, r2
 8020590:	b29b      	uxth	r3, r3
 8020592:	f107 0214 	add.w	r2, r7, #20
 8020596:	4611      	mov	r1, r2
 8020598:	4618      	mov	r0, r3
 802059a:	f000 f967 	bl	802086c <TRACE_AllocateBufer>
 802059e:	4603      	mov	r3, r0
 80205a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80205a4:	d026      	beq.n	80205f4 <UTIL_ADV_TRACE_COND_FSend+0xe0>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 80205a6:	2300      	movs	r3, #0
 80205a8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80205aa:	e00f      	b.n	80205cc <UTIL_ADV_TRACE_COND_FSend+0xb8>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 80205ac:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80205ae:	8aba      	ldrh	r2, [r7, #20]
 80205b0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80205b4:	440b      	add	r3, r1
 80205b6:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 80205ba:	4b16      	ldr	r3, [pc, #88]	; (8020614 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 80205bc:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 80205be:	8abb      	ldrh	r3, [r7, #20]
 80205c0:	3301      	adds	r3, #1
 80205c2:	b29b      	uxth	r3, r3
 80205c4:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 80205c6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80205c8:	3301      	adds	r3, #1
 80205ca:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80205cc:	8afb      	ldrh	r3, [r7, #22]
 80205ce:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80205d0:	429a      	cmp	r2, r3
 80205d2:	d3eb      	bcc.n	80205ac <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 80205d4:	8abb      	ldrh	r3, [r7, #20]
 80205d6:	461a      	mov	r2, r3
 80205d8:	4b0e      	ldr	r3, [pc, #56]	; (8020614 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 80205da:	18d0      	adds	r0, r2, r3
 80205dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80205de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80205e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80205e4:	f7ff fa1e 	bl	801fa24 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 80205e8:	f000 f9dc 	bl	80209a4 <TRACE_UnLock>

    return TRACE_Send();
 80205ec:	f000 f832 	bl	8020654 <TRACE_Send>
 80205f0:	4603      	mov	r3, r0
 80205f2:	e003      	b.n	80205fc <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 80205f4:	f000 f9d6 	bl	80209a4 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 80205f8:	f06f 0302 	mvn.w	r3, #2
  buff_size+=(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 80205fc:	4618      	mov	r0, r3
 80205fe:	3734      	adds	r7, #52	; 0x34
 8020600:	46bd      	mov	sp, r7
 8020602:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8020606:	b001      	add	sp, #4
 8020608:	4770      	bx	lr
 802060a:	bf00      	nop
 802060c:	200017f8 	.word	0x200017f8
 8020610:	20001a10 	.word	0x20001a10
 8020614:	20001810 	.word	0x20001810

08020618 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 8020618:	b480      	push	{r7}
 802061a:	b083      	sub	sp, #12
 802061c:	af00      	add	r7, sp, #0
 802061e:	6078      	str	r0, [r7, #4]
	ADV_TRACE_Ctx.timestamp_func = *cb;
 8020620:	4a03      	ldr	r2, [pc, #12]	; (8020630 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 8020622:	687b      	ldr	r3, [r7, #4]
 8020624:	6053      	str	r3, [r2, #4]
}
 8020626:	bf00      	nop
 8020628:	370c      	adds	r7, #12
 802062a:	46bd      	mov	sp, r7
 802062c:	bc80      	pop	{r7}
 802062e:	4770      	bx	lr
 8020630:	200017f8 	.word	0x200017f8

08020634 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 8020634:	b480      	push	{r7}
 8020636:	b083      	sub	sp, #12
 8020638:	af00      	add	r7, sp, #0
 802063a:	4603      	mov	r3, r0
 802063c:	71fb      	strb	r3, [r7, #7]
	ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 802063e:	4a04      	ldr	r2, [pc, #16]	; (8020650 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 8020640:	79fb      	ldrb	r3, [r7, #7]
 8020642:	7213      	strb	r3, [r2, #8]
}
 8020644:	bf00      	nop
 8020646:	370c      	adds	r7, #12
 8020648:	46bd      	mov	sp, r7
 802064a:	bc80      	pop	{r7}
 802064c:	4770      	bx	lr
 802064e:	bf00      	nop
 8020650:	200017f8 	.word	0x200017f8

08020654 <TRACE_Send>:
/**
  * @brief send the data of the trace to low layer
  * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
  */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 8020654:	b580      	push	{r7, lr}
 8020656:	b088      	sub	sp, #32
 8020658:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;  
 802065a:	2300      	movs	r3, #0
 802065c:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 802065e:	2300      	movs	r3, #0
 8020660:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020662:	f3ef 8310 	mrs	r3, PRIMASK
 8020666:	613b      	str	r3, [r7, #16]
  return(result);
 8020668:	693b      	ldr	r3, [r7, #16]
  
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();  
 802066a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 802066c:	b672      	cpsid	i
}
 802066e:	bf00      	nop
  
  if(TRACE_IsLocked() == 0u)
 8020670:	f000 f9b6 	bl	80209e0 <TRACE_IsLocked>
 8020674:	4603      	mov	r3, r0
 8020676:	2b00      	cmp	r3, #0
 8020678:	d15d      	bne.n	8020736 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 802067a:	f000 f975 	bl	8020968 <TRACE_Lock>
	    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send overrun(%d)--\n", ADV_TRACE_Ctx.TraceSentSize);
	    return UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
	}
#endif

    if (ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 802067e:	4b34      	ldr	r3, [pc, #208]	; (8020750 <TRACE_Send+0xfc>)
 8020680:	8a1a      	ldrh	r2, [r3, #16]
 8020682:	4b33      	ldr	r3, [pc, #204]	; (8020750 <TRACE_Send+0xfc>)
 8020684:	8a5b      	ldrh	r3, [r3, #18]
 8020686:	429a      	cmp	r2, r3
 8020688:	d04d      	beq.n	8020726 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
   	  if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 802068a:	4b31      	ldr	r3, [pc, #196]	; (8020750 <TRACE_Send+0xfc>)
 802068c:	789b      	ldrb	r3, [r3, #2]
 802068e:	2b01      	cmp	r3, #1
 8020690:	d117      	bne.n	80206c2 <TRACE_Send+0x6e>
   	  {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t)(ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8020692:	4b2f      	ldr	r3, [pc, #188]	; (8020750 <TRACE_Send+0xfc>)
 8020694:	881a      	ldrh	r2, [r3, #0]
 8020696:	4b2e      	ldr	r3, [pc, #184]	; (8020750 <TRACE_Send+0xfc>)
 8020698:	8a1b      	ldrh	r3, [r3, #16]
 802069a:	1ad3      	subs	r3, r2, r3
 802069c:	b29a      	uxth	r2, r3
 802069e:	4b2c      	ldr	r3, [pc, #176]	; (8020750 <TRACE_Send+0xfc>)
 80206a0:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 80206a2:	4b2b      	ldr	r3, [pc, #172]	; (8020750 <TRACE_Send+0xfc>)
 80206a4:	2202      	movs	r2, #2
 80206a6:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 80206a8:	4b29      	ldr	r3, [pc, #164]	; (8020750 <TRACE_Send+0xfc>)
 80206aa:	2200      	movs	r2, #0
 80206ac:	801a      	strh	r2, [r3, #0]
        
        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
        
        if (0u == ADV_TRACE_Ctx.TraceSentSize)
 80206ae:	4b28      	ldr	r3, [pc, #160]	; (8020750 <TRACE_Send+0xfc>)
 80206b0:	8a9b      	ldrh	r3, [r3, #20]
 80206b2:	2b00      	cmp	r3, #0
 80206b4:	d105      	bne.n	80206c2 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80206b6:	4b26      	ldr	r3, [pc, #152]	; (8020750 <TRACE_Send+0xfc>)
 80206b8:	2200      	movs	r2, #0
 80206ba:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 80206bc:	4b24      	ldr	r3, [pc, #144]	; (8020750 <TRACE_Send+0xfc>)
 80206be:	2200      	movs	r2, #0
 80206c0:	821a      	strh	r2, [r3, #16]
        }
   	  }
      
   	  if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 80206c2:	4b23      	ldr	r3, [pc, #140]	; (8020750 <TRACE_Send+0xfc>)
 80206c4:	789b      	ldrb	r3, [r3, #2]
 80206c6:	2b00      	cmp	r3, #0
 80206c8:	d115      	bne.n	80206f6 <TRACE_Send+0xa2>
   	  {
#endif
   	    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 80206ca:	4b21      	ldr	r3, [pc, #132]	; (8020750 <TRACE_Send+0xfc>)
 80206cc:	8a5a      	ldrh	r2, [r3, #18]
 80206ce:	4b20      	ldr	r3, [pc, #128]	; (8020750 <TRACE_Send+0xfc>)
 80206d0:	8a1b      	ldrh	r3, [r3, #16]
 80206d2:	429a      	cmp	r2, r3
 80206d4:	d908      	bls.n	80206e8 <TRACE_Send+0x94>
        {
   	    	ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 80206d6:	4b1e      	ldr	r3, [pc, #120]	; (8020750 <TRACE_Send+0xfc>)
 80206d8:	8a5a      	ldrh	r2, [r3, #18]
 80206da:	4b1d      	ldr	r3, [pc, #116]	; (8020750 <TRACE_Send+0xfc>)
 80206dc:	8a1b      	ldrh	r3, [r3, #16]
 80206de:	1ad3      	subs	r3, r2, r3
 80206e0:	b29a      	uxth	r2, r3
 80206e2:	4b1b      	ldr	r3, [pc, #108]	; (8020750 <TRACE_Send+0xfc>)
 80206e4:	829a      	strh	r2, [r3, #20]
 80206e6:	e006      	b.n	80206f6 <TRACE_Send+0xa2>
        }
        else  /* TraceRdPtr > TraceWrPtr */
        {
        	ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 80206e8:	4b19      	ldr	r3, [pc, #100]	; (8020750 <TRACE_Send+0xfc>)
 80206ea:	8a1b      	ldrh	r3, [r3, #16]
 80206ec:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80206f0:	b29a      	uxth	r2, r3
 80206f2:	4b17      	ldr	r3, [pc, #92]	; (8020750 <TRACE_Send+0xfc>)
 80206f4:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 80206f6:	4b16      	ldr	r3, [pc, #88]	; (8020750 <TRACE_Send+0xfc>)
 80206f8:	8a1b      	ldrh	r3, [r3, #16]
 80206fa:	461a      	mov	r2, r3
 80206fc:	4b15      	ldr	r3, [pc, #84]	; (8020754 <TRACE_Send+0x100>)
 80206fe:	4413      	add	r3, r2
 8020700:	61bb      	str	r3, [r7, #24]
 8020702:	697b      	ldr	r3, [r7, #20]
 8020704:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020706:	68fb      	ldr	r3, [r7, #12]
 8020708:	f383 8810 	msr	PRIMASK, r3
}
 802070c:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook(); 
 802070e:	f7e4 fdc9 	bl	80052a4 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n",ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8020712:	4b11      	ldr	r3, [pc, #68]	; (8020758 <TRACE_Send+0x104>)
 8020714:	68db      	ldr	r3, [r3, #12]
 8020716:	4a0e      	ldr	r2, [pc, #56]	; (8020750 <TRACE_Send+0xfc>)
 8020718:	8a92      	ldrh	r2, [r2, #20]
 802071a:	4611      	mov	r1, r2
 802071c:	69b8      	ldr	r0, [r7, #24]
 802071e:	4798      	blx	r3
 8020720:	4603      	mov	r3, r0
 8020722:	77fb      	strb	r3, [r7, #31]
 8020724:	e00d      	b.n	8020742 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 8020726:	f000 f93d 	bl	80209a4 <TRACE_UnLock>
 802072a:	697b      	ldr	r3, [r7, #20]
 802072c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802072e:	68bb      	ldr	r3, [r7, #8]
 8020730:	f383 8810 	msr	PRIMASK, r3
}
 8020734:	e005      	b.n	8020742 <TRACE_Send+0xee>
 8020736:	697b      	ldr	r3, [r7, #20]
 8020738:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802073a:	687b      	ldr	r3, [r7, #4]
 802073c:	f383 8810 	msr	PRIMASK, r3
}
 8020740:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  }
  
  return ret;
 8020742:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8020746:	4618      	mov	r0, r3
 8020748:	3720      	adds	r7, #32
 802074a:	46bd      	mov	sp, r7
 802074c:	bd80      	pop	{r7, pc}
 802074e:	bf00      	nop
 8020750:	200017f8 	.word	0x200017f8
 8020754:	20001810 	.word	0x20001810
 8020758:	08022694 	.word	0x08022694

0802075c <TRACE_TxCpltCallback>:
  * @brief Tx callback called by the low layer level to inform a transfer complete
  * @param Ptr pointer not used only for HAL compatibility
  * @retval none
  */
static void TRACE_TxCpltCallback(void *Ptr)
{ 
 802075c:	b580      	push	{r7, lr}
 802075e:	b086      	sub	sp, #24
 8020760:	af00      	add	r7, sp, #0
 8020762:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020764:	f3ef 8310 	mrs	r3, PRIMASK
 8020768:	613b      	str	r3, [r7, #16]
  return(result);
 802076a:	693b      	ldr	r3, [r7, #16]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 802076c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 802076e:	b672      	cpsid	i
}
 8020770:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif
  
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 8020772:	4b3b      	ldr	r3, [pc, #236]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 8020774:	789b      	ldrb	r3, [r3, #2]
 8020776:	2b02      	cmp	r3, #2
 8020778:	d106      	bne.n	8020788 <TRACE_TxCpltCallback+0x2c>
  {
	  ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 802077a:	4b39      	ldr	r3, [pc, #228]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 802077c:	2200      	movs	r2, #0
 802077e:	709a      	strb	r2, [r3, #2]
	  ADV_TRACE_Ctx.TraceRdPtr = 0;
 8020780:	4b37      	ldr	r3, [pc, #220]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 8020782:	2200      	movs	r2, #0
 8020784:	821a      	strh	r2, [r3, #16]
 8020786:	e00a      	b.n	802079e <TRACE_TxCpltCallback+0x42>
	  UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
	  ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8020788:	4b35      	ldr	r3, [pc, #212]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 802078a:	8a1a      	ldrh	r2, [r3, #16]
 802078c:	4b34      	ldr	r3, [pc, #208]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 802078e:	8a9b      	ldrh	r3, [r3, #20]
 8020790:	4413      	add	r3, r2
 8020792:	b29b      	uxth	r3, r3
 8020794:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8020798:	b29a      	uxth	r2, r3
 802079a:	4b31      	ldr	r3, [pc, #196]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 802079c:	821a      	strh	r2, [r3, #16]
		UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
	}
#endif
  
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 802079e:	4b30      	ldr	r3, [pc, #192]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 80207a0:	8a1a      	ldrh	r2, [r3, #16]
 80207a2:	4b2f      	ldr	r3, [pc, #188]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 80207a4:	8a5b      	ldrh	r3, [r3, #18]
 80207a6:	429a      	cmp	r2, r3
 80207a8:	d04b      	beq.n	8020842 <TRACE_TxCpltCallback+0xe6>
 80207aa:	4b2d      	ldr	r3, [pc, #180]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 80207ac:	8adb      	ldrh	r3, [r3, #22]
 80207ae:	2b01      	cmp	r3, #1
 80207b0:	d147      	bne.n	8020842 <TRACE_TxCpltCallback+0xe6>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 80207b2:	4b2b      	ldr	r3, [pc, #172]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 80207b4:	789b      	ldrb	r3, [r3, #2]
 80207b6:	2b01      	cmp	r3, #1
 80207b8:	d117      	bne.n	80207ea <TRACE_TxCpltCallback+0x8e>
    {
   		ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 80207ba:	4b29      	ldr	r3, [pc, #164]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 80207bc:	881a      	ldrh	r2, [r3, #0]
 80207be:	4b28      	ldr	r3, [pc, #160]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 80207c0:	8a1b      	ldrh	r3, [r3, #16]
 80207c2:	1ad3      	subs	r3, r2, r3
 80207c4:	b29a      	uxth	r2, r3
 80207c6:	4b26      	ldr	r3, [pc, #152]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 80207c8:	829a      	strh	r2, [r3, #20]
   		ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 80207ca:	4b25      	ldr	r3, [pc, #148]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 80207cc:	2202      	movs	r2, #2
 80207ce:	709a      	strb	r2, [r3, #2]
   		ADV_TRACE_Ctx.unchunk_enabled = 0;
 80207d0:	4b23      	ldr	r3, [pc, #140]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 80207d2:	2200      	movs	r2, #0
 80207d4:	801a      	strh	r2, [r3, #0]
      
    	UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
      
    	if (0u == ADV_TRACE_Ctx.TraceSentSize)
 80207d6:	4b22      	ldr	r3, [pc, #136]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 80207d8:	8a9b      	ldrh	r3, [r3, #20]
 80207da:	2b00      	cmp	r3, #0
 80207dc:	d105      	bne.n	80207ea <TRACE_TxCpltCallback+0x8e>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80207de:	4b20      	ldr	r3, [pc, #128]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 80207e0:	2200      	movs	r2, #0
 80207e2:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 80207e4:	4b1e      	ldr	r3, [pc, #120]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 80207e6:	2200      	movs	r2, #0
 80207e8:	821a      	strh	r2, [r3, #16]
      }
    }
    
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 80207ea:	4b1d      	ldr	r3, [pc, #116]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 80207ec:	789b      	ldrb	r3, [r3, #2]
 80207ee:	2b00      	cmp	r3, #0
 80207f0:	d115      	bne.n	802081e <TRACE_TxCpltCallback+0xc2>
    {
#endif
      if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 80207f2:	4b1b      	ldr	r3, [pc, #108]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 80207f4:	8a5a      	ldrh	r2, [r3, #18]
 80207f6:	4b1a      	ldr	r3, [pc, #104]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 80207f8:	8a1b      	ldrh	r3, [r3, #16]
 80207fa:	429a      	cmp	r2, r3
 80207fc:	d908      	bls.n	8020810 <TRACE_TxCpltCallback+0xb4>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 80207fe:	4b18      	ldr	r3, [pc, #96]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 8020800:	8a5a      	ldrh	r2, [r3, #18]
 8020802:	4b17      	ldr	r3, [pc, #92]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 8020804:	8a1b      	ldrh	r3, [r3, #16]
 8020806:	1ad3      	subs	r3, r2, r3
 8020808:	b29a      	uxth	r2, r3
 802080a:	4b15      	ldr	r3, [pc, #84]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 802080c:	829a      	strh	r2, [r3, #20]
 802080e:	e006      	b.n	802081e <TRACE_TxCpltCallback+0xc2>
      }
      else  /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8020810:	4b13      	ldr	r3, [pc, #76]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 8020812:	8a1b      	ldrh	r3, [r3, #16]
 8020814:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8020818:	b29a      	uxth	r2, r3
 802081a:	4b11      	ldr	r3, [pc, #68]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 802081c:	829a      	strh	r2, [r3, #20]
 802081e:	697b      	ldr	r3, [r7, #20]
 8020820:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020822:	68fb      	ldr	r3, [r7, #12]
 8020824:	f383 8810 	msr	PRIMASK, r3
}
 8020828:	bf00      	nop
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(&ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr], ADV_TRACE_Ctx.TraceSentSize);
 802082a:	4b0e      	ldr	r3, [pc, #56]	; (8020864 <TRACE_TxCpltCallback+0x108>)
 802082c:	68db      	ldr	r3, [r3, #12]
 802082e:	4a0c      	ldr	r2, [pc, #48]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 8020830:	8a12      	ldrh	r2, [r2, #16]
 8020832:	4611      	mov	r1, r2
 8020834:	4a0c      	ldr	r2, [pc, #48]	; (8020868 <TRACE_TxCpltCallback+0x10c>)
 8020836:	440a      	add	r2, r1
 8020838:	4909      	ldr	r1, [pc, #36]	; (8020860 <TRACE_TxCpltCallback+0x104>)
 802083a:	8a89      	ldrh	r1, [r1, #20]
 802083c:	4610      	mov	r0, r2
 802083e:	4798      	blx	r3
 8020840:	e00a      	b.n	8020858 <TRACE_TxCpltCallback+0xfc>
  }
  else
  {
    UTIL_ADV_TRACE_PostSendHook();      
 8020842:	f7e4 fd37 	bl	80052b4 <UTIL_ADV_TRACE_PostSendHook>
 8020846:	697b      	ldr	r3, [r7, #20]
 8020848:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802084a:	68bb      	ldr	r3, [r7, #8]
 802084c:	f383 8810 	msr	PRIMASK, r3
}
 8020850:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    TRACE_UnLock();
 8020852:	f000 f8a7 	bl	80209a4 <TRACE_UnLock>
  }
}
 8020856:	bf00      	nop
 8020858:	bf00      	nop
 802085a:	3718      	adds	r7, #24
 802085c:	46bd      	mov	sp, r7
 802085e:	bd80      	pop	{r7, pc}
 8020860:	200017f8 	.word	0x200017f8
 8020864:	08022694 	.word	0x08022694
 8020868:	20001810 	.word	0x20001810

0802086c <TRACE_AllocateBufer>:
  * @param  Size to allocate within fifo
  * @param  Pos position within the fifo
  * @retval write position inside the buffer is -1 no space available.
  */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 802086c:	b480      	push	{r7}
 802086e:	b087      	sub	sp, #28
 8020870:	af00      	add	r7, sp, #0
 8020872:	4603      	mov	r3, r0
 8020874:	6039      	str	r1, [r7, #0]
 8020876:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 8020878:	f64f 73ff 	movw	r3, #65535	; 0xffff
 802087c:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802087e:	f3ef 8310 	mrs	r3, PRIMASK
 8020882:	60fb      	str	r3, [r7, #12]
  return(result);
 8020884:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8020886:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8020888:	b672      	cpsid	i
}
 802088a:	bf00      	nop

  if (ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 802088c:	4b35      	ldr	r3, [pc, #212]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 802088e:	8a5a      	ldrh	r2, [r3, #18]
 8020890:	4b34      	ldr	r3, [pc, #208]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 8020892:	8a1b      	ldrh	r3, [r3, #16]
 8020894:	429a      	cmp	r2, r3
 8020896:	d11b      	bne.n	80208d0 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8020898:	4b32      	ldr	r3, [pc, #200]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 802089a:	8a5b      	ldrh	r3, [r3, #18]
 802089c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80208a0:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 80208a2:	88fa      	ldrh	r2, [r7, #6]
 80208a4:	8afb      	ldrh	r3, [r7, #22]
 80208a6:	429a      	cmp	r2, r3
 80208a8:	d33a      	bcc.n	8020920 <TRACE_AllocateBufer+0xb4>
 80208aa:	4b2e      	ldr	r3, [pc, #184]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 80208ac:	8a1b      	ldrh	r3, [r3, #16]
 80208ae:	88fa      	ldrh	r2, [r7, #6]
 80208b0:	429a      	cmp	r2, r3
 80208b2:	d235      	bcs.n	8020920 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 80208b4:	4b2b      	ldr	r3, [pc, #172]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 80208b6:	2201      	movs	r2, #1
 80208b8:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 80208ba:	4b2a      	ldr	r3, [pc, #168]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 80208bc:	8a5a      	ldrh	r2, [r3, #18]
 80208be:	4b29      	ldr	r3, [pc, #164]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 80208c0:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 80208c2:	4b28      	ldr	r3, [pc, #160]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 80208c4:	8a1b      	ldrh	r3, [r3, #16]
 80208c6:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 80208c8:	4b26      	ldr	r3, [pc, #152]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 80208ca:	2200      	movs	r2, #0
 80208cc:	825a      	strh	r2, [r3, #18]
 80208ce:	e027      	b.n	8020920 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 80208d0:	4b24      	ldr	r3, [pc, #144]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 80208d2:	8a5a      	ldrh	r2, [r3, #18]
 80208d4:	4b23      	ldr	r3, [pc, #140]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 80208d6:	8a1b      	ldrh	r3, [r3, #16]
 80208d8:	429a      	cmp	r2, r3
 80208da:	d91b      	bls.n	8020914 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 80208dc:	4b21      	ldr	r3, [pc, #132]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 80208de:	8a5b      	ldrh	r3, [r3, #18]
 80208e0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80208e4:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 80208e6:	88fa      	ldrh	r2, [r7, #6]
 80208e8:	8afb      	ldrh	r3, [r7, #22]
 80208ea:	429a      	cmp	r2, r3
 80208ec:	d318      	bcc.n	8020920 <TRACE_AllocateBufer+0xb4>
 80208ee:	4b1d      	ldr	r3, [pc, #116]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 80208f0:	8a1b      	ldrh	r3, [r3, #16]
 80208f2:	88fa      	ldrh	r2, [r7, #6]
 80208f4:	429a      	cmp	r2, r3
 80208f6:	d213      	bcs.n	8020920 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 80208f8:	4b1a      	ldr	r3, [pc, #104]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 80208fa:	2201      	movs	r2, #1
 80208fc:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 80208fe:	4b19      	ldr	r3, [pc, #100]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 8020900:	8a5a      	ldrh	r2, [r3, #18]
 8020902:	4b18      	ldr	r3, [pc, #96]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 8020904:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8020906:	4b17      	ldr	r3, [pc, #92]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 8020908:	8a1b      	ldrh	r3, [r3, #16]
 802090a:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 802090c:	4b15      	ldr	r3, [pc, #84]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 802090e:	2200      	movs	r2, #0
 8020910:	825a      	strh	r2, [r3, #18]
 8020912:	e005      	b.n	8020920 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 8020914:	4b13      	ldr	r3, [pc, #76]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 8020916:	8a1a      	ldrh	r2, [r3, #16]
 8020918:	4b12      	ldr	r3, [pc, #72]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 802091a:	8a5b      	ldrh	r3, [r3, #18]
 802091c:	1ad3      	subs	r3, r2, r3
 802091e:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }
  
  if (freesize > Size)
 8020920:	8afa      	ldrh	r2, [r7, #22]
 8020922:	88fb      	ldrh	r3, [r7, #6]
 8020924:	429a      	cmp	r2, r3
 8020926:	d90f      	bls.n	8020948 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 8020928:	4b0e      	ldr	r3, [pc, #56]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 802092a:	8a5a      	ldrh	r2, [r3, #18]
 802092c:	683b      	ldr	r3, [r7, #0]
 802092e:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8020930:	4b0c      	ldr	r3, [pc, #48]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 8020932:	8a5a      	ldrh	r2, [r3, #18]
 8020934:	88fb      	ldrh	r3, [r7, #6]
 8020936:	4413      	add	r3, r2
 8020938:	b29b      	uxth	r3, r3
 802093a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 802093e:	b29a      	uxth	r2, r3
 8020940:	4b08      	ldr	r3, [pc, #32]	; (8020964 <TRACE_AllocateBufer+0xf8>)
 8020942:	825a      	strh	r2, [r3, #18]
    ret = 0;
 8020944:	2300      	movs	r3, #0
 8020946:	82bb      	strh	r3, [r7, #20]
 8020948:	693b      	ldr	r3, [r7, #16]
 802094a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802094c:	68bb      	ldr	r3, [r7, #8]
 802094e:	f383 8810 	msr	PRIMASK, r3
}
 8020952:	bf00      	nop
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_AllocateBufer(%d-%d::%d-%d)--\n",freesize - Size, Size, ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceWrPtr);
#endif
  }

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  return ret;
 8020954:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 8020958:	4618      	mov	r0, r3
 802095a:	371c      	adds	r7, #28
 802095c:	46bd      	mov	sp, r7
 802095e:	bc80      	pop	{r7}
 8020960:	4770      	bx	lr
 8020962:	bf00      	nop
 8020964:	200017f8 	.word	0x200017f8

08020968 <TRACE_Lock>:
/**
  * @brief  Lock the trace buffer.
  * @retval None.
  */
static void TRACE_Lock(void)
{
 8020968:	b480      	push	{r7}
 802096a:	b085      	sub	sp, #20
 802096c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802096e:	f3ef 8310 	mrs	r3, PRIMASK
 8020972:	607b      	str	r3, [r7, #4]
  return(result);
 8020974:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8020976:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8020978:	b672      	cpsid	i
}
 802097a:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 802097c:	4b08      	ldr	r3, [pc, #32]	; (80209a0 <TRACE_Lock+0x38>)
 802097e:	8adb      	ldrh	r3, [r3, #22]
 8020980:	3301      	adds	r3, #1
 8020982:	b29a      	uxth	r2, r3
 8020984:	4b06      	ldr	r3, [pc, #24]	; (80209a0 <TRACE_Lock+0x38>)
 8020986:	82da      	strh	r2, [r3, #22]
 8020988:	68fb      	ldr	r3, [r7, #12]
 802098a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802098c:	68bb      	ldr	r3, [r7, #8]
 802098e:	f383 8810 	msr	PRIMASK, r3
}
 8020992:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8020994:	bf00      	nop
 8020996:	3714      	adds	r7, #20
 8020998:	46bd      	mov	sp, r7
 802099a:	bc80      	pop	{r7}
 802099c:	4770      	bx	lr
 802099e:	bf00      	nop
 80209a0:	200017f8 	.word	0x200017f8

080209a4 <TRACE_UnLock>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static void TRACE_UnLock(void)
{
 80209a4:	b480      	push	{r7}
 80209a6:	b085      	sub	sp, #20
 80209a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80209aa:	f3ef 8310 	mrs	r3, PRIMASK
 80209ae:	607b      	str	r3, [r7, #4]
  return(result);
 80209b0:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80209b2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80209b4:	b672      	cpsid	i
}
 80209b6:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 80209b8:	4b08      	ldr	r3, [pc, #32]	; (80209dc <TRACE_UnLock+0x38>)
 80209ba:	8adb      	ldrh	r3, [r3, #22]
 80209bc:	3b01      	subs	r3, #1
 80209be:	b29a      	uxth	r2, r3
 80209c0:	4b06      	ldr	r3, [pc, #24]	; (80209dc <TRACE_UnLock+0x38>)
 80209c2:	82da      	strh	r2, [r3, #22]
 80209c4:	68fb      	ldr	r3, [r7, #12]
 80209c6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80209c8:	68bb      	ldr	r3, [r7, #8]
 80209ca:	f383 8810 	msr	PRIMASK, r3
}
 80209ce:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 80209d0:	bf00      	nop
 80209d2:	3714      	adds	r7, #20
 80209d4:	46bd      	mov	sp, r7
 80209d6:	bc80      	pop	{r7}
 80209d8:	4770      	bx	lr
 80209da:	bf00      	nop
 80209dc:	200017f8 	.word	0x200017f8

080209e0 <TRACE_IsLocked>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static uint32_t TRACE_IsLocked(void)
{
 80209e0:	b480      	push	{r7}
 80209e2:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 80209e4:	4b05      	ldr	r3, [pc, #20]	; (80209fc <TRACE_IsLocked+0x1c>)
 80209e6:	8adb      	ldrh	r3, [r3, #22]
 80209e8:	2b00      	cmp	r3, #0
 80209ea:	bf14      	ite	ne
 80209ec:	2301      	movne	r3, #1
 80209ee:	2300      	moveq	r3, #0
 80209f0:	b2db      	uxtb	r3, r3
}
 80209f2:	4618      	mov	r0, r3
 80209f4:	46bd      	mov	sp, r7
 80209f6:	bc80      	pop	{r7}
 80209f8:	4770      	bx	lr
 80209fa:	bf00      	nop
 80209fc:	200017f8 	.word	0x200017f8

08020a00 <floor>:
 8020a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020a04:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8020a08:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8020a0c:	2e13      	cmp	r6, #19
 8020a0e:	4602      	mov	r2, r0
 8020a10:	460b      	mov	r3, r1
 8020a12:	4607      	mov	r7, r0
 8020a14:	460c      	mov	r4, r1
 8020a16:	4605      	mov	r5, r0
 8020a18:	dc34      	bgt.n	8020a84 <floor+0x84>
 8020a1a:	2e00      	cmp	r6, #0
 8020a1c:	da15      	bge.n	8020a4a <floor+0x4a>
 8020a1e:	a334      	add	r3, pc, #208	; (adr r3, 8020af0 <floor+0xf0>)
 8020a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020a24:	f7df fc0a 	bl	800023c <__adddf3>
 8020a28:	2200      	movs	r2, #0
 8020a2a:	2300      	movs	r3, #0
 8020a2c:	f7df fe3a 	bl	80006a4 <__aeabi_dcmpgt>
 8020a30:	b140      	cbz	r0, 8020a44 <floor+0x44>
 8020a32:	2c00      	cmp	r4, #0
 8020a34:	da59      	bge.n	8020aea <floor+0xea>
 8020a36:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8020a3a:	ea57 0503 	orrs.w	r5, r7, r3
 8020a3e:	d001      	beq.n	8020a44 <floor+0x44>
 8020a40:	4c2d      	ldr	r4, [pc, #180]	; (8020af8 <floor+0xf8>)
 8020a42:	2500      	movs	r5, #0
 8020a44:	4623      	mov	r3, r4
 8020a46:	462f      	mov	r7, r5
 8020a48:	e025      	b.n	8020a96 <floor+0x96>
 8020a4a:	4a2c      	ldr	r2, [pc, #176]	; (8020afc <floor+0xfc>)
 8020a4c:	fa42 f806 	asr.w	r8, r2, r6
 8020a50:	ea01 0208 	and.w	r2, r1, r8
 8020a54:	4302      	orrs	r2, r0
 8020a56:	d01e      	beq.n	8020a96 <floor+0x96>
 8020a58:	a325      	add	r3, pc, #148	; (adr r3, 8020af0 <floor+0xf0>)
 8020a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020a5e:	f7df fbed 	bl	800023c <__adddf3>
 8020a62:	2200      	movs	r2, #0
 8020a64:	2300      	movs	r3, #0
 8020a66:	f7df fe1d 	bl	80006a4 <__aeabi_dcmpgt>
 8020a6a:	2800      	cmp	r0, #0
 8020a6c:	d0ea      	beq.n	8020a44 <floor+0x44>
 8020a6e:	2c00      	cmp	r4, #0
 8020a70:	bfbe      	ittt	lt
 8020a72:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8020a76:	fa43 f606 	asrlt.w	r6, r3, r6
 8020a7a:	19a4      	addlt	r4, r4, r6
 8020a7c:	ea24 0408 	bic.w	r4, r4, r8
 8020a80:	2500      	movs	r5, #0
 8020a82:	e7df      	b.n	8020a44 <floor+0x44>
 8020a84:	2e33      	cmp	r6, #51	; 0x33
 8020a86:	dd0a      	ble.n	8020a9e <floor+0x9e>
 8020a88:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8020a8c:	d103      	bne.n	8020a96 <floor+0x96>
 8020a8e:	f7df fbd5 	bl	800023c <__adddf3>
 8020a92:	4607      	mov	r7, r0
 8020a94:	460b      	mov	r3, r1
 8020a96:	4638      	mov	r0, r7
 8020a98:	4619      	mov	r1, r3
 8020a9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020a9e:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8020aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8020aa6:	fa22 f808 	lsr.w	r8, r2, r8
 8020aaa:	ea18 0f00 	tst.w	r8, r0
 8020aae:	d0f2      	beq.n	8020a96 <floor+0x96>
 8020ab0:	a30f      	add	r3, pc, #60	; (adr r3, 8020af0 <floor+0xf0>)
 8020ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020ab6:	f7df fbc1 	bl	800023c <__adddf3>
 8020aba:	2200      	movs	r2, #0
 8020abc:	2300      	movs	r3, #0
 8020abe:	f7df fdf1 	bl	80006a4 <__aeabi_dcmpgt>
 8020ac2:	2800      	cmp	r0, #0
 8020ac4:	d0be      	beq.n	8020a44 <floor+0x44>
 8020ac6:	2c00      	cmp	r4, #0
 8020ac8:	da02      	bge.n	8020ad0 <floor+0xd0>
 8020aca:	2e14      	cmp	r6, #20
 8020acc:	d103      	bne.n	8020ad6 <floor+0xd6>
 8020ace:	3401      	adds	r4, #1
 8020ad0:	ea25 0508 	bic.w	r5, r5, r8
 8020ad4:	e7b6      	b.n	8020a44 <floor+0x44>
 8020ad6:	2301      	movs	r3, #1
 8020ad8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8020adc:	fa03 f606 	lsl.w	r6, r3, r6
 8020ae0:	4435      	add	r5, r6
 8020ae2:	42bd      	cmp	r5, r7
 8020ae4:	bf38      	it	cc
 8020ae6:	18e4      	addcc	r4, r4, r3
 8020ae8:	e7f2      	b.n	8020ad0 <floor+0xd0>
 8020aea:	2500      	movs	r5, #0
 8020aec:	462c      	mov	r4, r5
 8020aee:	e7a9      	b.n	8020a44 <floor+0x44>
 8020af0:	8800759c 	.word	0x8800759c
 8020af4:	7e37e43c 	.word	0x7e37e43c
 8020af8:	bff00000 	.word	0xbff00000
 8020afc:	000fffff 	.word	0x000fffff

08020b00 <__errno>:
 8020b00:	4b01      	ldr	r3, [pc, #4]	; (8020b08 <__errno+0x8>)
 8020b02:	6818      	ldr	r0, [r3, #0]
 8020b04:	4770      	bx	lr
 8020b06:	bf00      	nop
 8020b08:	200001cc 	.word	0x200001cc

08020b0c <__libc_init_array>:
 8020b0c:	b570      	push	{r4, r5, r6, lr}
 8020b0e:	4d0d      	ldr	r5, [pc, #52]	; (8020b44 <__libc_init_array+0x38>)
 8020b10:	4c0d      	ldr	r4, [pc, #52]	; (8020b48 <__libc_init_array+0x3c>)
 8020b12:	1b64      	subs	r4, r4, r5
 8020b14:	10a4      	asrs	r4, r4, #2
 8020b16:	2600      	movs	r6, #0
 8020b18:	42a6      	cmp	r6, r4
 8020b1a:	d109      	bne.n	8020b30 <__libc_init_array+0x24>
 8020b1c:	4d0b      	ldr	r5, [pc, #44]	; (8020b4c <__libc_init_array+0x40>)
 8020b1e:	4c0c      	ldr	r4, [pc, #48]	; (8020b50 <__libc_init_array+0x44>)
 8020b20:	f001 f842 	bl	8021ba8 <_init>
 8020b24:	1b64      	subs	r4, r4, r5
 8020b26:	10a4      	asrs	r4, r4, #2
 8020b28:	2600      	movs	r6, #0
 8020b2a:	42a6      	cmp	r6, r4
 8020b2c:	d105      	bne.n	8020b3a <__libc_init_array+0x2e>
 8020b2e:	bd70      	pop	{r4, r5, r6, pc}
 8020b30:	f855 3b04 	ldr.w	r3, [r5], #4
 8020b34:	4798      	blx	r3
 8020b36:	3601      	adds	r6, #1
 8020b38:	e7ee      	b.n	8020b18 <__libc_init_array+0xc>
 8020b3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8020b3e:	4798      	blx	r3
 8020b40:	3601      	adds	r6, #1
 8020b42:	e7f2      	b.n	8020b2a <__libc_init_array+0x1e>
 8020b44:	08022e14 	.word	0x08022e14
 8020b48:	08022e14 	.word	0x08022e14
 8020b4c:	08022e14 	.word	0x08022e14
 8020b50:	08022e1c 	.word	0x08022e1c

08020b54 <memset>:
 8020b54:	4402      	add	r2, r0
 8020b56:	4603      	mov	r3, r0
 8020b58:	4293      	cmp	r3, r2
 8020b5a:	d100      	bne.n	8020b5e <memset+0xa>
 8020b5c:	4770      	bx	lr
 8020b5e:	f803 1b01 	strb.w	r1, [r3], #1
 8020b62:	e7f9      	b.n	8020b58 <memset+0x4>

08020b64 <iprintf>:
 8020b64:	b40f      	push	{r0, r1, r2, r3}
 8020b66:	4b0a      	ldr	r3, [pc, #40]	; (8020b90 <iprintf+0x2c>)
 8020b68:	b513      	push	{r0, r1, r4, lr}
 8020b6a:	681c      	ldr	r4, [r3, #0]
 8020b6c:	b124      	cbz	r4, 8020b78 <iprintf+0x14>
 8020b6e:	69a3      	ldr	r3, [r4, #24]
 8020b70:	b913      	cbnz	r3, 8020b78 <iprintf+0x14>
 8020b72:	4620      	mov	r0, r4
 8020b74:	f000 fa5e 	bl	8021034 <__sinit>
 8020b78:	ab05      	add	r3, sp, #20
 8020b7a:	9a04      	ldr	r2, [sp, #16]
 8020b7c:	68a1      	ldr	r1, [r4, #8]
 8020b7e:	9301      	str	r3, [sp, #4]
 8020b80:	4620      	mov	r0, r4
 8020b82:	f000 fc2b 	bl	80213dc <_vfiprintf_r>
 8020b86:	b002      	add	sp, #8
 8020b88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020b8c:	b004      	add	sp, #16
 8020b8e:	4770      	bx	lr
 8020b90:	200001cc 	.word	0x200001cc

08020b94 <_puts_r>:
 8020b94:	b570      	push	{r4, r5, r6, lr}
 8020b96:	460e      	mov	r6, r1
 8020b98:	4605      	mov	r5, r0
 8020b9a:	b118      	cbz	r0, 8020ba4 <_puts_r+0x10>
 8020b9c:	6983      	ldr	r3, [r0, #24]
 8020b9e:	b90b      	cbnz	r3, 8020ba4 <_puts_r+0x10>
 8020ba0:	f000 fa48 	bl	8021034 <__sinit>
 8020ba4:	69ab      	ldr	r3, [r5, #24]
 8020ba6:	68ac      	ldr	r4, [r5, #8]
 8020ba8:	b913      	cbnz	r3, 8020bb0 <_puts_r+0x1c>
 8020baa:	4628      	mov	r0, r5
 8020bac:	f000 fa42 	bl	8021034 <__sinit>
 8020bb0:	4b2c      	ldr	r3, [pc, #176]	; (8020c64 <_puts_r+0xd0>)
 8020bb2:	429c      	cmp	r4, r3
 8020bb4:	d120      	bne.n	8020bf8 <_puts_r+0x64>
 8020bb6:	686c      	ldr	r4, [r5, #4]
 8020bb8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8020bba:	07db      	lsls	r3, r3, #31
 8020bbc:	d405      	bmi.n	8020bca <_puts_r+0x36>
 8020bbe:	89a3      	ldrh	r3, [r4, #12]
 8020bc0:	0598      	lsls	r0, r3, #22
 8020bc2:	d402      	bmi.n	8020bca <_puts_r+0x36>
 8020bc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020bc6:	f000 fad3 	bl	8021170 <__retarget_lock_acquire_recursive>
 8020bca:	89a3      	ldrh	r3, [r4, #12]
 8020bcc:	0719      	lsls	r1, r3, #28
 8020bce:	d51d      	bpl.n	8020c0c <_puts_r+0x78>
 8020bd0:	6923      	ldr	r3, [r4, #16]
 8020bd2:	b1db      	cbz	r3, 8020c0c <_puts_r+0x78>
 8020bd4:	3e01      	subs	r6, #1
 8020bd6:	68a3      	ldr	r3, [r4, #8]
 8020bd8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8020bdc:	3b01      	subs	r3, #1
 8020bde:	60a3      	str	r3, [r4, #8]
 8020be0:	bb39      	cbnz	r1, 8020c32 <_puts_r+0x9e>
 8020be2:	2b00      	cmp	r3, #0
 8020be4:	da38      	bge.n	8020c58 <_puts_r+0xc4>
 8020be6:	4622      	mov	r2, r4
 8020be8:	210a      	movs	r1, #10
 8020bea:	4628      	mov	r0, r5
 8020bec:	f000 f848 	bl	8020c80 <__swbuf_r>
 8020bf0:	3001      	adds	r0, #1
 8020bf2:	d011      	beq.n	8020c18 <_puts_r+0x84>
 8020bf4:	250a      	movs	r5, #10
 8020bf6:	e011      	b.n	8020c1c <_puts_r+0x88>
 8020bf8:	4b1b      	ldr	r3, [pc, #108]	; (8020c68 <_puts_r+0xd4>)
 8020bfa:	429c      	cmp	r4, r3
 8020bfc:	d101      	bne.n	8020c02 <_puts_r+0x6e>
 8020bfe:	68ac      	ldr	r4, [r5, #8]
 8020c00:	e7da      	b.n	8020bb8 <_puts_r+0x24>
 8020c02:	4b1a      	ldr	r3, [pc, #104]	; (8020c6c <_puts_r+0xd8>)
 8020c04:	429c      	cmp	r4, r3
 8020c06:	bf08      	it	eq
 8020c08:	68ec      	ldreq	r4, [r5, #12]
 8020c0a:	e7d5      	b.n	8020bb8 <_puts_r+0x24>
 8020c0c:	4621      	mov	r1, r4
 8020c0e:	4628      	mov	r0, r5
 8020c10:	f000 f888 	bl	8020d24 <__swsetup_r>
 8020c14:	2800      	cmp	r0, #0
 8020c16:	d0dd      	beq.n	8020bd4 <_puts_r+0x40>
 8020c18:	f04f 35ff 	mov.w	r5, #4294967295
 8020c1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8020c1e:	07da      	lsls	r2, r3, #31
 8020c20:	d405      	bmi.n	8020c2e <_puts_r+0x9a>
 8020c22:	89a3      	ldrh	r3, [r4, #12]
 8020c24:	059b      	lsls	r3, r3, #22
 8020c26:	d402      	bmi.n	8020c2e <_puts_r+0x9a>
 8020c28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020c2a:	f000 faa2 	bl	8021172 <__retarget_lock_release_recursive>
 8020c2e:	4628      	mov	r0, r5
 8020c30:	bd70      	pop	{r4, r5, r6, pc}
 8020c32:	2b00      	cmp	r3, #0
 8020c34:	da04      	bge.n	8020c40 <_puts_r+0xac>
 8020c36:	69a2      	ldr	r2, [r4, #24]
 8020c38:	429a      	cmp	r2, r3
 8020c3a:	dc06      	bgt.n	8020c4a <_puts_r+0xb6>
 8020c3c:	290a      	cmp	r1, #10
 8020c3e:	d004      	beq.n	8020c4a <_puts_r+0xb6>
 8020c40:	6823      	ldr	r3, [r4, #0]
 8020c42:	1c5a      	adds	r2, r3, #1
 8020c44:	6022      	str	r2, [r4, #0]
 8020c46:	7019      	strb	r1, [r3, #0]
 8020c48:	e7c5      	b.n	8020bd6 <_puts_r+0x42>
 8020c4a:	4622      	mov	r2, r4
 8020c4c:	4628      	mov	r0, r5
 8020c4e:	f000 f817 	bl	8020c80 <__swbuf_r>
 8020c52:	3001      	adds	r0, #1
 8020c54:	d1bf      	bne.n	8020bd6 <_puts_r+0x42>
 8020c56:	e7df      	b.n	8020c18 <_puts_r+0x84>
 8020c58:	6823      	ldr	r3, [r4, #0]
 8020c5a:	250a      	movs	r5, #10
 8020c5c:	1c5a      	adds	r2, r3, #1
 8020c5e:	6022      	str	r2, [r4, #0]
 8020c60:	701d      	strb	r5, [r3, #0]
 8020c62:	e7db      	b.n	8020c1c <_puts_r+0x88>
 8020c64:	08022c98 	.word	0x08022c98
 8020c68:	08022cb8 	.word	0x08022cb8
 8020c6c:	08022c78 	.word	0x08022c78

08020c70 <puts>:
 8020c70:	4b02      	ldr	r3, [pc, #8]	; (8020c7c <puts+0xc>)
 8020c72:	4601      	mov	r1, r0
 8020c74:	6818      	ldr	r0, [r3, #0]
 8020c76:	f7ff bf8d 	b.w	8020b94 <_puts_r>
 8020c7a:	bf00      	nop
 8020c7c:	200001cc 	.word	0x200001cc

08020c80 <__swbuf_r>:
 8020c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020c82:	460e      	mov	r6, r1
 8020c84:	4614      	mov	r4, r2
 8020c86:	4605      	mov	r5, r0
 8020c88:	b118      	cbz	r0, 8020c92 <__swbuf_r+0x12>
 8020c8a:	6983      	ldr	r3, [r0, #24]
 8020c8c:	b90b      	cbnz	r3, 8020c92 <__swbuf_r+0x12>
 8020c8e:	f000 f9d1 	bl	8021034 <__sinit>
 8020c92:	4b21      	ldr	r3, [pc, #132]	; (8020d18 <__swbuf_r+0x98>)
 8020c94:	429c      	cmp	r4, r3
 8020c96:	d12b      	bne.n	8020cf0 <__swbuf_r+0x70>
 8020c98:	686c      	ldr	r4, [r5, #4]
 8020c9a:	69a3      	ldr	r3, [r4, #24]
 8020c9c:	60a3      	str	r3, [r4, #8]
 8020c9e:	89a3      	ldrh	r3, [r4, #12]
 8020ca0:	071a      	lsls	r2, r3, #28
 8020ca2:	d52f      	bpl.n	8020d04 <__swbuf_r+0x84>
 8020ca4:	6923      	ldr	r3, [r4, #16]
 8020ca6:	b36b      	cbz	r3, 8020d04 <__swbuf_r+0x84>
 8020ca8:	6923      	ldr	r3, [r4, #16]
 8020caa:	6820      	ldr	r0, [r4, #0]
 8020cac:	1ac0      	subs	r0, r0, r3
 8020cae:	6963      	ldr	r3, [r4, #20]
 8020cb0:	b2f6      	uxtb	r6, r6
 8020cb2:	4283      	cmp	r3, r0
 8020cb4:	4637      	mov	r7, r6
 8020cb6:	dc04      	bgt.n	8020cc2 <__swbuf_r+0x42>
 8020cb8:	4621      	mov	r1, r4
 8020cba:	4628      	mov	r0, r5
 8020cbc:	f000 f926 	bl	8020f0c <_fflush_r>
 8020cc0:	bb30      	cbnz	r0, 8020d10 <__swbuf_r+0x90>
 8020cc2:	68a3      	ldr	r3, [r4, #8]
 8020cc4:	3b01      	subs	r3, #1
 8020cc6:	60a3      	str	r3, [r4, #8]
 8020cc8:	6823      	ldr	r3, [r4, #0]
 8020cca:	1c5a      	adds	r2, r3, #1
 8020ccc:	6022      	str	r2, [r4, #0]
 8020cce:	701e      	strb	r6, [r3, #0]
 8020cd0:	6963      	ldr	r3, [r4, #20]
 8020cd2:	3001      	adds	r0, #1
 8020cd4:	4283      	cmp	r3, r0
 8020cd6:	d004      	beq.n	8020ce2 <__swbuf_r+0x62>
 8020cd8:	89a3      	ldrh	r3, [r4, #12]
 8020cda:	07db      	lsls	r3, r3, #31
 8020cdc:	d506      	bpl.n	8020cec <__swbuf_r+0x6c>
 8020cde:	2e0a      	cmp	r6, #10
 8020ce0:	d104      	bne.n	8020cec <__swbuf_r+0x6c>
 8020ce2:	4621      	mov	r1, r4
 8020ce4:	4628      	mov	r0, r5
 8020ce6:	f000 f911 	bl	8020f0c <_fflush_r>
 8020cea:	b988      	cbnz	r0, 8020d10 <__swbuf_r+0x90>
 8020cec:	4638      	mov	r0, r7
 8020cee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020cf0:	4b0a      	ldr	r3, [pc, #40]	; (8020d1c <__swbuf_r+0x9c>)
 8020cf2:	429c      	cmp	r4, r3
 8020cf4:	d101      	bne.n	8020cfa <__swbuf_r+0x7a>
 8020cf6:	68ac      	ldr	r4, [r5, #8]
 8020cf8:	e7cf      	b.n	8020c9a <__swbuf_r+0x1a>
 8020cfa:	4b09      	ldr	r3, [pc, #36]	; (8020d20 <__swbuf_r+0xa0>)
 8020cfc:	429c      	cmp	r4, r3
 8020cfe:	bf08      	it	eq
 8020d00:	68ec      	ldreq	r4, [r5, #12]
 8020d02:	e7ca      	b.n	8020c9a <__swbuf_r+0x1a>
 8020d04:	4621      	mov	r1, r4
 8020d06:	4628      	mov	r0, r5
 8020d08:	f000 f80c 	bl	8020d24 <__swsetup_r>
 8020d0c:	2800      	cmp	r0, #0
 8020d0e:	d0cb      	beq.n	8020ca8 <__swbuf_r+0x28>
 8020d10:	f04f 37ff 	mov.w	r7, #4294967295
 8020d14:	e7ea      	b.n	8020cec <__swbuf_r+0x6c>
 8020d16:	bf00      	nop
 8020d18:	08022c98 	.word	0x08022c98
 8020d1c:	08022cb8 	.word	0x08022cb8
 8020d20:	08022c78 	.word	0x08022c78

08020d24 <__swsetup_r>:
 8020d24:	4b32      	ldr	r3, [pc, #200]	; (8020df0 <__swsetup_r+0xcc>)
 8020d26:	b570      	push	{r4, r5, r6, lr}
 8020d28:	681d      	ldr	r5, [r3, #0]
 8020d2a:	4606      	mov	r6, r0
 8020d2c:	460c      	mov	r4, r1
 8020d2e:	b125      	cbz	r5, 8020d3a <__swsetup_r+0x16>
 8020d30:	69ab      	ldr	r3, [r5, #24]
 8020d32:	b913      	cbnz	r3, 8020d3a <__swsetup_r+0x16>
 8020d34:	4628      	mov	r0, r5
 8020d36:	f000 f97d 	bl	8021034 <__sinit>
 8020d3a:	4b2e      	ldr	r3, [pc, #184]	; (8020df4 <__swsetup_r+0xd0>)
 8020d3c:	429c      	cmp	r4, r3
 8020d3e:	d10f      	bne.n	8020d60 <__swsetup_r+0x3c>
 8020d40:	686c      	ldr	r4, [r5, #4]
 8020d42:	89a3      	ldrh	r3, [r4, #12]
 8020d44:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8020d48:	0719      	lsls	r1, r3, #28
 8020d4a:	d42c      	bmi.n	8020da6 <__swsetup_r+0x82>
 8020d4c:	06dd      	lsls	r5, r3, #27
 8020d4e:	d411      	bmi.n	8020d74 <__swsetup_r+0x50>
 8020d50:	2309      	movs	r3, #9
 8020d52:	6033      	str	r3, [r6, #0]
 8020d54:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8020d58:	81a3      	strh	r3, [r4, #12]
 8020d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8020d5e:	e03e      	b.n	8020dde <__swsetup_r+0xba>
 8020d60:	4b25      	ldr	r3, [pc, #148]	; (8020df8 <__swsetup_r+0xd4>)
 8020d62:	429c      	cmp	r4, r3
 8020d64:	d101      	bne.n	8020d6a <__swsetup_r+0x46>
 8020d66:	68ac      	ldr	r4, [r5, #8]
 8020d68:	e7eb      	b.n	8020d42 <__swsetup_r+0x1e>
 8020d6a:	4b24      	ldr	r3, [pc, #144]	; (8020dfc <__swsetup_r+0xd8>)
 8020d6c:	429c      	cmp	r4, r3
 8020d6e:	bf08      	it	eq
 8020d70:	68ec      	ldreq	r4, [r5, #12]
 8020d72:	e7e6      	b.n	8020d42 <__swsetup_r+0x1e>
 8020d74:	0758      	lsls	r0, r3, #29
 8020d76:	d512      	bpl.n	8020d9e <__swsetup_r+0x7a>
 8020d78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8020d7a:	b141      	cbz	r1, 8020d8e <__swsetup_r+0x6a>
 8020d7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8020d80:	4299      	cmp	r1, r3
 8020d82:	d002      	beq.n	8020d8a <__swsetup_r+0x66>
 8020d84:	4630      	mov	r0, r6
 8020d86:	f000 fa59 	bl	802123c <_free_r>
 8020d8a:	2300      	movs	r3, #0
 8020d8c:	6363      	str	r3, [r4, #52]	; 0x34
 8020d8e:	89a3      	ldrh	r3, [r4, #12]
 8020d90:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8020d94:	81a3      	strh	r3, [r4, #12]
 8020d96:	2300      	movs	r3, #0
 8020d98:	6063      	str	r3, [r4, #4]
 8020d9a:	6923      	ldr	r3, [r4, #16]
 8020d9c:	6023      	str	r3, [r4, #0]
 8020d9e:	89a3      	ldrh	r3, [r4, #12]
 8020da0:	f043 0308 	orr.w	r3, r3, #8
 8020da4:	81a3      	strh	r3, [r4, #12]
 8020da6:	6923      	ldr	r3, [r4, #16]
 8020da8:	b94b      	cbnz	r3, 8020dbe <__swsetup_r+0x9a>
 8020daa:	89a3      	ldrh	r3, [r4, #12]
 8020dac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8020db0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8020db4:	d003      	beq.n	8020dbe <__swsetup_r+0x9a>
 8020db6:	4621      	mov	r1, r4
 8020db8:	4630      	mov	r0, r6
 8020dba:	f000 f9ff 	bl	80211bc <__smakebuf_r>
 8020dbe:	89a0      	ldrh	r0, [r4, #12]
 8020dc0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8020dc4:	f010 0301 	ands.w	r3, r0, #1
 8020dc8:	d00a      	beq.n	8020de0 <__swsetup_r+0xbc>
 8020dca:	2300      	movs	r3, #0
 8020dcc:	60a3      	str	r3, [r4, #8]
 8020dce:	6963      	ldr	r3, [r4, #20]
 8020dd0:	425b      	negs	r3, r3
 8020dd2:	61a3      	str	r3, [r4, #24]
 8020dd4:	6923      	ldr	r3, [r4, #16]
 8020dd6:	b943      	cbnz	r3, 8020dea <__swsetup_r+0xc6>
 8020dd8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8020ddc:	d1ba      	bne.n	8020d54 <__swsetup_r+0x30>
 8020dde:	bd70      	pop	{r4, r5, r6, pc}
 8020de0:	0781      	lsls	r1, r0, #30
 8020de2:	bf58      	it	pl
 8020de4:	6963      	ldrpl	r3, [r4, #20]
 8020de6:	60a3      	str	r3, [r4, #8]
 8020de8:	e7f4      	b.n	8020dd4 <__swsetup_r+0xb0>
 8020dea:	2000      	movs	r0, #0
 8020dec:	e7f7      	b.n	8020dde <__swsetup_r+0xba>
 8020dee:	bf00      	nop
 8020df0:	200001cc 	.word	0x200001cc
 8020df4:	08022c98 	.word	0x08022c98
 8020df8:	08022cb8 	.word	0x08022cb8
 8020dfc:	08022c78 	.word	0x08022c78

08020e00 <__sflush_r>:
 8020e00:	898a      	ldrh	r2, [r1, #12]
 8020e02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020e06:	4605      	mov	r5, r0
 8020e08:	0710      	lsls	r0, r2, #28
 8020e0a:	460c      	mov	r4, r1
 8020e0c:	d458      	bmi.n	8020ec0 <__sflush_r+0xc0>
 8020e0e:	684b      	ldr	r3, [r1, #4]
 8020e10:	2b00      	cmp	r3, #0
 8020e12:	dc05      	bgt.n	8020e20 <__sflush_r+0x20>
 8020e14:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8020e16:	2b00      	cmp	r3, #0
 8020e18:	dc02      	bgt.n	8020e20 <__sflush_r+0x20>
 8020e1a:	2000      	movs	r0, #0
 8020e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020e20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8020e22:	2e00      	cmp	r6, #0
 8020e24:	d0f9      	beq.n	8020e1a <__sflush_r+0x1a>
 8020e26:	2300      	movs	r3, #0
 8020e28:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8020e2c:	682f      	ldr	r7, [r5, #0]
 8020e2e:	602b      	str	r3, [r5, #0]
 8020e30:	d032      	beq.n	8020e98 <__sflush_r+0x98>
 8020e32:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8020e34:	89a3      	ldrh	r3, [r4, #12]
 8020e36:	075a      	lsls	r2, r3, #29
 8020e38:	d505      	bpl.n	8020e46 <__sflush_r+0x46>
 8020e3a:	6863      	ldr	r3, [r4, #4]
 8020e3c:	1ac0      	subs	r0, r0, r3
 8020e3e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8020e40:	b10b      	cbz	r3, 8020e46 <__sflush_r+0x46>
 8020e42:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8020e44:	1ac0      	subs	r0, r0, r3
 8020e46:	2300      	movs	r3, #0
 8020e48:	4602      	mov	r2, r0
 8020e4a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8020e4c:	6a21      	ldr	r1, [r4, #32]
 8020e4e:	4628      	mov	r0, r5
 8020e50:	47b0      	blx	r6
 8020e52:	1c43      	adds	r3, r0, #1
 8020e54:	89a3      	ldrh	r3, [r4, #12]
 8020e56:	d106      	bne.n	8020e66 <__sflush_r+0x66>
 8020e58:	6829      	ldr	r1, [r5, #0]
 8020e5a:	291d      	cmp	r1, #29
 8020e5c:	d82c      	bhi.n	8020eb8 <__sflush_r+0xb8>
 8020e5e:	4a2a      	ldr	r2, [pc, #168]	; (8020f08 <__sflush_r+0x108>)
 8020e60:	40ca      	lsrs	r2, r1
 8020e62:	07d6      	lsls	r6, r2, #31
 8020e64:	d528      	bpl.n	8020eb8 <__sflush_r+0xb8>
 8020e66:	2200      	movs	r2, #0
 8020e68:	6062      	str	r2, [r4, #4]
 8020e6a:	04d9      	lsls	r1, r3, #19
 8020e6c:	6922      	ldr	r2, [r4, #16]
 8020e6e:	6022      	str	r2, [r4, #0]
 8020e70:	d504      	bpl.n	8020e7c <__sflush_r+0x7c>
 8020e72:	1c42      	adds	r2, r0, #1
 8020e74:	d101      	bne.n	8020e7a <__sflush_r+0x7a>
 8020e76:	682b      	ldr	r3, [r5, #0]
 8020e78:	b903      	cbnz	r3, 8020e7c <__sflush_r+0x7c>
 8020e7a:	6560      	str	r0, [r4, #84]	; 0x54
 8020e7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8020e7e:	602f      	str	r7, [r5, #0]
 8020e80:	2900      	cmp	r1, #0
 8020e82:	d0ca      	beq.n	8020e1a <__sflush_r+0x1a>
 8020e84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8020e88:	4299      	cmp	r1, r3
 8020e8a:	d002      	beq.n	8020e92 <__sflush_r+0x92>
 8020e8c:	4628      	mov	r0, r5
 8020e8e:	f000 f9d5 	bl	802123c <_free_r>
 8020e92:	2000      	movs	r0, #0
 8020e94:	6360      	str	r0, [r4, #52]	; 0x34
 8020e96:	e7c1      	b.n	8020e1c <__sflush_r+0x1c>
 8020e98:	6a21      	ldr	r1, [r4, #32]
 8020e9a:	2301      	movs	r3, #1
 8020e9c:	4628      	mov	r0, r5
 8020e9e:	47b0      	blx	r6
 8020ea0:	1c41      	adds	r1, r0, #1
 8020ea2:	d1c7      	bne.n	8020e34 <__sflush_r+0x34>
 8020ea4:	682b      	ldr	r3, [r5, #0]
 8020ea6:	2b00      	cmp	r3, #0
 8020ea8:	d0c4      	beq.n	8020e34 <__sflush_r+0x34>
 8020eaa:	2b1d      	cmp	r3, #29
 8020eac:	d001      	beq.n	8020eb2 <__sflush_r+0xb2>
 8020eae:	2b16      	cmp	r3, #22
 8020eb0:	d101      	bne.n	8020eb6 <__sflush_r+0xb6>
 8020eb2:	602f      	str	r7, [r5, #0]
 8020eb4:	e7b1      	b.n	8020e1a <__sflush_r+0x1a>
 8020eb6:	89a3      	ldrh	r3, [r4, #12]
 8020eb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8020ebc:	81a3      	strh	r3, [r4, #12]
 8020ebe:	e7ad      	b.n	8020e1c <__sflush_r+0x1c>
 8020ec0:	690f      	ldr	r7, [r1, #16]
 8020ec2:	2f00      	cmp	r7, #0
 8020ec4:	d0a9      	beq.n	8020e1a <__sflush_r+0x1a>
 8020ec6:	0793      	lsls	r3, r2, #30
 8020ec8:	680e      	ldr	r6, [r1, #0]
 8020eca:	bf08      	it	eq
 8020ecc:	694b      	ldreq	r3, [r1, #20]
 8020ece:	600f      	str	r7, [r1, #0]
 8020ed0:	bf18      	it	ne
 8020ed2:	2300      	movne	r3, #0
 8020ed4:	eba6 0807 	sub.w	r8, r6, r7
 8020ed8:	608b      	str	r3, [r1, #8]
 8020eda:	f1b8 0f00 	cmp.w	r8, #0
 8020ede:	dd9c      	ble.n	8020e1a <__sflush_r+0x1a>
 8020ee0:	6a21      	ldr	r1, [r4, #32]
 8020ee2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8020ee4:	4643      	mov	r3, r8
 8020ee6:	463a      	mov	r2, r7
 8020ee8:	4628      	mov	r0, r5
 8020eea:	47b0      	blx	r6
 8020eec:	2800      	cmp	r0, #0
 8020eee:	dc06      	bgt.n	8020efe <__sflush_r+0xfe>
 8020ef0:	89a3      	ldrh	r3, [r4, #12]
 8020ef2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8020ef6:	81a3      	strh	r3, [r4, #12]
 8020ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8020efc:	e78e      	b.n	8020e1c <__sflush_r+0x1c>
 8020efe:	4407      	add	r7, r0
 8020f00:	eba8 0800 	sub.w	r8, r8, r0
 8020f04:	e7e9      	b.n	8020eda <__sflush_r+0xda>
 8020f06:	bf00      	nop
 8020f08:	20400001 	.word	0x20400001

08020f0c <_fflush_r>:
 8020f0c:	b538      	push	{r3, r4, r5, lr}
 8020f0e:	690b      	ldr	r3, [r1, #16]
 8020f10:	4605      	mov	r5, r0
 8020f12:	460c      	mov	r4, r1
 8020f14:	b913      	cbnz	r3, 8020f1c <_fflush_r+0x10>
 8020f16:	2500      	movs	r5, #0
 8020f18:	4628      	mov	r0, r5
 8020f1a:	bd38      	pop	{r3, r4, r5, pc}
 8020f1c:	b118      	cbz	r0, 8020f26 <_fflush_r+0x1a>
 8020f1e:	6983      	ldr	r3, [r0, #24]
 8020f20:	b90b      	cbnz	r3, 8020f26 <_fflush_r+0x1a>
 8020f22:	f000 f887 	bl	8021034 <__sinit>
 8020f26:	4b14      	ldr	r3, [pc, #80]	; (8020f78 <_fflush_r+0x6c>)
 8020f28:	429c      	cmp	r4, r3
 8020f2a:	d11b      	bne.n	8020f64 <_fflush_r+0x58>
 8020f2c:	686c      	ldr	r4, [r5, #4]
 8020f2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020f32:	2b00      	cmp	r3, #0
 8020f34:	d0ef      	beq.n	8020f16 <_fflush_r+0xa>
 8020f36:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8020f38:	07d0      	lsls	r0, r2, #31
 8020f3a:	d404      	bmi.n	8020f46 <_fflush_r+0x3a>
 8020f3c:	0599      	lsls	r1, r3, #22
 8020f3e:	d402      	bmi.n	8020f46 <_fflush_r+0x3a>
 8020f40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020f42:	f000 f915 	bl	8021170 <__retarget_lock_acquire_recursive>
 8020f46:	4628      	mov	r0, r5
 8020f48:	4621      	mov	r1, r4
 8020f4a:	f7ff ff59 	bl	8020e00 <__sflush_r>
 8020f4e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8020f50:	07da      	lsls	r2, r3, #31
 8020f52:	4605      	mov	r5, r0
 8020f54:	d4e0      	bmi.n	8020f18 <_fflush_r+0xc>
 8020f56:	89a3      	ldrh	r3, [r4, #12]
 8020f58:	059b      	lsls	r3, r3, #22
 8020f5a:	d4dd      	bmi.n	8020f18 <_fflush_r+0xc>
 8020f5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020f5e:	f000 f908 	bl	8021172 <__retarget_lock_release_recursive>
 8020f62:	e7d9      	b.n	8020f18 <_fflush_r+0xc>
 8020f64:	4b05      	ldr	r3, [pc, #20]	; (8020f7c <_fflush_r+0x70>)
 8020f66:	429c      	cmp	r4, r3
 8020f68:	d101      	bne.n	8020f6e <_fflush_r+0x62>
 8020f6a:	68ac      	ldr	r4, [r5, #8]
 8020f6c:	e7df      	b.n	8020f2e <_fflush_r+0x22>
 8020f6e:	4b04      	ldr	r3, [pc, #16]	; (8020f80 <_fflush_r+0x74>)
 8020f70:	429c      	cmp	r4, r3
 8020f72:	bf08      	it	eq
 8020f74:	68ec      	ldreq	r4, [r5, #12]
 8020f76:	e7da      	b.n	8020f2e <_fflush_r+0x22>
 8020f78:	08022c98 	.word	0x08022c98
 8020f7c:	08022cb8 	.word	0x08022cb8
 8020f80:	08022c78 	.word	0x08022c78

08020f84 <std>:
 8020f84:	2300      	movs	r3, #0
 8020f86:	b510      	push	{r4, lr}
 8020f88:	4604      	mov	r4, r0
 8020f8a:	e9c0 3300 	strd	r3, r3, [r0]
 8020f8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8020f92:	6083      	str	r3, [r0, #8]
 8020f94:	8181      	strh	r1, [r0, #12]
 8020f96:	6643      	str	r3, [r0, #100]	; 0x64
 8020f98:	81c2      	strh	r2, [r0, #14]
 8020f9a:	6183      	str	r3, [r0, #24]
 8020f9c:	4619      	mov	r1, r3
 8020f9e:	2208      	movs	r2, #8
 8020fa0:	305c      	adds	r0, #92	; 0x5c
 8020fa2:	f7ff fdd7 	bl	8020b54 <memset>
 8020fa6:	4b05      	ldr	r3, [pc, #20]	; (8020fbc <std+0x38>)
 8020fa8:	6263      	str	r3, [r4, #36]	; 0x24
 8020faa:	4b05      	ldr	r3, [pc, #20]	; (8020fc0 <std+0x3c>)
 8020fac:	62a3      	str	r3, [r4, #40]	; 0x28
 8020fae:	4b05      	ldr	r3, [pc, #20]	; (8020fc4 <std+0x40>)
 8020fb0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8020fb2:	4b05      	ldr	r3, [pc, #20]	; (8020fc8 <std+0x44>)
 8020fb4:	6224      	str	r4, [r4, #32]
 8020fb6:	6323      	str	r3, [r4, #48]	; 0x30
 8020fb8:	bd10      	pop	{r4, pc}
 8020fba:	bf00      	nop
 8020fbc:	08021985 	.word	0x08021985
 8020fc0:	080219a7 	.word	0x080219a7
 8020fc4:	080219df 	.word	0x080219df
 8020fc8:	08021a03 	.word	0x08021a03

08020fcc <_cleanup_r>:
 8020fcc:	4901      	ldr	r1, [pc, #4]	; (8020fd4 <_cleanup_r+0x8>)
 8020fce:	f000 b8af 	b.w	8021130 <_fwalk_reent>
 8020fd2:	bf00      	nop
 8020fd4:	08020f0d 	.word	0x08020f0d

08020fd8 <__sfmoreglue>:
 8020fd8:	b570      	push	{r4, r5, r6, lr}
 8020fda:	1e4a      	subs	r2, r1, #1
 8020fdc:	2568      	movs	r5, #104	; 0x68
 8020fde:	4355      	muls	r5, r2
 8020fe0:	460e      	mov	r6, r1
 8020fe2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8020fe6:	f000 f977 	bl	80212d8 <_malloc_r>
 8020fea:	4604      	mov	r4, r0
 8020fec:	b140      	cbz	r0, 8021000 <__sfmoreglue+0x28>
 8020fee:	2100      	movs	r1, #0
 8020ff0:	e9c0 1600 	strd	r1, r6, [r0]
 8020ff4:	300c      	adds	r0, #12
 8020ff6:	60a0      	str	r0, [r4, #8]
 8020ff8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8020ffc:	f7ff fdaa 	bl	8020b54 <memset>
 8021000:	4620      	mov	r0, r4
 8021002:	bd70      	pop	{r4, r5, r6, pc}

08021004 <__sfp_lock_acquire>:
 8021004:	4801      	ldr	r0, [pc, #4]	; (802100c <__sfp_lock_acquire+0x8>)
 8021006:	f000 b8b3 	b.w	8021170 <__retarget_lock_acquire_recursive>
 802100a:	bf00      	nop
 802100c:	20001e80 	.word	0x20001e80

08021010 <__sfp_lock_release>:
 8021010:	4801      	ldr	r0, [pc, #4]	; (8021018 <__sfp_lock_release+0x8>)
 8021012:	f000 b8ae 	b.w	8021172 <__retarget_lock_release_recursive>
 8021016:	bf00      	nop
 8021018:	20001e80 	.word	0x20001e80

0802101c <__sinit_lock_acquire>:
 802101c:	4801      	ldr	r0, [pc, #4]	; (8021024 <__sinit_lock_acquire+0x8>)
 802101e:	f000 b8a7 	b.w	8021170 <__retarget_lock_acquire_recursive>
 8021022:	bf00      	nop
 8021024:	20001e7b 	.word	0x20001e7b

08021028 <__sinit_lock_release>:
 8021028:	4801      	ldr	r0, [pc, #4]	; (8021030 <__sinit_lock_release+0x8>)
 802102a:	f000 b8a2 	b.w	8021172 <__retarget_lock_release_recursive>
 802102e:	bf00      	nop
 8021030:	20001e7b 	.word	0x20001e7b

08021034 <__sinit>:
 8021034:	b510      	push	{r4, lr}
 8021036:	4604      	mov	r4, r0
 8021038:	f7ff fff0 	bl	802101c <__sinit_lock_acquire>
 802103c:	69a3      	ldr	r3, [r4, #24]
 802103e:	b11b      	cbz	r3, 8021048 <__sinit+0x14>
 8021040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021044:	f7ff bff0 	b.w	8021028 <__sinit_lock_release>
 8021048:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 802104c:	6523      	str	r3, [r4, #80]	; 0x50
 802104e:	4b13      	ldr	r3, [pc, #76]	; (802109c <__sinit+0x68>)
 8021050:	4a13      	ldr	r2, [pc, #76]	; (80210a0 <__sinit+0x6c>)
 8021052:	681b      	ldr	r3, [r3, #0]
 8021054:	62a2      	str	r2, [r4, #40]	; 0x28
 8021056:	42a3      	cmp	r3, r4
 8021058:	bf04      	itt	eq
 802105a:	2301      	moveq	r3, #1
 802105c:	61a3      	streq	r3, [r4, #24]
 802105e:	4620      	mov	r0, r4
 8021060:	f000 f820 	bl	80210a4 <__sfp>
 8021064:	6060      	str	r0, [r4, #4]
 8021066:	4620      	mov	r0, r4
 8021068:	f000 f81c 	bl	80210a4 <__sfp>
 802106c:	60a0      	str	r0, [r4, #8]
 802106e:	4620      	mov	r0, r4
 8021070:	f000 f818 	bl	80210a4 <__sfp>
 8021074:	2200      	movs	r2, #0
 8021076:	60e0      	str	r0, [r4, #12]
 8021078:	2104      	movs	r1, #4
 802107a:	6860      	ldr	r0, [r4, #4]
 802107c:	f7ff ff82 	bl	8020f84 <std>
 8021080:	68a0      	ldr	r0, [r4, #8]
 8021082:	2201      	movs	r2, #1
 8021084:	2109      	movs	r1, #9
 8021086:	f7ff ff7d 	bl	8020f84 <std>
 802108a:	68e0      	ldr	r0, [r4, #12]
 802108c:	2202      	movs	r2, #2
 802108e:	2112      	movs	r1, #18
 8021090:	f7ff ff78 	bl	8020f84 <std>
 8021094:	2301      	movs	r3, #1
 8021096:	61a3      	str	r3, [r4, #24]
 8021098:	e7d2      	b.n	8021040 <__sinit+0xc>
 802109a:	bf00      	nop
 802109c:	08022c74 	.word	0x08022c74
 80210a0:	08020fcd 	.word	0x08020fcd

080210a4 <__sfp>:
 80210a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80210a6:	4607      	mov	r7, r0
 80210a8:	f7ff ffac 	bl	8021004 <__sfp_lock_acquire>
 80210ac:	4b1e      	ldr	r3, [pc, #120]	; (8021128 <__sfp+0x84>)
 80210ae:	681e      	ldr	r6, [r3, #0]
 80210b0:	69b3      	ldr	r3, [r6, #24]
 80210b2:	b913      	cbnz	r3, 80210ba <__sfp+0x16>
 80210b4:	4630      	mov	r0, r6
 80210b6:	f7ff ffbd 	bl	8021034 <__sinit>
 80210ba:	3648      	adds	r6, #72	; 0x48
 80210bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80210c0:	3b01      	subs	r3, #1
 80210c2:	d503      	bpl.n	80210cc <__sfp+0x28>
 80210c4:	6833      	ldr	r3, [r6, #0]
 80210c6:	b30b      	cbz	r3, 802110c <__sfp+0x68>
 80210c8:	6836      	ldr	r6, [r6, #0]
 80210ca:	e7f7      	b.n	80210bc <__sfp+0x18>
 80210cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80210d0:	b9d5      	cbnz	r5, 8021108 <__sfp+0x64>
 80210d2:	4b16      	ldr	r3, [pc, #88]	; (802112c <__sfp+0x88>)
 80210d4:	60e3      	str	r3, [r4, #12]
 80210d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80210da:	6665      	str	r5, [r4, #100]	; 0x64
 80210dc:	f000 f847 	bl	802116e <__retarget_lock_init_recursive>
 80210e0:	f7ff ff96 	bl	8021010 <__sfp_lock_release>
 80210e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80210e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80210ec:	6025      	str	r5, [r4, #0]
 80210ee:	61a5      	str	r5, [r4, #24]
 80210f0:	2208      	movs	r2, #8
 80210f2:	4629      	mov	r1, r5
 80210f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80210f8:	f7ff fd2c 	bl	8020b54 <memset>
 80210fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8021100:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8021104:	4620      	mov	r0, r4
 8021106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021108:	3468      	adds	r4, #104	; 0x68
 802110a:	e7d9      	b.n	80210c0 <__sfp+0x1c>
 802110c:	2104      	movs	r1, #4
 802110e:	4638      	mov	r0, r7
 8021110:	f7ff ff62 	bl	8020fd8 <__sfmoreglue>
 8021114:	4604      	mov	r4, r0
 8021116:	6030      	str	r0, [r6, #0]
 8021118:	2800      	cmp	r0, #0
 802111a:	d1d5      	bne.n	80210c8 <__sfp+0x24>
 802111c:	f7ff ff78 	bl	8021010 <__sfp_lock_release>
 8021120:	230c      	movs	r3, #12
 8021122:	603b      	str	r3, [r7, #0]
 8021124:	e7ee      	b.n	8021104 <__sfp+0x60>
 8021126:	bf00      	nop
 8021128:	08022c74 	.word	0x08022c74
 802112c:	ffff0001 	.word	0xffff0001

08021130 <_fwalk_reent>:
 8021130:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021134:	4606      	mov	r6, r0
 8021136:	4688      	mov	r8, r1
 8021138:	f100 0448 	add.w	r4, r0, #72	; 0x48
 802113c:	2700      	movs	r7, #0
 802113e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8021142:	f1b9 0901 	subs.w	r9, r9, #1
 8021146:	d505      	bpl.n	8021154 <_fwalk_reent+0x24>
 8021148:	6824      	ldr	r4, [r4, #0]
 802114a:	2c00      	cmp	r4, #0
 802114c:	d1f7      	bne.n	802113e <_fwalk_reent+0xe>
 802114e:	4638      	mov	r0, r7
 8021150:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021154:	89ab      	ldrh	r3, [r5, #12]
 8021156:	2b01      	cmp	r3, #1
 8021158:	d907      	bls.n	802116a <_fwalk_reent+0x3a>
 802115a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 802115e:	3301      	adds	r3, #1
 8021160:	d003      	beq.n	802116a <_fwalk_reent+0x3a>
 8021162:	4629      	mov	r1, r5
 8021164:	4630      	mov	r0, r6
 8021166:	47c0      	blx	r8
 8021168:	4307      	orrs	r7, r0
 802116a:	3568      	adds	r5, #104	; 0x68
 802116c:	e7e9      	b.n	8021142 <_fwalk_reent+0x12>

0802116e <__retarget_lock_init_recursive>:
 802116e:	4770      	bx	lr

08021170 <__retarget_lock_acquire_recursive>:
 8021170:	4770      	bx	lr

08021172 <__retarget_lock_release_recursive>:
 8021172:	4770      	bx	lr

08021174 <__swhatbuf_r>:
 8021174:	b570      	push	{r4, r5, r6, lr}
 8021176:	460e      	mov	r6, r1
 8021178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802117c:	2900      	cmp	r1, #0
 802117e:	b096      	sub	sp, #88	; 0x58
 8021180:	4614      	mov	r4, r2
 8021182:	461d      	mov	r5, r3
 8021184:	da07      	bge.n	8021196 <__swhatbuf_r+0x22>
 8021186:	2300      	movs	r3, #0
 8021188:	602b      	str	r3, [r5, #0]
 802118a:	89b3      	ldrh	r3, [r6, #12]
 802118c:	061a      	lsls	r2, r3, #24
 802118e:	d410      	bmi.n	80211b2 <__swhatbuf_r+0x3e>
 8021190:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021194:	e00e      	b.n	80211b4 <__swhatbuf_r+0x40>
 8021196:	466a      	mov	r2, sp
 8021198:	f000 fc5a 	bl	8021a50 <_fstat_r>
 802119c:	2800      	cmp	r0, #0
 802119e:	dbf2      	blt.n	8021186 <__swhatbuf_r+0x12>
 80211a0:	9a01      	ldr	r2, [sp, #4]
 80211a2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80211a6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80211aa:	425a      	negs	r2, r3
 80211ac:	415a      	adcs	r2, r3
 80211ae:	602a      	str	r2, [r5, #0]
 80211b0:	e7ee      	b.n	8021190 <__swhatbuf_r+0x1c>
 80211b2:	2340      	movs	r3, #64	; 0x40
 80211b4:	2000      	movs	r0, #0
 80211b6:	6023      	str	r3, [r4, #0]
 80211b8:	b016      	add	sp, #88	; 0x58
 80211ba:	bd70      	pop	{r4, r5, r6, pc}

080211bc <__smakebuf_r>:
 80211bc:	898b      	ldrh	r3, [r1, #12]
 80211be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80211c0:	079d      	lsls	r5, r3, #30
 80211c2:	4606      	mov	r6, r0
 80211c4:	460c      	mov	r4, r1
 80211c6:	d507      	bpl.n	80211d8 <__smakebuf_r+0x1c>
 80211c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80211cc:	6023      	str	r3, [r4, #0]
 80211ce:	6123      	str	r3, [r4, #16]
 80211d0:	2301      	movs	r3, #1
 80211d2:	6163      	str	r3, [r4, #20]
 80211d4:	b002      	add	sp, #8
 80211d6:	bd70      	pop	{r4, r5, r6, pc}
 80211d8:	ab01      	add	r3, sp, #4
 80211da:	466a      	mov	r2, sp
 80211dc:	f7ff ffca 	bl	8021174 <__swhatbuf_r>
 80211e0:	9900      	ldr	r1, [sp, #0]
 80211e2:	4605      	mov	r5, r0
 80211e4:	4630      	mov	r0, r6
 80211e6:	f000 f877 	bl	80212d8 <_malloc_r>
 80211ea:	b948      	cbnz	r0, 8021200 <__smakebuf_r+0x44>
 80211ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80211f0:	059a      	lsls	r2, r3, #22
 80211f2:	d4ef      	bmi.n	80211d4 <__smakebuf_r+0x18>
 80211f4:	f023 0303 	bic.w	r3, r3, #3
 80211f8:	f043 0302 	orr.w	r3, r3, #2
 80211fc:	81a3      	strh	r3, [r4, #12]
 80211fe:	e7e3      	b.n	80211c8 <__smakebuf_r+0xc>
 8021200:	4b0d      	ldr	r3, [pc, #52]	; (8021238 <__smakebuf_r+0x7c>)
 8021202:	62b3      	str	r3, [r6, #40]	; 0x28
 8021204:	89a3      	ldrh	r3, [r4, #12]
 8021206:	6020      	str	r0, [r4, #0]
 8021208:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802120c:	81a3      	strh	r3, [r4, #12]
 802120e:	9b00      	ldr	r3, [sp, #0]
 8021210:	6163      	str	r3, [r4, #20]
 8021212:	9b01      	ldr	r3, [sp, #4]
 8021214:	6120      	str	r0, [r4, #16]
 8021216:	b15b      	cbz	r3, 8021230 <__smakebuf_r+0x74>
 8021218:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802121c:	4630      	mov	r0, r6
 802121e:	f000 fc29 	bl	8021a74 <_isatty_r>
 8021222:	b128      	cbz	r0, 8021230 <__smakebuf_r+0x74>
 8021224:	89a3      	ldrh	r3, [r4, #12]
 8021226:	f023 0303 	bic.w	r3, r3, #3
 802122a:	f043 0301 	orr.w	r3, r3, #1
 802122e:	81a3      	strh	r3, [r4, #12]
 8021230:	89a0      	ldrh	r0, [r4, #12]
 8021232:	4305      	orrs	r5, r0
 8021234:	81a5      	strh	r5, [r4, #12]
 8021236:	e7cd      	b.n	80211d4 <__smakebuf_r+0x18>
 8021238:	08020fcd 	.word	0x08020fcd

0802123c <_free_r>:
 802123c:	b538      	push	{r3, r4, r5, lr}
 802123e:	4605      	mov	r5, r0
 8021240:	2900      	cmp	r1, #0
 8021242:	d045      	beq.n	80212d0 <_free_r+0x94>
 8021244:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8021248:	1f0c      	subs	r4, r1, #4
 802124a:	2b00      	cmp	r3, #0
 802124c:	bfb8      	it	lt
 802124e:	18e4      	addlt	r4, r4, r3
 8021250:	f000 fc40 	bl	8021ad4 <__malloc_lock>
 8021254:	4a1f      	ldr	r2, [pc, #124]	; (80212d4 <_free_r+0x98>)
 8021256:	6813      	ldr	r3, [r2, #0]
 8021258:	4610      	mov	r0, r2
 802125a:	b933      	cbnz	r3, 802126a <_free_r+0x2e>
 802125c:	6063      	str	r3, [r4, #4]
 802125e:	6014      	str	r4, [r2, #0]
 8021260:	4628      	mov	r0, r5
 8021262:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8021266:	f000 bc3b 	b.w	8021ae0 <__malloc_unlock>
 802126a:	42a3      	cmp	r3, r4
 802126c:	d90b      	bls.n	8021286 <_free_r+0x4a>
 802126e:	6821      	ldr	r1, [r4, #0]
 8021270:	1862      	adds	r2, r4, r1
 8021272:	4293      	cmp	r3, r2
 8021274:	bf04      	itt	eq
 8021276:	681a      	ldreq	r2, [r3, #0]
 8021278:	685b      	ldreq	r3, [r3, #4]
 802127a:	6063      	str	r3, [r4, #4]
 802127c:	bf04      	itt	eq
 802127e:	1852      	addeq	r2, r2, r1
 8021280:	6022      	streq	r2, [r4, #0]
 8021282:	6004      	str	r4, [r0, #0]
 8021284:	e7ec      	b.n	8021260 <_free_r+0x24>
 8021286:	461a      	mov	r2, r3
 8021288:	685b      	ldr	r3, [r3, #4]
 802128a:	b10b      	cbz	r3, 8021290 <_free_r+0x54>
 802128c:	42a3      	cmp	r3, r4
 802128e:	d9fa      	bls.n	8021286 <_free_r+0x4a>
 8021290:	6811      	ldr	r1, [r2, #0]
 8021292:	1850      	adds	r0, r2, r1
 8021294:	42a0      	cmp	r0, r4
 8021296:	d10b      	bne.n	80212b0 <_free_r+0x74>
 8021298:	6820      	ldr	r0, [r4, #0]
 802129a:	4401      	add	r1, r0
 802129c:	1850      	adds	r0, r2, r1
 802129e:	4283      	cmp	r3, r0
 80212a0:	6011      	str	r1, [r2, #0]
 80212a2:	d1dd      	bne.n	8021260 <_free_r+0x24>
 80212a4:	6818      	ldr	r0, [r3, #0]
 80212a6:	685b      	ldr	r3, [r3, #4]
 80212a8:	6053      	str	r3, [r2, #4]
 80212aa:	4401      	add	r1, r0
 80212ac:	6011      	str	r1, [r2, #0]
 80212ae:	e7d7      	b.n	8021260 <_free_r+0x24>
 80212b0:	d902      	bls.n	80212b8 <_free_r+0x7c>
 80212b2:	230c      	movs	r3, #12
 80212b4:	602b      	str	r3, [r5, #0]
 80212b6:	e7d3      	b.n	8021260 <_free_r+0x24>
 80212b8:	6820      	ldr	r0, [r4, #0]
 80212ba:	1821      	adds	r1, r4, r0
 80212bc:	428b      	cmp	r3, r1
 80212be:	bf04      	itt	eq
 80212c0:	6819      	ldreq	r1, [r3, #0]
 80212c2:	685b      	ldreq	r3, [r3, #4]
 80212c4:	6063      	str	r3, [r4, #4]
 80212c6:	bf04      	itt	eq
 80212c8:	1809      	addeq	r1, r1, r0
 80212ca:	6021      	streq	r1, [r4, #0]
 80212cc:	6054      	str	r4, [r2, #4]
 80212ce:	e7c7      	b.n	8021260 <_free_r+0x24>
 80212d0:	bd38      	pop	{r3, r4, r5, pc}
 80212d2:	bf00      	nop
 80212d4:	20001b10 	.word	0x20001b10

080212d8 <_malloc_r>:
 80212d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80212da:	1ccd      	adds	r5, r1, #3
 80212dc:	f025 0503 	bic.w	r5, r5, #3
 80212e0:	3508      	adds	r5, #8
 80212e2:	2d0c      	cmp	r5, #12
 80212e4:	bf38      	it	cc
 80212e6:	250c      	movcc	r5, #12
 80212e8:	2d00      	cmp	r5, #0
 80212ea:	4606      	mov	r6, r0
 80212ec:	db01      	blt.n	80212f2 <_malloc_r+0x1a>
 80212ee:	42a9      	cmp	r1, r5
 80212f0:	d903      	bls.n	80212fa <_malloc_r+0x22>
 80212f2:	230c      	movs	r3, #12
 80212f4:	6033      	str	r3, [r6, #0]
 80212f6:	2000      	movs	r0, #0
 80212f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80212fa:	f000 fbeb 	bl	8021ad4 <__malloc_lock>
 80212fe:	4921      	ldr	r1, [pc, #132]	; (8021384 <_malloc_r+0xac>)
 8021300:	680a      	ldr	r2, [r1, #0]
 8021302:	4614      	mov	r4, r2
 8021304:	b99c      	cbnz	r4, 802132e <_malloc_r+0x56>
 8021306:	4f20      	ldr	r7, [pc, #128]	; (8021388 <_malloc_r+0xb0>)
 8021308:	683b      	ldr	r3, [r7, #0]
 802130a:	b923      	cbnz	r3, 8021316 <_malloc_r+0x3e>
 802130c:	4621      	mov	r1, r4
 802130e:	4630      	mov	r0, r6
 8021310:	f000 fb28 	bl	8021964 <_sbrk_r>
 8021314:	6038      	str	r0, [r7, #0]
 8021316:	4629      	mov	r1, r5
 8021318:	4630      	mov	r0, r6
 802131a:	f000 fb23 	bl	8021964 <_sbrk_r>
 802131e:	1c43      	adds	r3, r0, #1
 8021320:	d123      	bne.n	802136a <_malloc_r+0x92>
 8021322:	230c      	movs	r3, #12
 8021324:	6033      	str	r3, [r6, #0]
 8021326:	4630      	mov	r0, r6
 8021328:	f000 fbda 	bl	8021ae0 <__malloc_unlock>
 802132c:	e7e3      	b.n	80212f6 <_malloc_r+0x1e>
 802132e:	6823      	ldr	r3, [r4, #0]
 8021330:	1b5b      	subs	r3, r3, r5
 8021332:	d417      	bmi.n	8021364 <_malloc_r+0x8c>
 8021334:	2b0b      	cmp	r3, #11
 8021336:	d903      	bls.n	8021340 <_malloc_r+0x68>
 8021338:	6023      	str	r3, [r4, #0]
 802133a:	441c      	add	r4, r3
 802133c:	6025      	str	r5, [r4, #0]
 802133e:	e004      	b.n	802134a <_malloc_r+0x72>
 8021340:	6863      	ldr	r3, [r4, #4]
 8021342:	42a2      	cmp	r2, r4
 8021344:	bf0c      	ite	eq
 8021346:	600b      	streq	r3, [r1, #0]
 8021348:	6053      	strne	r3, [r2, #4]
 802134a:	4630      	mov	r0, r6
 802134c:	f000 fbc8 	bl	8021ae0 <__malloc_unlock>
 8021350:	f104 000b 	add.w	r0, r4, #11
 8021354:	1d23      	adds	r3, r4, #4
 8021356:	f020 0007 	bic.w	r0, r0, #7
 802135a:	1ac2      	subs	r2, r0, r3
 802135c:	d0cc      	beq.n	80212f8 <_malloc_r+0x20>
 802135e:	1a1b      	subs	r3, r3, r0
 8021360:	50a3      	str	r3, [r4, r2]
 8021362:	e7c9      	b.n	80212f8 <_malloc_r+0x20>
 8021364:	4622      	mov	r2, r4
 8021366:	6864      	ldr	r4, [r4, #4]
 8021368:	e7cc      	b.n	8021304 <_malloc_r+0x2c>
 802136a:	1cc4      	adds	r4, r0, #3
 802136c:	f024 0403 	bic.w	r4, r4, #3
 8021370:	42a0      	cmp	r0, r4
 8021372:	d0e3      	beq.n	802133c <_malloc_r+0x64>
 8021374:	1a21      	subs	r1, r4, r0
 8021376:	4630      	mov	r0, r6
 8021378:	f000 faf4 	bl	8021964 <_sbrk_r>
 802137c:	3001      	adds	r0, #1
 802137e:	d1dd      	bne.n	802133c <_malloc_r+0x64>
 8021380:	e7cf      	b.n	8021322 <_malloc_r+0x4a>
 8021382:	bf00      	nop
 8021384:	20001b10 	.word	0x20001b10
 8021388:	20001b14 	.word	0x20001b14

0802138c <__sfputc_r>:
 802138c:	6893      	ldr	r3, [r2, #8]
 802138e:	3b01      	subs	r3, #1
 8021390:	2b00      	cmp	r3, #0
 8021392:	b410      	push	{r4}
 8021394:	6093      	str	r3, [r2, #8]
 8021396:	da07      	bge.n	80213a8 <__sfputc_r+0x1c>
 8021398:	6994      	ldr	r4, [r2, #24]
 802139a:	42a3      	cmp	r3, r4
 802139c:	db01      	blt.n	80213a2 <__sfputc_r+0x16>
 802139e:	290a      	cmp	r1, #10
 80213a0:	d102      	bne.n	80213a8 <__sfputc_r+0x1c>
 80213a2:	bc10      	pop	{r4}
 80213a4:	f7ff bc6c 	b.w	8020c80 <__swbuf_r>
 80213a8:	6813      	ldr	r3, [r2, #0]
 80213aa:	1c58      	adds	r0, r3, #1
 80213ac:	6010      	str	r0, [r2, #0]
 80213ae:	7019      	strb	r1, [r3, #0]
 80213b0:	4608      	mov	r0, r1
 80213b2:	bc10      	pop	{r4}
 80213b4:	4770      	bx	lr

080213b6 <__sfputs_r>:
 80213b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80213b8:	4606      	mov	r6, r0
 80213ba:	460f      	mov	r7, r1
 80213bc:	4614      	mov	r4, r2
 80213be:	18d5      	adds	r5, r2, r3
 80213c0:	42ac      	cmp	r4, r5
 80213c2:	d101      	bne.n	80213c8 <__sfputs_r+0x12>
 80213c4:	2000      	movs	r0, #0
 80213c6:	e007      	b.n	80213d8 <__sfputs_r+0x22>
 80213c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80213cc:	463a      	mov	r2, r7
 80213ce:	4630      	mov	r0, r6
 80213d0:	f7ff ffdc 	bl	802138c <__sfputc_r>
 80213d4:	1c43      	adds	r3, r0, #1
 80213d6:	d1f3      	bne.n	80213c0 <__sfputs_r+0xa>
 80213d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080213dc <_vfiprintf_r>:
 80213dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80213e0:	460d      	mov	r5, r1
 80213e2:	b09d      	sub	sp, #116	; 0x74
 80213e4:	4614      	mov	r4, r2
 80213e6:	4698      	mov	r8, r3
 80213e8:	4606      	mov	r6, r0
 80213ea:	b118      	cbz	r0, 80213f4 <_vfiprintf_r+0x18>
 80213ec:	6983      	ldr	r3, [r0, #24]
 80213ee:	b90b      	cbnz	r3, 80213f4 <_vfiprintf_r+0x18>
 80213f0:	f7ff fe20 	bl	8021034 <__sinit>
 80213f4:	4b89      	ldr	r3, [pc, #548]	; (802161c <_vfiprintf_r+0x240>)
 80213f6:	429d      	cmp	r5, r3
 80213f8:	d11b      	bne.n	8021432 <_vfiprintf_r+0x56>
 80213fa:	6875      	ldr	r5, [r6, #4]
 80213fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80213fe:	07d9      	lsls	r1, r3, #31
 8021400:	d405      	bmi.n	802140e <_vfiprintf_r+0x32>
 8021402:	89ab      	ldrh	r3, [r5, #12]
 8021404:	059a      	lsls	r2, r3, #22
 8021406:	d402      	bmi.n	802140e <_vfiprintf_r+0x32>
 8021408:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802140a:	f7ff feb1 	bl	8021170 <__retarget_lock_acquire_recursive>
 802140e:	89ab      	ldrh	r3, [r5, #12]
 8021410:	071b      	lsls	r3, r3, #28
 8021412:	d501      	bpl.n	8021418 <_vfiprintf_r+0x3c>
 8021414:	692b      	ldr	r3, [r5, #16]
 8021416:	b9eb      	cbnz	r3, 8021454 <_vfiprintf_r+0x78>
 8021418:	4629      	mov	r1, r5
 802141a:	4630      	mov	r0, r6
 802141c:	f7ff fc82 	bl	8020d24 <__swsetup_r>
 8021420:	b1c0      	cbz	r0, 8021454 <_vfiprintf_r+0x78>
 8021422:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8021424:	07dc      	lsls	r4, r3, #31
 8021426:	d50e      	bpl.n	8021446 <_vfiprintf_r+0x6a>
 8021428:	f04f 30ff 	mov.w	r0, #4294967295
 802142c:	b01d      	add	sp, #116	; 0x74
 802142e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021432:	4b7b      	ldr	r3, [pc, #492]	; (8021620 <_vfiprintf_r+0x244>)
 8021434:	429d      	cmp	r5, r3
 8021436:	d101      	bne.n	802143c <_vfiprintf_r+0x60>
 8021438:	68b5      	ldr	r5, [r6, #8]
 802143a:	e7df      	b.n	80213fc <_vfiprintf_r+0x20>
 802143c:	4b79      	ldr	r3, [pc, #484]	; (8021624 <_vfiprintf_r+0x248>)
 802143e:	429d      	cmp	r5, r3
 8021440:	bf08      	it	eq
 8021442:	68f5      	ldreq	r5, [r6, #12]
 8021444:	e7da      	b.n	80213fc <_vfiprintf_r+0x20>
 8021446:	89ab      	ldrh	r3, [r5, #12]
 8021448:	0598      	lsls	r0, r3, #22
 802144a:	d4ed      	bmi.n	8021428 <_vfiprintf_r+0x4c>
 802144c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802144e:	f7ff fe90 	bl	8021172 <__retarget_lock_release_recursive>
 8021452:	e7e9      	b.n	8021428 <_vfiprintf_r+0x4c>
 8021454:	2300      	movs	r3, #0
 8021456:	9309      	str	r3, [sp, #36]	; 0x24
 8021458:	2320      	movs	r3, #32
 802145a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802145e:	f8cd 800c 	str.w	r8, [sp, #12]
 8021462:	2330      	movs	r3, #48	; 0x30
 8021464:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8021628 <_vfiprintf_r+0x24c>
 8021468:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802146c:	f04f 0901 	mov.w	r9, #1
 8021470:	4623      	mov	r3, r4
 8021472:	469a      	mov	sl, r3
 8021474:	f813 2b01 	ldrb.w	r2, [r3], #1
 8021478:	b10a      	cbz	r2, 802147e <_vfiprintf_r+0xa2>
 802147a:	2a25      	cmp	r2, #37	; 0x25
 802147c:	d1f9      	bne.n	8021472 <_vfiprintf_r+0x96>
 802147e:	ebba 0b04 	subs.w	fp, sl, r4
 8021482:	d00b      	beq.n	802149c <_vfiprintf_r+0xc0>
 8021484:	465b      	mov	r3, fp
 8021486:	4622      	mov	r2, r4
 8021488:	4629      	mov	r1, r5
 802148a:	4630      	mov	r0, r6
 802148c:	f7ff ff93 	bl	80213b6 <__sfputs_r>
 8021490:	3001      	adds	r0, #1
 8021492:	f000 80aa 	beq.w	80215ea <_vfiprintf_r+0x20e>
 8021496:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8021498:	445a      	add	r2, fp
 802149a:	9209      	str	r2, [sp, #36]	; 0x24
 802149c:	f89a 3000 	ldrb.w	r3, [sl]
 80214a0:	2b00      	cmp	r3, #0
 80214a2:	f000 80a2 	beq.w	80215ea <_vfiprintf_r+0x20e>
 80214a6:	2300      	movs	r3, #0
 80214a8:	f04f 32ff 	mov.w	r2, #4294967295
 80214ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80214b0:	f10a 0a01 	add.w	sl, sl, #1
 80214b4:	9304      	str	r3, [sp, #16]
 80214b6:	9307      	str	r3, [sp, #28]
 80214b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80214bc:	931a      	str	r3, [sp, #104]	; 0x68
 80214be:	4654      	mov	r4, sl
 80214c0:	2205      	movs	r2, #5
 80214c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80214c6:	4858      	ldr	r0, [pc, #352]	; (8021628 <_vfiprintf_r+0x24c>)
 80214c8:	f7de fe62 	bl	8000190 <memchr>
 80214cc:	9a04      	ldr	r2, [sp, #16]
 80214ce:	b9d8      	cbnz	r0, 8021508 <_vfiprintf_r+0x12c>
 80214d0:	06d1      	lsls	r1, r2, #27
 80214d2:	bf44      	itt	mi
 80214d4:	2320      	movmi	r3, #32
 80214d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80214da:	0713      	lsls	r3, r2, #28
 80214dc:	bf44      	itt	mi
 80214de:	232b      	movmi	r3, #43	; 0x2b
 80214e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80214e4:	f89a 3000 	ldrb.w	r3, [sl]
 80214e8:	2b2a      	cmp	r3, #42	; 0x2a
 80214ea:	d015      	beq.n	8021518 <_vfiprintf_r+0x13c>
 80214ec:	9a07      	ldr	r2, [sp, #28]
 80214ee:	4654      	mov	r4, sl
 80214f0:	2000      	movs	r0, #0
 80214f2:	f04f 0c0a 	mov.w	ip, #10
 80214f6:	4621      	mov	r1, r4
 80214f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80214fc:	3b30      	subs	r3, #48	; 0x30
 80214fe:	2b09      	cmp	r3, #9
 8021500:	d94e      	bls.n	80215a0 <_vfiprintf_r+0x1c4>
 8021502:	b1b0      	cbz	r0, 8021532 <_vfiprintf_r+0x156>
 8021504:	9207      	str	r2, [sp, #28]
 8021506:	e014      	b.n	8021532 <_vfiprintf_r+0x156>
 8021508:	eba0 0308 	sub.w	r3, r0, r8
 802150c:	fa09 f303 	lsl.w	r3, r9, r3
 8021510:	4313      	orrs	r3, r2
 8021512:	9304      	str	r3, [sp, #16]
 8021514:	46a2      	mov	sl, r4
 8021516:	e7d2      	b.n	80214be <_vfiprintf_r+0xe2>
 8021518:	9b03      	ldr	r3, [sp, #12]
 802151a:	1d19      	adds	r1, r3, #4
 802151c:	681b      	ldr	r3, [r3, #0]
 802151e:	9103      	str	r1, [sp, #12]
 8021520:	2b00      	cmp	r3, #0
 8021522:	bfbb      	ittet	lt
 8021524:	425b      	neglt	r3, r3
 8021526:	f042 0202 	orrlt.w	r2, r2, #2
 802152a:	9307      	strge	r3, [sp, #28]
 802152c:	9307      	strlt	r3, [sp, #28]
 802152e:	bfb8      	it	lt
 8021530:	9204      	strlt	r2, [sp, #16]
 8021532:	7823      	ldrb	r3, [r4, #0]
 8021534:	2b2e      	cmp	r3, #46	; 0x2e
 8021536:	d10c      	bne.n	8021552 <_vfiprintf_r+0x176>
 8021538:	7863      	ldrb	r3, [r4, #1]
 802153a:	2b2a      	cmp	r3, #42	; 0x2a
 802153c:	d135      	bne.n	80215aa <_vfiprintf_r+0x1ce>
 802153e:	9b03      	ldr	r3, [sp, #12]
 8021540:	1d1a      	adds	r2, r3, #4
 8021542:	681b      	ldr	r3, [r3, #0]
 8021544:	9203      	str	r2, [sp, #12]
 8021546:	2b00      	cmp	r3, #0
 8021548:	bfb8      	it	lt
 802154a:	f04f 33ff 	movlt.w	r3, #4294967295
 802154e:	3402      	adds	r4, #2
 8021550:	9305      	str	r3, [sp, #20]
 8021552:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8021638 <_vfiprintf_r+0x25c>
 8021556:	7821      	ldrb	r1, [r4, #0]
 8021558:	2203      	movs	r2, #3
 802155a:	4650      	mov	r0, sl
 802155c:	f7de fe18 	bl	8000190 <memchr>
 8021560:	b140      	cbz	r0, 8021574 <_vfiprintf_r+0x198>
 8021562:	2340      	movs	r3, #64	; 0x40
 8021564:	eba0 000a 	sub.w	r0, r0, sl
 8021568:	fa03 f000 	lsl.w	r0, r3, r0
 802156c:	9b04      	ldr	r3, [sp, #16]
 802156e:	4303      	orrs	r3, r0
 8021570:	3401      	adds	r4, #1
 8021572:	9304      	str	r3, [sp, #16]
 8021574:	f814 1b01 	ldrb.w	r1, [r4], #1
 8021578:	482c      	ldr	r0, [pc, #176]	; (802162c <_vfiprintf_r+0x250>)
 802157a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802157e:	2206      	movs	r2, #6
 8021580:	f7de fe06 	bl	8000190 <memchr>
 8021584:	2800      	cmp	r0, #0
 8021586:	d03f      	beq.n	8021608 <_vfiprintf_r+0x22c>
 8021588:	4b29      	ldr	r3, [pc, #164]	; (8021630 <_vfiprintf_r+0x254>)
 802158a:	bb1b      	cbnz	r3, 80215d4 <_vfiprintf_r+0x1f8>
 802158c:	9b03      	ldr	r3, [sp, #12]
 802158e:	3307      	adds	r3, #7
 8021590:	f023 0307 	bic.w	r3, r3, #7
 8021594:	3308      	adds	r3, #8
 8021596:	9303      	str	r3, [sp, #12]
 8021598:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802159a:	443b      	add	r3, r7
 802159c:	9309      	str	r3, [sp, #36]	; 0x24
 802159e:	e767      	b.n	8021470 <_vfiprintf_r+0x94>
 80215a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80215a4:	460c      	mov	r4, r1
 80215a6:	2001      	movs	r0, #1
 80215a8:	e7a5      	b.n	80214f6 <_vfiprintf_r+0x11a>
 80215aa:	2300      	movs	r3, #0
 80215ac:	3401      	adds	r4, #1
 80215ae:	9305      	str	r3, [sp, #20]
 80215b0:	4619      	mov	r1, r3
 80215b2:	f04f 0c0a 	mov.w	ip, #10
 80215b6:	4620      	mov	r0, r4
 80215b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80215bc:	3a30      	subs	r2, #48	; 0x30
 80215be:	2a09      	cmp	r2, #9
 80215c0:	d903      	bls.n	80215ca <_vfiprintf_r+0x1ee>
 80215c2:	2b00      	cmp	r3, #0
 80215c4:	d0c5      	beq.n	8021552 <_vfiprintf_r+0x176>
 80215c6:	9105      	str	r1, [sp, #20]
 80215c8:	e7c3      	b.n	8021552 <_vfiprintf_r+0x176>
 80215ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80215ce:	4604      	mov	r4, r0
 80215d0:	2301      	movs	r3, #1
 80215d2:	e7f0      	b.n	80215b6 <_vfiprintf_r+0x1da>
 80215d4:	ab03      	add	r3, sp, #12
 80215d6:	9300      	str	r3, [sp, #0]
 80215d8:	462a      	mov	r2, r5
 80215da:	4b16      	ldr	r3, [pc, #88]	; (8021634 <_vfiprintf_r+0x258>)
 80215dc:	a904      	add	r1, sp, #16
 80215de:	4630      	mov	r0, r6
 80215e0:	f3af 8000 	nop.w
 80215e4:	4607      	mov	r7, r0
 80215e6:	1c78      	adds	r0, r7, #1
 80215e8:	d1d6      	bne.n	8021598 <_vfiprintf_r+0x1bc>
 80215ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80215ec:	07d9      	lsls	r1, r3, #31
 80215ee:	d405      	bmi.n	80215fc <_vfiprintf_r+0x220>
 80215f0:	89ab      	ldrh	r3, [r5, #12]
 80215f2:	059a      	lsls	r2, r3, #22
 80215f4:	d402      	bmi.n	80215fc <_vfiprintf_r+0x220>
 80215f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80215f8:	f7ff fdbb 	bl	8021172 <__retarget_lock_release_recursive>
 80215fc:	89ab      	ldrh	r3, [r5, #12]
 80215fe:	065b      	lsls	r3, r3, #25
 8021600:	f53f af12 	bmi.w	8021428 <_vfiprintf_r+0x4c>
 8021604:	9809      	ldr	r0, [sp, #36]	; 0x24
 8021606:	e711      	b.n	802142c <_vfiprintf_r+0x50>
 8021608:	ab03      	add	r3, sp, #12
 802160a:	9300      	str	r3, [sp, #0]
 802160c:	462a      	mov	r2, r5
 802160e:	4b09      	ldr	r3, [pc, #36]	; (8021634 <_vfiprintf_r+0x258>)
 8021610:	a904      	add	r1, sp, #16
 8021612:	4630      	mov	r0, r6
 8021614:	f000 f880 	bl	8021718 <_printf_i>
 8021618:	e7e4      	b.n	80215e4 <_vfiprintf_r+0x208>
 802161a:	bf00      	nop
 802161c:	08022c98 	.word	0x08022c98
 8021620:	08022cb8 	.word	0x08022cb8
 8021624:	08022c78 	.word	0x08022c78
 8021628:	08022cd8 	.word	0x08022cd8
 802162c:	08022ce2 	.word	0x08022ce2
 8021630:	00000000 	.word	0x00000000
 8021634:	080213b7 	.word	0x080213b7
 8021638:	08022cde 	.word	0x08022cde

0802163c <_printf_common>:
 802163c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021640:	4616      	mov	r6, r2
 8021642:	4699      	mov	r9, r3
 8021644:	688a      	ldr	r2, [r1, #8]
 8021646:	690b      	ldr	r3, [r1, #16]
 8021648:	f8dd 8020 	ldr.w	r8, [sp, #32]
 802164c:	4293      	cmp	r3, r2
 802164e:	bfb8      	it	lt
 8021650:	4613      	movlt	r3, r2
 8021652:	6033      	str	r3, [r6, #0]
 8021654:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8021658:	4607      	mov	r7, r0
 802165a:	460c      	mov	r4, r1
 802165c:	b10a      	cbz	r2, 8021662 <_printf_common+0x26>
 802165e:	3301      	adds	r3, #1
 8021660:	6033      	str	r3, [r6, #0]
 8021662:	6823      	ldr	r3, [r4, #0]
 8021664:	0699      	lsls	r1, r3, #26
 8021666:	bf42      	ittt	mi
 8021668:	6833      	ldrmi	r3, [r6, #0]
 802166a:	3302      	addmi	r3, #2
 802166c:	6033      	strmi	r3, [r6, #0]
 802166e:	6825      	ldr	r5, [r4, #0]
 8021670:	f015 0506 	ands.w	r5, r5, #6
 8021674:	d106      	bne.n	8021684 <_printf_common+0x48>
 8021676:	f104 0a19 	add.w	sl, r4, #25
 802167a:	68e3      	ldr	r3, [r4, #12]
 802167c:	6832      	ldr	r2, [r6, #0]
 802167e:	1a9b      	subs	r3, r3, r2
 8021680:	42ab      	cmp	r3, r5
 8021682:	dc26      	bgt.n	80216d2 <_printf_common+0x96>
 8021684:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8021688:	1e13      	subs	r3, r2, #0
 802168a:	6822      	ldr	r2, [r4, #0]
 802168c:	bf18      	it	ne
 802168e:	2301      	movne	r3, #1
 8021690:	0692      	lsls	r2, r2, #26
 8021692:	d42b      	bmi.n	80216ec <_printf_common+0xb0>
 8021694:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8021698:	4649      	mov	r1, r9
 802169a:	4638      	mov	r0, r7
 802169c:	47c0      	blx	r8
 802169e:	3001      	adds	r0, #1
 80216a0:	d01e      	beq.n	80216e0 <_printf_common+0xa4>
 80216a2:	6823      	ldr	r3, [r4, #0]
 80216a4:	68e5      	ldr	r5, [r4, #12]
 80216a6:	6832      	ldr	r2, [r6, #0]
 80216a8:	f003 0306 	and.w	r3, r3, #6
 80216ac:	2b04      	cmp	r3, #4
 80216ae:	bf08      	it	eq
 80216b0:	1aad      	subeq	r5, r5, r2
 80216b2:	68a3      	ldr	r3, [r4, #8]
 80216b4:	6922      	ldr	r2, [r4, #16]
 80216b6:	bf0c      	ite	eq
 80216b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80216bc:	2500      	movne	r5, #0
 80216be:	4293      	cmp	r3, r2
 80216c0:	bfc4      	itt	gt
 80216c2:	1a9b      	subgt	r3, r3, r2
 80216c4:	18ed      	addgt	r5, r5, r3
 80216c6:	2600      	movs	r6, #0
 80216c8:	341a      	adds	r4, #26
 80216ca:	42b5      	cmp	r5, r6
 80216cc:	d11a      	bne.n	8021704 <_printf_common+0xc8>
 80216ce:	2000      	movs	r0, #0
 80216d0:	e008      	b.n	80216e4 <_printf_common+0xa8>
 80216d2:	2301      	movs	r3, #1
 80216d4:	4652      	mov	r2, sl
 80216d6:	4649      	mov	r1, r9
 80216d8:	4638      	mov	r0, r7
 80216da:	47c0      	blx	r8
 80216dc:	3001      	adds	r0, #1
 80216de:	d103      	bne.n	80216e8 <_printf_common+0xac>
 80216e0:	f04f 30ff 	mov.w	r0, #4294967295
 80216e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80216e8:	3501      	adds	r5, #1
 80216ea:	e7c6      	b.n	802167a <_printf_common+0x3e>
 80216ec:	18e1      	adds	r1, r4, r3
 80216ee:	1c5a      	adds	r2, r3, #1
 80216f0:	2030      	movs	r0, #48	; 0x30
 80216f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80216f6:	4422      	add	r2, r4
 80216f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80216fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8021700:	3302      	adds	r3, #2
 8021702:	e7c7      	b.n	8021694 <_printf_common+0x58>
 8021704:	2301      	movs	r3, #1
 8021706:	4622      	mov	r2, r4
 8021708:	4649      	mov	r1, r9
 802170a:	4638      	mov	r0, r7
 802170c:	47c0      	blx	r8
 802170e:	3001      	adds	r0, #1
 8021710:	d0e6      	beq.n	80216e0 <_printf_common+0xa4>
 8021712:	3601      	adds	r6, #1
 8021714:	e7d9      	b.n	80216ca <_printf_common+0x8e>
	...

08021718 <_printf_i>:
 8021718:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 802171c:	460c      	mov	r4, r1
 802171e:	4691      	mov	r9, r2
 8021720:	7e27      	ldrb	r7, [r4, #24]
 8021722:	990c      	ldr	r1, [sp, #48]	; 0x30
 8021724:	2f78      	cmp	r7, #120	; 0x78
 8021726:	4680      	mov	r8, r0
 8021728:	469a      	mov	sl, r3
 802172a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 802172e:	d807      	bhi.n	8021740 <_printf_i+0x28>
 8021730:	2f62      	cmp	r7, #98	; 0x62
 8021732:	d80a      	bhi.n	802174a <_printf_i+0x32>
 8021734:	2f00      	cmp	r7, #0
 8021736:	f000 80d8 	beq.w	80218ea <_printf_i+0x1d2>
 802173a:	2f58      	cmp	r7, #88	; 0x58
 802173c:	f000 80a3 	beq.w	8021886 <_printf_i+0x16e>
 8021740:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8021744:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8021748:	e03a      	b.n	80217c0 <_printf_i+0xa8>
 802174a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 802174e:	2b15      	cmp	r3, #21
 8021750:	d8f6      	bhi.n	8021740 <_printf_i+0x28>
 8021752:	a001      	add	r0, pc, #4	; (adr r0, 8021758 <_printf_i+0x40>)
 8021754:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8021758:	080217b1 	.word	0x080217b1
 802175c:	080217c5 	.word	0x080217c5
 8021760:	08021741 	.word	0x08021741
 8021764:	08021741 	.word	0x08021741
 8021768:	08021741 	.word	0x08021741
 802176c:	08021741 	.word	0x08021741
 8021770:	080217c5 	.word	0x080217c5
 8021774:	08021741 	.word	0x08021741
 8021778:	08021741 	.word	0x08021741
 802177c:	08021741 	.word	0x08021741
 8021780:	08021741 	.word	0x08021741
 8021784:	080218d1 	.word	0x080218d1
 8021788:	080217f5 	.word	0x080217f5
 802178c:	080218b3 	.word	0x080218b3
 8021790:	08021741 	.word	0x08021741
 8021794:	08021741 	.word	0x08021741
 8021798:	080218f3 	.word	0x080218f3
 802179c:	08021741 	.word	0x08021741
 80217a0:	080217f5 	.word	0x080217f5
 80217a4:	08021741 	.word	0x08021741
 80217a8:	08021741 	.word	0x08021741
 80217ac:	080218bb 	.word	0x080218bb
 80217b0:	680b      	ldr	r3, [r1, #0]
 80217b2:	1d1a      	adds	r2, r3, #4
 80217b4:	681b      	ldr	r3, [r3, #0]
 80217b6:	600a      	str	r2, [r1, #0]
 80217b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80217bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80217c0:	2301      	movs	r3, #1
 80217c2:	e0a3      	b.n	802190c <_printf_i+0x1f4>
 80217c4:	6825      	ldr	r5, [r4, #0]
 80217c6:	6808      	ldr	r0, [r1, #0]
 80217c8:	062e      	lsls	r6, r5, #24
 80217ca:	f100 0304 	add.w	r3, r0, #4
 80217ce:	d50a      	bpl.n	80217e6 <_printf_i+0xce>
 80217d0:	6805      	ldr	r5, [r0, #0]
 80217d2:	600b      	str	r3, [r1, #0]
 80217d4:	2d00      	cmp	r5, #0
 80217d6:	da03      	bge.n	80217e0 <_printf_i+0xc8>
 80217d8:	232d      	movs	r3, #45	; 0x2d
 80217da:	426d      	negs	r5, r5
 80217dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80217e0:	485e      	ldr	r0, [pc, #376]	; (802195c <_printf_i+0x244>)
 80217e2:	230a      	movs	r3, #10
 80217e4:	e019      	b.n	802181a <_printf_i+0x102>
 80217e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80217ea:	6805      	ldr	r5, [r0, #0]
 80217ec:	600b      	str	r3, [r1, #0]
 80217ee:	bf18      	it	ne
 80217f0:	b22d      	sxthne	r5, r5
 80217f2:	e7ef      	b.n	80217d4 <_printf_i+0xbc>
 80217f4:	680b      	ldr	r3, [r1, #0]
 80217f6:	6825      	ldr	r5, [r4, #0]
 80217f8:	1d18      	adds	r0, r3, #4
 80217fa:	6008      	str	r0, [r1, #0]
 80217fc:	0628      	lsls	r0, r5, #24
 80217fe:	d501      	bpl.n	8021804 <_printf_i+0xec>
 8021800:	681d      	ldr	r5, [r3, #0]
 8021802:	e002      	b.n	802180a <_printf_i+0xf2>
 8021804:	0669      	lsls	r1, r5, #25
 8021806:	d5fb      	bpl.n	8021800 <_printf_i+0xe8>
 8021808:	881d      	ldrh	r5, [r3, #0]
 802180a:	4854      	ldr	r0, [pc, #336]	; (802195c <_printf_i+0x244>)
 802180c:	2f6f      	cmp	r7, #111	; 0x6f
 802180e:	bf0c      	ite	eq
 8021810:	2308      	moveq	r3, #8
 8021812:	230a      	movne	r3, #10
 8021814:	2100      	movs	r1, #0
 8021816:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 802181a:	6866      	ldr	r6, [r4, #4]
 802181c:	60a6      	str	r6, [r4, #8]
 802181e:	2e00      	cmp	r6, #0
 8021820:	bfa2      	ittt	ge
 8021822:	6821      	ldrge	r1, [r4, #0]
 8021824:	f021 0104 	bicge.w	r1, r1, #4
 8021828:	6021      	strge	r1, [r4, #0]
 802182a:	b90d      	cbnz	r5, 8021830 <_printf_i+0x118>
 802182c:	2e00      	cmp	r6, #0
 802182e:	d04d      	beq.n	80218cc <_printf_i+0x1b4>
 8021830:	4616      	mov	r6, r2
 8021832:	fbb5 f1f3 	udiv	r1, r5, r3
 8021836:	fb03 5711 	mls	r7, r3, r1, r5
 802183a:	5dc7      	ldrb	r7, [r0, r7]
 802183c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8021840:	462f      	mov	r7, r5
 8021842:	42bb      	cmp	r3, r7
 8021844:	460d      	mov	r5, r1
 8021846:	d9f4      	bls.n	8021832 <_printf_i+0x11a>
 8021848:	2b08      	cmp	r3, #8
 802184a:	d10b      	bne.n	8021864 <_printf_i+0x14c>
 802184c:	6823      	ldr	r3, [r4, #0]
 802184e:	07df      	lsls	r7, r3, #31
 8021850:	d508      	bpl.n	8021864 <_printf_i+0x14c>
 8021852:	6923      	ldr	r3, [r4, #16]
 8021854:	6861      	ldr	r1, [r4, #4]
 8021856:	4299      	cmp	r1, r3
 8021858:	bfde      	ittt	le
 802185a:	2330      	movle	r3, #48	; 0x30
 802185c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8021860:	f106 36ff 	addle.w	r6, r6, #4294967295
 8021864:	1b92      	subs	r2, r2, r6
 8021866:	6122      	str	r2, [r4, #16]
 8021868:	f8cd a000 	str.w	sl, [sp]
 802186c:	464b      	mov	r3, r9
 802186e:	aa03      	add	r2, sp, #12
 8021870:	4621      	mov	r1, r4
 8021872:	4640      	mov	r0, r8
 8021874:	f7ff fee2 	bl	802163c <_printf_common>
 8021878:	3001      	adds	r0, #1
 802187a:	d14c      	bne.n	8021916 <_printf_i+0x1fe>
 802187c:	f04f 30ff 	mov.w	r0, #4294967295
 8021880:	b004      	add	sp, #16
 8021882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021886:	4835      	ldr	r0, [pc, #212]	; (802195c <_printf_i+0x244>)
 8021888:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 802188c:	6823      	ldr	r3, [r4, #0]
 802188e:	680e      	ldr	r6, [r1, #0]
 8021890:	061f      	lsls	r7, r3, #24
 8021892:	f856 5b04 	ldr.w	r5, [r6], #4
 8021896:	600e      	str	r6, [r1, #0]
 8021898:	d514      	bpl.n	80218c4 <_printf_i+0x1ac>
 802189a:	07d9      	lsls	r1, r3, #31
 802189c:	bf44      	itt	mi
 802189e:	f043 0320 	orrmi.w	r3, r3, #32
 80218a2:	6023      	strmi	r3, [r4, #0]
 80218a4:	b91d      	cbnz	r5, 80218ae <_printf_i+0x196>
 80218a6:	6823      	ldr	r3, [r4, #0]
 80218a8:	f023 0320 	bic.w	r3, r3, #32
 80218ac:	6023      	str	r3, [r4, #0]
 80218ae:	2310      	movs	r3, #16
 80218b0:	e7b0      	b.n	8021814 <_printf_i+0xfc>
 80218b2:	6823      	ldr	r3, [r4, #0]
 80218b4:	f043 0320 	orr.w	r3, r3, #32
 80218b8:	6023      	str	r3, [r4, #0]
 80218ba:	2378      	movs	r3, #120	; 0x78
 80218bc:	4828      	ldr	r0, [pc, #160]	; (8021960 <_printf_i+0x248>)
 80218be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80218c2:	e7e3      	b.n	802188c <_printf_i+0x174>
 80218c4:	065e      	lsls	r6, r3, #25
 80218c6:	bf48      	it	mi
 80218c8:	b2ad      	uxthmi	r5, r5
 80218ca:	e7e6      	b.n	802189a <_printf_i+0x182>
 80218cc:	4616      	mov	r6, r2
 80218ce:	e7bb      	b.n	8021848 <_printf_i+0x130>
 80218d0:	680b      	ldr	r3, [r1, #0]
 80218d2:	6826      	ldr	r6, [r4, #0]
 80218d4:	6960      	ldr	r0, [r4, #20]
 80218d6:	1d1d      	adds	r5, r3, #4
 80218d8:	600d      	str	r5, [r1, #0]
 80218da:	0635      	lsls	r5, r6, #24
 80218dc:	681b      	ldr	r3, [r3, #0]
 80218de:	d501      	bpl.n	80218e4 <_printf_i+0x1cc>
 80218e0:	6018      	str	r0, [r3, #0]
 80218e2:	e002      	b.n	80218ea <_printf_i+0x1d2>
 80218e4:	0671      	lsls	r1, r6, #25
 80218e6:	d5fb      	bpl.n	80218e0 <_printf_i+0x1c8>
 80218e8:	8018      	strh	r0, [r3, #0]
 80218ea:	2300      	movs	r3, #0
 80218ec:	6123      	str	r3, [r4, #16]
 80218ee:	4616      	mov	r6, r2
 80218f0:	e7ba      	b.n	8021868 <_printf_i+0x150>
 80218f2:	680b      	ldr	r3, [r1, #0]
 80218f4:	1d1a      	adds	r2, r3, #4
 80218f6:	600a      	str	r2, [r1, #0]
 80218f8:	681e      	ldr	r6, [r3, #0]
 80218fa:	6862      	ldr	r2, [r4, #4]
 80218fc:	2100      	movs	r1, #0
 80218fe:	4630      	mov	r0, r6
 8021900:	f7de fc46 	bl	8000190 <memchr>
 8021904:	b108      	cbz	r0, 802190a <_printf_i+0x1f2>
 8021906:	1b80      	subs	r0, r0, r6
 8021908:	6060      	str	r0, [r4, #4]
 802190a:	6863      	ldr	r3, [r4, #4]
 802190c:	6123      	str	r3, [r4, #16]
 802190e:	2300      	movs	r3, #0
 8021910:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8021914:	e7a8      	b.n	8021868 <_printf_i+0x150>
 8021916:	6923      	ldr	r3, [r4, #16]
 8021918:	4632      	mov	r2, r6
 802191a:	4649      	mov	r1, r9
 802191c:	4640      	mov	r0, r8
 802191e:	47d0      	blx	sl
 8021920:	3001      	adds	r0, #1
 8021922:	d0ab      	beq.n	802187c <_printf_i+0x164>
 8021924:	6823      	ldr	r3, [r4, #0]
 8021926:	079b      	lsls	r3, r3, #30
 8021928:	d413      	bmi.n	8021952 <_printf_i+0x23a>
 802192a:	68e0      	ldr	r0, [r4, #12]
 802192c:	9b03      	ldr	r3, [sp, #12]
 802192e:	4298      	cmp	r0, r3
 8021930:	bfb8      	it	lt
 8021932:	4618      	movlt	r0, r3
 8021934:	e7a4      	b.n	8021880 <_printf_i+0x168>
 8021936:	2301      	movs	r3, #1
 8021938:	4632      	mov	r2, r6
 802193a:	4649      	mov	r1, r9
 802193c:	4640      	mov	r0, r8
 802193e:	47d0      	blx	sl
 8021940:	3001      	adds	r0, #1
 8021942:	d09b      	beq.n	802187c <_printf_i+0x164>
 8021944:	3501      	adds	r5, #1
 8021946:	68e3      	ldr	r3, [r4, #12]
 8021948:	9903      	ldr	r1, [sp, #12]
 802194a:	1a5b      	subs	r3, r3, r1
 802194c:	42ab      	cmp	r3, r5
 802194e:	dcf2      	bgt.n	8021936 <_printf_i+0x21e>
 8021950:	e7eb      	b.n	802192a <_printf_i+0x212>
 8021952:	2500      	movs	r5, #0
 8021954:	f104 0619 	add.w	r6, r4, #25
 8021958:	e7f5      	b.n	8021946 <_printf_i+0x22e>
 802195a:	bf00      	nop
 802195c:	08022ce9 	.word	0x08022ce9
 8021960:	08022cfa 	.word	0x08022cfa

08021964 <_sbrk_r>:
 8021964:	b538      	push	{r3, r4, r5, lr}
 8021966:	4d06      	ldr	r5, [pc, #24]	; (8021980 <_sbrk_r+0x1c>)
 8021968:	2300      	movs	r3, #0
 802196a:	4604      	mov	r4, r0
 802196c:	4608      	mov	r0, r1
 802196e:	602b      	str	r3, [r5, #0]
 8021970:	f7e3 fe4e 	bl	8005610 <_sbrk>
 8021974:	1c43      	adds	r3, r0, #1
 8021976:	d102      	bne.n	802197e <_sbrk_r+0x1a>
 8021978:	682b      	ldr	r3, [r5, #0]
 802197a:	b103      	cbz	r3, 802197e <_sbrk_r+0x1a>
 802197c:	6023      	str	r3, [r4, #0]
 802197e:	bd38      	pop	{r3, r4, r5, pc}
 8021980:	20001e84 	.word	0x20001e84

08021984 <__sread>:
 8021984:	b510      	push	{r4, lr}
 8021986:	460c      	mov	r4, r1
 8021988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802198c:	f000 f8ae 	bl	8021aec <_read_r>
 8021990:	2800      	cmp	r0, #0
 8021992:	bfab      	itete	ge
 8021994:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8021996:	89a3      	ldrhlt	r3, [r4, #12]
 8021998:	181b      	addge	r3, r3, r0
 802199a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 802199e:	bfac      	ite	ge
 80219a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80219a2:	81a3      	strhlt	r3, [r4, #12]
 80219a4:	bd10      	pop	{r4, pc}

080219a6 <__swrite>:
 80219a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80219aa:	461f      	mov	r7, r3
 80219ac:	898b      	ldrh	r3, [r1, #12]
 80219ae:	05db      	lsls	r3, r3, #23
 80219b0:	4605      	mov	r5, r0
 80219b2:	460c      	mov	r4, r1
 80219b4:	4616      	mov	r6, r2
 80219b6:	d505      	bpl.n	80219c4 <__swrite+0x1e>
 80219b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80219bc:	2302      	movs	r3, #2
 80219be:	2200      	movs	r2, #0
 80219c0:	f000 f868 	bl	8021a94 <_lseek_r>
 80219c4:	89a3      	ldrh	r3, [r4, #12]
 80219c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80219ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80219ce:	81a3      	strh	r3, [r4, #12]
 80219d0:	4632      	mov	r2, r6
 80219d2:	463b      	mov	r3, r7
 80219d4:	4628      	mov	r0, r5
 80219d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80219da:	f000 b817 	b.w	8021a0c <_write_r>

080219de <__sseek>:
 80219de:	b510      	push	{r4, lr}
 80219e0:	460c      	mov	r4, r1
 80219e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80219e6:	f000 f855 	bl	8021a94 <_lseek_r>
 80219ea:	1c43      	adds	r3, r0, #1
 80219ec:	89a3      	ldrh	r3, [r4, #12]
 80219ee:	bf15      	itete	ne
 80219f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80219f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80219f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80219fa:	81a3      	strheq	r3, [r4, #12]
 80219fc:	bf18      	it	ne
 80219fe:	81a3      	strhne	r3, [r4, #12]
 8021a00:	bd10      	pop	{r4, pc}

08021a02 <__sclose>:
 8021a02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021a06:	f000 b813 	b.w	8021a30 <_close_r>
	...

08021a0c <_write_r>:
 8021a0c:	b538      	push	{r3, r4, r5, lr}
 8021a0e:	4d07      	ldr	r5, [pc, #28]	; (8021a2c <_write_r+0x20>)
 8021a10:	4604      	mov	r4, r0
 8021a12:	4608      	mov	r0, r1
 8021a14:	4611      	mov	r1, r2
 8021a16:	2200      	movs	r2, #0
 8021a18:	602a      	str	r2, [r5, #0]
 8021a1a:	461a      	mov	r2, r3
 8021a1c:	f7e3 fdac 	bl	8005578 <_write>
 8021a20:	1c43      	adds	r3, r0, #1
 8021a22:	d102      	bne.n	8021a2a <_write_r+0x1e>
 8021a24:	682b      	ldr	r3, [r5, #0]
 8021a26:	b103      	cbz	r3, 8021a2a <_write_r+0x1e>
 8021a28:	6023      	str	r3, [r4, #0]
 8021a2a:	bd38      	pop	{r3, r4, r5, pc}
 8021a2c:	20001e84 	.word	0x20001e84

08021a30 <_close_r>:
 8021a30:	b538      	push	{r3, r4, r5, lr}
 8021a32:	4d06      	ldr	r5, [pc, #24]	; (8021a4c <_close_r+0x1c>)
 8021a34:	2300      	movs	r3, #0
 8021a36:	4604      	mov	r4, r0
 8021a38:	4608      	mov	r0, r1
 8021a3a:	602b      	str	r3, [r5, #0]
 8021a3c:	f7e3 fdb8 	bl	80055b0 <_close>
 8021a40:	1c43      	adds	r3, r0, #1
 8021a42:	d102      	bne.n	8021a4a <_close_r+0x1a>
 8021a44:	682b      	ldr	r3, [r5, #0]
 8021a46:	b103      	cbz	r3, 8021a4a <_close_r+0x1a>
 8021a48:	6023      	str	r3, [r4, #0]
 8021a4a:	bd38      	pop	{r3, r4, r5, pc}
 8021a4c:	20001e84 	.word	0x20001e84

08021a50 <_fstat_r>:
 8021a50:	b538      	push	{r3, r4, r5, lr}
 8021a52:	4d07      	ldr	r5, [pc, #28]	; (8021a70 <_fstat_r+0x20>)
 8021a54:	2300      	movs	r3, #0
 8021a56:	4604      	mov	r4, r0
 8021a58:	4608      	mov	r0, r1
 8021a5a:	4611      	mov	r1, r2
 8021a5c:	602b      	str	r3, [r5, #0]
 8021a5e:	f7e3 fdb2 	bl	80055c6 <_fstat>
 8021a62:	1c43      	adds	r3, r0, #1
 8021a64:	d102      	bne.n	8021a6c <_fstat_r+0x1c>
 8021a66:	682b      	ldr	r3, [r5, #0]
 8021a68:	b103      	cbz	r3, 8021a6c <_fstat_r+0x1c>
 8021a6a:	6023      	str	r3, [r4, #0]
 8021a6c:	bd38      	pop	{r3, r4, r5, pc}
 8021a6e:	bf00      	nop
 8021a70:	20001e84 	.word	0x20001e84

08021a74 <_isatty_r>:
 8021a74:	b538      	push	{r3, r4, r5, lr}
 8021a76:	4d06      	ldr	r5, [pc, #24]	; (8021a90 <_isatty_r+0x1c>)
 8021a78:	2300      	movs	r3, #0
 8021a7a:	4604      	mov	r4, r0
 8021a7c:	4608      	mov	r0, r1
 8021a7e:	602b      	str	r3, [r5, #0]
 8021a80:	f7e3 fdb0 	bl	80055e4 <_isatty>
 8021a84:	1c43      	adds	r3, r0, #1
 8021a86:	d102      	bne.n	8021a8e <_isatty_r+0x1a>
 8021a88:	682b      	ldr	r3, [r5, #0]
 8021a8a:	b103      	cbz	r3, 8021a8e <_isatty_r+0x1a>
 8021a8c:	6023      	str	r3, [r4, #0]
 8021a8e:	bd38      	pop	{r3, r4, r5, pc}
 8021a90:	20001e84 	.word	0x20001e84

08021a94 <_lseek_r>:
 8021a94:	b538      	push	{r3, r4, r5, lr}
 8021a96:	4d07      	ldr	r5, [pc, #28]	; (8021ab4 <_lseek_r+0x20>)
 8021a98:	4604      	mov	r4, r0
 8021a9a:	4608      	mov	r0, r1
 8021a9c:	4611      	mov	r1, r2
 8021a9e:	2200      	movs	r2, #0
 8021aa0:	602a      	str	r2, [r5, #0]
 8021aa2:	461a      	mov	r2, r3
 8021aa4:	f7e3 fda8 	bl	80055f8 <_lseek>
 8021aa8:	1c43      	adds	r3, r0, #1
 8021aaa:	d102      	bne.n	8021ab2 <_lseek_r+0x1e>
 8021aac:	682b      	ldr	r3, [r5, #0]
 8021aae:	b103      	cbz	r3, 8021ab2 <_lseek_r+0x1e>
 8021ab0:	6023      	str	r3, [r4, #0]
 8021ab2:	bd38      	pop	{r3, r4, r5, pc}
 8021ab4:	20001e84 	.word	0x20001e84

08021ab8 <memcpy>:
 8021ab8:	440a      	add	r2, r1
 8021aba:	4291      	cmp	r1, r2
 8021abc:	f100 33ff 	add.w	r3, r0, #4294967295
 8021ac0:	d100      	bne.n	8021ac4 <memcpy+0xc>
 8021ac2:	4770      	bx	lr
 8021ac4:	b510      	push	{r4, lr}
 8021ac6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8021aca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8021ace:	4291      	cmp	r1, r2
 8021ad0:	d1f9      	bne.n	8021ac6 <memcpy+0xe>
 8021ad2:	bd10      	pop	{r4, pc}

08021ad4 <__malloc_lock>:
 8021ad4:	4801      	ldr	r0, [pc, #4]	; (8021adc <__malloc_lock+0x8>)
 8021ad6:	f7ff bb4b 	b.w	8021170 <__retarget_lock_acquire_recursive>
 8021ada:	bf00      	nop
 8021adc:	20001e7c 	.word	0x20001e7c

08021ae0 <__malloc_unlock>:
 8021ae0:	4801      	ldr	r0, [pc, #4]	; (8021ae8 <__malloc_unlock+0x8>)
 8021ae2:	f7ff bb46 	b.w	8021172 <__retarget_lock_release_recursive>
 8021ae6:	bf00      	nop
 8021ae8:	20001e7c 	.word	0x20001e7c

08021aec <_read_r>:
 8021aec:	b538      	push	{r3, r4, r5, lr}
 8021aee:	4d07      	ldr	r5, [pc, #28]	; (8021b0c <_read_r+0x20>)
 8021af0:	4604      	mov	r4, r0
 8021af2:	4608      	mov	r0, r1
 8021af4:	4611      	mov	r1, r2
 8021af6:	2200      	movs	r2, #0
 8021af8:	602a      	str	r2, [r5, #0]
 8021afa:	461a      	mov	r2, r3
 8021afc:	f7e3 fd1f 	bl	800553e <_read>
 8021b00:	1c43      	adds	r3, r0, #1
 8021b02:	d102      	bne.n	8021b0a <_read_r+0x1e>
 8021b04:	682b      	ldr	r3, [r5, #0]
 8021b06:	b103      	cbz	r3, 8021b0a <_read_r+0x1e>
 8021b08:	6023      	str	r3, [r4, #0]
 8021b0a:	bd38      	pop	{r3, r4, r5, pc}
 8021b0c:	20001e84 	.word	0x20001e84

08021b10 <abort>:
 8021b10:	b508      	push	{r3, lr}
 8021b12:	2006      	movs	r0, #6
 8021b14:	f000 f82c 	bl	8021b70 <raise>
 8021b18:	2001      	movs	r0, #1
 8021b1a:	f7e3 fd06 	bl	800552a <_exit>

08021b1e <_raise_r>:
 8021b1e:	291f      	cmp	r1, #31
 8021b20:	b538      	push	{r3, r4, r5, lr}
 8021b22:	4604      	mov	r4, r0
 8021b24:	460d      	mov	r5, r1
 8021b26:	d904      	bls.n	8021b32 <_raise_r+0x14>
 8021b28:	2316      	movs	r3, #22
 8021b2a:	6003      	str	r3, [r0, #0]
 8021b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8021b30:	bd38      	pop	{r3, r4, r5, pc}
 8021b32:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8021b34:	b112      	cbz	r2, 8021b3c <_raise_r+0x1e>
 8021b36:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8021b3a:	b94b      	cbnz	r3, 8021b50 <_raise_r+0x32>
 8021b3c:	4620      	mov	r0, r4
 8021b3e:	f000 f831 	bl	8021ba4 <_getpid_r>
 8021b42:	462a      	mov	r2, r5
 8021b44:	4601      	mov	r1, r0
 8021b46:	4620      	mov	r0, r4
 8021b48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8021b4c:	f000 b818 	b.w	8021b80 <_kill_r>
 8021b50:	2b01      	cmp	r3, #1
 8021b52:	d00a      	beq.n	8021b6a <_raise_r+0x4c>
 8021b54:	1c59      	adds	r1, r3, #1
 8021b56:	d103      	bne.n	8021b60 <_raise_r+0x42>
 8021b58:	2316      	movs	r3, #22
 8021b5a:	6003      	str	r3, [r0, #0]
 8021b5c:	2001      	movs	r0, #1
 8021b5e:	e7e7      	b.n	8021b30 <_raise_r+0x12>
 8021b60:	2400      	movs	r4, #0
 8021b62:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8021b66:	4628      	mov	r0, r5
 8021b68:	4798      	blx	r3
 8021b6a:	2000      	movs	r0, #0
 8021b6c:	e7e0      	b.n	8021b30 <_raise_r+0x12>
	...

08021b70 <raise>:
 8021b70:	4b02      	ldr	r3, [pc, #8]	; (8021b7c <raise+0xc>)
 8021b72:	4601      	mov	r1, r0
 8021b74:	6818      	ldr	r0, [r3, #0]
 8021b76:	f7ff bfd2 	b.w	8021b1e <_raise_r>
 8021b7a:	bf00      	nop
 8021b7c:	200001cc 	.word	0x200001cc

08021b80 <_kill_r>:
 8021b80:	b538      	push	{r3, r4, r5, lr}
 8021b82:	4d07      	ldr	r5, [pc, #28]	; (8021ba0 <_kill_r+0x20>)
 8021b84:	2300      	movs	r3, #0
 8021b86:	4604      	mov	r4, r0
 8021b88:	4608      	mov	r0, r1
 8021b8a:	4611      	mov	r1, r2
 8021b8c:	602b      	str	r3, [r5, #0]
 8021b8e:	f7e3 fcbc 	bl	800550a <_kill>
 8021b92:	1c43      	adds	r3, r0, #1
 8021b94:	d102      	bne.n	8021b9c <_kill_r+0x1c>
 8021b96:	682b      	ldr	r3, [r5, #0]
 8021b98:	b103      	cbz	r3, 8021b9c <_kill_r+0x1c>
 8021b9a:	6023      	str	r3, [r4, #0]
 8021b9c:	bd38      	pop	{r3, r4, r5, pc}
 8021b9e:	bf00      	nop
 8021ba0:	20001e84 	.word	0x20001e84

08021ba4 <_getpid_r>:
 8021ba4:	f7e3 bcaa 	b.w	80054fc <_getpid>

08021ba8 <_init>:
 8021ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021baa:	bf00      	nop
 8021bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8021bae:	bc08      	pop	{r3}
 8021bb0:	469e      	mov	lr, r3
 8021bb2:	4770      	bx	lr

08021bb4 <_fini>:
 8021bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021bb6:	bf00      	nop
 8021bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8021bba:	bc08      	pop	{r3}
 8021bbc:	469e      	mov	lr, r3
 8021bbe:	4770      	bx	lr
