{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537061882922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537061882922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 15 20:38:02 2018 " "Processing started: Sat Sep 15 20:38:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537061882922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537061882922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537061882922 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1537061883261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/udatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/udatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 uDataPath " "Found entity 1: uDataPath" {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537061896592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537061896592 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/SC_STATEMACHINE.v " "Can't analyze file -- file rtl/SC_STATEMACHINE.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1537061896594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER " "Found entity 1: SC_RegSHIFTER" {  } { { "rtl/SC_RegSHIFTER.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegSHIFTER.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537061896596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537061896596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL " "Found entity 1: SC_RegGENERAL" {  } { { "rtl/SC_RegGENERAL.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegGENERAL.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537061896598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537061896598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regfixed.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regfixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegFIXED " "Found entity 1: SC_RegFIXED" {  } { { "rtl/SC_RegFIXED.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegFIXED.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537061896599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537061896599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX " "Found entity 1: CC_MUXX" {  } { { "rtl/CC_MUXX.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_MUXX.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537061896601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537061896601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_DECODER " "Found entity 1: CC_DECODER" {  } { { "rtl/CC_DECODER.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_DECODER.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537061896603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537061896603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_ALU " "Found entity 1: CC_ALU" {  } { { "rtl/CC_ALU.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_ALU.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537061896605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537061896605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537061896606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537061896606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_SYSTEM " "Found entity 1: WB_SYSTEM" {  } { { "rtl/WB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/WB_SYSTEM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537061896606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537061896606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regir.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegIR " "Found entity 1: SC_RegIR" {  } { { "rtl/SC_RegIR.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegIR.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537061896606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537061896606 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RegGENERAL2MUX_DataBUS_Wire_3 uDataPath.v(572) " "Verilog HDL error at uDataPath.v(572): object \"RegGENERAL2MUX_DataBUS_Wire_3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 572 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1537061896606 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537061896665 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 15 20:38:16 2018 " "Processing ended: Sat Sep 15 20:38:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537061896665 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537061896665 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537061896665 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537061896665 ""}
