// Seed: 67585534
module module_0 (
    output logic id_0
);
  id_2 :
  assert property (@(posedge 1'b0 + id_2 ^ id_2 or posedge -1 && ~id_2) -1)
    if (id_2)
      if (id_2) id_0 = -1;
      else id_0 <= -1;
  assign id_0 = id_2;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output wire  id_2,
    input  tri1  id_3
);
  always id_0.id_1 <= -1'd0;
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    input  tri0 id_0,
    output wire id_1,
    output tri  id_2,
    input  tri  id_3
);
  wire id_5;
  assign module_3.id_3 = 0;
  wire id_7;
endmodule
module module_3 (
    input tri1 id_0,
    input supply0 id_1,
    input tri id_2,
    id_7,
    output wire id_3,
    output tri id_4,
    inout wire id_5
);
  id_8(
      .id_0((1)), .id_1(id_1), .id_2(-1), .id_3(-1), .id_4(-1), .id_5(id_4)
  );
  module_2 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0
  );
endmodule
