
8_uart_rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000124  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000338  08000124  08000124  00010124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800045c  08000464  00010464  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800045c  0800045c  00010464  2**0
                  CONTENTS
  4 .ARM          00000000  0800045c  0800045c  00010464  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800045c  08000464  00010464  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800045c  0800045c  0001045c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000460  08000460  00010460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010464  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000464  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000464  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010464  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0001048d  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000765  00000000  00000000  000104d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000342  00000000  00000000  00010c35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c0  00000000  00000000  00010f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000007e  00000000  00000000  00011038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000e372  00000000  00000000  000110b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000010c8  00000000  00000000  0001f428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0004e3d8  00000000  00000000  000204f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000001ac  00000000  00000000  0006e8c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0006ea74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000124 <__do_global_dtors_aux>:
 8000124:	b510      	push	{r4, lr}
 8000126:	4c05      	ldr	r4, [pc, #20]	; (800013c <__do_global_dtors_aux+0x18>)
 8000128:	7823      	ldrb	r3, [r4, #0]
 800012a:	b933      	cbnz	r3, 800013a <__do_global_dtors_aux+0x16>
 800012c:	4b04      	ldr	r3, [pc, #16]	; (8000140 <__do_global_dtors_aux+0x1c>)
 800012e:	b113      	cbz	r3, 8000136 <__do_global_dtors_aux+0x12>
 8000130:	4804      	ldr	r0, [pc, #16]	; (8000144 <__do_global_dtors_aux+0x20>)
 8000132:	f3af 8000 	nop.w
 8000136:	2301      	movs	r3, #1
 8000138:	7023      	strb	r3, [r4, #0]
 800013a:	bd10      	pop	{r4, pc}
 800013c:	20000000 	.word	0x20000000
 8000140:	00000000 	.word	0x00000000
 8000144:	08000444 	.word	0x08000444

08000148 <frame_dummy>:
 8000148:	b508      	push	{r3, lr}
 800014a:	4b03      	ldr	r3, [pc, #12]	; (8000158 <frame_dummy+0x10>)
 800014c:	b11b      	cbz	r3, 8000156 <frame_dummy+0xe>
 800014e:	4903      	ldr	r1, [pc, #12]	; (800015c <frame_dummy+0x14>)
 8000150:	4803      	ldr	r0, [pc, #12]	; (8000160 <frame_dummy+0x18>)
 8000152:	f3af 8000 	nop.w
 8000156:	bd08      	pop	{r3, pc}
 8000158:	00000000 	.word	0x00000000
 800015c:	20000004 	.word	0x20000004
 8000160:	08000444 	.word	0x08000444

08000164 <main>:

#define LED_PIN	GPIOA_5

char key;
int main(void)
{
 8000164:	b580      	push	{r7, lr}
 8000166:	af00      	add	r7, sp, #0
	// STM32L152RE restarts to approximately 2MHz
	// Need to step this up to 16MHz
	clock_step_up_to_16M();
 8000168:	f000 f84c 	bl	8000204 <clock_step_up_to_16M>

	// Enable clock to GPIOA
	RCC->AHBENR |= GPIOAEN;
 800016c:	4b15      	ldr	r3, [pc, #84]	; (80001c4 <main+0x60>)
 800016e:	69db      	ldr	r3, [r3, #28]
 8000170:	4a14      	ldr	r2, [pc, #80]	; (80001c4 <main+0x60>)
 8000172:	f043 0301 	orr.w	r3, r3, #1
 8000176:	61d3      	str	r3, [r2, #28]

	// Set GPIOA5 as output
	GPIOA->MODER |= (1U<<10);
 8000178:	4b13      	ldr	r3, [pc, #76]	; (80001c8 <main+0x64>)
 800017a:	681b      	ldr	r3, [r3, #0]
 800017c:	4a12      	ldr	r2, [pc, #72]	; (80001c8 <main+0x64>)
 800017e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000182:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1U<<11);
 8000184:	4b10      	ldr	r3, [pc, #64]	; (80001c8 <main+0x64>)
 8000186:	681b      	ldr	r3, [r3, #0]
 8000188:	4a0f      	ldr	r2, [pc, #60]	; (80001c8 <main+0x64>)
 800018a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800018e:	6013      	str	r3, [r2, #0]

	uart2_rxtx_init();
 8000190:	f000 f866 	bl	8000260 <uart2_rxtx_init>
	while(1)
	{
		key = uart2_read();
 8000194:	f000 f8d4 	bl	8000340 <uart2_read>
 8000198:	4603      	mov	r3, r0
 800019a:	461a      	mov	r2, r3
 800019c:	4b0b      	ldr	r3, [pc, #44]	; (80001cc <main+0x68>)
 800019e:	701a      	strb	r2, [r3, #0]
		if((key == 'y')){
 80001a0:	4b0a      	ldr	r3, [pc, #40]	; (80001cc <main+0x68>)
 80001a2:	781b      	ldrb	r3, [r3, #0]
 80001a4:	2b79      	cmp	r3, #121	; 0x79
 80001a6:	d106      	bne.n	80001b6 <main+0x52>
			GPIOA->BSRR |= LED_PIN;
 80001a8:	4b07      	ldr	r3, [pc, #28]	; (80001c8 <main+0x64>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	4a06      	ldr	r2, [pc, #24]	; (80001c8 <main+0x64>)
 80001ae:	f043 0320 	orr.w	r3, r3, #32
 80001b2:	6193      	str	r3, [r2, #24]
 80001b4:	e7ee      	b.n	8000194 <main+0x30>
		} else {
			GPIOA->BSRR |= (1U<<21);
 80001b6:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <main+0x64>)
 80001b8:	699b      	ldr	r3, [r3, #24]
 80001ba:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <main+0x64>)
 80001bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80001c0:	6193      	str	r3, [r2, #24]
		key = uart2_read();
 80001c2:	e7e7      	b.n	8000194 <main+0x30>
 80001c4:	40023800 	.word	0x40023800
 80001c8:	40020000 	.word	0x40020000
 80001cc:	2000001c 	.word	0x2000001c

080001d0 <clock_step_up_to_4M>:

void clock_step_up_to_4M();


void clock_step_up_to_4M()
{
 80001d0:	b480      	push	{r7}
 80001d2:	af00      	add	r7, sp, #0
	RCC->ICSCR |= (1U<<15);
 80001d4:	4b0a      	ldr	r3, [pc, #40]	; (8000200 <clock_step_up_to_4M+0x30>)
 80001d6:	685b      	ldr	r3, [r3, #4]
 80001d8:	4a09      	ldr	r2, [pc, #36]	; (8000200 <clock_step_up_to_4M+0x30>)
 80001da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80001de:	6053      	str	r3, [r2, #4]
	RCC->ICSCR |= (1U<<14);
 80001e0:	4b07      	ldr	r3, [pc, #28]	; (8000200 <clock_step_up_to_4M+0x30>)
 80001e2:	685b      	ldr	r3, [r3, #4]
 80001e4:	4a06      	ldr	r2, [pc, #24]	; (8000200 <clock_step_up_to_4M+0x30>)
 80001e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80001ea:	6053      	str	r3, [r2, #4]
	RCC->ICSCR &= ~(1U<<13);
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <clock_step_up_to_4M+0x30>)
 80001ee:	685b      	ldr	r3, [r3, #4]
 80001f0:	4a03      	ldr	r2, [pc, #12]	; (8000200 <clock_step_up_to_4M+0x30>)
 80001f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80001f6:	6053      	str	r3, [r2, #4]
}
 80001f8:	bf00      	nop
 80001fa:	46bd      	mov	sp, r7
 80001fc:	bc80      	pop	{r7}
 80001fe:	4770      	bx	lr
 8000200:	40023800 	.word	0x40023800

08000204 <clock_step_up_to_16M>:

void clock_step_up_to_16M()
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b082      	sub	sp, #8
 8000208:	af00      	add	r7, sp, #0
	clock_step_up_to_4M();
 800020a:	f7ff ffe1 	bl	80001d0 <clock_step_up_to_4M>
	for(int i = 0; i<25; i++){}
 800020e:	2300      	movs	r3, #0
 8000210:	607b      	str	r3, [r7, #4]
 8000212:	e002      	b.n	800021a <clock_step_up_to_16M+0x16>
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	3301      	adds	r3, #1
 8000218:	607b      	str	r3, [r7, #4]
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	2b18      	cmp	r3, #24
 800021e:	ddf9      	ble.n	8000214 <clock_step_up_to_16M+0x10>

	RCC->CR |= (1U<<0);
 8000220:	4b0e      	ldr	r3, [pc, #56]	; (800025c <clock_step_up_to_16M+0x58>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a0d      	ldr	r2, [pc, #52]	; (800025c <clock_step_up_to_16M+0x58>)
 8000226:	f043 0301 	orr.w	r3, r3, #1
 800022a:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & (1U<<1))){}
 800022c:	bf00      	nop
 800022e:	4b0b      	ldr	r3, [pc, #44]	; (800025c <clock_step_up_to_16M+0x58>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	f003 0302 	and.w	r3, r3, #2
 8000236:	2b00      	cmp	r3, #0
 8000238:	d0f9      	beq.n	800022e <clock_step_up_to_16M+0x2a>

	RCC->CFGR &= ~(1U<<1);
 800023a:	4b08      	ldr	r3, [pc, #32]	; (800025c <clock_step_up_to_16M+0x58>)
 800023c:	689b      	ldr	r3, [r3, #8]
 800023e:	4a07      	ldr	r2, [pc, #28]	; (800025c <clock_step_up_to_16M+0x58>)
 8000240:	f023 0302 	bic.w	r3, r3, #2
 8000244:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (1U<<0);
 8000246:	4b05      	ldr	r3, [pc, #20]	; (800025c <clock_step_up_to_16M+0x58>)
 8000248:	689b      	ldr	r3, [r3, #8]
 800024a:	4a04      	ldr	r2, [pc, #16]	; (800025c <clock_step_up_to_16M+0x58>)
 800024c:	f043 0301 	orr.w	r3, r3, #1
 8000250:	6093      	str	r3, [r2, #8]
}
 8000252:	bf00      	nop
 8000254:	3708      	adds	r7, #8
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	40023800 	.word	0x40023800

08000260 <uart2_rxtx_init>:
	uart2_write(ch);
	return(ch);
}

void uart2_rxtx_init()
{
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
	/********* Configure uart GPIO tx pin *********/
	/* Enable clock access to GPIOA */
	RCC->AHBENR |= GPIOAEN;
 8000264:	4b32      	ldr	r3, [pc, #200]	; (8000330 <uart2_rxtx_init+0xd0>)
 8000266:	69db      	ldr	r3, [r3, #28]
 8000268:	4a31      	ldr	r2, [pc, #196]	; (8000330 <uart2_rxtx_init+0xd0>)
 800026a:	f043 0301 	orr.w	r3, r3, #1
 800026e:	61d3      	str	r3, [r2, #28]

	/* Set PA2 mode to alternate function mode */
	GPIOA->MODER &= ~(1U<<4);
 8000270:	4b30      	ldr	r3, [pc, #192]	; (8000334 <uart2_rxtx_init+0xd4>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	4a2f      	ldr	r2, [pc, #188]	; (8000334 <uart2_rxtx_init+0xd4>)
 8000276:	f023 0310 	bic.w	r3, r3, #16
 800027a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 800027c:	4b2d      	ldr	r3, [pc, #180]	; (8000334 <uart2_rxtx_init+0xd4>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	4a2c      	ldr	r2, [pc, #176]	; (8000334 <uart2_rxtx_init+0xd4>)
 8000282:	f043 0320 	orr.w	r3, r3, #32
 8000286:	6013      	str	r3, [r2, #0]

	/* Set PA3 to alternate function mode */
	GPIOA->MODER &= ~(1U<<6);
 8000288:	4b2a      	ldr	r3, [pc, #168]	; (8000334 <uart2_rxtx_init+0xd4>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	4a29      	ldr	r2, [pc, #164]	; (8000334 <uart2_rxtx_init+0xd4>)
 800028e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000292:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<7);
 8000294:	4b27      	ldr	r3, [pc, #156]	; (8000334 <uart2_rxtx_init+0xd4>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4a26      	ldr	r2, [pc, #152]	; (8000334 <uart2_rxtx_init+0xd4>)
 800029a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800029e:	6013      	str	r3, [r2, #0]

	/* Set PA2 alternate function type to UART_TX (AF07) */
	GPIOA->AFR[0] |= (1U<<8);
 80002a0:	4b24      	ldr	r3, [pc, #144]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002a2:	6a1b      	ldr	r3, [r3, #32]
 80002a4:	4a23      	ldr	r2, [pc, #140]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002aa:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);
 80002ac:	4b21      	ldr	r3, [pc, #132]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002ae:	6a1b      	ldr	r3, [r3, #32]
 80002b0:	4a20      	ldr	r2, [pc, #128]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002b6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10);
 80002b8:	4b1e      	ldr	r3, [pc, #120]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002ba:	6a1b      	ldr	r3, [r3, #32]
 80002bc:	4a1d      	ldr	r2, [pc, #116]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002c2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<11);
 80002c4:	4b1b      	ldr	r3, [pc, #108]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002c6:	6a1b      	ldr	r3, [r3, #32]
 80002c8:	4a1a      	ldr	r2, [pc, #104]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80002ce:	6213      	str	r3, [r2, #32]

	/* Set PA3 alternate function type to UART_RX */
	GPIOA->AFR[0] |= (1U<<12);
 80002d0:	4b18      	ldr	r3, [pc, #96]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002d2:	6a1b      	ldr	r3, [r3, #32]
 80002d4:	4a17      	ldr	r2, [pc, #92]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80002da:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<13);
 80002dc:	4b15      	ldr	r3, [pc, #84]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002de:	6a1b      	ldr	r3, [r3, #32]
 80002e0:	4a14      	ldr	r2, [pc, #80]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002e2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80002e6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<14);
 80002e8:	4b12      	ldr	r3, [pc, #72]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002ea:	6a1b      	ldr	r3, [r3, #32]
 80002ec:	4a11      	ldr	r2, [pc, #68]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80002f2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<15);
 80002f4:	4b0f      	ldr	r3, [pc, #60]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002f6:	6a1b      	ldr	r3, [r3, #32]
 80002f8:	4a0e      	ldr	r2, [pc, #56]	; (8000334 <uart2_rxtx_init+0xd4>)
 80002fa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80002fe:	6213      	str	r3, [r2, #32]

	/********* Configure uart module *********/
	/* Enable clock access to UART2 */
	RCC->APB1ENR |= UART2EN;
 8000300:	4b0b      	ldr	r3, [pc, #44]	; (8000330 <uart2_rxtx_init+0xd0>)
 8000302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000304:	4a0a      	ldr	r2, [pc, #40]	; (8000330 <uart2_rxtx_init+0xd0>)
 8000306:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800030a:	6253      	str	r3, [r2, #36]	; 0x24

	/* Configure UART baud rate */
	uart_set_baudrate(USART2, APB1_CLK, UART_BAUDRATE);
 800030c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000310:	4909      	ldr	r1, [pc, #36]	; (8000338 <uart2_rxtx_init+0xd8>)
 8000312:	480a      	ldr	r0, [pc, #40]	; (800033c <uart2_rxtx_init+0xdc>)
 8000314:	f000 f826 	bl	8000364 <uart_set_baudrate>

	/* Configure transfer direction */
	USART2->CR1 = CR1_TE | CR1_RE;
 8000318:	4b08      	ldr	r3, [pc, #32]	; (800033c <uart2_rxtx_init+0xdc>)
 800031a:	220c      	movs	r2, #12
 800031c:	60da      	str	r2, [r3, #12]

	/* Enable uart module */
	USART2->CR1 |= CR1_UE;
 800031e:	4b07      	ldr	r3, [pc, #28]	; (800033c <uart2_rxtx_init+0xdc>)
 8000320:	68db      	ldr	r3, [r3, #12]
 8000322:	4a06      	ldr	r2, [pc, #24]	; (800033c <uart2_rxtx_init+0xdc>)
 8000324:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000328:	60d3      	str	r3, [r2, #12]
}
 800032a:	bf00      	nop
 800032c:	bd80      	pop	{r7, pc}
 800032e:	bf00      	nop
 8000330:	40023800 	.word	0x40023800
 8000334:	40020000 	.word	0x40020000
 8000338:	00f42400 	.word	0x00f42400
 800033c:	40004400 	.word	0x40004400

08000340 <uart2_read>:
	/* Enable uart module */
	USART2->CR1 |= CR1_UE;
}

char uart2_read(void)
{
 8000340:	b480      	push	{r7}
 8000342:	af00      	add	r7, sp, #0
	while(!(USART2->SR & SR_RXNE)){}
 8000344:	bf00      	nop
 8000346:	4b06      	ldr	r3, [pc, #24]	; (8000360 <uart2_read+0x20>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	f003 0320 	and.w	r3, r3, #32
 800034e:	2b00      	cmp	r3, #0
 8000350:	d0f9      	beq.n	8000346 <uart2_read+0x6>

	return USART2->DR;
 8000352:	4b03      	ldr	r3, [pc, #12]	; (8000360 <uart2_read+0x20>)
 8000354:	685b      	ldr	r3, [r3, #4]
 8000356:	b2db      	uxtb	r3, r3
}
 8000358:	4618      	mov	r0, r3
 800035a:	46bd      	mov	sp, r7
 800035c:	bc80      	pop	{r7}
 800035e:	4770      	bx	lr
 8000360:	40004400 	.word	0x40004400

08000364 <uart_set_baudrate>:
	/* Write to TX data register */
	USART2->DR	= (ch & 0xFF);
}

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t baudRate)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b084      	sub	sp, #16
 8000368:	af00      	add	r7, sp, #0
 800036a:	60f8      	str	r0, [r7, #12]
 800036c:	60b9      	str	r1, [r7, #8]
 800036e:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk, baudRate);
 8000370:	6879      	ldr	r1, [r7, #4]
 8000372:	68b8      	ldr	r0, [r7, #8]
 8000374:	f000 f808 	bl	8000388 <compute_uart_bd>
 8000378:	4603      	mov	r3, r0
 800037a:	461a      	mov	r2, r3
 800037c:	68fb      	ldr	r3, [r7, #12]
 800037e:	609a      	str	r2, [r3, #8]
}
 8000380:	bf00      	nop
 8000382:	3710      	adds	r7, #16
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}

08000388 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t baudRate)
{
 8000388:	b480      	push	{r7}
 800038a:	b083      	sub	sp, #12
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
 8000390:	6039      	str	r1, [r7, #0]
	return PeriphClk / baudRate;
 8000392:	687a      	ldr	r2, [r7, #4]
 8000394:	683b      	ldr	r3, [r7, #0]
 8000396:	fbb2 f3f3 	udiv	r3, r2, r3
 800039a:	b29b      	uxth	r3, r3
}
 800039c:	4618      	mov	r0, r3
 800039e:	370c      	adds	r7, #12
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bc80      	pop	{r7}
 80003a4:	4770      	bx	lr
	...

080003a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003a8:	480d      	ldr	r0, [pc, #52]	; (80003e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003aa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003ac:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003b0:	480c      	ldr	r0, [pc, #48]	; (80003e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80003b2:	490d      	ldr	r1, [pc, #52]	; (80003e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003b4:	4a0d      	ldr	r2, [pc, #52]	; (80003ec <LoopForever+0xe>)
  movs r3, #0
 80003b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003b8:	e002      	b.n	80003c0 <LoopCopyDataInit>

080003ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003be:	3304      	adds	r3, #4

080003c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003c4:	d3f9      	bcc.n	80003ba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003c6:	4a0a      	ldr	r2, [pc, #40]	; (80003f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003c8:	4c0a      	ldr	r4, [pc, #40]	; (80003f4 <LoopForever+0x16>)
  movs r3, #0
 80003ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003cc:	e001      	b.n	80003d2 <LoopFillZerobss>

080003ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003d0:	3204      	adds	r2, #4

080003d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003d4:	d3fb      	bcc.n	80003ce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003d6:	f000 f811 	bl	80003fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003da:	f7ff fec3 	bl	8000164 <main>

080003de <LoopForever>:

LoopForever:
  b LoopForever
 80003de:	e7fe      	b.n	80003de <LoopForever>
  ldr   r0, =_estack
 80003e0:	20014000 	.word	0x20014000
  ldr r0, =_sdata
 80003e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003e8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003ec:	08000464 	.word	0x08000464
  ldr r2, =_sbss
 80003f0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003f4:	20000020 	.word	0x20000020

080003f8 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003f8:	e7fe      	b.n	80003f8 <ADC1_IRQHandler>
	...

080003fc <__libc_init_array>:
 80003fc:	b570      	push	{r4, r5, r6, lr}
 80003fe:	2600      	movs	r6, #0
 8000400:	4d0c      	ldr	r5, [pc, #48]	; (8000434 <__libc_init_array+0x38>)
 8000402:	4c0d      	ldr	r4, [pc, #52]	; (8000438 <__libc_init_array+0x3c>)
 8000404:	1b64      	subs	r4, r4, r5
 8000406:	10a4      	asrs	r4, r4, #2
 8000408:	42a6      	cmp	r6, r4
 800040a:	d109      	bne.n	8000420 <__libc_init_array+0x24>
 800040c:	f000 f81a 	bl	8000444 <_init>
 8000410:	2600      	movs	r6, #0
 8000412:	4d0a      	ldr	r5, [pc, #40]	; (800043c <__libc_init_array+0x40>)
 8000414:	4c0a      	ldr	r4, [pc, #40]	; (8000440 <__libc_init_array+0x44>)
 8000416:	1b64      	subs	r4, r4, r5
 8000418:	10a4      	asrs	r4, r4, #2
 800041a:	42a6      	cmp	r6, r4
 800041c:	d105      	bne.n	800042a <__libc_init_array+0x2e>
 800041e:	bd70      	pop	{r4, r5, r6, pc}
 8000420:	f855 3b04 	ldr.w	r3, [r5], #4
 8000424:	4798      	blx	r3
 8000426:	3601      	adds	r6, #1
 8000428:	e7ee      	b.n	8000408 <__libc_init_array+0xc>
 800042a:	f855 3b04 	ldr.w	r3, [r5], #4
 800042e:	4798      	blx	r3
 8000430:	3601      	adds	r6, #1
 8000432:	e7f2      	b.n	800041a <__libc_init_array+0x1e>
 8000434:	0800045c 	.word	0x0800045c
 8000438:	0800045c 	.word	0x0800045c
 800043c:	0800045c 	.word	0x0800045c
 8000440:	08000460 	.word	0x08000460

08000444 <_init>:
 8000444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000446:	bf00      	nop
 8000448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800044a:	bc08      	pop	{r3}
 800044c:	469e      	mov	lr, r3
 800044e:	4770      	bx	lr

08000450 <_fini>:
 8000450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000452:	bf00      	nop
 8000454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000456:	bc08      	pop	{r3}
 8000458:	469e      	mov	lr, r3
 800045a:	4770      	bx	lr
