Timing Analyzer report for fp32_mac
Thu Oct 13 00:43:56 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_i'
 13. Slow 1200mV 85C Model Hold: 'clk_i'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk_i'
 22. Slow 1200mV 0C Model Hold: 'clk_i'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk_i'
 30. Fast 1200mV 0C Model Hold: 'clk_i'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; fp32_mac                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clk_i      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_i } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 220.17 MHz ; 220.17 MHz      ; clk_i      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk_i ; -3.542 ; -219.313           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk_i ; 0.500 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk_i ; -3.000 ; -116.012                         ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_i'                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.542 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.456      ;
; -3.542 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.456      ;
; -3.542 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.456      ;
; -3.542 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.456      ;
; -3.527 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.444      ;
; -3.527 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.444      ;
; -3.527 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.444      ;
; -3.527 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.444      ;
; -3.527 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.444      ;
; -3.527 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.444      ;
; -3.527 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.444      ;
; -3.527 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.444      ;
; -3.527 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.444      ;
; -3.527 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.444      ;
; -3.527 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.444      ;
; -3.527 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.444      ;
; -3.527 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.444      ;
; -3.527 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.444      ;
; -3.527 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.444      ;
; -3.361 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.275      ;
; -3.361 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.275      ;
; -3.361 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.275      ;
; -3.361 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.275      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.260      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.260      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.260      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.260      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.263      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.263      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.263      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.263      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.263      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.263      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.263      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.263      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.263      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.263      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.263      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.263      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.263      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.263      ;
; -3.346 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.263      ;
; -3.342 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.256      ;
; -3.342 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.256      ;
; -3.342 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.256      ;
; -3.342 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.256      ;
; -3.331 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.248      ;
; -3.331 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.248      ;
; -3.331 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.248      ;
; -3.331 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.248      ;
; -3.331 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.248      ;
; -3.331 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.248      ;
; -3.331 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.248      ;
; -3.331 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.248      ;
; -3.331 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.248      ;
; -3.331 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.248      ;
; -3.331 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.248      ;
; -3.331 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.248      ;
; -3.331 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.248      ;
; -3.331 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.248      ;
; -3.331 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.248      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.244      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.244      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.244      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.244      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.244      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.244      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.244      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.244      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.244      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.244      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.244      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.244      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.244      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.244      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.244      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.241      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.241      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.241      ;
; -3.327 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.241      ;
; -3.319 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.233      ;
; -3.319 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.233      ;
; -3.319 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.233      ;
; -3.319 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.233      ;
; -3.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.225      ;
; -3.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.225      ;
; -3.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.225      ;
; -3.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.225      ;
; -3.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.225      ;
; -3.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.225      ;
; -3.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.225      ;
; -3.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.225      ;
; -3.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.225      ;
; -3.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.225      ;
; -3.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.225      ;
; -3.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.225      ;
; -3.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.225      ;
; -3.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.225      ;
; -3.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.225      ;
; -3.304 ; fp32_uart_tx:My_UART_Tx|clk_count[6]  ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.218      ;
+--------+---------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_i'                                                                                                                                   ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.500 ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.796      ;
; 0.508 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.802      ;
; 0.642 ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.937      ;
; 0.669 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.962      ;
; 0.681 ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.099      ; 0.992      ;
; 0.687 ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.980      ;
; 0.691 ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.984      ;
; 0.696 ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.988      ;
; 0.698 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.991      ;
; 0.700 ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.993      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP3_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 1.001      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.000      ;
; 0.760 ; fp32_uart_tx:My_UART_Tx|clk_count[15]      ; fp32_uart_tx:My_UART_Tx|clk_count[15]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; fp32_uart_tx:My_UART_Tx|clk_count[3]       ; fp32_uart_tx:My_UART_Tx|clk_count[3]       ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_count[13]      ; fp32_uart_tx:My_UART_Tx|clk_count[13]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_count[11]      ; fp32_uart_tx:My_UART_Tx|clk_count[11]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; fp32_uart_tx:My_UART_Tx|clk_count[19]      ; fp32_uart_tx:My_UART_Tx|clk_count[19]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_count[21]      ; fp32_uart_tx:My_UART_Tx|clk_count[21]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_count[29]      ; fp32_uart_tx:My_UART_Tx|clk_count[29]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_count[27]      ; fp32_uart_tx:My_UART_Tx|clk_count[27]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_count[17]      ; fp32_uart_tx:My_UART_Tx|clk_count[17]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_count[9]       ; fp32_uart_tx:My_UART_Tx|clk_count[9]       ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_count[6]       ; fp32_uart_tx:My_UART_Tx|clk_count[6]       ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_count[2]       ; fp32_uart_tx:My_UART_Tx|clk_count[2]       ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; fp32_uart_tx:My_UART_Tx|clk_count[31]      ; fp32_uart_tx:My_UART_Tx|clk_count[31]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; fp32_uart_tx:My_UART_Tx|clk_count[23]      ; fp32_uart_tx:My_UART_Tx|clk_count[23]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; fp32_uart_tx:My_UART_Tx|clk_count[25]      ; fp32_uart_tx:My_UART_Tx|clk_count[25]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; fp32_uart_tx:My_UART_Tx|clk_count[10]      ; fp32_uart_tx:My_UART_Tx|clk_count[10]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; fp32_uart_tx:My_UART_Tx|clk_count[30]      ; fp32_uart_tx:My_UART_Tx|clk_count[30]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; fp32_uart_tx:My_UART_Tx|clk_count[28]      ; fp32_uart_tx:My_UART_Tx|clk_count[28]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; fp32_uart_tx:My_UART_Tx|clk_count[26]      ; fp32_uart_tx:My_UART_Tx|clk_count[26]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; fp32_uart_tx:My_UART_Tx|clk_count[24]      ; fp32_uart_tx:My_UART_Tx|clk_count[24]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.059      ;
; 0.786 ; fp32_uart_tx:My_UART_Tx|clk_count[0]       ; fp32_uart_tx:My_UART_Tx|clk_count[0]       ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.079      ;
; 0.820 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE0_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST ; clk_i        ; clk_i       ; 0.000        ; 0.096      ; 1.128      ;
; 0.889 ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.099      ; 1.200      ;
; 0.889 ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.099      ; 1.200      ;
; 0.908 ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.084      ; 1.204      ;
; 0.915 ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.105      ; 1.232      ;
; 0.964 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST ; clk_i        ; clk_i       ; 0.000        ; 0.535      ; 1.711      ;
; 0.978 ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST     ; clk_i        ; clk_i       ; 0.000        ; -0.395     ; 0.795      ;
; 0.979 ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST    ; clk_i        ; clk_i       ; 0.000        ; -0.397     ; 0.794      ;
; 1.064 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP3_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE0_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.579      ; 1.855      ;
; 1.071 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 1.365      ;
; 1.112 ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.137      ; 1.461      ;
; 1.115 ; fp32_uart_tx:My_UART_Tx|clk_count[15]      ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; fp32_uart_tx:My_UART_Tx|clk_count[13]      ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; fp32_uart_tx:My_UART_Tx|clk_count[11]      ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; fp32_uart_tx:My_UART_Tx|clk_count[17]      ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; fp32_uart_tx:My_UART_Tx|clk_count[9]       ; fp32_uart_tx:My_UART_Tx|clk_count[10]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; fp32_uart_tx:My_UART_Tx|clk_count[19]      ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; fp32_uart_tx:My_UART_Tx|clk_count[21]      ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; fp32_uart_tx:My_UART_Tx|clk_count[29]      ; fp32_uart_tx:My_UART_Tx|clk_count[30]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; fp32_uart_tx:My_UART_Tx|clk_count[27]      ; fp32_uart_tx:My_UART_Tx|clk_count[28]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; fp32_uart_tx:My_UART_Tx|clk_count[25]      ; fp32_uart_tx:My_UART_Tx|clk_count[26]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; fp32_uart_tx:My_UART_Tx|clk_count[23]      ; fp32_uart_tx:My_UART_Tx|clk_count[24]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.411      ;
; 1.124 ; fp32_uart_tx:My_UART_Tx|clk_count[2]       ; fp32_uart_tx:My_UART_Tx|clk_count[3]       ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; fp32_uart_tx:My_UART_Tx|clk_count[15]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; fp32_uart_tx:My_UART_Tx|clk_count[13]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; fp32_uart_tx:My_UART_Tx|clk_count[17]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; fp32_uart_tx:My_UART_Tx|clk_count[10]      ; fp32_uart_tx:My_UART_Tx|clk_count[11]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; fp32_uart_tx:My_UART_Tx|clk_count[19]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; fp32_uart_tx:My_UART_Tx|clk_count[23]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; fp32_uart_tx:My_UART_Tx|clk_count[21]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; fp32_uart_tx:My_UART_Tx|clk_count[30]      ; fp32_uart_tx:My_UART_Tx|clk_count[31]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; fp32_uart_tx:My_UART_Tx|clk_count[28]      ; fp32_uart_tx:My_UART_Tx|clk_count[29]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; fp32_uart_tx:My_UART_Tx|clk_count[26]      ; fp32_uart_tx:My_UART_Tx|clk_count[27]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; fp32_uart_tx:My_UART_Tx|clk_count[24]      ; fp32_uart_tx:My_UART_Tx|clk_count[25]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.420      ;
; 1.133 ; fp32_uart_tx:My_UART_Tx|clk_count[0]       ; fp32_uart_tx:My_UART_Tx|clk_count[2]       ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; fp32_uart_tx:My_UART_Tx|clk_count[10]      ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; fp32_uart_tx:My_UART_Tx|clk_count[24]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 1.428      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 237.3 MHz ; 237.3 MHz       ; clk_i      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk_i ; -3.214 ; -193.772          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk_i ; 0.470 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk_i ; -3.000 ; -116.012                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_i'                                                                                                                              ;
+--------+---------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.214 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.137      ;
; -3.214 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.137      ;
; -3.214 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.137      ;
; -3.214 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.137      ;
; -3.200 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.126      ;
; -3.200 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.126      ;
; -3.200 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.126      ;
; -3.200 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.126      ;
; -3.200 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.126      ;
; -3.200 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.126      ;
; -3.200 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.126      ;
; -3.200 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.126      ;
; -3.200 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.126      ;
; -3.200 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.126      ;
; -3.200 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.126      ;
; -3.200 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.126      ;
; -3.200 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.126      ;
; -3.200 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.126      ;
; -3.200 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.126      ;
; -3.082 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.078     ; 4.006      ;
; -3.082 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.078     ; 4.006      ;
; -3.082 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.078     ; 4.006      ;
; -3.082 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.078     ; 4.006      ;
; -3.068 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.995      ;
; -3.068 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.995      ;
; -3.068 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.995      ;
; -3.068 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.995      ;
; -3.068 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.995      ;
; -3.068 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.995      ;
; -3.068 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.995      ;
; -3.068 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.995      ;
; -3.068 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.995      ;
; -3.068 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.995      ;
; -3.068 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.995      ;
; -3.068 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.995      ;
; -3.068 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.995      ;
; -3.068 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.995      ;
; -3.068 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.995      ;
; -3.052 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 3.975      ;
; -3.052 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 3.975      ;
; -3.052 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 3.975      ;
; -3.052 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 3.975      ;
; -3.044 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 3.967      ;
; -3.044 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 3.967      ;
; -3.044 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 3.967      ;
; -3.044 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 3.967      ;
; -3.038 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.964      ;
; -3.038 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.964      ;
; -3.038 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.964      ;
; -3.038 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.964      ;
; -3.038 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.964      ;
; -3.038 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.964      ;
; -3.038 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.964      ;
; -3.038 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.964      ;
; -3.038 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.964      ;
; -3.038 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.964      ;
; -3.038 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.964      ;
; -3.038 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.964      ;
; -3.038 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.964      ;
; -3.038 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.964      ;
; -3.038 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.964      ;
; -3.036 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.078     ; 3.960      ;
; -3.036 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.078     ; 3.960      ;
; -3.036 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.078     ; 3.960      ;
; -3.036 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.078     ; 3.960      ;
; -3.030 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.956      ;
; -3.030 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.956      ;
; -3.030 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.956      ;
; -3.030 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.956      ;
; -3.030 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.956      ;
; -3.030 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.956      ;
; -3.030 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.956      ;
; -3.030 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.956      ;
; -3.030 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.956      ;
; -3.030 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.956      ;
; -3.030 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.956      ;
; -3.030 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.956      ;
; -3.030 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.956      ;
; -3.030 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.956      ;
; -3.030 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 3.956      ;
; -3.022 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.949      ;
; -3.022 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.949      ;
; -3.022 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.949      ;
; -3.022 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.949      ;
; -3.022 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.949      ;
; -3.022 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.949      ;
; -3.022 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.949      ;
; -3.022 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.949      ;
; -3.022 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.949      ;
; -3.022 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.949      ;
; -3.022 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.949      ;
; -3.022 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.949      ;
; -3.022 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.949      ;
; -3.022 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.949      ;
; -3.022 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 3.949      ;
; -3.017 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 3.940      ;
; -3.017 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 3.940      ;
; -3.017 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 3.940      ;
; -3.017 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 3.940      ;
; -3.006 ; fp32_uart_tx:My_UART_Tx|clk_count[6]  ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.078     ; 3.930      ;
+--------+---------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_i'                                                                                                                                    ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.470 ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.739      ;
; 0.477 ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.744      ;
; 0.599 ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.868      ;
; 0.611 ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.878      ;
; 0.617 ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.884      ;
; 0.621 ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.071      ; 0.887      ;
; 0.622 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.889      ;
; 0.625 ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.893      ;
; 0.630 ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.089      ; 0.914      ;
; 0.645 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.912      ;
; 0.648 ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.915      ;
; 0.655 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.922      ;
; 0.656 ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP3_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.923      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|clk_count[15]      ; fp32_uart_tx:My_UART_Tx|clk_count[15]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|clk_count[13]      ; fp32_uart_tx:My_UART_Tx|clk_count[13]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|clk_count[3]       ; fp32_uart_tx:My_UART_Tx|clk_count[3]       ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|clk_count[21]      ; fp32_uart_tx:My_UART_Tx|clk_count[21]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|clk_count[29]      ; fp32_uart_tx:My_UART_Tx|clk_count[29]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|clk_count[19]      ; fp32_uart_tx:My_UART_Tx|clk_count[19]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|clk_count[11]      ; fp32_uart_tx:My_UART_Tx|clk_count[11]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|clk_count[27]      ; fp32_uart_tx:My_UART_Tx|clk_count[27]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|clk_count[17]      ; fp32_uart_tx:My_UART_Tx|clk_count[17]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; fp32_uart_tx:My_UART_Tx|clk_count[31]      ; fp32_uart_tx:My_UART_Tx|clk_count[31]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; fp32_uart_tx:My_UART_Tx|clk_count[9]       ; fp32_uart_tx:My_UART_Tx|clk_count[9]       ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; fp32_uart_tx:My_UART_Tx|clk_count[6]       ; fp32_uart_tx:My_UART_Tx|clk_count[6]       ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; fp32_uart_tx:My_UART_Tx|clk_count[23]      ; fp32_uart_tx:My_UART_Tx|clk_count[23]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; fp32_uart_tx:My_UART_Tx|clk_count[25]      ; fp32_uart_tx:My_UART_Tx|clk_count[25]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; fp32_uart_tx:My_UART_Tx|clk_count[2]       ; fp32_uart_tx:My_UART_Tx|clk_count[2]       ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; fp32_uart_tx:My_UART_Tx|clk_count[10]      ; fp32_uart_tx:My_UART_Tx|clk_count[10]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; fp32_uart_tx:My_UART_Tx|clk_count[30]      ; fp32_uart_tx:My_UART_Tx|clk_count[30]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; fp32_uart_tx:My_UART_Tx|clk_count[28]      ; fp32_uart_tx:My_UART_Tx|clk_count[28]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; fp32_uart_tx:My_UART_Tx|clk_count[26]      ; fp32_uart_tx:My_UART_Tx|clk_count[26]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; fp32_uart_tx:My_UART_Tx|clk_count[24]      ; fp32_uart_tx:My_UART_Tx|clk_count[24]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.980      ;
; 0.733 ; fp32_uart_tx:My_UART_Tx|clk_count[0]       ; fp32_uart_tx:My_UART_Tx|clk_count[0]       ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.000      ;
; 0.770 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE0_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 1.047      ;
; 0.808 ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.075      ; 1.078      ;
; 0.818 ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.090      ; 1.103      ;
; 0.819 ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.089      ; 1.103      ;
; 0.819 ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.089      ; 1.103      ;
; 0.855 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST ; clk_i        ; clk_i       ; 0.000        ; 0.496      ; 1.546      ;
; 0.923 ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST    ; clk_i        ; clk_i       ; 0.000        ; -0.381     ; 0.737      ;
; 0.928 ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST     ; clk_i        ; clk_i       ; 0.000        ; -0.385     ; 0.738      ;
; 0.957 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.225      ;
; 0.965 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP3_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE0_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.545      ; 1.705      ;
; 0.971 ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.137      ; 1.303      ;
; 1.005 ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.137      ; 1.337      ;
; 1.026 ; fp32_uart_tx:My_UART_Tx|clk_count[15]      ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; fp32_uart_tx:My_UART_Tx|clk_count[13]      ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; fp32_uart_tx:My_UART_Tx|clk_count[23]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; fp32_uart_tx:My_UART_Tx|clk_count[15]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; fp32_uart_tx:My_UART_Tx|clk_count[2]       ; fp32_uart_tx:My_UART_Tx|clk_count[3]       ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; fp32_uart_tx:My_UART_Tx|clk_count[17]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; fp32_uart_tx:My_UART_Tx|clk_count[21]      ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; fp32_uart_tx:My_UART_Tx|clk_count[11]      ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; fp32_uart_tx:My_UART_Tx|clk_count[29]      ; fp32_uart_tx:My_UART_Tx|clk_count[30]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; fp32_uart_tx:My_UART_Tx|clk_count[19]      ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; fp32_uart_tx:My_UART_Tx|clk_count[13]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; fp32_uart_tx:My_UART_Tx|clk_count[21]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; fp32_uart_tx:My_UART_Tx|clk_count[19]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; fp32_uart_tx:My_UART_Tx|clk_count[10]      ; fp32_uart_tx:My_UART_Tx|clk_count[11]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; fp32_uart_tx:My_UART_Tx|clk_count[27]      ; fp32_uart_tx:My_UART_Tx|clk_count[28]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; fp32_uart_tx:My_UART_Tx|clk_count[28]      ; fp32_uart_tx:My_UART_Tx|clk_count[29]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; fp32_uart_tx:My_UART_Tx|clk_count[26]      ; fp32_uart_tx:My_UART_Tx|clk_count[27]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; fp32_uart_tx:My_UART_Tx|clk_count[30]      ; fp32_uart_tx:My_UART_Tx|clk_count[31]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; fp32_uart_tx:My_UART_Tx|clk_count[24]      ; fp32_uart_tx:My_UART_Tx|clk_count[25]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; fp32_uart_tx:My_UART_Tx|clk_count[17]      ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; fp32_uart_tx:My_UART_Tx|clk_count[9]       ; fp32_uart_tx:My_UART_Tx|clk_count[10]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; fp32_uart_tx:My_UART_Tx|clk_count[25]      ; fp32_uart_tx:My_UART_Tx|clk_count[26]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; fp32_uart_tx:My_UART_Tx|clk_count[23]      ; fp32_uart_tx:My_UART_Tx|clk_count[24]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.300      ;
; 1.042 ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; fp32_uart_tx:My_UART_Tx|clk_count[24]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.309      ;
; 1.043 ; fp32_uart_tx:My_UART_Tx|clk_count[0]       ; fp32_uart_tx:My_UART_Tx|clk_count[2]       ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.310      ;
; 1.043 ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; fp32_uart_tx:My_UART_Tx|clk_count[10]      ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 1.312      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk_i ; -0.915 ; -51.222           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk_i ; 0.193 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk_i ; -3.000 ; -84.034                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_i'                                                                                                                              ;
+--------+---------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.915 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.858      ;
; -0.915 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.858      ;
; -0.915 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.858      ;
; -0.915 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.858      ;
; -0.910 ; fp32_uart_tx:My_UART_Tx|clk_count[1]  ; fp32_uart_tx:My_UART_Tx|clk_count[31]     ; clk_i        ; clk_i       ; 1.000        ; -0.034     ; 1.863      ;
; -0.906 ; fp32_uart_tx:My_UART_Tx|clk_count[1]  ; fp32_uart_tx:My_UART_Tx|clk_count[30]     ; clk_i        ; clk_i       ; 1.000        ; -0.034     ; 1.859      ;
; -0.903 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.850      ;
; -0.903 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.850      ;
; -0.903 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.850      ;
; -0.903 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.850      ;
; -0.903 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.850      ;
; -0.903 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.850      ;
; -0.903 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.850      ;
; -0.903 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.850      ;
; -0.903 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.850      ;
; -0.903 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.850      ;
; -0.903 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.850      ;
; -0.903 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.850      ;
; -0.903 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.850      ;
; -0.903 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.850      ;
; -0.903 ; fp32_uart_tx:My_UART_Tx|clk_count[19] ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.850      ;
; -0.879 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 1.823      ;
; -0.879 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 1.823      ;
; -0.879 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 1.823      ;
; -0.879 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 1.823      ;
; -0.866 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.814      ;
; -0.866 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.814      ;
; -0.866 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.814      ;
; -0.866 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.814      ;
; -0.866 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.814      ;
; -0.866 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.814      ;
; -0.866 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.814      ;
; -0.866 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.814      ;
; -0.866 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.814      ;
; -0.866 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.814      ;
; -0.866 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.814      ;
; -0.866 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.814      ;
; -0.866 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.814      ;
; -0.866 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.814      ;
; -0.866 ; fp32_uart_tx:My_UART_Tx|clk_count[0]  ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.814      ;
; -0.846 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.789      ;
; -0.846 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.789      ;
; -0.846 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.789      ;
; -0.846 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.789      ;
; -0.842 ; fp32_uart_tx:My_UART_Tx|clk_count[1]  ; fp32_uart_tx:My_UART_Tx|clk_count[29]     ; clk_i        ; clk_i       ; 1.000        ; -0.034     ; 1.795      ;
; -0.841 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 1.785      ;
; -0.841 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 1.785      ;
; -0.841 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 1.785      ;
; -0.841 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 1.785      ;
; -0.839 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.782      ;
; -0.839 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.782      ;
; -0.839 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.782      ;
; -0.839 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.782      ;
; -0.839 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.782      ;
; -0.839 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.782      ;
; -0.839 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.782      ;
; -0.839 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.782      ;
; -0.838 ; fp32_uart_tx:My_UART_Tx|clk_count[1]  ; fp32_uart_tx:My_UART_Tx|clk_count[28]     ; clk_i        ; clk_i       ; 1.000        ; -0.034     ; 1.791      ;
; -0.836 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.783      ;
; -0.836 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.783      ;
; -0.836 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.783      ;
; -0.836 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.783      ;
; -0.836 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.783      ;
; -0.836 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.783      ;
; -0.836 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.783      ;
; -0.836 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.783      ;
; -0.836 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.783      ;
; -0.836 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.783      ;
; -0.836 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.783      ;
; -0.836 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.783      ;
; -0.836 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.783      ;
; -0.836 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.783      ;
; -0.836 ; fp32_uart_tx:My_UART_Tx|clk_count[26] ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.783      ;
; -0.834 ; fp32_uart_tx:My_UART_Tx|clk_count[29] ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.777      ;
; -0.834 ; fp32_uart_tx:My_UART_Tx|clk_count[29] ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.777      ;
; -0.834 ; fp32_uart_tx:My_UART_Tx|clk_count[29] ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.777      ;
; -0.834 ; fp32_uart_tx:My_UART_Tx|clk_count[29] ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 1.777      ;
; -0.832 ; fp32_uart_tx:My_UART_Tx|clk_count[6]  ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 1.776      ;
; -0.832 ; fp32_uart_tx:My_UART_Tx|clk_count[6]  ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 1.776      ;
; -0.832 ; fp32_uart_tx:My_UART_Tx|clk_count[6]  ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 1.776      ;
; -0.832 ; fp32_uart_tx:My_UART_Tx|clk_count[6]  ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 1.776      ;
; -0.828 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.776      ;
; -0.828 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.776      ;
; -0.828 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.776      ;
; -0.828 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.776      ;
; -0.828 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.776      ;
; -0.828 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.776      ;
; -0.828 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.776      ;
; -0.828 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.776      ;
; -0.828 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.776      ;
; -0.828 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.776      ;
; -0.828 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.776      ;
; -0.828 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.776      ;
; -0.828 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.776      ;
; -0.828 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.776      ;
; -0.828 ; fp32_uart_tx:My_UART_Tx|clk_count[2]  ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 1.776      ;
; -0.826 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.773      ;
; -0.826 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.773      ;
; -0.826 ; fp32_uart_tx:My_UART_Tx|clk_count[16] ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.773      ;
; -0.826 ; fp32_uart_tx:My_UART_Tx|clk_count[17] ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST    ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 1.773      ;
+--------+---------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_i'                                                                                                                                    ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.193 ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.317      ;
; 0.253 ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.375      ;
; 0.260 ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.043      ; 0.388      ;
; 0.262 ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.035      ; 0.382      ;
; 0.266 ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.386      ;
; 0.269 ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.389      ;
; 0.272 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP3_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.393      ;
; 0.303 ; fp32_uart_tx:My_UART_Tx|clk_count[15]      ; fp32_uart_tx:My_UART_Tx|clk_count[15]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_count[31]      ; fp32_uart_tx:My_UART_Tx|clk_count[31]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_count[13]      ; fp32_uart_tx:My_UART_Tx|clk_count[13]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_count[3]       ; fp32_uart_tx:My_UART_Tx|clk_count[3]       ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_count[21]      ; fp32_uart_tx:My_UART_Tx|clk_count[21]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_count[29]      ; fp32_uart_tx:My_UART_Tx|clk_count[29]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_count[27]      ; fp32_uart_tx:My_UART_Tx|clk_count[27]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_count[19]      ; fp32_uart_tx:My_UART_Tx|clk_count[19]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_count[17]      ; fp32_uart_tx:My_UART_Tx|clk_count[17]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_count[11]      ; fp32_uart_tx:My_UART_Tx|clk_count[11]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_count[6]       ; fp32_uart_tx:My_UART_Tx|clk_count[6]       ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; fp32_uart_tx:My_UART_Tx|clk_count[23]      ; fp32_uart_tx:My_UART_Tx|clk_count[23]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fp32_uart_tx:My_UART_Tx|clk_count[25]      ; fp32_uart_tx:My_UART_Tx|clk_count[25]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fp32_uart_tx:My_UART_Tx|clk_count[9]       ; fp32_uart_tx:My_UART_Tx|clk_count[9]       ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fp32_uart_tx:My_UART_Tx|clk_count[2]       ; fp32_uart_tx:My_UART_Tx|clk_count[2]       ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; fp32_uart_tx:My_UART_Tx|clk_count[30]      ; fp32_uart_tx:My_UART_Tx|clk_count[30]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; fp32_uart_tx:My_UART_Tx|clk_count[24]      ; fp32_uart_tx:My_UART_Tx|clk_count[24]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; fp32_uart_tx:My_UART_Tx|clk_count[10]      ; fp32_uart_tx:My_UART_Tx|clk_count[10]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; fp32_uart_tx:My_UART_Tx|clk_count[28]      ; fp32_uart_tx:My_UART_Tx|clk_count[28]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; fp32_uart_tx:My_UART_Tx|clk_count[26]      ; fp32_uart_tx:My_UART_Tx|clk_count[26]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.428      ;
; 0.316 ; fp32_uart_tx:My_UART_Tx|clk_count[0]       ; fp32_uart_tx:My_UART_Tx|clk_count[0]       ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.436      ;
; 0.320 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE0_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST ; clk_i        ; clk_i       ; 0.000        ; 0.042      ; 0.446      ;
; 0.329 ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.043      ; 0.456      ;
; 0.329 ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.043      ; 0.456      ;
; 0.360 ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.040      ; 0.484      ;
; 0.360 ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.048      ; 0.492      ;
; 0.369 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST ; clk_i        ; clk_i       ; 0.000        ; 0.222      ; 0.675      ;
; 0.387 ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST     ; clk_i        ; clk_i       ; 0.000        ; -0.157     ; 0.314      ;
; 0.387 ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST    ; clk_i        ; clk_i       ; 0.000        ; -0.157     ; 0.314      ;
; 0.418 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.539      ;
; 0.437 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP3_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE0_ST  ; clk_i        ; clk_i       ; 0.000        ; 0.237      ; 0.758      ;
; 0.443 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.030      ; 0.557      ;
; 0.451 ; fp32_uart_tx:My_UART_Tx|clk_count[15]      ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.572      ;
; 0.453 ; fp32_uart_tx:My_UART_Tx|clk_count[13]      ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; fp32_uart_tx:My_UART_Tx|clk_count[21]      ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; fp32_uart_tx:My_UART_Tx|clk_count[29]      ; fp32_uart_tx:My_UART_Tx|clk_count[30]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; fp32_uart_tx:My_UART_Tx|clk_count[19]      ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; fp32_uart_tx:My_UART_Tx|clk_count[17]      ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; fp32_uart_tx:My_UART_Tx|clk_count[11]      ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; fp32_uart_tx:My_UART_Tx|clk_count[27]      ; fp32_uart_tx:My_UART_Tx|clk_count[28]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; fp32_uart_tx:My_UART_Tx|clk_count[23]      ; fp32_uart_tx:My_UART_Tx|clk_count[24]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; fp32_uart_tx:My_UART_Tx|clk_count[9]       ; fp32_uart_tx:My_UART_Tx|clk_count[10]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; fp32_uart_tx:My_UART_Tx|clk_count[25]      ; fp32_uart_tx:My_UART_Tx|clk_count[26]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.575      ;
; 0.458 ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST     ; clk_i        ; clk_i       ; 0.000        ; 0.054      ; 0.596      ;
; 0.464 ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; fp32_uart_tx:My_UART_Tx|clk_count[15]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; fp32_uart_tx:My_UART_Tx|clk_count[2]       ; fp32_uart_tx:My_UART_Tx|clk_count[3]       ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; fp32_uart_tx:My_UART_Tx|clk_count[17]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; fp32_uart_tx:My_UART_Tx|clk_count[23]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; fp32_uart_tx:My_UART_Tx|clk_count[30]      ; fp32_uart_tx:My_UART_Tx|clk_count[31]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; fp32_uart_tx:My_UART_Tx|clk_count[13]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; fp32_uart_tx:My_UART_Tx|clk_count[21]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; fp32_uart_tx:My_UART_Tx|clk_count[19]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; fp32_uart_tx:My_UART_Tx|clk_count[10]      ; fp32_uart_tx:My_UART_Tx|clk_count[11]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; fp32_uart_tx:My_UART_Tx|clk_count[24]      ; fp32_uart_tx:My_UART_Tx|clk_count[25]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; fp32_uart_tx:My_UART_Tx|clk_count[28]      ; fp32_uart_tx:My_UART_Tx|clk_count[29]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; fp32_uart_tx:My_UART_Tx|clk_count[26]      ; fp32_uart_tx:My_UART_Tx|clk_count[27]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; fp32_uart_tx:My_UART_Tx|clk_count[0]       ; fp32_uart_tx:My_UART_Tx|clk_count[2]       ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST    ; clk_i        ; clk_i       ; 0.000        ; 0.054      ; 0.605      ;
; 0.467 ; fp32_uart_tx:My_UART_Tx|clk_count[16]      ; fp32_uart_tx:My_UART_Tx|clk_count[18]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; fp32_uart_tx:My_UART_Tx|clk_count[24]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; fp32_uart_tx:My_UART_Tx|clk_count[12]      ; fp32_uart_tx:My_UART_Tx|clk_count[14]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; fp32_uart_tx:My_UART_Tx|clk_count[20]      ; fp32_uart_tx:My_UART_Tx|clk_count[22]      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.588      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.542   ; 0.193 ; N/A      ; N/A     ; -3.000              ;
;  clk_i           ; -3.542   ; 0.193 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -219.313 ; 0.0   ; 0.0      ; 0.0     ; -116.012            ;
;  clk_i           ; -219.313 ; 0.000 ; N/A      ; N/A     ; -116.012            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; delta_serial  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_i                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; delta_serial  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; delta_serial  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; delta_serial  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_i      ; clk_i    ; 2140     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_i      ; clk_i    ; 2140     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk_i  ; clk_i ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; delta_serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; delta_serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Oct 13 00:43:55 2022
Info: Command: quartus_sta fp32_mac_tx -c fp32_mac
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fp32_mac.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_i clk_i
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.542
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.542            -219.313 clk_i 
Info (332146): Worst-case hold slack is 0.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.500               0.000 clk_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -116.012 clk_i 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.214
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.214            -193.772 clk_i 
Info (332146): Worst-case hold slack is 0.470
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.470               0.000 clk_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -116.012 clk_i 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.915
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.915             -51.222 clk_i 
Info (332146): Worst-case hold slack is 0.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.193               0.000 clk_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -84.034 clk_i 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Thu Oct 13 00:43:56 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


