a.out
*.vcd
/verilog/build
__pycache__
/src/sim_build
/src/results.xml
/venv
