#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e25950 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e152b0 .scope module, "tb" "tb" 3 59;
 .timescale -12 -12;
L_0x1e18a10 .functor NOT 1, L_0x1e51300, C4<0>, C4<0>, C4<0>;
L_0x1dcf3d0 .functor XOR 3, L_0x1e50ef0, L_0x1e51140, C4<000>, C4<000>;
L_0x1dd0760 .functor XOR 3, L_0x1dcf3d0, L_0x1e511e0, C4<000>, C4<000>;
v0x1e4f1b0_0 .net *"_ivl_10", 2 0, L_0x1e511e0;  1 drivers
v0x1e4f2b0_0 .net *"_ivl_12", 2 0, L_0x1dd0760;  1 drivers
v0x1e4f390_0 .net *"_ivl_2", 2 0, L_0x1e50e50;  1 drivers
v0x1e4f450_0 .net *"_ivl_4", 2 0, L_0x1e50ef0;  1 drivers
v0x1e4f530_0 .net *"_ivl_6", 2 0, L_0x1e51140;  1 drivers
v0x1e4f660_0 .net *"_ivl_8", 2 0, L_0x1dcf3d0;  1 drivers
v0x1e4f740_0 .var "clk", 0 0;
v0x1e4f7e0_0 .net "disc_dut", 0 0, L_0x1e50660;  1 drivers
v0x1e4f880_0 .net "disc_ref", 0 0, L_0x1e50160;  1 drivers
v0x1e4f920_0 .net "err_dut", 0 0, L_0x1e50c30;  1 drivers
v0x1e4f9c0_0 .net "err_ref", 0 0, L_0x1e503e0;  1 drivers
v0x1e4fa60_0 .net "flag_dut", 0 0, L_0x1e50980;  1 drivers
v0x1e4fb30_0 .net "flag_ref", 0 0, L_0x1e50250;  1 drivers
v0x1e4fc00_0 .net "in", 0 0, v0x1e4d670_0;  1 drivers
v0x1e4fca0_0 .net "reset", 0 0, v0x1e4d710_0;  1 drivers
v0x1e4fd40_0 .var/2u "stats1", 287 0;
v0x1e4fde0_0 .var/2u "strobe", 0 0;
v0x1e4ff90_0 .net "tb_match", 0 0, L_0x1e51300;  1 drivers
v0x1e50030_0 .net "tb_mismatch", 0 0, L_0x1e18a10;  1 drivers
L_0x1e50e50 .concat [ 1 1 1 0], L_0x1e503e0, L_0x1e50250, L_0x1e50160;
L_0x1e50ef0 .concat [ 1 1 1 0], L_0x1e503e0, L_0x1e50250, L_0x1e50160;
L_0x1e51140 .concat [ 1 1 1 0], L_0x1e50c30, L_0x1e50980, L_0x1e50660;
L_0x1e511e0 .concat [ 1 1 1 0], L_0x1e503e0, L_0x1e50250, L_0x1e50160;
L_0x1e51300 .cmp/eeq 3, L_0x1e50e50, L_0x1dd0760;
S_0x1df7560 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1e152b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "disc";
    .port_info 4 /OUTPUT 1 "flag";
    .port_info 5 /OUTPUT 1 "err";
P_0x1e07510 .param/l "S0" 0 3 12, C4<0000>;
P_0x1e07550 .param/l "S1" 0 3 12, C4<0001>;
P_0x1e07590 .param/l "S2" 0 3 12, C4<0010>;
P_0x1e075d0 .param/l "S3" 0 3 12, C4<0011>;
P_0x1e07610 .param/l "S4" 0 3 12, C4<0100>;
P_0x1e07650 .param/l "S5" 0 3 12, C4<0101>;
P_0x1e07690 .param/l "S6" 0 3 12, C4<0110>;
P_0x1e076d0 .param/l "SDISC" 0 3 12, C4<1000>;
P_0x1e07710 .param/l "SERR" 0 3 12, C4<0111>;
P_0x1e07750 .param/l "SFLAG" 0 3 12, C4<1001>;
L_0x7fcc8c93d018 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x1e271c0_0 .net/2u *"_ivl_0", 3 0, L_0x7fcc8c93d018;  1 drivers
L_0x7fcc8c93d060 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x1e27260_0 .net/2u *"_ivl_4", 3 0, L_0x7fcc8c93d060;  1 drivers
L_0x7fcc8c93d0a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x1e18ae0_0 .net/2u *"_ivl_8", 3 0, L_0x7fcc8c93d0a8;  1 drivers
v0x1e4cd50_0 .net "clk", 0 0, v0x1e4f740_0;  1 drivers
v0x1e4ce10_0 .net "disc", 0 0, L_0x1e50160;  alias, 1 drivers
v0x1e4cf20_0 .net "err", 0 0, L_0x1e503e0;  alias, 1 drivers
v0x1e4cfe0_0 .net "flag", 0 0, L_0x1e50250;  alias, 1 drivers
v0x1e4d0a0_0 .net "in", 0 0, v0x1e4d670_0;  alias, 1 drivers
v0x1e4d160_0 .net "reset", 0 0, v0x1e4d710_0;  alias, 1 drivers
v0x1e4d220_0 .var "state", 3 0;
E_0x1e01140 .event posedge, v0x1e4cd50_0;
L_0x1e50160 .cmp/eq 4, v0x1e4d220_0, L_0x7fcc8c93d018;
L_0x1e50250 .cmp/eq 4, v0x1e4d220_0, L_0x7fcc8c93d060;
L_0x1e503e0 .cmp/eq 4, v0x1e4d220_0, L_0x7fcc8c93d0a8;
S_0x1e4d3c0 .scope module, "stim1" "stimulus_gen" 3 103, 3 40 0, S_0x1e152b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "in";
v0x1e4d5b0_0 .net "clk", 0 0, v0x1e4f740_0;  alias, 1 drivers
v0x1e4d670_0 .var "in", 0 0;
v0x1e4d710_0 .var "reset", 0 0;
E_0x1dff3e0/0 .event negedge, v0x1e4cd50_0;
E_0x1dff3e0/1 .event posedge, v0x1e4cd50_0;
E_0x1dff3e0 .event/or E_0x1dff3e0/0, E_0x1dff3e0/1;
S_0x1e4d7b0 .scope module, "top_module1" "top_module" 3 116, 4 1 0, S_0x1e152b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "disc";
    .port_info 4 /OUTPUT 1 "flag";
    .port_info 5 /OUTPUT 1 "err";
enum0x1de53f0 .enum4 (3)
   "IDLE" 3'b000,
   "ONE" 3'b001,
   "ZERO" 3'b010,
   "DISCARD" 3'b011,
   "FLAG" 3'b100,
   "ERROR" 3'b101
 ;
L_0x7fcc8c93d0f0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x1e4daa0_0 .net/2u *"_ivl_0", 2 0, L_0x7fcc8c93d0f0;  1 drivers
L_0x7fcc8c93d1c8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1e4dba0_0 .net/2u *"_ivl_10", 2 0, L_0x7fcc8c93d1c8;  1 drivers
v0x1e4dc80_0 .net *"_ivl_12", 0 0, L_0x1e50840;  1 drivers
L_0x7fcc8c93d210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1e4dd50_0 .net/2u *"_ivl_14", 0 0, L_0x7fcc8c93d210;  1 drivers
L_0x7fcc8c93d258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e4de30_0 .net/2u *"_ivl_16", 0 0, L_0x7fcc8c93d258;  1 drivers
v0x1e4df60_0 .net *"_ivl_2", 0 0, L_0x1e50520;  1 drivers
L_0x7fcc8c93d2a0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1e4e020_0 .net/2u *"_ivl_20", 2 0, L_0x7fcc8c93d2a0;  1 drivers
v0x1e4e100_0 .net *"_ivl_22", 0 0, L_0x1e50b40;  1 drivers
L_0x7fcc8c93d2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1e4e1c0_0 .net/2u *"_ivl_24", 0 0, L_0x7fcc8c93d2e8;  1 drivers
L_0x7fcc8c93d330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e4e330_0 .net/2u *"_ivl_26", 0 0, L_0x7fcc8c93d330;  1 drivers
L_0x7fcc8c93d138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1e4e410_0 .net/2u *"_ivl_4", 0 0, L_0x7fcc8c93d138;  1 drivers
L_0x7fcc8c93d180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e4e4f0_0 .net/2u *"_ivl_6", 0 0, L_0x7fcc8c93d180;  1 drivers
v0x1e4e5d0_0 .net "clk", 0 0, v0x1e4f740_0;  alias, 1 drivers
v0x1e4e670_0 .var "current_state", 2 0;
v0x1e4e750_0 .net "disc", 0 0, L_0x1e50660;  alias, 1 drivers
v0x1e4e810_0 .var "disc_reg", 0 0;
v0x1e4e8d0_0 .net "err", 0 0, L_0x1e50c30;  alias, 1 drivers
v0x1e4e990_0 .var "err_reg", 0 0;
v0x1e4ea50_0 .net "flag", 0 0, L_0x1e50980;  alias, 1 drivers
v0x1e4eb10_0 .var "flag_reg", 0 0;
v0x1e4ebd0_0 .net "in", 0 0, v0x1e4d670_0;  alias, 1 drivers
v0x1e4ecc0_0 .var "next_state", 2 0;
v0x1e4eda0_0 .net "reset", 0 0, v0x1e4d710_0;  alias, 1 drivers
E_0x1e2f590 .event anyedge, v0x1e4e670_0, v0x1e4d0a0_0;
E_0x1e2f8b0 .event posedge, v0x1e4d160_0, v0x1e4cd50_0;
L_0x1e50520 .cmp/eq 3, v0x1e4e670_0, L_0x7fcc8c93d0f0;
L_0x1e50660 .functor MUXZ 1, L_0x7fcc8c93d180, L_0x7fcc8c93d138, L_0x1e50520, C4<>;
L_0x1e50840 .cmp/eq 3, v0x1e4e670_0, L_0x7fcc8c93d1c8;
L_0x1e50980 .functor MUXZ 1, L_0x7fcc8c93d258, L_0x7fcc8c93d210, L_0x1e50840, C4<>;
L_0x1e50b40 .cmp/eq 3, v0x1e4e670_0, L_0x7fcc8c93d2a0;
L_0x1e50c30 .functor MUXZ 1, L_0x7fcc8c93d330, L_0x7fcc8c93d2e8, L_0x1e50b40, C4<>;
S_0x1e4ef90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 126, 3 126 0, S_0x1e152b0;
 .timescale -12 -12;
E_0x1de3a20 .event anyedge, v0x1e4fde0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e4fde0_0;
    %nor/r;
    %assign/vec4 v0x1e4fde0_0, 0;
    %wait E_0x1de3a20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e4d3c0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e4d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e4d670_0, 0;
    %wait E_0x1e01140;
    %pushi/vec4 800, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dff3e0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1e4d710_0, 0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x1e4d670_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1df7560;
T_2 ;
    %wait E_0x1e01140;
    %load/vec4 v0x1e4d220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x1e4d220_0, 0;
    %jmp T_2.11;
T_2.0 ;
    %load/vec4 v0x1e4d0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %assign/vec4 v0x1e4d220_0, 0;
    %jmp T_2.11;
T_2.1 ;
    %load/vec4 v0x1e4d0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %assign/vec4 v0x1e4d220_0, 0;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0x1e4d0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %assign/vec4 v0x1e4d220_0, 0;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v0x1e4d0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %assign/vec4 v0x1e4d220_0, 0;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0x1e4d0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %assign/vec4 v0x1e4d220_0, 0;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v0x1e4d0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %assign/vec4 v0x1e4d220_0, 0;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0x1e4d0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %assign/vec4 v0x1e4d220_0, 0;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0x1e4d0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.26, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %assign/vec4 v0x1e4d220_0, 0;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0x1e4d0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.28, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_2.29, 8;
T_2.28 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.29, 8;
 ; End of false expr.
    %blend;
T_2.29;
    %assign/vec4 v0x1e4d220_0, 0;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0x1e4d0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.30, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_2.31, 8;
T_2.30 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.31, 8;
 ; End of false expr.
    %blend;
T_2.31;
    %assign/vec4 v0x1e4d220_0, 0;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %load/vec4 v0x1e4d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e4d220_0, 0;
T_2.32 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1e4d7b0;
T_3 ;
    %wait E_0x1e2f8b0;
    %load/vec4 v0x1e4eda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e4e670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e4e810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e4eb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e4e990_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1e4ecc0_0;
    %assign/vec4 v0x1e4e670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e4e810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e4eb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e4e990_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1e4d7b0;
T_4 ;
Ewait_0 .event/or E_0x1e2f590, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1e4e670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x1e4ebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1e4ecc0_0, 0, 3;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1e4ecc0_0, 0, 3;
T_4.8 ;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x1e4ebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1e4ecc0_0, 0, 3;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1e4ecc0_0, 0, 3;
T_4.10 ;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x1e4ebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1e4ecc0_0, 0, 3;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e4ecc0_0, 0, 3;
T_4.12 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x1e4ebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1e4ecc0_0, 0, 3;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1e4ecc0_0, 0, 3;
T_4.14 ;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x1e4ebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1e4ecc0_0, 0, 3;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e4ecc0_0, 0, 3;
T_4.16 ;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1e4ecc0_0, 0, 3;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1e152b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e4f740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e4fde0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1e152b0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e4f740_0;
    %inv;
    %store/vec4 v0x1e4f740_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1e152b0;
T_7 ;
    %vpi_call/w 3 95 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 96 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e4d5b0_0, v0x1e50030_0, v0x1e4f740_0, v0x1e4fca0_0, v0x1e4fc00_0, v0x1e4f880_0, v0x1e4f7e0_0, v0x1e4fb30_0, v0x1e4fa60_0, v0x1e4f9c0_0, v0x1e4f920_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1e152b0;
T_8 ;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "disc", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "disc" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "flag", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "flag" {0 0 0};
T_8.3 ;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "err", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "err" {0 0 0};
T_8.5 ;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1e152b0;
T_9 ;
    %wait E_0x1dff3e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e4fd40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4fd40_0, 4, 32;
    %load/vec4 v0x1e4ff90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4fd40_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e4fd40_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4fd40_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1e4f880_0;
    %load/vec4 v0x1e4f880_0;
    %load/vec4 v0x1e4f7e0_0;
    %xor;
    %load/vec4 v0x1e4f880_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4fd40_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4fd40_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x1e4fb30_0;
    %load/vec4 v0x1e4fb30_0;
    %load/vec4 v0x1e4fa60_0;
    %xor;
    %load/vec4 v0x1e4fb30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4fd40_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4fd40_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x1e4f9c0_0;
    %load/vec4 v0x1e4f9c0_0;
    %load/vec4 v0x1e4f920_0;
    %xor;
    %load/vec4 v0x1e4f9c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 165 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4fd40_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x1e4fd40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4fd40_0, 4, 32;
T_9.12 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_hdlc/fsm_hdlc_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/fsm_hdlc/iter0/response9/top_module.sv";
