HelpInfo,/home/aven/microchip/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/aven/microchip/SynplifyPro/bin/assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/59||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/61||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/63||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/65||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/67||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/69||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/71||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/73||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(75);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/75||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(77);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/77||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(79);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/79||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(81);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/81||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(83);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/83||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(85);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/85||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(87);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/87||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(89);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/89||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(91);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/91||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(93);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/93||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(95);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/95||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(97);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/97||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(99);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/99||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/101||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/103||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/105||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/107||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/109||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/111||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/113||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/115||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/117||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/119||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/121||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/123||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/125||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/127||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/129||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/131||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/133||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/135||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/137||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/139||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/141||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/143||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/145||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/147||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/149||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/151||polarfire_syn_comps.v(4253);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4253
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/153||polarfire_syn_comps.v(4437);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4437
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/155||polarfire_syn_comps.v(4478);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4478
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/157||polarfire_syn_comps.v(4504);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4504
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/159||polarfire_syn_comps.v(4521);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4521
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/161||polarfire_syn_comps.v(4598);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4598
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/163||polarfire_syn_comps.v(5362);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5362
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/165||polarfire_syn_comps.v(6172);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6172
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/167||polarfire_syn_comps.v(6281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/169||polarfire_syn_comps.v(6319);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6319
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/171||polarfire_syn_comps.v(6392);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6392
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/173||polarfire_syn_comps.v(7281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/175||polarfire_syn_comps.v(8338);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8338
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/177||polarfire_syn_comps.v(9297);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9297
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/179||polarfire_syn_comps.v(10033);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10033
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/181||polarfire_syn_comps.v(10748);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10748
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/183||polarfire_syn_comps.v(10782);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10782
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/185||polarfire_syn_comps.v(10818);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10818
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/187||polarfire_syn_comps.v(10865);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10865
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/189||polarfire_syn_comps.v(10899);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10899
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/191||polarfire_syn_comps.v(11765);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11765
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/193||polarfire_syn_comps.v(12808);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12808
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/195||polarfire_syn_comps.v(12820);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/197||polarfire_syn_comps.v(12831);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12831
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/199||polarfire_syn_comps.v(12844);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12844
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_custom_cape.srr(214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/214||MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_SOC_MSS/MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||my_custom_cape.srr(249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/249||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||my_custom_cape.srr(330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/330||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/244
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||my_custom_cape.srr(694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/694||FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v(47);liberoaction://cross_probe/hdl/file/'<project>/component/work/FPGA_CCC_C0/FPGA_CCC_C0_0/FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v'/linenumber/47
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||my_custom_cape.srr(704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/704||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||my_custom_cape.srr(705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/705||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||my_custom_cape.srr(706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/706||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||my_custom_cape.srr(707);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/707||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||my_custom_cape.srr(708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/708||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||my_custom_cape.srr(714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/714||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(48);liberoaction://cross_probe/hdl/file/'<project>/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||my_custom_cape.srr(715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/715||INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(47);liberoaction://cross_probe/hdl/file/'<project>/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||my_custom_cape.srr(725);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/725||OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz_0/OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v'/linenumber/17
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||my_custom_cape.srr(775);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/775||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORERESET/CORERESET_0/core/corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 31 to 8 of APB_SLAVE_SLAVE_PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||my_custom_cape.srr(778);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/778||CAPE.v(95);liberoaction://cross_probe/hdl/file/'<project>/hdl/CAPE.v'/linenumber/95
Implementation;Synthesis||CL247||@W:Input port bit 5 of GPIO_OE[27:0] is unused||my_custom_cape.srr(779);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/779||CAPE.v(100);liberoaction://cross_probe/hdl/file/'<project>/hdl/CAPE.v'/linenumber/100
Implementation;Synthesis||CL247||@W:Input port bit 5 of GPIO_OUT[27:0] is unused||my_custom_cape.srr(781);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/781||CAPE.v(101);liberoaction://cross_probe/hdl/file/'<project>/hdl/CAPE.v'/linenumber/101
Implementation;Synthesis||CL246||@W:Input port bits 27 to 12 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||my_custom_cape.srr(823);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/823||coreapb3.v(75);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/75
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||my_custom_cape.srr(824);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/824||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||my_custom_cape.srr(825);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/825||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||my_custom_cape.srr(826);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/826||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input penable is unused.||my_custom_cape.srr(829);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/829||miv_ihcia.v(46);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcia.v'/linenumber/46
Implementation;Synthesis||CL159||@N: Input resetn is unused.||my_custom_cape.srr(856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/856||miv_ihcc_mem.v(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_mem.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input resetn is unused.||my_custom_cape.srr(875);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/875||miv_ihcc_mem.v(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_mem.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||my_custom_cape.srr(886);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/886||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||my_custom_cape.srr(887);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/887||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||my_custom_cape.srr(888);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/888||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS0 is unused.||my_custom_cape.srr(889);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/889||coreapb3.v(104);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||my_custom_cape.srr(890);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/890||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||my_custom_cape.srr(891);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/891||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||my_custom_cape.srr(892);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/892||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||my_custom_cape.srr(893);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/893||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||my_custom_cape.srr(894);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/894||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||my_custom_cape.srr(895);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/895||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||my_custom_cape.srr(896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/896||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||my_custom_cape.srr(897);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/897||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||my_custom_cape.srr(898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/898||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||my_custom_cape.srr(899);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/899||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||my_custom_cape.srr(900);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/900||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||my_custom_cape.srr(901);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/901||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS0 is unused.||my_custom_cape.srr(902);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/902||coreapb3.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||my_custom_cape.srr(903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/903||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||my_custom_cape.srr(904);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/904||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||my_custom_cape.srr(905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/905||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||my_custom_cape.srr(906);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/906||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||my_custom_cape.srr(907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/907||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||my_custom_cape.srr(908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/908||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||my_custom_cape.srr(909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/909||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||my_custom_cape.srr(910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/910||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||my_custom_cape.srr(911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/911||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||my_custom_cape.srr(912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/912||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||my_custom_cape.srr(913);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/913||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||my_custom_cape.srr(914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/914||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS0 is unused.||my_custom_cape.srr(915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/915||coreapb3.v(138);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||my_custom_cape.srr(916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/916||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||my_custom_cape.srr(917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/917||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||my_custom_cape.srr(918);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/918||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||my_custom_cape.srr(919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/919||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||my_custom_cape.srr(920);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/920||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||my_custom_cape.srr(921);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/921||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||my_custom_cape.srr(922);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/922||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||my_custom_cape.srr(923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/923||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||my_custom_cape.srr(924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/924||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||my_custom_cape.srr(925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/925||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||my_custom_cape.srr(926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/926||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||my_custom_cape.srr(927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/927||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/153
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||my_custom_cape.srr(1057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1057||null;null
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.u_miv_ihcc_ctrl.data_out_b[5:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1074);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1074||miv_ihcc_irqs.v(97);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_irqs.v'/linenumber/97
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.u_miv_ihcc_ctrl.data_out_a[5:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1075);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1075||miv_ihcc_irqs.v(97);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_irqs.v'/linenumber/97
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1076);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1076||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1077);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1077||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1078);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1078||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1079);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1079||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1080);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1080||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1081);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1081||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1082);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1082||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1083);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1083||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1084);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1084||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1085);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1085||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1086);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1086||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1087);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1087||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1088||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1089);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1089||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1090);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1090||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1091);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1091||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1092);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1092||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1093);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1093||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1094||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1095||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1096);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1096||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1097||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1098);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1098||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1099);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1099||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1100||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1101||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1102||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1103||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1104||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1105||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1106||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1107||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1108||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1109||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1110||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1111||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1112||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1113||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1114||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1115||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1116||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1117||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1118||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1119||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1120||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1121||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1122||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1123||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1124||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1125||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1126||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1127||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1128||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1129||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1130||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1131||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1132||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1133||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1134||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1135||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1136||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1137||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1138||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1139||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1140||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1141||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1142||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1143||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1144||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1145||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1146||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1147||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1148||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1149||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1150||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1151||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1152||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1153||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1154||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1155||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1156||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1157||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1158||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1159||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1160||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1161||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1162||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1163||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1164||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1165||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1166||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1167||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1168||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1169||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1170||miv_ihcc_ctrl.v(322);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/322
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1171||miv_ihcc_ctrl.v(206);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/206
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1172||miv_ihcc_ctrl.v(262);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/262
Implementation;Synthesis||FX1171||@N: Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_custom_cape.srr(1173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1173||miv_ihcc_ctrl.v(146);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/146
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance CLOCKS_AND_RESETS_inst_0.FIC_3_RESET_0.CORERESET_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||my_custom_cape.srr(1176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1176||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORERESET/CORERESET_0/core/corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN115||@N: Removing instance FIC_1_RESET (in view: work.CLOCKS_AND_RESETS(verilog)) because it does not drive other instances.||my_custom_cape.srr(1186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1186||CLOCKS_AND_RESETS.v(139);liberoaction://cross_probe/hdl/file/'<project>/component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.v'/linenumber/139
Implementation;Synthesis||BN115||@N: Removing instance FIC_2_RESET_0 (in view: work.CLOCKS_AND_RESETS(verilog)) because it does not drive other instances.||my_custom_cape.srr(1187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1187||CLOCKS_AND_RESETS.v(156);liberoaction://cross_probe/hdl/file/'<project>/component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.v'/linenumber/156
Implementation;Synthesis||BN132||@W:Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1188||miv_ihcc_ctrl.v(251);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/251
Implementation;Synthesis||BN132||@W:Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1189||miv_ihcc_ctrl.v(251);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/251
Implementation;Synthesis||BN132||@W:Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1190||miv_ihcc_ctrl.v(251);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/251
Implementation;Synthesis||BN132||@W:Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1191||miv_ihcc_ctrl.v(251);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/251
Implementation;Synthesis||BN132||@W:Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_3_TO_U54_4.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_3_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1192||miv_ihcc_ctrl.v(251);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/251
Implementation;Synthesis||BN132||@W:Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1193||miv_ihcc_ctrl.v(251);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/251
Implementation;Synthesis||BN132||@W:Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1194||miv_ihcc_ctrl.v(251);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/251
Implementation;Synthesis||BN132||@W:Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1195||miv_ihcc_ctrl.v(251);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/251
Implementation;Synthesis||BN132||@W:Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1196||miv_ihcc_ctrl.v(251);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/251
Implementation;Synthesis||BN132||@W:Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1197||miv_ihcc_ctrl.v(251);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/251
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=84 on top level netlist my_custom_cape ||my_custom_cape.srr(1207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1207||null;null
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||my_custom_cape.srr(1247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1247||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.IHC_SUBSYSTEM(verilog) ||my_custom_cape.srr(1309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1309||IHC_SUBSYSTEM.v(9);liberoaction://cross_probe/hdl/file/'<project>/component/work/IHC_SUBSYSTEM/IHC_SUBSYSTEM.v'/linenumber/9
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.my_custom_cape(verilog) because ||my_custom_cape.srr(1318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1318||my_custom_cape.v(9);liberoaction://cross_probe/hdl/file/'<project>/component/work/my_custom_cape/my_custom_cape.v'/linenumber/9
Implementation;Synthesis||MO231||@N: Found counter in view:work.CAPE(verilog) instance blinky_0.counter[22:0] ||my_custom_cape.srr(1331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1331||my_logic.v(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/my_logic.v'/linenumber/13
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.IHC_SUBSYSTEM(verilog) because ||my_custom_cape.srr(1380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1380||IHC_SUBSYSTEM.v(9);liberoaction://cross_probe/hdl/file/'<project>/component/work/IHC_SUBSYSTEM/IHC_SUBSYSTEM.v'/linenumber/9
Implementation;Synthesis||BN132||@W:Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_3_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1386||miv_ihcc_ctrl.v(135);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/135
Implementation;Synthesis||BN132||@W:Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1387||miv_ihcc_ctrl.v(135);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/135
Implementation;Synthesis||BN132||@W:Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1388||miv_ihcc_ctrl.v(135);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/135
Implementation;Synthesis||BN132||@W:Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1389||miv_ihcc_ctrl.v(135);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/135
Implementation;Synthesis||BN132||@W:Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1390||miv_ihcc_ctrl.v(135);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/135
Implementation;Synthesis||BZ173||@N: ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_0(verilog)) mapped in logic.||my_custom_cape.srr(1395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1395||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/267
Implementation;Synthesis||BZ173||@N: ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_0(verilog)) mapped in logic.||my_custom_cape.srr(1396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1396||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/267
Implementation;Synthesis||MO106||@N: Found ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_0(verilog)) with 16 words by 16 bits.||my_custom_cape.srr(1397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1397||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/267
Implementation;Synthesis||BZ173||@N: ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_1(verilog)) mapped in logic.||my_custom_cape.srr(1398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1398||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/267
Implementation;Synthesis||BZ173||@N: ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_1(verilog)) mapped in logic.||my_custom_cape.srr(1399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1399||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/267
Implementation;Synthesis||MO106||@N: Found ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_1(verilog)) with 16 words by 16 bits.||my_custom_cape.srr(1400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1400||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v'/linenumber/267
Implementation;Synthesis||BN132||@W:Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1407||miv_ihcc_ctrl.v(135);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/135
Implementation;Synthesis||BN132||@W:Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1408||miv_ihcc_ctrl.v(135);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/135
Implementation;Synthesis||BN132||@W:Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1409||miv_ihcc_ctrl.v(135);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/135
Implementation;Synthesis||BN132||@W:Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_SEL[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1410||miv_ihcc_ctrl.v(135);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/135
Implementation;Synthesis||BN132||@W:Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1411||miv_ihcc_ctrl.v(135);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/135
Implementation;Synthesis||BN132||@W:Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1412||miv_ihcc_ctrl.v(135);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/135
Implementation;Synthesis||BN132||@W:Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1413||miv_ihcc_ctrl.v(135);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/135
Implementation;Synthesis||BN132||@W:Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_SEL[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_custom_cape.srr(1414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1414||miv_ihcc_ctrl.v(135);liberoaction://cross_probe/hdl/file/'<project>/hdl/miv_ihcc_ctrl.v'/linenumber/135
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||my_custom_cape.srr(1495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1495||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>/designer/my_custom_cape/synthesis.fdc'/linenumber/14
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||my_custom_cape.srr(1496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1496||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>/designer/my_custom_cape/synthesis.fdc'/linenumber/15
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||my_custom_cape.srr(1497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1497||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>/designer/my_custom_cape/synthesis.fdc'/linenumber/16
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||my_custom_cape.srr(1498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1498||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>/designer/my_custom_cape/synthesis.fdc'/linenumber/17
Implementation;Synthesis||MT615||@N: Found clock osc_rc160mhz with period 6.25ns ||my_custom_cape.srr(1510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1510||null;null
Implementation;Synthesis||MT615||@N: Found clock CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 with period 8.00ns ||my_custom_cape.srr(1511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1511||null;null
Implementation;Synthesis||MT615||@N: Found clock CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 with period 8.00ns ||my_custom_cape.srr(1512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1512||null;null
Implementation;Synthesis||MT615||@N: Found clock CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2 with period 8.00ns ||my_custom_cape.srr(1513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1513||null;null
Implementation;Synthesis||MT615||@N: Found clock CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 with period 20.00ns ||my_custom_cape.srr(1514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1514||null;null
Implementation;Synthesis||MT615||@N: Found clock CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0 with period 203.46ns ||my_custom_cape.srr(1515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_custom_cape.srr'/linenumber/1515||null;null
Implementation;Place and Route;RootName:my_custom_cape
Implementation;Place and Route||(null)||Please refer to the log file for details about 14 Info(s)||my_custom_cape_layout_log.log;liberoaction://open_report/file/my_custom_cape_layout_log.log||(null);(null)
