/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Mar 10 16:47:36 2008
 *                 MD5 Checksum         cf66689754e95804a8fa320d4ee9eb18
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_clk.h $
 * 
 * Hydra_Software_Devel/2   3/10/08 8:23p pntruong
 * PR38572:  Synced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_CLK_H__
#define BCHP_CLK_H__

/***************************************************************************
 *CLK - CLOCK_GEN Registers
 ***************************************************************************/
#define BCHP_CLK_REVISION                        0x00040000 /* clock_gen Revision register */
#define BCHP_CLK_PM_CTRL                         0x00040004 /* Software power management control to turn off 108 MHz clocks */
#define BCHP_CLK_PM_CTRL_1                       0x00040008 /* Software power management control to turn off 200, 81, 54, 32.4, 27, 25, 20.25 and 40.5 MHz clocks */
#define BCHP_CLK_PM_CTRL_2                       0x0004000c /* Software power management control to turn off audio DSP, MIPS, SATA_PCI clocks */
#define BCHP_CLK_MISC                            0x00040010 /* clock_gen block output clock selection */
#define BCHP_CLK_THIRD_OT_CONTROL_1              0x00040014 /* Low 3rd Overtone Oscillator Control registers */
#define BCHP_CLK_PLL_LOCK_STATUS                 0x00040024 /* current lock status of main PLL */
#define BCHP_CLK_MAIN_SYSTEM_1_PLL_DIV1          0x00040034 /* SYSTEM PLL 1 Mdiv registers */
#define BCHP_CLK_SCRATCH                         0x00040070 /* clock_gen  Scratch register */

/***************************************************************************
 *REVISION - clock_gen Revision register
 ***************************************************************************/
/* CLK :: REVISION :: reserved0 [31:16] */
#define BCHP_CLK_REVISION_reserved0_MASK                           0xffff0000
#define BCHP_CLK_REVISION_reserved0_SHIFT                          16

/* CLK :: REVISION :: MAJOR [15:08] */
#define BCHP_CLK_REVISION_MAJOR_MASK                               0x0000ff00
#define BCHP_CLK_REVISION_MAJOR_SHIFT                              8

/* CLK :: REVISION :: MINOR [07:00] */
#define BCHP_CLK_REVISION_MINOR_MASK                               0x000000ff
#define BCHP_CLK_REVISION_MINOR_SHIFT                              0

/***************************************************************************
 *PM_CTRL - Software power management control to turn off 108 MHz clocks
 ***************************************************************************/
/* CLK :: PM_CTRL :: reserved0 [31:28] */
#define BCHP_CLK_PM_CTRL_reserved0_MASK                            0xf0000000
#define BCHP_CLK_PM_CTRL_reserved0_SHIFT                           28

/* CLK :: PM_CTRL :: DIS_MEMC_16_1_108M_CLK [27:27] */
#define BCHP_CLK_PM_CTRL_DIS_MEMC_16_1_108M_CLK_MASK               0x08000000
#define BCHP_CLK_PM_CTRL_DIS_MEMC_16_1_108M_CLK_SHIFT              27

/* CLK :: PM_CTRL :: DIS_MEMC_16_0_108M_CLK [26:26] */
#define BCHP_CLK_PM_CTRL_DIS_MEMC_16_0_108M_CLK_MASK               0x04000000
#define BCHP_CLK_PM_CTRL_DIS_MEMC_16_0_108M_CLK_SHIFT              26

/* CLK :: PM_CTRL :: DIS_BVNM_108M_CLK [25:25] */
#define BCHP_CLK_PM_CTRL_DIS_BVNM_108M_CLK_MASK                    0x02000000
#define BCHP_CLK_PM_CTRL_DIS_BVNM_108M_CLK_SHIFT                   25

/* CLK :: PM_CTRL :: DIS_ENET_108M_CLK [24:24] */
#define BCHP_CLK_PM_CTRL_DIS_ENET_108M_CLK_MASK                    0x01000000
#define BCHP_CLK_PM_CTRL_DIS_ENET_108M_CLK_SHIFT                   24

/* CLK :: PM_CTRL :: DIS_RPTD_108M_CLK [23:23] */
#define BCHP_CLK_PM_CTRL_DIS_RPTD_108M_CLK_MASK                    0x00800000
#define BCHP_CLK_PM_CTRL_DIS_RPTD_108M_CLK_SHIFT                   23

/* CLK :: PM_CTRL :: DIS_VEC_DAC_108M_CLK [22:22] */
#define BCHP_CLK_PM_CTRL_DIS_VEC_DAC_108M_CLK_MASK                 0x00400000
#define BCHP_CLK_PM_CTRL_DIS_VEC_DAC_108M_CLK_SHIFT                22

/* CLK :: PM_CTRL :: reserved1 [21:21] */
#define BCHP_CLK_PM_CTRL_reserved1_MASK                            0x00200000
#define BCHP_CLK_PM_CTRL_reserved1_SHIFT                           21

/* CLK :: PM_CTRL :: DIS_TDAC_108M_CLK [20:20] */
#define BCHP_CLK_PM_CTRL_DIS_TDAC_108M_CLK_MASK                    0x00100000
#define BCHP_CLK_PM_CTRL_DIS_TDAC_108M_CLK_SHIFT                   20

/* CLK :: PM_CTRL :: DIS_QDAC_108M_CLK [19:19] */
#define BCHP_CLK_PM_CTRL_DIS_QDAC_108M_CLK_MASK                    0x00080000
#define BCHP_CLK_PM_CTRL_DIS_QDAC_108M_CLK_SHIFT                   19

/* CLK :: PM_CTRL :: DIS_AVD1_108M_CLK [18:18] */
#define BCHP_CLK_PM_CTRL_DIS_AVD1_108M_CLK_MASK                    0x00040000
#define BCHP_CLK_PM_CTRL_DIS_AVD1_108M_CLK_SHIFT                   18

/* CLK :: PM_CTRL :: DIS_AVD0_108M_CLK [17:17] */
#define BCHP_CLK_PM_CTRL_DIS_AVD0_108M_CLK_MASK                    0x00020000
#define BCHP_CLK_PM_CTRL_DIS_AVD0_108M_CLK_SHIFT                   17

/* CLK :: PM_CTRL :: DIS_SATA_108M_CLK [16:16] */
#define BCHP_CLK_PM_CTRL_DIS_SATA_108M_CLK_MASK                    0x00010000
#define BCHP_CLK_PM_CTRL_DIS_SATA_108M_CLK_SHIFT                   16

/* CLK :: PM_CTRL :: DIS_USB_108M_CLK [15:15] */
#define BCHP_CLK_PM_CTRL_DIS_USB_108M_CLK_MASK                     0x00008000
#define BCHP_CLK_PM_CTRL_DIS_USB_108M_CLK_SHIFT                    15

/* CLK :: PM_CTRL :: DIS_HIF_108M_CLK [14:14] */
#define BCHP_CLK_PM_CTRL_DIS_HIF_108M_CLK_MASK                     0x00004000
#define BCHP_CLK_PM_CTRL_DIS_HIF_108M_CLK_SHIFT                    14

/* CLK :: PM_CTRL :: reserved2 [13:13] */
#define BCHP_CLK_PM_CTRL_reserved2_MASK                            0x00002000
#define BCHP_CLK_PM_CTRL_reserved2_SHIFT                           13

/* CLK :: PM_CTRL :: DIS_GFX_108M_CLK [12:12] */
#define BCHP_CLK_PM_CTRL_DIS_GFX_108M_CLK_MASK                     0x00001000
#define BCHP_CLK_PM_CTRL_DIS_GFX_108M_CLK_SHIFT                    12

/* CLK :: PM_CTRL :: reserved3 [11:10] */
#define BCHP_CLK_PM_CTRL_reserved3_MASK                            0x00000c00
#define BCHP_CLK_PM_CTRL_reserved3_SHIFT                           10

/* CLK :: PM_CTRL :: DIS_XPT_108M_CLK [09:09] */
#define BCHP_CLK_PM_CTRL_DIS_XPT_108M_CLK_MASK                     0x00000200
#define BCHP_CLK_PM_CTRL_DIS_XPT_108M_CLK_SHIFT                    9

/* CLK :: PM_CTRL :: reserved4 [08:08] */
#define BCHP_CLK_PM_CTRL_reserved4_MASK                            0x00000100
#define BCHP_CLK_PM_CTRL_reserved4_SHIFT                           8

/* CLK :: PM_CTRL :: DIS_SUN_UART_108M_CLK [07:07] */
#define BCHP_CLK_PM_CTRL_DIS_SUN_UART_108M_CLK_MASK                0x00000080
#define BCHP_CLK_PM_CTRL_DIS_SUN_UART_108M_CLK_SHIFT               7

/* CLK :: PM_CTRL :: DIS_AIO_108M_CLK [06:06] */
#define BCHP_CLK_PM_CTRL_DIS_AIO_108M_CLK_MASK                     0x00000040
#define BCHP_CLK_PM_CTRL_DIS_AIO_108M_CLK_SHIFT                    6

/* CLK :: PM_CTRL :: DIS_VEC_108M_CLK [05:05] */
#define BCHP_CLK_PM_CTRL_DIS_VEC_108M_CLK_MASK                     0x00000020
#define BCHP_CLK_PM_CTRL_DIS_VEC_108M_CLK_SHIFT                    5

/* CLK :: PM_CTRL :: DIS_BVNB_108M_CLK [04:04] */
#define BCHP_CLK_PM_CTRL_DIS_BVNB_108M_CLK_MASK                    0x00000010
#define BCHP_CLK_PM_CTRL_DIS_BVNB_108M_CLK_SHIFT                   4

/* CLK :: PM_CTRL :: DIS_BVNF_108M_CLK [03:03] */
#define BCHP_CLK_PM_CTRL_DIS_BVNF_108M_CLK_MASK                    0x00000008
#define BCHP_CLK_PM_CTRL_DIS_BVNF_108M_CLK_SHIFT                   3

/* CLK :: PM_CTRL :: DIS_RFM_108M_CLK [02:02] */
#define BCHP_CLK_PM_CTRL_DIS_RFM_108M_CLK_MASK                     0x00000004
#define BCHP_CLK_PM_CTRL_DIS_RFM_108M_CLK_SHIFT                    2

/* CLK :: PM_CTRL :: DIS_BVNF_PIR_108M_CLK [01:01] */
#define BCHP_CLK_PM_CTRL_DIS_BVNF_PIR_108M_CLK_MASK                0x00000002
#define BCHP_CLK_PM_CTRL_DIS_BVNF_PIR_108M_CLK_SHIFT               1

/* CLK :: PM_CTRL :: DIS_HDMI_108M_CLK [00:00] */
#define BCHP_CLK_PM_CTRL_DIS_HDMI_108M_CLK_MASK                    0x00000001
#define BCHP_CLK_PM_CTRL_DIS_HDMI_108M_CLK_SHIFT                   0

/***************************************************************************
 *PM_CTRL_1 - Software power management control to turn off 200, 81, 54, 32.4, 27, 25, 20.25 and 40.5 MHz clocks
 ***************************************************************************/
/* CLK :: PM_CTRL_1 :: reserved0 [31:30] */
#define BCHP_CLK_PM_CTRL_1_reserved0_MASK                          0xc0000000
#define BCHP_CLK_PM_CTRL_1_reserved0_SHIFT                         30

/* CLK :: PM_CTRL_1 :: DIS_XPT_40P5M_CLK [29:29] */
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_40P5M_CLK_MASK                  0x20000000
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_40P5M_CLK_SHIFT                 29

/* CLK :: PM_CTRL_1 :: DIS_XPT_20P25M_CLK [28:28] */
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_20P25M_CLK_MASK                 0x10000000
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_20P25M_CLK_SHIFT                28

/* CLK :: PM_CTRL_1 :: reserved1 [27:27] */
#define BCHP_CLK_PM_CTRL_1_reserved1_MASK                          0x08000000
#define BCHP_CLK_PM_CTRL_1_reserved1_SHIFT                         27

/* CLK :: PM_CTRL_1 :: DIS_XPT_81M_CLK [26:26] */
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_81M_CLK_MASK                    0x04000000
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_81M_CLK_SHIFT                   26

/* CLK :: PM_CTRL_1 :: reserved2 [25:25] */
#define BCHP_CLK_PM_CTRL_1_reserved2_MASK                          0x02000000
#define BCHP_CLK_PM_CTRL_1_reserved2_SHIFT                         25

/* CLK :: PM_CTRL_1 :: DIS_MEMC_16_1_200_CLK [24:24] */
#define BCHP_CLK_PM_CTRL_1_DIS_MEMC_16_1_200_CLK_MASK              0x01000000
#define BCHP_CLK_PM_CTRL_1_DIS_MEMC_16_1_200_CLK_SHIFT             24

/* CLK :: PM_CTRL_1 :: DIS_MEMC_16_0_200_CLK [23:23] */
#define BCHP_CLK_PM_CTRL_1_DIS_MEMC_16_0_200_CLK_MASK              0x00800000
#define BCHP_CLK_PM_CTRL_1_DIS_MEMC_16_0_200_CLK_SHIFT             23

/* CLK :: PM_CTRL_1 :: DIS_AVD1_200_CLK [22:22] */
#define BCHP_CLK_PM_CTRL_1_DIS_AVD1_200_CLK_MASK                   0x00400000
#define BCHP_CLK_PM_CTRL_1_DIS_AVD1_200_CLK_SHIFT                  22

/* CLK :: PM_CTRL_1 :: DIS_AVD0_200_CLK [21:21] */
#define BCHP_CLK_PM_CTRL_1_DIS_AVD0_200_CLK_MASK                   0x00200000
#define BCHP_CLK_PM_CTRL_1_DIS_AVD0_200_CLK_SHIFT                  21

/* CLK :: PM_CTRL_1 :: reserved3 [20:19] */
#define BCHP_CLK_PM_CTRL_1_reserved3_MASK                          0x00180000
#define BCHP_CLK_PM_CTRL_1_reserved3_SHIFT                         19

/* CLK :: PM_CTRL_1 :: DIS_ENET_25M_CLK [18:18] */
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_25M_CLK_MASK                   0x00040000
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_25M_CLK_SHIFT                  18

/* CLK :: PM_CTRL_1 :: DIS_XPT_54M_CLK [17:17] */
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_54M_CLK_MASK                    0x00020000
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_54M_CLK_SHIFT                   17

/* CLK :: PM_CTRL_1 :: DIS_HIF_54M_CLK [16:16] */
#define BCHP_CLK_PM_CTRL_1_DIS_HIF_54M_CLK_MASK                    0x00010000
#define BCHP_CLK_PM_CTRL_1_DIS_HIF_54M_CLK_SHIFT                   16

/* CLK :: PM_CTRL_1 :: reserved4 [15:05] */
#define BCHP_CLK_PM_CTRL_1_reserved4_MASK                          0x0000ffe0
#define BCHP_CLK_PM_CTRL_1_reserved4_SHIFT                         5

/* CLK :: PM_CTRL_1 :: DIS_SUN_DAA_32P4M_CLK [04:04] */
#define BCHP_CLK_PM_CTRL_1_DIS_SUN_DAA_32P4M_CLK_MASK              0x00000010
#define BCHP_CLK_PM_CTRL_1_DIS_SUN_DAA_32P4M_CLK_SHIFT             4

/* CLK :: PM_CTRL_1 :: DIS_SUN_SM_27M_CLK [03:03] */
#define BCHP_CLK_PM_CTRL_1_DIS_SUN_SM_27M_CLK_MASK                 0x00000008
#define BCHP_CLK_PM_CTRL_1_DIS_SUN_SM_27M_CLK_SHIFT                3

/* CLK :: PM_CTRL_1 :: DIS_XPT_27M_CLK [02:02] */
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_27M_CLK_MASK                    0x00000004
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_27M_CLK_SHIFT                   2

/* CLK :: PM_CTRL_1 :: DIS_SUN_27M_CLK [01:01] */
#define BCHP_CLK_PM_CTRL_1_DIS_SUN_27M_CLK_MASK                    0x00000002
#define BCHP_CLK_PM_CTRL_1_DIS_SUN_27M_CLK_SHIFT                   1

/* CLK :: PM_CTRL_1 :: reserved5 [00:00] */
#define BCHP_CLK_PM_CTRL_1_reserved5_MASK                          0x00000001
#define BCHP_CLK_PM_CTRL_1_reserved5_SHIFT                         0

/***************************************************************************
 *PM_CTRL_2 - Software power management control to turn off audio DSP, MIPS, SATA_PCI clocks
 ***************************************************************************/
/* CLK :: PM_CTRL_2 :: reserved0 [31:05] */
#define BCHP_CLK_PM_CTRL_2_reserved0_MASK                          0xffffffe0
#define BCHP_CLK_PM_CTRL_2_reserved0_SHIFT                         5

/* CLK :: PM_CTRL_2 :: DIS_SATA_PCI_CLK [04:04] */
#define BCHP_CLK_PM_CTRL_2_DIS_SATA_PCI_CLK_MASK                   0x00000010
#define BCHP_CLK_PM_CTRL_2_DIS_SATA_PCI_CLK_SHIFT                  4

/* CLK :: PM_CTRL_2 :: DIS_AUD_DSP_PROG_CLK [03:03] */
#define BCHP_CLK_PM_CTRL_2_DIS_AUD_DSP_PROG_CLK_MASK               0x00000008
#define BCHP_CLK_PM_CTRL_2_DIS_AUD_DSP_PROG_CLK_SHIFT              3

/* CLK :: PM_CTRL_2 :: DIS_PCI_OUT_CLK [02:02] */
#define BCHP_CLK_PM_CTRL_2_DIS_PCI_OUT_CLK_MASK                    0x00000004
#define BCHP_CLK_PM_CTRL_2_DIS_PCI_OUT_CLK_SHIFT                   2

/* CLK :: PM_CTRL_2 :: DIS_CPU_297_CLK [01:01] */
#define BCHP_CLK_PM_CTRL_2_DIS_CPU_297_CLK_MASK                    0x00000002
#define BCHP_CLK_PM_CTRL_2_DIS_CPU_297_CLK_SHIFT                   1

/* CLK :: PM_CTRL_2 :: DIS_HIF_297_CLK [00:00] */
#define BCHP_CLK_PM_CTRL_2_DIS_HIF_297_CLK_MASK                    0x00000001
#define BCHP_CLK_PM_CTRL_2_DIS_HIF_297_CLK_SHIFT                   0

/***************************************************************************
 *MISC - clock_gen block output clock selection
 ***************************************************************************/
/* CLK :: MISC :: reserved0 [31:12] */
#define BCHP_CLK_MISC_reserved0_MASK                               0xfffff000
#define BCHP_CLK_MISC_reserved0_SHIFT                              12

/* CLK :: MISC :: SMARTCARD_PLL_RESET [11:11] */
#define BCHP_CLK_MISC_SMARTCARD_PLL_RESET_MASK                     0x00000800
#define BCHP_CLK_MISC_SMARTCARD_PLL_RESET_SHIFT                    11

/* CLK :: MISC :: VCXOA_OUTCLK_SRC_SEL [10:10] */
#define BCHP_CLK_MISC_VCXOA_OUTCLK_SRC_SEL_MASK                    0x00000400
#define BCHP_CLK_MISC_VCXOA_OUTCLK_SRC_SEL_SHIFT                   10

/* CLK :: MISC :: FORCE_NO_RAP_PLL_BYPASS [09:09] */
#define BCHP_CLK_MISC_FORCE_NO_RAP_PLL_BYPASS_MASK                 0x00000200
#define BCHP_CLK_MISC_FORCE_NO_RAP_PLL_BYPASS_SHIFT                9

/* CLK :: MISC :: VCXO_TEST_IN_SEL [08:08] */
#define BCHP_CLK_MISC_VCXO_TEST_IN_SEL_MASK                        0x00000100
#define BCHP_CLK_MISC_VCXO_TEST_IN_SEL_SHIFT                       8

/* CLK :: MISC :: INV_VCXO_OUTCLK_SRCA [07:07] */
#define BCHP_CLK_MISC_INV_VCXO_OUTCLK_SRCA_MASK                    0x00000080
#define BCHP_CLK_MISC_INV_VCXO_OUTCLK_SRCA_SHIFT                   7

/* CLK :: MISC :: DIS_ANA_UHFR_CLK [06:06] */
#define BCHP_CLK_MISC_DIS_ANA_UHFR_CLK_MASK                        0x00000040
#define BCHP_CLK_MISC_DIS_ANA_UHFR_CLK_SHIFT                       6

/* CLK :: MISC :: DIS_DIGI_UHFR_CLK [05:05] */
#define BCHP_CLK_MISC_DIS_DIGI_UHFR_CLK_MASK                       0x00000020
#define BCHP_CLK_MISC_DIS_DIGI_UHFR_CLK_SHIFT                      5

/* CLK :: MISC :: reserved1 [04:04] */
#define BCHP_CLK_MISC_reserved1_MASK                               0x00000010
#define BCHP_CLK_MISC_reserved1_SHIFT                              4

/* CLK :: MISC :: UHFR_CLK_SEL [03:03] */
#define BCHP_CLK_MISC_UHFR_CLK_SEL_MASK                            0x00000008
#define BCHP_CLK_MISC_UHFR_CLK_SEL_SHIFT                           3

/* CLK :: MISC :: VCXO_CLK_SRC_SEL [02:02] */
#define BCHP_CLK_MISC_VCXO_CLK_SRC_SEL_MASK                        0x00000004
#define BCHP_CLK_MISC_VCXO_CLK_SRC_SEL_SHIFT                       2

/* CLK :: MISC :: DIS_VEC_VCXO_656_CLK [01:01] */
#define BCHP_CLK_MISC_DIS_VEC_VCXO_656_CLK_MASK                    0x00000002
#define BCHP_CLK_MISC_DIS_VEC_VCXO_656_CLK_SHIFT                   1

/* CLK :: MISC :: reserved2 [00:00] */
#define BCHP_CLK_MISC_reserved2_MASK                               0x00000001
#define BCHP_CLK_MISC_reserved2_SHIFT                              0

/***************************************************************************
 *THIRD_OT_CONTROL_1 - Low 3rd Overtone Oscillator Control registers
 ***************************************************************************/
/* CLK :: THIRD_OT_CONTROL_1 :: reserved0 [31:16] */
#define BCHP_CLK_THIRD_OT_CONTROL_1_reserved0_MASK                 0xffff0000
#define BCHP_CLK_THIRD_OT_CONTROL_1_reserved0_SHIFT                16

/* CLK :: THIRD_OT_CONTROL_1 :: GAIN_AMPLIFIER_CURRENT_CTRL [15:14] */
#define BCHP_CLK_THIRD_OT_CONTROL_1_GAIN_AMPLIFIER_CURRENT_CTRL_MASK 0x0000c000
#define BCHP_CLK_THIRD_OT_CONTROL_1_GAIN_AMPLIFIER_CURRENT_CTRL_SHIFT 14
#define BCHP_CLK_THIRD_OT_CONTROL_1_GAIN_AMPLIFIER_CURRENT_CTRL_ONE_HUNDRED_FIFTY_MICRO_AMP 0
#define BCHP_CLK_THIRD_OT_CONTROL_1_GAIN_AMPLIFIER_CURRENT_CTRL_TWO_HUNDRED_MICRO_AMP 1
#define BCHP_CLK_THIRD_OT_CONTROL_1_GAIN_AMPLIFIER_CURRENT_CTRL_TWO_HUNDRED_FIFTY_MICRO_AMP 2
#define BCHP_CLK_THIRD_OT_CONTROL_1_GAIN_AMPLIFIER_CURRENT_CTRL_THREE_HUNDRED_MICRO_AMP 3

/* CLK :: THIRD_OT_CONTROL_1 :: ICBUF_CURRENT_CTRL [13:12] */
#define BCHP_CLK_THIRD_OT_CONTROL_1_ICBUF_CURRENT_CTRL_MASK        0x00003000
#define BCHP_CLK_THIRD_OT_CONTROL_1_ICBUF_CURRENT_CTRL_SHIFT       12
#define BCHP_CLK_THIRD_OT_CONTROL_1_ICBUF_CURRENT_CTRL_ONE_HUNDRED_FIFTY_MICRO_AMP 1
#define BCHP_CLK_THIRD_OT_CONTROL_1_ICBUF_CURRENT_CTRL_TWO_HUNDRED_MICRO_AMP 0
#define BCHP_CLK_THIRD_OT_CONTROL_1_ICBUF_CURRENT_CTRL_TWO_HUNDRED_FIFTY_MICRO_AMP 3
#define BCHP_CLK_THIRD_OT_CONTROL_1_ICBUF_CURRENT_CTRL_THREE_HUNDRED_MICRO_AMP 2

/* CLK :: THIRD_OT_CONTROL_1 :: IbFD_adj [11:11] */
#define BCHP_CLK_THIRD_OT_CONTROL_1_IbFD_adj_MASK                  0x00000800
#define BCHP_CLK_THIRD_OT_CONTROL_1_IbFD_adj_SHIFT                 11

/* CLK :: THIRD_OT_CONTROL_1 :: LIMITER_ACTIVE [10:10] */
#define BCHP_CLK_THIRD_OT_CONTROL_1_LIMITER_ACTIVE_MASK            0x00000400
#define BCHP_CLK_THIRD_OT_CONTROL_1_LIMITER_ACTIVE_SHIFT           10

/* CLK :: THIRD_OT_CONTROL_1 :: COMMON_MODE_VOLT_CTRL [09:08] */
#define BCHP_CLK_THIRD_OT_CONTROL_1_COMMON_MODE_VOLT_CTRL_MASK     0x00000300
#define BCHP_CLK_THIRD_OT_CONTROL_1_COMMON_MODE_VOLT_CTRL_SHIFT    8
#define BCHP_CLK_THIRD_OT_CONTROL_1_COMMON_MODE_VOLT_CTRL_ONE_POINT_FOUR_FIVE_VOLT 1
#define BCHP_CLK_THIRD_OT_CONTROL_1_COMMON_MODE_VOLT_CTRL_ONE_POINT_FIVE_FOUR_VOLT 0
#define BCHP_CLK_THIRD_OT_CONTROL_1_COMMON_MODE_VOLT_CTRL_ONE_POINT_SIX_TWO_VOLT 2
#define BCHP_CLK_THIRD_OT_CONTROL_1_COMMON_MODE_VOLT_CTRL_ONE_POINT_SIX_SIX_VOLT 3

/* CLK :: THIRD_OT_CONTROL_1 :: FREQ_MONITOR_OUTPUT_EN [07:07] */
#define BCHP_CLK_THIRD_OT_CONTROL_1_FREQ_MONITOR_OUTPUT_EN_MASK    0x00000080
#define BCHP_CLK_THIRD_OT_CONTROL_1_FREQ_MONITOR_OUTPUT_EN_SHIFT   7

/* CLK :: THIRD_OT_CONTROL_1 :: reserved1 [06:00] */
#define BCHP_CLK_THIRD_OT_CONTROL_1_reserved1_MASK                 0x0000007f
#define BCHP_CLK_THIRD_OT_CONTROL_1_reserved1_SHIFT                0

/***************************************************************************
 *PLL_LOCK_STATUS - current lock status of main PLL
 ***************************************************************************/
/* CLK :: PLL_LOCK_STATUS :: reserved0 [31:03] */
#define BCHP_CLK_PLL_LOCK_STATUS_reserved0_MASK                    0xfffffff8
#define BCHP_CLK_PLL_LOCK_STATUS_reserved0_SHIFT                   3

/* CLK :: PLL_LOCK_STATUS :: MIPS_PLL_LOCK [02:02] */
#define BCHP_CLK_PLL_LOCK_STATUS_MIPS_PLL_LOCK_MASK                0x00000004
#define BCHP_CLK_PLL_LOCK_STATUS_MIPS_PLL_LOCK_SHIFT               2

/* CLK :: PLL_LOCK_STATUS :: SYSTEM_PLL_0_LOCK [01:01] */
#define BCHP_CLK_PLL_LOCK_STATUS_SYSTEM_PLL_0_LOCK_MASK            0x00000002
#define BCHP_CLK_PLL_LOCK_STATUS_SYSTEM_PLL_0_LOCK_SHIFT           1

/* CLK :: PLL_LOCK_STATUS :: SYSTEM_PLL_1_LOCK [00:00] */
#define BCHP_CLK_PLL_LOCK_STATUS_SYSTEM_PLL_1_LOCK_MASK            0x00000001
#define BCHP_CLK_PLL_LOCK_STATUS_SYSTEM_PLL_1_LOCK_SHIFT           0

/***************************************************************************
 *MAIN_SYSTEM_1_PLL_DIV1 - SYSTEM PLL 1 Mdiv registers
 ***************************************************************************/
/* CLK :: MAIN_SYSTEM_1_PLL_DIV1 :: reserved0 [31:24] */
#define BCHP_CLK_MAIN_SYSTEM_1_PLL_DIV1_reserved0_MASK             0xff000000
#define BCHP_CLK_MAIN_SYSTEM_1_PLL_DIV1_reserved0_SHIFT            24

/* CLK :: MAIN_SYSTEM_1_PLL_DIV1 :: M6DIV [23:16] */
#define BCHP_CLK_MAIN_SYSTEM_1_PLL_DIV1_M6DIV_MASK                 0x00ff0000
#define BCHP_CLK_MAIN_SYSTEM_1_PLL_DIV1_M6DIV_SHIFT                16

/* CLK :: MAIN_SYSTEM_1_PLL_DIV1 :: M2DIV [15:08] */
#define BCHP_CLK_MAIN_SYSTEM_1_PLL_DIV1_M2DIV_MASK                 0x0000ff00
#define BCHP_CLK_MAIN_SYSTEM_1_PLL_DIV1_M2DIV_SHIFT                8

/* CLK :: MAIN_SYSTEM_1_PLL_DIV1 :: M1DIV [07:00] */
#define BCHP_CLK_MAIN_SYSTEM_1_PLL_DIV1_M1DIV_MASK                 0x000000ff
#define BCHP_CLK_MAIN_SYSTEM_1_PLL_DIV1_M1DIV_SHIFT                0

/***************************************************************************
 *SCRATCH - clock_gen  Scratch register
 ***************************************************************************/
/* CLK :: SCRATCH :: VALUE [31:00] */
#define BCHP_CLK_SCRATCH_VALUE_MASK                                0xffffffff
#define BCHP_CLK_SCRATCH_VALUE_SHIFT                               0

#endif /* #ifndef BCHP_CLK_H__ */

/* End of File */
