
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035201                       # Number of seconds simulated
sim_ticks                                 35200993701                       # Number of ticks simulated
final_tick                               564765373638                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52747                       # Simulator instruction rate (inst/s)
host_op_rate                                    66693                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 842554                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915116                       # Number of bytes of host memory used
host_seconds                                 41778.93                       # Real time elapsed on the host
sim_insts                                  2203725220                       # Number of instructions simulated
sim_ops                                    2786363814                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       443520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       203392                       # Number of bytes read from this memory
system.physmem.bytes_read::total               649984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       647552                       # Number of bytes written to this memory
system.physmem.bytes_written::total            647552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3465                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1589                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5078                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5059                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5059                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36363                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12599644                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5778019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                18464933                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36363                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50908                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              87270                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18395844                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18395844                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18395844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36363                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12599644                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5778019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               36860778                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84414854                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31008405                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25443915                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2010709                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12821813                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12084903                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3160366                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86803                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31954260                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169944911                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31008405                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15245269                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36546786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10769533                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6252616                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15637460                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83481655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.502849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46934869     56.22%     56.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649354      4.37%     60.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198373      3.83%     64.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3426984      4.11%     68.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3032864      3.63%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1565074      1.87%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1020470      1.22%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2694066      3.23%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17959601     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83481655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367334                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.013211                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33634103                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5819912                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34751017                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       555065                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8721549                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5073139                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6486                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201649208                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50980                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8721549                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35289484                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2382515                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       709756                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33615592                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2762751                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194839022                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         6962                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1748816                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       744237                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           31                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270544758                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908424734                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908424734                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102285494                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33322                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17300                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7265239                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19257974                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10017658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239427                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2953063                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183783722                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33305                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147632188                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       279786                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60973922                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186372990                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1261                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83481655                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.768439                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912130                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29361246     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17887195     21.43%     56.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11830784     14.17%     70.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7605098      9.11%     79.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7580463      9.08%     88.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4426298      5.30%     94.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3378279      4.05%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       753221      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       659071      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83481655                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083949     69.76%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        207983     13.38%     83.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261907     16.86%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121464870     82.28%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2009876      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15689598     10.63%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8451822      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147632188                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.748889                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1553878                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010525                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380579691                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244792000                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143488193                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149186066                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260445                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7045845                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          419                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1066                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2275985                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          573                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8721549                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1666629                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       156142                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183817027                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       302127                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19257974                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10017658                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17283                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        111849                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6651                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1066                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1221829                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1134859                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2356688                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145051034                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14761884                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581150                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22966110                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20572073                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8204226                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.718312                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143634102                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143488193                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93613470                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261573813                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.699798                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357885                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61398907                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2034345                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74760106                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.637530                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176625                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29463853     39.41%     39.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20450587     27.35%     66.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8378546     11.21%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4288875      5.74%     83.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3674721      4.92%     88.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1798106      2.41%     91.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1988960      2.66%     93.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007222      1.35%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3709236      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74760106                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3709236                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254871697                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376371394                       # The number of ROB writes
system.switch_cpus0.timesIdled                  36502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 933199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.844149                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.844149                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.184626                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.184626                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       654814466                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196801622                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189047005                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84414854                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31345601                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25555680                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2091976                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13259160                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12255643                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3377817                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92795                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31354275                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172179138                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31345601                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15633460                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38249108                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11120983                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5090601                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15476434                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1012718                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83697207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45448099     54.30%     54.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2529419      3.02%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4735879      5.66%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4710524      5.63%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2926306      3.50%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2323226      2.78%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1457487      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1369043      1.64%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18197224     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83697207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371328                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.039678                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32691609                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5032940                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36743479                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       226209                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9002963                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5301538                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     206573284                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9002963                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35063393                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         983237                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       797097                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34552465                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3298046                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199213259                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1373261                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1008309                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    279710863                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    929398806                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    929398806                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173031093                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106679738                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35437                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17038                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9173005                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18431096                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9415586                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118711                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3281687                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187811588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34076                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149608744                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       293299                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63494190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194241404                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     83697207                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.787500                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897242                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28464972     34.01%     34.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18247514     21.80%     55.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12086815     14.44%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7908048      9.45%     79.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8325522      9.95%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4024082      4.81%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3179097      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       722880      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       738277      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83697207                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         931836     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        178057     13.85%     86.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175631     13.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125144935     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2010509      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17037      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14470417      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7965846      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149608744                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772304                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1285524                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008593                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384493512                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    251340191                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146186530                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150894268                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       468242                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7151089                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          337                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2269736                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9002963                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         500501                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        89514                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    187845667                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       375357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18431096                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9415586                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17038                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70355                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          337                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1308285                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1163015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2471300                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147627428                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13810430                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1981310                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21588288                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20933765                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7777858                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.748832                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146232483                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146186530                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93182044                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        267411978                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.731763                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348459                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100772993                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124081114                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63764965                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34076                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2117293                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74694244                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.661187                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28128924     37.66%     37.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21019096     28.14%     65.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8735064     11.69%     77.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4356938      5.83%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4343845      5.82%     89.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1755674      2.35%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1763215      2.36%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       943868      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3647620      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74694244                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100772993                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124081114                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18425857                       # Number of memory references committed
system.switch_cpus1.commit.loads             11280007                       # Number of loads committed
system.switch_cpus1.commit.membars              17038                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17909752                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111787573                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2559160                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3647620                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           258892703                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          384700881                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30610                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 717647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100772993                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124081114                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100772993                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.837673                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.837673                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.193783                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.193783                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       663164275                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203069535                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189770180                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34076                       # number of misc regfile writes
system.l20.replacements                          3475                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                         1179152                       # Total number of references to valid blocks.
system.l20.sampled_refs                         69011                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.086435                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        43910.515775                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.997520                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1804.234741                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           159.722600                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19651.529365                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.670021                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000153                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.027530                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002437                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.299859                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        91988                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  91988                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           42771                       # number of Writeback hits
system.l20.Writeback_hits::total                42771                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        91988                       # number of demand (read+write) hits
system.l20.demand_hits::total                   91988                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        91988                       # number of overall hits
system.l20.overall_hits::total                  91988                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3465                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3475                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3465                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3475                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3465                       # number of overall misses
system.l20.overall_misses::total                 3475                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       765965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    323334654                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      324100619                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       765965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    323334654                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       324100619                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       765965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    323334654                       # number of overall miss cycles
system.l20.overall_miss_latency::total      324100619                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95453                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95463                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        42771                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            42771                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95453                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95463                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95453                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95463                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.036301                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.036402                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.036301                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.036402                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.036301                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.036402                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 93314.474459                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 93266.365180                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 93314.474459                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 93266.365180                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 93314.474459                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 93266.365180                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3457                       # number of writebacks
system.l20.writebacks::total                     3457                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3465                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3475                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3465                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3475                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3465                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3475                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       691758                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    297431520                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    298123278                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       691758                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    297431520                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    298123278                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       691758                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    297431520                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    298123278                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.036301                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.036402                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.036301                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.036402                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.036301                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.036402                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85838.822511                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 85790.871367                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 85838.822511                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 85790.871367                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 85838.822511                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 85790.871367                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1603                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          487371                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67139                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.259134                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        42325.218900                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.997685                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   815.844895                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  195                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22185.938520                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.645832                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000214                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.012449                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002975                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.338531                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37651                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37651                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11879                       # number of Writeback hits
system.l21.Writeback_hits::total                11879                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37651                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37651                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37651                       # number of overall hits
system.l21.overall_hits::total                  37651                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1589                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1603                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1589                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1603                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1589                       # number of overall misses
system.l21.overall_misses::total                 1603                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1158210                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    155747246                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      156905456                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1158210                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    155747246                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       156905456                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1158210                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    155747246                       # number of overall miss cycles
system.l21.overall_miss_latency::total      156905456                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39240                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39254                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11879                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11879                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39240                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39254                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39240                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39254                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.040494                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.040837                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.040494                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.040837                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.040494                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.040837                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 82729.285714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 98015.887980                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 97882.380536                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 82729.285714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 98015.887980                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 97882.380536                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 82729.285714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 98015.887980                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 97882.380536                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1602                       # number of writebacks
system.l21.writebacks::total                     1602                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1589                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1603                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1589                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1603                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1589                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1603                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1051030                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    143498724                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    144549754                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1051030                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    143498724                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    144549754                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1051030                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    143498724                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    144549754                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.040494                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.040837                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.040494                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.040837                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.040494                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.040837                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 75073.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90307.567023                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 90174.519027                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 75073.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 90307.567023                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 90174.519027                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 75073.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 90307.567023                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 90174.519027                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997518                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015645110                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846627.472727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997518                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15637449                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15637449                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15637449                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15637449                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15637449                       # number of overall hits
system.cpu0.icache.overall_hits::total       15637449                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       927286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       927286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       927286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       927286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15637460                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15637460                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15637460                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15637460                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15637460                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15637460                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95453                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191870228                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95709                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2004.725031                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490627                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509373                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915979                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084021                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11606331                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11606331                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16643                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16643                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19315741                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19315741                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19315741                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19315741                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       351216                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       351216                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       351331                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        351331                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       351331                       # number of overall misses
system.cpu0.dcache.overall_misses::total       351331                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8913838427                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8913838427                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8323163                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8323163                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8922161590                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8922161590                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8922161590                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8922161590                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11957547                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11957547                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19667072                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19667072                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19667072                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19667072                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029372                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029372                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017864                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017864                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017864                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017864                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25379.932654                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25379.932654                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 72375.330435                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72375.330435                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25395.315500                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25395.315500                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25395.315500                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25395.315500                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        42771                       # number of writebacks
system.cpu0.dcache.writebacks::total            42771                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       255763                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       255763                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       255878                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       255878                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       255878                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       255878                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95453                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95453                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95453                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95453                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95453                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95453                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1246166023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1246166023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1246166023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1246166023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1246166023                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1246166023                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007983                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007983                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13055.283993                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13055.283993                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13055.283993                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13055.283993                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13055.283993                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13055.283993                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997681                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018436291                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2199646.416847                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997681                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15476417                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15476417                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15476417                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15476417                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15476417                       # number of overall hits
system.cpu1.icache.overall_hits::total       15476417                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1524990                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1524990                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1524990                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1524990                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1524990                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1524990                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15476434                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15476434                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15476434                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15476434                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15476434                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15476434                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 89705.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 89705.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 89705.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 89705.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 89705.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 89705.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1189880                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1189880                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1189880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1189880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1189880                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1189880                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84991.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84991.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39240                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169783033                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39496                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4298.739948                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.822886                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.177114                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905558                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094442                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10536862                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10536862                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7112331                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7112331                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17038                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17038                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17038                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17038                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17649193                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17649193                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17649193                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17649193                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       101344                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       101344                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       101344                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        101344                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       101344                       # number of overall misses
system.cpu1.dcache.overall_misses::total       101344                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2894754302                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2894754302                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2894754302                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2894754302                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2894754302                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2894754302                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10638206                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10638206                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7112331                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7112331                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17038                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17038                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17750537                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17750537                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17750537                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17750537                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009526                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005709                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005709                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005709                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005709                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28563.647596                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28563.647596                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28563.647596                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28563.647596                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28563.647596                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28563.647596                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11879                       # number of writebacks
system.cpu1.dcache.writebacks::total            11879                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        62104                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        62104                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        62104                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        62104                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        62104                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        62104                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39240                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39240                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39240                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39240                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39240                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39240                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    415160320                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    415160320                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    415160320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    415160320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    415160320                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    415160320                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10580.028542                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10580.028542                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10580.028542                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10580.028542                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10580.028542                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10580.028542                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
