/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [13:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [39:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [13:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire [15:0] celloutsig_0_27z;
  wire [19:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_47z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_59z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [3:0] celloutsig_0_64z;
  wire [3:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_70z;
  wire [6:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [5:0] celloutsig_0_75z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire [18:0] celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire [4:0] celloutsig_0_93z;
  wire [11:0] celloutsig_0_96z;
  wire celloutsig_0_97z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [28:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = !(celloutsig_0_27z[2] ? celloutsig_0_3z : celloutsig_0_10z[6]);
  assign celloutsig_1_6z = !(in_data[176] ? celloutsig_1_0z : celloutsig_1_5z);
  assign celloutsig_0_12z = !(celloutsig_0_0z[0] ? celloutsig_0_3z : celloutsig_0_5z[4]);
  assign celloutsig_0_72z = ~(celloutsig_0_69z[3] | celloutsig_0_54z);
  assign celloutsig_1_12z = ~(celloutsig_1_9z[5] | celloutsig_1_1z);
  assign celloutsig_0_38z = celloutsig_0_14z | ~(celloutsig_0_20z);
  assign celloutsig_0_15z = celloutsig_0_5z[11] | ~(in_data[20]);
  assign celloutsig_0_40z = ~(celloutsig_0_5z[1] ^ celloutsig_0_23z[17]);
  assign celloutsig_0_54z = ~(celloutsig_0_15z ^ celloutsig_0_23z[17]);
  assign celloutsig_0_6z = ~(in_data[33] ^ celloutsig_0_1z);
  assign celloutsig_1_11z = ~(celloutsig_1_8z[23] ^ celloutsig_1_5z);
  assign celloutsig_0_93z = celloutsig_0_8z[8:4] + { celloutsig_0_36z[3:0], celloutsig_0_92z };
  assign celloutsig_1_9z = { celloutsig_1_4z[3:2], celloutsig_1_2z, celloutsig_1_0z } + { celloutsig_1_8z[21:12], celloutsig_1_5z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_2z[4:1];
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 14'h0000;
    else _01_ <= { celloutsig_0_0z[1:0], celloutsig_0_2z };
  assign celloutsig_0_47z = celloutsig_0_17z[7:4] & celloutsig_0_35z[6:3];
  assign celloutsig_0_7z = { celloutsig_0_4z[4:3], celloutsig_0_4z } & { celloutsig_0_2z[9:6], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_5z[11:4], celloutsig_0_1z } & { in_data[75:74], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_18z = celloutsig_1_4z[3:0] & { celloutsig_1_4z[2:0], celloutsig_1_12z };
  assign celloutsig_0_2z = { in_data[29:19], celloutsig_0_1z } & { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_8z[17:0], celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_8z } & { celloutsig_0_8z[13:0], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_25z = { in_data[44:39], celloutsig_0_4z, celloutsig_0_22z } & { in_data[71:69], celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_24z };
  assign celloutsig_0_34z = celloutsig_0_28z[6:3] >= { celloutsig_0_5z[5:3], celloutsig_0_33z };
  assign celloutsig_0_46z = { celloutsig_0_31z, celloutsig_0_38z } >= celloutsig_0_26z;
  assign celloutsig_1_0z = in_data[125:121] >= in_data[115:111];
  assign celloutsig_0_1z = in_data[56:52] >= in_data[24:20];
  assign celloutsig_0_3z = celloutsig_0_2z[10:0] && { in_data[18:12], celloutsig_0_0z };
  assign celloutsig_0_92z = { celloutsig_0_64z[2:1], celloutsig_0_19z, celloutsig_0_71z } && { celloutsig_0_70z, celloutsig_0_54z };
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z } && celloutsig_1_9z[6:0];
  assign celloutsig_0_19z = { celloutsig_0_7z[0], celloutsig_0_14z, celloutsig_0_14z } && { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_22z = { celloutsig_0_8z[16:4], celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_6z } && in_data[39:15];
  assign celloutsig_0_30z = { celloutsig_0_4z[4:2], celloutsig_0_24z } && { celloutsig_0_25z[6:4], celloutsig_0_24z };
  assign celloutsig_0_42z = ! { celloutsig_0_23z[33], celloutsig_0_36z };
  assign celloutsig_0_32z = ! celloutsig_0_28z[6:3];
  assign celloutsig_1_5z = in_data[181:179] || celloutsig_1_4z[3:1];
  assign celloutsig_0_36z = { celloutsig_0_5z[4:1], celloutsig_0_34z } % { 1'h1, in_data[35:32] };
  assign celloutsig_1_4z = { celloutsig_1_2z[5:1], celloutsig_1_0z } % { 1'h1, in_data[122:118] };
  assign celloutsig_0_26z = { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_14z } * { in_data[30:27], celloutsig_0_13z };
  assign celloutsig_0_29z = _01_[8:5] * celloutsig_0_17z[7:4];
  assign celloutsig_0_39z = - { celloutsig_0_29z[3:2], celloutsig_0_21z, celloutsig_0_36z };
  assign celloutsig_1_2z = - { in_data[119:113], celloutsig_1_0z };
  assign celloutsig_0_31z = - { celloutsig_0_0z[1:0], celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_59z = | { celloutsig_0_23z[23:16], celloutsig_0_46z };
  assign celloutsig_0_97z = | { _00_[1:0], celloutsig_0_44z, celloutsig_0_72z, celloutsig_0_40z, celloutsig_0_75z };
  assign celloutsig_1_7z = | celloutsig_1_4z;
  assign celloutsig_0_13z = | { celloutsig_0_7z[8:4], celloutsig_0_11z };
  assign celloutsig_0_21z = | { celloutsig_0_2z[3:0], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_14z };
  assign celloutsig_0_41z = ~^ celloutsig_0_27z[14:9];
  assign celloutsig_0_63z = ~^ celloutsig_0_28z[10:0];
  assign celloutsig_1_1z = ~^ { in_data[109:107], celloutsig_1_0z };
  assign celloutsig_1_15z = ~^ celloutsig_1_8z[18:2];
  assign celloutsig_0_14z = ~^ celloutsig_0_8z[14:4];
  assign celloutsig_0_16z = ~^ { celloutsig_0_8z[16:4], celloutsig_0_14z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_7z[5:0], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_17z[5:3], celloutsig_0_19z };
  assign celloutsig_0_33z = ^ { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_24z };
  assign celloutsig_0_69z = { celloutsig_0_8z[16], celloutsig_0_30z, celloutsig_0_3z, celloutsig_0_59z } >> { in_data[9:8], celloutsig_0_44z, celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_5z[8:4], celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_20z } >> celloutsig_0_8z[16:9];
  assign celloutsig_0_64z = celloutsig_0_39z[3:0] >> celloutsig_0_17z[8:5];
  assign celloutsig_0_75z = { celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_41z, celloutsig_0_21z, celloutsig_0_42z, celloutsig_0_13z } >> { in_data[11], celloutsig_0_47z, celloutsig_0_42z };
  assign celloutsig_0_17z = in_data[58:50] >> { celloutsig_0_2z[10:3], celloutsig_0_13z };
  assign celloutsig_0_27z = { celloutsig_0_26z[2], celloutsig_0_25z, celloutsig_0_11z } >> { _01_, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_5z = { celloutsig_0_2z[6:1], celloutsig_0_3z, celloutsig_0_4z } >>> { in_data[48:47], celloutsig_0_2z };
  assign celloutsig_0_96z = { celloutsig_0_28z[17:7], celloutsig_0_40z } >>> { celloutsig_0_39z[5:2], celloutsig_0_86z, celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_93z };
  assign celloutsig_0_0z = in_data[16:13] - in_data[55:52];
  assign celloutsig_0_8z = { celloutsig_0_5z[12:1], celloutsig_0_4z } - { celloutsig_0_4z[5:0], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_70z = { celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_12z } ~^ celloutsig_0_25z[10:2];
  assign celloutsig_1_19z = { celloutsig_1_4z[5:2], celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_14z } ~^ in_data[133:124];
  assign celloutsig_0_28z = { in_data[20:15], celloutsig_0_25z } ~^ { celloutsig_0_2z[6:2], celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_7z };
  assign celloutsig_0_4z = { celloutsig_0_2z[9:4], celloutsig_0_1z } ^ celloutsig_0_2z[7:1];
  assign celloutsig_0_71z = _01_[8:2] ^ { celloutsig_0_17z[5:3], celloutsig_0_47z };
  assign celloutsig_1_8z = { in_data[177:157], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z } ^ { in_data[174:150], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_86z = ~((celloutsig_0_19z & celloutsig_0_31z[3]) | (celloutsig_0_63z & celloutsig_0_70z[4]));
  assign celloutsig_1_3z = ~((in_data[148] & celloutsig_1_1z) | (celloutsig_1_1z & in_data[159]));
  assign celloutsig_0_11z = ~((celloutsig_0_3z & celloutsig_0_8z[10]) | (celloutsig_0_2z[5] & celloutsig_0_6z));
  assign { out_data[131:128], out_data[105:96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
