Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Apr 10 18:33:19 2017
| Host         : gus-laptop running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file base_zynq_design_wrapper_timing_summary_routed.rpt -rpx base_zynq_design_wrapper_timing_summary_routed.rpx
| Design       : base_zynq_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.134        0.000                      0                 9130        0.033        0.000                      0                 9130        8.750        0.000                       0                  3615  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          7.134        0.000                      0                 9130        0.033        0.000                      0                 9130        8.750        0.000                       0                  3615  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.134ns  (required time - arrival time)
  Source:                 base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.474ns  (logic 3.281ns (26.302%)  route 9.193ns (73.698%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 22.781 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.737     3.031    base_zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[1])
                                                      1.453     4.484 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[1]
                         net (fo=17, routed)          5.156     9.640    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0][1]
    SLICE_X95Y64         LUT6 (Prop_lut6_I3_O)        0.124     9.764 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_8__0/O
                         net (fo=1, routed)           0.000     9.764    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_8__0_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.296 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target_reg[19]_i_4__0/CO[3]
                         net (fo=2, routed)           1.052    11.348    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_avalid_en316_out
    SLICE_X99Y65         LUT5 (Prop_lut5_I4_O)        0.153    11.501 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_35/O
                         net (fo=5, routed)           0.339    11.840    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_avalid_en275_out
    SLICE_X100Y65        LUT6 (Prop_lut6_I4_O)        0.327    12.167 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_4__0/O
                         net (fo=15, routed)          0.657    12.824    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_4__0_n_0
    SLICE_X100Y64        LUT5 (Prop_lut5_I0_O)        0.116    12.940 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_2__0/O
                         net (fo=2, routed)           0.485    13.425    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_2__0_n_0
    SLICE_X100Y64        LUT5 (Prop_lut5_I0_O)        0.328    13.753 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_1__0/O
                         net (fo=20, routed)          0.771    14.525    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/p_53_out
    SLICE_X97Y64         LUT4 (Prop_lut4_I3_O)        0.124    14.649 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_3__0/O
                         net (fo=4, routed)           0.732    15.381    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_3__0_n_0
    SLICE_X99Y65         LUT4 (Prop_lut4_I2_O)        0.124    15.505 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_1__0/O
                         net (fo=1, routed)           0.000    15.505    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_95
    SLICE_X99Y65         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.602    22.781    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X99Y65         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18]/C
                         clock pessimism              0.129    22.910    
                         clock uncertainty           -0.302    22.608    
    SLICE_X99Y65         FDRE (Setup_fdre_C_D)        0.031    22.639    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         22.639    
                         arrival time                         -15.505    
  -------------------------------------------------------------------
                         slack                                  7.134    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 3.307ns (26.455%)  route 9.193ns (73.545%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 22.781 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.737     3.031    base_zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[1])
                                                      1.453     4.484 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[1]
                         net (fo=17, routed)          5.156     9.640    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0][1]
    SLICE_X95Y64         LUT6 (Prop_lut6_I3_O)        0.124     9.764 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_8__0/O
                         net (fo=1, routed)           0.000     9.764    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_8__0_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.296 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target_reg[19]_i_4__0/CO[3]
                         net (fo=2, routed)           1.052    11.348    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_avalid_en316_out
    SLICE_X99Y65         LUT5 (Prop_lut5_I4_O)        0.153    11.501 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_35/O
                         net (fo=5, routed)           0.339    11.840    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_avalid_en275_out
    SLICE_X100Y65        LUT6 (Prop_lut6_I4_O)        0.327    12.167 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_4__0/O
                         net (fo=15, routed)          0.657    12.824    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_4__0_n_0
    SLICE_X100Y64        LUT5 (Prop_lut5_I0_O)        0.116    12.940 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_2__0/O
                         net (fo=2, routed)           0.485    13.425    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_2__0_n_0
    SLICE_X100Y64        LUT5 (Prop_lut5_I0_O)        0.328    13.753 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_1__0/O
                         net (fo=20, routed)          0.771    14.525    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/p_53_out
    SLICE_X97Y64         LUT4 (Prop_lut4_I3_O)        0.124    14.649 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_3__0/O
                         net (fo=4, routed)           0.732    15.381    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_3__0_n_0
    SLICE_X99Y65         LUT5 (Prop_lut5_I3_O)        0.150    15.531 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_1__0/O
                         net (fo=1, routed)           0.000    15.531    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_94
    SLICE_X99Y65         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.602    22.781    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X99Y65         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]/C
                         clock pessimism              0.129    22.910    
                         clock uncertainty           -0.302    22.608    
    SLICE_X99Y65         FDRE (Setup_fdre_C_D)        0.075    22.683    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -15.531    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.405ns  (logic 3.281ns (26.450%)  route 9.124ns (73.550%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 22.781 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.737     3.031    base_zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[1])
                                                      1.453     4.484 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[1]
                         net (fo=17, routed)          5.156     9.640    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0][1]
    SLICE_X95Y64         LUT6 (Prop_lut6_I3_O)        0.124     9.764 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_8__0/O
                         net (fo=1, routed)           0.000     9.764    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_8__0_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.296 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target_reg[19]_i_4__0/CO[3]
                         net (fo=2, routed)           1.052    11.348    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_avalid_en316_out
    SLICE_X99Y65         LUT5 (Prop_lut5_I4_O)        0.153    11.501 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_35/O
                         net (fo=5, routed)           0.339    11.840    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_avalid_en275_out
    SLICE_X100Y65        LUT6 (Prop_lut6_I4_O)        0.327    12.167 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_4__0/O
                         net (fo=15, routed)          0.657    12.824    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_4__0_n_0
    SLICE_X100Y64        LUT5 (Prop_lut5_I0_O)        0.116    12.940 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_2__0/O
                         net (fo=2, routed)           0.485    13.425    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_2__0_n_0
    SLICE_X100Y64        LUT5 (Prop_lut5_I0_O)        0.328    13.753 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_1__0/O
                         net (fo=20, routed)          0.771    14.525    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/p_53_out
    SLICE_X97Y64         LUT4 (Prop_lut4_I3_O)        0.124    14.649 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_3__0/O
                         net (fo=4, routed)           0.663    15.311    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_3__0_n_0
    SLICE_X99Y65         LUT2 (Prop_lut2_I0_O)        0.124    15.435 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt[16]_i_1__0/O
                         net (fo=1, routed)           0.000    15.435    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_97
    SLICE_X99Y65         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.602    22.781    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X99Y65         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16]/C
                         clock pessimism              0.129    22.910    
                         clock uncertainty           -0.302    22.608    
    SLICE_X99Y65         FDRE (Setup_fdre_C_D)        0.029    22.637    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         22.637    
                         arrival time                         -15.435    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 3.307ns (26.604%)  route 9.124ns (73.396%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 22.781 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.737     3.031    base_zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[1])
                                                      1.453     4.484 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[1]
                         net (fo=17, routed)          5.156     9.640    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0][1]
    SLICE_X95Y64         LUT6 (Prop_lut6_I3_O)        0.124     9.764 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_8__0/O
                         net (fo=1, routed)           0.000     9.764    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_8__0_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.296 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target_reg[19]_i_4__0/CO[3]
                         net (fo=2, routed)           1.052    11.348    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_avalid_en316_out
    SLICE_X99Y65         LUT5 (Prop_lut5_I4_O)        0.153    11.501 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_35/O
                         net (fo=5, routed)           0.339    11.840    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_avalid_en275_out
    SLICE_X100Y65        LUT6 (Prop_lut6_I4_O)        0.327    12.167 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_4__0/O
                         net (fo=15, routed)          0.657    12.824    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_4__0_n_0
    SLICE_X100Y64        LUT5 (Prop_lut5_I0_O)        0.116    12.940 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_2__0/O
                         net (fo=2, routed)           0.485    13.425    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_2__0_n_0
    SLICE_X100Y64        LUT5 (Prop_lut5_I0_O)        0.328    13.753 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[19]_i_1__0/O
                         net (fo=20, routed)          0.771    14.525    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/p_53_out
    SLICE_X97Y64         LUT4 (Prop_lut4_I3_O)        0.124    14.649 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_3__0/O
                         net (fo=4, routed)           0.663    15.311    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_3__0_n_0
    SLICE_X99Y65         LUT4 (Prop_lut4_I2_O)        0.150    15.461 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt[17]_i_1__0/O
                         net (fo=1, routed)           0.000    15.461    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_96
    SLICE_X99Y65         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.602    22.781    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X99Y65         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17]/C
                         clock pessimism              0.129    22.910    
                         clock uncertainty           -0.302    22.608    
    SLICE_X99Y65         FDRE (Setup_fdre_C_D)        0.075    22.683    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -15.461    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.763ns  (logic 2.823ns (24.000%)  route 8.940ns (76.000%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 22.776 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.737     3.031    base_zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[5])
                                                      1.453     4.484 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[5]
                         net (fo=17, routed)          5.227     9.711    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0][5]
    SLICE_X97Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.835 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_5__0/O
                         net (fo=1, routed)           0.000     9.835    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_5__0_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.385 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target_reg[3]_i_2__0/CO[3]
                         net (fo=3, routed)           1.035    11.420    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target_reg[3]_i_2__0_n_0
    SLICE_X98Y66         LUT5 (Prop_lut5_I4_O)        0.117    11.537 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_44/O
                         net (fo=3, routed)           0.694    12.231    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_avalid_en2
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.331    12.562 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_19__0/O
                         net (fo=1, routed)           0.627    13.189    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_target_reg[0]
    SLICE_X99Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.313 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_5__0/O
                         net (fo=3, routed)           0.855    14.169    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_5__0_n_0
    SLICE_X93Y65         LUT6 (Prop_lut6_I2_O)        0.124    14.293 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1/O
                         net (fo=8, routed)           0.501    14.793    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg
    SLICE_X90Y67         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.597    22.776    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X90Y67         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.129    22.905    
                         clock uncertainty           -0.302    22.603    
    SLICE_X90Y67         FDRE (Setup_fdre_C_R)       -0.524    22.079    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -14.793    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.763ns  (logic 2.823ns (24.000%)  route 8.940ns (76.000%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 22.776 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.737     3.031    base_zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[5])
                                                      1.453     4.484 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[5]
                         net (fo=17, routed)          5.227     9.711    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0][5]
    SLICE_X97Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.835 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_5__0/O
                         net (fo=1, routed)           0.000     9.835    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_5__0_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.385 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target_reg[3]_i_2__0/CO[3]
                         net (fo=3, routed)           1.035    11.420    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target_reg[3]_i_2__0_n_0
    SLICE_X98Y66         LUT5 (Prop_lut5_I4_O)        0.117    11.537 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_44/O
                         net (fo=3, routed)           0.694    12.231    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_avalid_en2
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.331    12.562 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_19__0/O
                         net (fo=1, routed)           0.627    13.189    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_target_reg[0]
    SLICE_X99Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.313 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_5__0/O
                         net (fo=3, routed)           0.855    14.169    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_5__0_n_0
    SLICE_X93Y65         LUT6 (Prop_lut6_I2_O)        0.124    14.293 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1/O
                         net (fo=8, routed)           0.501    14.793    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg
    SLICE_X90Y67         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.597    22.776    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X90Y67         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.129    22.905    
                         clock uncertainty           -0.302    22.603    
    SLICE_X90Y67         FDRE (Setup_fdre_C_R)       -0.524    22.079    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -14.793    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.763ns  (logic 2.823ns (24.000%)  route 8.940ns (76.000%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 22.776 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.737     3.031    base_zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[5])
                                                      1.453     4.484 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[5]
                         net (fo=17, routed)          5.227     9.711    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0][5]
    SLICE_X97Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.835 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_5__0/O
                         net (fo=1, routed)           0.000     9.835    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_5__0_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.385 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target_reg[3]_i_2__0/CO[3]
                         net (fo=3, routed)           1.035    11.420    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target_reg[3]_i_2__0_n_0
    SLICE_X98Y66         LUT5 (Prop_lut5_I4_O)        0.117    11.537 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_44/O
                         net (fo=3, routed)           0.694    12.231    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_avalid_en2
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.331    12.562 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_19__0/O
                         net (fo=1, routed)           0.627    13.189    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_target_reg[0]
    SLICE_X99Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.313 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_5__0/O
                         net (fo=3, routed)           0.855    14.169    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_5__0_n_0
    SLICE_X93Y65         LUT6 (Prop_lut6_I2_O)        0.124    14.293 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1/O
                         net (fo=8, routed)           0.501    14.793    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg
    SLICE_X90Y67         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.597    22.776    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X90Y67         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.129    22.905    
                         clock uncertainty           -0.302    22.603    
    SLICE_X90Y67         FDRE (Setup_fdre_C_R)       -0.524    22.079    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -14.793    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.763ns  (logic 2.823ns (24.000%)  route 8.940ns (76.000%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 22.776 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.737     3.031    base_zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[5])
                                                      1.453     4.484 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[5]
                         net (fo=17, routed)          5.227     9.711    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0][5]
    SLICE_X97Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.835 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_5__0/O
                         net (fo=1, routed)           0.000     9.835    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_5__0_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.385 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target_reg[3]_i_2__0/CO[3]
                         net (fo=3, routed)           1.035    11.420    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target_reg[3]_i_2__0_n_0
    SLICE_X98Y66         LUT5 (Prop_lut5_I4_O)        0.117    11.537 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_44/O
                         net (fo=3, routed)           0.694    12.231    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_avalid_en2
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.331    12.562 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_19__0/O
                         net (fo=1, routed)           0.627    13.189    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_target_reg[0]
    SLICE_X99Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.313 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_5__0/O
                         net (fo=3, routed)           0.855    14.169    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_5__0_n_0
    SLICE_X93Y65         LUT6 (Prop_lut6_I2_O)        0.124    14.293 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1/O
                         net (fo=8, routed)           0.501    14.793    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg
    SLICE_X90Y67         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.597    22.776    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X90Y67         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.129    22.905    
                         clock uncertainty           -0.302    22.603    
    SLICE_X90Y67         FDRE (Setup_fdre_C_R)       -0.524    22.079    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -14.793    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.763ns  (logic 2.823ns (24.000%)  route 8.940ns (76.000%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 22.776 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.737     3.031    base_zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[5])
                                                      1.453     4.484 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[5]
                         net (fo=17, routed)          5.227     9.711    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0][5]
    SLICE_X97Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.835 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_5__0/O
                         net (fo=1, routed)           0.000     9.835    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_5__0_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.385 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target_reg[3]_i_2__0/CO[3]
                         net (fo=3, routed)           1.035    11.420    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target_reg[3]_i_2__0_n_0
    SLICE_X98Y66         LUT5 (Prop_lut5_I4_O)        0.117    11.537 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_44/O
                         net (fo=3, routed)           0.694    12.231    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_avalid_en2
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.331    12.562 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_19__0/O
                         net (fo=1, routed)           0.627    13.189    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_target_reg[0]
    SLICE_X99Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.313 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_5__0/O
                         net (fo=3, routed)           0.855    14.169    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_5__0_n_0
    SLICE_X93Y65         LUT6 (Prop_lut6_I2_O)        0.124    14.293 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1/O
                         net (fo=8, routed)           0.501    14.793    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg
    SLICE_X90Y67         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.597    22.776    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X90Y67         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[5]/C
                         clock pessimism              0.129    22.905    
                         clock uncertainty           -0.302    22.603    
    SLICE_X90Y67         FDRE (Setup_fdre_C_R)       -0.524    22.079    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[5]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -14.793    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.524ns  (required time - arrival time)
  Source:                 base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.621ns  (logic 2.823ns (24.293%)  route 8.798ns (75.707%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 22.778 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.737     3.031    base_zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[5])
                                                      1.453     4.484 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[5]
                         net (fo=17, routed)          5.227     9.711    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i_reg[0][5]
    SLICE_X97Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.835 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_5__0/O
                         net (fo=1, routed)           0.000     9.835    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[3]_i_5__0_n_0
    SLICE_X97Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.385 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target_reg[3]_i_2__0/CO[3]
                         net (fo=3, routed)           1.035    11.420    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target_reg[3]_i_2__0_n_0
    SLICE_X98Y66         LUT5 (Prop_lut5_I4_O)        0.117    11.537 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_44/O
                         net (fo=3, routed)           0.694    12.231    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_avalid_en2
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.331    12.562 f  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[7]_i_19__0/O
                         net (fo=1, routed)           0.627    13.189    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_target_reg[0]
    SLICE_X99Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.313 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_5__0/O
                         net (fo=3, routed)           0.855    14.169    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_5__0_n_0
    SLICE_X93Y65         LUT6 (Prop_lut6_I2_O)        0.124    14.293 r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1/O
                         net (fo=8, routed)           0.359    14.651    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg
    SLICE_X91Y65         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.599    22.778    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X91Y65         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]/C
                         clock pessimism              0.129    22.907    
                         clock uncertainty           -0.302    22.605    
    SLICE_X91Y65         FDRE (Setup_fdre_C_R)       -0.429    22.176    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]
  -------------------------------------------------------------------
                         required time                         22.176    
                         arrival time                         -14.651    
  -------------------------------------------------------------------
                         slack                                  7.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.762%)  route 0.168ns (53.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.544     0.880    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X50Y69         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.148     1.028 r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[2]/Q
                         net (fo=2, routed)           0.168     1.196    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rdata[2]
    SLICE_X48Y69         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.814     1.180    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aclk
    SLICE_X48Y69         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[2]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y69         FDRE (Hold_fdre_C_D)         0.018     1.163    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_usb2_device_4/U0/ILC.i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/axi_usb2_device_4/U0/ILC.gcsram/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.578     0.914    base_zynq_design_i/axi_usb2_device_4/U0/s_axi_aclk
    SLICE_X63Y59         FDRE                                         r  base_zynq_design_i/axi_usb2_device_4/U0/ILC.i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  base_zynq_design_i/axi_usb2_device_4/U0/ILC.i_reg[0]/Q
                         net (fo=8, routed)           0.217     1.272    base_zynq_design_i/axi_usb2_device_4/U0/ILC.gcsram/A0
    SLICE_X62Y59         RAMS64E                                      r  base_zynq_design_i/axi_usb2_device_4/U0/ILC.gcsram/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.847     1.213    base_zynq_design_i/axi_usb2_device_4/U0/ILC.gcsram/WCLK
    SLICE_X62Y59         RAMS64E                                      r  base_zynq_design_i/axi_usb2_device_4/U0/ILC.gcsram/SP/CLK
                         clock pessimism             -0.286     0.927    
    SLICE_X62Y59         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.237    base_zynq_design_i/axi_usb2_device_4/U0/ILC.gcsram/SP
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.533%)  route 0.188ns (59.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.540     0.876    base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X52Y76         FDRE                                         r  base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.128     1.004 r  base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7]/Q
                         net (fo=2, routed)           0.188     1.191    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rdata[7]
    SLICE_X45Y75         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.808     1.174    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aclk
    SLICE_X45Y75         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[7]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X45Y75         FDRE (Hold_fdre_C_D)         0.017     1.156    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.996%)  route 0.230ns (62.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.542     0.878    base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X52Y77         FDRE                                         r  base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/Q
                         net (fo=2, routed)           0.230     1.249    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rdata[24]
    SLICE_X45Y75         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.808     1.174    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aclk
    SLICE_X45Y75         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[24]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X45Y75         FDRE (Hold_fdre_C_D)         0.070     1.209    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.501%)  route 0.222ns (57.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.544     0.880    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X50Y69         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/Q
                         net (fo=2, routed)           0.222     1.265    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rdata[1]
    SLICE_X48Y69         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.814     1.180    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aclk
    SLICE_X48Y69         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[1]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y69         FDRE (Hold_fdre_C_D)         0.072     1.217    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.226ns (54.731%)  route 0.187ns (45.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.549     0.885    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X48Y82         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.128     1.013 f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[45]/Q
                         net (fo=8, routed)           0.187     1.200    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/Q[39]
    SLICE_X53Y82         LUT6 (Prop_lut6_I3_O)        0.098     1.298 r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/wrap_boundary_axaddr_r[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.298    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][3]
    SLICE_X53Y82         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.812     1.178    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X53Y82         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X53Y82         FDRE (Hold_fdre_C_D)         0.091     1.234    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_usb2_device_4/U0/ILC.i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/axi_usb2_device_4/U0/ILC.gcsram/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.050%)  route 0.135ns (48.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.578     0.914    base_zynq_design_i/axi_usb2_device_4/U0/s_axi_aclk
    SLICE_X64Y59         FDRE                                         r  base_zynq_design_i/axi_usb2_device_4/U0/ILC.i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  base_zynq_design_i/axi_usb2_device_4/U0/ILC.i_reg[5]/Q
                         net (fo=3, routed)           0.135     1.190    base_zynq_design_i/axi_usb2_device_4/U0/ILC.gcsram/A5
    SLICE_X62Y59         RAMS64E                                      r  base_zynq_design_i/axi_usb2_device_4/U0/ILC.gcsram/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.847     1.213    base_zynq_design_i/axi_usb2_device_4/U0/ILC.gcsram/WCLK
    SLICE_X62Y59         RAMS64E                                      r  base_zynq_design_i/axi_usb2_device_4/U0/ILC.gcsram/SP/CLK
                         clock pessimism             -0.264     0.949    
    SLICE_X62Y59         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.119    base_zynq_design_i/axi_usb2_device_4/U0/ILC.gcsram/SP
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.225%)  route 0.244ns (59.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.544     0.880    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X50Y69         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[3]/Q
                         net (fo=2, routed)           0.244     1.287    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rdata[3]
    SLICE_X49Y70         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.813     1.179    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aclk
    SLICE_X49Y70         FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[3]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y70         FDRE (Hold_fdre_C_D)         0.070     1.214    base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_usb2_device_3/U0/ILC.i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/axi_usb2_device_3/U0/ILC.gcsram/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.364%)  route 0.208ns (59.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.545     0.881    base_zynq_design_i/axi_usb2_device_3/U0/s_axi_aclk
    SLICE_X48Y78         FDRE                                         r  base_zynq_design_i/axi_usb2_device_3/U0/ILC.i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  base_zynq_design_i/axi_usb2_device_3/U0/ILC.i_reg[3]/Q
                         net (fo=5, routed)           0.208     1.230    base_zynq_design_i/axi_usb2_device_3/U0/ILC.gcsram/A3
    SLICE_X46Y78         RAMS64E                                      r  base_zynq_design_i/axi_usb2_device_3/U0/ILC.gcsram/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.812     1.178    base_zynq_design_i/axi_usb2_device_3/U0/ILC.gcsram/WCLK
    SLICE_X46Y78         RAMS64E                                      r  base_zynq_design_i/axi_usb2_device_3/U0/ILC.gcsram/SP/CLK
                         clock pessimism             -0.264     0.914    
    SLICE_X46Y78         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.154    base_zynq_design_i/axi_usb2_device_3/U0/ILC.gcsram/SP
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_usb2_device_3/U0/ILC.i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_design_i/axi_usb2_device_3/U0/ILC.gcsram/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.397%)  route 0.139ns (49.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.545     0.881    base_zynq_design_i/axi_usb2_device_3/U0/s_axi_aclk
    SLICE_X48Y78         FDRE                                         r  base_zynq_design_i/axi_usb2_device_3/U0/ILC.i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  base_zynq_design_i/axi_usb2_device_3/U0/ILC.i_reg[5]/Q
                         net (fo=3, routed)           0.139     1.160    base_zynq_design_i/axi_usb2_device_3/U0/ILC.gcsram/A5
    SLICE_X46Y78         RAMS64E                                      r  base_zynq_design_i/axi_usb2_device_3/U0/ILC.gcsram/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.812     1.178    base_zynq_design_i/axi_usb2_device_3/U0/ILC.gcsram/WCLK
    SLICE_X46Y78         RAMS64E                                      r  base_zynq_design_i/axi_usb2_device_3/U0/ILC.gcsram/SP/CLK
                         clock pessimism             -0.264     0.914    
    SLICE_X46Y78         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.084    base_zynq_design_i/axi_usb2_device_3/U0/ILC.gcsram/SP
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y13  base_zynq_design_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/dram64_0/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y14  base_zynq_design_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/dram_0/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y13  base_zynq_design_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/dram_0/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12  base_zynq_design_i/axi_usb2_device_1/U0/CORE_WITHOUT_DMA.IPIC_IF/dram64_0/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13  base_zynq_design_i/axi_usb2_device_1/U0/CORE_WITHOUT_DMA.IPIC_IF/dram_0/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11  base_zynq_design_i/axi_usb2_device_1/U0/CORE_WITHOUT_DMA.IPIC_IF/dram_0/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y10  base_zynq_design_i/axi_usb2_device_2/U0/CORE_WITHOUT_DMA.IPIC_IF/dram64_0/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y10  base_zynq_design_i/axi_usb2_device_2/U0/CORE_WITHOUT_DMA.IPIC_IF/dram_0/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y11  base_zynq_design_i/axi_usb2_device_2/U0/CORE_WITHOUT_DMA.IPIC_IF/dram_0/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14  base_zynq_design_i/axi_usb2_device_3/U0/CORE_WITHOUT_DMA.IPIC_IF/dram64_0/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y78  base_zynq_design_i/axi_usb2_device_0/U0/ILC.gcsram/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y70  base_zynq_design_i/axi_usb2_device_1/U0/ILC.gcsram/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y78  base_zynq_design_i/axi_usb2_device_3/U0/ILC.gcsram/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y69  base_zynq_design_i/axi_usb2_device_5/U0/ILC.gcsram/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y57  base_zynq_design_i/axi_usb2_device_2/U0/ILC.gcsram/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y57  base_zynq_design_i/axi_usb2_device_2/U0/ILC.gcsram/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y59  base_zynq_design_i/axi_usb2_device_4/U0/ILC.gcsram/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y70  base_zynq_design_i/axi_usb2_device_1/U0/ILC.gcsram/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y78  base_zynq_design_i/axi_usb2_device_3/U0/ILC.gcsram/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y59  base_zynq_design_i/axi_usb2_device_4/U0/ILC.gcsram/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y78  base_zynq_design_i/axi_usb2_device_0/U0/ILC.gcsram/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y57  base_zynq_design_i/axi_usb2_device_2/U0/ILC.gcsram/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y59  base_zynq_design_i/axi_usb2_device_4/U0/ILC.gcsram/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y69  base_zynq_design_i/axi_usb2_device_5/U0/ILC.gcsram/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y70  base_zynq_design_i/axi_usb2_device_1/U0/ILC.gcsram/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y78  base_zynq_design_i/axi_usb2_device_3/U0/ILC.gcsram/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y69  base_zynq_design_i/axi_usb2_device_5/U0/ILC.gcsram/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y78  base_zynq_design_i/axi_usb2_device_0/U0/ILC.gcsram/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y70  base_zynq_design_i/axi_usb2_device_1/U0/ILC.gcsram/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y57  base_zynq_design_i/axi_usb2_device_2/U0/ILC.gcsram/SP/CLK



