{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 14:43:51 2010 " "Info: Processing started: Tue May 18 14:43:51 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mjl_stratix -c mjl_stratix " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mjl_stratix -c mjl_stratix" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_top.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_top.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 alu_top " "Info: Found entity 1: alu_top" {  } { { "../src/alu/alu_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_top.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_top_struct.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_top_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_top-struct " "Info: Found design unit 1: alu_top-struct" {  } { { "../src/alu/alu_top_struct.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_top_struct.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_div_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_div_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 alu_div_ent " "Info: Found entity 1: alu_div_ent" {  } { { "../src/alu/alu_div_ent.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_div_ent.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_fsm_arc.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_fsm_ent-alu_fsm " "Info: Found design unit 1: alu_fsm_ent-alu_fsm" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_fsm_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_fsm_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 alu_fsm_ent " "Info: Found entity 1: alu_fsm_ent" {  } { { "../src/alu/alu_fsm_ent.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_fsm_ent.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_div_arc.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_div_arc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_div_ent-alu_div " "Info: Found design unit 1: alu_div_ent-alu_div" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_div_arc.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/big_bug.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/big_bug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 big_pkg " "Info: Found design unit 1: big_pkg" {  } { { "../src/big_bug.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/big_bug.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/pll/pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/ip/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "../src/ip/pll/pll.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/pll/pll.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "../src/ip/pll/pll.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/pll/pll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/pll/pll_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/ip/pll/pll_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_pkg " "Info: Found design unit 1: pll_pkg" {  } { { "../src/ip/pll/pll_pkg.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/pll/pll_pkg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 calc_top " "Info: Found entity 1: calc_top" {  } { { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top_struct.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/calc_top_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calc_top-struct " "Info: Found design unit 1: calc_top-struct" {  } { { "../src/calc_top_struct.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top_struct.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/counter.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/libs/counter.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../src/libs/counter.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/counter_beh.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/libs/counter_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-beh " "Info: Found design unit 1: counter-beh" {  } { { "../src/libs/counter_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/counter_beh.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "../src/debounce/debounce.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_fsm " "Info: Found entity 1: debounce_fsm" {  } { { "../src/debounce/debounce_fsm.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_fsm-beh " "Info: Found design unit 1: debounce_fsm-beh" {  } { { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_pkg " "Info: Found design unit 1: debounce_pkg" {  } { { "../src/debounce/debounce_pkg.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_pkg.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_struct.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-struct " "Info: Found design unit 1: debounce-struct" {  } { { "../src/debounce/debounce_struct.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_struct.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/math_pkg.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/libs/math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math_pkg " "Info: Found design unit 1: math_pkg" {  } { { "../src/libs/math_pkg.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/math_pkg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 math_pkg-body " "Info: Found design unit 2: math_pkg-body" {  } { { "../src/libs/math_pkg.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/math_pkg.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Info: Found entity 1: sync" {  } { { "../src/libs/sync.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-beh " "Info: Found design unit 1: sync-beh" {  } { { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_pkg " "Info: Found design unit 1: sync_pkg" {  } { { "../src/libs/sync_pkg.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_pkg.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "calc_top " "Info: Elaborating entity \"calc_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_b calc_top.vhd(11) " "Warning (10541): VHDL Signal Declaration warning at calc_top.vhd(11): used implicit default value for signal \"led_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c0_pll_sig calc_top_struct.vhd(15) " "Warning (10036): Verilog HDL or VHDL warning at calc_top_struct.vhd(15): object \"c0_pll_sig\" assigned a value but never read" {  } { { "../src/calc_top_struct.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top_struct.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:sys_res_n_debounce_inst " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:sys_res_n_debounce_inst\"" {  } { { "../src/calc_top_struct.vhd" "sys_res_n_debounce_inst" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top_struct.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync debounce:sys_res_n_debounce_inst\|sync:sync_inst " "Info: Elaborating entity \"sync\" for hierarchy \"debounce:sys_res_n_debounce_inst\|sync:sync_inst\"" {  } { { "../src/debounce/debounce_struct.vhd" "sync_inst" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_struct.vhd" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_fsm debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst " "Info: Elaborating entity \"debounce_fsm\" for hierarchy \"debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\"" {  } { { "../src/debounce/debounce_struct.vhd" "fsm_inst" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_struct.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter debounce:sys_res_n_debounce_inst\|counter:counter_inst " "Info: Elaborating entity \"counter\" for hierarchy \"debounce:sys_res_n_debounce_inst\|counter:counter_inst\"" {  } { { "../src/debounce/debounce_struct.vhd" "counter_inst" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_struct.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_vga_clk " "Info: Elaborating entity \"pll\" for hierarchy \"pll:pll_vga_clk\"" {  } { { "../src/calc_top_struct.vhd" "pll_vga_clk" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top_struct.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_vga_clk\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:pll_vga_clk\|altpll:altpll_component\"" {  } { { "../src/ip/pll/pll.vhd" "altpll_component" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/pll/pll.vhd" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_vga_clk\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:pll_vga_clk\|altpll:altpll_component\"" {  } { { "../src/ip/pll/pll.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/pll/pll.vhd" 131 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_vga_clk\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:pll_vga_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3333 " "Info: Parameter \"clk0_divide_by\" = \"3333\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2500 " "Info: Parameter \"clk0_multiply_by\" = \"2500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 30003 " "Info: Parameter \"inclk0_input_frequency\" = \"30003\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Fast " "Info: Parameter \"pll_type\" = \"Fast\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/ip/pll/pll.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/pll/pll.vhd" 131 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Warning: Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 " "Warning (14320): Synthesized away node \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 594 3 0 } } { "../src/ip/pll/pll.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/pll/pll.vhd" 131 0 0 } } { "../src/calc_top_struct.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top_struct.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led_b GND " "Warning (13410): Pin \"led_b\" is stuck at GND" {  } { { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Info: Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Info: Implemented 76 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 14:43:56 2010 " "Info: Processing ended: Tue May 18 14:43:56 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 14:43:58 2010 " "Info: Processing started: Tue May 18 14:43:58 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "mjl_stratix EP1S25F672C6 " "Info: Selected device EP1S25F672C6 for design \"mjl_stratix\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S10F672C6 " "Info: Device EP1S10F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S20F672C6 " "Info: Device EP1S20F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ F16 " "Info: Pin ~DATA0~ is reserved at location F16" {  } { { "/opt/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux/pin_planner.ppl" { ~DATA0~ } } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/s0726179/hwmod/our_calc/mycalc/mjl_stratix/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sys_clk Global clock in PIN N3 " "Info: Automatically promoted signal \"sys_clk\" to use Global clock in PIN N3" {  } { { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|o~0 Global clock " "Info: Automatically promoted signal \"debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|o~0\" to use Global clock" {  } { { "../src/debounce/debounce_fsm.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm.vhd" 18 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Start inferring scan chains for DSP blocks" {  } {  } 1 0 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Inferring scan chains for DSP blocks is complete" {  } {  } 1 0 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn_b " "Warning: Node \"btn_b\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "btn_b" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2_clk " "Warning: Node \"ps2_clk\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ps2_clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2_data " "Warning: Node \"ps2_data\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_a\[0\] " "Warning: Node \"seg_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "seg_a\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_a\[1\] " "Warning: Node \"seg_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "seg_a\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_a\[2\] " "Warning: Node \"seg_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "seg_a\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_a\[3\] " "Warning: Node \"seg_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "seg_a\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_a\[4\] " "Warning: Node \"seg_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "seg_a\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_a\[5\] " "Warning: Node \"seg_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "seg_a\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_a\[6\] " "Warning: Node \"seg_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "seg_a\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_b\[0\] " "Warning: Node \"seg_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "seg_b\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_b\[1\] " "Warning: Node \"seg_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "seg_b\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_b\[2\] " "Warning: Node \"seg_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "seg_b\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_b\[3\] " "Warning: Node \"seg_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "seg_b\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_b\[4\] " "Warning: Node \"seg_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "seg_b\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_b\[5\] " "Warning: Node \"seg_b\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "seg_b\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_b\[6\] " "Warning: Node \"seg_b\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "seg_b\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_cts " "Warning: Node \"uart_cts\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "uart_cts" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rts " "Warning: Node \"uart_rts\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "uart_rts" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rxd " "Warning: Node \"uart_rxd\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "uart_rxd" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_txd " "Warning: Node \"uart_txd\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "uart_txd" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b0 " "Warning: Node \"vga_b0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_b0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b1 " "Warning: Node \"vga_b1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_b1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g0 " "Warning: Node \"vga_g0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_g0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g1 " "Warning: Node \"vga_g1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_g1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g2 " "Warning: Node \"vga_g2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_g2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_hsync_n " "Warning: Node \"vga_hsync_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_hsync_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r0 " "Warning: Node \"vga_r0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_r0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r1 " "Warning: Node \"vga_r1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_r1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r2 " "Warning: Node \"vga_r2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_r2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_vsync_n " "Warning: Node \"vga_vsync_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_vsync_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.049 ns register register " "Info: Estimated most critical path is register to register delay of 6.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:sys_res_n_debounce_inst\|counter:counter_inst\|cnt_int\[11\] 1 REG LAB_X23_Y3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X23_Y3; Fanout = 4; REG Node = 'debounce:sys_res_n_debounce_inst\|counter:counter_inst\|cnt_int\[11\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:sys_res_n_debounce_inst|counter:counter_inst|cnt_int[11] } "NODE_NAME" } } { "../src/libs/counter_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/counter_beh.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.087 ns) 1.288 ns debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~1 2 COMB LAB_X22_Y4 1 " "Info: 2: + IC(1.201 ns) + CELL(0.087 ns) = 1.288 ns; Loc. = LAB_X22_Y4; Fanout = 1; COMB Node = 'debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~1'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.288 ns" { debounce:sys_res_n_debounce_inst|counter:counter_inst|cnt_int[11] debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Equal0~1 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.055 ns) + CELL(0.459 ns) 1.802 ns debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~2 3 COMB LAB_X22_Y4 2 " "Info: 3: + IC(0.055 ns) + CELL(0.459 ns) = 1.802 ns; Loc. = LAB_X22_Y4; Fanout = 2; COMB Node = 'debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~2'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.514 ns" { debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Equal0~1 debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Equal0~2 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.459 ns) 2.501 ns debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~3 4 COMB LAB_X23_Y4 2 " "Info: 4: + IC(0.240 ns) + CELL(0.459 ns) = 2.501 ns; Loc. = LAB_X23_Y4; Fanout = 2; COMB Node = 'debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~3'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.699 ns" { debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Equal0~2 debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Equal0~3 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.332 ns) 3.201 ns debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~6 5 COMB LAB_X22_Y4 4 " "Info: 5: + IC(0.368 ns) + CELL(0.332 ns) = 3.201 ns; Loc. = LAB_X22_Y4; Fanout = 4; COMB Node = 'debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~6'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.700 ns" { debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Equal0~3 debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Equal0~6 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.332 ns) 3.758 ns debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|Selector2~0 6 COMB LAB_X22_Y4 1 " "Info: 6: + IC(0.225 ns) + CELL(0.332 ns) = 3.758 ns; Loc. = LAB_X22_Y4; Fanout = 1; COMB Node = 'debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|Selector2~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.557 ns" { debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Equal0~6 debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Selector2~0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.087 ns) 4.272 ns debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|Selector2~1 7 COMB LAB_X22_Y4 2 " "Info: 7: + IC(0.427 ns) + CELL(0.087 ns) = 4.272 ns; Loc. = LAB_X22_Y4; Fanout = 2; COMB Node = 'debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|Selector2~1'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.514 ns" { debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Selector2~0 debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Selector2~1 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.726 ns) 6.049 ns debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 8 REG LAB_X22_Y3 5 " "Info: 8: + IC(1.051 ns) + CELL(0.726 ns) = 6.049 ns; Loc. = LAB_X22_Y3; Fanout = 5; REG Node = 'debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.777 ns" { debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Selector2~1 debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 41.03 % ) " "Info: Total cell delay = 2.482 ns ( 41.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.567 ns ( 58.97 % ) " "Info: Total interconnect delay = 3.567 ns ( 58.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.049 ns" { debounce:sys_res_n_debounce_inst|counter:counter_inst|cnt_int[11] debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Equal0~1 debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Equal0~2 debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Equal0~3 debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Equal0~6 debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Selector2~0 debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|Selector2~1 debounce:sys_res_n_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X33_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X33_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/s0726179/hwmod/our_calc/mycalc/mjl_stratix/mjl_stratix.fit.smsg " "Info: Generated suppressed messages file /homes/s0726179/hwmod/our_calc/mycalc/mjl_stratix/mjl_stratix.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Info: Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 14:44:18 2010 " "Info: Processing ended: Tue May 18 14:44:18 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Info: Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 14:44:21 2010 " "Info: Processing started: Tue May 18 14:44:21 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 14:44:28 2010 " "Info: Processing ended: Tue May 18 14:44:28 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 14:44:31 2010 " "Info: Processing started: Tue May 18 14:44:31 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sys_clk register debounce:btn_a_debounce_inst\|counter:counter_inst\|cnt_int\[11\] register debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 22.176 ns " "Info: Slack time is 22.176 ns for clock \"sys_clk\" between source register \"debounce:btn_a_debounce_inst\|counter:counter_inst\|cnt_int\[11\]\" and destination register \"debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "127.76 MHz 7.827 ns " "Info: Fmax is 127.76 MHz (period= 7.827 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "29.810 ns + Largest register register " "Info: + Largest register to register requirement is 29.810 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "30.003 ns + " "Info: + Setup relationship between source and destination is 30.003 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.003 ns " "Info: + Latch edge is 30.003 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns + Largest " "Info: + Largest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.142 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 44; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.560 ns) 3.142 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 2 REG LC_X76_Y3_N9 5 " "Info: 2: + IC(1.822 ns) + CELL(0.560 ns) = 3.142 ns; Loc. = LC_X76_Y3_N9; Fanout = 5; REG Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.382 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.01 % ) " "Info: Total cell delay = 1.320 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 57.99 % ) " "Info: Total interconnect delay = 1.822 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.149 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 3.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 44; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.560 ns) 3.149 ns debounce:btn_a_debounce_inst\|counter:counter_inst\|cnt_int\[11\] 2 REG LC_X76_Y1_N3 4 " "Info: 2: + IC(1.829 ns) + CELL(0.560 ns) = 3.149 ns; Loc. = LC_X76_Y1_N3; Fanout = 4; REG Node = 'debounce:btn_a_debounce_inst\|counter:counter_inst\|cnt_int\[11\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.389 ns" { sys_clk debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] } "NODE_NAME" } } { "../src/libs/counter_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/counter_beh.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.92 % ) " "Info: Total cell delay = 1.320 ns ( 41.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.829 ns ( 58.08 % ) " "Info: Total interconnect delay = 1.829 ns ( 58.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.149 ns" { sys_clk debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.149 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] {} } { 0.000ns 0.000ns 1.829ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.149 ns" { sys_clk debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.149 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] {} } { 0.000ns 0.000ns 1.829ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/libs/counter_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/counter_beh.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.149 ns" { sys_clk debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.149 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] {} } { 0.000ns 0.000ns 1.829ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.634 ns - Longest register register " "Info: - Longest register to register delay is 7.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:btn_a_debounce_inst\|counter:counter_inst\|cnt_int\[11\] 1 REG LC_X76_Y1_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X76_Y1_N3; Fanout = 4; REG Node = 'debounce:btn_a_debounce_inst\|counter:counter_inst\|cnt_int\[11\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] } "NODE_NAME" } } { "../src/libs/counter_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/counter_beh.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.213 ns) 0.670 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~1 2 COMB LC_X76_Y1_N9 1 " "Info: 2: + IC(0.457 ns) + CELL(0.213 ns) = 0.670 ns; Loc. = LC_X76_Y1_N9; Fanout = 1; COMB Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~1'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.670 ns" { debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~1 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.087 ns) 1.116 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~2 3 COMB LC_X76_Y1_N8 2 " "Info: 3: + IC(0.359 ns) + CELL(0.087 ns) = 1.116 ns; Loc. = LC_X76_Y1_N8; Fanout = 2; COMB Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~2'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.446 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~1 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~2 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.332 ns) 2.534 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~3 4 COMB LC_X76_Y2_N1 2 " "Info: 4: + IC(1.086 ns) + CELL(0.332 ns) = 2.534 ns; Loc. = LC_X76_Y2_N1; Fanout = 2; COMB Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~3'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.418 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~2 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~3 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.459 ns) 4.068 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~6 5 COMB LC_X76_Y3_N3 4 " "Info: 5: + IC(1.075 ns) + CELL(0.459 ns) = 4.068 ns; Loc. = LC_X76_Y3_N3; Fanout = 4; COMB Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~6'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.534 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~3 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~6 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.087 ns) 5.027 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Selector0~1 6 COMB LC_X76_Y3_N8 1 " "Info: 6: + IC(0.872 ns) + CELL(0.087 ns) = 5.027 ns; Loc. = LC_X76_Y3_N8; Fanout = 1; COMB Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Selector0~1'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.959 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~6 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~1 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.459 ns) 6.351 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Selector0~2 7 COMB LC_X76_Y3_N6 2 " "Info: 7: + IC(0.865 ns) + CELL(0.459 ns) = 6.351 ns; Loc. = LC_X76_Y3_N6; Fanout = 2; COMB Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Selector0~2'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.324 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~1 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~2 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.726 ns) 7.634 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 8 REG LC_X76_Y3_N9 5 " "Info: 8: + IC(0.557 ns) + CELL(0.726 ns) = 7.634 ns; Loc. = LC_X76_Y3_N9; Fanout = 5; REG Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.283 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~2 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.363 ns ( 30.95 % ) " "Info: Total cell delay = 2.363 ns ( 30.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.271 ns ( 69.05 % ) " "Info: Total interconnect delay = 5.271 ns ( 69.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.634 ns" { debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~1 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~2 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~3 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~6 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~1 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~2 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "7.634 ns" { debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~1 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~2 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~3 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~6 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~1 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~2 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.457ns 0.359ns 1.086ns 1.075ns 0.872ns 0.865ns 0.557ns } { 0.000ns 0.213ns 0.087ns 0.332ns 0.459ns 0.087ns 0.459ns 0.726ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.149 ns" { sys_clk debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.149 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] {} } { 0.000ns 0.000ns 1.829ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.634 ns" { debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~1 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~2 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~3 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~6 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~1 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~2 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "7.634 ns" { debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~1 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~2 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~3 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~6 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~1 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~2 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.457ns 0.359ns 1.086ns 1.075ns 0.872ns 0.865ns 0.557ns } { 0.000ns 0.213ns 0.087ns 0.332ns 0.459ns 0.087ns 0.459ns 0.726ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sys_clk register debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\] register debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 741 ps " "Info: Minimum slack time is 741 ps for clock \"sys_clk\" between source register \"debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\]\" and destination register \"debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.665 ns + Shortest register register " "Info: + Shortest register to register delay is 0.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\] 1 REG LC_X76_Y3_N8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X76_Y3_N8; Fanout = 8; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.235 ns) 0.665 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 2 REG LC_X76_Y3_N9 5 " "Info: 2: + IC(0.430 ns) + CELL(0.235 ns) = 0.665 ns; Loc. = LC_X76_Y3_N9; Fanout = 5; REG Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.665 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.235 ns ( 35.34 % ) " "Info: Total cell delay = 0.235 ns ( 35.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.430 ns ( 64.66 % ) " "Info: Total interconnect delay = 0.430 ns ( 64.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.665 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.665 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.430ns } { 0.000ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.142 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 44; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.560 ns) 3.142 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 2 REG LC_X76_Y3_N9 5 " "Info: 2: + IC(1.822 ns) + CELL(0.560 ns) = 3.142 ns; Loc. = LC_X76_Y3_N9; Fanout = 5; REG Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.382 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.01 % ) " "Info: Total cell delay = 1.320 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 57.99 % ) " "Info: Total interconnect delay = 1.822 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.142 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to source register is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 44; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.560 ns) 3.142 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\] 2 REG LC_X76_Y3_N8 8 " "Info: 2: + IC(1.822 ns) + CELL(0.560 ns) = 3.142 ns; Loc. = LC_X76_Y3_N8; Fanout = 8; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.382 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.01 % ) " "Info: Total cell delay = 1.320 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 57.99 % ) " "Info: Total interconnect delay = 1.822 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.665 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.665 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.430ns } { 0.000ns 0.235ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] btn_a sys_clk 5.347 ns register " "Info: tsu for register \"debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]\" (data pin = \"btn_a\", clock pin = \"sys_clk\") is 5.347 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.468 ns + Longest pin register " "Info: + Longest pin to register delay is 8.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns btn_a 1 PIN PIN_A3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_A3; Fanout = 1; PIN Node = 'btn_a'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { btn_a } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.092 ns) + CELL(0.235 ns) 8.468 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] 2 REG LC_X71_Y5_N2 1 " "Info: 2: + IC(7.092 ns) + CELL(0.235 ns) = 8.468 ns; Loc. = LC_X71_Y5_N2; Fanout = 1; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.327 ns" { btn_a debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 16.25 % ) " "Info: Total cell delay = 1.376 ns ( 16.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.092 ns ( 83.75 % ) " "Info: Total interconnect delay = 7.092 ns ( 83.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.468 ns" { btn_a debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "8.468 ns" { btn_a {} btn_a~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 7.092ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.131 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 3.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 44; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.560 ns) 3.131 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] 2 REG LC_X71_Y5_N2 1 " "Info: 2: + IC(1.811 ns) + CELL(0.560 ns) = 3.131 ns; Loc. = LC_X71_Y5_N2; Fanout = 1; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.371 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.16 % ) " "Info: Total cell delay = 1.320 ns ( 42.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.811 ns ( 57.84 % ) " "Info: Total interconnect delay = 1.811 ns ( 57.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.131 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.131 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.468 ns" { btn_a debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "8.468 ns" { btn_a {} btn_a~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 7.092ns } { 0.000ns 1.141ns 0.235ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.131 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.131 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk led_a debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 11.106 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"led_a\" through register \"debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0\" is 11.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.142 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 44; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.560 ns) 3.142 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 2 REG LC_X76_Y3_N9 5 " "Info: 2: + IC(1.822 ns) + CELL(0.560 ns) = 3.142 ns; Loc. = LC_X76_Y3_N9; Fanout = 5; REG Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.382 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.01 % ) " "Info: Total cell delay = 1.320 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 57.99 % ) " "Info: Total interconnect delay = 1.822 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.788 ns + Longest register pin " "Info: + Longest register to pin delay is 7.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 1 REG LC_X76_Y3_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X76_Y3_N9; Fanout = 5; REG Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.213 ns) 0.848 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|o~0 2 COMB LC_X77_Y3_N7 1 " "Info: 2: + IC(0.635 ns) + CELL(0.213 ns) = 0.848 ns; Loc. = LC_X77_Y3_N7; Fanout = 1; COMB Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|o~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.848 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|o~0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.436 ns) + CELL(2.504 ns) 7.788 ns led_a 3 PIN PIN_A6 0 " "Info: 3: + IC(4.436 ns) + CELL(2.504 ns) = 7.788 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'led_a'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.940 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|o~0 led_a } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.717 ns ( 34.89 % ) " "Info: Total cell delay = 2.717 ns ( 34.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.071 ns ( 65.11 % ) " "Info: Total interconnect delay = 5.071 ns ( 65.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.788 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|o~0 led_a } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "7.788 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|o~0 {} led_a {} } { 0.000ns 0.635ns 4.436ns } { 0.000ns 0.213ns 2.504ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.788 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|o~0 led_a } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "7.788 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|o~0 {} led_a {} } { 0.000ns 0.635ns 4.436ns } { 0.000ns 0.213ns 2.504ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "debounce:sys_res_n_debounce_inst\|sync:sync_inst\|sync\[1\] sys_res_n sys_clk -3.008 ns register " "Info: th for register \"debounce:sys_res_n_debounce_inst\|sync:sync_inst\|sync\[1\]\" (data pin = \"sys_res_n\", clock pin = \"sys_clk\") is -3.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.156 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 3.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 44; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.560 ns) 3.156 ns debounce:sys_res_n_debounce_inst\|sync:sync_inst\|sync\[1\] 2 REG LC_X33_Y3_N2 1 " "Info: 2: + IC(1.836 ns) + CELL(0.560 ns) = 3.156 ns; Loc. = LC_X33_Y3_N2; Fanout = 1; REG Node = 'debounce:sys_res_n_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.396 ns" { sys_clk debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.83 % ) " "Info: Total cell delay = 1.320 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.836 ns ( 58.17 % ) " "Info: Total interconnect delay = 1.836 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.156 ns" { sys_clk debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.156 ns" { sys_clk {} sys_clk~out0 {} debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.836ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.264 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns sys_res_n 1 PIN PIN_AF17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_AF17; Fanout = 1; PIN Node = 'sys_res_n'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_res_n } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.888 ns) + CELL(0.235 ns) 6.264 ns debounce:sys_res_n_debounce_inst\|sync:sync_inst\|sync\[1\] 2 REG LC_X33_Y3_N2 1 " "Info: 2: + IC(4.888 ns) + CELL(0.235 ns) = 6.264 ns; Loc. = LC_X33_Y3_N2; Fanout = 1; REG Node = 'debounce:sys_res_n_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.123 ns" { sys_res_n debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 21.97 % ) " "Info: Total cell delay = 1.376 ns ( 21.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.888 ns ( 78.03 % ) " "Info: Total interconnect delay = 4.888 ns ( 78.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.264 ns" { sys_res_n debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "6.264 ns" { sys_res_n {} sys_res_n~out0 {} debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 4.888ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.156 ns" { sys_clk debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.156 ns" { sys_clk {} sys_clk~out0 {} debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.836ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.264 ns" { sys_res_n debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "6.264 ns" { sys_res_n {} sys_res_n~out0 {} debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 4.888ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Peak virtual memory: 141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 14:44:32 2010 " "Info: Processing ended: Tue May 18 14:44:32 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 14:44:35 2010 " "Info: Processing started: Tue May 18 14:44:35 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "mjl_stratix.vho mjl_stratix_vhd.sdo /homes/s0726179/hwmod/our_calc/mycalc/mjl_stratix/simulation/modelsim/ simulation " "Info: Generated files \"mjl_stratix.vho\" and \"mjl_stratix_vhd.sdo\" in directory \"/homes/s0726179/hwmod/our_calc/mycalc/mjl_stratix/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 14:44:36 2010 " "Info: Processing ended: Tue May 18 14:44:36 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Info: Quartus II Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
