$date
	Mon Oct 07 11:08:35 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module exp22_td $end
$var wire 8 ! i [7:0] $end
$var reg 3 " o [2:0] $end
$scope module test $end
$var wire 3 # a [2:0] $end
$var reg 8 $ y [7:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 %
b1 $
b0 #
b0 "
b1 !
$end
#5
b10 !
b10 $
b1000 %
b1 "
b1 #
#10
b100 !
b100 $
b1000 %
b10 "
b10 #
#15
b1000 !
b1000 $
b1000 %
b11 "
b11 #
#20
b10000 !
b10000 $
b1000 %
b100 "
b100 #
#25
b100000 !
b100000 $
b1000 %
b101 "
b101 #
#30
b1000000 !
b1000000 $
b1000 %
b110 "
b110 #
#35
b10000000 !
b10000000 $
b1000 %
b111 "
b111 #
