Fitter report for FIRBU_AM
Fri Apr 12 13:24:29 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+------------------------------------+------------------------------------------+
; Fitter Status                      ; Successful - Fri Apr 12 13:24:29 2013    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; FIRBU_AM                                 ;
; Top-level Entity Name              ; FIRBU_AM                                 ;
; Family                             ; Cyclone III                              ;
; Device                             ; EP3C10E144C8                             ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 6,593 / 10,320 ( 64 % )                  ;
;     Total combinational functions  ; 5,672 / 10,320 ( 55 % )                  ;
;     Dedicated logic registers      ; 2,874 / 10,320 ( 28 % )                  ;
; Total registers                    ; 2874                                     ;
; Total pins                         ; 42 / 95 ( 44 % )                         ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 338,944 / 423,936 ( 80 % )               ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                           ;
; Total PLLs                         ; 2 / 2 ( 100 % )                          ;
+------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C10E144C8                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.34        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  20.5%      ;
+----------------------------+-------------+


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+-----------+--------------------------------------+
; Pin Name  ; Reason                               ;
+-----------+--------------------------------------+
; SD_CLK    ; Missing drive strength and slew rate ;
; ADC_CLK1  ; Missing drive strength and slew rate ;
; ADC_CLK2  ; Missing drive strength and slew rate ;
; LED       ; Missing drive strength and slew rate ;
; WR        ; Missing drive strength and slew rate ;
; RD        ; Missing drive strength and slew rate ;
; SIWU      ; Missing drive strength and slew rate ;
; OE        ; Missing drive strength and slew rate ;
; SD_CMD    ; Missing drive strength and slew rate ;
; SD_DAT[0] ; Missing drive strength and slew rate ;
; SD_DAT[1] ; Missing drive strength and slew rate ;
; SD_DAT[2] ; Missing drive strength and slew rate ;
; SD_DAT[3] ; Missing drive strength and slew rate ;
; D[0]      ; Missing drive strength and slew rate ;
; D[1]      ; Missing drive strength and slew rate ;
; D[2]      ; Missing drive strength and slew rate ;
; D[3]      ; Missing drive strength and slew rate ;
; D[4]      ; Missing drive strength and slew rate ;
; D[5]      ; Missing drive strength and slew rate ;
; D[6]      ; Missing drive strength and slew rate ;
; D[7]      ; Missing drive strength and slew rate ;
+-----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                      ;
+-----------------------+----------------+--------------+-----------------+---------------+----------------+
; Name                  ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+-----------------------+----------------+--------------+-----------------+---------------+----------------+
; Weak Pull-Up Resistor ; FIRBU_AM       ;              ; CHANGE_PATH_BUT ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; FIRBU_AM       ;              ; START_BUT       ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; FIRBU_AM       ;              ; STOP_BUT        ; ON            ; QSF Assignment ;
+-----------------------+----------------+--------------+-----------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 8778 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 8778 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 7083    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 234     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 1445    ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 16      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 6,593 / 10,320 ( 64 % )    ;
;     -- Combinational with no register       ; 3719                       ;
;     -- Register only                        ; 921                        ;
;     -- Combinational with a register        ; 1953                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2793                       ;
;     -- 3 input functions                    ; 1442                       ;
;     -- <=2 input functions                  ; 1437                       ;
;     -- Register only                        ; 921                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4496                       ;
;     -- arithmetic mode                      ; 1176                       ;
;                                             ;                            ;
; Total registers*                            ; 2,874 / 10,744 ( 27 % )    ;
;     -- Dedicated logic registers            ; 2,874 / 10,320 ( 28 % )    ;
;     -- I/O registers                        ; 0 / 424 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 486 / 645 ( 75 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 42 / 95 ( 44 % )           ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 10                         ;
; M9Ks                                        ; 42 / 46 ( 91 % )           ;
; Total block memory bits                     ; 338,944 / 423,936 ( 80 % ) ;
; Total block memory implementation bits      ; 387,072 / 423,936 ( 91 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )             ;
; PLLs                                        ; 2 / 2 ( 100 % )            ;
; Global clocks                               ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 18% / 17% / 19%            ;
; Peak interconnect usage (total/H/V)         ; 29% / 30% / 29%            ;
; Maximum fan-out                             ; 944                        ;
; Highest non-global fan-out                  ; 558                        ;
; Total fan-out                               ; 29419                      ;
; Average fan-out                             ; 3.12                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                             ;                       ;                      ;                                ;                                ;
; Total logic elements                        ; 5380 / 10320 ( 52 % ) ; 158 / 10320 ( 2 % )  ; 1055 / 10320 ( 10 % )          ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 3554                  ; 64                   ; 101                            ; 0                              ;
;     -- Register only                        ; 284                   ; 18                   ; 619                            ; 0                              ;
;     -- Combinational with a register        ; 1542                  ; 76                   ; 335                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                      ;                                ;                                ;
;     -- 4 input functions                    ; 2513                  ; 56                   ; 224                            ; 0                              ;
;     -- 3 input functions                    ; 1273                  ; 49                   ; 120                            ; 0                              ;
;     -- <=2 input functions                  ; 1310                  ; 35                   ; 92                             ; 0                              ;
;     -- Register only                        ; 284                   ; 18                   ; 619                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic elements by mode                      ;                       ;                      ;                                ;                                ;
;     -- normal mode                          ; 3977                  ; 132                  ; 387                            ; 0                              ;
;     -- arithmetic mode                      ; 1119                  ; 8                    ; 49                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total registers                             ; 1826                  ; 94                   ; 954                            ; 0                              ;
;     -- Dedicated logic registers            ; 1826 / 10320 ( 18 % ) ; 94 / 10320 ( < 1 % ) ; 954 / 10320 ( 9 % )            ; 0 / 10320 ( 0 % )              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used   ; 394 / 645 ( 61 % )    ; 15 / 645 ( 2 % )     ; 94 / 645 ( 15 % )              ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                    ; 42                    ; 0                    ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 280576                ; 0                    ; 58368                          ; 0                              ;
; Total RAM block bits                        ; 322560                ; 0                    ; 64512                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 35 / 46 ( 76 % )      ; 0 / 46 ( 0 % )       ; 7 / 46 ( 15 % )                ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 6 / 12 ( 50 % )       ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )                 ; 4 / 12 ( 33 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Connections                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                    ; 464                   ; 135                  ; 1201                           ; 4                              ;
;     -- Registered Input Connections         ; 447                   ; 103                  ; 997                            ; 0                              ;
;     -- Output Connections                   ; 1229                  ; 124                  ; 1                              ; 450                            ;
;     -- Registered Output Connections        ; 40                    ; 123                  ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                    ; 25096                 ; 886                  ; 4798                           ; 465                            ;
;     -- Registered Connections               ; 10339                 ; 622                  ; 2992                           ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; External Connections                        ;                       ;                      ;                                ;                                ;
;     -- Top                                  ; 26                    ; 127                  ; 1086                           ; 454                            ;
;     -- sld_hub:auto_hub                     ; 127                   ; 16                   ; 116                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1086                  ; 116                  ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 454                   ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                          ; 24                    ; 19                   ; 171                            ; 4                              ;
;     -- Output Ports                         ; 46                    ; 37                   ; 124                            ; 4                              ;
;     -- Bidir Ports                          ; 13                    ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                    ; 25                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 26                   ; 115                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                    ; 20                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                    ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                    ; 40                             ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 15                   ; 115                            ; 0                              ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ADC_INPUT1[0] ; 71    ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ADC_INPUT1[1] ; 70    ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ADC_INPUT1[2] ; 69    ; 4        ; 30           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ADC_INPUT1[3] ; 68    ; 4        ; 30           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ADC_INPUT1[4] ; 67    ; 4        ; 30           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ADC_INPUT1[5] ; 66    ; 4        ; 28           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ADC_INPUT1[6] ; 65    ; 4        ; 28           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ADC_INPUT1[7] ; 64    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ADC_INPUT2[0] ; 119   ; 7        ; 23           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ADC_INPUT2[1] ; 113   ; 7        ; 28           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ADC_INPUT2[2] ; 115   ; 7        ; 28           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ADC_INPUT2[3] ; 110   ; 7        ; 30           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ADC_INPUT2[4] ; 112   ; 7        ; 28           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ADC_INPUT2[5] ; 114   ; 7        ; 28           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ADC_INPUT2[6] ; 120   ; 7        ; 23           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ADC_INPUT2[7] ; 99    ; 6        ; 34           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; BUT           ; 98    ; 6        ; 34           ; 17           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; EXT_CLK       ; 22    ; 1        ; 0            ; 11           ; 0            ; 34                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; EXT_USB_CLK   ; 91    ; 6        ; 34           ; 12           ; 0            ; 597                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; RXF           ; 2     ; 1        ; 0            ; 23           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; TXE           ; 1     ; 1        ; 0            ; 23           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CLK1 ; 72    ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_CLK2 ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED      ; 73    ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; OE       ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RD       ; 4     ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_CLK   ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SIWU     ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; WR       ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------------------------------------------------------------------------------------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                           ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------------------------------------------------------------------------------------------------+---------------------+
; D[0]      ; 135   ; 8        ; 11           ; 24           ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; peripheralController:peripheralControllerUnit|OE~0 (inverted)                                                  ; -                   ;
; D[1]      ; 136   ; 8        ; 9            ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; peripheralController:peripheralControllerUnit|OE~0 (inverted)                                                  ; -                   ;
; D[2]      ; 137   ; 8        ; 7            ; 24           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; peripheralController:peripheralControllerUnit|OE~0 (inverted)                                                  ; -                   ;
; D[3]      ; 138   ; 8        ; 7            ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; peripheralController:peripheralControllerUnit|OE~0 (inverted)                                                  ; -                   ;
; D[4]      ; 141   ; 8        ; 5            ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; peripheralController:peripheralControllerUnit|OE~0 (inverted)                                                  ; -                   ;
; D[5]      ; 142   ; 8        ; 3            ; 24           ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; peripheralController:peripheralControllerUnit|OE~0 (inverted)                                                  ; -                   ;
; D[6]      ; 143   ; 8        ; 1            ; 24           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; peripheralController:peripheralControllerUnit|OE~0 (inverted)                                                  ; -                   ;
; D[7]      ; 144   ; 8        ; 1            ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; peripheralController:peripheralControllerUnit|OE~0 (inverted)                                                  ; -                   ;
; SD_CMD    ; 50    ; 3        ; 13           ; 0            ; 0            ; 14                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|cmd~3 (inverted)                            ; -                   ;
; SD_DAT[0] ; 52    ; 3        ; 16           ; 0            ; 7            ; 19                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|OUTPUTBUS[0]~7 (inverted) ; -                   ;
; SD_DAT[1] ; 53    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|OUTPUTBUS[0]~7 (inverted) ; -                   ;
; SD_DAT[2] ; 46    ; 3        ; 7            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|OUTPUTBUS[0]~7 (inverted) ; -                   ;
; SD_DAT[3] ; 49    ; 3        ; 13           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|OUTPUTBUS[0]~7 (inverted) ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; ADC_CLK2                ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; BUT                     ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; ADC_INPUT2[7]           ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; D[2]                    ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; D[3]                    ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 9 / 13 ( 69 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 6 / 11 ( 55 % ) ; 2.5V          ; --           ;
; 4        ; 9 / 14 ( 64 % ) ; 2.5V          ; --           ;
; 5        ; 2 / 14 ( 14 % ) ; 2.5V          ; --           ;
; 6        ; 6 / 10 ( 60 % ) ; 2.5V          ; --           ;
; 7        ; 7 / 13 ( 54 % ) ; 2.5V          ; --           ;
; 8        ; 8 / 12 ( 67 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; TXE                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; RXF                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; WR                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ; 3          ; 1        ; RD                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 23         ; 1        ; EXT_CLK                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; SD_DAT[2]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; SD_DAT[3]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; SD_CMD                                                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; SD_CLK                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; SD_DAT[0]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; SD_DAT[1]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; ADC_INPUT1[7]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; ADC_INPUT1[6]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; ADC_INPUT1[5]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; ADC_INPUT1[4]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; ADC_INPUT1[3]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; ADC_INPUT1[2]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; ADC_INPUT1[1]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; ADC_INPUT1[0]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; ADC_CLK1                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; LED                                                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; ADC_CLK2                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; EXT_USB_CLK                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; BUT                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 137        ; 6        ; ADC_INPUT2[7]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; OE                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 146        ; 6        ; SIWU                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; ADC_INPUT2[3]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; ADC_INPUT2[4]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 113      ; 156        ; 7        ; ADC_INPUT2[1]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 157        ; 7        ; ADC_INPUT2[5]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 115      ; 158        ; 7        ; ADC_INPUT2[2]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; ADC_INPUT2[0]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 164        ; 7        ; ADC_INPUT2[6]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; D[0]                                                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; D[1]                                                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; D[2]                                                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; D[3]                                                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; D[4]                                                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; D[5]                                                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; D[6]                                                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; D[7]                                                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                           ;
+-------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Name                          ; pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|pll1 ; pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; SDC pin name                  ; SDTiming|altpll_component|auto_generated|pll1                                           ; pllADCUnit|altpll_component|auto_generated|pll1                             ;
; PLL mode                      ; Normal                                                                                  ; Normal                                                                      ;
; Compensate clock              ; clock0                                                                                  ; clock0                                                                      ;
; Compensated input/output pins ; --                                                                                      ; --                                                                          ;
; Switchover type               ; --                                                                                      ; --                                                                          ;
; Input frequency 0             ; 50.0 MHz                                                                                ; 60.0 MHz                                                                    ;
; Input frequency 1             ; --                                                                                      ; --                                                                          ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                ; 60.0 MHz                                                                    ;
; Nominal VCO frequency         ; 450.0 MHz                                                                               ; 480.1 MHz                                                                   ;
; VCO post scale K counter      ; 2                                                                                       ; 2                                                                           ;
; VCO frequency control         ; Auto                                                                                    ; Auto                                                                        ;
; VCO phase shift step          ; 277 ps                                                                                  ; 260 ps                                                                      ;
; VCO multiply                  ; --                                                                                      ; --                                                                          ;
; VCO divide                    ; --                                                                                      ; --                                                                          ;
; Freq min lock                 ; 33.34 MHz                                                                               ; 37.5 MHz                                                                    ;
; Freq max lock                 ; 72.24 MHz                                                                               ; 81.27 MHz                                                                   ;
; M VCO Tap                     ; 0                                                                                       ; 0                                                                           ;
; M Initial                     ; 1                                                                                       ; 1                                                                           ;
; M value                       ; 9                                                                                       ; 8                                                                           ;
; N value                       ; 1                                                                                       ; 1                                                                           ;
; Charge pump current           ; setting 1                                                                               ; setting 1                                                                   ;
; Loop filter resistance        ; setting 27                                                                              ; setting 27                                                                  ;
; Loop filter capacitance       ; setting 0                                                                               ; setting 0                                                                   ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                    ; 1.03 MHz to 1.97 MHz                                                        ;
; Bandwidth type                ; Medium                                                                                  ; Medium                                                                      ;
; Real time reconfigurable      ; Off                                                                                     ; Off                                                                         ;
; Scan chain MIF file           ; --                                                                                      ; --                                                                          ;
; Preserve PLL counter order    ; Off                                                                                     ; Off                                                                         ;
; PLL location                  ; PLL_1                                                                                   ; PLL_2                                                                       ;
; Inclk0 signal                 ; EXT_CLK                                                                                 ; EXT_USB_CLK                                                                 ;
; Inclk1 signal                 ; --                                                                                      ; --                                                                          ;
; Inclk0 signal type            ; Dedicated Pin                                                                           ; Dedicated Pin                                                               ;
; Inclk1 signal type            ; --                                                                                      ; --                                                                          ;
+-------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+
; Name                                                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                           ;
+----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+
; pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 1    ; 200 ; 0.25 MHz         ; 0 (0 ps)    ; 0.10 (277 ps)    ; 50/50      ; C1      ; 450           ; 225/225 Even ; C0            ; 1       ; 0       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[1]            ; clock1       ; 9    ; 20  ; 22.5 MHz         ; 0 (0 ps)    ; 2.25 (277 ps)    ; 50/50      ; C2      ; 20            ; 10/10 Even   ; --            ; 1       ; 0       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[0]~cascade_in ; --           ; --   ; --  ; --               ; --          ; --               ; --         ; C0      ; 4             ; 2/2 Even     ; --            ; 1       ; 0       ;                                                        ;
; pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|wire_pll1_clk[0]                        ; clock0       ; 1    ; 60  ; 1.0 MHz          ; 0 (0 ps)    ; 0.09 (260 ps)    ; 50/50      ; C0      ; 480           ; 240/240 Even ; --            ; 1       ; 0       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|wire_pll1_clk[1]                        ; clock1       ; 1    ; 1   ; 60.0 MHz         ; 0 (0 ps)    ; 5.63 (260 ps)    ; 50/50      ; C1      ; 8             ; 4/4 Even     ; --            ; 1       ; 0       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FIRBU_AM                                                                                               ; 6593 (626)  ; 2874 (75)                 ; 0 (0)         ; 338944      ; 42   ; 0            ; 0       ; 0         ; 42   ; 0            ; 3719 (549)   ; 921 (1)           ; 1953 (128)       ; |FIRBU_AM                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |USBBuff:USBBuffUnit|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIRBU_AM|USBBuff:USBBuffUnit                                                                                                                                                                                                                                                                                                                  ;              ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIRBU_AM|USBBuff:USBBuffUnit|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ;              ;
;          |altsyncram_86k1:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIRBU_AM|USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated                                                                                                                                                                                                                                                   ;              ;
;    |USBTransceiver:USBTransceiverUnit|                                                                  ; 73 (20)     ; 32 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (14)      ; 0 (0)             ; 32 (6)           ; |FIRBU_AM|USBTransceiver:USBTransceiverUnit                                                                                                                                                                                                                                                                                                    ;              ;
;       |USBTransceiverPumper:USBTransceiverPumperUnit|                                                   ; 53 (53)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 26 (26)          ; |FIRBU_AM|USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit                                                                                                                                                                                                                                                      ;              ;
;    |commandManager:commandManagerUnit|                                                                  ; 3224 (626)  ; 743 (141)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2480 (484)   ; 43 (25)           ; 701 (120)        ; |FIRBU_AM|commandManager:commandManagerUnit                                                                                                                                                                                                                                                                                                    ;              ;
;       |acmdCounter:acmdCounterUnit|                                                                     ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |FIRBU_AM|commandManager:commandManagerUnit|acmdCounter:acmdCounterUnit                                                                                                                                                                                                                                                                        ;              ;
;          |lpm_counter:LPM_COUNTER_component|                                                            ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |FIRBU_AM|commandManager:commandManagerUnit|acmdCounter:acmdCounterUnit|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                      ;              ;
;             |cntr_76i:auto_generated|                                                                   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |FIRBU_AM|commandManager:commandManagerUnit|acmdCounter:acmdCounterUnit|lpm_counter:LPM_COUNTER_component|cntr_76i:auto_generated                                                                                                                                                                                                              ;              ;
;       |cmdRepeatCounter:cmdRepeatCounterUnit|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |FIRBU_AM|commandManager:commandManagerUnit|cmdRepeatCounter:cmdRepeatCounterUnit                                                                                                                                                                                                                                                              ;              ;
;          |lpm_counter:LPM_COUNTER_component|                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |FIRBU_AM|commandManager:commandManagerUnit|cmdRepeatCounter:cmdRepeatCounterUnit|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                            ;              ;
;             |cntr_26i:auto_generated|                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |FIRBU_AM|commandManager:commandManagerUnit|cmdRepeatCounter:cmdRepeatCounterUnit|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated                                                                                                                                                                                                    ;              ;
;       |dataCRCStatus:dataCRCStatusUnit|                                                                 ; 48 (48)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 12 (12)          ; |FIRBU_AM|commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit                                                                                                                                                                                                                                                                    ;              ;
;       |dataReader:dataReaderUnit|                                                                       ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 14 (14)          ; |FIRBU_AM|commandManager:commandManagerUnit|dataReader:dataReaderUnit                                                                                                                                                                                                                                                                          ;              ;
;       |dataWriter:dataWriterFromRAMUnit|                                                                ; 183 (106)   ; 100 (23)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 8 (8)             ; 92 (14)          ; |FIRBU_AM|commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit                                                                                                                                                                                                                                                                   ;              ;
;          |sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOutUnit|                                  ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |FIRBU_AM|commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOutUnit                                                                                                                                                                                                       ;              ;
;             |lpm_counter:LPM_COUNTER_component|                                                         ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |FIRBU_AM|commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOutUnit|lpm_counter:LPM_COUNTER_component                                                                                                                                                                     ;              ;
;                |cntr_j7i:auto_generated|                                                                ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |FIRBU_AM|commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOutUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated                                                                                                                                             ;              ;
;          |serial_CRC16:lineDW0|                                                                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIRBU_AM|commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|serial_CRC16:lineDW0                                                                                                                                                                                                                                              ;              ;
;          |serial_CRC16:lineDW1|                                                                         ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FIRBU_AM|commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|serial_CRC16:lineDW1                                                                                                                                                                                                                                              ;              ;
;          |serial_CRC16:lineDW2|                                                                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIRBU_AM|commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|serial_CRC16:lineDW2                                                                                                                                                                                                                                              ;              ;
;          |serial_CRC16:lineDW3|                                                                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIRBU_AM|commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|serial_CRC16:lineDW3                                                                                                                                                                                                                                              ;              ;
;       |dataWriterOnAir:dataWriterOnAirUnit|                                                             ; 63 (33)     ; 34 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (28)      ; 0 (0)             ; 34 (5)           ; |FIRBU_AM|commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit                                                                                                                                                                                                                                                                ;              ;
;          |sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOut_OAUnit|                               ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |FIRBU_AM|commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOut_OAUnit                                                                                                                                                                                                 ;              ;
;             |lpm_counter:LPM_COUNTER_component|                                                         ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |FIRBU_AM|commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOut_OAUnit|lpm_counter:LPM_COUNTER_component                                                                                                                                                               ;              ;
;                |cntr_j7i:auto_generated|                                                                ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |FIRBU_AM|commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOut_OAUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated                                                                                                                                       ;              ;
;          |serial_CRC16:lineDW_OA0|                                                                      ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |FIRBU_AM|commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|serial_CRC16:lineDW_OA0                                                                                                                                                                                                                                        ;              ;
;       |muteCounter:initMute|                                                                            ; 46 (46)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 33 (33)          ; |FIRBU_AM|commandManager:commandManagerUnit|muteCounter:initMute                                                                                                                                                                                                                                                                               ;              ;
;       |muteCounter:muteAfterCMD|                                                                        ; 47 (47)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 33 (33)          ; |FIRBU_AM|commandManager:commandManagerUnit|muteCounter:muteAfterCMD                                                                                                                                                                                                                                                                           ;              ;
;       |muteCounter:muteAfterVoltageRelease|                                                             ; 47 (47)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 33 (33)          ; |FIRBU_AM|commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease                                                                                                                                                                                                                                                                ;              ;
;       |muteCounter:muteRespCheck|                                                                       ; 45 (45)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 33 (33)          ; |FIRBU_AM|commandManager:commandManagerUnit|muteCounter:muteRespCheck                                                                                                                                                                                                                                                                          ;              ;
;       |parallelCmdToSerialConverter:PTS|                                                                ; 126 (83)    ; 51 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (47)      ; 0 (0)             ; 51 (36)          ; |FIRBU_AM|commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS                                                                                                                                                                                                                                                                   ;              ;
;          |parallel_CRC7:crc7cmdProtect|                                                                 ; 43 (43)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 15 (15)          ; |FIRBU_AM|commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect                                                                                                                                                                                                                                      ;              ;
;       |parallelToWideBusDataWriter:dataWriterParallelUnit|                                              ; 1688 (1623) ; 98 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1590 (1589)  ; 4 (4)             ; 94 (30)          ; |FIRBU_AM|commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit                                                                                                                                                                                                                                                 ;              ;
;          |serial_CRC16:line0|                                                                           ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |FIRBU_AM|commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|serial_CRC16:line0                                                                                                                                                                                                                              ;              ;
;          |serial_CRC16:line1|                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIRBU_AM|commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|serial_CRC16:line1                                                                                                                                                                                                                              ;              ;
;          |serial_CRC16:line2|                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIRBU_AM|commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|serial_CRC16:line2                                                                                                                                                                                                                              ;              ;
;          |serial_CRC16:line3|                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |FIRBU_AM|commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|serial_CRC16:line3                                                                                                                                                                                                                              ;              ;
;       |serialRespToParallelConverter:STP_LR|                                                            ; 92 (84)     ; 46 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (45)      ; 3 (3)             ; 43 (36)          ; |FIRBU_AM|commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR                                                                                                                                                                                                                                                               ;              ;
;          |serial_CRC7:crc7RespChecker|                                                                  ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |FIRBU_AM|commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker                                                                                                                                                                                                                                   ;              ;
;       |serialRespToParallelConverter:STP|                                                               ; 149 (141)   ; 72 (65)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (76)      ; 3 (3)             ; 69 (62)          ; |FIRBU_AM|commandManager:commandManagerUnit|serialRespToParallelConverter:STP                                                                                                                                                                                                                                                                  ;              ;
;          |serial_CRC7:crc7RespChecker|                                                                  ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |FIRBU_AM|commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker                                                                                                                                                                                                                                      ;              ;
;       |transfrMultBlockWriteCounter:transfrMultBlockWriteCounterUnit|                                   ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |FIRBU_AM|commandManager:commandManagerUnit|transfrMultBlockWriteCounter:transfrMultBlockWriteCounterUnit                                                                                                                                                                                                                                      ;              ;
;    |digiBuff:digiBuffUnit|                                                                              ; 30 (0)      ; 4 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 3 (0)             ; 3 (0)            ; |FIRBU_AM|digiBuff:digiBuffUnit                                                                                                                                                                                                                                                                                                                ;              ;
;       |altsyncram:altsyncram_component|                                                                 ; 30 (0)      ; 4 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 3 (0)             ; 3 (0)            ; |FIRBU_AM|digiBuff:digiBuffUnit|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ;              ;
;          |altsyncram_vfk1:auto_generated|                                                               ; 30 (6)      ; 4 (4)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (2)       ; 3 (3)             ; 3 (1)            ; |FIRBU_AM|digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated                                                                                                                                                                                                                                                 ;              ;
;             |decode_67a:rden_decode_b|                                                                  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |FIRBU_AM|digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_67a:rden_decode_b                                                                                                                                                                                                                        ;              ;
;             |decode_dra:decode2|                                                                        ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |FIRBU_AM|digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_dra:decode2                                                                                                                                                                                                                              ;              ;
;             |mux_tlb:mux3|                                                                              ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |FIRBU_AM|digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|mux_tlb:mux3                                                                                                                                                                                                                                    ;              ;
;    |digiBuffToSTWPump:digiBuffToSTWPumpUnit|                                                            ; 160 (88)    ; 82 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (45)      ; 0 (0)             ; 83 (43)          ; |FIRBU_AM|digiBuffToSTWPump:digiBuffToSTWPumpUnit                                                                                                                                                                                                                                                                                              ;              ;
;       |sectorToWritePumper:sectorToWritePumperUnit|                                                     ; 72 (72)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 40 (40)          ; |FIRBU_AM|digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit                                                                                                                                                                                                                                                  ;              ;
;    |fileSystemServer:fileSystemServerUnit|                                                              ; 260 (260)   ; 238 (238)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 63 (63)           ; 175 (175)        ; |FIRBU_AM|fileSystemServer:fileSystemServerUnit                                                                                                                                                                                                                                                                                                ;              ;
;    |movingAverage:movingAverageUnit|                                                                    ; 556 (522)   ; 368 (337)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 188 (185)    ; 164 (155)         ; 204 (182)        ; |FIRBU_AM|movingAverage:movingAverageUnit                                                                                                                                                                                                                                                                                                      ;              ;
;       |USBdigitizer:USBdigitizerUnit|                                                                   ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |FIRBU_AM|movingAverage:movingAverageUnit|USBdigitizer:USBdigitizerUnit                                                                                                                                                                                                                                                                        ;              ;
;       |sectorToWriteDigitizer:sectorToWriteDigitizerUnit|                                               ; 25 (25)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 9 (9)             ; 14 (14)          ; |FIRBU_AM|movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit                                                                                                                                                                                                                                                    ;              ;
;    |muteCounter:muteBetweenAllocationStatesUnit|                                                        ; 46 (46)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 33 (33)          ; |FIRBU_AM|muteCounter:muteBetweenAllocationStatesUnit                                                                                                                                                                                                                                                                                          ;              ;
;    |peripheralController:peripheralControllerUnit|                                                      ; 211 (127)   ; 120 (54)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (73)      ; 7 (7)             ; 113 (47)         ; |FIRBU_AM|peripheralController:peripheralControllerUnit                                                                                                                                                                                                                                                                                        ;              ;
;       |muteCounter:muteCounterButStartStopControllerUnit1|                                              ; 47 (47)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 33 (33)          ; |FIRBU_AM|peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1                                                                                                                                                                                                                                     ;              ;
;       |muteCounter:muteCounterButStartStopControllerUnit2|                                              ; 37 (37)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 33 (33)          ; |FIRBU_AM|peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2                                                                                                                                                                                                                                     ;              ;
;    |pllADC:pllADCUnit|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIRBU_AM|pllADC:pllADCUnit                                                                                                                                                                                                                                                                                                                    ;              ;
;       |altpll:altpll_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIRBU_AM|pllADC:pllADCUnit|altpll:altpll_component                                                                                                                                                                                                                                                                                            ;              ;
;          |pllADC_altpll:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIRBU_AM|pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated                                                                                                                                                                                                                                                               ;              ;
;    |pllSdClocking:SDTiming|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIRBU_AM|pllSdClocking:SDTiming                                                                                                                                                                                                                                                                                                               ;              ;
;       |altpll:altpll_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIRBU_AM|pllSdClocking:SDTiming|altpll:altpll_component                                                                                                                                                                                                                                                                                       ;              ;
;          |pllSdClocking_altpll:auto_generated|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIRBU_AM|pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated                                                                                                                                                                                                                                                   ;              ;
;    |sectorToWrite:sectorToWriteUnit|                                                                    ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |FIRBU_AM|sectorToWrite:sectorToWriteUnit                                                                                                                                                                                                                                                                                                      ;              ;
;       |altsyncram:altsyncram_component|                                                                 ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |FIRBU_AM|sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ;              ;
;          |altsyncram_f8n1:auto_generated|                                                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |FIRBU_AM|sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated                                                                                                                                                                                                                                       ;              ;
;    |sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|                                        ; 48 (48)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (3)             ; 42 (42)          ; |FIRBU_AM|sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit                                                                                                                                                                                                                                                                          ;              ;
;    |sectorToWriteFATpage:sectorToWriteFATpageUnit|                                                      ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |FIRBU_AM|sectorToWriteFATpage:sectorToWriteFATpageUnit                                                                                                                                                                                                                                                                                        ;              ;
;       |altsyncram:altsyncram_component|                                                                 ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |FIRBU_AM|sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component                                                                                                                                                                                                                                                        ;              ;
;          |altsyncram_97n1:auto_generated|                                                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |FIRBU_AM|sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated                                                                                                                                                                                                                         ;              ;
;    |sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|                                                ; 150 (150)   ; 84 (84)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 86 (86)          ; |FIRBU_AM|sectorToWriteFATupdater:sectorToWriteFATupdaterUnit                                                                                                                                                                                                                                                                                  ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 158 (1)     ; 94 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (1)       ; 18 (0)            ; 76 (0)           ; |FIRBU_AM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 157 (116)   ; 94 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (50)      ; 18 (16)           ; 76 (51)          ; |FIRBU_AM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |FIRBU_AM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 17 (17)          ; |FIRBU_AM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 1055 (115)  ; 954 (114)                 ; 0 (0)         ; 58368       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 101 (1)      ; 619 (112)         ; 335 (0)          ; |FIRBU_AM|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 942 (0)     ; 840 (0)                   ; 0 (0)         ; 58368       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (0)      ; 507 (0)           ; 335 (0)          ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 942 (272)   ; 840 (260)                 ; 0 (0)         ; 58368       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (12)     ; 507 (252)         ; 335 (7)          ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 66 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 43 (43)           ; 21 (0)           ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                            ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_grc:auto_generated|                                                              ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_grc:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 58368       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_c324:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 58368       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated                                                                                                                                           ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 94 (94)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 11 (11)           ; 49 (49)          ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                               ; 326 (1)     ; 301 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 191 (0)           ; 112 (1)          ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 291 (0)     ; 285 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 177 (0)           ; 110 (0)          ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 171 (171)   ; 171 (171)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 171 (171)         ; 0 (0)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 120 (0)     ; 114 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 6 (0)             ; 110 (0)          ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 30 (20)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 10 (0)            ; 1 (1)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 138 (11)    ; 121 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (11)      ; 0 (0)             ; 121 (0)          ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_vfi:auto_generated|                                                             ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vfi:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_v7j:auto_generated|                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_3fi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 57 (57)     ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 57 (57)          ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 8 (8)            ; |FIRBU_AM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; SD_CLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_CLK1      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_CLK2      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; WR            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RD            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SIWU          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; OE            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SD_CMD        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SD_DAT[0]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SD_DAT[1]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SD_DAT[2]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SD_DAT[3]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D[0]          ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; D[1]          ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; D[2]          ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; D[3]          ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; D[4]          ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; D[5]          ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; D[6]          ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; D[7]          ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; TXE           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; EXT_CLK       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RXF           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; EXT_USB_CLK   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; BUT           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_INPUT2[4] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_INPUT2[3] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_INPUT2[2] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_INPUT2[1] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_INPUT2[0] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_INPUT1[4] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_INPUT1[3] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_INPUT1[2] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_INPUT1[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_INPUT1[0] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_INPUT2[5] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_INPUT1[5] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_INPUT2[6] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_INPUT1[6] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_INPUT2[7] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_INPUT1[7] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                  ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                               ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+
; SD_CMD                                                                                            ;                   ;         ;
;      - commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|dataCRCLine         ; 0                 ; 6       ;
;      - commandManager:commandManagerUnit|serialRespToParallelConverter:STP|dataCRCLine            ; 0                 ; 6       ;
;      - commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|respBegin~0         ; 0                 ; 6       ;
;      - commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|rstCRC~2            ; 0                 ; 6       ;
;      - commandManager:commandManagerUnit|serialRespToParallelConverter:STP|rstCRC~2               ; 0                 ; 6       ;
;      - commandManager:commandManagerUnit|serialRespToParallelConverter:STP|respBegin~0            ; 0                 ; 6       ;
;      - commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD~0    ; 0                 ; 6       ;
;      - commandManager:commandManagerUnit|serialRespToParallelConverter:STP|respBegin~1            ; 0                 ; 6       ;
;      - commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD~0 ; 0                 ; 6       ;
;      - commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|respBegin~1         ; 0                 ; 6       ;
;      - commandManager:commandManagerUnit|serialRespToParallelConverter:STP|dataCRCLine~1          ; 0                 ; 6       ;
;      - commandManager:commandManagerUnit|serialRespToParallelConverter:STP|enaCRC~1               ; 0                 ; 6       ;
;      - commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|dataCRCLine~1       ; 0                 ; 6       ;
;      - commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|enaCRC~0            ; 0                 ; 6       ;
; SD_DAT[0]                                                                                         ;                   ;         ;
;      - commandManager:commandManagerUnit|Selector152~2                                            ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|Selector131~3                                            ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|Selector84~9                                             ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[0]~7     ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[4]~8     ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|Selector146~0                                            ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[3]~11    ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[1]~15    ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[2]~18    ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|Selector151~0                                            ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|Selector109~0                                            ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|Selector156~0                                            ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|Selector157~0                                            ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|Selector193~0                                            ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|Selector145~0                                            ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|Selector83~0                                             ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|Selector110~0                                            ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|Selector130~1                                            ; 1                 ; 6       ;
;      - commandManager:commandManagerUnit|dataReader:dataReaderUnit|beginReading~0                 ; 1                 ; 6       ;
; SD_DAT[1]                                                                                         ;                   ;         ;
; SD_DAT[2]                                                                                         ;                   ;         ;
; SD_DAT[3]                                                                                         ;                   ;         ;
; D[0]                                                                                              ;                   ;         ;
;      - peripheralController:peripheralControllerUnit|dataToRead[0]~feeder                         ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]~feeder                                   ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]~feeder                                ; 0                 ; 6       ;
; D[1]                                                                                              ;                   ;         ;
;      - peripheralController:peripheralControllerUnit|dataToRead[1]                                ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]~feeder                                ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]~feeder                                   ; 0                 ; 6       ;
; D[2]                                                                                              ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                          ; 1                 ; 6       ;
;      - peripheralController:peripheralControllerUnit|dataToRead[2]~feeder                         ; 1                 ; 6       ;
; D[3]                                                                                              ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                          ; 0                 ; 6       ;
;      - peripheralController:peripheralControllerUnit|dataToRead[3]~feeder                         ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]~feeder                                ; 0                 ; 6       ;
; D[4]                                                                                              ;                   ;         ;
;      - peripheralController:peripheralControllerUnit|dataToRead[4]~feeder                         ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]~feeder                                   ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]~feeder                                ; 0                 ; 6       ;
; D[5]                                                                                              ;                   ;         ;
;      - peripheralController:peripheralControllerUnit|dataToRead[5]                                ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]~feeder                                   ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]~feeder                                ; 1                 ; 6       ;
; D[6]                                                                                              ;                   ;         ;
;      - peripheralController:peripheralControllerUnit|dataToRead[6]                                ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]~feeder                                   ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]~feeder                                ; 0                 ; 6       ;
; D[7]                                                                                              ;                   ;         ;
;      - peripheralController:peripheralControllerUnit|dataToRead[7]                                ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                       ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                          ; 0                 ; 6       ;
; TXE                                                                                               ;                   ;         ;
;      - peripheralController:peripheralControllerUnit|state~44                                     ; 0                 ; 6       ;
;      - peripheralController:peripheralControllerUnit|state~47                                     ; 0                 ; 6       ;
;      - USBTransceiver:USBTransceiverUnit|state~33                                                 ; 0                 ; 6       ;
;      - USBTransceiver:USBTransceiverUnit|state~35                                                 ; 0                 ; 6       ;
;      - USBTransceiver:USBTransceiverUnit|state~38                                                 ; 0                 ; 6       ;
;      - USBTransceiver:USBTransceiverUnit|state~42                                                 ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]~feeder                                  ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]~feeder                               ; 0                 ; 6       ;
; EXT_CLK                                                                                           ;                   ;         ;
; RXF                                                                                               ;                   ;         ;
;      - peripheralController:peripheralControllerUnit|state~34                                     ; 0                 ; 6       ;
;      - peripheralController:peripheralControllerUnit|state~40                                     ; 0                 ; 6       ;
;      - peripheralController:peripheralControllerUnit|state~43                                     ; 0                 ; 6       ;
;      - peripheralController:peripheralControllerUnit|state~45                                     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                      ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                         ; 0                 ; 6       ;
; EXT_USB_CLK                                                                                       ;                   ;         ;
; BUT                                                                                               ;                   ;         ;
;      - peripheralController:peripheralControllerUnit|Selector4~0                                  ; 1                 ; 6       ;
;      - peripheralController:peripheralControllerUnit|Selector4~1                                  ; 1                 ; 6       ;
;      - peripheralController:peripheralControllerUnit|stateBUT~44                                  ; 1                 ; 6       ;
;      - peripheralController:peripheralControllerUnit|stateBUT~45                                  ; 1                 ; 6       ;
;      - peripheralController:peripheralControllerUnit|stateBUT~46                                  ; 1                 ; 6       ;
;      - peripheralController:peripheralControllerUnit|stateBUT~48                                  ; 1                 ; 6       ;
;      - peripheralController:peripheralControllerUnit|stateBUT~50                                  ; 1                 ; 6       ;
;      - peripheralController:peripheralControllerUnit|stateBUT~52                                  ; 1                 ; 6       ;
; ADC_INPUT2[4]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg2~0                                              ; 1                 ; 6       ;
; ADC_INPUT2[3]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg2~2                                              ; 1                 ; 6       ;
; ADC_INPUT2[2]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg2~3                                              ; 1                 ; 6       ;
; ADC_INPUT2[1]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg2~4                                              ; 1                 ; 6       ;
; ADC_INPUT2[0]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg2~5                                              ; 1                 ; 6       ;
; ADC_INPUT1[4]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg1~0                                              ; 0                 ; 6       ;
; ADC_INPUT1[3]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg1~2                                              ; 1                 ; 6       ;
; ADC_INPUT1[2]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg1~3                                              ; 0                 ; 6       ;
; ADC_INPUT1[1]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg1~4                                              ; 0                 ; 6       ;
; ADC_INPUT1[0]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg1~5                                              ; 0                 ; 6       ;
; ADC_INPUT2[5]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg2~6                                              ; 0                 ; 6       ;
; ADC_INPUT1[5]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg1~6                                              ; 1                 ; 6       ;
; ADC_INPUT2[6]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg2~7                                              ; 0                 ; 6       ;
; ADC_INPUT1[6]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg1~7                                              ; 1                 ; 6       ;
; ADC_INPUT2[7]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg2~8                                              ; 0                 ; 6       ;
; ADC_INPUT1[7]                                                                                     ;                   ;         ;
;      - movingAverage:movingAverageUnit|initialReg1~8                                              ; 1                 ; 6       ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+------------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                                                ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+------------------------------------------------------+--------+----------------------+------------------+---------------------------+
; ADDR[0]~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X11_Y9_N28  ; 34      ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; CUR_NUM_BLOCK_WRITTEN_COUNT[6]~0                                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y11_N28 ; 32      ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; DATA[0]~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X12_Y8_N8   ; 79      ; Latch enable                                         ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ENA_AVG                                                                                                                                                                                                                                                                                             ; LCCOMB_X12_Y5_N30  ; 35      ; Async. clear, Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; ENA_FAT                                                                                                                                                                                                                                                                                             ; LCCOMB_X13_Y3_N14  ; 51      ; Async. clear, Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ENA_FAT_UPDATER                                                                                                                                                                                                                                                                                     ; LCCOMB_X13_Y3_N26  ; 51      ; Async. clear, Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; EXT_CLK                                                                                                                                                                                                                                                                                             ; PIN_22             ; 32      ; Clock                                                ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; EXT_CLK                                                                                                                                                                                                                                                                                             ; PIN_22             ; 3       ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; EXT_USB_CLK                                                                                                                                                                                                                                                                                         ; PIN_91             ; 2       ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; EXT_USB_CLK                                                                                                                                                                                                                                                                                         ; PIN_91             ; 596     ; Clock                                                ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; INIT_ENA                                                                                                                                                                                                                                                                                            ; LCCOMB_X12_Y5_N26  ; 87      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; LessThan0~10                                                                                                                                                                                                                                                                                        ; LCCOMB_X21_Y1_N6   ; 33      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; RCLK_SW_QUAD_BYTE                                                                                                                                                                                                                                                                                   ; LCCOMB_X14_Y8_N24  ; 2       ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; RCLK_SW_SINGLE_BYTE                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y8_N18  ; 2       ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; RENA_SW_QUAD_BYTE~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y8_N8   ; 2       ; Read enable                                          ; no     ; --                   ; --               ; --                        ;
; RENA_SW_SINGLE_BYTE~0                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y8_N26  ; 2       ; Read enable                                          ; no     ; --                   ; --               ; --                        ;
; RST                                                                                                                                                                                                                                                                                                 ; FF_X12_Y11_N31     ; 558     ; Async. clear, Output enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; RST_FILE_SERVER                                                                                                                                                                                                                                                                                     ; LCCOMB_X12_Y5_N18  ; 73      ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; SD_CLK~1                                                                                                                                                                                                                                                                                            ; LCCOMB_X11_Y7_N0   ; 944     ; Clock                                                ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; SD_CLK~1                                                                                                                                                                                                                                                                                            ; LCCOMB_X11_Y7_N0   ; 148     ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; Selector161~4                                                                                                                                                                                                                                                                                       ; LCCOMB_X12_Y6_N10  ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; Selector208~22                                                                                                                                                                                                                                                                                      ; LCCOMB_X12_Y5_N10  ; 12      ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; USBTransceiver:USBTransceiverUnit|ENA_PUMP~2                                                                                                                                                                                                                                                        ; LCCOMB_X12_Y11_N22 ; 12      ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; USBTransceiver:USBTransceiverUnit|ENA_PUMP~3                                                                                                                                                                                                                                                        ; LCCOMB_X13_Y14_N4  ; 10      ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~clear_lut                                                                                                                                                                                          ; LCCOMB_X12_Y16_N12 ; 6       ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RCLK_USBBUFF                                                                                                                                                                                                        ; LCCOMB_X13_Y14_N0  ; 10      ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; WCLK_SW_QUAD_BYTE                                                                                                                                                                                                                                                                                   ; LCCOMB_X14_Y3_N16  ; 1       ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; WCLK_SW_SINGLE_BYTE                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y8_N14  ; 1       ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; WENA_SW_QUAD_BYTE~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y3_N24  ; 1       ; Clock enable, Write enable                           ; no     ; --                   ; --               ; --                        ;
; WENA_SW_SINGLE_BYTE~0                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y8_N20  ; 1       ; Clock enable, Write enable                           ; no     ; --                   ; --               ; --                        ;
; WMB_COUNT[0]~1                                                                                                                                                                                                                                                                                      ; LCCOMB_X12_Y6_N16  ; 2       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y12_N0     ; 466     ; Clock                                                ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|ADDONE_AC                                                                                                                                                                                                                                                         ; LCCOMB_X9_Y9_N8    ; 9       ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|ADDONE_AC~1                                                                                                                                                                                                                                                       ; LCCOMB_X9_Y9_N6    ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|ADDONE_BC                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y14_N0  ; 33      ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|ADDONE_BC~1                                                                                                                                                                                                                                                       ; LCCOMB_X11_Y5_N2   ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|ADDONE_RC                                                                                                                                                                                                                                                         ; LCCOMB_X6_Y8_N4    ; 4       ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|ADDONE_RC~2                                                                                                                                                                                                                                                       ; LCCOMB_X6_Y8_N0    ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|CMDBODY_PTS[37]~0                                                                                                                                                                                                                                                 ; LCCOMB_X7_Y8_N2    ; 38      ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|CMDINDEX_STP[5]~0                                                                                                                                                                                                                                                 ; LCCOMB_X7_Y11_N0   ; 6       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|ENA_DW_OA                                                                                                                                                                                                                                                         ; LCCOMB_X9_Y5_N14   ; 20      ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|ENA_DW_R                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y5_N16  ; 35      ; Async. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|ENA_STP                                                                                                                                                                                                                                                           ; LCCOMB_X7_Y8_N4    ; 53      ; Sync. clear, Sync. load                              ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|ENA_STP_LR                                                                                                                                                                                                                                                        ; LCCOMB_X9_Y6_N22   ; 27      ; Sync. clear, Sync. load                              ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|INIT_COMPLT~0                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y9_N6   ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|RST_AC                                                                                                                                                                                                                                                            ; LCCOMB_X9_Y6_N2    ; 9       ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|RST_BC                                                                                                                                                                                                                                                            ; LCCOMB_X9_Y7_N22   ; 33      ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|RST_RC                                                                                                                                                                                                                                                            ; LCCOMB_X7_Y7_N26   ; 4       ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector179~4                                                                                                                                                                                                                                                     ; LCCOMB_X7_Y8_N20   ; 2       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector181~6                                                                                                                                                                                                                                                     ; LCCOMB_X9_Y7_N28   ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector184~5                                                                                                                                                                                                                                                     ; LCCOMB_X9_Y7_N10   ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector189~3                                                                                                                                                                                                                                                     ; LCCOMB_X6_Y7_N6    ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector190~4                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y5_N24  ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector195~2                                                                                                                                                                                                                                                     ; LCCOMB_X9_Y6_N28   ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector196~3                                                                                                                                                                                                                                                     ; LCCOMB_X9_Y9_N0    ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector197~3                                                                                                                                                                                                                                                     ; LCCOMB_X9_Y5_N22   ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector198~1                                                                                                                                                                                                                                                     ; LCCOMB_X8_Y7_N12   ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector259~2                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y3_N12  ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector262~0                                                                                                                                                                                                                                                     ; LCCOMB_X9_Y6_N10   ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector263~2                                                                                                                                                                                                                                                     ; LCCOMB_X7_Y7_N18   ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector264~1                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y5_N10  ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector265~5                                                                                                                                                                                                                                                     ; LCCOMB_X7_Y8_N18   ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector266~26                                                                                                                                                                                                                                                    ; LCCOMB_X9_Y7_N2    ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|Selector78~1                                                                                                                                                                                                                                                      ; LCCOMB_X9_Y6_N6    ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|WB_COMPLT~1                                                                                                                                                                                                                                                       ; LCCOMB_X10_Y9_N18  ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|WMB_COMPLT~1                                                                                                                                                                                                                                                      ; LCCOMB_X10_Y7_N30  ; 1       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|WideOr0~3                                                                                                                                                                                                                                                         ; LCCOMB_X7_Y9_N12   ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[3]~12                                                                                                                                                                                                                           ; LCCOMB_X10_Y4_N8   ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|dataReader:dataReaderUnit|i[12]~37                                                                                                                                                                                                                                ; LCCOMB_X5_Y7_N20   ; 13      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|Equal0~4                                                                                                                                                                                                                         ; LCCOMB_X21_Y5_N14  ; 8       ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|always2~0                                                                                                                                                                                                                        ; LCCOMB_X21_Y5_N24  ; 6       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|enaCRC~0                                                                                                                                                                                                                         ; LCCOMB_X21_Y5_N12  ; 5       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|rstCRC                                                                                                                                                                                                                           ; FF_X21_Y5_N21      ; 65      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|serial_CRC16:lineDW1|CRC[8]~0                                                                                                                                                                                                    ; LCCOMB_X21_Y5_N6   ; 64      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|rstCRC                                                                                                                                                                                                                        ; FF_X7_Y17_N25      ; 17      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|serial_CRC16:lineDW_OA0|CRC[8]~1                                                                                                                                                                                              ; LCCOMB_X5_Y17_N26  ; 16      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|muteCounter:initMute|i[1]~52                                                                                                                                                                                                                                      ; LCCOMB_X16_Y7_N14  ; 32      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|muteCounter:initMute|i[1]~53                                                                                                                                                                                                                                      ; LCCOMB_X16_Y7_N16  ; 32      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[24]~52                                                                                                                                                                                                                                 ; LCCOMB_X11_Y1_N20  ; 32      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[24]~53                                                                                                                                                                                                                                 ; LCCOMB_X11_Y1_N26  ; 32      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[30]~52                                                                                                                                                                                                                      ; LCCOMB_X6_Y18_N14  ; 32      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[30]~53                                                                                                                                                                                                                      ; LCCOMB_X6_Y18_N16  ; 32      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[17]~40                                                                                                                                                                                                                                ; LCCOMB_X3_Y7_N18   ; 32      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[17]~41                                                                                                                                                                                                                                ; LCCOMB_X3_Y7_N2    ; 32      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|nextState.beforeInit~0                                                                                                                                                                                                                                            ; LCCOMB_X4_Y7_N28   ; 82      ; Latch enable                                         ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|cmd~3                                                                                                                                                                                                                            ; LCCOMB_X8_Y8_N14   ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|cmd~4                                                                                                                                                                                                                            ; LCCOMB_X8_Y10_N22  ; 32      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[26]~46                                                                                                                                                                                                                         ; LCCOMB_X8_Y10_N18  ; 32      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[6]~1                                                                                                                                                                                         ; LCCOMB_X5_Y11_N24  ; 7       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|OUTPUTBUS[0]~7                                                                                                                                                                                                 ; LCCOMB_X10_Y10_N28 ; 4       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|dataCRCLine[0]~0                                                                                                                                                                                               ; LCCOMB_X29_Y7_N22  ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|i[5]~12                                                                                                                                                                                                        ; LCCOMB_X28_Y5_N4   ; 24      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|j[13]~23                                                                                                                                                                                                       ; LCCOMB_X29_Y7_N4   ; 10      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|rstCRC                                                                                                                                                                                                         ; FF_X28_Y4_N17      ; 66      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|serial_CRC16:line0|CRC[2]~1                                                                                                                                                                                    ; LCCOMB_X28_Y4_N22  ; 64      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|dataCRCLine~0                                                                                                                                                                                                                ; LCCOMB_X4_Y4_N6    ; 8       ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|dataCRCLine~2                                                                                                                                                                                                                ; LCCOMB_X3_Y3_N28   ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|i[5]~24                                                                                                                                                                                                                      ; LCCOMB_X3_Y3_N0    ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[2]~24                                                                                                                                                                                                                      ; LCCOMB_X2_Y5_N22   ; 8       ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|respBegin                                                                                                                                                                                                                    ; FF_X4_Y4_N1        ; 7       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[4]~1                                                                                                                                                                                         ; LCCOMB_X4_Y3_N20   ; 7       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT                                                                                                                                                                                                                          ; FF_X5_Y8_N1        ; 85      ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|dataCRCLine~0                                                                                                                                                                                                                   ; LCCOMB_X1_Y10_N4   ; 8       ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|dataCRCLine~2                                                                                                                                                                                                                   ; LCCOMB_X3_Y8_N18   ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|i[2]~22                                                                                                                                                                                                                         ; LCCOMB_X1_Y8_N8    ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[1]~24                                                                                                                                                                                                                         ; LCCOMB_X1_Y10_N2   ; 8       ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|respBegin                                                                                                                                                                                                                       ; FF_X3_Y9_N17       ; 9       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[4]~1                                                                                                                                                                                            ; LCCOMB_X3_Y8_N24   ; 7       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|state.identCMD3WaitResp                                                                                                                                                                                                                                           ; FF_X7_Y9_N9        ; 26      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|state.idleCMD41WaitResp                                                                                                                                                                                                                                           ; FF_X11_Y7_N23      ; 22      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|state.idleCMD8WaitResp                                                                                                                                                                                                                                            ; FF_X7_Y9_N29       ; 9       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|state.stbyCMD7WaitResp                                                                                                                                                                                                                                            ; FF_X10_Y9_N25      ; 12      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; commandManager:commandManagerUnit|state~182                                                                                                                                                                                                                                                         ; LCCOMB_X10_Y7_N28  ; 77      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_67a:rden_decode_b|w_anode339w[2]~0                                                                                                                                                                      ; LCCOMB_X16_Y9_N18  ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_67a:rden_decode_b|w_anode353w[2]                                                                                                                                                                        ; LCCOMB_X26_Y8_N22  ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_67a:rden_decode_b|w_anode362w[2]                                                                                                                                                                        ; LCCOMB_X19_Y8_N16  ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_67a:rden_decode_b|w_anode371w[2]                                                                                                                                                                        ; LCCOMB_X19_Y8_N28  ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_dra:decode2|w_anode301w[2]~0                                                                                                                                                                            ; LCCOMB_X26_Y4_N30  ; 8       ; Clock enable, Write enable                           ; no     ; --                   ; --               ; --                        ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_dra:decode2|w_anode314w[2]~0                                                                                                                                                                            ; LCCOMB_X26_Y4_N0   ; 8       ; Clock enable, Write enable                           ; no     ; --                   ; --               ; --                        ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_dra:decode2|w_anode322w[2]~0                                                                                                                                                                            ; LCCOMB_X9_Y3_N22   ; 8       ; Clock enable, Write enable                           ; no     ; --                   ; --               ; --                        ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_dra:decode2|w_anode330w[2]~0                                                                                                                                                                            ; LCCOMB_X9_Y3_N28   ; 8       ; Clock enable, Write enable                           ; no     ; --                   ; --               ; --                        ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|ENA_PUMPER~2                                                                                                                                                                                                                                                ; LCCOMB_X11_Y4_N12  ; 4       ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|previousBUFWAITING[0]~0                                                                                                                                                                                                                                     ; LCCOMB_X11_Y4_N18  ; 2       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|COMPLT_PUMPER                                                                                                                                                                                                   ; FF_X23_Y4_N1       ; 41      ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER                                                                                                                                                                                                     ; FF_X19_Y8_N25      ; 42      ; Async. clear, Latch enable, Sync. load               ; no     ; --                   ; --               ; --                        ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RCLK_DBUFF                                                                                                                                                                                                      ; LCCOMB_X19_Y8_N8   ; 36      ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; fileSystemServer:fileSystemServerUnit|ADDR_TO_UPDATE_FAT1[7]~23                                                                                                                                                                                                                                     ; LCCOMB_X17_Y12_N30 ; 20      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; fileSystemServer:fileSystemServerUnit|ADDR_TO_UPDATE_FAT2[7]~26                                                                                                                                                                                                                                     ; LCCOMB_X17_Y12_N4  ; 20      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[26]~72                                                                                                                                                                                                                                          ; LCCOMB_X18_Y12_N24 ; 27      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; fileSystemServer:fileSystemServerUnit|ENA_COUNTER                                                                                                                                                                                                                                                   ; FF_X10_Y13_N9      ; 16      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; fileSystemServer:fileSystemServerUnit|Equal13~0                                                                                                                                                                                                                                                     ; LCCOMB_X18_Y12_N18 ; 32      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; fileSystemServer:fileSystemServerUnit|Equal1~0                                                                                                                                                                                                                                                      ; LCCOMB_X18_Y12_N2  ; 32      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; fileSystemServer:fileSystemServerUnit|FATpagesInFile[0]~0                                                                                                                                                                                                                                           ; LCCOMB_X17_Y12_N8  ; 19      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; fileSystemServer:fileSystemServerUnit|FILE_SIZE_BYTES[12]~0                                                                                                                                                                                                                                         ; LCCOMB_X18_Y12_N16 ; 23      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[25]~0                                                                                                                                                                                                                               ; LCCOMB_X17_Y12_N18 ; 19      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; fileSystemServer:fileSystemServerUnit|clustInFile[0]~0                                                                                                                                                                                                                                              ; LCCOMB_X18_Y12_N28 ; 26      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; movingAverage:movingAverageUnit|CLK_ADC1~1                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y11_N0  ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; movingAverage:movingAverageUnit|CLK_DIGITIZER                                                                                                                                                                                                                                                       ; FF_X26_Y10_N23     ; 56      ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; movingAverage:movingAverageUnit|Equal0~0                                                                                                                                                                                                                                                            ; LCCOMB_X28_Y17_N22 ; 128     ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; movingAverage:movingAverageUnit|Equal0~1                                                                                                                                                                                                                                                            ; LCCOMB_X28_Y4_N24  ; 128     ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; movingAverage:movingAverageUnit|Equal0~2                                                                                                                                                                                                                                                            ; LCCOMB_X28_Y17_N12 ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; movingAverage:movingAverageUnit|Equal0~3                                                                                                                                                                                                                                                            ; LCCOMB_X28_Y17_N14 ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; movingAverage:movingAverageUnit|USBdigitizer:USBdigitizerUnit|WCLK_USBBUFF                                                                                                                                                                                                                          ; LCCOMB_X26_Y10_N20 ; 9       ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; movingAverage:movingAverageUnit|initialReg1[1]~1                                                                                                                                                                                                                                                    ; LCCOMB_X26_Y1_N2   ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; movingAverage:movingAverageUnit|initialReg2[0]~1                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y17_N2  ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[8]                                                                                                                                                                                                    ; FF_X26_Y4_N1       ; 65      ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; muteCounter:muteBetweenAllocationStatesUnit|i[30]~38                                                                                                                                                                                                                                                ; LCCOMB_X14_Y4_N24  ; 32      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; muteCounter:muteBetweenAllocationStatesUnit|i[30]~39                                                                                                                                                                                                                                                ; LCCOMB_X14_Y4_N22  ; 32      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; peripheralController:peripheralControllerUnit|CHANGE_REC_BUT                                                                                                                                                                                                                                        ; LCCOMB_X14_Y11_N22 ; 2       ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; peripheralController:peripheralControllerUnit|CHANGE_REC_USB                                                                                                                                                                                                                                        ; LCCOMB_X11_Y11_N28 ; 1       ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; peripheralController:peripheralControllerUnit|OE~0                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y11_N4  ; 11      ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; peripheralController:peripheralControllerUnit|RD~0                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y11_N28 ; 10      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; peripheralController:peripheralControllerUnit|Selector4~2                                                                                                                                                                                                                                           ; LCCOMB_X14_Y11_N16 ; 3       ; Latch enable                                         ; no     ; --                   ; --               ; --                        ;
; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[5]~66                                                                                                                                                                                            ; LCCOMB_X12_Y11_N6  ; 32      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[5]~67                                                                                                                                                                                            ; LCCOMB_X12_Y11_N18 ; 32      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[24]~82                                                                                                                                                                                           ; LCCOMB_X12_Y11_N24 ; 32      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[24]~83                                                                                                                                                                                           ; LCCOMB_X12_Y11_N16 ; 32      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                             ; PLL_2              ; 305     ; Clock                                                ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                                             ; PLL_2              ; 45      ; Clock                                                ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                                 ; PLL_1              ; 99      ; Clock                                                ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|ram_block1a0~0                                                                                                                                                                                       ; LCCOMB_X14_Y8_N10  ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|ENA_COUNTER                                                                                                                                                                                                                             ; FF_X13_Y3_N13      ; 40      ; Async. clear, Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|WCLK_SW                                                                                                                                                                                                                                 ; FF_X12_Y3_N1       ; 41      ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|ram_block1a0~0                                                                                                                                                                         ; LCCOMB_X14_Y8_N28  ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|COMPLT~3                                                                                                                                                                                                                                        ; LCCOMB_X11_Y10_N26 ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|ENA_COUNTER                                                                                                                                                                                                                                     ; FF_X13_Y3_N1       ; 9       ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|Equal6~2                                                                                                                                                                                                                                        ; LCCOMB_X11_Y10_N28 ; 32      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|WADDR_SW[5]~10                                                                                                                                                                                                                                  ; LCCOMB_X11_Y10_N12 ; 8       ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|WADDR_SW[5]~11                                                                                                                                                                                                                                  ; LCCOMB_X11_Y10_N6  ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[31]~42                                                                                                                                                                                                                        ; LCCOMB_X11_Y10_N18 ; 32      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; FF_X18_Y17_N7      ; 30      ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; LCCOMB_X22_Y17_N24 ; 4       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; LCCOMB_X22_Y17_N6  ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; LCCOMB_X23_Y18_N14 ; 5       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; LCCOMB_X23_Y18_N24 ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; LCCOMB_X23_Y18_N20 ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                                                                       ; LCCOMB_X22_Y19_N28 ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; FF_X21_Y19_N21     ; 13      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; FF_X22_Y19_N21     ; 28      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; LCCOMB_X21_Y18_N2  ; 7       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11                                                                                                                                                                                                                  ; LCCOMB_X22_Y17_N8  ; 5       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12                                                                                                                                                                                                                  ; LCCOMB_X22_Y17_N22 ; 5       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                ; LCCOMB_X22_Y19_N14 ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                 ; LCCOMB_X22_Y17_N10 ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; LCCOMB_X21_Y17_N4  ; 5       ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; LCCOMB_X21_Y17_N18 ; 5       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; FF_X19_Y16_N29     ; 15      ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; FF_X18_Y17_N31     ; 12      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; FF_X19_Y17_N29     ; 37      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; FF_X22_Y18_N17     ; 15      ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; LCCOMB_X18_Y17_N20 ; 3       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; FF_X18_Y16_N25     ; 26      ; Async. clear, Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X22_Y21_N2  ; 21      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X22_Y21_N0  ; 21      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X21_Y22_N25     ; 10      ; Clock enable, Write enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X18_Y22_N2  ; 27      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X23_Y19_N29     ; 358     ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; LCCOMB_X18_Y22_N22 ; 22      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X18_Y22_N26 ; 10      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                               ; LCCOMB_X23_Y19_N26 ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X21_Y21_N0  ; 11      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vfi:auto_generated|counter_reg_bit[5]~0 ; LCCOMB_X16_Y22_N0  ; 6       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated|counter_reg_bit[4]~0                ; LCCOMB_X23_Y19_N24 ; 5       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X23_Y22_N10 ; 1       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X17_Y22_N28 ; 10      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~12                                                                                                                                                     ; LCCOMB_X19_Y18_N26 ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~11                                                                                                                                                ; LCCOMB_X21_Y18_N14 ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; LCCOMB_X21_Y19_N4  ; 18      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X19_Y19_N10 ; 195     ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+------------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                ; Location         ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; DATA[0]~0                                                                                           ; LCCOMB_X12_Y8_N8 ; 79      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; EXT_CLK                                                                                             ; PIN_22           ; 32      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; EXT_USB_CLK                                                                                         ; PIN_91           ; 596     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; SD_CLK~1                                                                                            ; LCCOMB_X11_Y7_N0 ; 944     ; 5                                    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                        ; JTAG_X1_Y12_N0   ; 466     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; commandManager:commandManagerUnit|nextState.beforeInit~0                                            ; LCCOMB_X4_Y7_N28 ; 82      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|wire_pll1_clk[0]             ; PLL_2            ; 305     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|wire_pll1_clk[1]             ; PLL_2            ; 45      ; 20                                   ; Global Clock         ; GCLK9            ; --                        ;
; pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1            ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1            ; 99      ; 44                                   ; Global Clock         ; GCLK2            ; --                        ;
+-----------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RST                                                                                                                                                                                                                                                                                                 ; 558     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; 358     ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|j[7]                                                                                                                                                                                                           ; 324     ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|j[8]                                                                                                                                                                                                           ; 316     ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|j[5]                                                                                                                                                                                                           ; 312     ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|j[9]                                                                                                                                                                                                           ; 304     ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|j[6]                                                                                                                                                                                                           ; 300     ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|j[2]                                                                                                                                                                                                           ; 288     ;
; DATA[1612]                                                                                                                                                                                                                                                                                          ; 278     ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|j[3]                                                                                                                                                                                                           ; 275     ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|j[10]                                                                                                                                                                                                          ; 271     ;
; DATA[1700]                                                                                                                                                                                                                                                                                          ; 241     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; 195     ;
; DATA[1708]                                                                                                                                                                                                                                                                                          ; 172     ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|j[4]                                                                                                                                                                                                           ; 165     ;
; SD_CLK~1                                                                                                                                                                                                                                                                                            ; 147     ;
; movingAverage:movingAverageUnit|Equal0~1                                                                                                                                                                                                                                                            ; 128     ;
; movingAverage:movingAverageUnit|Equal0~0                                                                                                                                                                                                                                                            ; 128     ;
; DATA[1928]                                                                                                                                                                                                                                                                                          ; 116     ;
; useQuadroBuf                                                                                                                                                                                                                                                                                        ; 95      ;
; INIT_ENA                                                                                                                                                                                                                                                                                            ; 87      ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT                                                                                                                                                                                                                          ; 85      ;
; ~GND                                                                                                                                                                                                                                                                                                ; 79      ;
; commandManager:commandManagerUnit|state~179                                                                                                                                                                                                                                                         ; 79      ;
; commandManager:commandManagerUnit|state~178                                                                                                                                                                                                                                                         ; 78      ;
; DATA[1400]                                                                                                                                                                                                                                                                                          ; 77      ;
; commandManager:commandManagerUnit|state~182                                                                                                                                                                                                                                                         ; 77      ;
; DATA[1544]                                                                                                                                                                                                                                                                                          ; 74      ;
; DATA[1832]                                                                                                                                                                                                                                                                                          ; 74      ;
; RST_FILE_SERVER                                                                                                                                                                                                                                                                                     ; 73      ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|rstCRC                                                                                                                                                                                                         ; 66      ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|rstCRC                                                                                                                                                                                                                           ; 65      ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[8]                                                                                                                                                                                                    ; 65      ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|serial_CRC16:line0|CRC[2]~1                                                                                                                                                                                    ; 64      ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|serial_CRC16:lineDW1|CRC[8]~0                                                                                                                                                                                                    ; 64      ;
; state.writeFileUpdatedHeader                                                                                                                                                                                                                                                                        ; 62      ;
; DATA[2024]                                                                                                                                                                                                                                                                                          ; 60      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1                                                                                       ; 58      ;
; movingAverage:movingAverageUnit|CLK_DIGITIZER                                                                                                                                                                                                                                                       ; 56      ;
; DATA[1272]                                                                                                                                                                                                                                                                                          ; 55      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                    ; 53      ;
; commandManager:commandManagerUnit|ENA_STP                                                                                                                                                                                                                                                           ; 53      ;
; ENA_FAT                                                                                                                                                                                                                                                                                             ; 51      ;
; ENA_FAT_UPDATER                                                                                                                                                                                                                                                                                     ; 51      ;
; DATA[1784]                                                                                                                                                                                                                                                                                          ; 49      ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|COMPLT                                                                                                                                                                                                                           ; 46      ;
; muteCounter:muteBetweenAllocationStatesUnit|COMPLT                                                                                                                                                                                                                                                  ; 46      ;
; state.writeBlockFileHeader                                                                                                                                                                                                                                                                          ; 45      ;
; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|COMPLT                                                                                                                                                                                                                                   ; 43      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER                                                                                                                                                                                                     ; 42      ;
; commandManager:commandManagerUnit|state.idleCMD41Begin                                                                                                                                                                                                                                              ; 42      ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|i[1]                                                                                                                                                                                                                            ; 42      ;
; commandManager:commandManagerUnit|WB_COMPLT                                                                                                                                                                                                                                                         ; 41      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|COMPLT_PUMPER                                                                                                                                                                                                   ; 41      ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|respBegin~1                                                                                                                                                                                                                     ; 41      ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD~0                                                                                                                                                                                                             ; 41      ;
; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|WCLK_SW                                                                                                                                                                                                                                 ; 41      ;
; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|ENA_COUNTER                                                                                                                                                                                                                             ; 40      ;
; state.initMute~48                                                                                                                                                                                                                                                                                   ; 40      ;
; state.writeFAT2Tail                                                                                                                                                                                                                                                                                 ; 40      ;
; DATA[4048]                                                                                                                                                                                                                                                                                          ; 39      ;
; commandManager:commandManagerUnit|CMDBODY_PTS[37]~0                                                                                                                                                                                                                                                 ; 38      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; 37      ;
; commandManager:commandManagerUnit|muteCounter:muteRespCheck|COMPLT                                                                                                                                                                                                                                  ; 37      ;
; ENA_AVG                                                                                                                                                                                                                                                                                             ; 36      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RCLK_DBUFF                                                                                                                                                                                                      ; 36      ;
; commandManager:commandManagerUnit|ENA_DW_R                                                                                                                                                                                                                                                          ; 35      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[0]                                                                                                                                                                                                  ; 34      ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[0]                                                                                                                                                                                                    ; 34      ;
; ADDR[0]~0                                                                                                                                                                                                                                                                                           ; 34      ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|i[0]                                                                                                                                                                                                                            ; 34      ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|i[2]                                                                                                                                                                                                                            ; 34      ;
; commandManager:commandManagerUnit|RST_BC                                                                                                                                                                                                                                                            ; 33      ;
; commandManager:commandManagerUnit|ADDONE_BC                                                                                                                                                                                                                                                         ; 33      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[12]~head_lut                                                                                                                                                                                        ; 33      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[11]~head_lut                                                                                                                                                                                        ; 33      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[10]~head_lut                                                                                                                                                                                        ; 33      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[9]~head_lut                                                                                                                                                                                         ; 33      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[8]                                                                                                                                                                                                  ; 33      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[7]                                                                                                                                                                                                  ; 33      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[6]                                                                                                                                                                                                  ; 33      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[5]                                                                                                                                                                                                  ; 33      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[4]                                                                                                                                                                                                  ; 33      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[3]                                                                                                                                                                                                  ; 33      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[2]                                                                                                                                                                                                  ; 33      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[1]                                                                                                                                                                                                  ; 33      ;
; LessThan0~10                                                                                                                                                                                                                                                                                        ; 33      ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[12]                                                                                                                                                                                                   ; 33      ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[11]                                                                                                                                                                                                   ; 33      ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[10]                                                                                                                                                                                                   ; 33      ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[9]                                                                                                                                                                                                    ; 33      ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[7]                                                                                                                                                                                                    ; 33      ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[6]                                                                                                                                                                                                    ; 33      ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[5]                                                                                                                                                                                                    ; 33      ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[4]                                                                                                                                                                                                    ; 33      ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[3]                                                                                                                                                                                                    ; 33      ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[2]                                                                                                                                                                                                    ; 33      ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[1]                                                                                                                                                                                                    ; 33      ;
; DATA[1656]                                                                                                                                                                                                                                                                                          ; 32      ;
; CUR_NUM_BLOCK_WRITTEN_COUNT[6]~0                                                                                                                                                                                                                                                                    ; 32      ;
; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[30]~53                                                                                                                                                                                                                      ; 32      ;
; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[30]~52                                                                                                                                                                                                                      ; 32      ;
; commandManager:commandManagerUnit|muteCounter:initMute|i[1]~53                                                                                                                                                                                                                                      ; 32      ;
; commandManager:commandManagerUnit|muteCounter:initMute|i[1]~52                                                                                                                                                                                                                                      ; 32      ;
; fileSystemServer:fileSystemServerUnit|Equal1~0                                                                                                                                                                                                                                                      ; 32      ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[31]~42                                                                                                                                                                                                                        ; 32      ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|Equal6~2                                                                                                                                                                                                                                        ; 32      ;
; fileSystemServer:fileSystemServerUnit|Equal13~0                                                                                                                                                                                                                                                     ; 32      ;
; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[17]~41                                                                                                                                                                                                                                ; 32      ;
; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[17]~40                                                                                                                                                                                                                                ; 32      ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|INPUT_SW~0                                                                                                                                                                                                                                      ; 32      ;
; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[24]~53                                                                                                                                                                                                                                 ; 32      ;
; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[24]~52                                                                                                                                                                                                                                 ; 32      ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[26]~46                                                                                                                                                                                                                         ; 32      ;
; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[5]~67                                                                                                                                                                                            ; 32      ;
; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[5]~66                                                                                                                                                                                            ; 32      ;
; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[24]~83                                                                                                                                                                                           ; 32      ;
; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[24]~82                                                                                                                                                                                           ; 32      ;
; muteCounter:muteBetweenAllocationStatesUnit|i[30]~39                                                                                                                                                                                                                                                ; 32      ;
; muteCounter:muteBetweenAllocationStatesUnit|i[30]~38                                                                                                                                                                                                                                                ; 32      ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|cmd~4                                                                                                                                                                                                                            ; 32      ;
; movingAverage:movingAverageUnit|counter[2]                                                                                                                                                                                                                                                          ; 32      ;
; state.writeFAT1Tail                                                                                                                                                                                                                                                                                 ; 31      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; 30      ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|INPUT_SW[8]~1                                                                                                                                                                                                                                   ; 30      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; 28      ;
; DATA[3692]                                                                                                                                                                                                                                                                                          ; 28      ;
; DATA[1848]                                                                                                                                                                                                                                                                                          ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; 27      ;
; commandManager:commandManagerUnit|ENA_STP_LR                                                                                                                                                                                                                                                        ; 27      ;
; DATA[4056]                                                                                                                                                                                                                                                                                          ; 27      ;
; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[26]~72                                                                                                                                                                                                                                          ; 27      ;
; movingAverage:movingAverageUnit|counter[1]                                                                                                                                                                                                                                                          ; 27      ;
; movingAverage:movingAverageUnit|counter[0]                                                                                                                                                                                                                                                          ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; 26      ;
; fileSystemServer:fileSystemServerUnit|clustInFile[0]~0                                                                                                                                                                                                                                              ; 26      ;
; commandManager:commandManagerUnit|state.identCMD3WaitResp                                                                                                                                                                                                                                           ; 26      ;
; state.writeVolumeID31                                                                                                                                                                                                                                                                               ; 26      ;
; state.writeBlockFAT2footer                                                                                                                                                                                                                                                                          ; 25      ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|i[5]~12                                                                                                                                                                                                        ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; 23      ;
; fileSystemServer:fileSystemServerUnit|FILE_SIZE_BYTES[12]~0                                                                                                                                                                                                                                         ; 23      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                 ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1                                                                                ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                   ; 22      ;
; DATA[3788]                                                                                                                                                                                                                                                                                          ; 22      ;
; commandManager:commandManagerUnit|state.idleCMD41WaitResp                                                                                                                                                                                                                                           ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated|eq_node[0]~1                                                               ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated|eq_node[1]~0                                                               ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                ; 21      ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|COMPLT                                                                                                                                                                                                                           ; 21      ;
; commandManager:commandManagerUnit|ENA_DW_OA                                                                                                                                                                                                                                                         ; 20      ;
; fileSystemServer:fileSystemServerUnit|ADDR_TO_UPDATE_FAT2[7]~26                                                                                                                                                                                                                                     ; 20      ;
; fileSystemServer:fileSystemServerUnit|ADDR_TO_UPDATE_FAT1[7]~23                                                                                                                                                                                                                                     ; 20      ;
; Selector35~0                                                                                                                                                                                                                                                                                        ; 20      ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|Add9~1                                                                                                                                                                                                         ; 20      ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|Add1~1                                                                                                                                                                                                                           ; 20      ;
; state.writeVolumeID21                                                                                                                                                                                                                                                                               ; 20      ;
; SD_DAT[0]~input                                                                                                                                                                                                                                                                                     ; 19      ;
; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[25]~0                                                                                                                                                                                                                               ; 19      ;
; fileSystemServer:fileSystemServerUnit|FATpagesInFile[0]~0                                                                                                                                                                                                                                           ; 19      ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|Add9~0                                                                                                                                                                                                         ; 19      ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|Add1~0                                                                                                                                                                                                                           ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                            ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; 18      ;
; state.writeBlockFAT1footer                                                                                                                                                                                                                                                                          ; 18      ;
; state.writeVolumeID11                                                                                                                                                                                                                                                                               ; 18      ;
; state.writeVolumeID22                                                                                                                                                                                                                                                                               ; 18      ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|i[0]                                                                                                                                                                                                                         ; 18      ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|i[1]                                                                                                                                                                                                                         ; 18      ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|i[1]                                                                                                                                                                                                           ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                        ; 17      ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|respBegin~1                                                                                                                                                                                                                  ; 17      ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD~0                                                                                                                                                                                                          ; 17      ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|rstCRC                                                                                                                                                                                                                        ; 17      ;
; commandManager:commandManagerUnit|Selector48~0                                                                                                                                                                                                                                                      ; 17      ;
; state.writeBlockFAT2header                                                                                                                                                                                                                                                                          ; 17      ;
; QIC_SIGNALTAP_GND                                                                                                                                                                                                                                                                                   ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                       ; 16      ;
; commandManager:commandManagerUnit|WMB_COMPLT                                                                                                                                                                                                                                                        ; 16      ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_dra:decode2|w_anode330w[2]~0                                                                                                                                                                            ; 16      ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_dra:decode2|w_anode301w[2]~0                                                                                                                                                                            ; 16      ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_dra:decode2|w_anode322w[2]~0                                                                                                                                                                            ; 16      ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_dra:decode2|w_anode314w[2]~0                                                                                                                                                                            ; 16      ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|serial_CRC16:lineDW_OA0|CRC[8]~1                                                                                                                                                                                              ; 16      ;
; fileSystemServer:fileSystemServerUnit|ENA_COUNTER                                                                                                                                                                                                                                                   ; 16      ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOutUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[0]                                                                                         ; 16      ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOutUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[1]                                                                                         ; 16      ;
; state.writeBlockFAT1header                                                                                                                                                                                                                                                                          ; 16      ;
; state.writeVolumeID12                                                                                                                                                                                                                                                                               ; 16      ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|i[3]                                                                                                                                                                                                                            ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                           ; 15      ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|i[0]                                                                                                                                                                                                           ; 15      ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|COMPLT                                                                                                                                                                                                                       ; 15      ;
; SD_CMD~input                                                                                                                                                                                                                                                                                        ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6                                                                                                                                     ; 14      ;
; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Begin                                                                                                                                                                                                                                  ; 14      ;
; state.writeBufStream                                                                                                                                                                                                                                                                                ; 14      ;
; peripheralController:peripheralControllerUnit|REC~1                                                                                                                                                                                                                                                 ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; 13      ;
; WRITE_TYPE[1]                                                                                                                                                                                                                                                                                       ; 13      ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~latch                                                                                                                                                                                              ; 13      ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|Equal0~4                                                                                                                                                                                                       ; 13      ;
; commandManager:commandManagerUnit|dataReader:dataReaderUnit|i[12]~37                                                                                                                                                                                                                                ; 13      ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|always1~1                                                                                                                                                                                                      ; 13      ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOut_OAUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[1]                                                                                   ; 13      ;
; commandManager:commandManagerUnit|state.idleCMD8Begin                                                                                                                                                                                                                                               ; 13      ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[4]                                                                                                                                                                                                                              ; 13      ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[1]                                                                                                                                                                                                                             ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                        ; 12      ;
; WRITE_TYPE[0]                                                                                                                                                                                                                                                                                       ; 12      ;
; Selector14~0                                                                                                                                                                                                                                                                                        ; 12      ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|out_address_reg_b[1]                                                                                                                                                                                           ; 12      ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|out_address_reg_b[0]                                                                                                                                                                                           ; 12      ;
; commandManager:commandManagerUnit|state.transfrMultWrite                                                                                                                                                                                                                                            ; 12      ;
; commandManager:commandManagerUnit|state.stbyCMD7WaitResp                                                                                                                                                                                                                                            ; 12      ;
; commandManager:commandManagerUnit|state.readyCMD2Begin                                                                                                                                                                                                                                              ; 12      ;
; Selector208~22                                                                                                                                                                                                                                                                                      ; 12      ;
; peripheralController:peripheralControllerUnit|state.waitUSB~9                                                                                                                                                                                                                                       ; 12      ;
; USBTransceiver:USBTransceiverUnit|RADDR_START[1]~0                                                                                                                                                                                                                                                  ; 12      ;
; USBTransceiver:USBTransceiverUnit|ENA_PUMP~2                                                                                                                                                                                                                                                        ; 12      ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|i[2]                                                                                                                                                                                                                         ; 12      ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|COMPLT                                                                                                                                                                                                                            ; 12      ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[2]                                                                                                                                                                                                                             ; 12      ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[3]                                                                                                                                                                                                                             ; 12      ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[5]                                                                                                                                                                                                                             ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; 11      ;
; WB_ENA                                                                                                                                                                                                                                                                                              ; 11      ;
; WMB_ENA                                                                                                                                                                                                                                                                                             ; 11      ;
; DATA[4012]                                                                                                                                                                                                                                                                                          ; 11      ;
; commandManager:commandManagerUnit|nextState~6                                                                                                                                                                                                                                                       ; 11      ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|always1~1                                                                                                                                                                                                                        ; 11      ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|BUFREADY                                                                                                                                                                                                                                                    ; 11      ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOut_OAUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[3]                                                                                   ; 11      ;
; commandManager:commandManagerUnit|state.idleCMD0Begin                                                                                                                                                                                                                                               ; 11      ;
; Selector156~2                                                                                                                                                                                                                                                                                       ; 11      ;
; state.writeBufStreamFAT2                                                                                                                                                                                                                                                                            ; 11      ;
; peripheralController:peripheralControllerUnit|OE~0                                                                                                                                                                                                                                                  ; 11      ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[0]                                                                                                                                                                                                                             ; 11      ;
; commandManager:commandManagerUnit|state.waitAction                                                                                                                                                                                                                                                  ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~3                                                                                                                                  ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]~1                                                                                                                                 ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                           ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                           ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                     ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                     ; 10      ;
; commandManager:commandManagerUnit|ENA_DS                                                                                                                                                                                                                                                            ; 10      ;
; DATA[172]                                                                                                                                                                                                                                                                                           ; 10      ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|j[13]~23                                                                                                                                                                                                       ; 10      ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|LessThan0~0                                                                                                                                                                                                                       ; 10      ;
; commandManager:commandManagerUnit|Selector197~0                                                                                                                                                                                                                                                     ; 10      ;
; commandManager:commandManagerUnit|state.beforeInit                                                                                                                                                                                                                                                  ; 10      ;
; peripheralController:peripheralControllerUnit|stateBUT.confirmButPull                                                                                                                                                                                                                               ; 10      ;
; state.shutingDownAfterStopRec                                                                                                                                                                                                                                                                       ; 10      ;
; state.writeBufStreamFAT1                                                                                                                                                                                                                                                                            ; 10      ;
; state.writeVolumeID13                                                                                                                                                                                                                                                                               ; 10      ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RCLK_USBBUFF                                                                                                                                                                                                        ; 10      ;
; USBTransceiver:USBTransceiverUnit|ENA_PUMP~3                                                                                                                                                                                                                                                        ; 10      ;
; peripheralController:peripheralControllerUnit|RD~0                                                                                                                                                                                                                                                  ; 10      ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|enaCRC                                                                                                                                                                                                                           ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                   ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                           ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                         ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                     ; 9       ;
; commandManager:commandManagerUnit|RST_AC                                                                                                                                                                                                                                                            ; 9       ;
; commandManager:commandManagerUnit|ADDONE_AC                                                                                                                                                                                                                                                         ; 9       ;
; DATA[176]                                                                                                                                                                                                                                                                                           ; 9       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|rstCRC                                                                                                                                                                                                                       ; 9       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|rstCRC                                                                                                                                                                                                                          ; 9       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|Decoder0~7                                                                                                                                                                                                                      ; 9       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WADDR_SW_PUMP[4]~0                                                                                                                                                                                              ; 9       ;
; commandManager:commandManagerUnit|state.transfrMultWriteCMD25RespCheck                                                                                                                                                                                                                              ; 9       ;
; commandManager:commandManagerUnit|R1[23]                                                                                                                                                                                                                                                            ; 9       ;
; commandManager:commandManagerUnit|nextState~4                                                                                                                                                                                                                                                       ; 9       ;
; Selector104~1                                                                                                                                                                                                                                                                                       ; 9       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|ENA_COUNTER                                                                                                                                                                                                                                     ; 9       ;
; commandManager:commandManagerUnit|state.idleCMD8WaitResp                                                                                                                                                                                                                                            ; 9       ;
; commandManager:commandManagerUnit|state.transfrMultWriteCMD25WaitResp                                                                                                                                                                                                                               ; 9       ;
; commandManager:commandManagerUnit|state.readyCMD2WaitResp                                                                                                                                                                                                                                           ; 9       ;
; commandManager:commandManagerUnit|WideOr97~0                                                                                                                                                                                                                                                        ; 9       ;
; commandManager:commandManagerUnit|state.transfrCMD6Begin                                                                                                                                                                                                                                            ; 9       ;
; commandManager:commandManagerUnit|state.idleCMD55Begin                                                                                                                                                                                                                                              ; 9       ;
; movingAverage:movingAverageUnit|USBdigitizer:USBdigitizerUnit|WCLK_USBBUFF                                                                                                                                                                                                                          ; 9       ;
; peripheralController:peripheralControllerUnit|stateBUT.waitButPull                                                                                                                                                                                                                                  ; 9       ;
; state.writeVolumeID23                                                                                                                                                                                                                                                                               ; 9       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|respBegin                                                                                                                                                                                                                       ; 9       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|j[11]                                                                                                                                                                                                          ; 9       ;
; fileSystemServer:fileSystemServerUnit|counter[1]                                                                                                                                                                                                                                                    ; 9       ;
; fileSystemServer:fileSystemServerUnit|counter[2]                                                                                                                                                                                                                                                    ; 9       ;
; BUT~input                                                                                                                                                                                                                                                                                           ; 8       ;
; TXE~input                                                                                                                                                                                                                                                                                           ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[9]                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[8]                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[7]                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[6]                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[5]                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[4]                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[3]                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[2]                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[1]                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[0]                            ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                  ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                                                                       ; 8       ;
; DATA[4000]                                                                                                                                                                                                                                                                                          ; 8       ;
; DATA[3752]                                                                                                                                                                                                                                                                                          ; 8       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|Decoder0~34                                                                                                                                                                                                                     ; 8       ;
; commandManager:commandManagerUnit|WideOr0~3                                                                                                                                                                                                                                                         ; 8       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|WADDR_SW[5]~11                                                                                                                                                                                                                                  ; 8       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|WADDR_SW[5]~10                                                                                                                                                                                                                                  ; 8       ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_67a:rden_decode_b|w_anode371w[2]                                                                                                                                                                        ; 8       ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_67a:rden_decode_b|w_anode339w[2]~0                                                                                                                                                                      ; 8       ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_67a:rden_decode_b|w_anode362w[2]                                                                                                                                                                        ; 8       ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|decode_67a:rden_decode_b|w_anode353w[2]                                                                                                                                                                        ; 8       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|i[2]~22                                                                                                                                                                                                                         ; 8       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|dataCRCLine~0                                                                                                                                                                                                                   ; 8       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[1]~24                                                                                                                                                                                                                         ; 8       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[2]~24                                                                                                                                                                                                                      ; 8       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|i[5]~24                                                                                                                                                                                                                      ; 8       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|dataCRCLine~0                                                                                                                                                                                                                ; 8       ;
; movingAverage:movingAverageUnit|initialReg1[1]~1                                                                                                                                                                                                                                                    ; 8       ;
; movingAverage:movingAverageUnit|initialReg2[0]~1                                                                                                                                                                                                                                                    ; 8       ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[0]                                                                                                                                                                                                                              ; 8       ;
; Selector156~3                                                                                                                                                                                                                                                                                       ; 8       ;
; commandManager:commandManagerUnit|Selector55~4                                                                                                                                                                                                                                                      ; 8       ;
; commandManager:commandManagerUnit|Selector48~1                                                                                                                                                                                                                                                      ; 8       ;
; commandManager:commandManagerUnit|Selector74~1                                                                                                                                                                                                                                                      ; 8       ;
; movingAverage:movingAverageUnit|Equal0~3                                                                                                                                                                                                                                                            ; 8       ;
; movingAverage:movingAverageUnit|Equal0~2                                                                                                                                                                                                                                                            ; 8       ;
; commandManager:commandManagerUnit|state.transfrMultWriteSecondBuf                                                                                                                                                                                                                                   ; 8       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|Equal0~4                                                                                                                                                                                                                         ; 8       ;
; commandManager:commandManagerUnit|state.transfrMultWriteWaitStatus                                                                                                                                                                                                                                  ; 8       ;
; commandManager:commandManagerUnit|state.transfrBlockReadCMD17WaitResp                                                                                                                                                                                                                               ; 8       ;
; commandManager:commandManagerUnit|state.transfrMultWriteCMD25Begin                                                                                                                                                                                                                                  ; 8       ;
; commandManager:commandManagerUnit|state.identCMD3Begin                                                                                                                                                                                                                                              ; 8       ;
; commandManager:commandManagerUnit|state.stbyCMD7Begin                                                                                                                                                                                                                                               ; 8       ;
; commandManager:commandManagerUnit|state.transfrCMD55Begin                                                                                                                                                                                                                                           ; 8       ;
; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24Mute                                                                                                                                                                                                                                  ; 8       ;
; commandManager:commandManagerUnit|state.transfrMultWriteCMD25Mute                                                                                                                                                                                                                                   ; 8       ;
; commandManager:commandManagerUnit|state.transfrMultWriteComplt                                                                                                                                                                                                                                      ; 8       ;
; movingAverage:movingAverageUnit|CLK_ADC1~1                                                                                                                                                                                                                                                          ; 8       ;
; state.muteAfterWrittingBlockFileHeader                                                                                                                                                                                                                                                              ; 8       ;
; state.waitRECbegin                                                                                                                                                                                                                                                                                  ; 8       ;
; state.waitForCalcingCurAddr                                                                                                                                                                                                                                                                         ; 8       ;
; USBTransceiver:USBTransceiverUnit|WideOr0                                                                                                                                                                                                                                                           ; 8       ;
; state.initCard                                                                                                                                                                                                                                                                                      ; 8       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|i[4]                                                                                                                                                                                                                            ; 8       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|i[7]                                                                                                                                                                                                                         ; 8       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|i[2]                                                                                                                                                                                                           ; 8       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|counterNeg[7]                                                                                                                                                                                                                                   ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                   ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                  ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ; 7       ;
; DATA[12]                                                                                                                                                                                                                                                                                            ; 7       ;
; DATA[4044]                                                                                                                                                                                                                                                                                          ; 7       ;
; commandManager:commandManagerUnit|ENA_PTS                                                                                                                                                                                                                                                           ; 7       ;
; commandManager:commandManagerUnit|nextState~7                                                                                                                                                                                                                                                       ; 7       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[4]~1                                                                                                                                                                                         ; 7       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[4]~1                                                                                                                                                                                            ; 7       ;
; commandManager:commandManagerUnit|state.transfrMultWritePrgNeedSecondBuf                                                                                                                                                                                                                            ; 7       ;
; commandManager:commandManagerUnit|state.transfrBlockReadCMD17RespCheck                                                                                                                                                                                                                              ; 7       ;
; commandManager:commandManagerUnit|LessThan3~0                                                                                                                                                                                                                                                       ; 7       ;
; commandManager:commandManagerUnit|nextState~5                                                                                                                                                                                                                                                       ; 7       ;
; Selector57~2                                                                                                                                                                                                                                                                                        ; 7       ;
; state.initMute~49                                                                                                                                                                                                                                                                                   ; 7       ;
; commandManager:commandManagerUnit|Selector63~0                                                                                                                                                                                                                                                      ; 7       ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[6]~1                                                                                                                                                                                         ; 7       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|Mux0~372                                                                                                                                                                                                       ; 7       ;
; commandManager:commandManagerUnit|state.transfrMultWriteFirstBuf                                                                                                                                                                                                                                    ; 7       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOutUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[9]                                                                                         ; 7       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOutUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[10]                                                                                        ; 7       ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOut_OAUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[10]                                                                                  ; 7       ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOut_OAUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[2]                                                                                   ; 7       ;
; commandManager:commandManagerUnit|state.idleCMD0Mute                                                                                                                                                                                                                                                ; 7       ;
; commandManager:commandManagerUnit|state.transfrMultWriteMute                                                                                                                                                                                                                                        ; 7       ;
; commandManager:commandManagerUnit|state.readyCMD2Mute                                                                                                                                                                                                                                               ; 7       ;
; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24Begin                                                                                                                                                                                                                                 ; 7       ;
; commandManager:commandManagerUnit|state.transfrCMD16Begin                                                                                                                                                                                                                                           ; 7       ;
; peripheralController:peripheralControllerUnit|stateBUT.confirmButPush                                                                                                                                                                                                                               ; 7       ;
; state.muteAfterWriteFAT1Tail                                                                                                                                                                                                                                                                        ; 7       ;
; state.muteAfterWrittingVolumeID13                                                                                                                                                                                                                                                                   ; 7       ;
; Selector150~0                                                                                                                                                                                                                                                                                       ; 7       ;
; interimSD_CLK~0                                                                                                                                                                                                                                                                                     ; 7       ;
; state.initMute                                                                                                                                                                                                                                                                                      ; 7       ;
; peripheralController:peripheralControllerUnit|state.checkMess                                                                                                                                                                                                                                       ; 7       ;
; peripheralController:peripheralControllerUnit|state.sendMess                                                                                                                                                                                                                                        ; 7       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|i[5]                                                                                                                                                                                                                            ; 7       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|respBegin                                                                                                                                                                                                                    ; 7       ;
; fileSystemServer:fileSystemServerUnit|counter[0]                                                                                                                                                                                                                                                    ; 7       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|i[3]                                                                                                                                                                                                           ; 7       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|i[10]                                                                                                                                                                                                          ; 7       ;
; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|COMPLT                                                                                                                                                                                             ; 7       ;
; RXF~input                                                                                                                                                                                                                                                                                           ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vfi:auto_generated|counter_reg_bit[5]~0 ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                     ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                           ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                               ; 6       ;
; DATA[3805]                                                                                                                                                                                                                                                                                          ; 6       ;
; commandManager:commandManagerUnit|ENA_DW_P                                                                                                                                                                                                                                                          ; 6       ;
; DATA[4080]                                                                                                                                                                                                                                                                                          ; 6       ;
; Selector48~4                                                                                                                                                                                                                                                                                        ; 6       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|Decoder0~43                                                                                                                                                                                                                     ; 6       ;
; commandManager:commandManagerUnit|CMDINDEX_STP[5]~0                                                                                                                                                                                                                                                 ; 6       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[13]~head_lut                                                                                                                                                                                        ; 6       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[14]~head_lut                                                                                                                                                                                        ; 6       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|state~20                                                                                                                                                                                                                                                    ; 6       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|Decoder0~22                                                                                                                                                                                                                     ; 6       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|Decoder0~16                                                                                                                                                                                                                     ; 6       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|Decoder0~15                                                                                                                                                                                                                     ; 6       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|Decoder0~5                                                                                                                                                                                                                      ; 6       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|Decoder0~4                                                                                                                                                                                                                      ; 6       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.pumpNextDBuff                                                                                                                                                                                                                                         ; 6       ;
; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufFull                                                                                                                                                                                                                           ; 6       ;
; commandManager:commandManagerUnit|state.transfrCMD55RespCheck                                                                                                                                                                                                                                       ; 6       ;
; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Mute                                                                                                                                                                                                                                   ; 6       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|always1~3                                                                                                                                                                                                      ; 6       ;
; commandManager:commandManagerUnit|state.transfrMultWriteCheckComplt                                                                                                                                                                                                                                 ; 6       ;
; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufStatus                                                                                                                                                                                                                         ; 6       ;
; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufStatus                                                                                                                                                                                                                          ; 6       ;
; commandManager:commandManagerUnit|state.transfrBlockWriteWaitStatus                                                                                                                                                                                                                                 ; 6       ;
; commandManager:commandManagerUnit|state.transfrBlockWrite                                                                                                                                                                                                                                           ; 6       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|always2~0                                                                                                                                                                                                                        ; 6       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|Equal0~2                                                                                                                                                                                                                         ; 6       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOutUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[3]                                                                                         ; 6       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOutUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[2]                                                                                         ; 6       ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOut_OAUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[0]                                                                                   ; 6       ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOut_OAUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[11]                                                                                  ; 6       ;
; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24WaitResp                                                                                                                                                                                                                              ; 6       ;
; commandManager:commandManagerUnit|state.transfrMultWriteCMD12WaitResp                                                                                                                                                                                                                               ; 6       ;
; commandManager:commandManagerUnit|state.idleCMD55WaitResp                                                                                                                                                                                                                                           ; 6       ;
; commandManager:commandManagerUnit|WideOr114~0                                                                                                                                                                                                                                                       ; 6       ;
; commandManager:commandManagerUnit|Selector45~0                                                                                                                                                                                                                                                      ; 6       ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|COMPLT                                                                                                                                                                                                                        ; 6       ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1~2                                                                                                                                                                                                                                                 ; 6       ;
; peripheralController:peripheralControllerUnit|stateBUT.muteAfterButAction                                                                                                                                                                                                                           ; 6       ;
; state.muteAfterWrittingFAT1footer                                                                                                                                                                                                                                                                   ; 6       ;
; state.muteAfterWrittingFAT2header                                                                                                                                                                                                                                                                   ; 6       ;
; state.muteAfterWrittingFAT1header                                                                                                                                                                                                                                                                   ; 6       ;
; state.muteAfterWrittingFAT2footer                                                                                                                                                                                                                                                                   ; 6       ;
; state.muteAfterWriteFAT2Tail                                                                                                                                                                                                                                                                        ; 6       ;
; state.constructFATend                                                                                                                                                                                                                                                                               ; 6       ;
; state.muteAfterWrittingFAT2BufStream                                                                                                                                                                                                                                                                ; 6       ;
; state.muteAfterWrittingFAT1BufStream                                                                                                                                                                                                                                                                ; 6       ;
; state.muteAfterWrittingVolumeID31                                                                                                                                                                                                                                                                   ; 6       ;
; state.muteAfterWrittingVolumeID23                                                                                                                                                                                                                                                                   ; 6       ;
; state.muteAfterWrittingVolumeID22                                                                                                                                                                                                                                                                   ; 6       ;
; state.muteAfterWrittingVolumeID12                                                                                                                                                                                                                                                                   ; 6       ;
; state.muteAfterWrittingVolumeID21                                                                                                                                                                                                                                                                   ; 6       ;
; state.muteAfterInit                                                                                                                                                                                                                                                                                 ; 6       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~clear_lut                                                                                                                                                                                          ; 6       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|LessThan2~1                                                                                                                                                                                                         ; 6       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                                                                                                                                                                                                          ; 6       ;
; peripheralController:peripheralControllerUnit|state.pullDownRD                                                                                                                                                                                                                                      ; 6       ;
; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                                                                                                                                                                                                 ; 6       ;
; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                                                                                                                                                                                                   ; 6       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[19]                                                                                                                                                                                                           ; 6       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[18]                                                                                                                                                                                                           ; 6       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|COMPLT                                                                                                                                                                                                         ; 6       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|i[4]                                                                                                                                                                                                           ; 6       ;
; movingAverage:movingAverageUnit|USBdigitizer:USBdigitizerUnit|WADDR_USBBUFF[7]                                                                                                                                                                                                                      ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated|counter_reg_bit[4]~0                ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                     ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                      ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                               ; 5       ;
; DATA[212]                                                                                                                                                                                                                                                                                           ; 5       ;
; DATA[200]                                                                                                                                                                                                                                                                                           ; 5       ;
; DATA[3804]                                                                                                                                                                                                                                                                                          ; 5       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[21]                                                                                                                                                                                                                                                   ; 5       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[18]                                                                                                                                                                                                                                                   ; 5       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[13]                                                                                                                                                                                                                                                   ; 5       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|enaCRC~0                                                                                                                                                                                                                         ; 5       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.pumpFirstDBuff                                                                                                                                                                                                                                        ; 5       ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[3]~11                                                                                                                                                                                                                           ; 5       ;
; commandManager:commandManagerUnit|state.transfrBlockRead                                                                                                                                                                                                                                            ; 5       ;
; commandManager:commandManagerUnit|state.idleCMD41VoltageMute                                                                                                                                                                                                                                        ; 5       ;
; commandManager:commandManagerUnit|state.idleInitMute                                                                                                                                                                                                                                                ; 5       ;
; commandManager:commandManagerUnit|state.transfrMultWritePrgNeedFirstBuf                                                                                                                                                                                                                             ; 5       ;
; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufFull                                                                                                                                                                                                                            ; 5       ;
; commandManager:commandManagerUnit|state.readyCMD2RespCheck                                                                                                                                                                                                                                          ; 5       ;
; commandManager:commandManagerUnit|state.transfrCMD6RespCheck                                                                                                                                                                                                                                        ; 5       ;
; commandManager:commandManagerUnit|state.stbyCMD7RespCheck                                                                                                                                                                                                                                           ; 5       ;
; commandManager:commandManagerUnit|state.identCMD3RespCheck                                                                                                                                                                                                                                          ; 5       ;
; commandManager:commandManagerUnit|state.transfrCMD16RespCheck                                                                                                                                                                                                                                       ; 5       ;
; Selector111~0                                                                                                                                                                                                                                                                                       ; 5       ;
; Selector62~0                                                                                                                                                                                                                                                                                        ; 5       ;
; Selector58~2                                                                                                                                                                                                                                                                                        ; 5       ;
; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|clusterNum[0]                                                                                                                                                                                                                           ; 5       ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|LessThan2~0                                                                                                                                                                                                                       ; 5       ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|always0~0                                                                                                                                                                                                                         ; 5       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|LessThan1~0                                                                                                                                                                                                                     ; 5       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|LessThan0~0                                                                                                                                                                                                                     ; 5       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|Decoder0~0                                                                                                                                                                                                                   ; 5       ;
; commandManager:commandManagerUnit|LessThan1~0                                                                                                                                                                                                                                                       ; 5       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|Mux6~9                                                                                                                                                                                                         ; 5       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOutUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[11]                                                                                        ; 5       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOutUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[12]                                                                                        ; 5       ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|Equal0~2                                                                                                                                                                                                                      ; 5       ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOut_OAUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[12]                                                                                  ; 5       ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOut_OAUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[4]                                                                                   ; 5       ;
; commandManager:commandManagerUnit|WideOr97~1                                                                                                                                                                                                                                                        ; 5       ;
; commandManager:commandManagerUnit|state.transfrBlockWriteMute                                                                                                                                                                                                                                       ; 5       ;
; commandManager:commandManagerUnit|state.idleCMD55Mute                                                                                                                                                                                                                                               ; 5       ;
; commandManager:commandManagerUnit|state.identCMD3Mute                                                                                                                                                                                                                                               ; 5       ;
; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Begin                                                                                                                                                                                                                                  ; 5       ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[2]                                                                                                                                                                                           ; 5       ;
; peripheralController:peripheralControllerUnit|stateBUT.initMute~1                                                                                                                                                                                                                                   ; 5       ;
; fileSystemServer:fileSystemServerUnit|Equal0~3                                                                                                                                                                                                                                                      ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|Equal6~1                                                                                                                                                                                                                                        ; 5       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|OUTPUTBUS[0]~en                                                                                                                                                                                                ; 5       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|data[0]~en                                                                                                                                                                                                                       ; 5       ;
; peripheralController:peripheralControllerUnit|stateBUT.initMute                                                                                                                                                                                                                                     ; 5       ;
; peripheralController:peripheralControllerUnit|stateBUT.waitButPush                                                                                                                                                                                                                                  ; 5       ;
; state.complete                                                                                                                                                                                                                                                                                      ; 5       ;
; state.muteAfterWrittingVolumeID11                                                                                                                                                                                                                                                                   ; 5       ;
; state.initMute~1                                                                                                                                                                                                                                                                                    ; 5       ;
; state.initMute~0                                                                                                                                                                                                                                                                                    ; 5       ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                                                                                                                                                                                                   ; 5       ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                                                                                                                                                                                                                ; 5       ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                                                                                                                                                                                                                ; 5       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                                                                                                                                                                                                    ; 5       ;
; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                                                                                                                                                                                                     ; 5       ;
; peripheralController:peripheralControllerUnit|state.pullDownOE                                                                                                                                                                                                                                      ; 5       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[6]                                                                                                                                                                                                                                               ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[0]                                                                                                                                                                                                                            ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[1]                                                                                                                                                                                                                            ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[2]                                                                                                                                                                                                                            ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[3]                                                                                                                                                                                                                            ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[5]                                                                                                                                                                                                                            ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[6]                                                                                                                                                                                                                            ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[7]                                                                                                                                                                                                                            ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[8]                                                                                                                                                                                                                            ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[9]                                                                                                                                                                                                                            ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[10]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[11]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[12]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[13]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[14]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[15]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[16]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[17]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[18]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[19]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[20]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[21]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[22]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[23]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[24]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[25]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[26]                                                                                                                                                                                                                           ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[4]                                                                                                                                                                                                                            ; 5       ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[14]                                                                                                                                                                                                   ; 5       ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[13]                                                                                                                                                                                                   ; 5       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[17]                                                                                                                                                                                                           ; 5       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[28]                                                                                                                                                                                                           ; 5       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[27]                                                                                                                                                                                                           ; 5       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[20]                                                                                                                                                                                                           ; 5       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[23]                                                                                                                                                                                                           ; 5       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|NORESP                                                                                                                                                                                                                          ; 5       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|i[7]                                                                                                                                                                                                                            ; 5       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|i[6]                                                                                                                                                                                                                            ; 5       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|i[11]                                                                                                                                                                                                          ; 5       ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[4]                                                                                                                                                                                                                             ; 5       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|counterNeg[0]                                                                                                                                                                                                                                   ; 5       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                                                                                                                                                                                                          ; 5       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                                                                                                                                                                                                          ; 5       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                                                                                                                                                                                                          ; 5       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                                                                                                                                                                                                          ; 5       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                                                                                                                                                                                                          ; 5       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                                                                                                                                                                                                          ; 5       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                                                                                                                                                                                                          ; 5       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                                                                                                                                                                                                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~11                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~12                                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~8                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~7                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~13                                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                               ; 4       ;
; commandManager:commandManagerUnit|ENA_VM                                                                                                                                                                                                                                                            ; 4       ;
; commandManager:commandManagerUnit|ENA_IM                                                                                                                                                                                                                                                            ; 4       ;
; commandManager:commandManagerUnit|RST_RC                                                                                                                                                                                                                                                            ; 4       ;
; commandManager:commandManagerUnit|ADDONE_RC                                                                                                                                                                                                                                                         ; 4       ;
; ENA_FILE_SERVER                                                                                                                                                                                                                                                                                     ; 4       ;
; commandManager:commandManagerUnit|ENA_RM                                                                                                                                                                                                                                                            ; 4       ;
; commandManager:commandManagerUnit|ENA_CM                                                                                                                                                                                                                                                            ; 4       ;
; DATA[146]                                                                                                                                                                                                                                                                                           ; 4       ;
; DATA[188]                                                                                                                                                                                                                                                                                           ; 4       ;
; DATA[4092]                                                                                                                                                                                                                                                                                          ; 4       ;
; DATA[4060]                                                                                                                                                                                                                                                                                          ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[11]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[9]                                                                                                                                                                                                                                                    ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[10]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[20]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[23]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[22]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[16]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[19]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[17]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[12]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[15]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[14]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[37]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[35]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[33]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[25]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[31]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[29]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[27]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[5]                                                                                                                                                                                                                                                    ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[24]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[32]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[30]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[34]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[26]                                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[28]                                                                                                                                                                                                                                                   ; 4       ;
; peripheralController:peripheralControllerUnit|ENA_M                                                                                                                                                                                                                                                 ; 4       ;
; peripheralController:peripheralControllerUnit|ENA_M_BP                                                                                                                                                                                                                                              ; 4       ;
; ENA_M                                                                                                                                                                                                                                                                                               ; 4       ;
; commandManager:commandManagerUnit|INIT_COMPLT                                                                                                                                                                                                                                                       ; 4       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|data[0]~60                                                                                                                                                                                                                       ; 4       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|Decoder0~19                                                                                                                                                                                                                  ; 4       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|Decoder0~14                                                                                                                                                                                                                  ; 4       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|Decoder0~4                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|Decoder0~1                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|Selector130~0                                                                                                                                                                                                                                                     ; 4       ;
; commandManager:commandManagerUnit|BUFWAITING[1]                                                                                                                                                                                                                                                     ; 4       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.waitNextDBuffReady                                                                                                                                                                                                                                    ; 4       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.waitBuffWaitingChange                                                                                                                                                                                                                                 ; 4       ;
; fileSystemServer:fileSystemServerUnit|FATpagesInFile[1]                                                                                                                                                                                                                                             ; 4       ;
; fileSystemServer:fileSystemServerUnit|FATpagesInFile[2]                                                                                                                                                                                                                                             ; 4       ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|DATA_DBUFF[7]~reg0                                                                                                                                                                                                ; 4       ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|DATA_DBUFF[3]~reg0                                                                                                                                                                                                ; 4       ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|DATA_DBUFF[6]~reg0                                                                                                                                                                                                ; 4       ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|DATA_DBUFF[2]~reg0                                                                                                                                                                                                ; 4       ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|DATA_DBUFF[5]~reg0                                                                                                                                                                                                ; 4       ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|DATA_DBUFF[1]~reg0                                                                                                                                                                                                ; 4       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|dataCRCLine[0]~0                                                                                                                                                                                               ; 4       ;
; commandManager:commandManagerUnit|Selector158~0                                                                                                                                                                                                                                                     ; 4       ;
; commandManager:commandManagerUnit|Selector154~0                                                                                                                                                                                                                                                     ; 4       ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|DATA_DBUFF[4]~reg0                                                                                                                                                                                                ; 4       ;
; movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|DATA_DBUFF[0]~reg0                                                                                                                                                                                                ; 4       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|ENA_PUMPER~2                                                                                                                                                                                                                                                ; 4       ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[0]~5                                                                                                                                                                                                              ; 4       ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[3]~12                                                                                                                                                                                                                           ; 4       ;
; commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT                                                                                                                                                                                                                                  ; 4       ;
; commandManager:commandManagerUnit|state.transfrBlockWritePrgNeed                                                                                                                                                                                                                                    ; 4       ;
; commandManager:commandManagerUnit|state.idleCMD0PrgNeed                                                                                                                                                                                                                                             ; 4       ;
; commandManager:commandManagerUnit|state.transfrMultWritePrgNeed                                                                                                                                                                                                                                     ; 4       ;
; commandManager:commandManagerUnit|Selector265~2                                                                                                                                                                                                                                                     ; 4       ;
; commandManager:commandManagerUnit|state.transfrMultWriteCMD12RespCheck                                                                                                                                                                                                                              ; 4       ;
; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24RespCheck                                                                                                                                                                                                                             ; 4       ;
; commandManager:commandManagerUnit|state.idleCMD41RespCheck                                                                                                                                                                                                                                          ; 4       ;
; commandManager:commandManagerUnit|state.idleCMD8RespCheck                                                                                                                                                                                                                                           ; 4       ;
; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Mute                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|state.transfrMultWriteCMD12PrgNeed                                                                                                                                                                                                                                ; 4       ;
; commandManager:commandManagerUnit|cmdRepeatCounter:cmdRepeatCounterUnit|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]                                                                                                                                                ; 4       ;
; commandManager:commandManagerUnit|cmdRepeatCounter:cmdRepeatCounterUnit|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]                                                                                                                                                ; 4       ;
; commandManager:commandManagerUnit|cmdRepeatCounter:cmdRepeatCounterUnit|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]                                                                                                                                                ; 4       ;
; commandManager:commandManagerUnit|state.idleCMD55RespCheck                                                                                                                                                                                                                                          ; 4       ;
; Selector104~2                                                                                                                                                                                                                                                                                       ; 4       ;
; Selector104~0                                                                                                                                                                                                                                                                                       ; 4       ;
; Selector60~2                                                                                                                                                                                                                                                                                        ; 4       ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[0]                                                                                                                                                                                                                ; 4       ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[1]                                                                                                                                                                                                                              ; 4       ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[2]                                                                                                                                                                                                                              ; 4       ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[3]                                                                                                                                                                                                                              ; 4       ;
; commandManager:commandManagerUnit|state~181                                                                                                                                                                                                                                                         ; 4       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|serial_CRC16:line3|CRC[15]                                                                                                                                                                                     ; 4       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|serial_CRC16:lineDW3|CRC[15]                                                                                                                                                                                                     ; 4       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|serial_CRC16:line2|CRC[15]                                                                                                                                                                                     ; 4       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|serial_CRC16:lineDW2|CRC[15]                                                                                                                                                                                                     ; 4       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|serial_CRC16:line1|CRC[15]                                                                                                                                                                                     ; 4       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|serial_CRC16:lineDW1|CRC[15]                                                                                                                                                                                                     ; 4       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|Mux0~337                                                                                                                                                                                                       ; 4       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|serial_CRC16:line0|CRC[15]                                                                                                                                                                                     ; 4       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|data[1]~25                                                                                                                                                                                                                       ; 4       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|data[1]~23                                                                                                                                                                                                                       ; 4       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOutUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[8]                                                                                         ; 4       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOutUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[4]                                                                                         ; 4       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|Equal0~0                                                                                                                                                                                                                         ; 4       ;
; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|serial_CRC16:lineDW0|CRC[15]                                                                                                                                                                                                     ; 4       ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|sectorToWriteAddrCounterOut:sectorToWriteAddrCounterOut_OAUnit|lpm_counter:LPM_COUNTER_component|cntr_j7i:auto_generated|counter_reg_bit[5]                                                                                   ; 4       ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|serial_CRC16:lineDW_OA0|CRC[15]                                                                                                                                                                                               ; 4       ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|LessThan0~0                                                                                                                                                                                                                      ; 4       ;
; commandManager:commandManagerUnit|state.transfrCMD16WaitResp                                                                                                                                                                                                                                        ; 4       ;
; commandManager:commandManagerUnit|state.transfrCMD6WaitResp                                                                                                                                                                                                                                         ; 4       ;
; commandManager:commandManagerUnit|state.transfrCMD55WaitResp                                                                                                                                                                                                                                        ; 4       ;
; commandManager:commandManagerUnit|state.unavaliable                                                                                                                                                                                                                                                 ; 4       ;
; commandManager:commandManagerUnit|state.idleCMD8Mute                                                                                                                                                                                                                                                ; 4       ;
; commandManager:commandManagerUnit|state.transfrCMD16Mute                                                                                                                                                                                                                                            ; 4       ;
; commandManager:commandManagerUnit|state.transfrCMD55Mute                                                                                                                                                                                                                                            ; 4       ;
; commandManager:commandManagerUnit|state.stbyCMD7Mute                                                                                                                                                                                                                                                ; 4       ;
; commandManager:commandManagerUnit|Selector74~0                                                                                                                                                                                                                                                      ; 4       ;
; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[0]                                                                                                                                                                                           ; 4       ;
; peripheralController:peripheralControllerUnit|stateBUT.initMute~3                                                                                                                                                                                                                                   ; 4       ;
; commandManager:commandManagerUnit|state.transfrBlockWriteComplt                                                                                                                                                                                                                                     ; 4       ;
; commandManager:commandManagerUnit|state.initComplt                                                                                                                                                                                                                                                  ; 4       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|OUTPUTBUS[0]~7                                                                                                                                                                                                 ; 4       ;
; commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|SD_DAT[0]~0                                                                                                                                                                                                                   ; 4       ;
; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                                                                                                                                                                                                  ; 4       ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                                                                                                                                                                                                   ; 4       ;
; fileSystemServer:fileSystemServerUnit|COMPLT                                                                                                                                                                                                                                                        ; 4       ;
; state.initMute~19                                                                                                                                                                                                                                                                                   ; 4       ;
; Selector127~2                                                                                                                                                                                                                                                                                       ; 4       ;
; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                                                                                                                                                                                                  ; 4       ;
; peripheralController:peripheralControllerUnit|state.waitTXE                                                                                                                                                                                                                                         ; 4       ;
; peripheralController:peripheralControllerUnit|state.waitUSB                                                                                                                                                                                                                                         ; 4       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                                                                                                                                                                                                    ; 4       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~head_lut                                                                                                                                                                                           ; 4       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~head_lut                                                                                                                                                                                           ; 4       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~head_lut                                                                                                                                                                                           ; 4       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~head_lut                                                                                                                                                                                           ; 4       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~head_lut                                                                                                                                                                                           ; 4       ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~head_lut                                                                                                                                                                                           ; 4       ;
; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                                                                                                                                                                                                     ; 4       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|LessThan1~62                                                                                                                                                                                                                                                ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[18]                                                                                                                                                                                                                                              ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[14]                                                                                                                                                                                                                                              ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[22]                                                                                                                                                                                                                                              ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[10]                                                                                                                                                                                                                                              ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[17]                                                                                                                                                                                                                                              ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[21]                                                                                                                                                                                                                                              ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[9]                                                                                                                                                                                                                                               ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[13]                                                                                                                                                                                                                                              ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[12]                                                                                                                                                                                                                                              ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[8]                                                                                                                                                                                                                                               ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[20]                                                                                                                                                                                                                                              ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[16]                                                                                                                                                                                                                                              ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[19]                                                                                                                                                                                                                                              ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[15]                                                                                                                                                                                                                                              ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[7]                                                                                                                                                                                                                                               ; 4       ;
; fileSystemServer:fileSystemServerUnit|blocksInFile[11]                                                                                                                                                                                                                                              ; 4       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|currentClusterNum[31]                                                                                                                                                                                                                           ; 4       ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|Add0~2                                                                                                                                                                                                                            ; 4       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|NORESP                                                                                                                                                                                                                       ; 4       ;
; commandManager:commandManagerUnit|transfrMultBlockWriteCounter:transfrMultBlockWriteCounterUnit|NUM[21]                                                                                                                                                                                             ; 4       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[31]                                                                                                                                                                                                           ; 4       ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|ERROR                                                                                                                                                                                                                             ; 4       ;
; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|addrCounter[7]                                                                                                                                                                                                                          ; 4       ;
; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[7]                                                                                                                                                                                                                         ; 4       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|i[9]                                                                                                                                                                                                           ; 4       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|i[8]                                                                                                                                                                                                           ; 4       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|counterNeg[6]                                                                                                                                                                                                                                   ; 4       ;
; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|counterNeg[1]                                                                                                                                                                                                                                   ; 4       ;
; peripheralController:peripheralControllerUnit|counterFastMode[20]                                                                                                                                                                                                                                   ; 4       ;
; D[7]~input                                                                                                                                                                                                                                                                                          ; 3       ;
; D[6]~input                                                                                                                                                                                                                                                                                          ; 3       ;
; D[5]~input                                                                                                                                                                                                                                                                                          ; 3       ;
; D[4]~input                                                                                                                                                                                                                                                                                          ; 3       ;
; D[3]~input                                                                                                                                                                                                                                                                                          ; 3       ;
; D[2]~input                                                                                                                                                                                                                                                                                          ; 3       ;
; D[1]~input                                                                                                                                                                                                                                                                                          ; 3       ;
; D[0]~input                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~4                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vfi:auto_generated|counter_reg_bit[2]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vfi:auto_generated|counter_reg_bit[3]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vfi:auto_generated|counter_reg_bit[4]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vfi:auto_generated|counter_reg_bit[5]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vfi:auto_generated|counter_reg_bit[0]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vfi:auto_generated|counter_reg_bit[1]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated|counter_reg_bit[0]                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated|counter_reg_bit[2]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated|counter_reg_bit[0]                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                    ; 3       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[13]~latch                                                                                                                                                                                           ; 3       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[14]~latch                                                                                                                                                                                           ; 3       ;
; commandManager:commandManagerUnit|ENA_DR                                                                                                                                                                                                                                                            ; 3       ;
; commandManager:commandManagerUnit|RADDR_BEGIN_R[10]                                                                                                                                                                                                                                                 ; 3       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[12]~latch                                                                                                                                                                                           ; 3       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[11]~latch                                                                                                                                                                                           ; 3       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[10]~latch                                                                                                                                                                                           ; 3       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[9]~latch                                                                                                                                                                                            ; 3       ;
; WMB_COUNT[22]                                                                                                                                                                                                                                                                                       ; 3       ;
; commandManager:commandManagerUnit|nextState.waitAction_17124                                                                                                                                                                                                                                        ; 3       ;
; DATA[3830]                                                                                                                                                                                                                                                                                          ; 3       ;
; DATA[4081]                                                                                                                                                                                                                                                                                          ; 3       ;
; DATA[221]                                                                                                                                                                                                                                                                                           ; 3       ;
; DATA[148]                                                                                                                                                                                                                                                                                           ; 3       ;
; DATA[184]                                                                                                                                                                                                                                                                                           ; 3       ;
; DATA[156]                                                                                                                                                                                                                                                                                           ; 3       ;
; DATA[4088]                                                                                                                                                                                                                                                                                          ; 3       ;
; DATA[3704]                                                                                                                                                                                                                                                                                          ; 3       ;
; DATA[4052]                                                                                                                                                                                                                                                                                          ; 3       ;
; DATA[4008]                                                                                                                                                                                                                                                                                          ; 3       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[8]                                                                                                                                                                                                                                                    ; 3       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[1]                                                                                                                                                                                                                                                    ; 3       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[7]                                                                                                                                                                                                                                                    ; 3       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[3]                                                                                                                                                                                                                                                    ; 3       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[0]                                                                                                                                                                                                                                                    ; 3       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[6]                                                                                                                                                                                                                                                    ; 3       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[2]                                                                                                                                                                                                                                                    ; 3       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[36]                                                                                                                                                                                                                                                   ; 3       ;
; commandManager:commandManagerUnit|CMDBODY_PTS[4]                                                                                                                                                                                                                                                    ; 3       ;
; Selector43~6                                                                                                                                                                                                                                                                                        ; 3       ;
; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|LessThan2~4                                                                                                                                                                                                    ; 3       ;
; commandManager:commandManagerUnit|dataReader:dataReaderUnit|beginReading~0                                                                                                                                                                                                                          ; 3       ;
; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[0]                                                                                                                                                                                                                    ; 3       ;
; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[1]                                                                                                                                                                                                                    ; 3       ;
; commandManager:commandManagerUnit|BUFWAITING[0]                                                                                                                                                                                                                                                     ; 3       ;
; movingAverage:movingAverageUnit|BLOCKS_DIGITIZED[0]                                                                                                                                                                                                                                                 ; 3       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.waitFirstDBuff                                                                                                                                                                                                                                        ; 3       ;
; digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.init                                                                                                                                                                                                                                                  ; 3       ;
; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[3]~12                                                                                                                                                                                                             ; 3       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 2048   ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X15_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks ; 32768        ; 8            ; 32768        ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 262144 ; 32768                       ; 8                           ; 32768                       ; 8                           ; 262144              ; 32   ; None ; M9K_X27_Y10_N0, M9K_X15_Y2_N0, M9K_X15_Y7_N0, M9K_X15_Y4_N0, M9K_X15_Y16_N0, M9K_X27_Y15_N0, M9K_X15_Y15_N0, M9K_X27_Y4_N0, M9K_X27_Y8_N0, M9K_X27_Y2_N0, M9K_X27_Y9_N0, M9K_X27_Y6_N0, M9K_X27_Y12_N0, M9K_X27_Y13_N0, M9K_X15_Y9_N0, M9K_X27_Y11_N0, M9K_X27_Y17_N0, M9K_X15_Y17_N0, M9K_X15_Y13_N0, M9K_X27_Y5_N0, M9K_X27_Y3_N0, M9K_X27_Y7_N0, M9K_X15_Y6_N0, M9K_X15_Y5_N0, M9K_X27_Y19_N0, M9K_X27_Y16_N0, M9K_X15_Y12_N0, M9K_X15_Y11_N0, M9K_X15_Y18_N0, M9K_X27_Y18_N0, M9K_X27_Y14_N0, M9K_X15_Y10_N0 ;
; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 8            ; 2048         ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 1024                        ; 8                           ; 2048                        ; 4                           ; 8192                ; 1    ; None ; M9K_X15_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 32           ; 2048         ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 256                         ; 32                          ; 2048                        ; 4                           ; 8192                ; 1    ; None ; M9K_X15_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 57           ; 1024         ; 57           ; yes                    ; no                      ; yes                    ; no                      ; 58368  ; 1024                        ; 57                          ; 1024                        ; 57                          ; 58368               ; 7    ; None ; M9K_X27_Y22_N0, M9K_X27_Y20_N0, M9K_X27_Y21_N0, M9K_X15_Y22_N0, M9K_X15_Y21_N0, M9K_X15_Y20_N0, M9K_X15_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 9,349 / 32,401 ( 29 % ) ;
; C16 interconnects           ; 66 / 1,326 ( 5 % )      ;
; C4 interconnects            ; 4,151 / 21,816 ( 19 % ) ;
; Direct links                ; 1,550 / 32,401 ( 5 % )  ;
; Global clocks               ; 10 / 10 ( 100 % )       ;
; Local interconnects         ; 3,764 / 10,320 ( 36 % ) ;
; R24 interconnects           ; 71 / 1,289 ( 6 % )      ;
; R4 interconnects            ; 5,101 / 28,186 ( 18 % ) ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.57) ; Number of LABs  (Total = 486) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 12                            ;
; 2                                           ; 8                             ;
; 3                                           ; 11                            ;
; 4                                           ; 12                            ;
; 5                                           ; 4                             ;
; 6                                           ; 8                             ;
; 7                                           ; 7                             ;
; 8                                           ; 6                             ;
; 9                                           ; 12                            ;
; 10                                          ; 8                             ;
; 11                                          ; 11                            ;
; 12                                          ; 13                            ;
; 13                                          ; 14                            ;
; 14                                          ; 22                            ;
; 15                                          ; 44                            ;
; 16                                          ; 294                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.41) ; Number of LABs  (Total = 486) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 111                           ;
; 1 Clock                            ; 267                           ;
; 1 Clock enable                     ; 148                           ;
; 1 Sync. clear                      ; 52                            ;
; 1 Sync. load                       ; 16                            ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 31                            ;
; 2 Clocks                           ; 59                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.83) ; Number of LABs  (Total = 486) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 7                             ;
; 2                                            ; 7                             ;
; 3                                            ; 11                            ;
; 4                                            ; 6                             ;
; 5                                            ; 8                             ;
; 6                                            ; 10                            ;
; 7                                            ; 3                             ;
; 8                                            ; 8                             ;
; 9                                            ; 3                             ;
; 10                                           ; 6                             ;
; 11                                           ; 5                             ;
; 12                                           ; 5                             ;
; 13                                           ; 8                             ;
; 14                                           ; 12                            ;
; 15                                           ; 18                            ;
; 16                                           ; 92                            ;
; 17                                           ; 23                            ;
; 18                                           ; 17                            ;
; 19                                           ; 13                            ;
; 20                                           ; 24                            ;
; 21                                           ; 19                            ;
; 22                                           ; 15                            ;
; 23                                           ; 16                            ;
; 24                                           ; 22                            ;
; 25                                           ; 14                            ;
; 26                                           ; 19                            ;
; 27                                           ; 13                            ;
; 28                                           ; 18                            ;
; 29                                           ; 11                            ;
; 30                                           ; 9                             ;
; 31                                           ; 7                             ;
; 32                                           ; 35                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.78) ; Number of LABs  (Total = 486) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 3                             ;
; 1                                               ; 34                            ;
; 2                                               ; 50                            ;
; 3                                               ; 42                            ;
; 4                                               ; 42                            ;
; 5                                               ; 38                            ;
; 6                                               ; 32                            ;
; 7                                               ; 19                            ;
; 8                                               ; 33                            ;
; 9                                               ; 18                            ;
; 10                                              ; 25                            ;
; 11                                              ; 23                            ;
; 12                                              ; 23                            ;
; 13                                              ; 23                            ;
; 14                                              ; 9                             ;
; 15                                              ; 11                            ;
; 16                                              ; 37                            ;
; 17                                              ; 13                            ;
; 18                                              ; 1                             ;
; 19                                              ; 3                             ;
; 20                                              ; 0                             ;
; 21                                              ; 3                             ;
; 22                                              ; 2                             ;
; 23                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.25) ; Number of LABs  (Total = 486) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 14                            ;
; 3                                            ; 31                            ;
; 4                                            ; 21                            ;
; 5                                            ; 9                             ;
; 6                                            ; 12                            ;
; 7                                            ; 14                            ;
; 8                                            ; 14                            ;
; 9                                            ; 21                            ;
; 10                                           ; 23                            ;
; 11                                           ; 25                            ;
; 12                                           ; 29                            ;
; 13                                           ; 21                            ;
; 14                                           ; 27                            ;
; 15                                           ; 22                            ;
; 16                                           ; 20                            ;
; 17                                           ; 21                            ;
; 18                                           ; 24                            ;
; 19                                           ; 19                            ;
; 20                                           ; 16                            ;
; 21                                           ; 12                            ;
; 22                                           ; 15                            ;
; 23                                           ; 9                             ;
; 24                                           ; 5                             ;
; 25                                           ; 14                            ;
; 26                                           ; 8                             ;
; 27                                           ; 6                             ;
; 28                                           ; 5                             ;
; 29                                           ; 2                             ;
; 30                                           ; 7                             ;
; 31                                           ; 6                             ;
; 32                                           ; 8                             ;
; 33                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 33           ; 0            ; 33           ; 0            ; 0            ; 46        ; 33           ; 0            ; 46        ; 46        ; 0            ; 21           ; 0            ; 0            ; 35           ; 0            ; 21           ; 35           ; 0            ; 0            ; 0            ; 21           ; 0            ; 0            ; 0            ; 0            ; 0            ; 46        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 13           ; 46           ; 13           ; 46           ; 46           ; 0         ; 13           ; 46           ; 0         ; 0         ; 46           ; 25           ; 46           ; 46           ; 11           ; 46           ; 25           ; 11           ; 46           ; 46           ; 46           ; 25           ; 46           ; 46           ; 46           ; 46           ; 46           ; 0         ; 46           ; 46           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SD_CLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CLK1            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CLK2            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; WR                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RD                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SIWU                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OE                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_CMD              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TXE                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EXT_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXF                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EXT_USB_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUT                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT2[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT2[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT2[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT2[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT2[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT1[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT1[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT1[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT1[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT1[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT2[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT1[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT2[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT1[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT2[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT1[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; On                       ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                       ; Destination Clock(s)                                                                                              ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------+
; EXT_CLK,SDTiming|altpll_component|auto_generated|pll1|clk[0],SDTiming|altpll_component|auto_generated|pll1|clk[1]     ; EXT_CLK,SDTiming|altpll_component|auto_generated|pll1|clk[0],SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 393.2             ;
; EXT_CLK,SDTiming|altpll_component|auto_generated|pll1|clk[0],SDTiming|altpll_component|auto_generated|pll1|clk[1],I/O ; EXT_CLK,SDTiming|altpll_component|auto_generated|pll1|clk[0],SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 66.2              ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1]                                                                ; EXT_CLK,pllADCUnit|altpll_component|auto_generated|pll1|clk[1],EXT_USB_CLK                                        ; 36.4              ;
; EXT_CLK                                                                                                               ; EXT_CLK,SDTiming|altpll_component|auto_generated|pll1|clk[0],SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 22.8              ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1]                                                                ; EXT_USB_CLK,I/O                                                                                                   ; 17.0              ;
; EXT_USB_CLK                                                                                                           ; EXT_USB_CLK                                                                                                       ; 7.3               ;
; EXT_CLK,pllADCUnit|altpll_component|auto_generated|pll1|clk[1]                                                        ; EXT_USB_CLK                                                                                                       ; 6.1               ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                             ; Destination Register                                                                                               ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                 ; 4.307             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                              ; 4.307             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                 ; 4.307             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                              ; 4.307             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a2~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a3~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a4~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a5~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a6~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a7~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a1~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a2~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a3~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a4~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a5~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a6~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a7~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a1~portb_address_reg0 ; 4.243             ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|WR_USBTRANS ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                 ; 3.997             ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|WR_USBTRANS ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                              ; 3.997             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                 ; 3.859             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                              ; 3.859             ;
; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|WR_USBTRANS ; WR                                                                                                                 ; 3.854             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; 3.796             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; 3.796             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; 3.796             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a2~portb_address_reg0 ; 3.796             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a3~portb_address_reg0 ; 3.796             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a4~portb_address_reg0 ; 3.796             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a5~portb_address_reg0 ; 3.796             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a6~portb_address_reg0 ; 3.796             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a7~portb_address_reg0 ; 3.796             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a1~portb_address_reg0 ; 3.796             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                 ; 3.771             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                 ; 3.771             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                 ; 3.771             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                 ; 3.771             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                 ; 3.771             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                 ; 3.771             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                              ; 3.771             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                              ; 3.771             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                              ; 3.771             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                              ; 3.771             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                              ; 3.771             ;
; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                              ; 3.771             ;
; peripheralController:peripheralControllerUnit|state.sendMess                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                 ; 3.487             ;
; peripheralController:peripheralControllerUnit|state.sendMess                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                              ; 3.487             ;
; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                 ; 3.486             ;
; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                              ; 3.486             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a2~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a2~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a2~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a3~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a3~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a3~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a4~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a4~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a4~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a5~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a5~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a5~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a6~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a6~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a6~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a7~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a7~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a7~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a1~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a1~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a1~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                              ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                              ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock11                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                              ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a2~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a2~portb_address_reg0 ; 3.457             ;
; USBTransceiver:USBTransceiverUnit|state.transBlock21                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a2~portb_address_reg0 ; 3.457             ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 paths that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Fri Apr 12 13:22:16 2013
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FIRBU_AM -c FIRBU_AM
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP3C10E144C8 for design "FIRBU_AM"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 200, and phase shift of 0 degrees (0 ps) for pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 9, clock division of 20, and phase shift of 0 degrees (0 ps) for pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[1] port
Info (15535): Implemented PLL "pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 60, and phase shift of 0 degrees (0 ps) for pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|wire_pll1_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C5E144C8 is compatible
    Info (176445): Device EP3C16E144C8 is compatible
    Info (176445): Device EP3C25E144C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 9 pins of 42 total pins
    Info (169086): Pin ADC_CLK2 not assigned to an exact location on the device
    Info (169086): Pin ADC_INPUT2[4] not assigned to an exact location on the device
    Info (169086): Pin ADC_INPUT2[3] not assigned to an exact location on the device
    Info (169086): Pin ADC_INPUT2[2] not assigned to an exact location on the device
    Info (169086): Pin ADC_INPUT2[1] not assigned to an exact location on the device
    Info (169086): Pin ADC_INPUT2[0] not assigned to an exact location on the device
    Info (169086): Pin ADC_INPUT2[5] not assigned to an exact location on the device
    Info (169086): Pin ADC_INPUT2[6] not assigned to an exact location on the device
    Info (169086): Pin ADC_INPUT2[7] not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 320 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'FIRBU_AM.sdc'
Warning (332174): Ignored filter at FIRBU_AM.sdc(26): CLK could not be matched with a port
Warning (332049): Ignored create_clock at FIRBU_AM.sdc(26): Argument <targets> is an empty collection
    Info (332050): create_clock -name "CLK" -period 50.000ns [get_ports {CLK}] -waveform {0.000 25.000}
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 16.666 -waveform {0.000 8.333} -name EXT_USB_CLK EXT_USB_CLK
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name EXT_CLK EXT_CLK
    Info (332110): create_generated_clock -source {SDTiming|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 200 -duty_cycle 50.00 -name {SDTiming|altpll_component|auto_generated|pll1|clk[0]} {SDTiming|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {SDTiming|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 20 -multiply_by 9 -duty_cycle 50.00 -name {SDTiming|altpll_component|auto_generated|pll1|clk[1]} {SDTiming|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pllADCUnit|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 60 -duty_cycle 50.00 -name {pllADCUnit|altpll_component|auto_generated|pll1|clk[0]} {pllADCUnit|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pllADCUnit|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pllADCUnit|altpll_component|auto_generated|pll1|clk[1]} {pllADCUnit|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "commandManagerUnit|dataReaderUnit|beginReading~0|combout"
    Warning (332126): Node "commandManagerUnit|dataReaderUnit|beginReading~0|datab"
Warning (332060): Node: movingAverage:movingAverageUnit|CLK_DIGITIZER was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: RST was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|INIT_COMPLT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: WRITE_TYPE[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: BUT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: peripheralController:peripheralControllerUnit|CHANGE_REC_BUT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ENA_FAT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|muteCounter:muteAfterCMD|COMPLT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|ADDONE_RC was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|ADDONE_BC was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|ADDONE_AC was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ENA_AVG was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: USBTransceiver:USBTransceiverUnit|state.transBlock11 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|WCLK_SW was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|COMPLT_PUMPER was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[8] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000      EXT_CLK
    Info (332111):   16.666  EXT_USB_CLK
    Info (332111):  999.960 pllADCUnit|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   16.666 pllADCUnit|altpll_component|auto_generated|pll1|clk[1]
    Info (332111): 4000.000 SDTiming|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   44.444 SDTiming|altpll_component|auto_generated|pll1|clk[1]
Info (176353): Automatically promoted node EXT_CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node RST
Info (176353): Automatically promoted node EXT_USB_CLK~input (placed in PIN 91 (CLK4, DIFFCLK_2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node SD_CLK~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node state.initMute
        Info (176357): Destination node state.initCard
        Info (176357): Destination node muteCounter:muteBetweenAllocationStatesUnit|COMPLT
        Info (176357): Destination node state.muteAfterWriteFAT2Tail
        Info (176357): Destination node state.writeFileUpdatedHeader
        Info (176357): Destination node state.muteAfterWriteFAT1Tail
        Info (176357): Destination node state.writeFAT1Tail
        Info (176357): Destination node state.writeFAT2Tail
        Info (176357): Destination node state.writeBufStream
        Info (176357): Destination node state.shutingDownAfterStopRec
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node commandManager:commandManagerUnit|nextState.beforeInit~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node DATA[0]~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 8 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  4 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  4 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:08
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:07
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:32
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm logic and register replication
Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170089): 6e+02 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 14% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:53
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:13
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 750 megabytes
    Info: Processing ended: Fri Apr 12 13:24:33 2013
    Info: Elapsed time: 00:02:17
    Info: Total CPU time (on all processors): 00:02:18


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Store/Altera/MLP-16/FIRBU_AM_USB/FIRBU_AM.fit.smsg.


