
---------- Begin Simulation Statistics ----------
final_tick                               1941383824000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112645                       # Simulator instruction rate (inst/s)
host_mem_usage                                4564436                       # Number of bytes of host memory used
host_op_rate                                   213230                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18198.69                       # Real time elapsed on the host
host_tick_rate                               40135304                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000004                       # Number of instructions simulated
sim_ops                                    3880515000                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.730410                       # Number of seconds simulated
sim_ticks                                730409928000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       359996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        719411                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        13333                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     81914853                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    619544599                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     90239668                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    391560752                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    301321084                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     722127291                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      32538923                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     63272311                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1500485942                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1020903605                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     81914863                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        229908754                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    118427364                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           48                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts   2268450809                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1892299038                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1097610393                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.724017                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.668764                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    612523185     55.81%     55.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    143407931     13.07%     68.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     59633047      5.43%     74.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     70548440      6.43%     80.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     37334616      3.40%     84.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     25650564      2.34%     86.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     17627225      1.61%     88.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     12458021      1.14%     89.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    118427364     10.79%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1097610393                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             5665                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9729213                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1885841300                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           241042934                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      6152409      0.33%      0.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1543783852     81.58%     81.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       177059      0.01%     81.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4800256      0.25%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd          245      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          536      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          994      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         2591      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt           10      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            1      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            1      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    241042382     12.74%     94.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     96338141      5.09%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          552      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            9      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1892299038                       # Class of committed instruction
system.switch_cpus_1.commit.refs            337381084                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1892299038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.460820                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.460820                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    328088568                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   5410520059                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      305935638                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       675732886                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     82048194                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     67546338                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         389662127                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1333851                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         134376732                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              457270                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         722127291                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       331918599                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           981986203                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes     19781704                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          262                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           3153405473                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          146                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     164096388                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.494330                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    395316798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    122778591                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.158655                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1459351632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.106548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.670493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      568436466     38.95%     38.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       29118458      2.00%     40.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       47517276      3.26%     44.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34609397      2.37%     46.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       38712559      2.65%     49.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       57116046      3.91%     53.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       60558936      4.15%     57.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       25127067      1.72%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      598155427     40.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1459351632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads           13804                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           6394                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               1468224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts    115046573                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      336455338                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.200550                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          524041505                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        134376522                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     279877036                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    521869900                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           94                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1359677                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    216907496                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   4160725134                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    389664983                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    209072995                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   3214607596                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        29223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       459010                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     82048194                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       496096                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         1537                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     15353514                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       974125                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       206620                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        60511                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    280826962                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    120569344                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       206620                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect    110179882                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      4866691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      3344656960                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3140863734                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.708129                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2368449309                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.150069                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3169866543                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3734196296                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    2663603602                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.684547                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.684547                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     50908416      1.49%      1.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   2783404618     81.30%     82.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       638055      0.02%     82.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5007894      0.15%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd          252      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          609      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt         1736      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         3377      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt           23      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            1      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            1      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    431848774     12.61%     95.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    151864614      4.44%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead         1546      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          676      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   3423680592                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          9489                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads        18884                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         8637                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes        14123                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         113439604                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.033134                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu     104147686     91.81%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           15      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7219662      6.36%     98.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      2072076      1.83%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite          165      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   3486202291                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   8476901457                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3140855097                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   6429317211                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       4160724946                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      3423680592                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          188                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   2268426063                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     56767922                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          140                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined   2997479295                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1459351632                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.346029                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.720419                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    699295481     47.92%     47.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     91622799      6.28%     54.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     83192981      5.70%     59.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     75150605      5.15%     65.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     99200201      6.80%     71.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5    115964349      7.95%     79.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6    153515785     10.52%     90.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     88772691      6.08%     96.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     52636740      3.61%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1459351632                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.343671                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         331918628                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  75                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20761894                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     15476759                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    521869900                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    216907496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    1398800950                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           72                       # number of misc regfile writes
system.switch_cpus_1.numCycles             1460819856                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     327938130                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2277656977                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      1561184                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      358817329                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1080766                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2610482                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  11470019986                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   4994835982                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   5798220566                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       678973536                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents       687579                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     82048194                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     11573539                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     3520563531                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups        15244                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   6492184925                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          897                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           48                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        58141591                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         5139932850                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        8692185133                       # The number of ROB writes
system.switch_cpus_1.timesIdled                201299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3405072                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5958                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6402411                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5958                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1226278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        25027                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2198597                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          25027                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             341123                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       270852                       # Transaction distribution
system.membus.trans_dist::CleanEvict            88557                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              587                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18292                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18292                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        341123                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1078826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1078826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1078826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     40337088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     40337088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40337088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            360002                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  360002    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              360002                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1886149500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1971974750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1941383824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1941383824000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2390713                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1299364                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1017982                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          992293                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          407733                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         407733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           606626                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          606626                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2390713                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3053946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6753537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9807483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    130301696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191599616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              321901312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          312300                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18238528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3717372                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001603                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040009                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3711412     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5960      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3717372                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5233574500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3173659981                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1527025894                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      1015652                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1009366                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2025018                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      1015652                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1009366                       # number of overall hits
system.l2.overall_hits::total                 2025018                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2330                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       969991                       # number of demand (read+write) misses
system.l2.demand_misses::total                 972321                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2330                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       969991                       # number of overall misses
system.l2.overall_misses::total                972321                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    203871500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  55717130000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      55921001500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    203871500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  55717130000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     55921001500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      1017982                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1979357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2997339                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      1017982                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1979357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2997339                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.002289                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.490054                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.324395                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.002289                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.490054                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.324395                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 87498.497854                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 57440.873163                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57512.901089                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 87498.497854                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 57440.873163                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57512.901089                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              284974                       # number of writebacks
system.l2.writebacks::total                    284974                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       969991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            972321                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       969991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           972321                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    180571500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  46017220000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46197791500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    180571500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  46017220000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46197791500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.002289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.490054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.324395                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.002289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.490054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.324395                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77498.497854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 47440.873163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47512.901089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77498.497854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 47440.873163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47512.901089                       # average overall mshr miss latency
system.l2.replacements                         287276                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1014387                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1014387                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1014387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1014387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1017982                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1017982                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1017982                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1017982                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       685080                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        685080                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       153813                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               153813                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data       253920                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             253920                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       407733                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           407733                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.622760                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.622760                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data       253920                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        253920                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   4200680500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   4200680500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.622760                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.622760                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16543.322700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16543.322700                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       575646                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                575646                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        30980                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30980                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2186383000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2186383000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       606626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            606626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.051069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.051069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 70574.015494                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70574.015494                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        30980                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30980                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1876583000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1876583000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.051069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.051069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 60574.015494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60574.015494                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      1015652                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       433720                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1449372                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       939011                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           941341                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    203871500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  53530747000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  53734618500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      1017982                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      1372731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2390713                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.002289                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.684046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.393749                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 87498.497854                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 57007.582446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 57083.053325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2330                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       939011                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       941341                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    180571500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  44140637000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  44321208500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.002289                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.684046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.393749                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77498.497854                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 47007.582446                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47083.053325                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3907.652998                       # Cycle average of tags in use
system.l2.tags.total_refs                     4530045                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2036317                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.224627                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3907.652998                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.954017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954017                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3930                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          280                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.959473                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  53251641                       # Number of tag accesses
system.l2.tags.data_accesses                 53251641                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          569                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       612337                       # number of demand (read+write) hits
system.l3.demand_hits::total                   612906                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          569                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       612337                       # number of overall hits
system.l3.overall_hits::total                  612906                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         1761                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       357654                       # number of demand (read+write) misses
system.l3.demand_misses::total                 359415                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         1761                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       357654                       # number of overall misses
system.l3.overall_misses::total                359415                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    159369000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  32523776500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      32683145500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    159369000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  32523776500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     32683145500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         2330                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       969991                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               972321                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         2330                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       969991                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              972321                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.755794                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.368719                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.369646                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.755794                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.368719                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.369646                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 90499.148211                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 90936.425987                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 90934.283488                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 90499.148211                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 90936.425987                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 90934.283488                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              270852                       # number of writebacks
system.l3.writebacks::total                    270852                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         1761                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       357654                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            359415                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         1761                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       357654                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           359415                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    141759000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  28947236500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  29088995500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    141759000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  28947236500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  29088995500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.755794                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.368719                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.369646                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.755794                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.368719                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.369646                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 80499.148211                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80936.425987                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 80934.283488                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 80499.148211                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80936.425987                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 80934.283488                       # average overall mshr miss latency
system.l3.replacements                         378846                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       284974                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           284974                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       284974                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       284974                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         5587                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          5587                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data       253333                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               253333                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          587                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                587                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data       253920                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           253920                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.002312                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.002312                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          587                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           587                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     11149500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total     11149500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.002312                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.002312                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18994.037479                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18994.037479                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        12688                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 12688                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        18292                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               18292                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   1531868000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1531868000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        30980                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             30980                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.590445                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.590445                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83745.243822                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83745.243822                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        18292                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          18292                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1348948000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1348948000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.590445                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.590445                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73745.243822                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73745.243822                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst          569                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       599649                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             600218                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst         1761                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       339362                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           341123                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst    159369000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  30991908500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  31151277500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst         2330                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       939011                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         941341                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.755794                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.361404                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.362380                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 90499.148211                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 91324.038932                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 91319.780548                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         1761                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       339362                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       341123                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    141759000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  27598288500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  27740047500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.755794                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.361404                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.362380                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 80499.148211                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 81324.038932                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 81319.780548                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     3058080                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    411614                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      7.429485                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     426.010716                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         1.281628                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      1248.914972                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst     0.226186                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1239.089079                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    43.455261                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 29809.022158                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.013001                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000039                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.038114                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.037814                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001326                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.909699                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         5776                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        26594                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  35556398                       # Number of tag accesses
system.l3.tags.data_accesses                 35556398                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            941341                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       555826                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          795376                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          253920                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         253920                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            30980                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           30980                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        941341                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3424838                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     80466880                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          378846                       # Total snoops (count)
system.tol3bus.snoopTraffic                  17334528                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1605087                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.015592                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.123892                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1580060     98.44%     98.44% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  25027      1.56%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1605087                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1384272500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1585441500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       112704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     22889856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23002560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       112704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        112704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17334528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17334528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         1761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       357654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              359415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       270852                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             270852                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       154302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     31338369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31492672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       154302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           154302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23732602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23732602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23732602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       154302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     31338369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             55225273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    270852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      1761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    357624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001917612500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15349                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15349                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1167028                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             255750                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      359415                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     270852                       # Number of write requests accepted
system.mem_ctrls.readBursts                    359415                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   270852                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     30                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17131                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7506420000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1796925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14244888750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20886.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39636.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14258                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     955                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  3.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                359415                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               270852                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  307921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       615004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.583131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.051709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    12.300247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       601024     97.73%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13739      2.23%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          126      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           52      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       615004                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.413838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.124165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.723655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             6      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            77      0.50%      0.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           473      3.08%      3.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          1546     10.07%     13.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          2843     18.52%     32.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          3413     22.24%     54.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          2959     19.28%     73.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27          1948     12.69%     86.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29          1118      7.28%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31           569      3.71%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33           245      1.60%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35            93      0.61%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37            43      0.28%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39             9      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             6      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15349                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.645123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.618618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.951796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3518     22.92%     22.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               51      0.33%     23.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10176     66.30%     89.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1569     10.22%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      0.22%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15349                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               23000640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17333440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23002560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17334528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        31.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  730421990500                       # Total gap between requests
system.mem_ctrls.avgGap                    1158908.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       112704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     22887936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17333440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 154302.393326723773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 31335740.551434561610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 23731112.263851922005                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         1761                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       357654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       270852                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     69180000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  14175708750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17282803823250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     39284.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39635.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  63809031.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     2.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2196670980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1167554520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1284107580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          706365180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     57657534480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     182174237250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     127067528640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       372253998630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        509.650792                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 328463133750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24389820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 377556974250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2194479000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1166385660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1281901320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          707393520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     57657534480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     181512843450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     127624491840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       372145029270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.501603                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 329905110250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24389820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 376114997750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1352580410                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67386352                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    330730690                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1750697452                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1352580410                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67386352                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    330730690                       # number of overall hits
system.cpu.icache.overall_hits::total      1750697452                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       284801                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        13320                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      1187909                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1486030                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       284801                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        13320                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      1187909                       # number of overall misses
system.cpu.icache.overall_misses::total       1486030                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    174052500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  14393850997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14567903497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    174052500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  14393850997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14567903497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1352865211                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67399672                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    331918599                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1752183482                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1352865211                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67399672                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    331918599                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1752183482                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000211                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.003579                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000848                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000211                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.003579                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000848                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13067.004505                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12116.964344                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9803.236474                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13067.004505                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12116.964344                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9803.236474                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3034                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                67                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.283582                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1315591                       # number of writebacks
system.cpu.icache.writebacks::total           1315591                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       169927                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       169927                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       169927                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       169927                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        13320                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      1017982                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1031302                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        13320                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      1017982                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1031302                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    160732500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  12413281998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12574014498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    160732500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  12413281998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12574014498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000589                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000589                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12067.004505                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12194.009322                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12192.368965                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12067.004505                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12194.009322                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12192.368965                       # average overall mshr miss latency
system.cpu.icache.replacements                1315591                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1352580410                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67386352                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    330730690                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1750697452                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       284801                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        13320                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      1187909                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1486030                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    174052500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  14393850997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14567903497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1352865211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67399672                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    331918599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1752183482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.003579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000848                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13067.004505                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12116.964344                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9803.236474                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       169927                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       169927                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        13320                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      1017982                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1031302                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    160732500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  12413281998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12574014498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.003067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12067.004505                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12194.009322                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12192.368965                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.640276                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1752013555                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1316103                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1331.213100                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.334202                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.086761                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   147.219314                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.705731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.006029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.287538                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7010050031                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7010050031                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    372861486                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     16420545                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    466927750                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        856209781                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    372861486                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     16420545                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    466927750                       # number of overall hits
system.cpu.dcache.overall_hits::total       856209781                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10208025                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        98341                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      3033089                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13339455                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10208025                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        98341                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      3033089                       # number of overall misses
system.cpu.dcache.overall_misses::total      13339455                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3441662000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  94707981492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  98149643492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3441662000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  94707981492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  98149643492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383069511                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     16518886                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    469960839                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    869549236                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383069511                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     16518886                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    469960839                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    869549236                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026648                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.006454                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015341                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026648                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005953                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.006454                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015341                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34997.223945                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 31224.926632                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7357.845091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34997.223945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 31224.926632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7357.845091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        44343                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          367                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3341                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.272374                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   122.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10249989                       # number of writebacks
system.cpu.dcache.writebacks::total          10249989                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       656922                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       656922                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       656922                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       656922                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        98341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      2376167                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2474508                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        98341                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      2376167                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2474508                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3343321000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  77614454492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  80957775492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3343321000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  77614454492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  80957775492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005953                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.005056                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002846                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005953                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.005056                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002846                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 33997.223945                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 32663.720392                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32716.716007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 33997.223945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 32663.720392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32716.716007                       # average overall mshr miss latency
system.cpu.dcache.replacements               11948749                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    226282120                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11961114                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    371603958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       609847192                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1018770                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        51731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      2018730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3089231                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2547772000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  76271352000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  78819124000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    227300890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12012845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    373622688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    612936423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004482                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.005403                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49250.391448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 37781.848984                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25514.156759                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       645347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       645347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        51731                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1373383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1425114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2496041000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  60200753000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  62696794000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.003676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48250.391448                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 43833.914502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43994.230637                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    146579366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4459431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     95323792                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      246362589                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9189255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46610                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1014359                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10250224                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    893890000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  18436629492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19330519492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    155768621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4506041                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     96338151                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    256612813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.010529                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039944                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19178.073375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 18175.645400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1885.863128                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data        11575                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11575                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1002784                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1049394                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    847280000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  17413701492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18260981492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.010409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004089                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18178.073375                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 17365.356340                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17401.454070                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996974                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           868901785                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11949261                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             72.715943                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   301.102919                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    21.942918                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   188.951138                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.588092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.042857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.369045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3490146205                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3490146205                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941383824000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1123541821000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 817842003000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
