Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb 12 12:51:42 2025
| Host         : 2XZQ4M3 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 60
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| HPDR-2    | Warning  | Port pin INOUT inconsistency  | 22         |
| TIMING-18 | Warning  | Missing input or output delay | 38         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
HPDR-2#1 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/Qout[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/bit_cnt[3]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#2 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/Qout[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/bit_cnt[2]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#3 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/Qout[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/bit_cnt[1]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#4 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/Qout[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/bit_cnt[0]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#5 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/Qout[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt[8]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#6 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/Qout[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt[7]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#7 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/Qout[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt[6]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#8 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/Qout[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt[5]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#9 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/Qout[4] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt[4]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#10 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/Qout[5] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt[3]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#11 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/Qout[6] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt[2]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#12 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/Qout[7] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt[1]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#13 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/Qout[8] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt[0]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#14 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/Qout[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_cnt[8]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#15 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/Qout[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_cnt[7]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#16 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/Qout[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_cnt[6]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#17 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/Qout[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_cnt[5]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#18 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/Qout[4] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_cnt[4]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#19 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/Qout[5] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_cnt[3]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#20 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/Qout[6] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_cnt[2]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#21 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/Qout[7] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_cnt[1]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#22 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/Qout[8] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_cnt[0]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on INTn[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on INTn[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on INTn[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on INTn[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on INTn[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on INTn[5] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on QD_0[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on QD_0[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on QD_0[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on QD_0[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on i2c_scl_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on i2c_sda_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on spi_io0_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on spi_io1_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on CS_0[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on CS_0[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on CS_0[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on CS_0[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on DIR[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on DIR[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on GPIO[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on GPIO[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on GPIO[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on GPIO[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on GPIO[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on GPIO[5] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on GPIO[6] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on QCLK_0 relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on QD_0[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on QD_0[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on QD_0[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on QD_0[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on i2c_scl_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on i2c_sda_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on spi_io0_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on spi_io1_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on spi_sck_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on spi_ss_io[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>


