{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619713285224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619713285234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 17:21:25 2021 " "Processing started: Thu Apr 29 17:21:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619713285234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619713285234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AccN_Demo -c AccN_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off AccN_Demo -c AccN_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619713285234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619713286529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619713286529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderN-Behavioral " "Found design unit 1: AdderN-Behavioral" {  } { { "AdderN.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/AdderN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619713302972 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderN " "Found entity 1: AdderN" {  } { { "AdderN.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/AdderN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619713302972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619713302972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegN-Shell " "Found design unit 1: RegN-Shell" {  } { { "RegN.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/RegN.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619713302980 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegN " "Found entity 1: RegN" {  } { { "RegN.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/RegN.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619713302980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619713302980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AccN-Behavioral " "Found design unit 1: AccN-Behavioral" {  } { { "AccN.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/AccN.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619713303018 ""} { "Info" "ISGN_ENTITY_NAME" "1 AccN " "Found entity 1: AccN" {  } { { "AccN.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/AccN.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619713303018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619713303018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accn_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accn_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AccN_Demo " "Found entity 1: AccN_Demo" {  } { { "AccN_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/AccN_Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619713303032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619713303032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accn_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accn_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AccN_One-Shell " "Found design unit 1: AccN_One-Shell" {  } { { "AccN_One.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/AccN_One.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619713303046 ""} { "Info" "ISGN_ENTITY_NAME" "1 AccN_One " "Found entity 1: AccN_One" {  } { { "AccN_One.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/AccN_One.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619713303046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619713303046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AccN_Demo " "Elaborating entity \"AccN_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619713303151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccN AccN:inst " "Elaborating entity \"AccN\" for hierarchy \"AccN:inst\"" {  } { { "AccN_Demo.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/AccN_Demo.bdf" { { 184 504 712 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619713303156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AdderN AccN:inst\|AdderN:adder A:behavioral " "Elaborating entity \"AdderN\" using architecture \"A:behavioral\" for hierarchy \"AccN:inst\|AdderN:adder\"" {  } { { "AccN.vhd" "adder" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/AccN.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619713303161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegN AccN:inst\|RegN:regN A:shell " "Elaborating entity \"RegN\" using architecture \"A:shell\" for hierarchy \"AccN:inst\|RegN:regN\"" {  } { { "AccN.vhd" "regN" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/AccN.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619713303165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccN AccN:inst2 " "Elaborating entity \"AccN\" for hierarchy \"AccN:inst2\"" {  } { { "AccN_Demo.bdf" "inst2" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/AccN_Demo.bdf" { { 392 512 720 504 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619713303171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AdderN AccN:inst2\|AdderN:adder A:behavioral " "Elaborating entity \"AdderN\" using architecture \"A:behavioral\" for hierarchy \"AccN:inst2\|AdderN:adder\"" {  } { { "AccN.vhd" "adder" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/AccN.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619713303176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegN AccN:inst2\|RegN:regN A:shell " "Elaborating entity \"RegN\" using architecture \"A:shell\" for hierarchy \"AccN:inst2\|RegN:regN\"" {  } { { "AccN.vhd" "regN" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/AccN.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619713303180 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "AccN_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/AccN_Demo.bdf" { { 208 784 960 224 "LEDR\[7..0\]" "" } { 248 784 960 264 "LEDR\[8\]" "" } { 272 784 960 288 "LEDR\[9\]" "" } { 416 720 896 432 "LEDR\[13..10\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619713303707 "|AccN_Demo|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "AccN_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte2/AccN_Demo.bdf" { { 208 784 960 224 "LEDR\[7..0\]" "" } { 248 784 960 264 "LEDR\[8\]" "" } { 272 784 960 288 "LEDR\[9\]" "" } { 416 720 896 432 "LEDR\[13..10\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619713303707 "|AccN_Demo|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619713303707 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619713303796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619713304548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619713304548 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619713304626 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619713304626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619713304626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619713304626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619713304657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 17:21:44 2021 " "Processing ended: Thu Apr 29 17:21:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619713304657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619713304657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619713304657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619713304657 ""}
