SYNC_INST SYSTOLIC_ARRAY, START, EXEC, 0, 56, 92
SET_BASE_ADDR LOW, IMEM, IBUF, 0, 0
SET_BASE_ADDR HIGH, IMEM, IBUF, 0, 0
SET_BASE_ADDR LOW, BUFFER, WBUF, 0, 24576
SET_BASE_ADDR HIGH, BUFFER, WBUF, 0, 0
SET_BASE_ADDR LOW, BUFFER, IBUF, 0, 0
SET_BASE_ADDR HIGH, BUFFER, IBUF, 0, 65
SET_BASE_ADDR LOW, BUFFER, BBUF, 0, 4096
SET_BASE_ADDR HIGH, BUFFER, BBUF, 0, 0
SET_BASE_ADDR LOW, BUFFER, OBUF, 0, 0
SET_BASE_ADDR HIGH, BUFFER, OBUF, 0, 0
SA_LOOP_CFG 0, 0, 3
SET_LOOP_STRIDE LOW, LD, IBUF, 0, 0
SET_LOOP_STRIDE HIGH, LD, IBUF, 0, 0
SET_LOOP_STRIDE LOW, LD, WBUF, 0, 0
SET_LOOP_STRIDE HIGH, LD, WBUF, 0, 8
SET_LOOP_STRIDE LOW, LD, BBUF, 0, 1024
SET_LOOP_STRIDE HIGH, LD, BBUF, 0, 0
SET_LOOP_STRIDE LOW, LD, OBUF, 0, 1024
SET_LOOP_STRIDE HIGH, LD, OBUF, 0, 0
	SA_LOOP_CFG 0, 28, 0
	SET_LOOP_STRIDE LOW, LD, BBUF, 28, 1024
	SET_LOOP_STRIDE HIGH, LD, BBUF, 28, 0
		LD_ST LD, BUFFER, BBUF, 28, 64
	SA_LOOP_CFG 0, 1, 0
	SA_REDUCTION_LOOP 32, 1, OUTER, N
	SET_LOOP_STRIDE LOW, LD, IBUF, 1, 2048
	SET_LOOP_STRIDE HIGH, LD, IBUF, 1, 0
	SET_LOOP_STRIDE LOW, LD, WBUF, 1, 0
	SET_LOOP_STRIDE HIGH, LD, WBUF, 1, 8
	SET_LOOP_STRIDE LOW, LD, BBUF, 1, 0
	SET_LOOP_STRIDE HIGH, LD, BBUF, 1, 0
	SET_LOOP_STRIDE LOW, LD, OBUF, 1, 0
	SET_LOOP_STRIDE HIGH, LD, OBUF, 1, 0
		SA_LOOP_CFG 0, 21, 0
		SET_LOOP_STRIDE LOW, LD, WBUF, 21, 0
		SET_LOOP_STRIDE HIGH, LD, WBUF, 21, 8
			LD_ST LD, BUFFER, WBUF, 21, 2048
		SA_LOOP_CFG 0, 2, 0
		SET_LOOP_STRIDE LOW, LD, IBUF, 2, 2048
		SET_LOOP_STRIDE HIGH, LD, IBUF, 2, 0
		SET_LOOP_STRIDE LOW, LD, WBUF, 2, 0
		SET_LOOP_STRIDE HIGH, LD, WBUF, 2, 0
		SET_LOOP_STRIDE LOW, LD, BBUF, 2, 0
		SET_LOOP_STRIDE HIGH, LD, BBUF, 2, 0
		SET_LOOP_STRIDE LOW, LD, OBUF, 2, 4096
		SET_LOOP_STRIDE HIGH, LD, OBUF, 2, 0
			SA_LOOP_CFG 0, 24, 0
			SET_LOOP_STRIDE LOW, LD, OBUF, 24, 4096
			SET_LOOP_STRIDE HIGH, LD, OBUF, 24, 0
				SA_LOOP_CFG 0, 25, 0
				SET_LOOP_STRIDE LOW, LD, OBUF, 25, 1024
				SET_LOOP_STRIDE HIGH, LD, OBUF, 25, 0
					LD_ST LD, BUFFER, OBUF, 25, 64
			SA_LOOP_CFG 0, 14, 0
			SET_LOOP_STRIDE LOW, LD, IBUF, 14, 2048
			SET_LOOP_STRIDE HIGH, LD, IBUF, 14, 0
					LD_ST LD, BUFFER, IBUF, 15, 128
			SA_LOOP_CFG 0, 10, 15
			SET_LOOP_STRIDE LOW, RD, IBUF, 10, 0
			SET_LOOP_STRIDE HIGH, RD, IBUF, 10, 0
			SET_LOOP_STRIDE LOW, RD, WBUF, 10, 1
			SET_LOOP_STRIDE HIGH, RD, WBUF, 10, 0
			SET_LOOP_STRIDE LOW, RD, BBUF, 10, 1
			SET_LOOP_STRIDE HIGH, RD, BBUF, 10, 0
			SET_LOOP_STRIDE LOW, RD, OBUF, 10, 1
			SET_LOOP_STRIDE HIGH, RD, OBUF, 10, 0
			SET_LOOP_STRIDE LOW, WR, OBUF, 10, 1
			SET_LOOP_STRIDE HIGH, WR, OBUF, 10, 0
				SA_LOOP_CFG 0, 11, 127
				SA_REDUCTION_LOOP 32, 1, INNER, N
				SET_LOOP_STRIDE LOW, RD, IBUF, 11, 1
				SET_LOOP_STRIDE HIGH, RD, IBUF, 11, 0
				SET_LOOP_STRIDE LOW, RD, WBUF, 11, 16
				SET_LOOP_STRIDE HIGH, RD, WBUF, 11, 0
				SET_LOOP_STRIDE LOW, RD, BBUF, 11, 0
				SET_LOOP_STRIDE HIGH, RD, BBUF, 11, 0
				SET_LOOP_STRIDE LOW, RD, OBUF, 11, 0
				SET_LOOP_STRIDE HIGH, RD, OBUF, 11, 0
				SET_LOOP_STRIDE LOW, WR, OBUF, 11, 0
				SET_LOOP_STRIDE HIGH, WR, OBUF, 11, 0
					SA_LOOP_CFG 0, 12, 0
					SET_LOOP_STRIDE LOW, RD, IBUF, 12, 128
					SET_LOOP_STRIDE HIGH, RD, IBUF, 12, 0
					SET_LOOP_STRIDE LOW, RD, WBUF, 12, 0
					SET_LOOP_STRIDE HIGH, RD, WBUF, 12, 0
					SET_LOOP_STRIDE LOW, RD, BBUF, 12, 0
					SET_LOOP_STRIDE HIGH, RD, BBUF, 12, 0
					SET_LOOP_STRIDE LOW, RD, OBUF, 12, 16
					SET_LOOP_STRIDE HIGH, RD, OBUF, 12, 0
					SET_LOOP_STRIDE LOW, WR, OBUF, 12, 16
					SET_LOOP_STRIDE HIGH, WR, OBUF, 12, 0
SYNC_INST SYSTOLIC_ARRAY, END, EXEC, 0, 56, 0
SYNC_INST SIMD, START, EXEC, 0, 56, 56
DTYPE_CFG 32FXP, 16, 16, 16
ST_CONFIG_BASE_ADDR LSB, VMEM1, 0, 0
ST_CONFIG_BASE_ADDR MSB, VMEM1, 0, 32
IMM_SIGN_EXT IMM, 1, 39321
SET_IMM_LOW IMM, 2, 0
SET_IMM_HIGH IMM, 2, 30
ST_CONFIG_BASE_LOOP_ITER 0, VMEM1, 3, 0
ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 3, 4096
ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 3, 0
	ST_CONFIG_BASE_LOOP_ITER 0, VMEM1, 4, 3
	ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 4, 1024
	ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 4, 0
		BASE_SIGN_EXT OBUF, 0, 0
		STRIDE_SIGN_EXT OBUF, 0, 16
		BASE_SIGN_EXT OBUF, 1, 0
		STRIDE_SIGN_EXT OBUF, 1, 1
		BASE_SIGN_EXT IMM, 1, 1
		STRIDE_SIGN_EXT IMM, 1, 0
		BASE_SIGN_EXT IMM, 1, 1
		STRIDE_SIGN_EXT IMM, 1, 0
		BASE_SIGN_EXT VMEM1, 0, 0
		STRIDE_SIGN_EXT VMEM1, 0, 16
		BASE_SIGN_EXT VMEM1, 1, 0
		STRIDE_SIGN_EXT VMEM1, 1, 1
		SET_ITER 0, 0, 1
		SET_INDEX VMEM1, 0, OBUF, 0, IMM, 1
			SET_ITER 1, 0, 16
			SET_INDEX VMEM1, 1, OBUF, 1, IMM, 1
				SET_INST 1, 0, 1
				MUL VMEM1, 0, OBUF, 0, IMM, 1
				SYNC_INST SIMD, END, BUF, 0, 56, 0
		BASE_SIGN_EXT VMEM1, 0, 0
		STRIDE_SIGN_EXT VMEM1, 0, 16
		BASE_SIGN_EXT VMEM1, 1, 0
		STRIDE_SIGN_EXT VMEM1, 1, 1
		BASE_SIGN_EXT IMM, 2, 2
		STRIDE_SIGN_EXT IMM, 2, 0
		BASE_SIGN_EXT IMM, 2, 2
		STRIDE_SIGN_EXT IMM, 2, 0
		SET_ITER 0, 0, 1
		SET_INDEX VMEM1, 0, VMEM1, 0, IMM, 2
			SET_ITER 1, 0, 16
			SET_INDEX VMEM1, 1, VMEM1, 1, IMM, 2
				SET_INST 1, 0, 1
				RSHIFT VMEM1, 0, VMEM1, 0, IMM, 2
		ST_CONFIG_TILE_ADDR LSB, VMEM1, 0, 0
		ST_CONFIG_TILE_ADDR MSB, VMEM1, 0, 0
		ST_CONFIG_TILE_LOOP_ITER 0, VMEM1, 10, 0
		ST_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 10, 4096
		ST_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 10, 0
			ST_CONFIG_TILE_LOOP_ITER 0, VMEM1, 11, 0
			ST_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 11, 1024
			ST_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 11, 0
				ST_START 0, VMEM1, 31, 64
		NOP 0, 0, 0, 0, 0, 0
SYNC_INST SIMD, END, EXEC, 0, 56, 0
BLOCK_END 1