// Seed: 1180449033
module module_0;
  reg id_2 = id_2;
  always @(posedge 1) begin
    $display(~id_1);
    id_2 <= 1 % 1;
    $display(1, {1 >= id_2, id_2, 1}, 1);
  end
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    input  tri1  id_2,
    input  wor   id_3,
    output tri   id_4,
    input  tri   id_5,
    input  uwire id_6,
    output tri1  id_7,
    input  tri1  id_8
);
  wire id_10;
  wire id_11, id_12;
  module_0();
  assign id_4 = 1;
endmodule
