// Seed: 1854054361
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_4;
  wire id_5;
  initial
    @(id_4, posedge 1'b0 !== 1) begin
      {1'd0, 1} <= 1;
    end
  assign id_5 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  module_0(
      id_3, id_3, id_2
  );
endmodule
