$date
	Sun Sep 29 13:38:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rom_tb $end
$var wire 8 ! data [7:0] $end
$var reg 3 " address [2:0] $end
$scope module uut $end
$var wire 3 # addr [2:0] $end
$var wire 8 $ data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110011 $
b0 #
b0 "
b110011 !
$end
#10
b11001100 !
b11001100 $
b1 "
b1 #
#20
b1010101 !
b1010101 $
b10 "
b10 #
#30
b10101010 !
b10101010 $
b11 "
b11 #
#40
b11110000 !
b11110000 $
b100 "
b100 #
#50
b1111 !
b1111 $
b101 "
b101 #
#60
b10000001 !
b10000001 $
b110 "
b110 #
#70
b1111110 !
b1111110 $
b111 "
b111 #
#80
