// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module getColScores (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        board_0_address0,
        board_0_ce0,
        board_0_q0,
        board_0_address1,
        board_0_ce1,
        board_0_q1,
        board_1_address0,
        board_1_ce0,
        board_1_q0,
        board_1_address1,
        board_1_ce1,
        board_1_q1,
        board_2_address0,
        board_2_ce0,
        board_2_q0,
        board_2_address1,
        board_2_ce1,
        board_2_q1,
        board_3_address0,
        board_3_ce0,
        board_3_q0,
        board_3_address1,
        board_3_ce1,
        board_3_q1,
        board_4_address0,
        board_4_ce0,
        board_4_q0,
        board_4_address1,
        board_4_ce1,
        board_4_q1,
        board_5_address0,
        board_5_ce0,
        board_5_q0,
        board_5_address1,
        board_5_ce1,
        board_5_q1,
        board_6_address0,
        board_6_ce0,
        board_6_q0,
        board_6_address1,
        board_6_ce1,
        board_6_q1,
        board_7_address0,
        board_7_ce0,
        board_7_q0,
        board_7_address1,
        board_7_ce1,
        board_7_q1,
        board_8_address0,
        board_8_ce0,
        board_8_q0,
        board_8_address1,
        board_8_ce1,
        board_8_q1,
        board_9_address0,
        board_9_ce0,
        board_9_q0,
        board_9_address1,
        board_9_ce1,
        board_9_q1,
        board_10_address0,
        board_10_ce0,
        board_10_q0,
        board_10_address1,
        board_10_ce1,
        board_10_q1,
        board_11_address0,
        board_11_ce0,
        board_11_q0,
        board_11_address1,
        board_11_ce1,
        board_11_q1,
        board_12_address0,
        board_12_ce0,
        board_12_q0,
        board_12_address1,
        board_12_ce1,
        board_12_q1,
        board_13_address0,
        board_13_ce0,
        board_13_q0,
        board_13_address1,
        board_13_ce1,
        board_13_q1,
        board_14_address0,
        board_14_ce0,
        board_14_q0,
        board_14_address1,
        board_14_ce1,
        board_14_q1,
        board_15_address0,
        board_15_ce0,
        board_15_q0,
        board_15_address1,
        board_15_ce1,
        board_15_q1,
        board_16_address0,
        board_16_ce0,
        board_16_q0,
        board_16_address1,
        board_16_ce1,
        board_16_q1,
        board_17_address0,
        board_17_ce0,
        board_17_q0,
        board_17_address1,
        board_17_ce1,
        board_17_q1,
        board_18_address0,
        board_18_ce0,
        board_18_q0,
        board_18_address1,
        board_18_ce1,
        board_18_q1,
        board_19_address0,
        board_19_ce0,
        board_19_q0,
        board_19_address1,
        board_19_ce1,
        board_19_q1,
        batch3,
        rowEliminated_0_address0,
        rowEliminated_0_ce0,
        rowEliminated_0_q0,
        rowEliminated_1_address0,
        rowEliminated_1_ce0,
        rowEliminated_1_q0,
        rowEliminated_2_address0,
        rowEliminated_2_ce0,
        rowEliminated_2_q0,
        rowEliminated_3_address0,
        rowEliminated_3_ce0,
        rowEliminated_3_q0,
        rowEliminated_4_address0,
        rowEliminated_4_ce0,
        rowEliminated_4_q0,
        rowEliminated_5_address0,
        rowEliminated_5_ce0,
        rowEliminated_5_q0,
        rowEliminated_6_address0,
        rowEliminated_6_ce0,
        rowEliminated_6_q0,
        rowEliminated_7_address0,
        rowEliminated_7_ce0,
        rowEliminated_7_q0,
        rowEliminated_8_address0,
        rowEliminated_8_ce0,
        rowEliminated_8_q0,
        rowEliminated_9_address0,
        rowEliminated_9_ce0,
        rowEliminated_9_q0,
        rowEliminated_10_address0,
        rowEliminated_10_ce0,
        rowEliminated_10_q0,
        rowEliminated_11_address0,
        rowEliminated_11_ce0,
        rowEliminated_11_q0,
        rowEliminated_12_address0,
        rowEliminated_12_ce0,
        rowEliminated_12_q0,
        rowEliminated_13_address0,
        rowEliminated_13_ce0,
        rowEliminated_13_q0,
        rowEliminated_14_address0,
        rowEliminated_14_ce0,
        rowEliminated_14_q0,
        rowEliminated_15_address0,
        rowEliminated_15_ce0,
        rowEliminated_15_q0,
        rowEliminated_16_address0,
        rowEliminated_16_ce0,
        rowEliminated_16_q0,
        rowEliminated_17_address0,
        rowEliminated_17_ce0,
        rowEliminated_17_q0,
        rowEliminated_18_address0,
        rowEliminated_18_ce0,
        rowEliminated_18_q0,
        rowEliminated_19_address0,
        rowEliminated_19_ce0,
        rowEliminated_19_q0,
        batch31,
        ap_return
);

parameter    ap_ST_fsm_state1 = 47'd1;
parameter    ap_ST_fsm_state2 = 47'd2;
parameter    ap_ST_fsm_pp0_stage0 = 47'd4;
parameter    ap_ST_fsm_pp0_stage1 = 47'd8;
parameter    ap_ST_fsm_pp0_stage2 = 47'd16;
parameter    ap_ST_fsm_pp0_stage3 = 47'd32;
parameter    ap_ST_fsm_pp0_stage4 = 47'd64;
parameter    ap_ST_fsm_pp0_stage5 = 47'd128;
parameter    ap_ST_fsm_pp0_stage6 = 47'd256;
parameter    ap_ST_fsm_pp0_stage7 = 47'd512;
parameter    ap_ST_fsm_pp0_stage8 = 47'd1024;
parameter    ap_ST_fsm_pp0_stage9 = 47'd2048;
parameter    ap_ST_fsm_pp0_stage10 = 47'd4096;
parameter    ap_ST_fsm_pp0_stage11 = 47'd8192;
parameter    ap_ST_fsm_pp0_stage12 = 47'd16384;
parameter    ap_ST_fsm_pp0_stage13 = 47'd32768;
parameter    ap_ST_fsm_pp0_stage14 = 47'd65536;
parameter    ap_ST_fsm_pp0_stage15 = 47'd131072;
parameter    ap_ST_fsm_pp0_stage16 = 47'd262144;
parameter    ap_ST_fsm_pp0_stage17 = 47'd524288;
parameter    ap_ST_fsm_pp0_stage18 = 47'd1048576;
parameter    ap_ST_fsm_pp0_stage19 = 47'd2097152;
parameter    ap_ST_fsm_state25 = 47'd4194304;
parameter    ap_ST_fsm_state26 = 47'd8388608;
parameter    ap_ST_fsm_state27 = 47'd16777216;
parameter    ap_ST_fsm_state28 = 47'd33554432;
parameter    ap_ST_fsm_state29 = 47'd67108864;
parameter    ap_ST_fsm_state30 = 47'd134217728;
parameter    ap_ST_fsm_state31 = 47'd268435456;
parameter    ap_ST_fsm_state32 = 47'd536870912;
parameter    ap_ST_fsm_state33 = 47'd1073741824;
parameter    ap_ST_fsm_state34 = 47'd2147483648;
parameter    ap_ST_fsm_state35 = 47'd4294967296;
parameter    ap_ST_fsm_state36 = 47'd8589934592;
parameter    ap_ST_fsm_state37 = 47'd17179869184;
parameter    ap_ST_fsm_state38 = 47'd34359738368;
parameter    ap_ST_fsm_state39 = 47'd68719476736;
parameter    ap_ST_fsm_state40 = 47'd137438953472;
parameter    ap_ST_fsm_state41 = 47'd274877906944;
parameter    ap_ST_fsm_state42 = 47'd549755813888;
parameter    ap_ST_fsm_state43 = 47'd1099511627776;
parameter    ap_ST_fsm_state44 = 47'd2199023255552;
parameter    ap_ST_fsm_state45 = 47'd4398046511104;
parameter    ap_ST_fsm_state46 = 47'd8796093022208;
parameter    ap_ST_fsm_state47 = 47'd17592186044416;
parameter    ap_ST_fsm_state48 = 47'd35184372088832;
parameter    ap_ST_fsm_state49 = 47'd70368744177664;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] board_0_address0;
output   board_0_ce0;
input  [0:0] board_0_q0;
output  [8:0] board_0_address1;
output   board_0_ce1;
input  [0:0] board_0_q1;
output  [8:0] board_1_address0;
output   board_1_ce0;
input  [0:0] board_1_q0;
output  [8:0] board_1_address1;
output   board_1_ce1;
input  [0:0] board_1_q1;
output  [8:0] board_2_address0;
output   board_2_ce0;
input  [0:0] board_2_q0;
output  [8:0] board_2_address1;
output   board_2_ce1;
input  [0:0] board_2_q1;
output  [8:0] board_3_address0;
output   board_3_ce0;
input  [0:0] board_3_q0;
output  [8:0] board_3_address1;
output   board_3_ce1;
input  [0:0] board_3_q1;
output  [8:0] board_4_address0;
output   board_4_ce0;
input  [0:0] board_4_q0;
output  [8:0] board_4_address1;
output   board_4_ce1;
input  [0:0] board_4_q1;
output  [8:0] board_5_address0;
output   board_5_ce0;
input  [0:0] board_5_q0;
output  [8:0] board_5_address1;
output   board_5_ce1;
input  [0:0] board_5_q1;
output  [8:0] board_6_address0;
output   board_6_ce0;
input  [0:0] board_6_q0;
output  [8:0] board_6_address1;
output   board_6_ce1;
input  [0:0] board_6_q1;
output  [8:0] board_7_address0;
output   board_7_ce0;
input  [0:0] board_7_q0;
output  [8:0] board_7_address1;
output   board_7_ce1;
input  [0:0] board_7_q1;
output  [8:0] board_8_address0;
output   board_8_ce0;
input  [0:0] board_8_q0;
output  [8:0] board_8_address1;
output   board_8_ce1;
input  [0:0] board_8_q1;
output  [8:0] board_9_address0;
output   board_9_ce0;
input  [0:0] board_9_q0;
output  [8:0] board_9_address1;
output   board_9_ce1;
input  [0:0] board_9_q1;
output  [8:0] board_10_address0;
output   board_10_ce0;
input  [0:0] board_10_q0;
output  [8:0] board_10_address1;
output   board_10_ce1;
input  [0:0] board_10_q1;
output  [8:0] board_11_address0;
output   board_11_ce0;
input  [0:0] board_11_q0;
output  [8:0] board_11_address1;
output   board_11_ce1;
input  [0:0] board_11_q1;
output  [8:0] board_12_address0;
output   board_12_ce0;
input  [0:0] board_12_q0;
output  [8:0] board_12_address1;
output   board_12_ce1;
input  [0:0] board_12_q1;
output  [8:0] board_13_address0;
output   board_13_ce0;
input  [0:0] board_13_q0;
output  [8:0] board_13_address1;
output   board_13_ce1;
input  [0:0] board_13_q1;
output  [8:0] board_14_address0;
output   board_14_ce0;
input  [0:0] board_14_q0;
output  [8:0] board_14_address1;
output   board_14_ce1;
input  [0:0] board_14_q1;
output  [8:0] board_15_address0;
output   board_15_ce0;
input  [0:0] board_15_q0;
output  [8:0] board_15_address1;
output   board_15_ce1;
input  [0:0] board_15_q1;
output  [8:0] board_16_address0;
output   board_16_ce0;
input  [0:0] board_16_q0;
output  [8:0] board_16_address1;
output   board_16_ce1;
input  [0:0] board_16_q1;
output  [8:0] board_17_address0;
output   board_17_ce0;
input  [0:0] board_17_q0;
output  [8:0] board_17_address1;
output   board_17_ce1;
input  [0:0] board_17_q1;
output  [8:0] board_18_address0;
output   board_18_ce0;
input  [0:0] board_18_q0;
output  [8:0] board_18_address1;
output   board_18_ce1;
input  [0:0] board_18_q1;
output  [8:0] board_19_address0;
output   board_19_ce0;
input  [0:0] board_19_q0;
output  [8:0] board_19_address1;
output   board_19_ce1;
input  [0:0] board_19_q1;
input  [5:0] batch3;
output  [5:0] rowEliminated_0_address0;
output   rowEliminated_0_ce0;
input  [0:0] rowEliminated_0_q0;
output  [5:0] rowEliminated_1_address0;
output   rowEliminated_1_ce0;
input  [0:0] rowEliminated_1_q0;
output  [5:0] rowEliminated_2_address0;
output   rowEliminated_2_ce0;
input  [0:0] rowEliminated_2_q0;
output  [5:0] rowEliminated_3_address0;
output   rowEliminated_3_ce0;
input  [0:0] rowEliminated_3_q0;
output  [5:0] rowEliminated_4_address0;
output   rowEliminated_4_ce0;
input  [0:0] rowEliminated_4_q0;
output  [5:0] rowEliminated_5_address0;
output   rowEliminated_5_ce0;
input  [0:0] rowEliminated_5_q0;
output  [5:0] rowEliminated_6_address0;
output   rowEliminated_6_ce0;
input  [0:0] rowEliminated_6_q0;
output  [5:0] rowEliminated_7_address0;
output   rowEliminated_7_ce0;
input  [0:0] rowEliminated_7_q0;
output  [5:0] rowEliminated_8_address0;
output   rowEliminated_8_ce0;
input  [0:0] rowEliminated_8_q0;
output  [5:0] rowEliminated_9_address0;
output   rowEliminated_9_ce0;
input  [0:0] rowEliminated_9_q0;
output  [5:0] rowEliminated_10_address0;
output   rowEliminated_10_ce0;
input  [0:0] rowEliminated_10_q0;
output  [5:0] rowEliminated_11_address0;
output   rowEliminated_11_ce0;
input  [0:0] rowEliminated_11_q0;
output  [5:0] rowEliminated_12_address0;
output   rowEliminated_12_ce0;
input  [0:0] rowEliminated_12_q0;
output  [5:0] rowEliminated_13_address0;
output   rowEliminated_13_ce0;
input  [0:0] rowEliminated_13_q0;
output  [5:0] rowEliminated_14_address0;
output   rowEliminated_14_ce0;
input  [0:0] rowEliminated_14_q0;
output  [5:0] rowEliminated_15_address0;
output   rowEliminated_15_ce0;
input  [0:0] rowEliminated_15_q0;
output  [5:0] rowEliminated_16_address0;
output   rowEliminated_16_ce0;
input  [0:0] rowEliminated_16_q0;
output  [5:0] rowEliminated_17_address0;
output   rowEliminated_17_ce0;
input  [0:0] rowEliminated_17_q0;
output  [5:0] rowEliminated_18_address0;
output   rowEliminated_18_ce0;
input  [0:0] rowEliminated_18_q0;
output  [5:0] rowEliminated_19_address0;
output   rowEliminated_19_ce0;
input  [0:0] rowEliminated_19_q0;
input  [5:0] batch31;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] board_0_address0;
reg board_0_ce0;
reg board_0_ce1;
reg[8:0] board_1_address0;
reg board_1_ce0;
reg board_1_ce1;
reg[8:0] board_2_address0;
reg board_2_ce0;
reg board_2_ce1;
reg[8:0] board_3_address0;
reg board_3_ce0;
reg board_3_ce1;
reg[8:0] board_4_address0;
reg board_4_ce0;
reg board_4_ce1;
reg[8:0] board_5_address0;
reg board_5_ce0;
reg board_5_ce1;
reg[8:0] board_6_address0;
reg board_6_ce0;
reg board_6_ce1;
reg[8:0] board_7_address0;
reg board_7_ce0;
reg board_7_ce1;
reg[8:0] board_8_address0;
reg board_8_ce0;
reg board_8_ce1;
reg[8:0] board_9_address0;
reg board_9_ce0;
reg board_9_ce1;
reg[8:0] board_10_address0;
reg board_10_ce0;
reg board_10_ce1;
reg[8:0] board_11_address0;
reg board_11_ce0;
reg board_11_ce1;
reg[8:0] board_12_address0;
reg board_12_ce0;
reg board_12_ce1;
reg[8:0] board_13_address0;
reg board_13_ce0;
reg board_13_ce1;
reg[8:0] board_14_address0;
reg board_14_ce0;
reg board_14_ce1;
reg[8:0] board_15_address0;
reg board_15_ce0;
reg board_15_ce1;
reg[8:0] board_16_address0;
reg board_16_ce0;
reg board_16_ce1;
reg[8:0] board_17_address0;
reg board_17_ce0;
reg board_17_ce1;
reg[8:0] board_18_address0;
reg board_18_ce0;
reg board_18_ce1;
reg[8:0] board_19_address0;
reg board_19_ce0;
reg board_19_ce1;
reg rowEliminated_0_ce0;
reg rowEliminated_1_ce0;
reg rowEliminated_2_ce0;
reg rowEliminated_3_ce0;
reg rowEliminated_4_ce0;
reg rowEliminated_5_ce0;
reg rowEliminated_6_ce0;
reg rowEliminated_7_ce0;
reg rowEliminated_8_ce0;
reg rowEliminated_9_ce0;
reg rowEliminated_10_ce0;
reg rowEliminated_11_ce0;
reg rowEliminated_12_ce0;
reg rowEliminated_13_ce0;
reg rowEliminated_14_ce0;
reg rowEliminated_15_ce0;
reg rowEliminated_16_ce0;
reg rowEliminated_17_ce0;
reg rowEliminated_18_ce0;
reg rowEliminated_19_ce0;

(* fsm_encoding = "none" *) reg   [46:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] col_reg_1014;
reg   [31:0] holeCounter_reg_1025;
reg   [31:0] wellCounter_reg_1037;
reg   [31:0] colTranCounter_reg_1049;
wire   [63:0] grp_fu_1079_p1;
reg   [63:0] reg_1088;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state36;
wire   [63:0] grp_fu_1068_p2;
reg   [63:0] reg_1093;
wire    ap_CS_fsm_state42;
wire   [63:0] grp_fu_1064_p2;
reg   [63:0] reg_1099;
wire    ap_CS_fsm_state48;
wire   [9:0] tmp_18_fu_1153_p2;
reg   [9:0] tmp_18_reg_4519;
wire    ap_CS_fsm_state2;
reg   [0:0] rowEliminated_0_loa_reg_4526;
reg   [0:0] rowEliminated_1_loa_reg_4532;
reg   [0:0] rowEliminated_2_loa_reg_4543;
reg   [0:0] rowEliminated_3_loa_reg_4554;
reg   [0:0] rowEliminated_4_loa_reg_4565;
reg   [0:0] rowEliminated_5_loa_reg_4576;
reg   [0:0] rowEliminated_6_loa_reg_4587;
reg   [0:0] rowEliminated_7_loa_reg_4598;
reg   [0:0] rowEliminated_8_loa_reg_4609;
reg   [0:0] rowEliminated_9_loa_reg_4620;
reg   [0:0] rowEliminated_10_lo_reg_4631;
reg   [0:0] rowEliminated_11_lo_reg_4642;
reg   [0:0] rowEliminated_12_lo_reg_4653;
reg   [0:0] rowEliminated_13_lo_reg_4664;
reg   [0:0] rowEliminated_14_lo_reg_4675;
reg   [0:0] rowEliminated_15_lo_reg_4686;
reg   [0:0] rowEliminated_16_lo_reg_4697;
reg   [0:0] rowEliminated_17_lo_reg_4708;
reg   [0:0] rowEliminated_18_lo_reg_4719;
reg   [0:0] rowEliminated_19_lo_reg_4730;
wire   [0:0] not_rowEliminated_0_fu_1159_p2;
reg   [0:0] not_rowEliminated_0_reg_4738;
wire   [0:0] sel_tmp2_fu_1165_p2;
reg   [0:0] sel_tmp2_reg_4744;
wire   [0:0] sel_tmp7_fu_1171_p2;
reg   [0:0] sel_tmp7_reg_4749;
wire   [0:0] sel_tmp12_fu_1177_p2;
reg   [0:0] sel_tmp12_reg_4754;
wire   [0:0] sel_tmp17_fu_1183_p2;
reg   [0:0] sel_tmp17_reg_4759;
wire   [0:0] sel_tmp22_fu_1189_p2;
reg   [0:0] sel_tmp22_reg_4764;
wire   [0:0] sel_tmp27_fu_1195_p2;
reg   [0:0] sel_tmp27_reg_4769;
wire   [0:0] sel_tmp32_fu_1201_p2;
reg   [0:0] sel_tmp32_reg_4774;
wire   [0:0] sel_tmp37_fu_1207_p2;
reg   [0:0] sel_tmp37_reg_4779;
wire   [0:0] sel_tmp42_fu_1213_p2;
reg   [0:0] sel_tmp42_reg_4784;
wire   [0:0] sel_tmp47_fu_1219_p2;
reg   [0:0] sel_tmp47_reg_4789;
wire   [0:0] sel_tmp52_fu_1225_p2;
reg   [0:0] sel_tmp52_reg_4794;
wire   [0:0] sel_tmp57_fu_1231_p2;
reg   [0:0] sel_tmp57_reg_4799;
wire   [0:0] sel_tmp62_fu_1237_p2;
reg   [0:0] sel_tmp62_reg_4804;
wire   [0:0] sel_tmp67_fu_1243_p2;
reg   [0:0] sel_tmp67_reg_4809;
wire   [0:0] sel_tmp72_fu_1249_p2;
reg   [0:0] sel_tmp72_reg_4814;
wire   [0:0] sel_tmp77_fu_1255_p2;
reg   [0:0] sel_tmp77_reg_4819;
wire   [0:0] sel_tmp82_fu_1261_p2;
reg   [0:0] sel_tmp82_reg_4824;
wire   [0:0] sel_tmp87_fu_1267_p2;
reg   [0:0] sel_tmp87_reg_4829;
wire   [0:0] sel_tmp92_fu_1273_p2;
reg   [0:0] sel_tmp92_reg_4834;
wire   [0:0] exitcond1_fu_1279_p2;
reg   [0:0] exitcond1_reg_4839;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state23_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_flag00011001;
reg   [0:0] ap_reg_pp0_iter1_exitcond1_reg_4839;
wire   [3:0] col_1_fu_1285_p2;
reg   [3:0] col_1_reg_4843;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_4_fu_1328_p2;
reg   [0:0] tmp_4_reg_4948;
wire   [0:0] tmp_5_fu_1334_p2;
reg   [0:0] tmp_5_reg_4972;
wire   [9:0] tmp_20_fu_1344_p2;
reg   [9:0] tmp_20_reg_4996;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state24_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_flag00011001;
reg   [0:0] board_0_load_reg_5201;
reg   [0:0] board_0_load_1_reg_5208;
wire   [0:0] curVal_1_fu_1411_p2;
reg   [0:0] curVal_1_reg_5213;
reg   [0:0] board_1_load_reg_5221;
reg   [0:0] board_1_load_1_reg_5232;
reg   [0:0] board_2_load_reg_5237;
reg   [0:0] board_2_load_1_reg_5248;
reg   [0:0] board_3_load_reg_5253;
reg   [0:0] board_3_load_1_reg_5264;
reg   [0:0] board_4_load_reg_5269;
reg   [0:0] board_4_load_1_reg_5280;
reg   [0:0] board_5_load_reg_5285;
reg   [0:0] board_5_load_1_reg_5296;
reg   [0:0] board_6_load_reg_5301;
reg   [0:0] board_6_load_1_reg_5312;
reg   [0:0] board_7_load_reg_5317;
reg   [0:0] board_7_load_1_reg_5328;
reg   [0:0] board_8_load_reg_5333;
reg   [0:0] board_8_load_1_reg_5344;
reg   [0:0] board_9_load_reg_5349;
reg   [0:0] board_9_load_1_reg_5360;
reg   [0:0] board_10_load_reg_5365;
reg   [0:0] board_10_load_1_reg_5376;
reg   [0:0] board_11_load_reg_5381;
reg   [0:0] board_11_load_1_reg_5392;
reg   [0:0] board_12_load_reg_5397;
reg   [0:0] board_12_load_1_reg_5408;
reg   [0:0] board_13_load_reg_5413;
reg   [0:0] board_13_load_1_reg_5424;
reg   [0:0] board_14_load_reg_5429;
reg   [0:0] board_14_load_1_reg_5440;
reg   [0:0] board_15_load_reg_5445;
reg   [0:0] board_15_load_1_reg_5456;
reg   [0:0] board_16_load_reg_5461;
reg   [0:0] board_16_load_1_reg_5472;
reg   [0:0] board_17_load_reg_5477;
reg   [0:0] board_17_load_1_reg_5488;
reg   [0:0] board_18_load_reg_5493;
reg   [0:0] board_18_load_1_reg_5504;
reg   [0:0] board_19_load_reg_5509;
reg   [0:0] board_19_load_1_reg_5517;
wire   [0:0] isWell_2_fu_1461_p2;
reg   [0:0] isWell_2_reg_5522;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state5_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_flag00011001;
wire   [31:0] wellCounter_3_fu_1475_p3;
reg   [31:0] wellCounter_3_reg_5528;
wire   [1:0] wellDepth_2_fu_1490_p3;
reg   [1:0] wellDepth_2_reg_5536;
wire   [0:0] not_board_1_load_fu_1539_p2;
reg   [0:0] not_board_1_load_reg_5544;
wire   [0:0] holeHelper_1_1_fu_1562_p3;
reg   [0:0] holeHelper_1_1_reg_5549;
wire   [0:0] sel_tmp3_fu_1568_p2;
reg   [0:0] sel_tmp3_reg_5555;
wire   [31:0] holeCounter_2_1_fu_1573_p3;
reg   [31:0] holeCounter_2_1_reg_5562;
wire   [31:0] colTranCounter_2_1_fu_1580_p3;
reg   [31:0] colTranCounter_2_1_reg_5568;
reg   [0:0] board_2_load_2_reg_5574;
reg   [0:0] board_3_load_2_reg_5579;
reg   [0:0] board_4_load_2_reg_5584;
reg   [0:0] board_5_load_2_reg_5589;
reg   [0:0] board_6_load_2_reg_5594;
reg   [0:0] board_7_load_2_reg_5599;
reg   [0:0] board_8_load_2_reg_5604;
reg   [0:0] board_9_load_2_reg_5609;
reg   [0:0] board_10_load_2_reg_5614;
reg   [0:0] board_11_load_2_reg_5619;
reg   [0:0] board_12_load_2_reg_5624;
reg   [0:0] board_13_load_2_reg_5629;
reg   [0:0] board_14_load_2_reg_5634;
reg   [0:0] board_15_load_2_reg_5639;
reg   [0:0] board_16_load_2_reg_5644;
reg   [0:0] board_17_load_2_reg_5649;
reg   [0:0] board_18_load_2_reg_5654;
reg   [0:0] board_19_load_2_reg_5659;
wire   [0:0] curVal_1_1_fu_1613_p3;
reg   [0:0] curVal_1_1_reg_5664;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state6_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_flag00011001;
wire   [31:0] wellCounter_3_1_fu_1635_p3;
reg   [31:0] wellCounter_3_1_reg_5669;
wire   [1:0] wellDepth_2_1_fu_1647_p3;
reg   [1:0] wellDepth_2_1_reg_5677;
wire   [0:0] holeHelper_1_2_fu_1716_p3;
reg   [0:0] holeHelper_1_2_reg_5683;
wire   [0:0] sel_tmp8_fu_1722_p2;
reg   [0:0] sel_tmp8_reg_5689;
wire   [0:0] isWell_2_2_fu_1735_p3;
reg   [0:0] isWell_2_2_reg_5695;
wire   [31:0] holeCounter_2_2_fu_1742_p3;
reg   [31:0] holeCounter_2_2_reg_5702;
wire   [31:0] colTranCounter_2_2_fu_1748_p3;
reg   [31:0] colTranCounter_2_2_reg_5708;
wire   [0:0] not_board_3_load_fu_1754_p2;
reg   [0:0] not_board_3_load_reg_5714;
wire   [0:0] curVal_1_2_fu_1789_p3;
reg   [0:0] curVal_1_2_reg_5720;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state7_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_flag00011001;
wire   [31:0] wellCounter_3_2_fu_1800_p3;
reg   [31:0] wellCounter_3_2_reg_5725;
wire   [2:0] wellDepth_2_2_fu_1813_p3;
reg   [2:0] wellDepth_2_2_reg_5733;
wire   [0:0] holeHelper_1_3_fu_1876_p3;
reg   [0:0] holeHelper_1_3_reg_5741;
wire   [0:0] sel_tmp13_fu_1882_p2;
reg   [0:0] sel_tmp13_reg_5747;
wire   [0:0] isWell_2_3_fu_1893_p3;
reg   [0:0] isWell_2_3_reg_5753;
wire   [31:0] holeCounter_2_3_fu_1899_p3;
reg   [31:0] holeCounter_2_3_reg_5759;
wire   [31:0] colTranCounter_2_3_fu_1905_p3;
reg   [31:0] colTranCounter_2_3_reg_5765;
wire   [0:0] not_board_4_load_fu_1919_p2;
reg   [0:0] not_board_4_load_reg_5771;
wire   [0:0] tmp_19_4_fu_1936_p2;
reg   [0:0] tmp_19_4_reg_5776;
wire   [31:0] wellCounter_3_3_fu_1979_p3;
reg   [31:0] wellCounter_3_3_reg_5781;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state8_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_flag00011001;
wire   [2:0] wellDepth_2_3_fu_1991_p3;
reg   [2:0] wellDepth_2_3_reg_5789;
wire   [0:0] curVal_1_4_fu_2029_p3;
reg   [0:0] curVal_1_4_reg_5797;
wire   [0:0] holeHelper_1_4_fu_2035_p3;
reg   [0:0] holeHelper_1_4_reg_5803;
wire   [0:0] sel_tmp18_fu_2041_p2;
reg   [0:0] sel_tmp18_reg_5808;
wire   [0:0] isWell_2_4_fu_2051_p3;
reg   [0:0] isWell_2_4_reg_5814;
wire   [31:0] holeCounter_2_4_fu_2057_p3;
reg   [31:0] holeCounter_2_4_reg_5820;
wire   [31:0] colTranCounter_2_4_fu_2063_p3;
reg   [31:0] colTranCounter_2_4_reg_5826;
wire   [0:0] holeHelper_2_5_fu_2077_p2;
reg   [0:0] holeHelper_2_5_reg_5832;
wire   [0:0] not_board_5_load_fu_2082_p2;
reg   [0:0] not_board_5_load_reg_5838;
wire   [0:0] sel_tmp23_fu_2105_p2;
reg   [0:0] sel_tmp23_reg_5843;
wire   [31:0] wellCounter_3_4_fu_2142_p3;
reg   [31:0] wellCounter_3_4_reg_5850;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state9_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_flag00011001;
wire   [2:0] wellDepth_2_4_fu_2154_p3;
reg   [2:0] wellDepth_2_4_reg_5858;
wire   [0:0] curVal_1_5_fu_2186_p3;
reg   [0:0] curVal_1_5_reg_5866;
wire   [31:0] holeCounter_2_5_fu_2207_p3;
reg   [31:0] holeCounter_2_5_reg_5871;
wire   [31:0] colTranCounter_2_5_fu_2213_p3;
reg   [31:0] colTranCounter_2_5_reg_5876;
wire   [31:0] holeCounter_3_6_fu_2241_p2;
reg   [31:0] holeCounter_3_6_reg_5881;
wire   [31:0] colTranCounter_4_6_fu_2256_p2;
reg   [31:0] colTranCounter_4_6_reg_5886;
wire   [0:0] holeHelper_1_6_fu_2285_p3;
reg   [0:0] holeHelper_1_6_reg_5891;
wire   [0:0] sel_tmp28_fu_2292_p2;
reg   [0:0] sel_tmp28_reg_5897;
wire   [0:0] isWell_2_6_fu_2305_p3;
reg   [0:0] isWell_2_6_reg_5903;
wire   [0:0] not_board_7_load_fu_2312_p2;
reg   [0:0] not_board_7_load_reg_5910;
wire   [31:0] wellCounter_3_5_fu_2349_p3;
reg   [31:0] wellCounter_3_5_reg_5916;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state10_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_flag00011001;
wire   [2:0] wellDepth_2_5_fu_2361_p3;
reg   [2:0] wellDepth_2_5_reg_5924;
wire   [0:0] curVal_1_7_fu_2440_p3;
reg   [0:0] curVal_1_7_reg_5930;
wire   [0:0] holeHelper_1_7_fu_2446_p3;
reg   [0:0] holeHelper_1_7_reg_5936;
wire   [0:0] sel_tmp33_fu_2452_p2;
reg   [0:0] sel_tmp33_reg_5941;
wire   [0:0] isWell_2_7_fu_2463_p3;
reg   [0:0] isWell_2_7_reg_5947;
wire   [31:0] holeCounter_2_7_fu_2469_p3;
reg   [31:0] holeCounter_2_7_reg_5953;
wire   [31:0] colTranCounter_2_7_fu_2476_p3;
reg   [31:0] colTranCounter_2_7_reg_5959;
wire   [0:0] holeHelper_2_8_fu_2491_p2;
reg   [0:0] holeHelper_2_8_reg_5965;
wire   [0:0] not_board_8_load_fu_2496_p2;
reg   [0:0] not_board_8_load_reg_5971;
wire   [0:0] tmp_19_8_fu_2513_p2;
reg   [0:0] tmp_19_8_reg_5976;
wire   [31:0] wellCounter_3_6_fu_2555_p3;
reg   [31:0] wellCounter_3_6_reg_5981;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state11_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_flag00011001;
wire   [3:0] wellDepth_2_6_fu_2568_p3;
reg   [3:0] wellDepth_2_6_reg_5989;
wire   [0:0] curVal_1_8_fu_2601_p3;
reg   [0:0] curVal_1_8_reg_5997;
wire   [0:0] sel_tmp38_fu_2611_p2;
reg   [0:0] sel_tmp38_reg_6002;
wire   [0:0] isWell_2_8_fu_2621_p3;
reg   [0:0] isWell_2_8_reg_6008;
wire   [31:0] holeCounter_2_8_fu_2627_p3;
reg   [31:0] holeCounter_2_8_reg_6014;
wire   [31:0] colTranCounter_2_8_fu_2633_p3;
reg   [31:0] colTranCounter_2_8_reg_6019;
wire   [31:0] holeCounter_3_9_fu_2661_p2;
reg   [31:0] holeCounter_3_9_reg_6024;
wire   [31:0] colTranCounter_4_9_fu_2676_p2;
reg   [31:0] colTranCounter_4_9_reg_6029;
wire   [0:0] not_board_9_load_fu_2682_p2;
reg   [0:0] not_board_9_load_reg_6034;
wire   [0:0] holeHelper_1_9_fu_2705_p3;
reg   [0:0] holeHelper_1_9_reg_6039;
wire   [0:0] sel_tmp43_fu_2712_p2;
reg   [0:0] sel_tmp43_reg_6045;
wire   [31:0] wellCounter_3_7_fu_2749_p3;
reg   [31:0] wellCounter_3_7_reg_6052;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state12_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_flag00011001;
wire   [3:0] wellDepth_2_7_fu_2761_p3;
reg   [3:0] wellDepth_2_7_reg_6060;
wire   [0:0] curVal_1_s_fu_2858_p3;
reg   [0:0] curVal_1_s_reg_6068;
wire   [0:0] holeHelper_1_s_fu_2864_p3;
reg   [0:0] holeHelper_1_s_reg_6074;
wire   [0:0] sel_tmp48_fu_2870_p2;
reg   [0:0] sel_tmp48_reg_6079;
wire   [0:0] isWell_2_s_fu_2883_p3;
reg   [0:0] isWell_2_s_reg_6085;
wire   [31:0] holeCounter_2_s_fu_2890_p3;
reg   [31:0] holeCounter_2_s_reg_6092;
wire   [31:0] colTranCounter_2_s_fu_2897_p3;
reg   [31:0] colTranCounter_2_s_reg_6098;
wire   [0:0] holeHelper_2_10_fu_2904_p2;
reg   [0:0] holeHelper_2_10_reg_6104;
wire   [0:0] not_board_11_load_fu_2909_p2;
reg   [0:0] not_board_11_load_reg_6110;
wire   [31:0] wellCounter_3_8_fu_2946_p3;
reg   [31:0] wellCounter_3_8_reg_6116;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state13_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_flag00011001;
wire   [3:0] wellDepth_2_8_fu_2958_p3;
reg   [3:0] wellDepth_2_8_reg_6124;
wire   [0:0] curVal_1_10_fu_3014_p3;
reg   [0:0] curVal_1_10_reg_6132;
wire   [0:0] sel_tmp53_fu_3024_p2;
reg   [0:0] sel_tmp53_reg_6137;
wire   [0:0] isWell_2_10_fu_3035_p3;
reg   [0:0] isWell_2_10_reg_6143;
wire   [31:0] holeCounter_2_10_fu_3041_p3;
reg   [31:0] holeCounter_2_10_reg_6149;
wire   [31:0] colTranCounter_2_10_fu_3047_p3;
reg   [31:0] colTranCounter_2_10_reg_6154;
wire   [31:0] holeCounter_3_11_fu_3075_p2;
reg   [31:0] holeCounter_3_11_reg_6159;
wire   [31:0] colTranCounter_4_11_fu_3090_p2;
reg   [31:0] colTranCounter_4_11_reg_6164;
wire   [0:0] not_board_12_load_fu_3096_p2;
reg   [0:0] not_board_12_load_reg_6169;
wire   [0:0] tmp_19_11_fu_3113_p2;
reg   [0:0] tmp_19_11_reg_6174;
wire   [0:0] holeHelper_1_11_fu_3119_p3;
reg   [0:0] holeHelper_1_11_reg_6179;
wire   [31:0] wellCounter_3_9_fu_3158_p3;
reg   [31:0] wellCounter_3_9_reg_6185;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state14_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_flag00011001;
wire   [3:0] wellDepth_2_9_fu_3170_p3;
reg   [3:0] wellDepth_2_9_reg_6193;
wire   [0:0] sel_tmp58_fu_3181_p2;
reg   [0:0] sel_tmp58_reg_6201;
wire   [0:0] isWell_2_11_fu_3191_p3;
reg   [0:0] isWell_2_11_reg_6207;
wire   [0:0] not_board_13_load_fu_3249_p2;
reg   [0:0] not_board_13_load_reg_6213;
wire   [0:0] curVal_1_12_fu_3272_p3;
reg   [0:0] curVal_1_12_reg_6218;
wire   [0:0] holeHelper_1_12_fu_3278_p3;
reg   [0:0] holeHelper_1_12_reg_6224;
wire   [0:0] sel_tmp63_fu_3284_p2;
reg   [0:0] sel_tmp63_reg_6229;
wire   [31:0] holeCounter_2_12_fu_3289_p3;
reg   [31:0] holeCounter_2_12_reg_6236;
wire   [31:0] colTranCounter_2_12_fu_3296_p3;
reg   [31:0] colTranCounter_2_12_reg_6242;
wire   [0:0] holeHelper_2_13_fu_3303_p2;
reg   [0:0] holeHelper_2_13_reg_6248;
wire   [31:0] wellCounter_3_s_fu_3340_p3;
reg   [31:0] wellCounter_3_s_reg_6254;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state15_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_flag00011001;
wire   [3:0] wellDepth_2_s_fu_3352_p3;
reg   [3:0] wellDepth_2_s_reg_6262;
wire   [0:0] curVal_1_13_fu_3426_p3;
reg   [0:0] curVal_1_13_reg_6270;
wire   [0:0] sel_tmp68_fu_3436_p2;
reg   [0:0] sel_tmp68_reg_6275;
wire   [0:0] isWell_2_13_fu_3449_p3;
reg   [0:0] isWell_2_13_reg_6281;
wire   [31:0] holeCounter_2_13_fu_3456_p3;
reg   [31:0] holeCounter_2_13_reg_6288;
wire   [31:0] colTranCounter_2_13_fu_3462_p3;
reg   [31:0] colTranCounter_2_13_reg_6293;
wire   [31:0] holeCounter_3_14_fu_3482_p2;
reg   [31:0] holeCounter_3_14_reg_6298;
wire   [31:0] colTranCounter_4_14_fu_3497_p2;
reg   [31:0] colTranCounter_4_14_reg_6303;
wire   [0:0] not_board_15_load_fu_3503_p2;
reg   [0:0] not_board_15_load_reg_6308;
wire   [0:0] holeHelper_1_14_fu_3508_p3;
reg   [0:0] holeHelper_1_14_reg_6314;
wire   [31:0] wellCounter_3_10_fu_3547_p3;
reg   [31:0] wellCounter_3_10_reg_6320;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state16_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_flag00011001;
wire   [3:0] wellDepth_2_10_fu_3559_p3;
reg   [3:0] wellDepth_2_10_reg_6328;
wire   [0:0] sel_tmp73_fu_3594_p2;
reg   [0:0] sel_tmp73_reg_6336;
wire   [0:0] isWell_2_14_fu_3605_p3;
reg   [0:0] isWell_2_14_reg_6342;
wire   [0:0] not_board_16_load_fu_3663_p2;
reg   [0:0] not_board_16_load_reg_6348;
wire   [0:0] tmp_19_15_fu_3680_p2;
reg   [0:0] tmp_19_15_reg_6353;
wire   [0:0] curVal_1_15_fu_3686_p3;
reg   [0:0] curVal_1_15_reg_6358;
wire   [0:0] holeHelper_1_15_fu_3692_p3;
reg   [0:0] holeHelper_1_15_reg_6364;
wire   [31:0] holeCounter_2_15_fu_3698_p3;
reg   [31:0] holeCounter_2_15_reg_6369;
wire   [31:0] colTranCounter_2_15_fu_3705_p3;
reg   [31:0] colTranCounter_2_15_reg_6375;
wire   [0:0] holeHelper_2_16_fu_3712_p2;
reg   [0:0] holeHelper_2_16_reg_6381;
wire   [31:0] wellCounter_3_11_fu_3749_p3;
reg   [31:0] wellCounter_3_11_reg_6387;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state17_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_flag00011001;
wire   [3:0] wellDepth_2_11_fu_3761_p3;
reg   [3:0] wellDepth_2_11_reg_6395;
wire   [0:0] sel_tmp78_fu_3767_p2;
reg   [0:0] sel_tmp78_reg_6403;
wire   [0:0] isWell_2_15_fu_3777_p3;
reg   [0:0] isWell_2_15_reg_6409;
wire   [0:0] not_board_17_load_fu_3817_p2;
reg   [0:0] not_board_17_load_reg_6415;
wire   [0:0] curVal_1_16_fu_3840_p3;
reg   [0:0] curVal_1_16_reg_6420;
wire   [0:0] holeHelper_1_16_fu_3845_p3;
reg   [0:0] holeHelper_1_16_reg_6425;
wire   [0:0] sel_tmp83_fu_3850_p2;
reg   [0:0] sel_tmp83_reg_6430;
wire   [31:0] holeCounter_2_16_fu_3855_p3;
reg   [31:0] holeCounter_2_16_reg_6437;
wire   [31:0] colTranCounter_2_16_fu_3861_p3;
reg   [31:0] colTranCounter_2_16_reg_6442;
wire   [0:0] holeHelper_2_17_fu_3867_p2;
reg   [0:0] holeHelper_2_17_reg_6447;
wire   [31:0] holeCounter_3_17_fu_3881_p2;
reg   [31:0] holeCounter_3_17_reg_6452;
wire   [31:0] colTranCounter_4_17_fu_3896_p2;
reg   [31:0] colTranCounter_4_17_reg_6457;
wire   [31:0] wellCounter_3_12_fu_3934_p3;
reg   [31:0] wellCounter_3_12_reg_6462;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state18_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_flag00011001;
wire   [3:0] wellDepth_2_12_fu_3946_p3;
reg   [3:0] wellDepth_2_12_reg_6470;
wire   [0:0] sel_tmp88_fu_4004_p2;
reg   [0:0] sel_tmp88_reg_6476;
wire   [0:0] tmp_19_18_fu_4090_p2;
reg   [0:0] tmp_19_18_reg_6482;
wire   [31:0] holeCounter_2_18_fu_4102_p3;
reg   [31:0] holeCounter_2_18_reg_6487;
wire   [31:0] colTranCounter_5_s_fu_4126_p2;
reg   [31:0] colTranCounter_5_s_reg_6492;
wire   [31:0] wellCounter_3_13_fu_4168_p3;
reg   [31:0] wellCounter_3_13_reg_6497;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state19_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_flag00011001;
wire   [4:0] wellDepth_2_13_fu_4181_p3;
reg   [4:0] wellDepth_2_13_reg_6505;
wire   [31:0] wellCounter_3_14_fu_4220_p3;
reg   [31:0] wellCounter_3_14_reg_6513;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state20_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_flag00011001;
wire   [4:0] wellDepth_2_14_fu_4232_p3;
reg   [4:0] wellDepth_2_14_reg_6521;
wire   [31:0] wellCounter_3_15_fu_4270_p3;
reg   [31:0] wellCounter_3_15_reg_6529;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state21_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_flag00011001;
wire   [4:0] wellDepth_2_15_fu_4282_p3;
reg   [4:0] wellDepth_2_15_reg_6537;
wire   [31:0] wellCounter_3_16_fu_4320_p3;
reg   [31:0] wellCounter_3_16_reg_6545;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state22_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_flag00011001;
wire   [4:0] wellDepth_2_16_fu_4332_p3;
reg   [4:0] wellDepth_2_16_reg_6553;
wire   [31:0] wellCounter_3_17_fu_4370_p3;
reg   [31:0] wellCounter_3_17_reg_6561;
wire   [4:0] wellDepth_2_17_fu_4382_p3;
reg   [4:0] wellDepth_2_17_reg_6569;
wire   [31:0] wellCounter_3_18_fu_4413_p3;
reg    ap_enable_reg_pp0_iter1;
wire   [63:0] grp_fu_1083_p1;
reg   [63:0] tmp_7_reg_6579;
wire   [63:0] grp_fu_1073_p2;
reg   [63:0] tmp_8_reg_6584;
wire    ap_block_pp0_stage0_flag00011011;
reg    ap_condition_pp0_exit_iter0_state3;
wire    ap_block_pp0_stage19_flag00011011;
wire    ap_block_pp0_stage1_flag00011011;
reg   [3:0] col_phi_fu_1018_p4;
wire    ap_block_pp0_stage0_flag00000000;
wire   [31:0] batch31_cast_fu_1105_p1;
wire   [31:0] tmp_19_cast_fu_1300_p1;
wire  signed [31:0] tmp_21_cast_fu_1364_p1;
wire   [31:0] tmp_20_cast_fu_1388_p1;
wire    ap_block_pp0_stage1_flag00000000;
wire    ap_CS_fsm_state49;
reg   [63:0] grp_fu_1064_p0;
reg   [63:0] grp_fu_1064_p1;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state43;
reg   [63:0] grp_fu_1068_p1;
wire    ap_CS_fsm_state31;
reg   [31:0] grp_fu_1079_p0;
wire    ap_CS_fsm_state25;
wire   [8:0] tmp_16_fu_1129_p3;
wire   [6:0] tmp_17_fu_1141_p3;
wire   [9:0] p_shl1_cast_fu_1149_p1;
wire   [9:0] p_shl_cast_fu_1137_p1;
wire   [9:0] col_cast1_cast_fu_1291_p1;
wire   [9:0] tmp_19_fu_1295_p2;
wire   [9:0] col_1_cast_cast_fu_1340_p1;
wire   [4:0] col_cast_fu_1324_p1;
wire   [4:0] tmp_6_fu_1349_p2;
wire  signed [9:0] tmp_6_cast_cast_fu_1355_p1;
wire   [9:0] tmp_21_fu_1359_p2;
wire    ap_block_pp0_stage2_flag00000000;
wire   [31:0] tmp_12_fu_1430_p2;
wire   [0:0] rightVal_fu_1420_p2;
wire   [0:0] curVal_2_0_not_fu_1425_p2;
wire   [0:0] leftVal_fu_1416_p2;
wire   [0:0] tmp15_fu_1456_p2;
wire   [0:0] tmp14_fu_1450_p2;
wire   [31:0] wellCounter_2_fu_1436_p3;
wire   [31:0] sel_tmp_fu_1467_p3;
wire   [1:0] wellDepth_1_fu_1443_p3;
wire   [1:0] sel_tmp1_fu_1482_p3;
wire   [0:0] holeHelper_2_1_fu_1506_p2;
wire   [0:0] p_1_fu_1510_p2;
wire   [31:0] hole_1_fu_1515_p1;
wire   [0:0] tmp_17_1_fu_1525_p2;
wire   [31:0] colTran_s_fu_1529_p1;
wire   [0:0] rightVal_1_fu_1501_p2;
wire   [0:0] tmp16_fu_1544_p2;
wire   [0:0] leftVal_1_fu_1497_p2;
wire   [0:0] tmp_18_1_fu_1550_p2;
wire   [0:0] tmp_19_1_fu_1556_p2;
wire   [31:0] holeCounter_3_1_fu_1519_p2;
wire   [31:0] colTranCounter_4_1_fu_1533_p2;
wire    ap_block_pp0_stage3_flag00000000;
wire   [31:0] wellDepth_2_cast_fu_1587_p1;
wire   [31:0] tmp_20_1_fu_1590_p2;
wire   [1:0] tmp_21_1_fu_1601_p2;
wire   [0:0] sel_tmp4_fu_1618_p3;
wire   [31:0] wellCounter_2_1_fu_1595_p3;
wire   [31:0] sel_tmp5_fu_1629_p3;
wire   [1:0] wellDepth_1_1_fu_1606_p3;
wire   [1:0] sel_tmp6_fu_1641_p3;
wire   [0:0] holeHelper_2_2_fu_1661_p2;
wire   [0:0] p_2_fu_1665_p2;
wire   [31:0] hole_2_fu_1670_p1;
wire   [0:0] tmp_17_2_fu_1679_p2;
wire   [31:0] colTran_2_fu_1684_p1;
wire   [0:0] rightVal_2_fu_1657_p2;
wire   [0:0] not_board_2_load_fu_1693_p2;
wire   [0:0] tmp17_fu_1698_p2;
wire   [0:0] leftVal_2_fu_1653_p2;
wire   [0:0] tmp_18_2_fu_1704_p2;
wire   [0:0] isWell_2_1_fu_1623_p3;
wire   [0:0] tmp_19_2_fu_1710_p2;
wire   [0:0] sel_tmp9_fu_1727_p3;
wire   [31:0] holeCounter_3_2_fu_1674_p2;
wire   [31:0] colTranCounter_4_2_fu_1688_p2;
wire    ap_block_pp0_stage4_flag00000000;
wire   [31:0] wellDepth_2_1_cast1_fu_1759_p1;
wire   [31:0] tmp_20_2_fu_1765_p2;
wire   [2:0] wellDepth_2_1_cast_fu_1762_p1;
wire   [2:0] tmp_21_2_fu_1776_p2;
wire   [31:0] wellCounter_2_2_fu_1770_p3;
wire   [31:0] sel_tmp10_fu_1794_p3;
wire   [2:0] wellDepth_1_2_fu_1782_p3;
wire   [2:0] sel_tmp11_fu_1806_p3;
wire   [0:0] holeHelper_2_3_fu_1828_p2;
wire   [0:0] p_3_fu_1832_p2;
wire   [31:0] hole_3_fu_1837_p1;
wire   [0:0] tmp_17_3_fu_1846_p2;
wire   [31:0] colTran_3_fu_1851_p1;
wire   [0:0] rightVal_3_fu_1824_p2;
wire   [0:0] tmp18_fu_1860_p2;
wire   [0:0] leftVal_3_fu_1820_p2;
wire   [0:0] tmp_18_3_fu_1865_p2;
wire   [0:0] tmp_19_3_fu_1871_p2;
wire   [0:0] sel_tmp14_fu_1887_p3;
wire   [31:0] holeCounter_3_3_fu_1841_p2;
wire   [31:0] colTranCounter_4_3_fu_1855_p2;
wire   [0:0] rightVal_4_fu_1915_p2;
wire   [0:0] tmp19_fu_1924_p2;
wire   [0:0] leftVal_4_fu_1911_p2;
wire   [0:0] tmp_18_4_fu_1930_p2;
wire    ap_block_pp0_stage5_flag00000000;
wire   [31:0] wellDepth_2_2_cast_fu_1942_p1;
wire   [31:0] tmp_20_3_fu_1945_p2;
wire   [2:0] tmp_21_3_fu_1956_p2;
wire   [31:0] wellCounter_2_3_fu_1950_p3;
wire   [31:0] sel_tmp15_fu_1973_p3;
wire   [2:0] wellDepth_1_3_fu_1961_p3;
wire   [2:0] sel_tmp16_fu_1985_p3;
wire   [0:0] holeHelper_2_4_fu_1997_p2;
wire   [0:0] p_4_fu_2001_p2;
wire   [31:0] hole_4_fu_2006_p1;
wire   [0:0] curVal_1_3_fu_1968_p3;
wire   [0:0] tmp_17_4_fu_2015_p2;
wire   [31:0] colTran_4_fu_2020_p1;
wire   [0:0] sel_tmp19_fu_2045_p3;
wire   [31:0] holeCounter_3_4_fu_2010_p2;
wire   [31:0] colTranCounter_4_4_fu_2024_p2;
wire   [0:0] rightVal_5_fu_2073_p2;
wire   [0:0] tmp20_fu_2087_p2;
wire   [0:0] leftVal_5_fu_2069_p2;
wire   [0:0] tmp_18_5_fu_2093_p2;
wire   [0:0] tmp_19_5_fu_2099_p2;
wire    ap_block_pp0_stage6_flag00000000;
wire   [31:0] wellDepth_2_3_cast_fu_2110_p1;
wire   [31:0] tmp_20_4_fu_2113_p2;
wire   [2:0] tmp_21_4_fu_2124_p2;
wire   [31:0] wellCounter_2_4_fu_2118_p3;
wire   [31:0] sel_tmp20_fu_2136_p3;
wire   [2:0] wellDepth_1_4_fu_2129_p3;
wire   [2:0] sel_tmp21_fu_2148_p3;
wire   [0:0] p_5_fu_2160_p2;
wire   [31:0] hole_5_fu_2164_p1;
wire   [0:0] tmp_17_5_fu_2173_p2;
wire   [31:0] colTran_5_fu_2177_p1;
wire   [0:0] sel_tmp24_fu_2196_p3;
wire   [31:0] holeCounter_3_5_fu_2168_p2;
wire   [31:0] colTranCounter_4_5_fu_2181_p2;
wire   [0:0] holeHelper_1_5_fu_2191_p3;
wire   [0:0] holeHelper_2_6_fu_2227_p2;
wire   [0:0] p_6_fu_2232_p2;
wire   [31:0] hole_6_fu_2237_p1;
wire   [0:0] tmp_17_6_fu_2247_p2;
wire   [31:0] colTran_6_fu_2252_p1;
wire   [0:0] rightVal_6_fu_2223_p2;
wire   [0:0] not_board_6_load_fu_2262_p2;
wire   [0:0] tmp21_fu_2267_p2;
wire   [0:0] leftVal_6_fu_2219_p2;
wire   [0:0] tmp_18_6_fu_2273_p2;
wire   [0:0] isWell_2_5_fu_2201_p3;
wire   [0:0] tmp_19_6_fu_2279_p2;
wire   [0:0] sel_tmp29_fu_2297_p3;
wire    ap_block_pp0_stage7_flag00000000;
wire   [31:0] wellDepth_2_4_cast_fu_2317_p1;
wire   [31:0] tmp_20_5_fu_2320_p2;
wire   [2:0] tmp_21_5_fu_2331_p2;
wire   [31:0] wellCounter_2_5_fu_2325_p3;
wire   [31:0] sel_tmp25_fu_2343_p3;
wire   [2:0] wellDepth_1_5_fu_2336_p3;
wire   [2:0] sel_tmp26_fu_2355_p3;
wire   [0:0] holeHelper_2_7_fu_2390_p2;
wire   [0:0] p_7_fu_2394_p2;
wire   [31:0] hole_7_fu_2399_p1;
wire   [31:0] holeCounter_2_6_fu_2372_p3;
wire   [0:0] curVal_1_6_fu_2367_p3;
wire   [0:0] tmp_17_7_fu_2409_p2;
wire   [31:0] colTran_7_fu_2414_p1;
wire   [31:0] colTranCounter_2_6_fu_2377_p3;
wire   [0:0] rightVal_7_fu_2386_p2;
wire   [0:0] tmp22_fu_2424_p2;
wire   [0:0] leftVal_7_fu_2382_p2;
wire   [0:0] tmp_18_7_fu_2429_p2;
wire   [0:0] tmp_19_7_fu_2435_p2;
wire   [0:0] sel_tmp34_fu_2457_p3;
wire   [31:0] holeCounter_3_7_fu_2403_p2;
wire   [31:0] colTranCounter_4_7_fu_2418_p2;
wire   [0:0] rightVal_8_fu_2487_p2;
wire   [0:0] tmp23_fu_2501_p2;
wire   [0:0] leftVal_8_fu_2483_p2;
wire   [0:0] tmp_18_8_fu_2507_p2;
wire    ap_block_pp0_stage8_flag00000000;
wire   [31:0] wellDepth_2_5_cast1_fu_2519_p1;
wire   [31:0] tmp_20_6_fu_2525_p2;
wire   [3:0] wellDepth_2_5_cast_fu_2522_p1;
wire   [3:0] tmp_21_6_fu_2536_p2;
wire   [31:0] wellCounter_2_6_fu_2530_p3;
wire   [31:0] sel_tmp30_fu_2549_p3;
wire   [3:0] wellDepth_1_6_fu_2542_p3;
wire   [3:0] sel_tmp31_fu_2561_p3;
wire   [0:0] p_8_fu_2575_p2;
wire   [31:0] hole_8_fu_2579_p1;
wire   [0:0] tmp_17_8_fu_2588_p2;
wire   [31:0] colTran_8_fu_2592_p1;
wire   [0:0] sel_tmp39_fu_2615_p3;
wire   [31:0] holeCounter_3_8_fu_2583_p2;
wire   [31:0] colTranCounter_4_8_fu_2596_p2;
wire   [0:0] holeHelper_1_8_fu_2606_p3;
wire   [0:0] holeHelper_2_9_fu_2647_p2;
wire   [0:0] p_9_fu_2652_p2;
wire   [31:0] hole_9_fu_2657_p1;
wire   [0:0] tmp_17_9_fu_2667_p2;
wire   [31:0] colTran_9_fu_2672_p1;
wire   [0:0] rightVal_9_fu_2643_p2;
wire   [0:0] tmp24_fu_2687_p2;
wire   [0:0] leftVal_9_fu_2639_p2;
wire   [0:0] tmp_18_9_fu_2693_p2;
wire   [0:0] tmp_19_9_fu_2699_p2;
wire    ap_block_pp0_stage9_flag00000000;
wire   [31:0] wellDepth_2_6_cast_fu_2717_p1;
wire   [31:0] tmp_20_7_fu_2720_p2;
wire   [3:0] tmp_21_7_fu_2731_p2;
wire   [31:0] wellCounter_2_7_fu_2725_p3;
wire   [31:0] sel_tmp35_fu_2743_p3;
wire   [3:0] wellDepth_1_7_fu_2736_p3;
wire   [3:0] sel_tmp36_fu_2755_p3;
wire   [0:0] sel_tmp44_fu_2772_p3;
wire   [0:0] holeHelper_2_s_fu_2801_p2;
wire   [0:0] p_s_fu_2805_p2;
wire   [31:0] hole_s_fu_2810_p1;
wire   [31:0] holeCounter_2_9_fu_2783_p3;
wire   [0:0] curVal_1_9_fu_2767_p3;
wire   [0:0] tmp_17_s_fu_2820_p2;
wire   [31:0] colTran_1_fu_2825_p1;
wire   [31:0] colTranCounter_2_9_fu_2788_p3;
wire   [0:0] rightVal_s_fu_2797_p2;
wire   [0:0] not_board_10_load_fu_2835_p2;
wire   [0:0] tmp25_fu_2840_p2;
wire   [0:0] leftVal_s_fu_2793_p2;
wire   [0:0] tmp_18_s_fu_2846_p2;
wire   [0:0] isWell_2_9_fu_2777_p3;
wire   [0:0] tmp_19_s_fu_2852_p2;
wire   [0:0] sel_tmp49_fu_2875_p3;
wire   [31:0] holeCounter_3_s_fu_2814_p2;
wire   [31:0] colTranCounter_4_s_fu_2829_p2;
wire    ap_block_pp0_stage10_flag00000000;
wire   [31:0] wellDepth_2_7_cast_fu_2914_p1;
wire   [31:0] tmp_20_8_fu_2917_p2;
wire   [3:0] tmp_21_8_fu_2928_p2;
wire   [31:0] wellCounter_2_8_fu_2922_p3;
wire   [31:0] sel_tmp40_fu_2940_p3;
wire   [3:0] wellDepth_1_8_fu_2933_p3;
wire   [3:0] sel_tmp41_fu_2952_p3;
wire   [0:0] p_10_fu_2972_p2;
wire   [31:0] hole_10_fu_2976_p1;
wire   [0:0] tmp_17_10_fu_2985_p2;
wire   [31:0] colTran_10_fu_2989_p1;
wire   [0:0] rightVal_10_fu_2968_p2;
wire   [0:0] tmp26_fu_2998_p2;
wire   [0:0] leftVal_10_fu_2964_p2;
wire   [0:0] tmp_18_10_fu_3003_p2;
wire   [0:0] tmp_19_10_fu_3009_p2;
wire   [0:0] sel_tmp54_fu_3029_p3;
wire   [31:0] holeCounter_3_10_fu_2980_p2;
wire   [31:0] colTranCounter_4_10_fu_2993_p2;
wire   [0:0] holeHelper_1_10_fu_3019_p3;
wire   [0:0] holeHelper_2_11_fu_3061_p2;
wire   [0:0] p_11_fu_3066_p2;
wire   [31:0] hole_11_fu_3071_p1;
wire   [0:0] tmp_17_11_fu_3081_p2;
wire   [31:0] colTran_11_fu_3086_p1;
wire   [0:0] rightVal_11_fu_3057_p2;
wire   [0:0] tmp27_fu_3101_p2;
wire   [0:0] leftVal_11_fu_3053_p2;
wire   [0:0] tmp_18_11_fu_3107_p2;
wire    ap_block_pp0_stage11_flag00000000;
wire   [31:0] wellDepth_2_8_cast_fu_3126_p1;
wire   [31:0] tmp_20_9_fu_3129_p2;
wire   [3:0] tmp_21_9_fu_3140_p2;
wire   [31:0] wellCounter_2_9_fu_3134_p3;
wire   [31:0] sel_tmp45_fu_3152_p3;
wire   [3:0] wellDepth_1_9_fu_3145_p3;
wire   [3:0] sel_tmp46_fu_3164_p3;
wire   [0:0] sel_tmp59_fu_3185_p3;
wire   [0:0] holeHelper_2_12_fu_3215_p2;
wire   [0:0] p_12_fu_3219_p2;
wire   [31:0] hole_12_fu_3224_p1;
wire   [31:0] holeCounter_2_11_fu_3197_p3;
wire   [0:0] curVal_1_11_fu_3176_p3;
wire   [0:0] tmp_17_12_fu_3234_p2;
wire   [31:0] colTran_12_fu_3239_p1;
wire   [31:0] colTranCounter_2_11_fu_3202_p3;
wire   [0:0] rightVal_12_fu_3211_p2;
wire   [0:0] tmp28_fu_3254_p2;
wire   [0:0] leftVal_12_fu_3207_p2;
wire   [0:0] tmp_18_12_fu_3260_p2;
wire   [0:0] tmp_19_12_fu_3266_p2;
wire   [31:0] holeCounter_3_12_fu_3228_p2;
wire   [31:0] colTranCounter_4_12_fu_3243_p2;
wire    ap_block_pp0_stage12_flag00000000;
wire   [31:0] wellDepth_2_9_cast_fu_3308_p1;
wire   [31:0] tmp_20_s_fu_3311_p2;
wire   [3:0] tmp_21_s_fu_3322_p2;
wire   [31:0] wellCounter_2_s_fu_3316_p3;
wire   [31:0] sel_tmp50_fu_3334_p3;
wire   [3:0] wellDepth_1_s_fu_3327_p3;
wire   [3:0] sel_tmp51_fu_3346_p3;
wire   [0:0] sel_tmp64_fu_3358_p3;
wire   [0:0] p_13_fu_3377_p2;
wire   [31:0] hole_13_fu_3381_p1;
wire   [0:0] tmp_17_13_fu_3390_p2;
wire   [31:0] colTran_13_fu_3394_p1;
wire   [0:0] rightVal_13_fu_3373_p2;
wire   [0:0] not_board_14_load_fu_3403_p2;
wire   [0:0] tmp29_fu_3408_p2;
wire   [0:0] leftVal_13_fu_3369_p2;
wire   [0:0] tmp_18_13_fu_3414_p2;
wire   [0:0] isWell_2_12_fu_3363_p3;
wire   [0:0] tmp_19_13_fu_3420_p2;
wire   [0:0] sel_tmp69_fu_3441_p3;
wire   [31:0] holeCounter_3_13_fu_3385_p2;
wire   [31:0] colTranCounter_4_13_fu_3398_p2;
wire   [0:0] holeHelper_1_13_fu_3431_p3;
wire   [0:0] holeHelper_2_14_fu_3468_p2;
wire   [0:0] p_14_fu_3473_p2;
wire   [31:0] hole_14_fu_3478_p1;
wire   [0:0] tmp_17_14_fu_3488_p2;
wire   [31:0] colTran_14_fu_3493_p1;
wire    ap_block_pp0_stage13_flag00000000;
wire   [31:0] wellDepth_2_cast_5_fu_3515_p1;
wire   [31:0] tmp_20_10_fu_3518_p2;
wire   [3:0] tmp_21_10_fu_3529_p2;
wire   [31:0] wellCounter_2_10_fu_3523_p3;
wire   [31:0] sel_tmp55_fu_3541_p3;
wire   [3:0] wellDepth_1_10_fu_3534_p3;
wire   [3:0] sel_tmp56_fu_3553_p3;
wire   [0:0] rightVal_14_fu_3569_p2;
wire   [0:0] tmp30_fu_3573_p2;
wire   [0:0] leftVal_14_fu_3565_p2;
wire   [0:0] tmp_18_14_fu_3578_p2;
wire   [0:0] tmp_19_14_fu_3584_p2;
wire   [0:0] sel_tmp74_fu_3599_p3;
wire   [0:0] holeHelper_2_15_fu_3629_p2;
wire   [0:0] p_15_fu_3633_p2;
wire   [31:0] hole_15_fu_3638_p1;
wire   [31:0] holeCounter_2_14_fu_3611_p3;
wire   [0:0] curVal_1_14_fu_3589_p3;
wire   [0:0] tmp_17_15_fu_3648_p2;
wire   [31:0] colTran_15_fu_3653_p1;
wire   [31:0] colTranCounter_2_14_fu_3616_p3;
wire   [0:0] rightVal_15_fu_3625_p2;
wire   [0:0] tmp31_fu_3668_p2;
wire   [0:0] leftVal_15_fu_3621_p2;
wire   [0:0] tmp_18_15_fu_3674_p2;
wire   [31:0] holeCounter_3_15_fu_3642_p2;
wire   [31:0] colTranCounter_4_15_fu_3657_p2;
wire    ap_block_pp0_stage14_flag00000000;
wire   [31:0] wellDepth_2_10_cast_fu_3717_p1;
wire   [31:0] tmp_20_11_fu_3720_p2;
wire   [3:0] tmp_21_11_fu_3731_p2;
wire   [31:0] wellCounter_2_11_fu_3725_p3;
wire   [31:0] sel_tmp60_fu_3743_p3;
wire   [3:0] wellDepth_1_11_fu_3736_p3;
wire   [3:0] sel_tmp61_fu_3755_p3;
wire   [0:0] sel_tmp79_fu_3771_p3;
wire   [0:0] p_16_fu_3791_p2;
wire   [31:0] hole_16_fu_3795_p1;
wire   [0:0] tmp_17_16_fu_3804_p2;
wire   [31:0] colTran_16_fu_3808_p1;
wire   [0:0] rightVal_16_fu_3787_p2;
wire   [0:0] tmp32_fu_3822_p2;
wire   [0:0] leftVal_16_fu_3783_p2;
wire   [0:0] tmp_18_16_fu_3828_p2;
wire   [0:0] tmp_19_16_fu_3834_p2;
wire   [31:0] holeCounter_3_16_fu_3799_p2;
wire   [31:0] colTranCounter_4_16_fu_3812_p2;
wire   [0:0] p_17_fu_3872_p2;
wire   [31:0] hole_17_fu_3877_p1;
wire   [0:0] tmp_17_17_fu_3887_p2;
wire   [31:0] colTran_17_fu_3892_p1;
wire    ap_block_pp0_stage15_flag00000000;
wire   [31:0] wellDepth_2_11_cast_fu_3902_p1;
wire   [31:0] tmp_20_12_fu_3905_p2;
wire   [3:0] tmp_21_12_fu_3916_p2;
wire   [31:0] wellCounter_2_12_fu_3910_p3;
wire   [31:0] sel_tmp65_fu_3928_p3;
wire   [3:0] wellDepth_1_12_fu_3921_p3;
wire   [3:0] sel_tmp66_fu_3940_p3;
wire   [0:0] sel_tmp84_fu_3952_p3;
wire   [0:0] rightVal_17_fu_3967_p2;
wire   [0:0] not_board_18_load_fu_3971_p2;
wire   [0:0] tmp33_fu_3976_p2;
wire   [0:0] leftVal_17_fu_3963_p2;
wire   [0:0] tmp_18_17_fu_3982_p2;
wire   [0:0] isWell_2_16_fu_3957_p3;
wire   [0:0] tmp_19_17_fu_3988_p2;
wire   [0:0] sel_tmp89_fu_4009_p3;
wire   [0:0] holeHelper_1_17_fu_3999_p3;
wire   [0:0] tmp_11_fu_4042_p2;
wire   [0:0] p_18_fu_4047_p2;
wire   [31:0] hole_18_fu_4053_p1;
wire   [31:0] holeCounter_2_17_fu_4024_p3;
wire   [0:0] curVal_1_17_fu_3994_p3;
wire   [0:0] tmp_17_18_fu_4063_p2;
wire   [31:0] colTran_18_fu_4068_p1;
wire   [31:0] colTranCounter_2_17_fu_4029_p3;
wire   [0:0] rightVal_18_fu_4038_p2;
wire   [0:0] tmp34_fu_4078_p2;
wire   [0:0] leftVal_18_fu_4034_p2;
wire   [0:0] tmp_18_18_fu_4084_p2;
wire   [0:0] isWell_2_17_fu_4017_p3;
wire   [31:0] holeCounter_3_18_fu_4057_p2;
wire   [31:0] colTranCounter_4_18_fu_4072_p2;
wire   [0:0] curVal_1_18_fu_4096_p3;
wire   [0:0] not_curVal_1_s_fu_4116_p2;
wire   [31:0] colTran_1_cast_fu_4122_p1;
wire   [31:0] colTranCounter_2_18_fu_4109_p3;
wire    ap_block_pp0_stage16_flag00000000;
wire   [31:0] wellDepth_2_12_cast1_fu_4132_p1;
wire   [31:0] tmp_20_13_fu_4138_p2;
wire   [4:0] wellDepth_2_12_cast_fu_4135_p1;
wire   [4:0] tmp_21_13_fu_4149_p2;
wire   [31:0] wellCounter_2_13_fu_4143_p3;
wire   [31:0] sel_tmp70_fu_4162_p3;
wire   [4:0] wellDepth_1_13_fu_4155_p3;
wire   [4:0] sel_tmp71_fu_4174_p3;
wire    ap_block_pp0_stage17_flag00000000;
wire   [31:0] wellDepth_2_13_cast_fu_4188_p1;
wire   [31:0] tmp_20_14_fu_4191_p2;
wire   [4:0] tmp_21_14_fu_4202_p2;
wire   [31:0] wellCounter_2_14_fu_4196_p3;
wire   [31:0] sel_tmp75_fu_4214_p3;
wire   [4:0] wellDepth_1_14_fu_4207_p3;
wire   [4:0] sel_tmp76_fu_4226_p3;
wire    ap_block_pp0_stage18_flag00000000;
wire   [31:0] wellDepth_2_14_cast_fu_4238_p1;
wire   [31:0] tmp_20_15_fu_4241_p2;
wire   [4:0] tmp_21_15_fu_4252_p2;
wire   [31:0] wellCounter_2_15_fu_4246_p3;
wire   [31:0] sel_tmp80_fu_4264_p3;
wire   [4:0] wellDepth_1_15_fu_4257_p3;
wire   [4:0] sel_tmp81_fu_4276_p3;
wire    ap_block_pp0_stage19_flag00000000;
wire   [31:0] wellDepth_2_15_cast_fu_4288_p1;
wire   [31:0] tmp_20_16_fu_4291_p2;
wire   [4:0] tmp_21_16_fu_4302_p2;
wire   [31:0] wellCounter_2_16_fu_4296_p3;
wire   [31:0] sel_tmp85_fu_4314_p3;
wire   [4:0] wellDepth_1_16_fu_4307_p3;
wire   [4:0] sel_tmp86_fu_4326_p3;
wire   [31:0] wellDepth_2_16_cast_fu_4338_p1;
wire   [31:0] tmp_20_17_fu_4341_p2;
wire   [4:0] tmp_21_17_fu_4352_p2;
wire   [31:0] wellCounter_2_17_fu_4346_p3;
wire   [31:0] sel_tmp90_fu_4364_p3;
wire   [4:0] wellDepth_1_17_fu_4357_p3;
wire   [4:0] sel_tmp91_fu_4376_p3;
wire   [31:0] wellDepth_2_17_cast_fu_4388_p1;
wire   [31:0] tmp_20_18_fu_4391_p2;
wire   [0:0] sel_tmp93_fu_4402_p2;
wire   [31:0] wellCounter_2_18_fu_4396_p3;
wire   [31:0] sel_tmp94_fu_4406_p3;
wire   [31:0] score_fu_1061_p1;
reg   [46:0] ap_NS_fsm;
wire    ap_block_pp0_stage2_flag00011011;
wire    ap_block_pp0_stage3_flag00011011;
wire    ap_block_pp0_stage4_flag00011011;
wire    ap_block_pp0_stage5_flag00011011;
wire    ap_block_pp0_stage6_flag00011011;
wire    ap_block_pp0_stage7_flag00011011;
wire    ap_block_pp0_stage8_flag00011011;
wire    ap_block_pp0_stage9_flag00011011;
wire    ap_block_pp0_stage10_flag00011011;
wire    ap_block_pp0_stage11_flag00011011;
wire    ap_block_pp0_stage12_flag00011011;
wire    ap_block_pp0_stage13_flag00011011;
wire    ap_block_pp0_stage14_flag00011011;
wire    ap_block_pp0_stage15_flag00011011;
wire    ap_block_pp0_stage16_flag00011011;
wire    ap_block_pp0_stage17_flag00011011;
wire    ap_block_pp0_stage18_flag00011011;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 47'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

elTetris2_fptruncbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
elTetris2_fptruncbkb_x_U18(
    .din0(reg_1099),
    .dout(score_fu_1061_p1)
);

elTetris2_dadd_64cud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
elTetris2_dadd_64cud_x_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1064_p0),
    .din1(grp_fu_1064_p1),
    .ce(1'b1),
    .dout(grp_fu_1064_p2)
);

elTetris2_dmul_64dEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
elTetris2_dmul_64dEe_x_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1088),
    .din1(grp_fu_1068_p1),
    .ce(1'b1),
    .dout(grp_fu_1068_p2)
);

elTetris2_dmul_64dEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
elTetris2_dmul_64dEe_x_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_7_reg_6579),
    .din1(64'd13843951837490944097),
    .ce(1'b1),
    .dout(grp_fu_1073_p2)
);

elTetris2_sitodp_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
elTetris2_sitodp_fYi_x_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1079_p0),
    .ce(1'b1),
    .dout(grp_fu_1079_p1)
);

elTetris2_sitodp_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
elTetris2_sitodp_fYi_x_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(holeCounter_reg_1025),
    .ce(1'b1),
    .dout(grp_fu_1083_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state3) & (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_flag00011011 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011011 == 1'b0))))) begin
            ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state3 ^ 1'b1);
        end else if ((((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_flag00011011 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011011 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_reg_pp0_iter1_exitcond1_reg_4839 == 1'd0))) begin
        colTranCounter_reg_1049 <= colTranCounter_5_s_reg_6492;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        colTranCounter_reg_1049 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        col_reg_1014 <= col_1_reg_4843;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_reg_1014 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_reg_pp0_iter1_exitcond1_reg_4839 == 1'd0))) begin
        holeCounter_reg_1025 <= holeCounter_2_18_reg_6487;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        holeCounter_reg_1025 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_reg_pp0_iter1_exitcond1_reg_4839 == 1'd0))) begin
        wellCounter_reg_1037 <= wellCounter_3_18_fu_4413_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wellCounter_reg_1037 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        ap_reg_pp0_iter1_exitcond1_reg_4839 <= exitcond1_reg_4839;
        exitcond1_reg_4839 <= exitcond1_fu_1279_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0) & (exitcond1_reg_4839 == 1'd0))) begin
        board_0_load_1_reg_5208 <= board_0_q1;
        board_0_load_reg_5201 <= board_0_q0;
        board_10_load_1_reg_5376 <= board_10_q1;
        board_10_load_reg_5365 <= board_10_q0;
        board_11_load_1_reg_5392 <= board_11_q1;
        board_11_load_reg_5381 <= board_11_q0;
        board_12_load_1_reg_5408 <= board_12_q1;
        board_12_load_reg_5397 <= board_12_q0;
        board_13_load_1_reg_5424 <= board_13_q1;
        board_13_load_reg_5413 <= board_13_q0;
        board_14_load_1_reg_5440 <= board_14_q1;
        board_14_load_reg_5429 <= board_14_q0;
        board_15_load_1_reg_5456 <= board_15_q1;
        board_15_load_reg_5445 <= board_15_q0;
        board_16_load_1_reg_5472 <= board_16_q1;
        board_16_load_reg_5461 <= board_16_q0;
        board_17_load_1_reg_5488 <= board_17_q1;
        board_17_load_reg_5477 <= board_17_q0;
        board_18_load_1_reg_5504 <= board_18_q1;
        board_18_load_reg_5493 <= board_18_q0;
        board_19_load_reg_5509 <= board_19_q0;
        board_1_load_1_reg_5232 <= board_1_q1;
        board_1_load_reg_5221 <= board_1_q0;
        board_2_load_1_reg_5248 <= board_2_q1;
        board_2_load_reg_5237 <= board_2_q0;
        board_3_load_1_reg_5264 <= board_3_q1;
        board_3_load_reg_5253 <= board_3_q0;
        board_4_load_1_reg_5280 <= board_4_q1;
        board_4_load_reg_5269 <= board_4_q0;
        board_5_load_1_reg_5296 <= board_5_q1;
        board_5_load_reg_5285 <= board_5_q0;
        board_6_load_1_reg_5312 <= board_6_q1;
        board_6_load_reg_5301 <= board_6_q0;
        board_7_load_1_reg_5328 <= board_7_q1;
        board_7_load_reg_5317 <= board_7_q0;
        board_8_load_1_reg_5344 <= board_8_q1;
        board_8_load_reg_5333 <= board_8_q0;
        board_9_load_1_reg_5360 <= board_9_q1;
        board_9_load_reg_5349 <= board_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00011001 == 1'b0))) begin
        board_10_load_2_reg_5614 <= board_10_q0;
        board_11_load_2_reg_5619 <= board_11_q0;
        board_12_load_2_reg_5624 <= board_12_q0;
        board_13_load_2_reg_5629 <= board_13_q0;
        board_14_load_2_reg_5634 <= board_14_q0;
        board_15_load_2_reg_5639 <= board_15_q0;
        board_16_load_2_reg_5644 <= board_16_q0;
        board_17_load_2_reg_5649 <= board_17_q0;
        board_18_load_2_reg_5654 <= board_18_q0;
        board_2_load_2_reg_5574 <= board_2_q0;
        board_3_load_2_reg_5579 <= board_3_q0;
        board_4_load_2_reg_5584 <= board_4_q0;
        board_5_load_2_reg_5589 <= board_5_q0;
        board_6_load_2_reg_5594 <= board_6_q0;
        board_7_load_2_reg_5599 <= board_7_q0;
        board_8_load_2_reg_5604 <= board_8_q0;
        board_9_load_2_reg_5609 <= board_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (rowEliminated_19_lo_reg_4730 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0) & (exitcond1_reg_4839 == 1'd0))) begin
        board_19_load_1_reg_5517 <= board_19_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (rowEliminated_19_lo_reg_4730 == 1'd0) & (exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00011001 == 1'b0))) begin
        board_19_load_2_reg_5659 <= board_19_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_flag00011001 == 1'b0))) begin
        colTranCounter_2_10_reg_6154 <= colTranCounter_2_10_fu_3047_p3;
        curVal_1_10_reg_6132 <= curVal_1_10_fu_3014_p3;
        holeCounter_2_10_reg_6149 <= holeCounter_2_10_fu_3041_p3;
        holeHelper_1_11_reg_6179 <= holeHelper_1_11_fu_3119_p3;
        isWell_2_10_reg_6143 <= isWell_2_10_fu_3035_p3;
        not_board_12_load_reg_6169 <= not_board_12_load_fu_3096_p2;
        sel_tmp53_reg_6137 <= sel_tmp53_fu_3024_p2;
        tmp_19_11_reg_6174 <= tmp_19_11_fu_3113_p2;
        wellCounter_3_8_reg_6116 <= wellCounter_3_8_fu_2946_p3;
        wellDepth_2_8_reg_6124 <= wellDepth_2_8_fu_2958_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_flag00011001 == 1'b0))) begin
        colTranCounter_2_12_reg_6242 <= colTranCounter_2_12_fu_3296_p3;
        curVal_1_12_reg_6218 <= curVal_1_12_fu_3272_p3;
        holeCounter_2_12_reg_6236 <= holeCounter_2_12_fu_3289_p3;
        holeHelper_1_12_reg_6224 <= holeHelper_1_12_fu_3278_p3;
        holeHelper_2_13_reg_6248 <= holeHelper_2_13_fu_3303_p2;
        isWell_2_11_reg_6207 <= isWell_2_11_fu_3191_p3;
        not_board_13_load_reg_6213 <= not_board_13_load_fu_3249_p2;
        sel_tmp58_reg_6201 <= sel_tmp58_fu_3181_p2;
        sel_tmp63_reg_6229 <= sel_tmp63_fu_3284_p2;
        wellCounter_3_9_reg_6185 <= wellCounter_3_9_fu_3158_p3;
        wellDepth_2_9_reg_6193 <= wellDepth_2_9_fu_3170_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_flag00011001 == 1'b0))) begin
        colTranCounter_2_13_reg_6293 <= colTranCounter_2_13_fu_3462_p3;
        curVal_1_13_reg_6270 <= curVal_1_13_fu_3426_p3;
        holeCounter_2_13_reg_6288 <= holeCounter_2_13_fu_3456_p3;
        holeHelper_1_14_reg_6314 <= holeHelper_1_14_fu_3508_p3;
        isWell_2_13_reg_6281 <= isWell_2_13_fu_3449_p3;
        not_board_15_load_reg_6308 <= not_board_15_load_fu_3503_p2;
        sel_tmp68_reg_6275 <= sel_tmp68_fu_3436_p2;
        wellCounter_3_s_reg_6254 <= wellCounter_3_s_fu_3340_p3;
        wellDepth_2_s_reg_6262 <= wellDepth_2_s_fu_3352_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_flag00011001 == 1'b0))) begin
        colTranCounter_2_15_reg_6375 <= colTranCounter_2_15_fu_3705_p3;
        curVal_1_15_reg_6358 <= curVal_1_15_fu_3686_p3;
        holeCounter_2_15_reg_6369 <= holeCounter_2_15_fu_3698_p3;
        holeHelper_1_15_reg_6364 <= holeHelper_1_15_fu_3692_p3;
        holeHelper_2_16_reg_6381 <= holeHelper_2_16_fu_3712_p2;
        isWell_2_14_reg_6342 <= isWell_2_14_fu_3605_p3;
        not_board_16_load_reg_6348 <= not_board_16_load_fu_3663_p2;
        sel_tmp73_reg_6336 <= sel_tmp73_fu_3594_p2;
        tmp_19_15_reg_6353 <= tmp_19_15_fu_3680_p2;
        wellCounter_3_10_reg_6320 <= wellCounter_3_10_fu_3547_p3;
        wellDepth_2_10_reg_6328 <= wellDepth_2_10_fu_3559_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_flag00011001 == 1'b0))) begin
        colTranCounter_2_16_reg_6442 <= colTranCounter_2_16_fu_3861_p3;
        curVal_1_16_reg_6420 <= curVal_1_16_fu_3840_p3;
        holeCounter_2_16_reg_6437 <= holeCounter_2_16_fu_3855_p3;
        holeHelper_1_16_reg_6425 <= holeHelper_1_16_fu_3845_p3;
        holeHelper_2_17_reg_6447 <= holeHelper_2_17_fu_3867_p2;
        isWell_2_15_reg_6409 <= isWell_2_15_fu_3777_p3;
        not_board_17_load_reg_6415 <= not_board_17_load_fu_3817_p2;
        sel_tmp78_reg_6403 <= sel_tmp78_fu_3767_p2;
        sel_tmp83_reg_6430 <= sel_tmp83_fu_3850_p2;
        wellCounter_3_11_reg_6387 <= wellCounter_3_11_fu_3749_p3;
        wellDepth_2_11_reg_6395 <= wellDepth_2_11_fu_3761_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00011001 == 1'b0))) begin
        colTranCounter_2_1_reg_5568 <= colTranCounter_2_1_fu_1580_p3;
        holeCounter_2_1_reg_5562 <= holeCounter_2_1_fu_1573_p3;
        holeHelper_1_1_reg_5549 <= holeHelper_1_1_fu_1562_p3;
        isWell_2_reg_5522 <= isWell_2_fu_1461_p2;
        not_board_1_load_reg_5544 <= not_board_1_load_fu_1539_p2;
        sel_tmp3_reg_5555 <= sel_tmp3_fu_1568_p2;
        wellCounter_3_reg_5528 <= wellCounter_3_fu_1475_p3;
        wellDepth_2_reg_5536 <= wellDepth_2_fu_1490_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00011001 == 1'b0))) begin
        colTranCounter_2_2_reg_5708 <= colTranCounter_2_2_fu_1748_p3;
        curVal_1_1_reg_5664 <= curVal_1_1_fu_1613_p3;
        holeCounter_2_2_reg_5702 <= holeCounter_2_2_fu_1742_p3;
        holeHelper_1_2_reg_5683 <= holeHelper_1_2_fu_1716_p3;
        isWell_2_2_reg_5695 <= isWell_2_2_fu_1735_p3;
        not_board_3_load_reg_5714 <= not_board_3_load_fu_1754_p2;
        sel_tmp8_reg_5689 <= sel_tmp8_fu_1722_p2;
        wellCounter_3_1_reg_5669 <= wellCounter_3_1_fu_1635_p3;
        wellDepth_2_1_reg_5677 <= wellDepth_2_1_fu_1647_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00011001 == 1'b0))) begin
        colTranCounter_2_3_reg_5765 <= colTranCounter_2_3_fu_1905_p3;
        curVal_1_2_reg_5720 <= curVal_1_2_fu_1789_p3;
        holeCounter_2_3_reg_5759 <= holeCounter_2_3_fu_1899_p3;
        holeHelper_1_3_reg_5741 <= holeHelper_1_3_fu_1876_p3;
        isWell_2_3_reg_5753 <= isWell_2_3_fu_1893_p3;
        not_board_4_load_reg_5771 <= not_board_4_load_fu_1919_p2;
        sel_tmp13_reg_5747 <= sel_tmp13_fu_1882_p2;
        tmp_19_4_reg_5776 <= tmp_19_4_fu_1936_p2;
        wellCounter_3_2_reg_5725 <= wellCounter_3_2_fu_1800_p3;
        wellDepth_2_2_reg_5733 <= wellDepth_2_2_fu_1813_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00011001 == 1'b0))) begin
        colTranCounter_2_4_reg_5826 <= colTranCounter_2_4_fu_2063_p3;
        curVal_1_4_reg_5797 <= curVal_1_4_fu_2029_p3;
        holeCounter_2_4_reg_5820 <= holeCounter_2_4_fu_2057_p3;
        holeHelper_1_4_reg_5803 <= holeHelper_1_4_fu_2035_p3;
        holeHelper_2_5_reg_5832 <= holeHelper_2_5_fu_2077_p2;
        isWell_2_4_reg_5814 <= isWell_2_4_fu_2051_p3;
        not_board_5_load_reg_5838 <= not_board_5_load_fu_2082_p2;
        sel_tmp18_reg_5808 <= sel_tmp18_fu_2041_p2;
        sel_tmp23_reg_5843 <= sel_tmp23_fu_2105_p2;
        wellCounter_3_3_reg_5781 <= wellCounter_3_3_fu_1979_p3;
        wellDepth_2_3_reg_5789 <= wellDepth_2_3_fu_1991_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0))) begin
        colTranCounter_2_5_reg_5876 <= colTranCounter_2_5_fu_2213_p3;
        curVal_1_5_reg_5866 <= curVal_1_5_fu_2186_p3;
        holeCounter_2_5_reg_5871 <= holeCounter_2_5_fu_2207_p3;
        holeHelper_1_6_reg_5891 <= holeHelper_1_6_fu_2285_p3;
        isWell_2_6_reg_5903 <= isWell_2_6_fu_2305_p3;
        not_board_7_load_reg_5910 <= not_board_7_load_fu_2312_p2;
        sel_tmp28_reg_5897 <= sel_tmp28_fu_2292_p2;
        wellCounter_3_4_reg_5850 <= wellCounter_3_4_fu_2142_p3;
        wellDepth_2_4_reg_5858 <= wellDepth_2_4_fu_2154_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0))) begin
        colTranCounter_2_7_reg_5959 <= colTranCounter_2_7_fu_2476_p3;
        curVal_1_7_reg_5930 <= curVal_1_7_fu_2440_p3;
        holeCounter_2_7_reg_5953 <= holeCounter_2_7_fu_2469_p3;
        holeHelper_1_7_reg_5936 <= holeHelper_1_7_fu_2446_p3;
        holeHelper_2_8_reg_5965 <= holeHelper_2_8_fu_2491_p2;
        isWell_2_7_reg_5947 <= isWell_2_7_fu_2463_p3;
        not_board_8_load_reg_5971 <= not_board_8_load_fu_2496_p2;
        sel_tmp33_reg_5941 <= sel_tmp33_fu_2452_p2;
        tmp_19_8_reg_5976 <= tmp_19_8_fu_2513_p2;
        wellCounter_3_5_reg_5916 <= wellCounter_3_5_fu_2349_p3;
        wellDepth_2_5_reg_5924 <= wellDepth_2_5_fu_2361_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_flag00011001 == 1'b0))) begin
        colTranCounter_2_8_reg_6019 <= colTranCounter_2_8_fu_2633_p3;
        curVal_1_8_reg_5997 <= curVal_1_8_fu_2601_p3;
        holeCounter_2_8_reg_6014 <= holeCounter_2_8_fu_2627_p3;
        holeHelper_1_9_reg_6039 <= holeHelper_1_9_fu_2705_p3;
        isWell_2_8_reg_6008 <= isWell_2_8_fu_2621_p3;
        not_board_9_load_reg_6034 <= not_board_9_load_fu_2682_p2;
        sel_tmp38_reg_6002 <= sel_tmp38_fu_2611_p2;
        sel_tmp43_reg_6045 <= sel_tmp43_fu_2712_p2;
        wellCounter_3_6_reg_5981 <= wellCounter_3_6_fu_2555_p3;
        wellDepth_2_6_reg_5989 <= wellDepth_2_6_fu_2568_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_flag00011001 == 1'b0))) begin
        colTranCounter_2_s_reg_6098 <= colTranCounter_2_s_fu_2897_p3;
        curVal_1_s_reg_6068 <= curVal_1_s_fu_2858_p3;
        holeCounter_2_s_reg_6092 <= holeCounter_2_s_fu_2890_p3;
        holeHelper_1_s_reg_6074 <= holeHelper_1_s_fu_2864_p3;
        holeHelper_2_10_reg_6104 <= holeHelper_2_10_fu_2904_p2;
        isWell_2_s_reg_6085 <= isWell_2_s_fu_2883_p3;
        not_board_11_load_reg_6110 <= not_board_11_load_fu_2909_p2;
        sel_tmp48_reg_6079 <= sel_tmp48_fu_2870_p2;
        wellCounter_3_7_reg_6052 <= wellCounter_3_7_fu_2749_p3;
        wellDepth_2_7_reg_6060 <= wellDepth_2_7_fu_2761_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_flag00011001 == 1'b0) & (rowEliminated_12_lo_reg_4653 == 1'd0))) begin
        colTranCounter_4_11_reg_6164 <= colTranCounter_4_11_fu_3090_p2;
        holeCounter_3_11_reg_6159 <= holeCounter_3_11_fu_3075_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_flag00011001 == 1'b0) & (rowEliminated_15_lo_reg_4686 == 1'd0))) begin
        colTranCounter_4_14_reg_6303 <= colTranCounter_4_14_fu_3497_p2;
        holeCounter_3_14_reg_6298 <= holeCounter_3_14_fu_3482_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_flag00011001 == 1'b0) & (rowEliminated_18_lo_reg_4719 == 1'd0))) begin
        colTranCounter_4_17_reg_6457 <= colTranCounter_4_17_fu_3896_p2;
        holeCounter_3_17_reg_6452 <= holeCounter_3_17_fu_3881_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0) & (rowEliminated_6_loa_reg_4587 == 1'd0))) begin
        colTranCounter_4_6_reg_5886 <= colTranCounter_4_6_fu_2256_p2;
        holeCounter_3_6_reg_5881 <= holeCounter_3_6_fu_2241_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_flag00011001 == 1'b0) & (rowEliminated_9_loa_reg_4620 == 1'd0))) begin
        colTranCounter_4_9_reg_6029 <= colTranCounter_4_9_fu_2676_p2;
        holeCounter_3_9_reg_6024 <= holeCounter_3_9_fu_2661_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_flag00011001 == 1'b0))) begin
        colTranCounter_5_s_reg_6492 <= colTranCounter_5_s_fu_4126_p2;
        holeCounter_2_18_reg_6487 <= holeCounter_2_18_fu_4102_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        col_1_reg_4843 <= col_1_fu_1285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0) & (exitcond1_reg_4839 == 1'd0))) begin
        curVal_1_reg_5213 <= curVal_1_fu_1411_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        not_rowEliminated_0_reg_4738 <= not_rowEliminated_0_fu_1159_p2;
        rowEliminated_0_loa_reg_4526 <= rowEliminated_0_q0;
        rowEliminated_10_lo_reg_4631 <= rowEliminated_10_q0;
        rowEliminated_11_lo_reg_4642 <= rowEliminated_11_q0;
        rowEliminated_12_lo_reg_4653 <= rowEliminated_12_q0;
        rowEliminated_13_lo_reg_4664 <= rowEliminated_13_q0;
        rowEliminated_14_lo_reg_4675 <= rowEliminated_14_q0;
        rowEliminated_15_lo_reg_4686 <= rowEliminated_15_q0;
        rowEliminated_16_lo_reg_4697 <= rowEliminated_16_q0;
        rowEliminated_17_lo_reg_4708 <= rowEliminated_17_q0;
        rowEliminated_18_lo_reg_4719 <= rowEliminated_18_q0;
        rowEliminated_19_lo_reg_4730 <= rowEliminated_19_q0;
        rowEliminated_1_loa_reg_4532 <= rowEliminated_1_q0;
        rowEliminated_2_loa_reg_4543 <= rowEliminated_2_q0;
        rowEliminated_3_loa_reg_4554 <= rowEliminated_3_q0;
        rowEliminated_4_loa_reg_4565 <= rowEliminated_4_q0;
        rowEliminated_5_loa_reg_4576 <= rowEliminated_5_q0;
        rowEliminated_6_loa_reg_4587 <= rowEliminated_6_q0;
        rowEliminated_7_loa_reg_4598 <= rowEliminated_7_q0;
        rowEliminated_8_loa_reg_4609 <= rowEliminated_8_q0;
        rowEliminated_9_loa_reg_4620 <= rowEliminated_9_q0;
        sel_tmp12_reg_4754 <= sel_tmp12_fu_1177_p2;
        sel_tmp17_reg_4759 <= sel_tmp17_fu_1183_p2;
        sel_tmp22_reg_4764 <= sel_tmp22_fu_1189_p2;
        sel_tmp27_reg_4769 <= sel_tmp27_fu_1195_p2;
        sel_tmp2_reg_4744 <= sel_tmp2_fu_1165_p2;
        sel_tmp32_reg_4774 <= sel_tmp32_fu_1201_p2;
        sel_tmp37_reg_4779 <= sel_tmp37_fu_1207_p2;
        sel_tmp42_reg_4784 <= sel_tmp42_fu_1213_p2;
        sel_tmp47_reg_4789 <= sel_tmp47_fu_1219_p2;
        sel_tmp52_reg_4794 <= sel_tmp52_fu_1225_p2;
        sel_tmp57_reg_4799 <= sel_tmp57_fu_1231_p2;
        sel_tmp62_reg_4804 <= sel_tmp62_fu_1237_p2;
        sel_tmp67_reg_4809 <= sel_tmp67_fu_1243_p2;
        sel_tmp72_reg_4814 <= sel_tmp72_fu_1249_p2;
        sel_tmp77_reg_4819 <= sel_tmp77_fu_1255_p2;
        sel_tmp7_reg_4749 <= sel_tmp7_fu_1171_p2;
        sel_tmp82_reg_4824 <= sel_tmp82_fu_1261_p2;
        sel_tmp87_reg_4829 <= sel_tmp87_fu_1267_p2;
        sel_tmp92_reg_4834 <= sel_tmp92_fu_1273_p2;
        tmp_18_reg_4519[9 : 1] <= tmp_18_fu_1153_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state36))) begin
        reg_1088 <= grp_fu_1079_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state42))) begin
        reg_1093 <= grp_fu_1068_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state48))) begin
        reg_1099 <= grp_fu_1064_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_flag00011001 == 1'b0))) begin
        sel_tmp88_reg_6476 <= sel_tmp88_fu_4004_p2;
        wellCounter_3_12_reg_6462 <= wellCounter_3_12_fu_3934_p3;
        wellDepth_2_12_reg_6470 <= wellDepth_2_12_fu_3946_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((rowEliminated_19_lo_reg_4730 == 1'd0) & (exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_flag00011001 == 1'b0))) begin
        tmp_19_18_reg_6482 <= tmp_19_18_fu_4090_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (exitcond1_fu_1279_p2 == 1'd0))) begin
        tmp_20_reg_4996 <= tmp_20_fu_1344_p2;
        tmp_4_reg_4948 <= tmp_4_fu_1328_p2;
        tmp_5_reg_4972 <= tmp_5_fu_1334_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_7_reg_6579 <= grp_fu_1083_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        tmp_8_reg_6584 <= grp_fu_1073_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_flag00011001 == 1'b0))) begin
        wellCounter_3_13_reg_6497 <= wellCounter_3_13_fu_4168_p3;
        wellDepth_2_13_reg_6505 <= wellDepth_2_13_fu_4181_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_flag00011001 == 1'b0))) begin
        wellCounter_3_14_reg_6513 <= wellCounter_3_14_fu_4220_p3;
        wellDepth_2_14_reg_6521 <= wellDepth_2_14_fu_4232_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_flag00011001 == 1'b0))) begin
        wellCounter_3_15_reg_6529 <= wellCounter_3_15_fu_4270_p3;
        wellDepth_2_15_reg_6537 <= wellDepth_2_15_fu_4282_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_flag00011001 == 1'b0))) begin
        wellCounter_3_16_reg_6545 <= wellCounter_3_16_fu_4320_p3;
        wellDepth_2_16_reg_6553 <= wellDepth_2_16_fu_4332_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (exitcond1_reg_4839 == 1'd0))) begin
        wellCounter_3_17_reg_6561 <= wellCounter_3_17_fu_4370_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (rowEliminated_19_lo_reg_4730 == 1'd0) & (exitcond1_reg_4839 == 1'd0) & (1'd0 == board_19_load_reg_5509))) begin
        wellDepth_2_17_reg_6569 <= wellDepth_2_17_fu_4382_p3;
    end
end

always @ (*) begin
    if ((exitcond1_fu_1279_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | (1'b1 == ap_CS_fsm_state49))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_0_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_0_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_0_address0 = 'bx;
        end
    end else begin
        board_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_0_ce0 = 1'b1;
    end else begin
        board_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_0_ce1 = 1'b1;
    end else begin
        board_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_10_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_10_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_10_address0 = 'bx;
        end
    end else begin
        board_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_10_ce0 = 1'b1;
    end else begin
        board_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_10_ce1 = 1'b1;
    end else begin
        board_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_11_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_11_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_11_address0 = 'bx;
        end
    end else begin
        board_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_11_ce0 = 1'b1;
    end else begin
        board_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_11_ce1 = 1'b1;
    end else begin
        board_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_12_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_12_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_12_address0 = 'bx;
        end
    end else begin
        board_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_12_ce0 = 1'b1;
    end else begin
        board_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_12_ce1 = 1'b1;
    end else begin
        board_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_13_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_13_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_13_address0 = 'bx;
        end
    end else begin
        board_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_13_ce0 = 1'b1;
    end else begin
        board_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_13_ce1 = 1'b1;
    end else begin
        board_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_14_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_14_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_14_address0 = 'bx;
        end
    end else begin
        board_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_14_ce0 = 1'b1;
    end else begin
        board_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_14_ce1 = 1'b1;
    end else begin
        board_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_15_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_15_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_15_address0 = 'bx;
        end
    end else begin
        board_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_15_ce0 = 1'b1;
    end else begin
        board_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_15_ce1 = 1'b1;
    end else begin
        board_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_16_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_16_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_16_address0 = 'bx;
        end
    end else begin
        board_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_16_ce0 = 1'b1;
    end else begin
        board_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_16_ce1 = 1'b1;
    end else begin
        board_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_17_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_17_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_17_address0 = 'bx;
        end
    end else begin
        board_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_17_ce0 = 1'b1;
    end else begin
        board_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_17_ce1 = 1'b1;
    end else begin
        board_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_18_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_18_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_18_address0 = 'bx;
        end
    end else begin
        board_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_18_ce0 = 1'b1;
    end else begin
        board_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_18_ce1 = 1'b1;
    end else begin
        board_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_19_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_19_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_19_address0 = 'bx;
        end
    end else begin
        board_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_19_ce0 = 1'b1;
    end else begin
        board_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_19_ce1 = 1'b1;
    end else begin
        board_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_1_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_1_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_1_address0 = 'bx;
        end
    end else begin
        board_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_1_ce0 = 1'b1;
    end else begin
        board_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_1_ce1 = 1'b1;
    end else begin
        board_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_2_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_2_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_2_address0 = 'bx;
        end
    end else begin
        board_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_2_ce0 = 1'b1;
    end else begin
        board_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_2_ce1 = 1'b1;
    end else begin
        board_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_3_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_3_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_3_address0 = 'bx;
        end
    end else begin
        board_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_3_ce0 = 1'b1;
    end else begin
        board_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_3_ce1 = 1'b1;
    end else begin
        board_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_4_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_4_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_4_address0 = 'bx;
        end
    end else begin
        board_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_4_ce0 = 1'b1;
    end else begin
        board_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_4_ce1 = 1'b1;
    end else begin
        board_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_5_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_5_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_5_address0 = 'bx;
        end
    end else begin
        board_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_5_ce0 = 1'b1;
    end else begin
        board_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_5_ce1 = 1'b1;
    end else begin
        board_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_6_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_6_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_6_address0 = 'bx;
        end
    end else begin
        board_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_6_ce0 = 1'b1;
    end else begin
        board_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_6_ce1 = 1'b1;
    end else begin
        board_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_7_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_7_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_7_address0 = 'bx;
        end
    end else begin
        board_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_7_ce0 = 1'b1;
    end else begin
        board_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_7_ce1 = 1'b1;
    end else begin
        board_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_8_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_8_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_8_address0 = 'bx;
        end
    end else begin
        board_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_8_ce0 = 1'b1;
    end else begin
        board_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_8_ce1 = 1'b1;
    end else begin
        board_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            board_9_address0 = tmp_20_cast_fu_1388_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            board_9_address0 = tmp_19_cast_fu_1300_p1;
        end else begin
            board_9_address0 = 'bx;
        end
    end else begin
        board_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0)))) begin
        board_9_ce0 = 1'b1;
    end else begin
        board_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        board_9_ce1 = 1'b1;
    end else begin
        board_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond1_reg_4839 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        col_phi_fu_1018_p4 = col_1_reg_4843;
    end else begin
        col_phi_fu_1018_p4 = col_reg_1014;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_1064_p0 = reg_1099;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_1064_p0 = reg_1093;
    end else begin
        grp_fu_1064_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_1064_p1 = reg_1093;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_1064_p1 = tmp_8_reg_6584;
    end else begin
        grp_fu_1064_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_1068_p1 = 64'd13838178142854645332;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_1068_p1 = 64'd13844824502496284621;
    end else begin
        grp_fu_1068_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_1079_p0 = wellCounter_reg_1037;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_1079_p0 = colTranCounter_reg_1049;
    end else begin
        grp_fu_1079_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_0_ce0 = 1'b1;
    end else begin
        rowEliminated_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_10_ce0 = 1'b1;
    end else begin
        rowEliminated_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_11_ce0 = 1'b1;
    end else begin
        rowEliminated_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_12_ce0 = 1'b1;
    end else begin
        rowEliminated_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_13_ce0 = 1'b1;
    end else begin
        rowEliminated_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_14_ce0 = 1'b1;
    end else begin
        rowEliminated_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_15_ce0 = 1'b1;
    end else begin
        rowEliminated_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_16_ce0 = 1'b1;
    end else begin
        rowEliminated_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_17_ce0 = 1'b1;
    end else begin
        rowEliminated_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_18_ce0 = 1'b1;
    end else begin
        rowEliminated_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_19_ce0 = 1'b1;
    end else begin
        rowEliminated_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_1_ce0 = 1'b1;
    end else begin
        rowEliminated_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_2_ce0 = 1'b1;
    end else begin
        rowEliminated_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_3_ce0 = 1'b1;
    end else begin
        rowEliminated_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_4_ce0 = 1'b1;
    end else begin
        rowEliminated_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_5_ce0 = 1'b1;
    end else begin
        rowEliminated_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_6_ce0 = 1'b1;
    end else begin
        rowEliminated_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_7_ce0 = 1'b1;
    end else begin
        rowEliminated_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_8_ce0 = 1'b1;
    end else begin
        rowEliminated_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rowEliminated_9_ce0 = 1'b1;
    end else begin
        rowEliminated_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_block_pp0_stage0_flag00011011 == 1'b0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond1_fu_1279_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond1_fu_1279_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((ap_block_pp0_stage1_flag00011011 == 1'b0) & ~((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage1_flag00011011 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage1_flag00011011 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((ap_block_pp0_stage2_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((ap_block_pp0_stage3_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((ap_block_pp0_stage4_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((ap_block_pp0_stage5_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((ap_block_pp0_stage6_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((ap_block_pp0_stage7_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((ap_block_pp0_stage8_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((ap_block_pp0_stage9_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((ap_block_pp0_stage10_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((ap_block_pp0_stage11_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((ap_block_pp0_stage12_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((ap_block_pp0_stage13_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((ap_block_pp0_stage14_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((ap_block_pp0_stage15_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((ap_block_pp0_stage16_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((ap_block_pp0_stage17_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((ap_block_pp0_stage18_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((ap_block_pp0_stage19_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd46];

assign ap_block_pp0_stage0_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return = score_fu_1061_p1;

assign batch31_cast_fu_1105_p1 = batch31;

assign board_0_address1 = tmp_21_cast_fu_1364_p1;

assign board_10_address1 = tmp_21_cast_fu_1364_p1;

assign board_11_address1 = tmp_21_cast_fu_1364_p1;

assign board_12_address1 = tmp_21_cast_fu_1364_p1;

assign board_13_address1 = tmp_21_cast_fu_1364_p1;

assign board_14_address1 = tmp_21_cast_fu_1364_p1;

assign board_15_address1 = tmp_21_cast_fu_1364_p1;

assign board_16_address1 = tmp_21_cast_fu_1364_p1;

assign board_17_address1 = tmp_21_cast_fu_1364_p1;

assign board_18_address1 = tmp_21_cast_fu_1364_p1;

assign board_19_address1 = tmp_21_cast_fu_1364_p1;

assign board_1_address1 = tmp_21_cast_fu_1364_p1;

assign board_2_address1 = tmp_21_cast_fu_1364_p1;

assign board_3_address1 = tmp_21_cast_fu_1364_p1;

assign board_4_address1 = tmp_21_cast_fu_1364_p1;

assign board_5_address1 = tmp_21_cast_fu_1364_p1;

assign board_6_address1 = tmp_21_cast_fu_1364_p1;

assign board_7_address1 = tmp_21_cast_fu_1364_p1;

assign board_8_address1 = tmp_21_cast_fu_1364_p1;

assign board_9_address1 = tmp_21_cast_fu_1364_p1;

assign colTranCounter_2_10_fu_3047_p3 = ((rowEliminated_11_lo_reg_4642[0:0] === 1'b1) ? colTranCounter_2_s_reg_6098 : colTranCounter_4_10_fu_2993_p2);

assign colTranCounter_2_11_fu_3202_p3 = ((rowEliminated_12_lo_reg_4653[0:0] === 1'b1) ? colTranCounter_2_10_reg_6154 : colTranCounter_4_11_reg_6164);

assign colTranCounter_2_12_fu_3296_p3 = ((rowEliminated_13_lo_reg_4664[0:0] === 1'b1) ? colTranCounter_2_11_fu_3202_p3 : colTranCounter_4_12_fu_3243_p2);

assign colTranCounter_2_13_fu_3462_p3 = ((rowEliminated_14_lo_reg_4675[0:0] === 1'b1) ? colTranCounter_2_12_reg_6242 : colTranCounter_4_13_fu_3398_p2);

assign colTranCounter_2_14_fu_3616_p3 = ((rowEliminated_15_lo_reg_4686[0:0] === 1'b1) ? colTranCounter_2_13_reg_6293 : colTranCounter_4_14_reg_6303);

assign colTranCounter_2_15_fu_3705_p3 = ((rowEliminated_16_lo_reg_4697[0:0] === 1'b1) ? colTranCounter_2_14_fu_3616_p3 : colTranCounter_4_15_fu_3657_p2);

assign colTranCounter_2_16_fu_3861_p3 = ((rowEliminated_17_lo_reg_4708[0:0] === 1'b1) ? colTranCounter_2_15_reg_6375 : colTranCounter_4_16_fu_3812_p2);

assign colTranCounter_2_17_fu_4029_p3 = ((rowEliminated_18_lo_reg_4719[0:0] === 1'b1) ? colTranCounter_2_16_reg_6442 : colTranCounter_4_17_reg_6457);

assign colTranCounter_2_18_fu_4109_p3 = ((rowEliminated_19_lo_reg_4730[0:0] === 1'b1) ? colTranCounter_2_17_fu_4029_p3 : colTranCounter_4_18_fu_4072_p2);

assign colTranCounter_2_1_fu_1580_p3 = ((rowEliminated_1_loa_reg_4532[0:0] === 1'b1) ? colTranCounter_reg_1049 : colTranCounter_4_1_fu_1533_p2);

assign colTranCounter_2_2_fu_1748_p3 = ((rowEliminated_2_loa_reg_4543[0:0] === 1'b1) ? colTranCounter_2_1_reg_5568 : colTranCounter_4_2_fu_1688_p2);

assign colTranCounter_2_3_fu_1905_p3 = ((rowEliminated_3_loa_reg_4554[0:0] === 1'b1) ? colTranCounter_2_2_reg_5708 : colTranCounter_4_3_fu_1855_p2);

assign colTranCounter_2_4_fu_2063_p3 = ((rowEliminated_4_loa_reg_4565[0:0] === 1'b1) ? colTranCounter_2_3_reg_5765 : colTranCounter_4_4_fu_2024_p2);

assign colTranCounter_2_5_fu_2213_p3 = ((rowEliminated_5_loa_reg_4576[0:0] === 1'b1) ? colTranCounter_2_4_reg_5826 : colTranCounter_4_5_fu_2181_p2);

assign colTranCounter_2_6_fu_2377_p3 = ((rowEliminated_6_loa_reg_4587[0:0] === 1'b1) ? colTranCounter_2_5_reg_5876 : colTranCounter_4_6_reg_5886);

assign colTranCounter_2_7_fu_2476_p3 = ((rowEliminated_7_loa_reg_4598[0:0] === 1'b1) ? colTranCounter_2_6_fu_2377_p3 : colTranCounter_4_7_fu_2418_p2);

assign colTranCounter_2_8_fu_2633_p3 = ((rowEliminated_8_loa_reg_4609[0:0] === 1'b1) ? colTranCounter_2_7_reg_5959 : colTranCounter_4_8_fu_2596_p2);

assign colTranCounter_2_9_fu_2788_p3 = ((rowEliminated_9_loa_reg_4620[0:0] === 1'b1) ? colTranCounter_2_8_reg_6019 : colTranCounter_4_9_reg_6029);

assign colTranCounter_2_s_fu_2897_p3 = ((rowEliminated_10_lo_reg_4631[0:0] === 1'b1) ? colTranCounter_2_9_fu_2788_p3 : colTranCounter_4_s_fu_2829_p2);

assign colTranCounter_4_10_fu_2993_p2 = (colTran_10_fu_2989_p1 + colTranCounter_2_s_reg_6098);

assign colTranCounter_4_11_fu_3090_p2 = (colTran_11_fu_3086_p1 + colTranCounter_2_10_fu_3047_p3);

assign colTranCounter_4_12_fu_3243_p2 = (colTran_12_fu_3239_p1 + colTranCounter_2_11_fu_3202_p3);

assign colTranCounter_4_13_fu_3398_p2 = (colTran_13_fu_3394_p1 + colTranCounter_2_12_reg_6242);

assign colTranCounter_4_14_fu_3497_p2 = (colTran_14_fu_3493_p1 + colTranCounter_2_13_fu_3462_p3);

assign colTranCounter_4_15_fu_3657_p2 = (colTran_15_fu_3653_p1 + colTranCounter_2_14_fu_3616_p3);

assign colTranCounter_4_16_fu_3812_p2 = (colTran_16_fu_3808_p1 + colTranCounter_2_15_reg_6375);

assign colTranCounter_4_17_fu_3896_p2 = (colTran_17_fu_3892_p1 + colTranCounter_2_16_fu_3861_p3);

assign colTranCounter_4_18_fu_4072_p2 = (colTran_18_fu_4068_p1 + colTranCounter_2_17_fu_4029_p3);

assign colTranCounter_4_1_fu_1533_p2 = (colTran_s_fu_1529_p1 + colTranCounter_reg_1049);

assign colTranCounter_4_2_fu_1688_p2 = (colTran_2_fu_1684_p1 + colTranCounter_2_1_reg_5568);

assign colTranCounter_4_3_fu_1855_p2 = (colTran_3_fu_1851_p1 + colTranCounter_2_2_reg_5708);

assign colTranCounter_4_4_fu_2024_p2 = (colTran_4_fu_2020_p1 + colTranCounter_2_3_reg_5765);

assign colTranCounter_4_5_fu_2181_p2 = (colTran_5_fu_2177_p1 + colTranCounter_2_4_reg_5826);

assign colTranCounter_4_6_fu_2256_p2 = (colTran_6_fu_2252_p1 + colTranCounter_2_5_fu_2213_p3);

assign colTranCounter_4_7_fu_2418_p2 = (colTran_7_fu_2414_p1 + colTranCounter_2_6_fu_2377_p3);

assign colTranCounter_4_8_fu_2596_p2 = (colTran_8_fu_2592_p1 + colTranCounter_2_7_reg_5959);

assign colTranCounter_4_9_fu_2676_p2 = (colTran_9_fu_2672_p1 + colTranCounter_2_8_fu_2633_p3);

assign colTranCounter_4_s_fu_2829_p2 = (colTran_1_fu_2825_p1 + colTranCounter_2_9_fu_2788_p3);

assign colTranCounter_5_s_fu_4126_p2 = (colTran_1_cast_fu_4122_p1 + colTranCounter_2_18_fu_4109_p3);

assign colTran_10_fu_2989_p1 = tmp_17_10_fu_2985_p2;

assign colTran_11_fu_3086_p1 = tmp_17_11_fu_3081_p2;

assign colTran_12_fu_3239_p1 = tmp_17_12_fu_3234_p2;

assign colTran_13_fu_3394_p1 = tmp_17_13_fu_3390_p2;

assign colTran_14_fu_3493_p1 = tmp_17_14_fu_3488_p2;

assign colTran_15_fu_3653_p1 = tmp_17_15_fu_3648_p2;

assign colTran_16_fu_3808_p1 = tmp_17_16_fu_3804_p2;

assign colTran_17_fu_3892_p1 = tmp_17_17_fu_3887_p2;

assign colTran_18_fu_4068_p1 = tmp_17_18_fu_4063_p2;

assign colTran_1_cast_fu_4122_p1 = not_curVal_1_s_fu_4116_p2;

assign colTran_1_fu_2825_p1 = tmp_17_s_fu_2820_p2;

assign colTran_2_fu_1684_p1 = tmp_17_2_fu_1679_p2;

assign colTran_3_fu_1851_p1 = tmp_17_3_fu_1846_p2;

assign colTran_4_fu_2020_p1 = tmp_17_4_fu_2015_p2;

assign colTran_5_fu_2177_p1 = tmp_17_5_fu_2173_p2;

assign colTran_6_fu_2252_p1 = tmp_17_6_fu_2247_p2;

assign colTran_7_fu_2414_p1 = tmp_17_7_fu_2409_p2;

assign colTran_8_fu_2592_p1 = tmp_17_8_fu_2588_p2;

assign colTran_9_fu_2672_p1 = tmp_17_9_fu_2667_p2;

assign colTran_s_fu_1529_p1 = tmp_17_1_fu_1525_p2;

assign col_1_cast_cast_fu_1340_p1 = col_1_fu_1285_p2;

assign col_1_fu_1285_p2 = (col_phi_fu_1018_p4 + 4'd1);

assign col_cast1_cast_fu_1291_p1 = col_phi_fu_1018_p4;

assign col_cast_fu_1324_p1 = col_phi_fu_1018_p4;

assign curVal_1_10_fu_3014_p3 = ((rowEliminated_11_lo_reg_4642[0:0] === 1'b1) ? curVal_1_s_reg_6068 : board_11_load_reg_5381);

assign curVal_1_11_fu_3176_p3 = ((rowEliminated_12_lo_reg_4653[0:0] === 1'b1) ? curVal_1_10_reg_6132 : board_12_load_reg_5397);

assign curVal_1_12_fu_3272_p3 = ((rowEliminated_13_lo_reg_4664[0:0] === 1'b1) ? curVal_1_11_fu_3176_p3 : board_13_load_reg_5413);

assign curVal_1_13_fu_3426_p3 = ((rowEliminated_14_lo_reg_4675[0:0] === 1'b1) ? curVal_1_12_reg_6218 : board_14_load_reg_5429);

assign curVal_1_14_fu_3589_p3 = ((rowEliminated_15_lo_reg_4686[0:0] === 1'b1) ? curVal_1_13_reg_6270 : board_15_load_reg_5445);

assign curVal_1_15_fu_3686_p3 = ((rowEliminated_16_lo_reg_4697[0:0] === 1'b1) ? curVal_1_14_fu_3589_p3 : board_16_load_reg_5461);

assign curVal_1_16_fu_3840_p3 = ((rowEliminated_17_lo_reg_4708[0:0] === 1'b1) ? curVal_1_15_reg_6358 : board_17_load_reg_5477);

assign curVal_1_17_fu_3994_p3 = ((rowEliminated_18_lo_reg_4719[0:0] === 1'b1) ? curVal_1_16_reg_6420 : board_18_load_reg_5493);

assign curVal_1_18_fu_4096_p3 = ((rowEliminated_19_lo_reg_4730[0:0] === 1'b1) ? curVal_1_17_fu_3994_p3 : board_19_load_reg_5509);

assign curVal_1_1_fu_1613_p3 = ((rowEliminated_1_loa_reg_4532[0:0] === 1'b1) ? curVal_1_reg_5213 : board_1_load_reg_5221);

assign curVal_1_2_fu_1789_p3 = ((rowEliminated_2_loa_reg_4543[0:0] === 1'b1) ? curVal_1_1_reg_5664 : board_2_load_reg_5237);

assign curVal_1_3_fu_1968_p3 = ((rowEliminated_3_loa_reg_4554[0:0] === 1'b1) ? curVal_1_2_reg_5720 : board_3_load_reg_5253);

assign curVal_1_4_fu_2029_p3 = ((rowEliminated_4_loa_reg_4565[0:0] === 1'b1) ? curVal_1_3_fu_1968_p3 : board_4_load_reg_5269);

assign curVal_1_5_fu_2186_p3 = ((rowEliminated_5_loa_reg_4576[0:0] === 1'b1) ? curVal_1_4_reg_5797 : board_5_load_reg_5285);

assign curVal_1_6_fu_2367_p3 = ((rowEliminated_6_loa_reg_4587[0:0] === 1'b1) ? curVal_1_5_reg_5866 : board_6_load_reg_5301);

assign curVal_1_7_fu_2440_p3 = ((rowEliminated_7_loa_reg_4598[0:0] === 1'b1) ? curVal_1_6_fu_2367_p3 : board_7_load_reg_5317);

assign curVal_1_8_fu_2601_p3 = ((rowEliminated_8_loa_reg_4609[0:0] === 1'b1) ? curVal_1_7_reg_5930 : board_8_load_reg_5333);

assign curVal_1_9_fu_2767_p3 = ((rowEliminated_9_loa_reg_4620[0:0] === 1'b1) ? curVal_1_8_reg_5997 : board_9_load_reg_5349);

assign curVal_1_fu_1411_p2 = (board_0_q0 & not_rowEliminated_0_reg_4738);

assign curVal_1_s_fu_2858_p3 = ((rowEliminated_10_lo_reg_4631[0:0] === 1'b1) ? curVal_1_9_fu_2767_p3 : board_10_load_reg_5365);

assign curVal_2_0_not_fu_1425_p2 = (board_0_load_reg_5201 ^ 1'd1);

assign exitcond1_fu_1279_p2 = ((col_phi_fu_1018_p4 == 4'd10) ? 1'b1 : 1'b0);

assign holeCounter_2_10_fu_3041_p3 = ((rowEliminated_11_lo_reg_4642[0:0] === 1'b1) ? holeCounter_2_s_reg_6092 : holeCounter_3_10_fu_2980_p2);

assign holeCounter_2_11_fu_3197_p3 = ((rowEliminated_12_lo_reg_4653[0:0] === 1'b1) ? holeCounter_2_10_reg_6149 : holeCounter_3_11_reg_6159);

assign holeCounter_2_12_fu_3289_p3 = ((rowEliminated_13_lo_reg_4664[0:0] === 1'b1) ? holeCounter_2_11_fu_3197_p3 : holeCounter_3_12_fu_3228_p2);

assign holeCounter_2_13_fu_3456_p3 = ((rowEliminated_14_lo_reg_4675[0:0] === 1'b1) ? holeCounter_2_12_reg_6236 : holeCounter_3_13_fu_3385_p2);

assign holeCounter_2_14_fu_3611_p3 = ((rowEliminated_15_lo_reg_4686[0:0] === 1'b1) ? holeCounter_2_13_reg_6288 : holeCounter_3_14_reg_6298);

assign holeCounter_2_15_fu_3698_p3 = ((rowEliminated_16_lo_reg_4697[0:0] === 1'b1) ? holeCounter_2_14_fu_3611_p3 : holeCounter_3_15_fu_3642_p2);

assign holeCounter_2_16_fu_3855_p3 = ((rowEliminated_17_lo_reg_4708[0:0] === 1'b1) ? holeCounter_2_15_reg_6369 : holeCounter_3_16_fu_3799_p2);

assign holeCounter_2_17_fu_4024_p3 = ((rowEliminated_18_lo_reg_4719[0:0] === 1'b1) ? holeCounter_2_16_reg_6437 : holeCounter_3_17_reg_6452);

assign holeCounter_2_18_fu_4102_p3 = ((rowEliminated_19_lo_reg_4730[0:0] === 1'b1) ? holeCounter_2_17_fu_4024_p3 : holeCounter_3_18_fu_4057_p2);

assign holeCounter_2_1_fu_1573_p3 = ((rowEliminated_1_loa_reg_4532[0:0] === 1'b1) ? holeCounter_reg_1025 : holeCounter_3_1_fu_1519_p2);

assign holeCounter_2_2_fu_1742_p3 = ((rowEliminated_2_loa_reg_4543[0:0] === 1'b1) ? holeCounter_2_1_reg_5562 : holeCounter_3_2_fu_1674_p2);

assign holeCounter_2_3_fu_1899_p3 = ((rowEliminated_3_loa_reg_4554[0:0] === 1'b1) ? holeCounter_2_2_reg_5702 : holeCounter_3_3_fu_1841_p2);

assign holeCounter_2_4_fu_2057_p3 = ((rowEliminated_4_loa_reg_4565[0:0] === 1'b1) ? holeCounter_2_3_reg_5759 : holeCounter_3_4_fu_2010_p2);

assign holeCounter_2_5_fu_2207_p3 = ((rowEliminated_5_loa_reg_4576[0:0] === 1'b1) ? holeCounter_2_4_reg_5820 : holeCounter_3_5_fu_2168_p2);

assign holeCounter_2_6_fu_2372_p3 = ((rowEliminated_6_loa_reg_4587[0:0] === 1'b1) ? holeCounter_2_5_reg_5871 : holeCounter_3_6_reg_5881);

assign holeCounter_2_7_fu_2469_p3 = ((rowEliminated_7_loa_reg_4598[0:0] === 1'b1) ? holeCounter_2_6_fu_2372_p3 : holeCounter_3_7_fu_2403_p2);

assign holeCounter_2_8_fu_2627_p3 = ((rowEliminated_8_loa_reg_4609[0:0] === 1'b1) ? holeCounter_2_7_reg_5953 : holeCounter_3_8_fu_2583_p2);

assign holeCounter_2_9_fu_2783_p3 = ((rowEliminated_9_loa_reg_4620[0:0] === 1'b1) ? holeCounter_2_8_reg_6014 : holeCounter_3_9_reg_6024);

assign holeCounter_2_s_fu_2890_p3 = ((rowEliminated_10_lo_reg_4631[0:0] === 1'b1) ? holeCounter_2_9_fu_2783_p3 : holeCounter_3_s_fu_2814_p2);

assign holeCounter_3_10_fu_2980_p2 = (hole_10_fu_2976_p1 + holeCounter_2_s_reg_6092);

assign holeCounter_3_11_fu_3075_p2 = (hole_11_fu_3071_p1 + holeCounter_2_10_fu_3041_p3);

assign holeCounter_3_12_fu_3228_p2 = (hole_12_fu_3224_p1 + holeCounter_2_11_fu_3197_p3);

assign holeCounter_3_13_fu_3385_p2 = (hole_13_fu_3381_p1 + holeCounter_2_12_reg_6236);

assign holeCounter_3_14_fu_3482_p2 = (hole_14_fu_3478_p1 + holeCounter_2_13_fu_3456_p3);

assign holeCounter_3_15_fu_3642_p2 = (hole_15_fu_3638_p1 + holeCounter_2_14_fu_3611_p3);

assign holeCounter_3_16_fu_3799_p2 = (hole_16_fu_3795_p1 + holeCounter_2_15_reg_6369);

assign holeCounter_3_17_fu_3881_p2 = (hole_17_fu_3877_p1 + holeCounter_2_16_fu_3855_p3);

assign holeCounter_3_18_fu_4057_p2 = (hole_18_fu_4053_p1 + holeCounter_2_17_fu_4024_p3);

assign holeCounter_3_1_fu_1519_p2 = (hole_1_fu_1515_p1 + holeCounter_reg_1025);

assign holeCounter_3_2_fu_1674_p2 = (hole_2_fu_1670_p1 + holeCounter_2_1_reg_5562);

assign holeCounter_3_3_fu_1841_p2 = (hole_3_fu_1837_p1 + holeCounter_2_2_reg_5702);

assign holeCounter_3_4_fu_2010_p2 = (hole_4_fu_2006_p1 + holeCounter_2_3_reg_5759);

assign holeCounter_3_5_fu_2168_p2 = (hole_5_fu_2164_p1 + holeCounter_2_4_reg_5820);

assign holeCounter_3_6_fu_2241_p2 = (hole_6_fu_2237_p1 + holeCounter_2_5_fu_2207_p3);

assign holeCounter_3_7_fu_2403_p2 = (hole_7_fu_2399_p1 + holeCounter_2_6_fu_2372_p3);

assign holeCounter_3_8_fu_2583_p2 = (hole_8_fu_2579_p1 + holeCounter_2_7_reg_5953);

assign holeCounter_3_9_fu_2661_p2 = (hole_9_fu_2657_p1 + holeCounter_2_8_fu_2627_p3);

assign holeCounter_3_s_fu_2814_p2 = (hole_s_fu_2810_p1 + holeCounter_2_9_fu_2783_p3);

assign holeHelper_1_10_fu_3019_p3 = ((rowEliminated_11_lo_reg_4642[0:0] === 1'b1) ? holeHelper_1_s_reg_6074 : holeHelper_2_10_reg_6104);

assign holeHelper_1_11_fu_3119_p3 = ((rowEliminated_12_lo_reg_4653[0:0] === 1'b1) ? holeHelper_1_10_fu_3019_p3 : holeHelper_2_11_fu_3061_p2);

assign holeHelper_1_12_fu_3278_p3 = ((rowEliminated_13_lo_reg_4664[0:0] === 1'b1) ? holeHelper_1_11_reg_6179 : holeHelper_2_12_fu_3215_p2);

assign holeHelper_1_13_fu_3431_p3 = ((rowEliminated_14_lo_reg_4675[0:0] === 1'b1) ? holeHelper_1_12_reg_6224 : holeHelper_2_13_reg_6248);

assign holeHelper_1_14_fu_3508_p3 = ((rowEliminated_15_lo_reg_4686[0:0] === 1'b1) ? holeHelper_1_13_fu_3431_p3 : holeHelper_2_14_fu_3468_p2);

assign holeHelper_1_15_fu_3692_p3 = ((rowEliminated_16_lo_reg_4697[0:0] === 1'b1) ? holeHelper_1_14_reg_6314 : holeHelper_2_15_fu_3629_p2);

assign holeHelper_1_16_fu_3845_p3 = ((rowEliminated_17_lo_reg_4708[0:0] === 1'b1) ? holeHelper_1_15_reg_6364 : holeHelper_2_16_reg_6381);

assign holeHelper_1_17_fu_3999_p3 = ((rowEliminated_18_lo_reg_4719[0:0] === 1'b1) ? holeHelper_1_16_reg_6425 : holeHelper_2_17_reg_6447);

assign holeHelper_1_1_fu_1562_p3 = ((rowEliminated_1_loa_reg_4532[0:0] === 1'b1) ? curVal_1_reg_5213 : holeHelper_2_1_fu_1506_p2);

assign holeHelper_1_2_fu_1716_p3 = ((rowEliminated_2_loa_reg_4543[0:0] === 1'b1) ? holeHelper_1_1_reg_5549 : holeHelper_2_2_fu_1661_p2);

assign holeHelper_1_3_fu_1876_p3 = ((rowEliminated_3_loa_reg_4554[0:0] === 1'b1) ? holeHelper_1_2_reg_5683 : holeHelper_2_3_fu_1828_p2);

assign holeHelper_1_4_fu_2035_p3 = ((rowEliminated_4_loa_reg_4565[0:0] === 1'b1) ? holeHelper_1_3_reg_5741 : holeHelper_2_4_fu_1997_p2);

assign holeHelper_1_5_fu_2191_p3 = ((rowEliminated_5_loa_reg_4576[0:0] === 1'b1) ? holeHelper_1_4_reg_5803 : holeHelper_2_5_reg_5832);

assign holeHelper_1_6_fu_2285_p3 = ((rowEliminated_6_loa_reg_4587[0:0] === 1'b1) ? holeHelper_1_5_fu_2191_p3 : holeHelper_2_6_fu_2227_p2);

assign holeHelper_1_7_fu_2446_p3 = ((rowEliminated_7_loa_reg_4598[0:0] === 1'b1) ? holeHelper_1_6_reg_5891 : holeHelper_2_7_fu_2390_p2);

assign holeHelper_1_8_fu_2606_p3 = ((rowEliminated_8_loa_reg_4609[0:0] === 1'b1) ? holeHelper_1_7_reg_5936 : holeHelper_2_8_reg_5965);

assign holeHelper_1_9_fu_2705_p3 = ((rowEliminated_9_loa_reg_4620[0:0] === 1'b1) ? holeHelper_1_8_fu_2606_p3 : holeHelper_2_9_fu_2647_p2);

assign holeHelper_1_s_fu_2864_p3 = ((rowEliminated_10_lo_reg_4631[0:0] === 1'b1) ? holeHelper_1_9_reg_6039 : holeHelper_2_s_fu_2801_p2);

assign holeHelper_2_10_fu_2904_p2 = (holeHelper_1_s_fu_2864_p3 | board_11_load_reg_5381);

assign holeHelper_2_11_fu_3061_p2 = (holeHelper_1_10_fu_3019_p3 | board_12_load_reg_5397);

assign holeHelper_2_12_fu_3215_p2 = (holeHelper_1_11_reg_6179 | board_13_load_reg_5413);

assign holeHelper_2_13_fu_3303_p2 = (holeHelper_1_12_fu_3278_p3 | board_14_load_reg_5429);

assign holeHelper_2_14_fu_3468_p2 = (holeHelper_1_13_fu_3431_p3 | board_15_load_reg_5445);

assign holeHelper_2_15_fu_3629_p2 = (holeHelper_1_14_reg_6314 | board_16_load_reg_5461);

assign holeHelper_2_16_fu_3712_p2 = (holeHelper_1_15_fu_3692_p3 | board_17_load_reg_5477);

assign holeHelper_2_17_fu_3867_p2 = (holeHelper_1_16_fu_3845_p3 | board_18_load_reg_5493);

assign holeHelper_2_1_fu_1506_p2 = (curVal_1_reg_5213 | board_1_load_reg_5221);

assign holeHelper_2_2_fu_1661_p2 = (holeHelper_1_1_reg_5549 | board_2_load_reg_5237);

assign holeHelper_2_3_fu_1828_p2 = (holeHelper_1_2_reg_5683 | board_3_load_reg_5253);

assign holeHelper_2_4_fu_1997_p2 = (holeHelper_1_3_reg_5741 | board_4_load_reg_5269);

assign holeHelper_2_5_fu_2077_p2 = (holeHelper_1_4_fu_2035_p3 | board_5_load_reg_5285);

assign holeHelper_2_6_fu_2227_p2 = (holeHelper_1_5_fu_2191_p3 | board_6_load_reg_5301);

assign holeHelper_2_7_fu_2390_p2 = (holeHelper_1_6_reg_5891 | board_7_load_reg_5317);

assign holeHelper_2_8_fu_2491_p2 = (holeHelper_1_7_fu_2446_p3 | board_8_load_reg_5333);

assign holeHelper_2_9_fu_2647_p2 = (holeHelper_1_8_fu_2606_p3 | board_9_load_reg_5349);

assign holeHelper_2_s_fu_2801_p2 = (holeHelper_1_9_reg_6039 | board_10_load_reg_5365);

assign hole_10_fu_2976_p1 = p_10_fu_2972_p2;

assign hole_11_fu_3071_p1 = p_11_fu_3066_p2;

assign hole_12_fu_3224_p1 = p_12_fu_3219_p2;

assign hole_13_fu_3381_p1 = p_13_fu_3377_p2;

assign hole_14_fu_3478_p1 = p_14_fu_3473_p2;

assign hole_15_fu_3638_p1 = p_15_fu_3633_p2;

assign hole_16_fu_3795_p1 = p_16_fu_3791_p2;

assign hole_17_fu_3877_p1 = p_17_fu_3872_p2;

assign hole_18_fu_4053_p1 = p_18_fu_4047_p2;

assign hole_1_fu_1515_p1 = p_1_fu_1510_p2;

assign hole_2_fu_1670_p1 = p_2_fu_1665_p2;

assign hole_3_fu_1837_p1 = p_3_fu_1832_p2;

assign hole_4_fu_2006_p1 = p_4_fu_2001_p2;

assign hole_5_fu_2164_p1 = p_5_fu_2160_p2;

assign hole_6_fu_2237_p1 = p_6_fu_2232_p2;

assign hole_7_fu_2399_p1 = p_7_fu_2394_p2;

assign hole_8_fu_2579_p1 = p_8_fu_2575_p2;

assign hole_9_fu_2657_p1 = p_9_fu_2652_p2;

assign hole_s_fu_2810_p1 = p_s_fu_2805_p2;

assign isWell_2_10_fu_3035_p3 = ((rowEliminated_11_lo_reg_4642[0:0] === 1'b1) ? isWell_2_s_reg_6085 : sel_tmp54_fu_3029_p3);

assign isWell_2_11_fu_3191_p3 = ((rowEliminated_12_lo_reg_4653[0:0] === 1'b1) ? isWell_2_10_reg_6143 : sel_tmp59_fu_3185_p3);

assign isWell_2_12_fu_3363_p3 = ((rowEliminated_13_lo_reg_4664[0:0] === 1'b1) ? isWell_2_11_reg_6207 : sel_tmp64_fu_3358_p3);

assign isWell_2_13_fu_3449_p3 = ((rowEliminated_14_lo_reg_4675[0:0] === 1'b1) ? isWell_2_12_fu_3363_p3 : sel_tmp69_fu_3441_p3);

assign isWell_2_14_fu_3605_p3 = ((rowEliminated_15_lo_reg_4686[0:0] === 1'b1) ? isWell_2_13_reg_6281 : sel_tmp74_fu_3599_p3);

assign isWell_2_15_fu_3777_p3 = ((rowEliminated_16_lo_reg_4697[0:0] === 1'b1) ? isWell_2_14_reg_6342 : sel_tmp79_fu_3771_p3);

assign isWell_2_16_fu_3957_p3 = ((rowEliminated_17_lo_reg_4708[0:0] === 1'b1) ? isWell_2_15_reg_6409 : sel_tmp84_fu_3952_p3);

assign isWell_2_17_fu_4017_p3 = ((rowEliminated_18_lo_reg_4719[0:0] === 1'b1) ? isWell_2_16_fu_3957_p3 : sel_tmp89_fu_4009_p3);

assign isWell_2_1_fu_1623_p3 = ((rowEliminated_1_loa_reg_4532[0:0] === 1'b1) ? isWell_2_reg_5522 : sel_tmp4_fu_1618_p3);

assign isWell_2_2_fu_1735_p3 = ((rowEliminated_2_loa_reg_4543[0:0] === 1'b1) ? isWell_2_1_fu_1623_p3 : sel_tmp9_fu_1727_p3);

assign isWell_2_3_fu_1893_p3 = ((rowEliminated_3_loa_reg_4554[0:0] === 1'b1) ? isWell_2_2_reg_5695 : sel_tmp14_fu_1887_p3);

assign isWell_2_4_fu_2051_p3 = ((rowEliminated_4_loa_reg_4565[0:0] === 1'b1) ? isWell_2_3_reg_5753 : sel_tmp19_fu_2045_p3);

assign isWell_2_5_fu_2201_p3 = ((rowEliminated_5_loa_reg_4576[0:0] === 1'b1) ? isWell_2_4_reg_5814 : sel_tmp24_fu_2196_p3);

assign isWell_2_6_fu_2305_p3 = ((rowEliminated_6_loa_reg_4587[0:0] === 1'b1) ? isWell_2_5_fu_2201_p3 : sel_tmp29_fu_2297_p3);

assign isWell_2_7_fu_2463_p3 = ((rowEliminated_7_loa_reg_4598[0:0] === 1'b1) ? isWell_2_6_reg_5903 : sel_tmp34_fu_2457_p3);

assign isWell_2_8_fu_2621_p3 = ((rowEliminated_8_loa_reg_4609[0:0] === 1'b1) ? isWell_2_7_reg_5947 : sel_tmp39_fu_2615_p3);

assign isWell_2_9_fu_2777_p3 = ((rowEliminated_9_loa_reg_4620[0:0] === 1'b1) ? isWell_2_8_reg_6008 : sel_tmp44_fu_2772_p3);

assign isWell_2_fu_1461_p2 = (tmp15_fu_1456_p2 & tmp14_fu_1450_p2);

assign isWell_2_s_fu_2883_p3 = ((rowEliminated_10_lo_reg_4631[0:0] === 1'b1) ? isWell_2_9_fu_2777_p3 : sel_tmp49_fu_2875_p3);

assign leftVal_10_fu_2964_p2 = (board_11_load_1_reg_5392 | tmp_4_reg_4948);

assign leftVal_11_fu_3053_p2 = (board_12_load_1_reg_5408 | tmp_4_reg_4948);

assign leftVal_12_fu_3207_p2 = (board_13_load_1_reg_5424 | tmp_4_reg_4948);

assign leftVal_13_fu_3369_p2 = (board_14_load_1_reg_5440 | tmp_4_reg_4948);

assign leftVal_14_fu_3565_p2 = (board_15_load_1_reg_5456 | tmp_4_reg_4948);

assign leftVal_15_fu_3621_p2 = (board_16_load_1_reg_5472 | tmp_4_reg_4948);

assign leftVal_16_fu_3783_p2 = (board_17_load_1_reg_5488 | tmp_4_reg_4948);

assign leftVal_17_fu_3963_p2 = (board_18_load_1_reg_5504 | tmp_4_reg_4948);

assign leftVal_18_fu_4034_p2 = (board_19_load_1_reg_5517 | tmp_4_reg_4948);

assign leftVal_1_fu_1497_p2 = (board_1_load_1_reg_5232 | tmp_4_reg_4948);

assign leftVal_2_fu_1653_p2 = (board_2_load_1_reg_5248 | tmp_4_reg_4948);

assign leftVal_3_fu_1820_p2 = (board_3_load_1_reg_5264 | tmp_4_reg_4948);

assign leftVal_4_fu_1911_p2 = (board_4_load_1_reg_5280 | tmp_4_reg_4948);

assign leftVal_5_fu_2069_p2 = (board_5_load_1_reg_5296 | tmp_4_reg_4948);

assign leftVal_6_fu_2219_p2 = (board_6_load_1_reg_5312 | tmp_4_reg_4948);

assign leftVal_7_fu_2382_p2 = (board_7_load_1_reg_5328 | tmp_4_reg_4948);

assign leftVal_8_fu_2483_p2 = (board_8_load_1_reg_5344 | tmp_4_reg_4948);

assign leftVal_9_fu_2639_p2 = (board_9_load_1_reg_5360 | tmp_4_reg_4948);

assign leftVal_fu_1416_p2 = (board_0_load_1_reg_5208 | tmp_4_reg_4948);

assign leftVal_s_fu_2793_p2 = (board_10_load_1_reg_5376 | tmp_4_reg_4948);

assign not_board_10_load_fu_2835_p2 = (board_10_load_reg_5365 ^ 1'd1);

assign not_board_11_load_fu_2909_p2 = (board_11_load_reg_5381 ^ 1'd1);

assign not_board_12_load_fu_3096_p2 = (board_12_load_reg_5397 ^ 1'd1);

assign not_board_13_load_fu_3249_p2 = (board_13_load_reg_5413 ^ 1'd1);

assign not_board_14_load_fu_3403_p2 = (board_14_load_reg_5429 ^ 1'd1);

assign not_board_15_load_fu_3503_p2 = (board_15_load_reg_5445 ^ 1'd1);

assign not_board_16_load_fu_3663_p2 = (board_16_load_reg_5461 ^ 1'd1);

assign not_board_17_load_fu_3817_p2 = (board_17_load_reg_5477 ^ 1'd1);

assign not_board_18_load_fu_3971_p2 = (board_18_load_reg_5493 ^ 1'd1);

assign not_board_1_load_fu_1539_p2 = (board_1_load_reg_5221 ^ 1'd1);

assign not_board_2_load_fu_1693_p2 = (board_2_load_reg_5237 ^ 1'd1);

assign not_board_3_load_fu_1754_p2 = (board_3_load_reg_5253 ^ 1'd1);

assign not_board_4_load_fu_1919_p2 = (board_4_load_reg_5269 ^ 1'd1);

assign not_board_5_load_fu_2082_p2 = (board_5_load_reg_5285 ^ 1'd1);

assign not_board_6_load_fu_2262_p2 = (board_6_load_reg_5301 ^ 1'd1);

assign not_board_7_load_fu_2312_p2 = (board_7_load_reg_5317 ^ 1'd1);

assign not_board_8_load_fu_2496_p2 = (board_8_load_reg_5333 ^ 1'd1);

assign not_board_9_load_fu_2682_p2 = (board_9_load_reg_5349 ^ 1'd1);

assign not_curVal_1_s_fu_4116_p2 = (curVal_1_18_fu_4096_p3 ^ 1'd1);

assign not_rowEliminated_0_fu_1159_p2 = (rowEliminated_0_q0 ^ 1'd1);

assign p_10_fu_2972_p2 = (holeHelper_2_10_reg_6104 ^ board_11_load_reg_5381);

assign p_11_fu_3066_p2 = (holeHelper_2_11_fu_3061_p2 ^ board_12_load_reg_5397);

assign p_12_fu_3219_p2 = (holeHelper_2_12_fu_3215_p2 ^ board_13_load_reg_5413);

assign p_13_fu_3377_p2 = (holeHelper_2_13_reg_6248 ^ board_14_load_reg_5429);

assign p_14_fu_3473_p2 = (holeHelper_2_14_fu_3468_p2 ^ board_15_load_reg_5445);

assign p_15_fu_3633_p2 = (holeHelper_2_15_fu_3629_p2 ^ board_16_load_reg_5461);

assign p_16_fu_3791_p2 = (holeHelper_2_16_reg_6381 ^ board_17_load_reg_5477);

assign p_17_fu_3872_p2 = (holeHelper_2_17_fu_3867_p2 ^ board_18_load_reg_5493);

assign p_18_fu_4047_p2 = (holeHelper_1_17_fu_3999_p3 & tmp_11_fu_4042_p2);

assign p_1_fu_1510_p2 = (holeHelper_2_1_fu_1506_p2 ^ board_1_load_reg_5221);

assign p_2_fu_1665_p2 = (holeHelper_2_2_fu_1661_p2 ^ board_2_load_reg_5237);

assign p_3_fu_1832_p2 = (holeHelper_2_3_fu_1828_p2 ^ board_3_load_reg_5253);

assign p_4_fu_2001_p2 = (holeHelper_2_4_fu_1997_p2 ^ board_4_load_reg_5269);

assign p_5_fu_2160_p2 = (holeHelper_2_5_reg_5832 ^ board_5_load_reg_5285);

assign p_6_fu_2232_p2 = (holeHelper_2_6_fu_2227_p2 ^ board_6_load_reg_5301);

assign p_7_fu_2394_p2 = (holeHelper_2_7_fu_2390_p2 ^ board_7_load_reg_5317);

assign p_8_fu_2575_p2 = (holeHelper_2_8_reg_5965 ^ board_8_load_reg_5333);

assign p_9_fu_2652_p2 = (holeHelper_2_9_fu_2647_p2 ^ board_9_load_reg_5349);

assign p_s_fu_2805_p2 = (holeHelper_2_s_fu_2801_p2 ^ board_10_load_reg_5365);

assign p_shl1_cast_fu_1149_p1 = tmp_17_fu_1141_p3;

assign p_shl_cast_fu_1137_p1 = tmp_16_fu_1129_p3;

assign rightVal_10_fu_2968_p2 = (board_11_load_2_reg_5619 | tmp_5_reg_4972);

assign rightVal_11_fu_3057_p2 = (board_12_load_2_reg_5624 | tmp_5_reg_4972);

assign rightVal_12_fu_3211_p2 = (board_13_load_2_reg_5629 | tmp_5_reg_4972);

assign rightVal_13_fu_3373_p2 = (board_14_load_2_reg_5634 | tmp_5_reg_4972);

assign rightVal_14_fu_3569_p2 = (board_15_load_2_reg_5639 | tmp_5_reg_4972);

assign rightVal_15_fu_3625_p2 = (board_16_load_2_reg_5644 | tmp_5_reg_4972);

assign rightVal_16_fu_3787_p2 = (board_17_load_2_reg_5649 | tmp_5_reg_4972);

assign rightVal_17_fu_3967_p2 = (board_18_load_2_reg_5654 | tmp_5_reg_4972);

assign rightVal_18_fu_4038_p2 = (board_19_load_2_reg_5659 | tmp_5_reg_4972);

assign rightVal_1_fu_1501_p2 = (board_1_q0 | tmp_5_reg_4972);

assign rightVal_2_fu_1657_p2 = (board_2_load_2_reg_5574 | tmp_5_reg_4972);

assign rightVal_3_fu_1824_p2 = (board_3_load_2_reg_5579 | tmp_5_reg_4972);

assign rightVal_4_fu_1915_p2 = (board_4_load_2_reg_5584 | tmp_5_reg_4972);

assign rightVal_5_fu_2073_p2 = (board_5_load_2_reg_5589 | tmp_5_reg_4972);

assign rightVal_6_fu_2223_p2 = (board_6_load_2_reg_5594 | tmp_5_reg_4972);

assign rightVal_7_fu_2386_p2 = (board_7_load_2_reg_5599 | tmp_5_reg_4972);

assign rightVal_8_fu_2487_p2 = (board_8_load_2_reg_5604 | tmp_5_reg_4972);

assign rightVal_9_fu_2643_p2 = (board_9_load_2_reg_5609 | tmp_5_reg_4972);

assign rightVal_fu_1420_p2 = (board_0_q0 | tmp_5_reg_4972);

assign rightVal_s_fu_2797_p2 = (board_10_load_2_reg_5614 | tmp_5_reg_4972);

assign rowEliminated_0_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_10_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_11_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_12_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_13_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_14_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_15_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_16_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_17_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_18_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_19_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_1_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_2_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_3_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_4_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_5_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_6_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_7_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_8_address0 = batch31_cast_fu_1105_p1;

assign rowEliminated_9_address0 = batch31_cast_fu_1105_p1;

assign sel_tmp10_fu_1794_p3 = ((sel_tmp8_reg_5689[0:0] === 1'b1) ? wellCounter_2_2_fu_1770_p3 : wellCounter_3_1_reg_5669);

assign sel_tmp11_fu_1806_p3 = ((sel_tmp8_reg_5689[0:0] === 1'b1) ? wellDepth_1_2_fu_1782_p3 : wellDepth_2_1_cast_fu_1762_p1);

assign sel_tmp12_fu_1177_p2 = (rowEliminated_3_q0 ^ 1'd1);

assign sel_tmp13_fu_1882_p2 = (tmp_19_3_fu_1871_p2 & sel_tmp12_reg_4754);

assign sel_tmp14_fu_1887_p3 = ((sel_tmp13_fu_1882_p2[0:0] === 1'b1) ? not_board_3_load_reg_5714 : isWell_2_2_reg_5695);

assign sel_tmp15_fu_1973_p3 = ((sel_tmp13_reg_5747[0:0] === 1'b1) ? wellCounter_2_3_fu_1950_p3 : wellCounter_3_2_reg_5725);

assign sel_tmp16_fu_1985_p3 = ((sel_tmp13_reg_5747[0:0] === 1'b1) ? wellDepth_1_3_fu_1961_p3 : wellDepth_2_2_reg_5733);

assign sel_tmp17_fu_1183_p2 = (rowEliminated_4_q0 ^ 1'd1);

assign sel_tmp18_fu_2041_p2 = (tmp_19_4_reg_5776 & sel_tmp17_reg_4759);

assign sel_tmp19_fu_2045_p3 = ((sel_tmp18_fu_2041_p2[0:0] === 1'b1) ? not_board_4_load_reg_5771 : isWell_2_3_reg_5753);

assign sel_tmp1_fu_1482_p3 = ((isWell_2_fu_1461_p2[0:0] === 1'b1) ? wellDepth_1_fu_1443_p3 : 2'd1);

assign sel_tmp20_fu_2136_p3 = ((sel_tmp18_reg_5808[0:0] === 1'b1) ? wellCounter_2_4_fu_2118_p3 : wellCounter_3_3_reg_5781);

assign sel_tmp21_fu_2148_p3 = ((sel_tmp18_reg_5808[0:0] === 1'b1) ? wellDepth_1_4_fu_2129_p3 : wellDepth_2_3_reg_5789);

assign sel_tmp22_fu_1189_p2 = (rowEliminated_5_q0 ^ 1'd1);

assign sel_tmp23_fu_2105_p2 = (tmp_19_5_fu_2099_p2 & sel_tmp22_reg_4764);

assign sel_tmp24_fu_2196_p3 = ((sel_tmp23_reg_5843[0:0] === 1'b1) ? not_board_5_load_reg_5838 : isWell_2_4_reg_5814);

assign sel_tmp25_fu_2343_p3 = ((sel_tmp23_reg_5843[0:0] === 1'b1) ? wellCounter_2_5_fu_2325_p3 : wellCounter_3_4_reg_5850);

assign sel_tmp26_fu_2355_p3 = ((sel_tmp23_reg_5843[0:0] === 1'b1) ? wellDepth_1_5_fu_2336_p3 : wellDepth_2_4_reg_5858);

assign sel_tmp27_fu_1195_p2 = (rowEliminated_6_q0 ^ 1'd1);

assign sel_tmp28_fu_2292_p2 = (tmp_19_6_fu_2279_p2 & sel_tmp27_reg_4769);

assign sel_tmp29_fu_2297_p3 = ((sel_tmp28_fu_2292_p2[0:0] === 1'b1) ? not_board_6_load_fu_2262_p2 : isWell_2_5_fu_2201_p3);

assign sel_tmp2_fu_1165_p2 = (rowEliminated_1_q0 ^ 1'd1);

assign sel_tmp30_fu_2549_p3 = ((sel_tmp28_reg_5897[0:0] === 1'b1) ? wellCounter_2_6_fu_2530_p3 : wellCounter_3_5_reg_5916);

assign sel_tmp31_fu_2561_p3 = ((sel_tmp28_reg_5897[0:0] === 1'b1) ? wellDepth_1_6_fu_2542_p3 : wellDepth_2_5_cast_fu_2522_p1);

assign sel_tmp32_fu_1201_p2 = (rowEliminated_7_q0 ^ 1'd1);

assign sel_tmp33_fu_2452_p2 = (tmp_19_7_fu_2435_p2 & sel_tmp32_reg_4774);

assign sel_tmp34_fu_2457_p3 = ((sel_tmp33_fu_2452_p2[0:0] === 1'b1) ? not_board_7_load_reg_5910 : isWell_2_6_reg_5903);

assign sel_tmp35_fu_2743_p3 = ((sel_tmp33_reg_5941[0:0] === 1'b1) ? wellCounter_2_7_fu_2725_p3 : wellCounter_3_6_reg_5981);

assign sel_tmp36_fu_2755_p3 = ((sel_tmp33_reg_5941[0:0] === 1'b1) ? wellDepth_1_7_fu_2736_p3 : wellDepth_2_6_reg_5989);

assign sel_tmp37_fu_1207_p2 = (rowEliminated_8_q0 ^ 1'd1);

assign sel_tmp38_fu_2611_p2 = (tmp_19_8_reg_5976 & sel_tmp37_reg_4779);

assign sel_tmp39_fu_2615_p3 = ((sel_tmp38_fu_2611_p2[0:0] === 1'b1) ? not_board_8_load_reg_5971 : isWell_2_7_reg_5947);

assign sel_tmp3_fu_1568_p2 = (tmp_19_1_fu_1556_p2 & sel_tmp2_reg_4744);

assign sel_tmp40_fu_2940_p3 = ((sel_tmp38_reg_6002[0:0] === 1'b1) ? wellCounter_2_8_fu_2922_p3 : wellCounter_3_7_reg_6052);

assign sel_tmp41_fu_2952_p3 = ((sel_tmp38_reg_6002[0:0] === 1'b1) ? wellDepth_1_8_fu_2933_p3 : wellDepth_2_7_reg_6060);

assign sel_tmp42_fu_1213_p2 = (rowEliminated_9_q0 ^ 1'd1);

assign sel_tmp43_fu_2712_p2 = (tmp_19_9_fu_2699_p2 & sel_tmp42_reg_4784);

assign sel_tmp44_fu_2772_p3 = ((sel_tmp43_reg_6045[0:0] === 1'b1) ? not_board_9_load_reg_6034 : isWell_2_8_reg_6008);

assign sel_tmp45_fu_3152_p3 = ((sel_tmp43_reg_6045[0:0] === 1'b1) ? wellCounter_2_9_fu_3134_p3 : wellCounter_3_8_reg_6116);

assign sel_tmp46_fu_3164_p3 = ((sel_tmp43_reg_6045[0:0] === 1'b1) ? wellDepth_1_9_fu_3145_p3 : wellDepth_2_8_reg_6124);

assign sel_tmp47_fu_1219_p2 = (rowEliminated_10_q0 ^ 1'd1);

assign sel_tmp48_fu_2870_p2 = (tmp_19_s_fu_2852_p2 & sel_tmp47_reg_4789);

assign sel_tmp49_fu_2875_p3 = ((sel_tmp48_fu_2870_p2[0:0] === 1'b1) ? not_board_10_load_fu_2835_p2 : isWell_2_9_fu_2777_p3);

assign sel_tmp4_fu_1618_p3 = ((sel_tmp3_reg_5555[0:0] === 1'b1) ? not_board_1_load_reg_5544 : isWell_2_reg_5522);

assign sel_tmp50_fu_3334_p3 = ((sel_tmp48_reg_6079[0:0] === 1'b1) ? wellCounter_2_s_fu_3316_p3 : wellCounter_3_9_reg_6185);

assign sel_tmp51_fu_3346_p3 = ((sel_tmp48_reg_6079[0:0] === 1'b1) ? wellDepth_1_s_fu_3327_p3 : wellDepth_2_9_reg_6193);

assign sel_tmp52_fu_1225_p2 = (rowEliminated_11_q0 ^ 1'd1);

assign sel_tmp53_fu_3024_p2 = (tmp_19_10_fu_3009_p2 & sel_tmp52_reg_4794);

assign sel_tmp54_fu_3029_p3 = ((sel_tmp53_fu_3024_p2[0:0] === 1'b1) ? not_board_11_load_reg_6110 : isWell_2_s_reg_6085);

assign sel_tmp55_fu_3541_p3 = ((sel_tmp53_reg_6137[0:0] === 1'b1) ? wellCounter_2_10_fu_3523_p3 : wellCounter_3_s_reg_6254);

assign sel_tmp56_fu_3553_p3 = ((sel_tmp53_reg_6137[0:0] === 1'b1) ? wellDepth_1_10_fu_3534_p3 : wellDepth_2_s_reg_6262);

assign sel_tmp57_fu_1231_p2 = (rowEliminated_12_q0 ^ 1'd1);

assign sel_tmp58_fu_3181_p2 = (tmp_19_11_reg_6174 & sel_tmp57_reg_4799);

assign sel_tmp59_fu_3185_p3 = ((sel_tmp58_fu_3181_p2[0:0] === 1'b1) ? not_board_12_load_reg_6169 : isWell_2_10_reg_6143);

assign sel_tmp5_fu_1629_p3 = ((sel_tmp3_reg_5555[0:0] === 1'b1) ? wellCounter_2_1_fu_1595_p3 : wellCounter_3_reg_5528);

assign sel_tmp60_fu_3743_p3 = ((sel_tmp58_reg_6201[0:0] === 1'b1) ? wellCounter_2_11_fu_3725_p3 : wellCounter_3_10_reg_6320);

assign sel_tmp61_fu_3755_p3 = ((sel_tmp58_reg_6201[0:0] === 1'b1) ? wellDepth_1_11_fu_3736_p3 : wellDepth_2_10_reg_6328);

assign sel_tmp62_fu_1237_p2 = (rowEliminated_13_q0 ^ 1'd1);

assign sel_tmp63_fu_3284_p2 = (tmp_19_12_fu_3266_p2 & sel_tmp62_reg_4804);

assign sel_tmp64_fu_3358_p3 = ((sel_tmp63_reg_6229[0:0] === 1'b1) ? not_board_13_load_reg_6213 : isWell_2_11_reg_6207);

assign sel_tmp65_fu_3928_p3 = ((sel_tmp63_reg_6229[0:0] === 1'b1) ? wellCounter_2_12_fu_3910_p3 : wellCounter_3_11_reg_6387);

assign sel_tmp66_fu_3940_p3 = ((sel_tmp63_reg_6229[0:0] === 1'b1) ? wellDepth_1_12_fu_3921_p3 : wellDepth_2_11_reg_6395);

assign sel_tmp67_fu_1243_p2 = (rowEliminated_14_q0 ^ 1'd1);

assign sel_tmp68_fu_3436_p2 = (tmp_19_13_fu_3420_p2 & sel_tmp67_reg_4809);

assign sel_tmp69_fu_3441_p3 = ((sel_tmp68_fu_3436_p2[0:0] === 1'b1) ? not_board_14_load_fu_3403_p2 : isWell_2_12_fu_3363_p3);

assign sel_tmp6_fu_1641_p3 = ((sel_tmp3_reg_5555[0:0] === 1'b1) ? wellDepth_1_1_fu_1606_p3 : wellDepth_2_reg_5536);

assign sel_tmp70_fu_4162_p3 = ((sel_tmp68_reg_6275[0:0] === 1'b1) ? wellCounter_2_13_fu_4143_p3 : wellCounter_3_12_reg_6462);

assign sel_tmp71_fu_4174_p3 = ((sel_tmp68_reg_6275[0:0] === 1'b1) ? wellDepth_1_13_fu_4155_p3 : wellDepth_2_12_cast_fu_4135_p1);

assign sel_tmp72_fu_1249_p2 = (rowEliminated_15_q0 ^ 1'd1);

assign sel_tmp73_fu_3594_p2 = (tmp_19_14_fu_3584_p2 & sel_tmp72_reg_4814);

assign sel_tmp74_fu_3599_p3 = ((sel_tmp73_fu_3594_p2[0:0] === 1'b1) ? not_board_15_load_reg_6308 : isWell_2_13_reg_6281);

assign sel_tmp75_fu_4214_p3 = ((sel_tmp73_reg_6336[0:0] === 1'b1) ? wellCounter_2_14_fu_4196_p3 : wellCounter_3_13_reg_6497);

assign sel_tmp76_fu_4226_p3 = ((sel_tmp73_reg_6336[0:0] === 1'b1) ? wellDepth_1_14_fu_4207_p3 : wellDepth_2_13_reg_6505);

assign sel_tmp77_fu_1255_p2 = (rowEliminated_16_q0 ^ 1'd1);

assign sel_tmp78_fu_3767_p2 = (tmp_19_15_reg_6353 & sel_tmp77_reg_4819);

assign sel_tmp79_fu_3771_p3 = ((sel_tmp78_fu_3767_p2[0:0] === 1'b1) ? not_board_16_load_reg_6348 : isWell_2_14_reg_6342);

assign sel_tmp7_fu_1171_p2 = (rowEliminated_2_q0 ^ 1'd1);

assign sel_tmp80_fu_4264_p3 = ((sel_tmp78_reg_6403[0:0] === 1'b1) ? wellCounter_2_15_fu_4246_p3 : wellCounter_3_14_reg_6513);

assign sel_tmp81_fu_4276_p3 = ((sel_tmp78_reg_6403[0:0] === 1'b1) ? wellDepth_1_15_fu_4257_p3 : wellDepth_2_14_reg_6521);

assign sel_tmp82_fu_1261_p2 = (rowEliminated_17_q0 ^ 1'd1);

assign sel_tmp83_fu_3850_p2 = (tmp_19_16_fu_3834_p2 & sel_tmp82_reg_4824);

assign sel_tmp84_fu_3952_p3 = ((sel_tmp83_reg_6430[0:0] === 1'b1) ? not_board_17_load_reg_6415 : isWell_2_15_reg_6409);

assign sel_tmp85_fu_4314_p3 = ((sel_tmp83_reg_6430[0:0] === 1'b1) ? wellCounter_2_16_fu_4296_p3 : wellCounter_3_15_reg_6529);

assign sel_tmp86_fu_4326_p3 = ((sel_tmp83_reg_6430[0:0] === 1'b1) ? wellDepth_1_16_fu_4307_p3 : wellDepth_2_15_reg_6537);

assign sel_tmp87_fu_1267_p2 = (rowEliminated_18_q0 ^ 1'd1);

assign sel_tmp88_fu_4004_p2 = (tmp_19_17_fu_3988_p2 & sel_tmp87_reg_4829);

assign sel_tmp89_fu_4009_p3 = ((sel_tmp88_fu_4004_p2[0:0] === 1'b1) ? not_board_18_load_fu_3971_p2 : isWell_2_16_fu_3957_p3);

assign sel_tmp8_fu_1722_p2 = (tmp_19_2_fu_1710_p2 & sel_tmp7_reg_4749);

assign sel_tmp90_fu_4364_p3 = ((sel_tmp88_reg_6476[0:0] === 1'b1) ? wellCounter_2_17_fu_4346_p3 : wellCounter_3_16_reg_6545);

assign sel_tmp91_fu_4376_p3 = ((sel_tmp88_reg_6476[0:0] === 1'b1) ? wellDepth_1_17_fu_4357_p3 : wellDepth_2_16_reg_6553);

assign sel_tmp92_fu_1273_p2 = (rowEliminated_19_q0 ^ 1'd1);

assign sel_tmp93_fu_4402_p2 = (tmp_19_18_reg_6482 & sel_tmp92_reg_4834);

assign sel_tmp94_fu_4406_p3 = ((sel_tmp93_fu_4402_p2[0:0] === 1'b1) ? wellCounter_2_18_fu_4396_p3 : wellCounter_3_17_reg_6561);

assign sel_tmp9_fu_1727_p3 = ((sel_tmp8_fu_1722_p2[0:0] === 1'b1) ? not_board_2_load_fu_1693_p2 : isWell_2_1_fu_1623_p3);

assign sel_tmp_fu_1467_p3 = ((isWell_2_fu_1461_p2[0:0] === 1'b1) ? wellCounter_2_fu_1436_p3 : wellCounter_reg_1037);

assign tmp14_fu_1450_p2 = (rightVal_fu_1420_p2 & curVal_2_0_not_fu_1425_p2);

assign tmp15_fu_1456_p2 = (leftVal_fu_1416_p2 & not_rowEliminated_0_reg_4738);

assign tmp16_fu_1544_p2 = (rightVal_1_fu_1501_p2 & not_board_1_load_fu_1539_p2);

assign tmp17_fu_1698_p2 = (rightVal_2_fu_1657_p2 & not_board_2_load_fu_1693_p2);

assign tmp18_fu_1860_p2 = (rightVal_3_fu_1824_p2 & not_board_3_load_reg_5714);

assign tmp19_fu_1924_p2 = (rightVal_4_fu_1915_p2 & not_board_4_load_fu_1919_p2);

assign tmp20_fu_2087_p2 = (rightVal_5_fu_2073_p2 & not_board_5_load_fu_2082_p2);

assign tmp21_fu_2267_p2 = (rightVal_6_fu_2223_p2 & not_board_6_load_fu_2262_p2);

assign tmp22_fu_2424_p2 = (rightVal_7_fu_2386_p2 & not_board_7_load_reg_5910);

assign tmp23_fu_2501_p2 = (rightVal_8_fu_2487_p2 & not_board_8_load_fu_2496_p2);

assign tmp24_fu_2687_p2 = (rightVal_9_fu_2643_p2 & not_board_9_load_fu_2682_p2);

assign tmp25_fu_2840_p2 = (rightVal_s_fu_2797_p2 & not_board_10_load_fu_2835_p2);

assign tmp26_fu_2998_p2 = (rightVal_10_fu_2968_p2 & not_board_11_load_reg_6110);

assign tmp27_fu_3101_p2 = (rightVal_11_fu_3057_p2 & not_board_12_load_fu_3096_p2);

assign tmp28_fu_3254_p2 = (rightVal_12_fu_3211_p2 & not_board_13_load_fu_3249_p2);

assign tmp29_fu_3408_p2 = (rightVal_13_fu_3373_p2 & not_board_14_load_fu_3403_p2);

assign tmp30_fu_3573_p2 = (rightVal_14_fu_3569_p2 & not_board_15_load_reg_6308);

assign tmp31_fu_3668_p2 = (rightVal_15_fu_3625_p2 & not_board_16_load_fu_3663_p2);

assign tmp32_fu_3822_p2 = (rightVal_16_fu_3787_p2 & not_board_17_load_fu_3817_p2);

assign tmp33_fu_3976_p2 = (rightVal_17_fu_3967_p2 & not_board_18_load_fu_3971_p2);

assign tmp34_fu_4078_p2 = (rightVal_18_fu_4038_p2 & tmp_11_fu_4042_p2);

assign tmp_11_fu_4042_p2 = (board_19_load_reg_5509 ^ 1'd1);

assign tmp_12_fu_1430_p2 = (wellCounter_reg_1037 + 32'd1);

assign tmp_16_fu_1129_p3 = {{batch3}, {3'd0}};

assign tmp_17_10_fu_2985_p2 = (board_11_load_reg_5381 ^ curVal_1_s_reg_6068);

assign tmp_17_11_fu_3081_p2 = (board_12_load_reg_5397 ^ curVal_1_10_fu_3014_p3);

assign tmp_17_12_fu_3234_p2 = (board_13_load_reg_5413 ^ curVal_1_11_fu_3176_p3);

assign tmp_17_13_fu_3390_p2 = (board_14_load_reg_5429 ^ curVal_1_12_reg_6218);

assign tmp_17_14_fu_3488_p2 = (board_15_load_reg_5445 ^ curVal_1_13_fu_3426_p3);

assign tmp_17_15_fu_3648_p2 = (board_16_load_reg_5461 ^ curVal_1_14_fu_3589_p3);

assign tmp_17_16_fu_3804_p2 = (board_17_load_reg_5477 ^ curVal_1_15_reg_6358);

assign tmp_17_17_fu_3887_p2 = (board_18_load_reg_5493 ^ curVal_1_16_fu_3840_p3);

assign tmp_17_18_fu_4063_p2 = (board_19_load_reg_5509 ^ curVal_1_17_fu_3994_p3);

assign tmp_17_1_fu_1525_p2 = (board_1_load_reg_5221 ^ curVal_1_reg_5213);

assign tmp_17_2_fu_1679_p2 = (board_2_load_reg_5237 ^ curVal_1_1_fu_1613_p3);

assign tmp_17_3_fu_1846_p2 = (board_3_load_reg_5253 ^ curVal_1_2_fu_1789_p3);

assign tmp_17_4_fu_2015_p2 = (board_4_load_reg_5269 ^ curVal_1_3_fu_1968_p3);

assign tmp_17_5_fu_2173_p2 = (board_5_load_reg_5285 ^ curVal_1_4_reg_5797);

assign tmp_17_6_fu_2247_p2 = (board_6_load_reg_5301 ^ curVal_1_5_fu_2186_p3);

assign tmp_17_7_fu_2409_p2 = (board_7_load_reg_5317 ^ curVal_1_6_fu_2367_p3);

assign tmp_17_8_fu_2588_p2 = (board_8_load_reg_5333 ^ curVal_1_7_reg_5930);

assign tmp_17_9_fu_2667_p2 = (board_9_load_reg_5349 ^ curVal_1_8_fu_2601_p3);

assign tmp_17_fu_1141_p3 = {{batch3}, {1'd0}};

assign tmp_17_s_fu_2820_p2 = (board_10_load_reg_5365 ^ curVal_1_9_fu_2767_p3);

assign tmp_18_10_fu_3003_p2 = (tmp26_fu_2998_p2 & leftVal_10_fu_2964_p2);

assign tmp_18_11_fu_3107_p2 = (tmp27_fu_3101_p2 & leftVal_11_fu_3053_p2);

assign tmp_18_12_fu_3260_p2 = (tmp28_fu_3254_p2 & leftVal_12_fu_3207_p2);

assign tmp_18_13_fu_3414_p2 = (tmp29_fu_3408_p2 & leftVal_13_fu_3369_p2);

assign tmp_18_14_fu_3578_p2 = (tmp30_fu_3573_p2 & leftVal_14_fu_3565_p2);

assign tmp_18_15_fu_3674_p2 = (tmp31_fu_3668_p2 & leftVal_15_fu_3621_p2);

assign tmp_18_16_fu_3828_p2 = (tmp32_fu_3822_p2 & leftVal_16_fu_3783_p2);

assign tmp_18_17_fu_3982_p2 = (tmp33_fu_3976_p2 & leftVal_17_fu_3963_p2);

assign tmp_18_18_fu_4084_p2 = (tmp34_fu_4078_p2 & leftVal_18_fu_4034_p2);

assign tmp_18_1_fu_1550_p2 = (tmp16_fu_1544_p2 & leftVal_1_fu_1497_p2);

assign tmp_18_2_fu_1704_p2 = (tmp17_fu_1698_p2 & leftVal_2_fu_1653_p2);

assign tmp_18_3_fu_1865_p2 = (tmp18_fu_1860_p2 & leftVal_3_fu_1820_p2);

assign tmp_18_4_fu_1930_p2 = (tmp19_fu_1924_p2 & leftVal_4_fu_1911_p2);

assign tmp_18_5_fu_2093_p2 = (tmp20_fu_2087_p2 & leftVal_5_fu_2069_p2);

assign tmp_18_6_fu_2273_p2 = (tmp21_fu_2267_p2 & leftVal_6_fu_2219_p2);

assign tmp_18_7_fu_2429_p2 = (tmp22_fu_2424_p2 & leftVal_7_fu_2382_p2);

assign tmp_18_8_fu_2507_p2 = (tmp23_fu_2501_p2 & leftVal_8_fu_2483_p2);

assign tmp_18_9_fu_2693_p2 = (tmp24_fu_2687_p2 & leftVal_9_fu_2639_p2);

assign tmp_18_fu_1153_p2 = (p_shl1_cast_fu_1149_p1 + p_shl_cast_fu_1137_p1);

assign tmp_18_s_fu_2846_p2 = (tmp25_fu_2840_p2 & leftVal_s_fu_2793_p2);

assign tmp_19_10_fu_3009_p2 = (tmp_18_10_fu_3003_p2 | isWell_2_s_reg_6085);

assign tmp_19_11_fu_3113_p2 = (tmp_18_11_fu_3107_p2 | isWell_2_10_fu_3035_p3);

assign tmp_19_12_fu_3266_p2 = (tmp_18_12_fu_3260_p2 | isWell_2_11_fu_3191_p3);

assign tmp_19_13_fu_3420_p2 = (tmp_18_13_fu_3414_p2 | isWell_2_12_fu_3363_p3);

assign tmp_19_14_fu_3584_p2 = (tmp_18_14_fu_3578_p2 | isWell_2_13_reg_6281);

assign tmp_19_15_fu_3680_p2 = (tmp_18_15_fu_3674_p2 | isWell_2_14_fu_3605_p3);

assign tmp_19_16_fu_3834_p2 = (tmp_18_16_fu_3828_p2 | isWell_2_15_fu_3777_p3);

assign tmp_19_17_fu_3988_p2 = (tmp_18_17_fu_3982_p2 | isWell_2_16_fu_3957_p3);

assign tmp_19_18_fu_4090_p2 = (tmp_18_18_fu_4084_p2 | isWell_2_17_fu_4017_p3);

assign tmp_19_1_fu_1556_p2 = (tmp_18_1_fu_1550_p2 | isWell_2_fu_1461_p2);

assign tmp_19_2_fu_1710_p2 = (tmp_18_2_fu_1704_p2 | isWell_2_1_fu_1623_p3);

assign tmp_19_3_fu_1871_p2 = (tmp_18_3_fu_1865_p2 | isWell_2_2_reg_5695);

assign tmp_19_4_fu_1936_p2 = (tmp_18_4_fu_1930_p2 | isWell_2_3_fu_1893_p3);

assign tmp_19_5_fu_2099_p2 = (tmp_18_5_fu_2093_p2 | isWell_2_4_fu_2051_p3);

assign tmp_19_6_fu_2279_p2 = (tmp_18_6_fu_2273_p2 | isWell_2_5_fu_2201_p3);

assign tmp_19_7_fu_2435_p2 = (tmp_18_7_fu_2429_p2 | isWell_2_6_reg_5903);

assign tmp_19_8_fu_2513_p2 = (tmp_18_8_fu_2507_p2 | isWell_2_7_fu_2463_p3);

assign tmp_19_9_fu_2699_p2 = (tmp_18_9_fu_2693_p2 | isWell_2_8_fu_2621_p3);

assign tmp_19_cast_fu_1300_p1 = tmp_19_fu_1295_p2;

assign tmp_19_fu_1295_p2 = (tmp_18_reg_4519 + col_cast1_cast_fu_1291_p1);

assign tmp_19_s_fu_2852_p2 = (tmp_18_s_fu_2846_p2 | isWell_2_9_fu_2777_p3);

assign tmp_20_10_fu_3518_p2 = (wellCounter_3_s_reg_6254 + wellDepth_2_cast_5_fu_3515_p1);

assign tmp_20_11_fu_3720_p2 = (wellCounter_3_10_reg_6320 + wellDepth_2_10_cast_fu_3717_p1);

assign tmp_20_12_fu_3905_p2 = (wellCounter_3_11_reg_6387 + wellDepth_2_11_cast_fu_3902_p1);

assign tmp_20_13_fu_4138_p2 = (wellCounter_3_12_reg_6462 + wellDepth_2_12_cast1_fu_4132_p1);

assign tmp_20_14_fu_4191_p2 = (wellCounter_3_13_reg_6497 + wellDepth_2_13_cast_fu_4188_p1);

assign tmp_20_15_fu_4241_p2 = (wellCounter_3_14_reg_6513 + wellDepth_2_14_cast_fu_4238_p1);

assign tmp_20_16_fu_4291_p2 = (wellCounter_3_15_reg_6529 + wellDepth_2_15_cast_fu_4288_p1);

assign tmp_20_17_fu_4341_p2 = (wellCounter_3_16_reg_6545 + wellDepth_2_16_cast_fu_4338_p1);

assign tmp_20_18_fu_4391_p2 = (wellCounter_3_17_reg_6561 + wellDepth_2_17_cast_fu_4388_p1);

assign tmp_20_1_fu_1590_p2 = (wellCounter_3_reg_5528 + wellDepth_2_cast_fu_1587_p1);

assign tmp_20_2_fu_1765_p2 = (wellCounter_3_1_reg_5669 + wellDepth_2_1_cast1_fu_1759_p1);

assign tmp_20_3_fu_1945_p2 = (wellCounter_3_2_reg_5725 + wellDepth_2_2_cast_fu_1942_p1);

assign tmp_20_4_fu_2113_p2 = (wellCounter_3_3_reg_5781 + wellDepth_2_3_cast_fu_2110_p1);

assign tmp_20_5_fu_2320_p2 = (wellCounter_3_4_reg_5850 + wellDepth_2_4_cast_fu_2317_p1);

assign tmp_20_6_fu_2525_p2 = (wellCounter_3_5_reg_5916 + wellDepth_2_5_cast1_fu_2519_p1);

assign tmp_20_7_fu_2720_p2 = (wellCounter_3_6_reg_5981 + wellDepth_2_6_cast_fu_2717_p1);

assign tmp_20_8_fu_2917_p2 = (wellCounter_3_7_reg_6052 + wellDepth_2_7_cast_fu_2914_p1);

assign tmp_20_9_fu_3129_p2 = (wellCounter_3_8_reg_6116 + wellDepth_2_8_cast_fu_3126_p1);

assign tmp_20_cast_fu_1388_p1 = tmp_20_reg_4996;

assign tmp_20_fu_1344_p2 = (tmp_18_reg_4519 + col_1_cast_cast_fu_1340_p1);

assign tmp_20_s_fu_3311_p2 = (wellCounter_3_9_reg_6185 + wellDepth_2_9_cast_fu_3308_p1);

assign tmp_21_10_fu_3529_p2 = (wellDepth_2_s_reg_6262 + 4'd1);

assign tmp_21_11_fu_3731_p2 = (wellDepth_2_10_reg_6328 + 4'd1);

assign tmp_21_12_fu_3916_p2 = (wellDepth_2_11_reg_6395 + 4'd1);

assign tmp_21_13_fu_4149_p2 = (wellDepth_2_12_cast_fu_4135_p1 + 5'd1);

assign tmp_21_14_fu_4202_p2 = (wellDepth_2_13_reg_6505 + 5'd1);

assign tmp_21_15_fu_4252_p2 = (wellDepth_2_14_reg_6521 + 5'd1);

assign tmp_21_16_fu_4302_p2 = (wellDepth_2_15_reg_6537 + 5'd1);

assign tmp_21_17_fu_4352_p2 = (wellDepth_2_16_reg_6553 + 5'd1);

assign tmp_21_1_fu_1601_p2 = (wellDepth_2_reg_5536 + 2'd1);

assign tmp_21_2_fu_1776_p2 = (wellDepth_2_1_cast_fu_1762_p1 + 3'd1);

assign tmp_21_3_fu_1956_p2 = (wellDepth_2_2_reg_5733 + 3'd1);

assign tmp_21_4_fu_2124_p2 = (wellDepth_2_3_reg_5789 + 3'd1);

assign tmp_21_5_fu_2331_p2 = (wellDepth_2_4_reg_5858 + 3'd1);

assign tmp_21_6_fu_2536_p2 = (wellDepth_2_5_cast_fu_2522_p1 + 4'd1);

assign tmp_21_7_fu_2731_p2 = (wellDepth_2_6_reg_5989 + 4'd1);

assign tmp_21_8_fu_2928_p2 = (wellDepth_2_7_reg_6060 + 4'd1);

assign tmp_21_9_fu_3140_p2 = (wellDepth_2_8_reg_6124 + 4'd1);

assign tmp_21_cast_fu_1364_p1 = $signed(tmp_21_fu_1359_p2);

assign tmp_21_fu_1359_p2 = ($signed(tmp_18_reg_4519) + $signed(tmp_6_cast_cast_fu_1355_p1));

assign tmp_21_s_fu_3322_p2 = (wellDepth_2_9_reg_6193 + 4'd1);

assign tmp_4_fu_1328_p2 = ((col_phi_fu_1018_p4 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_5_fu_1334_p2 = ((col_phi_fu_1018_p4 == 4'd9) ? 1'b1 : 1'b0);

assign tmp_6_cast_cast_fu_1355_p1 = $signed(tmp_6_fu_1349_p2);

assign tmp_6_fu_1349_p2 = ($signed(col_cast_fu_1324_p1) + $signed(5'd31));

assign wellCounter_2_10_fu_3523_p3 = ((board_11_load_reg_5381[0:0] === 1'b1) ? wellCounter_3_s_reg_6254 : tmp_20_10_fu_3518_p2);

assign wellCounter_2_11_fu_3725_p3 = ((board_12_load_reg_5397[0:0] === 1'b1) ? wellCounter_3_10_reg_6320 : tmp_20_11_fu_3720_p2);

assign wellCounter_2_12_fu_3910_p3 = ((board_13_load_reg_5413[0:0] === 1'b1) ? wellCounter_3_11_reg_6387 : tmp_20_12_fu_3905_p2);

assign wellCounter_2_13_fu_4143_p3 = ((board_14_load_reg_5429[0:0] === 1'b1) ? wellCounter_3_12_reg_6462 : tmp_20_13_fu_4138_p2);

assign wellCounter_2_14_fu_4196_p3 = ((board_15_load_reg_5445[0:0] === 1'b1) ? wellCounter_3_13_reg_6497 : tmp_20_14_fu_4191_p2);

assign wellCounter_2_15_fu_4246_p3 = ((board_16_load_reg_5461[0:0] === 1'b1) ? wellCounter_3_14_reg_6513 : tmp_20_15_fu_4241_p2);

assign wellCounter_2_16_fu_4296_p3 = ((board_17_load_reg_5477[0:0] === 1'b1) ? wellCounter_3_15_reg_6529 : tmp_20_16_fu_4291_p2);

assign wellCounter_2_17_fu_4346_p3 = ((board_18_load_reg_5493[0:0] === 1'b1) ? wellCounter_3_16_reg_6545 : tmp_20_17_fu_4341_p2);

assign wellCounter_2_18_fu_4396_p3 = ((board_19_load_reg_5509[0:0] === 1'b1) ? wellCounter_3_17_reg_6561 : tmp_20_18_fu_4391_p2);

assign wellCounter_2_1_fu_1595_p3 = ((board_1_load_reg_5221[0:0] === 1'b1) ? wellCounter_3_reg_5528 : tmp_20_1_fu_1590_p2);

assign wellCounter_2_2_fu_1770_p3 = ((board_2_load_reg_5237[0:0] === 1'b1) ? wellCounter_3_1_reg_5669 : tmp_20_2_fu_1765_p2);

assign wellCounter_2_3_fu_1950_p3 = ((board_3_load_reg_5253[0:0] === 1'b1) ? wellCounter_3_2_reg_5725 : tmp_20_3_fu_1945_p2);

assign wellCounter_2_4_fu_2118_p3 = ((board_4_load_reg_5269[0:0] === 1'b1) ? wellCounter_3_3_reg_5781 : tmp_20_4_fu_2113_p2);

assign wellCounter_2_5_fu_2325_p3 = ((board_5_load_reg_5285[0:0] === 1'b1) ? wellCounter_3_4_reg_5850 : tmp_20_5_fu_2320_p2);

assign wellCounter_2_6_fu_2530_p3 = ((board_6_load_reg_5301[0:0] === 1'b1) ? wellCounter_3_5_reg_5916 : tmp_20_6_fu_2525_p2);

assign wellCounter_2_7_fu_2725_p3 = ((board_7_load_reg_5317[0:0] === 1'b1) ? wellCounter_3_6_reg_5981 : tmp_20_7_fu_2720_p2);

assign wellCounter_2_8_fu_2922_p3 = ((board_8_load_reg_5333[0:0] === 1'b1) ? wellCounter_3_7_reg_6052 : tmp_20_8_fu_2917_p2);

assign wellCounter_2_9_fu_3134_p3 = ((board_9_load_reg_5349[0:0] === 1'b1) ? wellCounter_3_8_reg_6116 : tmp_20_9_fu_3129_p2);

assign wellCounter_2_fu_1436_p3 = ((board_0_load_reg_5201[0:0] === 1'b1) ? wellCounter_reg_1037 : tmp_12_fu_1430_p2);

assign wellCounter_2_s_fu_3316_p3 = ((board_10_load_reg_5365[0:0] === 1'b1) ? wellCounter_3_9_reg_6185 : tmp_20_s_fu_3311_p2);

assign wellCounter_3_10_fu_3547_p3 = ((rowEliminated_11_lo_reg_4642[0:0] === 1'b1) ? wellCounter_3_s_reg_6254 : sel_tmp55_fu_3541_p3);

assign wellCounter_3_11_fu_3749_p3 = ((rowEliminated_12_lo_reg_4653[0:0] === 1'b1) ? wellCounter_3_10_reg_6320 : sel_tmp60_fu_3743_p3);

assign wellCounter_3_12_fu_3934_p3 = ((rowEliminated_13_lo_reg_4664[0:0] === 1'b1) ? wellCounter_3_11_reg_6387 : sel_tmp65_fu_3928_p3);

assign wellCounter_3_13_fu_4168_p3 = ((rowEliminated_14_lo_reg_4675[0:0] === 1'b1) ? wellCounter_3_12_reg_6462 : sel_tmp70_fu_4162_p3);

assign wellCounter_3_14_fu_4220_p3 = ((rowEliminated_15_lo_reg_4686[0:0] === 1'b1) ? wellCounter_3_13_reg_6497 : sel_tmp75_fu_4214_p3);

assign wellCounter_3_15_fu_4270_p3 = ((rowEliminated_16_lo_reg_4697[0:0] === 1'b1) ? wellCounter_3_14_reg_6513 : sel_tmp80_fu_4264_p3);

assign wellCounter_3_16_fu_4320_p3 = ((rowEliminated_17_lo_reg_4708[0:0] === 1'b1) ? wellCounter_3_15_reg_6529 : sel_tmp85_fu_4314_p3);

assign wellCounter_3_17_fu_4370_p3 = ((rowEliminated_18_lo_reg_4719[0:0] === 1'b1) ? wellCounter_3_16_reg_6545 : sel_tmp90_fu_4364_p3);

assign wellCounter_3_18_fu_4413_p3 = ((rowEliminated_19_lo_reg_4730[0:0] === 1'b1) ? wellCounter_3_17_reg_6561 : sel_tmp94_fu_4406_p3);

assign wellCounter_3_1_fu_1635_p3 = ((rowEliminated_1_loa_reg_4532[0:0] === 1'b1) ? wellCounter_3_reg_5528 : sel_tmp5_fu_1629_p3);

assign wellCounter_3_2_fu_1800_p3 = ((rowEliminated_2_loa_reg_4543[0:0] === 1'b1) ? wellCounter_3_1_reg_5669 : sel_tmp10_fu_1794_p3);

assign wellCounter_3_3_fu_1979_p3 = ((rowEliminated_3_loa_reg_4554[0:0] === 1'b1) ? wellCounter_3_2_reg_5725 : sel_tmp15_fu_1973_p3);

assign wellCounter_3_4_fu_2142_p3 = ((rowEliminated_4_loa_reg_4565[0:0] === 1'b1) ? wellCounter_3_3_reg_5781 : sel_tmp20_fu_2136_p3);

assign wellCounter_3_5_fu_2349_p3 = ((rowEliminated_5_loa_reg_4576[0:0] === 1'b1) ? wellCounter_3_4_reg_5850 : sel_tmp25_fu_2343_p3);

assign wellCounter_3_6_fu_2555_p3 = ((rowEliminated_6_loa_reg_4587[0:0] === 1'b1) ? wellCounter_3_5_reg_5916 : sel_tmp30_fu_2549_p3);

assign wellCounter_3_7_fu_2749_p3 = ((rowEliminated_7_loa_reg_4598[0:0] === 1'b1) ? wellCounter_3_6_reg_5981 : sel_tmp35_fu_2743_p3);

assign wellCounter_3_8_fu_2946_p3 = ((rowEliminated_8_loa_reg_4609[0:0] === 1'b1) ? wellCounter_3_7_reg_6052 : sel_tmp40_fu_2940_p3);

assign wellCounter_3_9_fu_3158_p3 = ((rowEliminated_9_loa_reg_4620[0:0] === 1'b1) ? wellCounter_3_8_reg_6116 : sel_tmp45_fu_3152_p3);

assign wellCounter_3_fu_1475_p3 = ((rowEliminated_0_loa_reg_4526[0:0] === 1'b1) ? wellCounter_reg_1037 : sel_tmp_fu_1467_p3);

assign wellCounter_3_s_fu_3340_p3 = ((rowEliminated_10_lo_reg_4631[0:0] === 1'b1) ? wellCounter_3_9_reg_6185 : sel_tmp50_fu_3334_p3);

assign wellDepth_1_10_fu_3534_p3 = ((board_11_load_reg_5381[0:0] === 1'b1) ? 4'd1 : tmp_21_10_fu_3529_p2);

assign wellDepth_1_11_fu_3736_p3 = ((board_12_load_reg_5397[0:0] === 1'b1) ? 4'd1 : tmp_21_11_fu_3731_p2);

assign wellDepth_1_12_fu_3921_p3 = ((board_13_load_reg_5413[0:0] === 1'b1) ? 4'd1 : tmp_21_12_fu_3916_p2);

assign wellDepth_1_13_fu_4155_p3 = ((board_14_load_reg_5429[0:0] === 1'b1) ? 5'd1 : tmp_21_13_fu_4149_p2);

assign wellDepth_1_14_fu_4207_p3 = ((board_15_load_reg_5445[0:0] === 1'b1) ? 5'd1 : tmp_21_14_fu_4202_p2);

assign wellDepth_1_15_fu_4257_p3 = ((board_16_load_reg_5461[0:0] === 1'b1) ? 5'd1 : tmp_21_15_fu_4252_p2);

assign wellDepth_1_16_fu_4307_p3 = ((board_17_load_reg_5477[0:0] === 1'b1) ? 5'd1 : tmp_21_16_fu_4302_p2);

assign wellDepth_1_17_fu_4357_p3 = ((board_18_load_reg_5493[0:0] === 1'b1) ? 5'd1 : tmp_21_17_fu_4352_p2);

assign wellDepth_1_1_fu_1606_p3 = ((board_1_load_reg_5221[0:0] === 1'b1) ? 2'd1 : tmp_21_1_fu_1601_p2);

assign wellDepth_1_2_fu_1782_p3 = ((board_2_load_reg_5237[0:0] === 1'b1) ? 3'd1 : tmp_21_2_fu_1776_p2);

assign wellDepth_1_3_fu_1961_p3 = ((board_3_load_reg_5253[0:0] === 1'b1) ? 3'd1 : tmp_21_3_fu_1956_p2);

assign wellDepth_1_4_fu_2129_p3 = ((board_4_load_reg_5269[0:0] === 1'b1) ? 3'd1 : tmp_21_4_fu_2124_p2);

assign wellDepth_1_5_fu_2336_p3 = ((board_5_load_reg_5285[0:0] === 1'b1) ? 3'd1 : tmp_21_5_fu_2331_p2);

assign wellDepth_1_6_fu_2542_p3 = ((board_6_load_reg_5301[0:0] === 1'b1) ? 4'd1 : tmp_21_6_fu_2536_p2);

assign wellDepth_1_7_fu_2736_p3 = ((board_7_load_reg_5317[0:0] === 1'b1) ? 4'd1 : tmp_21_7_fu_2731_p2);

assign wellDepth_1_8_fu_2933_p3 = ((board_8_load_reg_5333[0:0] === 1'b1) ? 4'd1 : tmp_21_8_fu_2928_p2);

assign wellDepth_1_9_fu_3145_p3 = ((board_9_load_reg_5349[0:0] === 1'b1) ? 4'd1 : tmp_21_9_fu_3140_p2);

assign wellDepth_1_fu_1443_p3 = ((board_0_load_reg_5201[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign wellDepth_1_s_fu_3327_p3 = ((board_10_load_reg_5365[0:0] === 1'b1) ? 4'd1 : tmp_21_s_fu_3322_p2);

assign wellDepth_2_10_cast_fu_3717_p1 = wellDepth_2_10_reg_6328;

assign wellDepth_2_10_fu_3559_p3 = ((rowEliminated_11_lo_reg_4642[0:0] === 1'b1) ? wellDepth_2_s_reg_6262 : sel_tmp56_fu_3553_p3);

assign wellDepth_2_11_cast_fu_3902_p1 = wellDepth_2_11_reg_6395;

assign wellDepth_2_11_fu_3761_p3 = ((rowEliminated_12_lo_reg_4653[0:0] === 1'b1) ? wellDepth_2_10_reg_6328 : sel_tmp61_fu_3755_p3);

assign wellDepth_2_12_cast1_fu_4132_p1 = wellDepth_2_12_reg_6470;

assign wellDepth_2_12_cast_fu_4135_p1 = wellDepth_2_12_reg_6470;

assign wellDepth_2_12_fu_3946_p3 = ((rowEliminated_13_lo_reg_4664[0:0] === 1'b1) ? wellDepth_2_11_reg_6395 : sel_tmp66_fu_3940_p3);

assign wellDepth_2_13_cast_fu_4188_p1 = wellDepth_2_13_reg_6505;

assign wellDepth_2_13_fu_4181_p3 = ((rowEliminated_14_lo_reg_4675[0:0] === 1'b1) ? wellDepth_2_12_cast_fu_4135_p1 : sel_tmp71_fu_4174_p3);

assign wellDepth_2_14_cast_fu_4238_p1 = wellDepth_2_14_reg_6521;

assign wellDepth_2_14_fu_4232_p3 = ((rowEliminated_15_lo_reg_4686[0:0] === 1'b1) ? wellDepth_2_13_reg_6505 : sel_tmp76_fu_4226_p3);

assign wellDepth_2_15_cast_fu_4288_p1 = wellDepth_2_15_reg_6537;

assign wellDepth_2_15_fu_4282_p3 = ((rowEliminated_16_lo_reg_4697[0:0] === 1'b1) ? wellDepth_2_14_reg_6521 : sel_tmp81_fu_4276_p3);

assign wellDepth_2_16_cast_fu_4338_p1 = wellDepth_2_16_reg_6553;

assign wellDepth_2_16_fu_4332_p3 = ((rowEliminated_17_lo_reg_4708[0:0] === 1'b1) ? wellDepth_2_15_reg_6537 : sel_tmp86_fu_4326_p3);

assign wellDepth_2_17_cast_fu_4388_p1 = wellDepth_2_17_reg_6569;

assign wellDepth_2_17_fu_4382_p3 = ((rowEliminated_18_lo_reg_4719[0:0] === 1'b1) ? wellDepth_2_16_reg_6553 : sel_tmp91_fu_4376_p3);

assign wellDepth_2_1_cast1_fu_1759_p1 = wellDepth_2_1_reg_5677;

assign wellDepth_2_1_cast_fu_1762_p1 = wellDepth_2_1_reg_5677;

assign wellDepth_2_1_fu_1647_p3 = ((rowEliminated_1_loa_reg_4532[0:0] === 1'b1) ? wellDepth_2_reg_5536 : sel_tmp6_fu_1641_p3);

assign wellDepth_2_2_cast_fu_1942_p1 = wellDepth_2_2_reg_5733;

assign wellDepth_2_2_fu_1813_p3 = ((rowEliminated_2_loa_reg_4543[0:0] === 1'b1) ? wellDepth_2_1_cast_fu_1762_p1 : sel_tmp11_fu_1806_p3);

assign wellDepth_2_3_cast_fu_2110_p1 = wellDepth_2_3_reg_5789;

assign wellDepth_2_3_fu_1991_p3 = ((rowEliminated_3_loa_reg_4554[0:0] === 1'b1) ? wellDepth_2_2_reg_5733 : sel_tmp16_fu_1985_p3);

assign wellDepth_2_4_cast_fu_2317_p1 = wellDepth_2_4_reg_5858;

assign wellDepth_2_4_fu_2154_p3 = ((rowEliminated_4_loa_reg_4565[0:0] === 1'b1) ? wellDepth_2_3_reg_5789 : sel_tmp21_fu_2148_p3);

assign wellDepth_2_5_cast1_fu_2519_p1 = wellDepth_2_5_reg_5924;

assign wellDepth_2_5_cast_fu_2522_p1 = wellDepth_2_5_reg_5924;

assign wellDepth_2_5_fu_2361_p3 = ((rowEliminated_5_loa_reg_4576[0:0] === 1'b1) ? wellDepth_2_4_reg_5858 : sel_tmp26_fu_2355_p3);

assign wellDepth_2_6_cast_fu_2717_p1 = wellDepth_2_6_reg_5989;

assign wellDepth_2_6_fu_2568_p3 = ((rowEliminated_6_loa_reg_4587[0:0] === 1'b1) ? wellDepth_2_5_cast_fu_2522_p1 : sel_tmp31_fu_2561_p3);

assign wellDepth_2_7_cast_fu_2914_p1 = wellDepth_2_7_reg_6060;

assign wellDepth_2_7_fu_2761_p3 = ((rowEliminated_7_loa_reg_4598[0:0] === 1'b1) ? wellDepth_2_6_reg_5989 : sel_tmp36_fu_2755_p3);

assign wellDepth_2_8_cast_fu_3126_p1 = wellDepth_2_8_reg_6124;

assign wellDepth_2_8_fu_2958_p3 = ((rowEliminated_8_loa_reg_4609[0:0] === 1'b1) ? wellDepth_2_7_reg_6060 : sel_tmp41_fu_2952_p3);

assign wellDepth_2_9_cast_fu_3308_p1 = wellDepth_2_9_reg_6193;

assign wellDepth_2_9_fu_3170_p3 = ((rowEliminated_9_loa_reg_4620[0:0] === 1'b1) ? wellDepth_2_8_reg_6124 : sel_tmp46_fu_3164_p3);

assign wellDepth_2_cast_5_fu_3515_p1 = wellDepth_2_s_reg_6262;

assign wellDepth_2_cast_fu_1587_p1 = wellDepth_2_reg_5536;

assign wellDepth_2_fu_1490_p3 = ((rowEliminated_0_loa_reg_4526[0:0] === 1'b1) ? 2'd1 : sel_tmp1_fu_1482_p3);

assign wellDepth_2_s_fu_3352_p3 = ((rowEliminated_10_lo_reg_4631[0:0] === 1'b1) ? wellDepth_2_9_reg_6193 : sel_tmp51_fu_3346_p3);

always @ (posedge ap_clk) begin
    tmp_18_reg_4519[0] <= 1'b0;
end

endmodule //getColScores
