[{ "id": "Introduction", "parent" : "#", "text": "Introduction", "a_attr": {"href": "Introduction.html"}  },{ "id": "Welcome", "parent" : "Introduction", "text": "Welcome", "a_attr": {"href": "Welcome.html"}  },{ "id": "Whatsnew", "parent" : "Introduction", "text": "What's new", "a_attr": {"href": "Whatsnew.html"}  },{ "id": "GettingStarted", "parent" : "#", "text": "Getting Started", "a_attr": {"href": "GettingStarted.html"}  },{ "id": "Systemrequirements", "parent" : "GettingStarted", "text": "System requirements", "a_attr": {"href": "Systemrequirements.html"}  },{ "id": "Gettinghelp", "parent" : "GettingStarted", "text": "Getting help", "a_attr": {"href": "Gettinghelp.html"}  },{ "id": "JEUQFL", "parent" : "#", "text": "Intel Pentium Instruction Set Reference", "a_attr": {"href": "JEUQFL.html"}  },{ "id": "JEUQFC", "parent" : "#", "text": "Basic Architecture Overview", "a_attr": {"href": "JEUQFC.html"}  },{ "id": "JEUQFD", "parent" : "#", "text": "Documentation Format", "a_attr": {"href": "JEUQFD.html"}  },{ "id": "JEUQFG", "parent" : "#", "text": "Conventions", "a_attr": {"href": "JEUQFG.html"}  },{ "id": "JEUQFI", "parent" : "#", "text": "Pentium Optimisations", "a_attr": {"href": "JEUQFI.html"}  },{ "id": "JEUQGL", "parent" : "#", "text": "AAA - Ascii Adjust for Addition", "a_attr": {"href": "JEUQGL.html"}  },{ "id": "JEUQHL", "parent" : "#", "text": "AAD - Ascii Adjust AX Before Division", "a_attr": {"href": "JEUQHL.html"}  },{ "id": "JEUQIL", "parent" : "#", "text": "AAM - Ascii Adjust AX After Multiply", "a_attr": {"href": "JEUQIL.html"}  },{ "id": "JEUQJL", "parent" : "#", "text": "AAS - ASCII Adjust AL After Subtraction", "a_attr": {"href": "JEUQJL.html"}  },{ "id": "JEUQKL", "parent" : "#", "text": "ADC - Add with Carry", "a_attr": {"href": "JEUQKL.html"}  },{ "id": "JEUQLL", "parent" : "#", "text": "ADD - Add", "a_attr": {"href": "JEUQLL.html"}  },{ "id": "JEUQML", "parent" : "#", "text": "AND - Logical AND", "a_attr": {"href": "JEUQML.html"}  },{ "id": "JEUQNL", "parent" : "#", "text": "ARPL - Adjust RPL Field of Segment Selector", "a_attr": {"href": "JEUQNL.html"}  },{ "id": "CVXCO", "parent" : "#", "text": "BOUND - Check Array Index Against Bounds", "a_attr": {"href": "CVXCO.html"}  },{ "id": "CVX0O", "parent" : "#", "text": "BSF - Bit Scan Forward", "a_attr": {"href": "CVX0O.html"}  },{ "id": "MM7WS4", "parent" : "#", "text": "BSR - Bit Scan Reverse", "a_attr": {"href": "MM7WS4.html"}  },{ "id": "CVXO", "parent" : "#", "text": "BSWAP - Byte Swap", "a_attr": {"href": "CVXO.html"}  },{ "id": "CVX_O", "parent" : "#", "text": "BT - Bit Test", "a_attr": {"href": "CVX_O.html"}  },{ "id": "MM7WV4", "parent" : "#", "text": "BTC - Bit Test and Compliment", "a_attr": {"href": "MM7WV4.html"}  },{ "id": "MM7WW4", "parent" : "#", "text": "BTR - Bit Test and Reset", "a_attr": {"href": "MM7WW4.html"}  },{ "id": "MM7WX4", "parent" : "#", "text": "BTS - Bit Test and Set", "a_attr": {"href": "MM7WX4.html"}  },{ "id": "CVXAO", "parent" : "#", "text": "CALL - Call Procedure", "a_attr": {"href": "CVXAO.html"}  },{ "id": "CVXBO", "parent" : "#", "text": "CBW - Convert Byte to Word", "a_attr": {"href": "CVXBO.html"}  },{ "id": "CVXBJ", "parent" : "#", "text": "CWDE - Convert Word to Doubleword", "a_attr": {"href": "CVXBJ.html"}  },{ "id": "CVYCO", "parent" : "#", "text": "CDQ - Convert Double to Quad", "a_attr": {"href": "CVYCO.html"}  },{ "id": "CVY0O", "parent" : "#", "text": "CWD - Convert Word to Doubleword", "a_attr": {"href": "CVY0O.html"}  },{ "id": "MM7XS4", "parent" : "#", "text": "CLC - Clear Carry Flag", "a_attr": {"href": "MM7XS4.html"}  },{ "id": "CVYO", "parent" : "#", "text": "CLD - Clear Direction Flag", "a_attr": {"href": "CVYO.html"}  },{ "id": "CVY_O", "parent" : "#", "text": "CLI - Clear Interrupt Flag", "a_attr": {"href": "CVY_O.html"}  },{ "id": "MM7XV4", "parent" : "#", "text": "CLTS - Clear Task-Switched Flag in CR0", "a_attr": {"href": "MM7XV4.html"}  },{ "id": "MM7XW4", "parent" : "#", "text": "CMC - Complement Carry Flag", "a_attr": {"href": "MM7XW4.html"}  },{ "id": "CVYAO", "parent" : "#", "text": "CMP - Compare Two Operands", "a_attr": {"href": "CVYAO.html"}  },{ "id": "CVYBO", "parent" : "#", "text": "CMPS/CMPSB/CMPSW/CMPSD - Compare String Operands", "a_attr": {"href": "CVYBO.html"}  },{ "id": "CVZCO", "parent" : "#", "text": "CMPXCHG - Compare and Exchange", "a_attr": {"href": "CVZCO.html"}  },{ "id": "CVZ0O", "parent" : "#", "text": "CMPXCHG8B - Compare and Exchange 8 Bytes", "a_attr": {"href": "CVZ0O.html"}  },{ "id": "MM7YS4", "parent" : "#", "text": "CPUID - CPU Identification", "a_attr": {"href": "MM7YS4.html"}  },{ "id": "CVZO", "parent" : "#", "text": "DAA - Decimal Adjust AL after Addition", "a_attr": {"href": "CVZO.html"}  },{ "id": "CVZ_O", "parent" : "#", "text": "DAS - Decimal Adjust AL after Subtraction", "a_attr": {"href": "CVZ_O.html"}  },{ "id": "MM7YV4", "parent" : "#", "text": "DEC - Decrement by 1", "a_attr": {"href": "MM7YV4.html"}  },{ "id": "MM7YW4", "parent" : "#", "text": "DIV - Unsigned Divide", "a_attr": {"href": "MM7YW4.html"}  },{ "id": "CVZAO", "parent" : "#", "text": "ENTER - Make Stack Frame for Procedure Parameters", "a_attr": {"href": "CVZAO.html"}  },{ "id": "CVZBO", "parent" : "#", "text": "HLT - Halt", "a_attr": {"href": "CVZBO.html"}  },{ "id": "224OZ3T", "parent" : "#", "text": "IDIV - Signed Divide", "a_attr": {"href": "224OZ3T.html"}  },{ "id": "MM7ZR4", "parent" : "#", "text": "IMUL - Signed Multiply", "a_attr": {"href": "MM7ZR4.html"}  },{ "id": "MM7ZS4", "parent" : "#", "text": "IN - Input from Port", "a_attr": {"href": "MM7ZS4.html"}  },{ "id": "MM7ZT4", "parent" : "#", "text": "INC - Increment by 1", "a_attr": {"href": "MM7ZT4.html"}  },{ "id": "MM7ZU4", "parent" : "#", "text": "INS/INSB/INSW/INSD - Input from Port to String", "a_attr": {"href": "MM7ZU4.html"}  },{ "id": "MM7ZV4", "parent" : "#", "text": "INT n/INTO/INT 3 - Call to Interrupt Procedure", "a_attr": {"href": "MM7ZV4.html"}  },{ "id": "MM7ZW4", "parent" : "#", "text": "INVD - Invalidate Internal Caches", "a_attr": {"href": "MM7ZW4.html"}  },{ "id": "MM7ZX4", "parent" : "#", "text": "INVLPG - Invalidate TLB Entry", "a_attr": {"href": "MM7ZX4.html"}  },{ "id": "MM7ZY4", "parent" : "#", "text": "IRET/IRETD - Interrupt Return", "a_attr": {"href": "MM7ZY4.html"}  },{ "id": "MM7ZZ4", "parent" : "#", "text": "Jcc - Jump if Condition Is Met", "a_attr": {"href": "MM7ZZ4.html"}  },{ "id": "CW1CO", "parent" : "#", "text": "JMP - Jump", "a_attr": {"href": "CW1CO.html"}  },{ "id": "CW1CJ", "parent" : "#", "text": "JCXZ/JECXZ - Jump if CX/EAX = 0", "a_attr": {"href": "CW1CJ.html"}  },{ "id": "CW10O", "parent" : "#", "text": "LAHF - Load Status Flags into AH Register", "a_attr": {"href": "CW10O.html"}  },{ "id": "224OZVT", "parent" : "#", "text": "LAR - Load Access Rights Byte", "a_attr": {"href": "224OZVT.html"}  },{ "id": "CW1O", "parent" : "#", "text": "LDS - Load Far Pointer", "a_attr": {"href": "CW1O.html"}  },{ "id": "CW1_O", "parent" : "#", "text": "LES - Load Far Pointer", "a_attr": {"href": "CW1_O.html"}  },{ "id": "224OZYT", "parent" : "#", "text": "LFS - Load Far Pointer", "a_attr": {"href": "224OZYT.html"}  },{ "id": "224OZZT", "parent" : "#", "text": "LGS - Load Far Pointer", "a_attr": {"href": "224OZZT.html"}  },{ "id": "3AGZ4I", "parent" : "#", "text": "LSS - Load Far Pointer", "a_attr": {"href": "3AGZ4I.html"}  },{ "id": "CW1AO", "parent" : "#", "text": "LEA - Load Effective Address", "a_attr": {"href": "CW1AO.html"}  },{ "id": "CW1BO", "parent" : "#", "text": "LEAVE - High Level Procedure Exit", "a_attr": {"href": "CW1BO.html"}  },{ "id": "CW2CO", "parent" : "#", "text": "LGDT/LIDT - Load Global/Interrupt Descriptor Table Register", "a_attr": {"href": "CW2CO.html"}  },{ "id": "CW20O", "parent" : "#", "text": "LLDT - Load Local Descriptor Table Register", "a_attr": {"href": "CW20O.html"}  },{ "id": "MM81S4", "parent" : "#", "text": "LIDT - Load Interrupt Descriptor Table Register", "a_attr": {"href": "MM81S4.html"}  },{ "id": "CW2O", "parent" : "#", "text": "LMSW - Load Machine Status Word", "a_attr": {"href": "CW2O.html"}  },{ "id": "CW2_O", "parent" : "#", "text": "LOCK - Assert LOCK# Signal Prefix", "a_attr": {"href": "CW2_O.html"}  },{ "id": "MM81V4", "parent" : "#", "text": "LODS/LODSB/LODSW/LODSD - Load String", "a_attr": {"href": "MM81V4.html"}  },{ "id": "MM81W4", "parent" : "#", "text": "LOOP - Loop According to ECX Counter", "a_attr": {"href": "MM81W4.html"}  },{ "id": "MM81X4", "parent" : "#", "text": "LOOPcc - Loop According to ECX Counter", "a_attr": {"href": "MM81X4.html"}  },{ "id": "CW2AO", "parent" : "#", "text": "LSL - Load Segment Limit", "a_attr": {"href": "CW2AO.html"}  },{ "id": "CW2BO", "parent" : "#", "text": "LTR - Load Task Register", "a_attr": {"href": "CW2BO.html"}  },{ "id": "CW3CO", "parent" : "#", "text": "MOV - Move", "a_attr": {"href": "CW3CO.html"}  },{ "id": "CW30O", "parent" : "#", "text": "MOV - Move to/from Control Registers", "a_attr": {"href": "CW30O.html"}  },{ "id": "MM82S4", "parent" : "#", "text": "MOV - Move to/from Debug Registers", "a_attr": {"href": "MM82S4.html"}  },{ "id": "MM82V4", "parent" : "#", "text": "MOVS/MOVSB/MOVSW/MOVSD - Move Data from String to String", "a_attr": {"href": "MM82V4.html"}  },{ "id": "MM82W4", "parent" : "#", "text": "MOVSX - Move with Sign-Extension", "a_attr": {"href": "MM82W4.html"}  },{ "id": "MM82X4", "parent" : "#", "text": "MOVZX - Move with Zero-Extend", "a_attr": {"href": "MM82X4.html"}  },{ "id": "CW3AO", "parent" : "#", "text": "MUL - Unsigned Multiply", "a_attr": {"href": "CW3AO.html"}  },{ "id": "CW3BO", "parent" : "#", "text": "NEG - Two's Complement Negation", "a_attr": {"href": "CW3BO.html"}  },{ "id": "CW4CO", "parent" : "#", "text": "NOP - No Operation", "a_attr": {"href": "CW4CO.html"}  },{ "id": "CW40O", "parent" : "#", "text": "NOT - One's Complement Negation", "a_attr": {"href": "CW40O.html"}  },{ "id": "MM83S4", "parent" : "#", "text": "OR - Logical Inclusive OR", "a_attr": {"href": "MM83S4.html"}  },{ "id": "CW4O", "parent" : "#", "text": "OUT - Output to Port", "a_attr": {"href": "CW4O.html"}  },{ "id": "CW4_O", "parent" : "#", "text": "OUTS/OUTSB/OUTSW/OUTSD - Output String to Port", "a_attr": {"href": "CW4_O.html"}  },{ "id": "MM83V4", "parent" : "#", "text": "POP - Pop a Value from the Stack", "a_attr": {"href": "MM83V4.html"}  },{ "id": "MM83W4", "parent" : "#", "text": "POPA/POPAD - Pop All General-Purpose Registers", "a_attr": {"href": "MM83W4.html"}  },{ "id": "MM83X4", "parent" : "#", "text": "POPF/POPFD - Pop Stack into EFLAGS Register", "a_attr": {"href": "MM83X4.html"}  },{ "id": "CW4AO", "parent" : "#", "text": "PUSH - Push Word or Doubleword Onto the Stack", "a_attr": {"href": "CW4AO.html"}  },{ "id": "CW4BO", "parent" : "#", "text": "PUSHA/PUSHAD - Push All General-Purpose Registers", "a_attr": {"href": "CW4BO.html"}  },{ "id": "CW5CO", "parent" : "#", "text": "PUSHF/PUSHFD - Push EFLAGS Register onto the Stack", "a_attr": {"href": "CW5CO.html"}  },{ "id": "CW50O", "parent" : "#", "text": "RCL - Rotate Bits Left with CF", "a_attr": {"href": "CW50O.html"}  },{ "id": "CW50J", "parent" : "#", "text": "RCR - Rotate Bits Right with CF", "a_attr": {"href": "CW50J.html"}  },{ "id": "CW50L", "parent" : "#", "text": "ROL - Rotate Bits Left", "a_attr": {"href": "CW50L.html"}  },{ "id": "CW50N", "parent" : "#", "text": "ROR - Rotate Bits Right", "a_attr": {"href": "CW50N.html"}  },{ "id": "MM84S4", "parent" : "#", "text": "RDMSR - Read from Model Specific Register", "a_attr": {"href": "MM84S4.html"}  },{ "id": "MM84RZ", "parent" : "#", "text": "RDTSC - Read Time-Stamp Counter", "a_attr": {"href": "MM84RZ.html"}  },{ "id": "CW5O", "parent" : "#", "text": "REP/REPE/REPZ/REPNE/REPNZ - Repeat String Operation Prefix", "a_attr": {"href": "CW5O.html"}  },{ "id": "CW5_O", "parent" : "#", "text": "RET - Return from Procedure", "a_attr": {"href": "CW5_O.html"}  },{ "id": "MM84V4", "parent" : "#", "text": "RSM - Resume from System Management Mode", "a_attr": {"href": "MM84V4.html"}  },{ "id": "MM84W4", "parent" : "#", "text": "SAHF - Store AH into Flags", "a_attr": {"href": "MM84W4.html"}  },{ "id": "MM84X4", "parent" : "#", "text": "SAL - Shift Arithmetic Left", "a_attr": {"href": "MM84X4.html"}  },{ "id": "MM84WZ", "parent" : "#", "text": "SAR - Shift Arithmetic Right", "a_attr": {"href": "MM84WZ.html"}  },{ "id": "MM84X1", "parent" : "#", "text": "SHL - Shift Left", "a_attr": {"href": "MM84X1.html"}  },{ "id": "MM84X3", "parent" : "#", "text": "SHR - Shift Right", "a_attr": {"href": "MM84X3.html"}  },{ "id": "CW5AO", "parent" : "#", "text": "SBB - Integer Subtraction with Borrow", "a_attr": {"href": "CW5AO.html"}  },{ "id": "CW5BO", "parent" : "#", "text": "SCAS/SCASB/SCASW/SCASD - Scan String", "a_attr": {"href": "CW5BO.html"}  },{ "id": "CVXCO0", "parent" : "#", "text": "SETcc - Set Byte on Condition", "a_attr": {"href": "CVXCO0.html"}  },{ "id": "CVXCF0", "parent" : "#", "text": "SGDT/SIDT - Store Global/Interrupt Descriptor Table Register", "a_attr": {"href": "CVXCF0.html"}  },{ "id": "CVXCG0", "parent" : "#", "text": "SHLD - Double Precision Shift Left", "a_attr": {"href": "CVXCG0.html"}  },{ "id": "CVXCH0", "parent" : "#", "text": "SHRD - Double Precision Shift Right", "a_attr": {"href": "CVXCH0.html"}  },{ "id": "CVXCI0", "parent" : "#", "text": "SIDT - Store Interrupt Descriptor Table Register", "a_attr": {"href": "CVXCI0.html"}  },{ "id": "CVXCJ0", "parent" : "#", "text": "SLDT - Store Local Descriptor Table Register", "a_attr": {"href": "CVXCJ0.html"}  },{ "id": "CVXCK0", "parent" : "#", "text": "SMSW - Store Machine Status Word", "a_attr": {"href": "CVXCK0.html"}  },{ "id": "CVXCL0", "parent" : "#", "text": "STC - Set Carry Flag", "a_attr": {"href": "CVXCL0.html"}  },{ "id": "CVXCM0", "parent" : "#", "text": "STD - Set Direction Flag", "a_attr": {"href": "CVXCM0.html"}  },{ "id": "CVXCN0", "parent" : "#", "text": "STI - Set Interrupt Flag", "a_attr": {"href": "CVXCN0.html"}  },{ "id": "CVX0O0", "parent" : "#", "text": "STOS/STOSB/STOSW/STOSD - Store String", "a_attr": {"href": "CVX0O0.html"}  },{ "id": "CVX0F0", "parent" : "#", "text": "STR - Store Task Register", "a_attr": {"href": "CVX0F0.html"}  },{ "id": "CVX0G0", "parent" : "#", "text": "SUB - Subtract", "a_attr": {"href": "CVX0G0.html"}  },{ "id": "CVX0H0", "parent" : "#", "text": "TEST - Logical Compare", "a_attr": {"href": "CVX0H0.html"}  },{ "id": "CVX0I0", "parent" : "#", "text": "VERR/VERW - Verify a Segment for Reading or Writing", "a_attr": {"href": "CVX0I0.html"}  },{ "id": "CVX0J0", "parent" : "#", "text": "WAIT - Wait", "a_attr": {"href": "CVX0J0.html"}  },{ "id": "CVX0K0", "parent" : "#", "text": "WBINVD - Write Back and Invalidate Cache", "a_attr": {"href": "CVX0K0.html"}  },{ "id": "CVX0L0", "parent" : "#", "text": "WRMSR - Write to Model Specific Register", "a_attr": {"href": "CVX0L0.html"}  },{ "id": "CVX0M0", "parent" : "#", "text": "XADD - Exchange and Add", "a_attr": {"href": "CVX0M0.html"}  },{ "id": "CVX0N0", "parent" : "#", "text": "XCHG - Exchange Register/Memory with Register", "a_attr": {"href": "CVX0N0.html"}  },{ "id": "37Q29VO", "parent" : "#", "text": "XLAT/XLATB - Table Look-up Translation", "a_attr": {"href": "37Q29VO.html"}  },{ "id": "37Q29MO", "parent" : "#", "text": "XOR - Logical Exclusive OR", "a_attr": {"href": "37Q29MO.html"}  }]