
---------- Begin Simulation Statistics ----------
final_tick                                  376741875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2986                       # Simulator instruction rate (inst/s)
host_mem_usage                                5256992                       # Number of bytes of host memory used
host_op_rate                                     3106                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    93.41                       # Real time elapsed on the host
host_tick_rate                                 488842                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      278913                       # Number of instructions simulated
sim_ops                                        290135                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000046                       # Number of seconds simulated
sim_ticks                                    45660625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.005904                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    6901                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7114                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                71                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7059                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              11                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               11                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7168                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      21                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            6                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       24375                       # Number of instructions committed
system.cpu.committedOps                         24498                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.997210                       # CPI: cycles per instruction
system.cpu.discardedOps                           247                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              10797                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              5410                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1987                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           10304                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.333644                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                            73057                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   17238     70.36%     70.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                      1      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.37% # Class of committed instruction
system.cpu.op_class_0::MemRead                   5299     21.63%     92.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1960      8.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    24498                       # Class of committed instruction
system.cpu.tickCycles                           62753                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           35                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 771                       # Transaction distribution
system.membus.trans_dist::ReadResp                855                       # Transaction distribution
system.membus.trans_dist::WriteReq               1046                       # Transaction distribution
system.membus.trans_dist::WriteResp              1046                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                8                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             67                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            17                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         1792                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         4288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         4288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           55                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         2447                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  121423                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3708                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002697                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051868                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3698     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3708                       # Request fanout histogram
system.membus.reqLayer6.occupancy             8850500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              19.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               47000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              132312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               12125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             166660                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer7.occupancy            6176010                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy             335750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         1555                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         1555                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           38                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         7206                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           55                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       114743                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy      8797721                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      7699000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0   1076463583                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma   1435284778                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total   2511748361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0   1435284778                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma   1076463583                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total   2511748361                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0   2511748361                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma   2511748361                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total   5023496722                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         1802                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         1802    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         1802                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      6310875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      4864000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         4288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         4928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         4288                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         4288                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst           67                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           10                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total           77                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     93910234                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data     14016453                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      107926687                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     93910234                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     93910234                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     93910234                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data     14016453                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     107926687                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              50112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           66304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           12                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1036                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.grayscale0_dma   1076463583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          21024679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1097488263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       16819743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma   1435284778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1452104521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       16819743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma   2511748361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         21024679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2549592784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000082835250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1854                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1077                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         782                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1036                       # Number of write requests accepted
system.mem_ctrls.readBursts                       782                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1036                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               68                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     25330925                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                45832175                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32433.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58683.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      721                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     962                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   782                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1036                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    812.137931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   629.524062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   362.707232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           14      9.66%      9.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            9      6.21%     15.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            7      4.83%     20.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      2.07%     22.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      2.07%     24.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.69%     25.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.07%     27.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.38%     28.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          103     71.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          145                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.962963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    150.296241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             26     96.30%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-783            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      38.444444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     35.535354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     20.279458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3     11.11%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4     14.81%     25.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      3.70%     29.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            12     44.44%     74.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      3.70%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      3.70%     81.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      7.41%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      3.70%     92.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      3.70%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109            1      3.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  49984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   66432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   50048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                66304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1094.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1454.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1096.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1452.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      45300625                       # Total gap between requests
system.mem_ctrls.avgGap                      24917.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1856                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1076463583.229532957077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 18221388.778624907136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 40647713.429240182042                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 1414260098.279425621033                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           12                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     45246335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       585840                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    933192375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    296071625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58914.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41845.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  77766031.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    289132.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     17105375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2479875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     26958410                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       376741875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        19941                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            19941                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        19941                       # number of overall hits
system.cpu.icache.overall_hits::total           19941                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           67                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             67                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           67                       # number of overall misses
system.cpu.icache.overall_misses::total            67                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2919375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2919375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2919375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2919375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        20008                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        20008                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        20008                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        20008                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003349                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003349                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003349                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003349                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43572.761194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43572.761194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43572.761194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43572.761194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           67                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           67                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           67                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           67                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2812750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2812750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2812750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2812750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003349                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003349                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003349                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003349                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41981.343284                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41981.343284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41981.343284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41981.343284                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        19941                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           19941                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           67                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            67                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2919375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2919375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        20008                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        20008                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003349                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003349                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43572.761194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43572.761194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           67                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2812750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2812750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003349                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003349                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41981.343284                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41981.343284                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            89.233457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    89.233457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.174284                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.174284                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.220703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             40083                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            40083                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         5437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5437                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5437                       # number of overall hits
system.cpu.dcache.overall_hits::total            5437                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           29                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           29                       # number of overall misses
system.cpu.dcache.overall_misses::total            29                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1909750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1909750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1909750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1909750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         5466                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5466                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         5466                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5466                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005306                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005306                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005306                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005306                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65853.448276                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65853.448276                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65853.448276                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65853.448276                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           24                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           24                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           25                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           25                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1551500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1551500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1551500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1551500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        65125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        65125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004391                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004391                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004391                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004391                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64645.833333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64645.833333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64645.833333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64645.833333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data         2605                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total         2605                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     25                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           17                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            17                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       985625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       985625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003195                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003195                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57977.941176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57977.941176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           17                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       960625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       960625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        65125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        65125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56507.352941                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56507.352941                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       924125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       924125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          146                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          146                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.082192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.082192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77010.416667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77010.416667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           22                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           22                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       590875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       590875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.047945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84410.714286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84410.714286                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         1792                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         1792                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     18392625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     18392625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10263.741629                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10263.741629                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 389                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.560000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          484                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             29057                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            29057                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    376741875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  376758750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2983                       # Simulator instruction rate (inst/s)
host_mem_usage                                5257128                       # Number of bytes of host memory used
host_op_rate                                     3103                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    93.50                       # Real time elapsed on the host
host_tick_rate                                 488548                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      278921                       # Number of instructions simulated
sim_ops                                        290149                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000046                       # Number of seconds simulated
sim_ticks                                    45677500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.993115                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    6903                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7117                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                72                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7061                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              11                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               11                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7172                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      22                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            6                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       24383                       # Number of instructions committed
system.cpu.committedOps                         24512                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.997334                       # CPI: cycles per instruction
system.cpu.discardedOps                           252                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              10805                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              5410                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1987                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           10306                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.333630                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                            73084                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   17245     70.35%     70.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                      1      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.36% # Class of committed instruction
system.cpu.op_class_0::MemRead                   5305     21.64%     92.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1960      8.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    24512                       # Class of committed instruction
system.cpu.tickCycles                           62778                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           35                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 771                       # Transaction distribution
system.membus.trans_dist::ReadResp                855                       # Transaction distribution
system.membus.trans_dist::WriteReq               1046                       # Transaction distribution
system.membus.trans_dist::WriteResp              1046                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                8                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             67                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            17                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         1792                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         4288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         4288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           55                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         2447                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  121423                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3708                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002697                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051868                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3698     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3708                       # Request fanout histogram
system.membus.reqLayer6.occupancy             8850500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              19.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               47000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              132312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               12125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             166660                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer7.occupancy            6176010                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy             335750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         1555                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         1555                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           38                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         7206                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           55                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       114743                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy      8797721                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      7699000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0   1076065897                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma   1434754529                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total   2510820426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0   1434754529                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma   1076065897                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total   2510820426                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0   2510820426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma   2510820426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total   5021640852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         1802                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         1802    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         1802                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      6310875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      4864000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         4288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         4928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         4288                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         4288                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst           67                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           10                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total           77                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     93875540                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data     14011275                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      107886815                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     93875540                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     93875540                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     93875540                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data     14011275                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     107886815                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              50112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           66304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           12                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1036                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.grayscale0_dma   1076065897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          21016912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1097082809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       16813530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma   1434754529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1451568059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       16813530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma   2510820426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         21016912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2548650867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000082835250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1854                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1077                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         782                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1036                       # Number of write requests accepted
system.mem_ctrls.readBursts                       782                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1036                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               68                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     25330925                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                45832175                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32433.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58683.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      721                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     962                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   782                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1036                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    812.137931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   629.524062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   362.707232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           14      9.66%      9.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            9      6.21%     15.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            7      4.83%     20.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      2.07%     22.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      2.07%     24.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.69%     25.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.07%     27.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.38%     28.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          103     71.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          145                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.962963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    150.296241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             26     96.30%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-783            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      38.444444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     35.535354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     20.279458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3     11.11%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4     14.81%     25.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      3.70%     29.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            12     44.44%     74.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      3.70%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      3.70%     81.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      7.41%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      3.70%     92.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      3.70%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109            1      3.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  49984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   66432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   50048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                66304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1094.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1454.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1095.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1451.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      45300625                       # Total gap between requests
system.mem_ctrls.avgGap                      24917.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1856                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1076065896.776312351227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 18214657.106890700758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 40632696.623063877225                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 1413737616.988670587540                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           12                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     45246335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       585840                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    933192375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    296071625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58914.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41845.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  77766031.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    289132.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     17105375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2496750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     26958410                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       376758750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        19950                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            19950                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        19950                       # number of overall hits
system.cpu.icache.overall_hits::total           19950                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           67                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             67                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           67                       # number of overall misses
system.cpu.icache.overall_misses::total            67                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2919375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2919375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2919375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2919375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        20017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        20017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        20017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        20017                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003347                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003347                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003347                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003347                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43572.761194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43572.761194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43572.761194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43572.761194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           67                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           67                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           67                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           67                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2812750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2812750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2812750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2812750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003347                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003347                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41981.343284                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41981.343284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41981.343284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41981.343284                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        19950                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           19950                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           67                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            67                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2919375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2919375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        20017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        20017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43572.761194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43572.761194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           67                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2812750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2812750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41981.343284                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41981.343284                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            89.242237                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               98336                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               113                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            870.230088                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    89.242237                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.174301                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.174301                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.220703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             40101                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            40101                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         5443                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5443                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5443                       # number of overall hits
system.cpu.dcache.overall_hits::total            5443                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           30                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             30                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           30                       # number of overall misses
system.cpu.dcache.overall_misses::total            30                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1909750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1909750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1909750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1909750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         5473                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5473                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         5473                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5473                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005481                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005481                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005481                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005481                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63658.333333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63658.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63658.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63658.333333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           25                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           25                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           25                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           25                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1551500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1551500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1551500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1551500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        65125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        65125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004568                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004568                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004568                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        62060                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        62060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        62060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        62060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data         2605                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total         2605                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     25                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           18                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            18                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       985625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       985625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5327                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5327                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54756.944444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54756.944444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           18                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       960625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       960625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        65125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        65125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003379                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003379                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53368.055556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53368.055556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       924125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       924125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          146                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          146                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.082192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.082192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77010.416667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77010.416667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           22                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           22                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       590875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       590875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.047945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84410.714286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84410.714286                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         1792                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         1792                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     18392625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     18392625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10263.741629                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10263.741629                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               13327                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               537                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.817505                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          484                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             29085                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            29085                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    376758750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
