$comment
	File created using the following command:
		vcd file verilog_outlines.msim.vcd -direction
$end
$date
	Sat Jul 02 20:23:28 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module switch_vlg_vec_tst $end
$var reg 1 ! fract_clk $end
$var reg 1 " in_0 $end
$var reg 1 # in_1 $end
$var reg 1 $ start $end
$var wire 1 % count4 [2] $end
$var wire 1 & count4 [1] $end
$var wire 1 ' count4 [0] $end
$var wire 1 ( p_out [3] $end
$var wire 1 ) p_out [2] $end
$var wire 1 * p_out [1] $end
$var wire 1 + p_out [0] $end
$var wire 1 , stop $end
$var wire 1 - write [3] $end
$var wire 1 . write [2] $end
$var wire 1 / write [1] $end
$var wire 1 0 write [0] $end
$var wire 1 1 sampler $end
$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 write[0]~output_o $end
$var wire 1 9 write[1]~output_o $end
$var wire 1 : write[2]~output_o $end
$var wire 1 ; write[3]~output_o $end
$var wire 1 < p_out[0]~output_o $end
$var wire 1 = p_out[1]~output_o $end
$var wire 1 > p_out[2]~output_o $end
$var wire 1 ? p_out[3]~output_o $end
$var wire 1 @ count4[0]~output_o $end
$var wire 1 A count4[1]~output_o $end
$var wire 1 B count4[2]~output_o $end
$var wire 1 C stop~output_o $end
$var wire 1 D fract_clk~input_o $end
$var wire 1 E start~input_o $end
$var wire 1 F stop~0_combout $end
$var wire 1 G in_0~input_o $end
$var wire 1 H in_1~input_o $end
$var wire 1 I count4~2_combout $end
$var wire 1 J count4~3_combout $end
$var wire 1 K count4[2]~reg0_q $end
$var wire 1 L stop~1_combout $end
$var wire 1 M stop~2_combout $end
$var wire 1 N stop~reg0_q $end
$var wire 1 O count4~0_combout $end
$var wire 1 P count4[0]~reg0_q $end
$var wire 1 Q count4~1_combout $end
$var wire 1 R count4[1]~reg0_q $end
$var wire 1 S p_out~0_combout $end
$var wire 1 T p_out~1_combout $end
$var wire 1 U p_out~2_combout $end
$var wire 1 V p_out[0]~reg0_q $end
$var wire 1 W p_out~3_combout $end
$var wire 1 X Decoder1~0_combout $end
$var wire 1 Y Decoder0~0_combout $end
$var wire 1 Z p_out~4_combout $end
$var wire 1 [ p_out[1]~reg0_q $end
$var wire 1 \ p_out~5_combout $end
$var wire 1 ] p_out[2]~reg0_q $end
$var wire 1 ^ p_out~6_combout $end
$var wire 1 _ p_out~7_combout $end
$var wire 1 ` p_out~8_combout $end
$var wire 1 a p_out[3]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
0'
0&
0%
0+
0*
0)
0(
1,
00
0/
0.
0-
x1
02
13
x4
15
16
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
1C
1D
0E
1F
0G
0H
0I
1J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
1X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
$end
#2000
0!
0D
01
#10000
1!
1D
11
1K
1I
0X
1Y
1B
1%
#12000
0!
0D
01
#20000
1!
1D
11
#22000
0!
0D
01
#30000
1!
1D
11
#32000
0!
0D
01
#40000
1!
1D
11
#42000
0!
0D
01
#50000
1$
1!
1E
1D
11
0F
0I
1X
0Y
0J
1M
#52000
0!
0D
01
#60000
0$
1!
0E
1D
11
1F
1I
0X
1Y
1J
0M
1N
0K
0F
0I
1X
0Y
0C
0B
0,
0%
0J
1M
#62000
0!
0D
01
#70000
1!
1D
11
#72000
0!
0D
01
#80000
1"
1!
1G
1D
11
1O
0X
#82000
0!
0D
01
#90000
0"
1!
0G
1D
11
0O
1X
1P
1O
0X
1Y
1@
1'
#92000
0!
0D
01
#100000
1#
1!
1H
1D
11
0O
1Q
1S
1^
1\
#102000
0!
0D
01
#110000
0#
1!
0H
1D
11
1O
0Q
0S
0^
0\
1]
1R
0P
1\
1Q
1^
0O
1>
1A
0@
1)
1&
0'
#112000
0!
0D
01
#120000
1!
1D
11
#122000
0!
0D
01
#130000
1!
1D
11
#132000
0!
0D
01
#140000
1$
1!
1E
1D
11
0Q
1X
0Y
0\
#142000
0!
0D
01
#150000
0$
1!
0E
1D
11
1Q
0X
1Y
1\
0]
0R
0\
0Q
1X
0Y
0^
0>
0A
0)
0&
#152000
0!
0D
01
#160000
1"
1!
1G
1D
11
1O
0X
#162000
0!
0D
01
#170000
1#
0"
1!
1H
0G
1D
11
1X
1Z
1P
0O
1Q
1S
0X
1Y
1^
1@
1'
1\
0Z
#172000
0!
0D
01
#180000
1!
1D
11
1]
1R
0P
1_
1O
0S
1>
1A
0@
1)
1&
0'
1`
#182000
0!
0D
01
#190000
0#
1!
0H
1D
11
0O
0_
0`
1a
1P
1`
1O
0^
1?
1@
1(
1'
#192000
0!
0D
01
#200000
1"
1!
1G
1D
11
1I
1L
0O
0Q
1T
1J
0M
#202000
0!
0D
01
#210000
0"
1!
0G
1D
11
0I
0L
1O
1Q
0T
0J
1M
0N
0R
0P
1K
1F
0O
0Q
1I
1C
0A
0@
1B
1,
0&
0'
1%
1J
0M
#212000
0!
0D
01
#220000
1!
1D
11
#222000
0!
0D
01
#230000
1$
1!
1E
1D
11
0F
0I
1X
0Y
0\
0`
0J
1M
#232000
0!
0D
01
#240000
1"
0$
1!
1G
0E
1D
11
1I
0X
1`
1F
1Y
1\
1J
0M
1N
0a
0]
0K
0F
1O
0`
0\
0I
0Y
0C
0?
0>
0B
0,
0(
0)
0%
0J
1M
#242000
0!
0D
01
#250000
0"
1!
0G
1D
11
0O
1X
1P
1O
0X
1Y
1@
1'
#252000
0!
0D
01
#260000
1!
1D
11
#262000
0!
0D
01
#270000
1#
1!
1H
1D
11
0O
1Q
1S
1^
1\
#272000
0!
0D
01
#280000
0#
1!
0H
1D
11
1O
0Q
0S
0^
0\
1]
1R
0P
1\
1Q
1^
0O
1>
1A
0@
1)
1&
0'
#282000
0!
0D
01
#290000
1"
1!
1G
1D
11
1O
#292000
0!
0D
01
#300000
0"
1!
0G
1D
11
0O
1P
1O
0^
1@
1'
#302000
0!
0D
01
#310000
1!
1D
11
#312000
0!
0D
01
#320000
1!
1D
11
#322000
0!
0D
01
#330000
1!
1D
11
#332000
0!
0D
01
#340000
1"
1!
1G
1D
11
1I
1L
0O
0Q
1T
1J
0M
#342000
0!
0D
01
#350000
0"
1!
0G
1D
11
0I
0L
1O
1Q
0T
0J
1M
0N
0R
0P
1K
1F
0O
0Q
1I
1C
0A
0@
1B
1,
0&
0'
1%
1J
0M
#352000
0!
0D
01
#360000
1!
1D
11
#362000
0!
0D
01
#370000
1!
1D
11
#372000
0!
0D
01
#380000
1!
1D
11
#382000
0!
0D
01
#390000
1!
1D
11
#392000
0!
0D
01
#400000
1!
1D
11
#402000
0!
0D
01
#410000
1!
1D
11
#412000
0!
0D
01
#420000
1!
1D
11
#422000
0!
0D
01
#430000
1!
1D
11
#432000
0!
0D
01
#440000
1!
1D
11
#442000
0!
0D
01
#450000
1!
1D
11
#452000
0!
0D
01
#460000
1!
1D
11
#462000
0!
0D
01
#470000
1!
1D
11
#472000
0!
0D
01
#480000
1!
1D
11
#482000
0!
0D
01
#490000
1!
1D
11
#492000
0!
0D
01
#500000
