    <postMsg mid="35935050" type="Warning" dynamic="1" navigation=    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM8"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM7"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM6"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM5"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM4"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM3"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM2"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM1"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM0"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="I"  />
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(1): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="1"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v(40): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v" arg3="40"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(2): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="2"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v(50): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v" arg3="50"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(3): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="3"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v(52): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v" arg3="52"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(4): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="4"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v(39): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v" arg3="39"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(5): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="5"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(44): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v" arg3="44"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(6): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="6"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v(47): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v" arg3="47"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(7): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="7"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v(52): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v" arg3="52"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(8): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="8"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v(53): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v" arg3="53"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(9): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="9"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v(52): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v" arg3="52"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(10): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="10"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v(51): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v" arg3="51"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(11): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="11"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v(48): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v" arg3="48"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(12): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="12"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v(45): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v" arg3="45"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(13): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="13"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v(45): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v" arg3="45"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(14): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="14"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v(50): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v" arg3="50"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(15): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="15"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v(49): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v" arg3="49"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(16): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="16"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v(45): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v" arg3="45"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(17): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="17"  />
Analyzing Verilog file z:/es4/es4-fruit-salad-game/mypll/rtl/mypll.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd

    <postMsg mid="35921014" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd(4): " arg1="components" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd" arg3="4"  />
Analyzing VHDL file z:/es4/es4-fruit-salad-game/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file z:/es4/es4-fruit-salad-game/source/impl_1/vga.vhd

    <postMsg mid="35921012" type="Info" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/vga.vhd(5): " arg1="vga" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/vga.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/vga.vhd(17): " arg1="synth" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/vga.vhd" arg3="17"  />
Analyzing VHDL file z:/es4/es4-fruit-salad-game/source/impl_1/vga_controller.vhd. VHDL-1481
Analyzing VHDL file z:/es4/es4-fruit-salad-game/source/impl_1/vga_controller.vhd

    <postMsg mid="35921012" type="Info" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/vga_controller.vhd(6): " arg1="vga_controller" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/vga_controller.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/vga_controller.vhd(23): " arg1="synth" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/vga_controller.vhd" arg3="23"  />
Analyzing VHDL file z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd

    <postMsg mid="35921012" type="Info" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd(5): " arg1="fruitrom" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd(15): " arg1="synth" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd" arg3="15"  />
    <postMsg mid="35921261" type="Error" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd(1528): " arg1="end" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd" arg3="1528"  />
child process exited abnormally
Fail to run synthesis -f fruitSalad_impl_1_lattice.synproj -gui -msgset Z:/Es4/ES4-fruit-salad-game/promote.xml 

"C:/lscc/radiant/2023.1/tcltk/windows/bin/tclsh" "fruitSalad_impl_1_synthesize.tcl"

cpe -f fruitSalad_impl_1.cprj mypll.cprj -a iCE40UP -o fruitSalad_impl_1_cpe.ldc
    <postMsg mid="35831026" type="Warning" dynamic="0" navigation="0"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM9"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM8"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM7"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM6"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM5"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM4"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM3"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM2"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM1"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM0"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="I"  />
Top module name (Verilog): mypll
    <postMsg mid="35901018" type="Info" dynamic="2" navigation="2" arg0="Z:/Es4/ES4-fruit-salad-game/mypll/rtl/mypll.v(11): " arg1="mypll" arg2="Z:/Es4/ES4-fruit-salad-game/mypll/rtl/mypll.v" arg3="11"  />
    <postMsg mid="35901018" type="Info" dynamic="2" navigation="2" arg0="Z:/Es4/ES4-fruit-salad-game/mypll/rtl/mypll.v(105): " arg1="mypll_ipgen_lscc_pll(DIVR=&quot;0&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;)" arg2="Z:/Es4/ES4-fruit-salad-game/mypll/rtl/mypll.v" arg3="105"  />
    <postMsg mid="35901018" type="Info" dynamic="2" navigation="2" arg0="C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): " arg1="PLL_B(PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;)" arg2="C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v" arg3="428"  />
    <postMsg mid="35935049" type="Warning" dynamic="1" navigation="0" arg0="sclk_i"  />
    <postMsg mid="35935049" type="Warning" dynamic="1" navigation="0" arg0="sdi_i"  />
Last elaborated design is mypll()
Source compile complete.
    <postMsg mid="35831038" type="Info" dynamic="1" navigation="0" arg0="vga_controller"  />
    <postMsg mid="35831026" type="Warning" dynamic="0" navigation="0"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM9"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM8"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM7"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM6"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM5"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM4"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM3"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM2"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM1"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM0"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="I"  />
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
Analyzing Verilog file mypll.v. VERI-1482
    <postMsg mid="35921261" type="Warning" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd(1528): " arg1="end" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd" arg3="1528"  />
    <postMsg mid="35921261" type="Warning" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd(1536): " arg1="else" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd" arg3="1536"  />
    <postMsg mid="35921283" type="Warning" dynamic="1" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/get_randomfruit.vhd(15): " arg1="z:/es4/es4-fruit-salad-game/source/impl_1/get_randomfruit.vhd" arg2="15"  />
Top module language type = VHDL.
    <postMsg mid="35901018" type="Info" dynamic="2" navigation="2" arg0="mypll.v(63): " arg1="mypll" arg2="mypll.v" arg3="63"  />
    <postMsg mid="35901018" type="Info" dynamic="2" navigation="2" arg0="C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): " arg1="HSOSC" arg2="C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v" arg3="756"  />
Top module name (VHDL, mixed language): vga_controller
Source compile complete.
Starting IP constraint check for mypll.
Writing output files.
CPE Completed. fruitSalad_impl_1_cpe.ldc and CPEReport.txt produced.


synthesis -f fruitSalad_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec  7 18:43:21 2024


Command Line:  C:\lscc\radiant\2023.1\ispfpga\bin\nt64\synthesis.exe -f fruitSalad_impl_1_lattice.synproj -gui -msgset Z:/Es4/ES4-fruit-salad-game/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


    <postMsg mid="35001786" type="Info" dynamic="0" navigation="0"  />
Optimization goal = Area
Top-level module name = vga_controller.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = fruitSalad_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is fruitSalad_impl_1_cpe.ldc.
-vh2008

-path C:/lscc/radiant/2023.1/ispfpga/ice40tp/data (searchpath added)
-path Z:/Es4/ES4-fruit-salad-game (searchpath added)
-path Z:/Es4/ES4-fruit-salad-game/impl_1 (searchpath added)
-path Z:/Es4/ES4-fruit-salad-game/mypll (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = Z:/Es4/ES4-fruit-salad-game/mypll/rtl/mypll.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = Z:/Es4/ES4-fruit-salad-game/source/impl_1/vga.vhd
VHDL library = work
VHDL design file = Z:/Es4/ES4-fruit-salad-game/source/impl_1/vga_controller.vhd
VHDL library = work
VHDL design file = Z:/Es4/ES4-fruit-salad-game/source/impl_1/fruit_rom.vhd
VHDL library = work
VHDL design file = Z:/Es4/ES4-fruit-salad-game/source/impl_1/nesclk_top.vhd
VHDL library = work
VHDL design file = Z:/Es4/ES4-fruit-salad-game/source/impl_1/pattern_gen.vhd
VHDL library = work
VHDL design file = Z:/Es4/ES4-fruit-salad-game/source/impl_1/shift8.vhd
VHDL library = work
VHDL design file = Z:/Es4/ES4-fruit-salad-game/source/impl_1/top.vhd
VHDL library = work
VHDL design file = Z:/Es4/ES4-fruit-salad-game/source/impl_1/update_color.vhd
VHDL library = work
VHDL design file = Z:/Es4/ES4-fruit-salad-game/source/impl_1/grapefruitROM.vhd
VHDL library = work
VHDL design file = Z:/Es4/ES4-fruit-salad-game/source/impl_1/orangeROM.vhd
VHDL library = work
VHDL design file = Z:/Es4/ES4-fruit-salad-game/source/impl_1/watermelonROM.vhd
VHDL library = work
VHDL design file = Z:/Es4/ES4-fruit-salad-game/source/impl_1/startscreenROM.vhd
VHDL library = work
VHDL design file = Z:/Es4/ES4-fruit-salad-game/source/impl_1/blueberryCherryROM.vhd
VHDL library = work
VHDL design file = Z:/Es4/ES4-fruit-salad-game/source/impl_1/get_randomfruit.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM9"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM8"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM7"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM6"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM5"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM4"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM3"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM2"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM1"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="TRIM0"  />
    <postMsg mid="35935050" type="Warning" dynamic="1" navigation="0" arg0="I"  />
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(1): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="1"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v(40): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v" arg3="40"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(2): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="2"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v(50): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v" arg3="50"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(3): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="3"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v(52): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v" arg3="52"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(4): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="4"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v(39): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v" arg3="39"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(5): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="5"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(44): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v" arg3="44"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(6): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="6"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v(47): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v" arg3="47"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(7): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="7"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v(52): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v" arg3="52"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(8): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="8"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v(53): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v" arg3="53"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(9): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="9"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v(52): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v" arg3="52"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(10): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="10"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v(51): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v" arg3="51"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(11): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="11"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v(48): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v" arg3="48"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(12): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="12"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v(45): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v" arg3="45"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(13): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="13"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v(45): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v" arg3="45"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(14): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="14"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v(50): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v" arg3="50"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(15): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="15"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v(49): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v" arg3="49"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(16): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="16"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v(45): " arg1="c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v" arg3="45"  />
    <postMsg mid="35901328" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(17): " arg1="c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v" arg3="17"  />
Analyzing Verilog file z:/es4/es4-fruit-salad-game/mypll/rtl/mypll.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd

    <postMsg mid="35921014" type="Info" dynamic="2" navigation="2" arg0="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd(4): " arg1="components" arg2="c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd" arg3="4"  />
Analyzing VHDL file z:/es4/es4-fruit-salad-game/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file z:/es4/es4-fruit-salad-game/source/impl_1/vga.vhd

    <postMsg mid="35921012" type="Info" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/vga.vhd(5): " arg1="vga" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/vga.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/vga.vhd(17): " arg1="synth" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/vga.vhd" arg3="17"  />
Analyzing VHDL file z:/es4/es4-fruit-salad-game/source/impl_1/vga_controller.vhd. VHDL-1481
Analyzing VHDL file z:/es4/es4-fruit-salad-game/source/impl_1/vga_controller.vhd

    <postMsg mid="35921012" type="Info" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/vga_controller.vhd(6): " arg1="vga_controller" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/vga_controller.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/vga_controller.vhd(23): " arg1="synth" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/vga_controller.vhd" arg3="23"  />
Analyzing VHDL file z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd

    <postMsg mid="35921012" type="Info" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd(5): " arg1="fruitrom" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd(15): " arg1="synth" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd" arg3="15"  />
    <postMsg mid="35921261" type="Error" dynamic="2" navigation="2" arg0="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd(1528): " arg1="end" arg2="z:/es4/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd" arg3="1528"  />
child process exited abnormally
Fail to run synthesis -f fruitSalad_impl_1_lattice.synproj -gui -msgset Z:/Es4/ES4-fruit-salad-game/promote.xml 
