// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "12/12/2022 11:16:03"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mcu (
	CLK,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LED,
	SW,
	BTN);
input 	CLK;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[9:0] LED;
input 	[9:0] SW;
input 	[2:0] BTN;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[0]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[2]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[1]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mcu_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \BTN[0]~input_o ;
wire \BTN[2]~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \BTN[1]~input_o ;
wire \cpu_test|ps.0000~feeder_combout ;
wire \cpu_test|ps.0000~q ;
wire \cpu_test|ps~13_combout ;
wire \cpu_test|ps.T4~q ;
wire \cpu_test|Stack_1|stack~4_combout ;
wire \cpu_test|ps.T5~q ;
wire \cpu_test|ps~16_combout ;
wire \cpu_test|ps.T6~q ;
wire \cpu_test|ns~2_combout ;
wire \cpu_test|ps.T1~q ;
wire \cpu_test|ps~15_combout ;
wire \cpu_test|ps.T2~q ;
wire \cpu_test|ps~14_combout ;
wire \cpu_test|ps.T3~q ;
wire \cpu_test|Stack_1|stack_rtl_0_bypass[9]~feeder_combout ;
wire \cpu_test|ROM_1|Equal2~1_combout ;
wire \cpu_test|Stack_1|stack_rtl_0_bypass[11]~feeder_combout ;
wire \cpu_test|ROM_1|Equal4~0_combout ;
wire \cpu_test|ROM_1|Equal12~0_combout ;
wire \cpu_test|Stack_1|stack_rtl_0_bypass[19]~feeder_combout ;
wire \cpu_test|Stack_1|stack_rtl_0_bypass[16]~feeder_combout ;
wire \cpu_test|ROM_1|WideOr1~0_combout ;
wire \cpu_test|ROM_1|Equal8~0_combout ;
wire \cpu_test|ROM_1|Equal17~0_combout ;
wire \cpu_test|ROM_1|WideNor0~5_combout ;
wire \cpu_test|ROM_1|Equal10~0_combout ;
wire \cpu_test|ROM_1|Equal16~0_combout ;
wire \cpu_test|ROM_1|WideOr9~0_combout ;
wire \cpu_test|ROM_1|WideOr9~1_combout ;
wire \cpu_test|ROM_1|Equal20~0_combout ;
wire \cpu_test|ROM_1|Equal30~0_combout ;
wire \cpu_test|ROM_1|WideOr2~6_combout ;
wire \cpu_test|ROM_1|WideNor0~6_combout ;
wire \cpu_test|ROM_1|WideNor0~6_wirecell_combout ;
wire \cpu_test|ir_q[7]~17_combout ;
wire \cpu_test|ROM_1|WideOr1~0_wirecell_combout ;
wire \cpu_test|CALL~combout ;
wire \cpu_test|Stack_1|stack~3_combout ;
wire \cpu_test|push~0_combout ;
wire \cpu_test|Stack_1|stk_ptr~2_combout ;
wire \cpu_test|Stack_1|stk_ptr[0]~_wirecell_combout ;
wire \cpu_test|Stack_1|stk_ptr~0_combout ;
wire \cpu_test|Stack_1|stk_ptr~1_combout ;
wire \cpu_test|Stack_1|Add0~0_combout ;
wire \cpu_test|Stack_1|Add1~0_combout ;
wire \cpu_test|Stack_1|stk_ptr~5_combout ;
wire \cpu_test|Stack_1|stk_ptr~6_combout ;
wire \cpu_test|Stack_1|Add0~1_combout ;
wire \cpu_test|Stack_1|stk_ptr~3_combout ;
wire \cpu_test|Stack_1|stk_ptr~4_combout ;
wire \cpu_test|Stack_1|Add0~2_combout ;
wire \cpu_test|Add0~1 ;
wire \cpu_test|Add0~3 ;
wire \cpu_test|Add0~5 ;
wire \cpu_test|Add0~7 ;
wire \cpu_test|Add0~9 ;
wire \cpu_test|Add0~11 ;
wire \cpu_test|Add0~12_combout ;
wire \cpu_test|ROM_1|Equal14~0_combout ;
wire \cpu_test|ROM_1|Equal6~0_combout ;
wire \cpu_test|ROM_1|WideNor0~3_combout ;
wire \cpu_test|ROM_1|WideNor0~2_combout ;
wire \cpu_test|ROM_1|WideOr6~0_combout ;
wire \cpu_test|ROM_1|WideOr6~combout ;
wire \cpu_test|ROM_1|WideNor0~4_combout ;
wire \cpu_test|ir_q~18_combout ;
wire \cpu_test|Equal9~1_combout ;
wire \cpu_test|ROM_1|WideOr2~4_combout ;
wire \cpu_test|ROM_1|Equal18~0_combout ;
wire \cpu_test|ROM_1|WideOr2~3_combout ;
wire \cpu_test|ROM_1|WideOr2~5_combout ;
wire \cpu_test|ROM_1|WideOr5~0_combout ;
wire \cpu_test|ROM_1|WideOr4~2_combout ;
wire \cpu_test|Equal9~5_combout ;
wire \cpu_test|MOVWF~0_combout ;
wire \cpu_test|Equal9~4_combout ;
wire \cpu_test|Equal9~6_combout ;
wire \cpu_test|op~134_combout ;
wire \cpu_test|op~131_combout ;
wire \cpu_test|ram_en~4_combout ;
wire \cpu_test|op~64_combout ;
wire \cpu_test|op~139_combout ;
wire \cpu_test|op~137_combout ;
wire \cpu_test|load_pc~4_combout ;
wire \cpu_test|sel_pc~10_combout ;
wire \cpu_test|op~135_combout ;
wire \cpu_test|op~120_combout ;
wire \cpu_test|op~124_combout ;
wire \cpu_test|op~121_combout ;
wire \cpu_test|sel_pc~8_combout ;
wire \cpu_test|load_pc~3_combout ;
wire \cpu_test|sel_pc~11_combout ;
wire \cpu_test|sel_pc~9_combout ;
wire \cpu_test|load_w~55_combout ;
wire \cpu_test|op~125_combout ;
wire \cpu_test|op~90_combout ;
wire \cpu_test|op~115_combout ;
wire \cpu_test|load_w~46_combout ;
wire \cpu_test|op~129_combout ;
wire \cpu_test|load_pc~16_combout ;
wire \cpu_test|sel_pc~7_combout ;
wire \cpu_test|pc_q[5]~2_combout ;
wire \cpu_test|pc_q~27_combout ;
wire \cpu_test|Stack_1|stack~1_combout ;
wire \cpu_test|Stack_1|stack_rtl_0_bypass[2]~feeder_combout ;
wire \cpu_test|Stack_1|stack_rtl_0_bypass[1]~0_combout ;
wire \cpu_test|Stack_1|stack~0_combout ;
wire \cpu_test|Stack_1|stack~2_combout ;
wire \cpu_test|Stack_1|stack_rtl_0_bypass[18]~feeder_combout ;
wire \cpu_test|Add0~13 ;
wire \cpu_test|Add0~15 ;
wire \cpu_test|Add0~17 ;
wire \cpu_test|Add0~18_combout ;
wire \cpu_test|pc_q[5]~3_combout ;
wire \cpu_test|pc_q~19_combout ;
wire \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a9 ;
wire \cpu_test|pc_q~20_combout ;
wire \cpu_test|ram_en~15_combout ;
wire \cpu_test|MOVWF~1_combout ;
wire \cpu_test|sel_bus~0_combout ;
wire \cpu_test|op~76_combout ;
wire \cpu_test|op~75_combout ;
wire \cpu_test|op~73_combout ;
wire \cpu_test|op~72_combout ;
wire \cpu_test|op~170_combout ;
wire \cpu_test|Equal9~0_combout ;
wire \cpu_test|Equal9~2_combout ;
wire \cpu_test|op[2]~65_combout ;
wire \cpu_test|Equal9~3_combout ;
wire \cpu_test|op[2]~66_combout ;
wire \cpu_test|op[2]~67_combout ;
wire \cpu_test|op[2]~68_combout ;
wire \cpu_test|op[2]~69_combout ;
wire \cpu_test|op[2]~169_combout ;
wire \cpu_test|op[2]~70_combout ;
wire \cpu_test|op[2]~71_combout ;
wire \cpu_test|op[2]~74_combout ;
wire \cpu_test|op[1]~77_combout ;
wire \cpu_test|op~103_combout ;
wire \cpu_test|Equal22~0_combout ;
wire \cpu_test|op~79_combout ;
wire \cpu_test|op~99_combout ;
wire \cpu_test|sel_alu~41_combout ;
wire \cpu_test|sel_alu~54_combout ;
wire \cpu_test|op~102_combout ;
wire \cpu_test|op[1]~43_combout ;
wire \cpu_test|op[1]~185_combout ;
wire \cpu_test|op~97_combout ;
wire \cpu_test|op~98_combout ;
wire \cpu_test|sel_alu~24_combout ;
wire \cpu_test|sel_alu~55_combout ;
wire \cpu_test|sel_alu~36_combout ;
wire \cpu_test|sel_alu~56_combout ;
wire \cpu_test|op~80_combout ;
wire \cpu_test|op~104_combout ;
wire \cpu_test|Equal22~1_combout ;
wire \cpu_test|sel_alu~39_combout ;
wire \cpu_test|sel_alu~37_combout ;
wire \cpu_test|op~85_combout ;
wire \cpu_test|sel_alu~38_combout ;
wire \cpu_test|sel_alu~40_combout ;
wire \cpu_test|sel_alu~57_combout ;
wire \cpu_test|Equal34~1_combout ;
wire \cpu_test|op~106_combout ;
wire \cpu_test|op[1]~117_combout ;
wire \cpu_test|op[1]~178_combout ;
wire \cpu_test|sel_alu~53_combout ;
wire \cpu_test|op~101_combout ;
wire \cpu_test|op[1]~140_combout ;
wire \cpu_test|op[1]~181_combout ;
wire \cpu_test|op~87_combout ;
wire \cpu_test|op~88_combout ;
wire \cpu_test|op[2]~141_combout ;
wire \cpu_test|op[2]~144_combout ;
wire \cpu_test|op[1]~91_combout ;
wire \cpu_test|op[2]~145_combout ;
wire \cpu_test|op~128_combout ;
wire \cpu_test|op~179_combout ;
wire \cpu_test|op[2]~146_combout ;
wire \cpu_test|op[2]~150_combout ;
wire \cpu_test|op~107_combout ;
wire \cpu_test|op[2]~175_combout ;
wire \cpu_test|op[2]~147_combout ;
wire \cpu_test|op[2]~148_combout ;
wire \cpu_test|op[2]~149_combout ;
wire \cpu_test|op[2]~151_combout ;
wire \cpu_test|op[2]~152_combout ;
wire \cpu_test|op[2]~182_combout ;
wire \cpu_test|op[3]~78_combout ;
wire \cpu_test|op[0]~171_combout ;
wire \cpu_test|op[0]~81_combout ;
wire \cpu_test|op[0]~82_combout ;
wire \cpu_test|op[0]~83_combout ;
wire \cpu_test|op[0]~84_combout ;
wire \cpu_test|op[0]~86_combout ;
wire \cpu_test|op[0]~89_combout ;
wire \cpu_test|op~100_combout ;
wire \cpu_test|op[3]~105_combout ;
wire \cpu_test|op[3]~174_combout ;
wire \cpu_test|Equal34~2_combout ;
wire \cpu_test|sel_alu~42_combout ;
wire \cpu_test|sel_alu~43_combout ;
wire \cpu_test|op~109_combout ;
wire \cpu_test|op[0]~108_combout ;
wire \cpu_test|op[0]~55_combout ;
wire \cpu_test|op[0]~186_combout ;
wire \cpu_test|op[0]~110_combout ;
wire \cpu_test|op~172_combout ;
wire \cpu_test|op[1]~94_combout ;
wire \cpu_test|op[1]~173_combout ;
wire \cpu_test|op[1]~92_combout ;
wire \cpu_test|op[1]~93_combout ;
wire \cpu_test|op[1]~95_combout ;
wire \cpu_test|op[1]~96_combout ;
wire \cpu_test|op[0]~111_combout ;
wire \cpu_test|op[0]~112_combout ;
wire \cpu_test|op[1]~176_combout ;
wire \cpu_test|op[1]~156_combout ;
wire \cpu_test|op[1]~157_combout ;
wire \cpu_test|op[1]~158_combout ;
wire \cpu_test|op[1]~159_combout ;
wire \cpu_test|op[1]~160_combout ;
wire \cpu_test|op[1]~161_combout ;
wire \cpu_test|op~153_combout ;
wire \cpu_test|op[1]~154_combout ;
wire \cpu_test|op[1]~155_combout ;
wire \cpu_test|op[1]~162_combout ;
wire \cpu_test|ALU_1|Mux7~2_combout ;
wire \cpu_test|ALU_1|Mux2~0_combout ;
wire \cpu_test|ALU_1|Mux2~1_combout ;
wire \cpu_test|Decoder7~1_combout ;
wire \cpu_test|sel_alu~44_combout ;
wire \cpu_test|sel_alu~45_combout ;
wire \cpu_test|sel_alu~46_combout ;
wire \cpu_test|sel_alu~47_combout ;
wire \cpu_test|sel_alu~48_combout ;
wire \cpu_test|op[2]~113_combout ;
wire \cpu_test|op[2]~114_combout ;
wire \cpu_test|sel_alu~49_combout ;
wire \cpu_test|op~116_combout ;
wire \cpu_test|op~177_combout ;
wire \cpu_test|sel_alu~50_combout ;
wire \cpu_test|sel_alu~51_combout ;
wire \cpu_test|mux1_out[1]~11_combout ;
wire \cpu_test|sel_ram_mux~86_combout ;
wire \cpu_test|op~123_combout ;
wire \cpu_test|sel_ram_mux~83_combout ;
wire \cpu_test|op~138_combout ;
wire \cpu_test|op~122_combout ;
wire \cpu_test|sel_ram_mux~71_combout ;
wire \cpu_test|sel_ram_mux~70_combout ;
wire \cpu_test|op~118_combout ;
wire \cpu_test|sel_ram_mux~84_combout ;
wire \cpu_test|sel_ram_mux~72_combout ;
wire \cpu_test|op~119_combout ;
wire \cpu_test|sel_ram_mux~69_combout ;
wire \cpu_test|sel_ram_mux~73_combout ;
wire \cpu_test|op~126_combout ;
wire \cpu_test|op~127_combout ;
wire \cpu_test|sel_ram_mux~75_combout ;
wire \cpu_test|sel_ram_mux~33_combout ;
wire \cpu_test|sel_ram_mux~74_combout ;
wire \cpu_test|sel_ram_mux~76_combout ;
wire \cpu_test|sel_ram_mux~77_combout ;
wire \cpu_test|sel_ram_mux~85_combout ;
wire \cpu_test|op~180_combout ;
wire \cpu_test|sel_ram_mux~79_combout ;
wire \cpu_test|sel_ram_mux~78_combout ;
wire \cpu_test|sel_ram_mux~80_combout ;
wire \cpu_test|sel_ram_mux~81_combout ;
wire \cpu_test|sel_ram_mux~42_combout ;
wire \cpu_test|sel_ram_mux~43_combout ;
wire \cpu_test|op~130_combout ;
wire \cpu_test|sel_ram_mux~41_combout ;
wire \cpu_test|sel_ram_mux~82_combout ;
wire \cpu_test|sel_ram_mux~44_combout ;
wire \cpu_test|sel_ram_mux~34_combout ;
wire \cpu_test|sel_ram_mux~31_combout ;
wire \cpu_test|op~133_combout ;
wire \cpu_test|sel_ram_mux~32_combout ;
wire \cpu_test|sel_ram_mux~35_combout ;
wire \cpu_test|sel_ram_mux~36_combout ;
wire \cpu_test|sel_ram_mux~38_combout ;
wire \cpu_test|sel_ram_mux~37_combout ;
wire \cpu_test|sel_ram_mux~39_combout ;
wire \cpu_test|sel_ram_mux~40_combout ;
wire \cpu_test|sel_ram_mux~88_combout ;
wire \cpu_test|sel_ram_mux~45_combout ;
wire \cpu_test|sel_ram_mux~46_combout ;
wire \cpu_test|sel_ram_mux~54_combout ;
wire \cpu_test|sel_ram_mux~55_combout ;
wire \cpu_test|op~136_combout ;
wire \cpu_test|sel_ram_mux~56_combout ;
wire \cpu_test|sel_ram_mux~57_combout ;
wire \cpu_test|sel_ram_mux~58_combout ;
wire \cpu_test|sel_ram_mux~66_combout ;
wire \cpu_test|sel_ram_mux~52_combout ;
wire \cpu_test|sel_ram_mux~47_combout ;
wire \cpu_test|sel_ram_mux~48_combout ;
wire \cpu_test|sel_ram_mux~49_combout ;
wire \cpu_test|sel_ram_mux~50_combout ;
wire \cpu_test|sel_ram_mux~51_combout ;
wire \cpu_test|sel_ram_mux~53_combout ;
wire \cpu_test|sel_ram_mux~59_combout ;
wire \cpu_test|sel_ram_mux~60_combout ;
wire \cpu_test|sel_ram_mux~61_combout ;
wire \cpu_test|sel_ram_mux~62_combout ;
wire \cpu_test|sel_ram_mux~63_combout ;
wire \cpu_test|sel_ram_mux~64_combout ;
wire \cpu_test|sel_ram_mux~65_combout ;
wire \cpu_test|sel_ram_mux~67_combout ;
wire \cpu_test|sel_ram_mux~68_combout ;
wire \cpu_test|sel_ram_mux.00~0_combout ;
wire \cpu_test|sel_alu~52_combout ;
wire \cpu_test|mux1_out[1]~12_combout ;
wire \cpu_test|sel_ram_mux.01~0_combout ;
wire \cpu_test|mux1_out[1]~6_combout ;
wire \cpu_test|mux1_out[1]~13_combout ;
wire \cpu_test|single_port_ram_128x8_1|ram~2_combout ;
wire \cpu_test|single_port_ram_128x8_1|ram~1_combout ;
wire \cpu_test|load_w~44_combout ;
wire \cpu_test|op~132_combout ;
wire \cpu_test|ram_en~5_combout ;
wire \cpu_test|ram_en~6_combout ;
wire \cpu_test|ram_en~7_combout ;
wire \cpu_test|ram_en~16_combout ;
wire \cpu_test|ram_en~12_combout ;
wire \cpu_test|Equal34~3_combout ;
wire \cpu_test|Equal36~0_combout ;
wire \cpu_test|ram_en~10_combout ;
wire \cpu_test|ram_en~8_combout ;
wire \cpu_test|ram_en~9_combout ;
wire \cpu_test|ram_en~11_combout ;
wire \cpu_test|ram_en~13_combout ;
wire \cpu_test|sel_ram_mux~87_combout ;
wire \cpu_test|ram_en~14_combout ;
wire \cpu_test|single_port_ram_128x8_1|ram~0_combout ;
wire \cpu_test|single_port_ram_128x8_1|ram~3_combout ;
wire \cpu_test|ALU_1|Mux2~3_combout ;
wire \cpu_test|ALU_1|Mux2~2_combout ;
wire \cpu_test|op[1]~183_combout ;
wire \cpu_test|ALU_1|Mux7~5_combout ;
wire \cpu_test|Decoder7~0_combout ;
wire \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[13]~feeder_combout ;
wire \cpu_test|databus[2]~5_combout ;
wire \cpu_test|op~168_combout ;
wire \cpu_test|ALU_1|Mux0~0_combout ;
wire \cpu_test|ALU_1|Add0~23_combout ;
wire \cpu_test|Selector1~4_combout ;
wire \cpu_test|Decoder7~3_combout ;
wire \cpu_test|ALU_1|Add0~45_combout ;
wire \cpu_test|ALU_1|Add0~24_combout ;
wire \cpu_test|ALU_1|Add0~25_combout ;
wire \cpu_test|ALU_1|Add0~26_combout ;
wire \cpu_test|ALU_1|Add0~18_combout ;
wire \cpu_test|ALU_1|Add0~13_combout ;
wire \cpu_test|mux1_out[2]~18_combout ;
wire \cpu_test|Decoder7~2_combout ;
wire \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[15]~feeder_combout ;
wire \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \cpu_test|single_port_ram_128x8_1|ram~9_combout ;
wire \cpu_test|mux1_out[2]~19_combout ;
wire \cpu_test|mux1_out[2]~20_combout ;
wire \cpu_test|ALU_1|Add0~8_combout ;
wire \cpu_test|load_w~26_combout ;
wire \cpu_test|load_w~23_combout ;
wire \cpu_test|load_w~54_combout ;
wire \cpu_test|load_w~53_combout ;
wire \cpu_test|load_w~47_combout ;
wire \cpu_test|load_w~45_combout ;
wire \cpu_test|load_w~48_combout ;
wire \cpu_test|load_w~49_combout ;
wire \cpu_test|load_w~41_combout ;
wire \cpu_test|load_w~42_combout ;
wire \cpu_test|load_w~43_combout ;
wire \cpu_test|load_w~50_combout ;
wire \cpu_test|load_w~3_combout ;
wire \cpu_test|load_w~52_combout ;
wire \cpu_test|load_w~51_combout ;
wire \cpu_test|ALU_1|Add0~1_combout ;
wire \cpu_test|ALU_1|Add0~3_cout ;
wire \cpu_test|ALU_1|Add0~5 ;
wire \cpu_test|ALU_1|Add0~10 ;
wire \cpu_test|ALU_1|Add0~15 ;
wire \cpu_test|ALU_1|Add0~20 ;
wire \cpu_test|ALU_1|Add0~28 ;
wire \cpu_test|ALU_1|Add0~30 ;
wire \cpu_test|ALU_1|Add0~31_combout ;
wire \cpu_test|ALU_1|Add0~46_combout ;
wire \cpu_test|ALU_1|Add0~47_combout ;
wire \cpu_test|ALU_1|Add0~48_combout ;
wire \cpu_test|ALU_1|Add0~49_combout ;
wire \cpu_test|databus[6]~6_combout ;
wire \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu_test|single_port_ram_128x8_1|ram~11_combout ;
wire \cpu_test|mux1_out[3]~23_combout ;
wire \cpu_test|mux1_out[3]~22_combout ;
wire \cpu_test|mux1_out[3]~24_combout ;
wire \cpu_test|ALU_1|Mux3~1_combout ;
wire \cpu_test|ALU_1|Mux3~2_combout ;
wire \cpu_test|ALU_1|Mux3~0_combout ;
wire \cpu_test|ALU_1|Add0~27_combout ;
wire \cpu_test|ALU_1|Add0~41_combout ;
wire \cpu_test|ALU_1|Add0~42_combout ;
wire \cpu_test|databus[4]~3_combout ;
wire \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu_test|single_port_ram_128x8_1|ram~10_combout ;
wire \cpu_test|Selector1~3_combout ;
wire \cpu_test|mux1_out[6]~21_combout ;
wire \cpu_test|ALU_1|Add0~32 ;
wire \cpu_test|ALU_1|Add0~33_combout ;
wire \cpu_test|ALU_1|Add0~35_combout ;
wire \cpu_test|ALU_1|Add0~36_combout ;
wire \cpu_test|ALU_1|Add0~39_combout ;
wire \cpu_test|op[0]~184_combout ;
wire \cpu_test|ALU_1|Add0~37_combout ;
wire \cpu_test|ALU_1|Add0~38_combout ;
wire \cpu_test|ALU_1|Mux0~1_combout ;
wire \cpu_test|ALU_1|Mux0~2_combout ;
wire \cpu_test|ALU_1|Add0~40_combout ;
wire \cpu_test|databus[7]~1_combout ;
wire \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu_test|single_port_ram_128x8_1|ram~5_combout ;
wire \cpu_test|mux1_out[7]~9_combout ;
wire \cpu_test|mux1_out[7]~8_combout ;
wire \cpu_test|mux1_out[7]~10_combout ;
wire \cpu_test|ALU_1|Mux4~1_combout ;
wire \cpu_test|ALU_1|Mux4~2_combout ;
wire \cpu_test|ALU_1|Mux4~0_combout ;
wire \cpu_test|ALU_1|Add0~19_combout ;
wire \cpu_test|ALU_1|Add0~21_combout ;
wire \cpu_test|ALU_1|Add0~22_combout ;
wire \cpu_test|databus[3]~7_combout ;
wire \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cpu_test|single_port_ram_128x8_1|ram~4_combout ;
wire \cpu_test|mux1_out[0]~5_combout ;
wire \cpu_test|mux1_out[0]~4_combout ;
wire \cpu_test|mux1_out[0]~7_combout ;
wire \cpu_test|ALU_1|Mux7~3_combout ;
wire \cpu_test|ALU_1|Mux7~4_combout ;
wire \cpu_test|ALU_1|Mux7~6_combout ;
wire \cpu_test|ALU_1|Add0~4_combout ;
wire \cpu_test|ALU_1|Mux7~1_combout ;
wire \cpu_test|ALU_1|Add0~6_combout ;
wire \cpu_test|ALU_1|Add0~7_combout ;
wire \cpu_test|databus[0]~0_combout ;
wire \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \cpu_test|single_port_ram_128x8_1|ram~7_combout ;
wire \cpu_test|mux1_out[4]~25_combout ;
wire \cpu_test|mux1_out[4]~14_combout ;
wire \cpu_test|mux1_out[4]~15_combout ;
wire \cpu_test|ALU_1|Mux2~5_combout ;
wire \cpu_test|ALU_1|Mux2~6_combout ;
wire \cpu_test|ALU_1|Mux2~4_combout ;
wire \cpu_test|ALU_1|Add0~29_combout ;
wire \cpu_test|ALU_1|Add0~43_combout ;
wire \cpu_test|ALU_1|Add0~44_combout ;
wire \cpu_test|databus[5]~4_combout ;
wire \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu_test|single_port_ram_128x8_1|ram~8_combout ;
wire \cpu_test|mux1_out[5]~26_combout ;
wire \cpu_test|mux1_out[5]~16_combout ;
wire \cpu_test|mux1_out[5]~17_combout ;
wire \cpu_test|ALU_1|Mux6~1_combout ;
wire \cpu_test|ALU_1|Mux6~2_combout ;
wire \cpu_test|ALU_1|Mux6~0_combout ;
wire \cpu_test|ALU_1|Add0~9_combout ;
wire \cpu_test|ALU_1|Add0~11_combout ;
wire \cpu_test|ALU_1|Add0~12_combout ;
wire \cpu_test|databus[1]~2_combout ;
wire \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu_test|single_port_ram_128x8_1|ram~6_combout ;
wire \cpu_test|Mux0~2_combout ;
wire \cpu_test|Mux0~3_combout ;
wire \cpu_test|Mux0~0_combout ;
wire \cpu_test|Mux0~1_combout ;
wire \cpu_test|btfsc_btfss_skip_bit~0_combout ;
wire \cpu_test|load_pc~10_combout ;
wire \cpu_test|load_pc~11_combout ;
wire \cpu_test|load_pc~12_combout ;
wire \cpu_test|load_pc~9_combout ;
wire \cpu_test|load_pc~13_combout ;
wire \cpu_test|load_pc~14_combout ;
wire \cpu_test|load_pc~15_combout ;
wire \cpu_test|load_pc~5_combout ;
wire \cpu_test|load_pc~6_combout ;
wire \cpu_test|load_pc~7_combout ;
wire \cpu_test|load_pc~8_combout ;
wire \cpu_test|Selector8~0_combout ;
wire \cpu_test|pc_q[5]~6_combout ;
wire \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu_test|pc_q~13_combout ;
wire \cpu_test|pc_q~14_combout ;
wire \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu_test|Add0~10_combout ;
wire \cpu_test|pc_q~21_combout ;
wire \cpu_test|Stack_1|stack_rtl_0_bypass[14]~feeder_combout ;
wire \cpu_test|pc_q~22_combout ;
wire \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu_test|Add0~14_combout ;
wire \cpu_test|pc_q~15_combout ;
wire \cpu_test|pc_q~16_combout ;
wire \cpu_test|mar_q[9]~feeder_combout ;
wire \cpu_test|mar_q[6]~feeder_combout ;
wire \cpu_test|ROM_1|Equal0~0_combout ;
wire \cpu_test|mar_q[5]~feeder_combout ;
wire \cpu_test|ROM_1|Equal32~0_combout ;
wire \cpu_test|ROM_1|WideOr3~0_combout ;
wire \cpu_test|ROM_1|WideOr3~combout ;
wire \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a10 ;
wire \cpu_test|Add0~19 ;
wire \cpu_test|Add0~20_combout ;
wire \cpu_test|pc_q~23_combout ;
wire \cpu_test|pc_q~24_combout ;
wire \cpu_test|ROM_1|Equal1~0_combout ;
wire \cpu_test|ROM_1|Equal1~1_combout ;
wire \cpu_test|ir_q~22_combout ;
wire \cpu_test|ROM_1|Equal3~0_combout ;
wire \cpu_test|ir_q~26_combout ;
wire \cpu_test|ir_q~27_combout ;
wire \cpu_test|ir_q~28_combout ;
wire \cpu_test|ir_q~29_combout ;
wire \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a2 ;
wire \cpu_test|Add0~4_combout ;
wire \cpu_test|pc_q~9_combout ;
wire \cpu_test|pc_q~10_combout ;
wire \cpu_test|ROM_1|Equal2~0_combout ;
wire \cpu_test|ROM_1|WideOr5~1_combout ;
wire \cpu_test|ROM_1|WideOr5~2_combout ;
wire \cpu_test|ROM_1|WideOr5~combout ;
wire \cpu_test|Equal34~0_combout ;
wire \cpu_test|Equal34~4_combout ;
wire \cpu_test|pop~0_combout ;
wire \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a8 ;
wire \cpu_test|Add0~16_combout ;
wire \cpu_test|pc_q~17_combout ;
wire \cpu_test|Stack_1|stack_rtl_0_bypass[17]~feeder_combout ;
wire \cpu_test|pc_q~18_combout ;
wire \cpu_test|mar_q[8]~feeder_combout ;
wire \cpu_test|ir_q~8_combout ;
wire \cpu_test|ir_q~6_combout ;
wire \cpu_test|ir_q~3_combout ;
wire \cpu_test|ir_q~36_combout ;
wire \cpu_test|ROM_1|WideNor0~8_combout ;
wire \cpu_test|ROM_1|WideNor0~7_combout ;
wire \cpu_test|ir_q~25_combout ;
wire \cpu_test|ir_q~31_combout ;
wire \cpu_test|ir_q~30_combout ;
wire \cpu_test|ir_q~32_combout ;
wire \cpu_test|Add0~0_combout ;
wire \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cpu_test|pc_q~11_combout ;
wire \cpu_test|pc_q~12_combout ;
wire \cpu_test|ROM_1|Equal0~1_combout ;
wire \cpu_test|ir_q~35_combout ;
wire \cpu_test|ir_q~33_combout ;
wire \cpu_test|ir_q~34_combout ;
wire \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu_test|Add0~2_combout ;
wire \cpu_test|pc_q~7_combout ;
wire \cpu_test|Stack_1|stack_rtl_0_bypass[10]~feeder_combout ;
wire \cpu_test|pc_q~8_combout ;
wire \cpu_test|ROM_1|Equal0~3_combout ;
wire \cpu_test|ROM_1|Equal11~0_combout ;
wire \cpu_test|ir_q~21_combout ;
wire \cpu_test|ir_q~23_combout ;
wire \cpu_test|ir_q~24_combout ;
wire \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu_test|Add0~6_combout ;
wire \cpu_test|pc_q~4_combout ;
wire \cpu_test|pc_q~5_combout ;
wire \cpu_test|ROM_1|Equal21~0_combout ;
wire \cpu_test|ir_q~19_combout ;
wire \cpu_test|ir_q~20_combout ;
wire \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a4 ;
wire \cpu_test|Add0~8_combout ;
wire \cpu_test|pc_q~25_combout ;
wire \cpu_test|pc_q~26_combout ;
wire \cpu_test|ROM_1|Equal0~2_combout ;
wire \cpu_test|ROM_1|WideOr2~2_combout ;
wire \cpu_test|ROM_1|WideOr2~7_combout ;
wire \cpu_test|op[2]~142_combout ;
wire \cpu_test|op[2]~143_combout ;
wire \cpu_test|op[3]~163_combout ;
wire \cpu_test|op[3]~164_combout ;
wire \cpu_test|op[3]~165_combout ;
wire \cpu_test|op[3]~166_combout ;
wire \cpu_test|op[3]~167_combout ;
wire \cpu_test|ALU_1|Mux5~1_combout ;
wire \cpu_test|ALU_1|Mux5~2_combout ;
wire \cpu_test|ALU_1|Mux5~0_combout ;
wire \cpu_test|ALU_1|Add0~14_combout ;
wire \cpu_test|ALU_1|Add0~16_combout ;
wire \cpu_test|ALU_1|Add0~17_combout ;
wire \cpu_test|port_b_out~3_combout ;
wire \cpu_test|port_b_out[3]~1_combout ;
wire \cpu_test|port_b_out~4_combout ;
wire \cpu_test|port_b_out~0_combout ;
wire \cpu_test|port_b_out~2_combout ;
wire \sevenSegmentDecoder_0|WideOr6~0_combout ;
wire \sevenSegmentDecoder_0|WideOr5~0_combout ;
wire \sevenSegmentDecoder_0|WideOr4~0_combout ;
wire \sevenSegmentDecoder_0|WideOr3~0_combout ;
wire \sevenSegmentDecoder_0|WideOr2~0_combout ;
wire \sevenSegmentDecoder_0|WideOr1~0_combout ;
wire \sevenSegmentDecoder_0|WideOr0~0_combout ;
wire [10:0] \cpu_test|pc_q ;
wire [7:0] \cpu_test|w_q ;
wire [7:0] \cpu_test|port_b_out ;
wire [0:19] \cpu_test|Stack_1|stack_rtl_0_bypass ;
wire [3:0] \cpu_test|Stack_1|stk_ptr ;
wire [13:0] \cpu_test|ir_q ;
wire [0:20] \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass ;
wire [10:0] \cpu_test|mar_q ;

wire [35:0] \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a1  = \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a2  = \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a3  = \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a4  = \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a5  = \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a6  = \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a7  = \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a1  = \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a2  = \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a3  = \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a4  = \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a5  = \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a6  = \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a7  = \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a8  = \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a9  = \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a10  = \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];

// Location: IOOBUF_X21_Y29_N23
cycloneiii_io_obuf \HEX0[0]~output (
	.i(\sevenSegmentDecoder_0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneiii_io_obuf \HEX0[1]~output (
	.i(\sevenSegmentDecoder_0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneiii_io_obuf \HEX0[2]~output (
	.i(\sevenSegmentDecoder_0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneiii_io_obuf \HEX0[3]~output (
	.i(\sevenSegmentDecoder_0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneiii_io_obuf \HEX0[4]~output (
	.i(\sevenSegmentDecoder_0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneiii_io_obuf \HEX0[5]~output (
	.i(\sevenSegmentDecoder_0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneiii_io_obuf \HEX0[6]~output (
	.i(!\sevenSegmentDecoder_0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneiii_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneiii_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneiii_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneiii_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneiii_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneiii_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneiii_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneiii_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneiii_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneiii_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneiii_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneiii_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneiii_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneiii_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneiii_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N16
cycloneiii_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneiii_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneiii_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneiii_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneiii_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneiii_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneiii_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneiii_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneiii_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneiii_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneiii_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneiii_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneiii_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneiii_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneiii_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneiii_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneiii_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneiii_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneiii_io_ibuf \BTN[1]~input (
	.i(BTN[1]),
	.ibar(gnd),
	.o(\BTN[1]~input_o ));
// synopsys translate_off
defparam \BTN[1]~input .bus_hold = "false";
defparam \BTN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneiii_lcell_comb \cpu_test|ps.0000~feeder (
// Equation(s):
// \cpu_test|ps.0000~feeder_combout  = \BTN[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|ps.0000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps.0000~feeder .lut_mask = 16'hF0F0;
defparam \cpu_test|ps.0000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N27
dffeas \cpu_test|ps.0000 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ps.0000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.0000 .is_wysiwyg = "true";
defparam \cpu_test|ps.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneiii_lcell_comb \cpu_test|ps~13 (
// Equation(s):
// \cpu_test|ps~13_combout  = (\BTN[1]~input_o  & \cpu_test|ps.T3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[1]~input_o ),
	.datad(\cpu_test|ps.T3~q ),
	.cin(gnd),
	.combout(\cpu_test|ps~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps~13 .lut_mask = 16'hF000;
defparam \cpu_test|ps~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N31
dffeas \cpu_test|ps.T4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ps~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T4 .is_wysiwyg = "true";
defparam \cpu_test|ps.T4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneiii_lcell_comb \cpu_test|Stack_1|stack~4 (
// Equation(s):
// \cpu_test|Stack_1|stack~4_combout  = (\cpu_test|ps.T4~q  & \BTN[1]~input_o )

	.dataa(\cpu_test|ps.T4~q ),
	.datab(gnd),
	.datac(\BTN[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stack~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stack~4 .lut_mask = 16'hA0A0;
defparam \cpu_test|Stack_1|stack~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N25
dffeas \cpu_test|ps.T5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|stack~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T5 .is_wysiwyg = "true";
defparam \cpu_test|ps.T5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneiii_lcell_comb \cpu_test|ps~16 (
// Equation(s):
// \cpu_test|ps~16_combout  = (\BTN[1]~input_o  & \cpu_test|ps.T5~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[1]~input_o ),
	.datad(\cpu_test|ps.T5~q ),
	.cin(gnd),
	.combout(\cpu_test|ps~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps~16 .lut_mask = 16'hF000;
defparam \cpu_test|ps~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N29
dffeas \cpu_test|ps.T6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ps~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T6 .is_wysiwyg = "true";
defparam \cpu_test|ps.T6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneiii_lcell_comb \cpu_test|ns~2 (
// Equation(s):
// \cpu_test|ns~2_combout  = (\cpu_test|ps.T6~q ) # (!\cpu_test|ps.0000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ps.T6~q ),
	.cin(gnd),
	.combout(\cpu_test|ns~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ns~2 .lut_mask = 16'hFF0F;
defparam \cpu_test|ns~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \cpu_test|ps.T1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ns~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T1 .is_wysiwyg = "true";
defparam \cpu_test|ps.T1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneiii_lcell_comb \cpu_test|ps~15 (
// Equation(s):
// \cpu_test|ps~15_combout  = (\BTN[1]~input_o  & \cpu_test|ps.T1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[1]~input_o ),
	.datad(\cpu_test|ps.T1~q ),
	.cin(gnd),
	.combout(\cpu_test|ps~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps~15 .lut_mask = 16'hF000;
defparam \cpu_test|ps~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \cpu_test|ps.T2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ps~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T2 .is_wysiwyg = "true";
defparam \cpu_test|ps.T2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneiii_lcell_comb \cpu_test|ps~14 (
// Equation(s):
// \cpu_test|ps~14_combout  = (\BTN[1]~input_o  & \cpu_test|ps.T2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[1]~input_o ),
	.datad(\cpu_test|ps.T2~q ),
	.cin(gnd),
	.combout(\cpu_test|ps~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps~14 .lut_mask = 16'hF000;
defparam \cpu_test|ps~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \cpu_test|ps.T3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ps~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T3 .is_wysiwyg = "true";
defparam \cpu_test|ps.T3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneiii_lcell_comb \cpu_test|Stack_1|stack_rtl_0_bypass[9]~feeder (
// Equation(s):
// \cpu_test|Stack_1|stack_rtl_0_bypass[9]~feeder_combout  = \cpu_test|pc_q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|pc_q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stack_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[9]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|stack_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal2~1 (
// Equation(s):
// \cpu_test|ROM_1|Equal2~1_combout  = (\cpu_test|ROM_1|Equal0~1_combout  & (!\cpu_test|mar_q [3] & !\cpu_test|mar_q [4]))

	.dataa(\cpu_test|ROM_1|Equal0~1_combout ),
	.datab(gnd),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [4]),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal2~1 .lut_mask = 16'h000A;
defparam \cpu_test|ROM_1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneiii_lcell_comb \cpu_test|Stack_1|stack_rtl_0_bypass[11]~feeder (
// Equation(s):
// \cpu_test|Stack_1|stack_rtl_0_bypass[11]~feeder_combout  = \cpu_test|pc_q [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|pc_q [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stack_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[11]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N15
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|stack_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal4~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal4~0_combout  = (\cpu_test|mar_q [2] & !\cpu_test|mar_q [1])

	.dataa(gnd),
	.datab(\cpu_test|mar_q [2]),
	.datac(gnd),
	.datad(\cpu_test|mar_q [1]),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal4~0 .lut_mask = 16'h00CC;
defparam \cpu_test|ROM_1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal12~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal12~0_combout  = (\cpu_test|mar_q [3] & (!\cpu_test|mar_q [1] & \cpu_test|mar_q [2]))

	.dataa(gnd),
	.datab(\cpu_test|mar_q [3]),
	.datac(\cpu_test|mar_q [1]),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal12~0 .lut_mask = 16'h0C00;
defparam \cpu_test|ROM_1|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cycloneiii_lcell_comb \cpu_test|Stack_1|stack_rtl_0_bypass[19]~feeder (
// Equation(s):
// \cpu_test|Stack_1|stack_rtl_0_bypass[19]~feeder_combout  = \cpu_test|pc_q [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|pc_q [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stack_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[19]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N11
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|stack_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
cycloneiii_lcell_comb \cpu_test|Stack_1|stack_rtl_0_bypass[16]~feeder (
// Equation(s):
// \cpu_test|Stack_1|stack_rtl_0_bypass[16]~feeder_combout  = \cpu_test|pc_q [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|pc_q [7]),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stack_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N31
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|stack_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr1~0 (
// Equation(s):
// \cpu_test|ROM_1|WideOr1~0_combout  = (\cpu_test|ir_q~22_combout  & (\cpu_test|ROM_1|WideOr3~0_combout  & \cpu_test|ir_q~21_combout ))

	.dataa(\cpu_test|ir_q~22_combout ),
	.datab(gnd),
	.datac(\cpu_test|ROM_1|WideOr3~0_combout ),
	.datad(\cpu_test|ir_q~21_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr1~0 .lut_mask = 16'hA000;
defparam \cpu_test|ROM_1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal8~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal8~0_combout  = (!\cpu_test|mar_q [2] & (\cpu_test|mar_q [3] & !\cpu_test|mar_q [1]))

	.dataa(gnd),
	.datab(\cpu_test|mar_q [2]),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [1]),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal8~0 .lut_mask = 16'h0030;
defparam \cpu_test|ROM_1|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal17~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal17~0_combout  = (\cpu_test|ROM_1|Equal1~0_combout  & \cpu_test|mar_q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ROM_1|Equal1~0_combout ),
	.datad(\cpu_test|mar_q [4]),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal17~0 .lut_mask = 16'hF000;
defparam \cpu_test|ROM_1|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cycloneiii_lcell_comb \cpu_test|ROM_1|WideNor0~5 (
// Equation(s):
// \cpu_test|ROM_1|WideNor0~5_combout  = (\cpu_test|ROM_1|Equal0~3_combout  & (!\cpu_test|ROM_1|Equal17~0_combout  & ((!\cpu_test|ROM_1|Equal0~2_combout ) # (!\cpu_test|ROM_1|Equal8~0_combout )))) # (!\cpu_test|ROM_1|Equal0~3_combout  & 
// (((!\cpu_test|ROM_1|Equal0~2_combout )) # (!\cpu_test|ROM_1|Equal8~0_combout )))

	.dataa(\cpu_test|ROM_1|Equal0~3_combout ),
	.datab(\cpu_test|ROM_1|Equal8~0_combout ),
	.datac(\cpu_test|ROM_1|Equal0~2_combout ),
	.datad(\cpu_test|ROM_1|Equal17~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideNor0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideNor0~5 .lut_mask = 16'h153F;
defparam \cpu_test|ROM_1|WideNor0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal10~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal10~0_combout  = (!\cpu_test|mar_q [4] & (\cpu_test|ROM_1|Equal2~0_combout  & (\cpu_test|mar_q [3] & \cpu_test|ROM_1|Equal0~1_combout )))

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|ROM_1|Equal2~0_combout ),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|ROM_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal10~0 .lut_mask = 16'h4000;
defparam \cpu_test|ROM_1|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal16~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal16~0_combout  = (\cpu_test|mar_q [4] & \cpu_test|ROM_1|Equal0~1_combout )

	.dataa(\cpu_test|mar_q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ROM_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal16~0 .lut_mask = 16'hAA00;
defparam \cpu_test|ROM_1|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr9~0 (
// Equation(s):
// \cpu_test|ROM_1|WideOr9~0_combout  = ((\cpu_test|mar_q [1] $ (!\cpu_test|mar_q [2])) # (!\cpu_test|ROM_1|Equal16~0_combout )) # (!\cpu_test|mar_q [3])

	.dataa(\cpu_test|mar_q [1]),
	.datab(\cpu_test|mar_q [2]),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|ROM_1|Equal16~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr9~0 .lut_mask = 16'h9FFF;
defparam \cpu_test|ROM_1|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr9~1 (
// Equation(s):
// \cpu_test|ROM_1|WideOr9~1_combout  = (\cpu_test|ROM_1|WideOr9~0_combout  & ((\cpu_test|mar_q [3]) # ((!\cpu_test|ROM_1|Equal17~0_combout ) # (!\cpu_test|ROM_1|Equal2~0_combout ))))

	.dataa(\cpu_test|mar_q [3]),
	.datab(\cpu_test|ROM_1|Equal2~0_combout ),
	.datac(\cpu_test|ROM_1|Equal17~0_combout ),
	.datad(\cpu_test|ROM_1|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr9~1 .lut_mask = 16'hBF00;
defparam \cpu_test|ROM_1|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal20~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal20~0_combout  = (!\cpu_test|mar_q [3] & (\cpu_test|ROM_1|Equal4~0_combout  & (\cpu_test|ROM_1|Equal0~1_combout  & \cpu_test|mar_q [4])))

	.dataa(\cpu_test|mar_q [3]),
	.datab(\cpu_test|ROM_1|Equal4~0_combout ),
	.datac(\cpu_test|ROM_1|Equal0~1_combout ),
	.datad(\cpu_test|mar_q [4]),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal20~0 .lut_mask = 16'h4000;
defparam \cpu_test|ROM_1|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal30~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal30~0_combout  = (\cpu_test|mar_q [1] & (\cpu_test|ROM_1|Equal16~0_combout  & (\cpu_test|mar_q [3] & \cpu_test|mar_q [2])))

	.dataa(\cpu_test|mar_q [1]),
	.datab(\cpu_test|ROM_1|Equal16~0_combout ),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal30~0 .lut_mask = 16'h8000;
defparam \cpu_test|ROM_1|Equal30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr2~6 (
// Equation(s):
// \cpu_test|ROM_1|WideOr2~6_combout  = (!\cpu_test|ROM_1|Equal10~0_combout  & (\cpu_test|ROM_1|WideOr9~1_combout  & (!\cpu_test|ROM_1|Equal20~0_combout  & !\cpu_test|ROM_1|Equal30~0_combout )))

	.dataa(\cpu_test|ROM_1|Equal10~0_combout ),
	.datab(\cpu_test|ROM_1|WideOr9~1_combout ),
	.datac(\cpu_test|ROM_1|Equal20~0_combout ),
	.datad(\cpu_test|ROM_1|Equal30~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr2~6 .lut_mask = 16'h0004;
defparam \cpu_test|ROM_1|WideOr2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneiii_lcell_comb \cpu_test|ROM_1|WideNor0~6 (
// Equation(s):
// \cpu_test|ROM_1|WideNor0~6_combout  = (\cpu_test|ROM_1|WideOr1~0_combout  & (\cpu_test|ROM_1|WideNor0~5_combout  & \cpu_test|ROM_1|WideOr2~6_combout ))

	.dataa(gnd),
	.datab(\cpu_test|ROM_1|WideOr1~0_combout ),
	.datac(\cpu_test|ROM_1|WideNor0~5_combout ),
	.datad(\cpu_test|ROM_1|WideOr2~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideNor0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideNor0~6 .lut_mask = 16'hC000;
defparam \cpu_test|ROM_1|WideNor0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneiii_lcell_comb \cpu_test|ROM_1|WideNor0~6_wirecell (
// Equation(s):
// \cpu_test|ROM_1|WideNor0~6_wirecell_combout  = !\cpu_test|ROM_1|WideNor0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ROM_1|WideNor0~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideNor0~6_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideNor0~6_wirecell .lut_mask = 16'h00FF;
defparam \cpu_test|ROM_1|WideNor0~6_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneiii_lcell_comb \cpu_test|ir_q[7]~17 (
// Equation(s):
// \cpu_test|ir_q[7]~17_combout  = (\cpu_test|ps.T3~q ) # (!\BTN[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[1]~input_o ),
	.datad(\cpu_test|ps.T3~q ),
	.cin(gnd),
	.combout(\cpu_test|ir_q[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q[7]~17 .lut_mask = 16'hFF0F;
defparam \cpu_test|ir_q[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \cpu_test|ir_q[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ROM_1|WideNor0~6_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|ir_q[7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[13] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr1~0_wirecell (
// Equation(s):
// \cpu_test|ROM_1|WideOr1~0_wirecell_combout  = !\cpu_test|ROM_1|WideOr1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ROM_1|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr1~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr1~0_wirecell .lut_mask = 16'h00FF;
defparam \cpu_test|ROM_1|WideOr1~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \cpu_test|ir_q[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ROM_1|WideOr1~0_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|ir_q[7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[12] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneiii_lcell_comb \cpu_test|CALL (
// Equation(s):
// \cpu_test|CALL~combout  = (!\cpu_test|ir_q [11] & (\cpu_test|ir_q [13] & !\cpu_test|ir_q [12]))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [13]),
	.datac(gnd),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|CALL~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|CALL .lut_mask = 16'h0044;
defparam \cpu_test|CALL .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneiii_lcell_comb \cpu_test|Stack_1|stack~3 (
// Equation(s):
// \cpu_test|Stack_1|stack~3_combout  = (\BTN[1]~input_o  & (\cpu_test|CALL~combout  & \cpu_test|ps.T4~q ))

	.dataa(\BTN[1]~input_o ),
	.datab(\cpu_test|CALL~combout ),
	.datac(gnd),
	.datad(\cpu_test|ps.T4~q ),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stack~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stack~3 .lut_mask = 16'h8800;
defparam \cpu_test|Stack_1|stack~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cycloneiii_lcell_comb \cpu_test|push~0 (
// Equation(s):
// \cpu_test|push~0_combout  = (\cpu_test|ir_q [13] & (\cpu_test|ps.T4~q  & (!\cpu_test|ir_q [11] & !\cpu_test|ir_q [12])))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|push~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|push~0 .lut_mask = 16'h0008;
defparam \cpu_test|push~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneiii_lcell_comb \cpu_test|Stack_1|stk_ptr~2 (
// Equation(s):
// \cpu_test|Stack_1|stk_ptr~2_combout  = (\cpu_test|Stack_1|stk_ptr [0] $ (((\cpu_test|push~0_combout ) # (\cpu_test|pop~0_combout )))) # (!\BTN[1]~input_o )

	.dataa(\BTN[1]~input_o ),
	.datab(\cpu_test|push~0_combout ),
	.datac(\cpu_test|Stack_1|stk_ptr [0]),
	.datad(\cpu_test|pop~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stk_ptr~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stk_ptr~2 .lut_mask = 16'h5F7D;
defparam \cpu_test|Stack_1|stk_ptr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \cpu_test|Stack_1|stk_ptr[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|stk_ptr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stk_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stk_ptr[0] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stk_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneiii_lcell_comb \cpu_test|Stack_1|stk_ptr[0]~_wirecell (
// Equation(s):
// \cpu_test|Stack_1|stk_ptr[0]~_wirecell_combout  = !\cpu_test|Stack_1|stk_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|Stack_1|stk_ptr [0]),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stk_ptr[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stk_ptr[0]~_wirecell .lut_mask = 16'h00FF;
defparam \cpu_test|Stack_1|stk_ptr[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneiii_lcell_comb \cpu_test|Stack_1|stk_ptr~0 (
// Equation(s):
// \cpu_test|Stack_1|stk_ptr~0_combout  = \cpu_test|Stack_1|stk_ptr [1] $ (((\cpu_test|ps.T4~q  & (!\cpu_test|Stack_1|stk_ptr [0] & \cpu_test|Equal34~4_combout ))))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|Stack_1|stk_ptr [1]),
	.datac(\cpu_test|Stack_1|stk_ptr [0]),
	.datad(\cpu_test|Equal34~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stk_ptr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stk_ptr~0 .lut_mask = 16'hC6CC;
defparam \cpu_test|Stack_1|stk_ptr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneiii_lcell_comb \cpu_test|Stack_1|stk_ptr~1 (
// Equation(s):
// \cpu_test|Stack_1|stk_ptr~1_combout  = ((\cpu_test|push~0_combout  & ((\cpu_test|Stack_1|Add0~0_combout ))) # (!\cpu_test|push~0_combout  & (\cpu_test|Stack_1|stk_ptr~0_combout ))) # (!\BTN[1]~input_o )

	.dataa(\BTN[1]~input_o ),
	.datab(\cpu_test|Stack_1|stk_ptr~0_combout ),
	.datac(\cpu_test|push~0_combout ),
	.datad(\cpu_test|Stack_1|Add0~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stk_ptr~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stk_ptr~1 .lut_mask = 16'hFD5D;
defparam \cpu_test|Stack_1|stk_ptr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \cpu_test|Stack_1|stk_ptr[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|stk_ptr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stk_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stk_ptr[1] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stk_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneiii_lcell_comb \cpu_test|Stack_1|Add0~0 (
// Equation(s):
// \cpu_test|Stack_1|Add0~0_combout  = \cpu_test|Stack_1|stk_ptr [0] $ (\cpu_test|Stack_1|stk_ptr [1])

	.dataa(gnd),
	.datab(\cpu_test|Stack_1|stk_ptr [0]),
	.datac(gnd),
	.datad(\cpu_test|Stack_1|stk_ptr [1]),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|Add0~0 .lut_mask = 16'h33CC;
defparam \cpu_test|Stack_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneiii_lcell_comb \cpu_test|Stack_1|Add1~0 (
// Equation(s):
// \cpu_test|Stack_1|Add1~0_combout  = (\cpu_test|Stack_1|stk_ptr [0]) # (\cpu_test|Stack_1|stk_ptr [1])

	.dataa(gnd),
	.datab(\cpu_test|Stack_1|stk_ptr [0]),
	.datac(gnd),
	.datad(\cpu_test|Stack_1|stk_ptr [1]),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|Add1~0 .lut_mask = 16'hFFCC;
defparam \cpu_test|Stack_1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneiii_lcell_comb \cpu_test|Stack_1|stk_ptr~5 (
// Equation(s):
// \cpu_test|Stack_1|stk_ptr~5_combout  = \cpu_test|Stack_1|stk_ptr [2] $ (((\cpu_test|ps.T4~q  & (!\cpu_test|Stack_1|Add1~0_combout  & \cpu_test|Equal34~4_combout ))))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|Stack_1|stk_ptr [2]),
	.datac(\cpu_test|Stack_1|Add1~0_combout ),
	.datad(\cpu_test|Equal34~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stk_ptr~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stk_ptr~5 .lut_mask = 16'hC6CC;
defparam \cpu_test|Stack_1|stk_ptr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneiii_lcell_comb \cpu_test|Stack_1|stk_ptr~6 (
// Equation(s):
// \cpu_test|Stack_1|stk_ptr~6_combout  = ((\cpu_test|push~0_combout  & ((\cpu_test|Stack_1|Add0~1_combout ))) # (!\cpu_test|push~0_combout  & (\cpu_test|Stack_1|stk_ptr~5_combout ))) # (!\BTN[1]~input_o )

	.dataa(\cpu_test|Stack_1|stk_ptr~5_combout ),
	.datab(\cpu_test|push~0_combout ),
	.datac(\cpu_test|Stack_1|Add0~1_combout ),
	.datad(\BTN[1]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stk_ptr~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stk_ptr~6 .lut_mask = 16'hE2FF;
defparam \cpu_test|Stack_1|stk_ptr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \cpu_test|Stack_1|stk_ptr[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|stk_ptr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stk_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stk_ptr[2] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stk_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneiii_lcell_comb \cpu_test|Stack_1|Add0~1 (
// Equation(s):
// \cpu_test|Stack_1|Add0~1_combout  = \cpu_test|Stack_1|stk_ptr [2] $ (((\cpu_test|Stack_1|stk_ptr [0] & \cpu_test|Stack_1|stk_ptr [1])))

	.dataa(\cpu_test|Stack_1|stk_ptr [0]),
	.datab(\cpu_test|Stack_1|stk_ptr [1]),
	.datac(gnd),
	.datad(\cpu_test|Stack_1|stk_ptr [2]),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|Add0~1 .lut_mask = 16'h7788;
defparam \cpu_test|Stack_1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneiii_lcell_comb \cpu_test|Stack_1|stk_ptr~3 (
// Equation(s):
// \cpu_test|Stack_1|stk_ptr~3_combout  = \cpu_test|Stack_1|stk_ptr [3] $ (((\cpu_test|pop~0_combout  & (!\cpu_test|Stack_1|stk_ptr [2] & !\cpu_test|Stack_1|Add1~0_combout ))))

	.dataa(\cpu_test|pop~0_combout ),
	.datab(\cpu_test|Stack_1|stk_ptr [2]),
	.datac(\cpu_test|Stack_1|Add1~0_combout ),
	.datad(\cpu_test|Stack_1|stk_ptr [3]),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stk_ptr~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stk_ptr~3 .lut_mask = 16'hFD02;
defparam \cpu_test|Stack_1|stk_ptr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneiii_lcell_comb \cpu_test|Stack_1|stk_ptr~4 (
// Equation(s):
// \cpu_test|Stack_1|stk_ptr~4_combout  = ((\cpu_test|push~0_combout  & (\cpu_test|Stack_1|Add0~2_combout )) # (!\cpu_test|push~0_combout  & ((\cpu_test|Stack_1|stk_ptr~3_combout )))) # (!\BTN[1]~input_o )

	.dataa(\cpu_test|Stack_1|Add0~2_combout ),
	.datab(\cpu_test|push~0_combout ),
	.datac(\BTN[1]~input_o ),
	.datad(\cpu_test|Stack_1|stk_ptr~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stk_ptr~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stk_ptr~4 .lut_mask = 16'hBF8F;
defparam \cpu_test|Stack_1|stk_ptr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \cpu_test|Stack_1|stk_ptr[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|stk_ptr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stk_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stk_ptr[3] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stk_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneiii_lcell_comb \cpu_test|Stack_1|Add0~2 (
// Equation(s):
// \cpu_test|Stack_1|Add0~2_combout  = \cpu_test|Stack_1|stk_ptr [3] $ (((\cpu_test|Stack_1|stk_ptr [2] & (\cpu_test|Stack_1|stk_ptr [0] & \cpu_test|Stack_1|stk_ptr [1]))))

	.dataa(\cpu_test|Stack_1|stk_ptr [3]),
	.datab(\cpu_test|Stack_1|stk_ptr [2]),
	.datac(\cpu_test|Stack_1|stk_ptr [0]),
	.datad(\cpu_test|Stack_1|stk_ptr [1]),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|Add0~2 .lut_mask = 16'h6AAA;
defparam \cpu_test|Stack_1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneiii_lcell_comb \cpu_test|Add0~0 (
// Equation(s):
// \cpu_test|Add0~0_combout  = \cpu_test|pc_q [0] $ (VCC)
// \cpu_test|Add0~1  = CARRY(\cpu_test|pc_q [0])

	.dataa(\cpu_test|pc_q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_test|Add0~0_combout ),
	.cout(\cpu_test|Add0~1 ));
// synopsys translate_off
defparam \cpu_test|Add0~0 .lut_mask = 16'h55AA;
defparam \cpu_test|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneiii_lcell_comb \cpu_test|Add0~2 (
// Equation(s):
// \cpu_test|Add0~2_combout  = (\cpu_test|pc_q [1] & (!\cpu_test|Add0~1 )) # (!\cpu_test|pc_q [1] & ((\cpu_test|Add0~1 ) # (GND)))
// \cpu_test|Add0~3  = CARRY((!\cpu_test|Add0~1 ) # (!\cpu_test|pc_q [1]))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add0~1 ),
	.combout(\cpu_test|Add0~2_combout ),
	.cout(\cpu_test|Add0~3 ));
// synopsys translate_off
defparam \cpu_test|Add0~2 .lut_mask = 16'h3C3F;
defparam \cpu_test|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneiii_lcell_comb \cpu_test|Add0~4 (
// Equation(s):
// \cpu_test|Add0~4_combout  = (\cpu_test|pc_q [2] & (\cpu_test|Add0~3  $ (GND))) # (!\cpu_test|pc_q [2] & (!\cpu_test|Add0~3  & VCC))
// \cpu_test|Add0~5  = CARRY((\cpu_test|pc_q [2] & !\cpu_test|Add0~3 ))

	.dataa(\cpu_test|pc_q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add0~3 ),
	.combout(\cpu_test|Add0~4_combout ),
	.cout(\cpu_test|Add0~5 ));
// synopsys translate_off
defparam \cpu_test|Add0~4 .lut_mask = 16'hA50A;
defparam \cpu_test|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneiii_lcell_comb \cpu_test|Add0~6 (
// Equation(s):
// \cpu_test|Add0~6_combout  = (\cpu_test|pc_q [3] & (!\cpu_test|Add0~5 )) # (!\cpu_test|pc_q [3] & ((\cpu_test|Add0~5 ) # (GND)))
// \cpu_test|Add0~7  = CARRY((!\cpu_test|Add0~5 ) # (!\cpu_test|pc_q [3]))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add0~5 ),
	.combout(\cpu_test|Add0~6_combout ),
	.cout(\cpu_test|Add0~7 ));
// synopsys translate_off
defparam \cpu_test|Add0~6 .lut_mask = 16'h3C3F;
defparam \cpu_test|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneiii_lcell_comb \cpu_test|Add0~8 (
// Equation(s):
// \cpu_test|Add0~8_combout  = (\cpu_test|pc_q [4] & (\cpu_test|Add0~7  $ (GND))) # (!\cpu_test|pc_q [4] & (!\cpu_test|Add0~7  & VCC))
// \cpu_test|Add0~9  = CARRY((\cpu_test|pc_q [4] & !\cpu_test|Add0~7 ))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add0~7 ),
	.combout(\cpu_test|Add0~8_combout ),
	.cout(\cpu_test|Add0~9 ));
// synopsys translate_off
defparam \cpu_test|Add0~8 .lut_mask = 16'hC30C;
defparam \cpu_test|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneiii_lcell_comb \cpu_test|Add0~10 (
// Equation(s):
// \cpu_test|Add0~10_combout  = (\cpu_test|pc_q [5] & (!\cpu_test|Add0~9 )) # (!\cpu_test|pc_q [5] & ((\cpu_test|Add0~9 ) # (GND)))
// \cpu_test|Add0~11  = CARRY((!\cpu_test|Add0~9 ) # (!\cpu_test|pc_q [5]))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add0~9 ),
	.combout(\cpu_test|Add0~10_combout ),
	.cout(\cpu_test|Add0~11 ));
// synopsys translate_off
defparam \cpu_test|Add0~10 .lut_mask = 16'h3C3F;
defparam \cpu_test|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneiii_lcell_comb \cpu_test|Add0~12 (
// Equation(s):
// \cpu_test|Add0~12_combout  = (\cpu_test|pc_q [6] & (\cpu_test|Add0~11  $ (GND))) # (!\cpu_test|pc_q [6] & (!\cpu_test|Add0~11  & VCC))
// \cpu_test|Add0~13  = CARRY((\cpu_test|pc_q [6] & !\cpu_test|Add0~11 ))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add0~11 ),
	.combout(\cpu_test|Add0~12_combout ),
	.cout(\cpu_test|Add0~13 ));
// synopsys translate_off
defparam \cpu_test|Add0~12 .lut_mask = 16'hC30C;
defparam \cpu_test|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal14~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal14~0_combout  = (\cpu_test|mar_q [2] & (\cpu_test|mar_q [3] & \cpu_test|mar_q [1]))

	.dataa(gnd),
	.datab(\cpu_test|mar_q [2]),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [1]),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal14~0 .lut_mask = 16'hC000;
defparam \cpu_test|ROM_1|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal6~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal6~0_combout  = (!\cpu_test|mar_q [3] & (\cpu_test|mar_q [1] & \cpu_test|mar_q [2]))

	.dataa(gnd),
	.datab(\cpu_test|mar_q [3]),
	.datac(\cpu_test|mar_q [1]),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal6~0 .lut_mask = 16'h3000;
defparam \cpu_test|ROM_1|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cycloneiii_lcell_comb \cpu_test|ROM_1|WideNor0~3 (
// Equation(s):
// \cpu_test|ROM_1|WideNor0~3_combout  = ((\cpu_test|mar_q [4] & ((!\cpu_test|ROM_1|Equal6~0_combout ))) # (!\cpu_test|mar_q [4] & (!\cpu_test|ROM_1|Equal14~0_combout ))) # (!\cpu_test|ROM_1|Equal0~1_combout )

	.dataa(\cpu_test|ROM_1|Equal0~1_combout ),
	.datab(\cpu_test|ROM_1|Equal14~0_combout ),
	.datac(\cpu_test|mar_q [4]),
	.datad(\cpu_test|ROM_1|Equal6~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideNor0~3 .lut_mask = 16'h57F7;
defparam \cpu_test|ROM_1|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cycloneiii_lcell_comb \cpu_test|ROM_1|WideNor0~2 (
// Equation(s):
// \cpu_test|ROM_1|WideNor0~2_combout  = (\cpu_test|ROM_1|Equal0~2_combout  & (!\cpu_test|ROM_1|Equal12~0_combout  & ((!\cpu_test|ROM_1|Equal0~3_combout ) # (!\cpu_test|ROM_1|Equal1~1_combout )))) # (!\cpu_test|ROM_1|Equal0~2_combout  & 
// (((!\cpu_test|ROM_1|Equal0~3_combout )) # (!\cpu_test|ROM_1|Equal1~1_combout )))

	.dataa(\cpu_test|ROM_1|Equal0~2_combout ),
	.datab(\cpu_test|ROM_1|Equal1~1_combout ),
	.datac(\cpu_test|ROM_1|Equal0~3_combout ),
	.datad(\cpu_test|ROM_1|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideNor0~2 .lut_mask = 16'h153F;
defparam \cpu_test|ROM_1|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr6~0 (
// Equation(s):
// \cpu_test|ROM_1|WideOr6~0_combout  = (\cpu_test|ROM_1|Equal16~0_combout  & (!\cpu_test|ROM_1|Equal0~3_combout  & ((!\cpu_test|ROM_1|Equal6~0_combout ) # (!\cpu_test|ROM_1|Equal1~1_combout )))) # (!\cpu_test|ROM_1|Equal16~0_combout  & 
// (((!\cpu_test|ROM_1|Equal6~0_combout )) # (!\cpu_test|ROM_1|Equal1~1_combout )))

	.dataa(\cpu_test|ROM_1|Equal16~0_combout ),
	.datab(\cpu_test|ROM_1|Equal1~1_combout ),
	.datac(\cpu_test|ROM_1|Equal0~3_combout ),
	.datad(\cpu_test|ROM_1|Equal6~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr6~0 .lut_mask = 16'h135F;
defparam \cpu_test|ROM_1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr6 (
// Equation(s):
// \cpu_test|ROM_1|WideOr6~combout  = (((!\cpu_test|ROM_1|WideOr6~0_combout ) # (!\cpu_test|ROM_1|WideNor0~2_combout )) # (!\cpu_test|ROM_1|WideNor0~3_combout )) # (!\cpu_test|ROM_1|WideOr5~2_combout )

	.dataa(\cpu_test|ROM_1|WideOr5~2_combout ),
	.datab(\cpu_test|ROM_1|WideNor0~3_combout ),
	.datac(\cpu_test|ROM_1|WideNor0~2_combout ),
	.datad(\cpu_test|ROM_1|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr6 .lut_mask = 16'h7FFF;
defparam \cpu_test|ROM_1|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \cpu_test|ir_q[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ROM_1|WideOr6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|ir_q[7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[7] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cycloneiii_lcell_comb \cpu_test|ROM_1|WideNor0~4 (
// Equation(s):
// \cpu_test|ROM_1|WideNor0~4_combout  = (\cpu_test|ROM_1|WideNor0~2_combout  & (\cpu_test|ROM_1|WideOr2~2_combout  & (\cpu_test|ROM_1|WideNor0~3_combout  & \cpu_test|ROM_1|WideOr5~2_combout )))

	.dataa(\cpu_test|ROM_1|WideNor0~2_combout ),
	.datab(\cpu_test|ROM_1|WideOr2~2_combout ),
	.datac(\cpu_test|ROM_1|WideNor0~3_combout ),
	.datad(\cpu_test|ROM_1|WideOr5~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideNor0~4 .lut_mask = 16'h8000;
defparam \cpu_test|ROM_1|WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneiii_lcell_comb \cpu_test|ir_q~18 (
// Equation(s):
// \cpu_test|ir_q~18_combout  = (\BTN[1]~input_o  & ((\cpu_test|ps.T3~q  & ((!\cpu_test|ROM_1|WideNor0~4_combout ))) # (!\cpu_test|ps.T3~q  & (\cpu_test|ir_q [5]))))

	.dataa(\cpu_test|ps.T3~q ),
	.datab(\BTN[1]~input_o ),
	.datac(\cpu_test|ir_q [5]),
	.datad(\cpu_test|ROM_1|WideNor0~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~18 .lut_mask = 16'h40C8;
defparam \cpu_test|ir_q~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \cpu_test|ir_q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[5] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneiii_lcell_comb \cpu_test|Equal9~1 (
// Equation(s):
// \cpu_test|Equal9~1_combout  = (!\cpu_test|ir_q [4] & !\cpu_test|ir_q [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [4]),
	.datad(\cpu_test|ir_q [5]),
	.cin(gnd),
	.combout(\cpu_test|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal9~1 .lut_mask = 16'h000F;
defparam \cpu_test|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr2~4 (
// Equation(s):
// \cpu_test|ROM_1|WideOr2~4_combout  = (((\cpu_test|mar_q [2] & \cpu_test|mar_q [1])) # (!\cpu_test|ROM_1|Equal17~0_combout )) # (!\cpu_test|mar_q [3])

	.dataa(\cpu_test|mar_q [3]),
	.datab(\cpu_test|mar_q [2]),
	.datac(\cpu_test|ROM_1|Equal17~0_combout ),
	.datad(\cpu_test|mar_q [1]),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr2~4 .lut_mask = 16'hDF5F;
defparam \cpu_test|ROM_1|WideOr2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal18~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal18~0_combout  = (\cpu_test|mar_q [4] & (!\cpu_test|mar_q [3] & \cpu_test|ROM_1|Equal0~1_combout ))

	.dataa(\cpu_test|mar_q [4]),
	.datab(gnd),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|ROM_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal18~0 .lut_mask = 16'h0A00;
defparam \cpu_test|ROM_1|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr2~3 (
// Equation(s):
// \cpu_test|ROM_1|WideOr2~3_combout  = (\cpu_test|ROM_1|Equal18~0_combout  & (!\cpu_test|ROM_1|Equal2~0_combout  & ((!\cpu_test|ROM_1|Equal1~1_combout ) # (!\cpu_test|ROM_1|Equal8~0_combout )))) # (!\cpu_test|ROM_1|Equal18~0_combout  & 
// (((!\cpu_test|ROM_1|Equal1~1_combout ) # (!\cpu_test|ROM_1|Equal8~0_combout ))))

	.dataa(\cpu_test|ROM_1|Equal18~0_combout ),
	.datab(\cpu_test|ROM_1|Equal2~0_combout ),
	.datac(\cpu_test|ROM_1|Equal8~0_combout ),
	.datad(\cpu_test|ROM_1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr2~3 .lut_mask = 16'h0777;
defparam \cpu_test|ROM_1|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr2~5 (
// Equation(s):
// \cpu_test|ROM_1|WideOr2~5_combout  = (\cpu_test|ROM_1|WideOr2~4_combout  & \cpu_test|ROM_1|WideOr2~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ROM_1|WideOr2~4_combout ),
	.datad(\cpu_test|ROM_1|WideOr2~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr2~5 .lut_mask = 16'hF000;
defparam \cpu_test|ROM_1|WideOr2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr5~0 (
// Equation(s):
// \cpu_test|ROM_1|WideOr5~0_combout  = (\cpu_test|ROM_1|WideOr2~5_combout  & (((\cpu_test|mar_q [3]) # (!\cpu_test|ROM_1|Equal1~1_combout )) # (!\cpu_test|ROM_1|Equal4~0_combout )))

	.dataa(\cpu_test|ROM_1|Equal4~0_combout ),
	.datab(\cpu_test|ROM_1|WideOr2~5_combout ),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|ROM_1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr5~0 .lut_mask = 16'hC4CC;
defparam \cpu_test|ROM_1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr4~2 (
// Equation(s):
// \cpu_test|ROM_1|WideOr4~2_combout  = ((!\cpu_test|mar_q [4] & (\cpu_test|ROM_1|Equal0~1_combout  & \cpu_test|ROM_1|Equal14~0_combout ))) # (!\cpu_test|ROM_1|WideOr5~0_combout )

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|ROM_1|Equal0~1_combout ),
	.datac(\cpu_test|ROM_1|WideOr5~0_combout ),
	.datad(\cpu_test|ROM_1|Equal14~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr4~2 .lut_mask = 16'h4F0F;
defparam \cpu_test|ROM_1|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \cpu_test|ir_q[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ROM_1|WideOr4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|ir_q[7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[9] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneiii_lcell_comb \cpu_test|Equal9~5 (
// Equation(s):
// \cpu_test|Equal9~5_combout  = (\cpu_test|ir_q [8] & !\cpu_test|ir_q [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|Equal9~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal9~5 .lut_mask = 16'h00F0;
defparam \cpu_test|Equal9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneiii_lcell_comb \cpu_test|MOVWF~0 (
// Equation(s):
// \cpu_test|MOVWF~0_combout  = (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [12] & !\cpu_test|ir_q [11]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|MOVWF~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|MOVWF~0 .lut_mask = 16'h0003;
defparam \cpu_test|MOVWF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneiii_lcell_comb \cpu_test|Equal9~4 (
// Equation(s):
// \cpu_test|Equal9~4_combout  = (!\cpu_test|ir_q [10] & !\cpu_test|ir_q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|Equal9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal9~4 .lut_mask = 16'h000F;
defparam \cpu_test|Equal9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneiii_lcell_comb \cpu_test|Equal9~6 (
// Equation(s):
// \cpu_test|Equal9~6_combout  = (\cpu_test|Equal9~1_combout  & (\cpu_test|Equal9~5_combout  & (\cpu_test|MOVWF~0_combout  & \cpu_test|Equal9~4_combout )))

	.dataa(\cpu_test|Equal9~1_combout ),
	.datab(\cpu_test|Equal9~5_combout ),
	.datac(\cpu_test|MOVWF~0_combout ),
	.datad(\cpu_test|Equal9~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|Equal9~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal9~6 .lut_mask = 16'h8000;
defparam \cpu_test|Equal9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneiii_lcell_comb \cpu_test|op~134 (
// Equation(s):
// \cpu_test|op~134_combout  = (\cpu_test|ir_q [13] & (\cpu_test|ir_q [12] & (\cpu_test|ir_q [7] & !\cpu_test|Equal9~6_combout )))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|Equal9~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~134 .lut_mask = 16'h0080;
defparam \cpu_test|op~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneiii_lcell_comb \cpu_test|op~131 (
// Equation(s):
// \cpu_test|op~131_combout  = (!\cpu_test|ir_q [7] & (\cpu_test|ir_q [12] & (\cpu_test|ir_q [13] & !\cpu_test|Equal9~6_combout )))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|Equal9~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~131 .lut_mask = 16'h0040;
defparam \cpu_test|op~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneiii_lcell_comb \cpu_test|ram_en~4 (
// Equation(s):
// \cpu_test|ram_en~4_combout  = (!\cpu_test|op~134_combout  & !\cpu_test|op~131_combout )

	.dataa(gnd),
	.datab(\cpu_test|op~134_combout ),
	.datac(gnd),
	.datad(\cpu_test|op~131_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~4 .lut_mask = 16'h0033;
defparam \cpu_test|ram_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneiii_lcell_comb \cpu_test|op~64 (
// Equation(s):
// \cpu_test|op~64_combout  = (!\cpu_test|ir_q [2] & !\cpu_test|ir_q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [2]),
	.datad(\cpu_test|ir_q [3]),
	.cin(gnd),
	.combout(\cpu_test|op~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~64 .lut_mask = 16'h000F;
defparam \cpu_test|op~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneiii_lcell_comb \cpu_test|op~139 (
// Equation(s):
// \cpu_test|op~139_combout  = (\cpu_test|ir_q [13] & (\cpu_test|ir_q [12] & (\cpu_test|ir_q [7] & \cpu_test|Equal9~6_combout )))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|Equal9~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~139 .lut_mask = 16'h8000;
defparam \cpu_test|op~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneiii_lcell_comb \cpu_test|op~137 (
// Equation(s):
// \cpu_test|op~137_combout  = (\cpu_test|ir_q [13] & (!\cpu_test|ir_q [7] & (\cpu_test|ir_q [12] & \cpu_test|Equal9~6_combout )))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|Equal9~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~137 .lut_mask = 16'h2000;
defparam \cpu_test|op~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneiii_lcell_comb \cpu_test|load_pc~4 (
// Equation(s):
// \cpu_test|load_pc~4_combout  = ((!\cpu_test|op~64_combout  & ((\cpu_test|op~139_combout ) # (\cpu_test|op~137_combout )))) # (!\cpu_test|ram_en~4_combout )

	.dataa(\cpu_test|ram_en~4_combout ),
	.datab(\cpu_test|op~64_combout ),
	.datac(\cpu_test|op~139_combout ),
	.datad(\cpu_test|op~137_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~4 .lut_mask = 16'h7775;
defparam \cpu_test|load_pc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneiii_lcell_comb \cpu_test|sel_pc~10 (
// Equation(s):
// \cpu_test|sel_pc~10_combout  = (!\cpu_test|ir_q [11] & (\cpu_test|ir_q [13] & !\cpu_test|ir_q [12]))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [13]),
	.datac(gnd),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|sel_pc~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_pc~10 .lut_mask = 16'h0044;
defparam \cpu_test|sel_pc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneiii_lcell_comb \cpu_test|op~135 (
// Equation(s):
// \cpu_test|op~135_combout  = (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [12] & (!\cpu_test|ir_q [7] & \cpu_test|Equal9~6_combout )))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|Equal9~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~135 .lut_mask = 16'h0100;
defparam \cpu_test|op~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneiii_lcell_comb \cpu_test|op~120 (
// Equation(s):
// \cpu_test|op~120_combout  = (!\cpu_test|ir_q [7] & (!\cpu_test|Equal9~6_combout  & (!\cpu_test|ir_q [13] & !\cpu_test|ir_q [12])))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|Equal9~6_combout ),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|op~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~120 .lut_mask = 16'h0001;
defparam \cpu_test|op~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneiii_lcell_comb \cpu_test|op~124 (
// Equation(s):
// \cpu_test|op~124_combout  = (\cpu_test|ir_q [8] & (!\cpu_test|ir_q [9] & (!\cpu_test|ir_q [10] & !\cpu_test|ir_q [11])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|op~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~124 .lut_mask = 16'h0002;
defparam \cpu_test|op~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneiii_lcell_comb \cpu_test|op~121 (
// Equation(s):
// \cpu_test|op~121_combout  = (!\cpu_test|ir_q [11] & (!\cpu_test|ir_q [8] & (!\cpu_test|ir_q [9] & !\cpu_test|ir_q [10])))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|op~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~121 .lut_mask = 16'h0001;
defparam \cpu_test|op~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneiii_lcell_comb \cpu_test|sel_pc~8 (
// Equation(s):
// \cpu_test|sel_pc~8_combout  = (\cpu_test|op~124_combout ) # (\cpu_test|op~121_combout )

	.dataa(gnd),
	.datab(\cpu_test|op~124_combout ),
	.datac(gnd),
	.datad(\cpu_test|op~121_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_pc~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_pc~8 .lut_mask = 16'hFFCC;
defparam \cpu_test|sel_pc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneiii_lcell_comb \cpu_test|load_pc~3 (
// Equation(s):
// \cpu_test|load_pc~3_combout  = (\cpu_test|sel_pc~8_combout  & ((\cpu_test|op~120_combout ) # ((\cpu_test|op~135_combout  & !\cpu_test|op~64_combout ))))

	.dataa(\cpu_test|op~135_combout ),
	.datab(\cpu_test|op~120_combout ),
	.datac(\cpu_test|op~64_combout ),
	.datad(\cpu_test|sel_pc~8_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~3 .lut_mask = 16'hCE00;
defparam \cpu_test|load_pc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneiii_lcell_comb \cpu_test|sel_pc~11 (
// Equation(s):
// \cpu_test|sel_pc~11_combout  = (\cpu_test|ir_q [11] & (\cpu_test|ir_q [8] & ((\cpu_test|ir_q [9]) # (\cpu_test|ir_q [10])))) # (!\cpu_test|ir_q [11] & (\cpu_test|ir_q [10] $ (((\cpu_test|ir_q [9]) # (\cpu_test|ir_q [8])))))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|sel_pc~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_pc~11 .lut_mask = 16'hE036;
defparam \cpu_test|sel_pc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneiii_lcell_comb \cpu_test|sel_pc~9 (
// Equation(s):
// \cpu_test|sel_pc~9_combout  = (\cpu_test|sel_pc~10_combout ) # ((\cpu_test|load_pc~3_combout ) # ((\cpu_test|load_pc~4_combout  & \cpu_test|sel_pc~11_combout )))

	.dataa(\cpu_test|load_pc~4_combout ),
	.datab(\cpu_test|sel_pc~10_combout ),
	.datac(\cpu_test|load_pc~3_combout ),
	.datad(\cpu_test|sel_pc~11_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_pc~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_pc~9 .lut_mask = 16'hFEFC;
defparam \cpu_test|sel_pc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneiii_lcell_comb \cpu_test|load_w~55 (
// Equation(s):
// \cpu_test|load_w~55_combout  = (\cpu_test|ir_q [8]) # (!\cpu_test|ir_q [11])

	.dataa(\cpu_test|ir_q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|load_w~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~55 .lut_mask = 16'hFF55;
defparam \cpu_test|load_w~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneiii_lcell_comb \cpu_test|op~125 (
// Equation(s):
// \cpu_test|op~125_combout  = (\cpu_test|ir_q [8] & (\cpu_test|ir_q [9] & (!\cpu_test|ir_q [10] & \cpu_test|ir_q [11])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|op~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~125 .lut_mask = 16'h0800;
defparam \cpu_test|op~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneiii_lcell_comb \cpu_test|op~90 (
// Equation(s):
// \cpu_test|op~90_combout  = (\cpu_test|ir_q [10] & (\cpu_test|ir_q [11] & (\cpu_test|ir_q [8] & !\cpu_test|ir_q [9])))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|op~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~90 .lut_mask = 16'h0080;
defparam \cpu_test|op~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneiii_lcell_comb \cpu_test|op~115 (
// Equation(s):
// \cpu_test|op~115_combout  = (\cpu_test|ir_q [8] & (\cpu_test|ir_q [9] & (\cpu_test|ir_q [10] & \cpu_test|ir_q [11])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|op~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~115 .lut_mask = 16'h8000;
defparam \cpu_test|op~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneiii_lcell_comb \cpu_test|load_w~46 (
// Equation(s):
// \cpu_test|load_w~46_combout  = (!\cpu_test|op~125_combout  & (!\cpu_test|op~90_combout  & !\cpu_test|op~115_combout ))

	.dataa(\cpu_test|op~125_combout ),
	.datab(\cpu_test|op~90_combout ),
	.datac(gnd),
	.datad(\cpu_test|op~115_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~46 .lut_mask = 16'h0011;
defparam \cpu_test|load_w~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneiii_lcell_comb \cpu_test|op~129 (
// Equation(s):
// \cpu_test|op~129_combout  = (!\cpu_test|ir_q [10] & (\cpu_test|ir_q [8] & (!\cpu_test|ir_q [9] & \cpu_test|ir_q [11])))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|op~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~129 .lut_mask = 16'h0400;
defparam \cpu_test|op~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneiii_lcell_comb \cpu_test|load_pc~16 (
// Equation(s):
// \cpu_test|load_pc~16_combout  = (\cpu_test|ir_q [12]) # (!\cpu_test|ir_q [13])

	.dataa(\cpu_test|ir_q [13]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|load_pc~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~16 .lut_mask = 16'hF5F5;
defparam \cpu_test|load_pc~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneiii_lcell_comb \cpu_test|sel_pc~7 (
// Equation(s):
// \cpu_test|sel_pc~7_combout  = (!\cpu_test|load_pc~16_combout  & (((\cpu_test|op~129_combout ) # (!\cpu_test|load_w~46_combout )) # (!\cpu_test|load_w~55_combout )))

	.dataa(\cpu_test|load_w~55_combout ),
	.datab(\cpu_test|load_w~46_combout ),
	.datac(\cpu_test|op~129_combout ),
	.datad(\cpu_test|load_pc~16_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_pc~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_pc~7 .lut_mask = 16'h00F7;
defparam \cpu_test|sel_pc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneiii_lcell_comb \cpu_test|pc_q[5]~2 (
// Equation(s):
// \cpu_test|pc_q[5]~2_combout  = (\cpu_test|ps.T4~q  & ((\cpu_test|sel_pc~7_combout ) # ((\cpu_test|CALL~combout  & \cpu_test|sel_pc~9_combout ))))

	.dataa(\cpu_test|CALL~combout ),
	.datab(\cpu_test|sel_pc~9_combout ),
	.datac(\cpu_test|ps.T4~q ),
	.datad(\cpu_test|sel_pc~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q[5]~2 .lut_mask = 16'hF080;
defparam \cpu_test|pc_q[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneiii_lcell_comb \cpu_test|pc_q~27 (
// Equation(s):
// \cpu_test|pc_q~27_combout  = (\cpu_test|Add0~12_combout  & (!\cpu_test|pc_q[5]~2_combout  & ((!\cpu_test|ps.T4~q ) # (!\cpu_test|Equal34~4_combout ))))

	.dataa(\cpu_test|Equal34~4_combout ),
	.datab(\cpu_test|Add0~12_combout ),
	.datac(\cpu_test|ps.T4~q ),
	.datad(\cpu_test|pc_q[5]~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~27 .lut_mask = 16'h004C;
defparam \cpu_test|pc_q~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|Stack_1|Add0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|Stack_1|stk_ptr~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|Stack_1|stk_ptr~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneiii_lcell_comb \cpu_test|Stack_1|stack~1 (
// Equation(s):
// \cpu_test|Stack_1|stack~1_combout  = (\cpu_test|Stack_1|stack_rtl_0_bypass [5] & (\cpu_test|Stack_1|stack_rtl_0_bypass [6] & (\cpu_test|Stack_1|stack_rtl_0_bypass [8] $ (!\cpu_test|Stack_1|stack_rtl_0_bypass [7])))) # 
// (!\cpu_test|Stack_1|stack_rtl_0_bypass [5] & (!\cpu_test|Stack_1|stack_rtl_0_bypass [6] & (\cpu_test|Stack_1|stack_rtl_0_bypass [8] $ (!\cpu_test|Stack_1|stack_rtl_0_bypass [7]))))

	.dataa(\cpu_test|Stack_1|stack_rtl_0_bypass [5]),
	.datab(\cpu_test|Stack_1|stack_rtl_0_bypass [6]),
	.datac(\cpu_test|Stack_1|stack_rtl_0_bypass [8]),
	.datad(\cpu_test|Stack_1|stack_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stack~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stack~1 .lut_mask = 16'h9009;
defparam \cpu_test|Stack_1|stack~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|Stack_1|stack~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|Stack_1|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneiii_lcell_comb \cpu_test|Stack_1|stack_rtl_0_bypass[2]~feeder (
// Equation(s):
// \cpu_test|Stack_1|stack_rtl_0_bypass[2]~feeder_combout  = \cpu_test|Stack_1|stk_ptr~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|Stack_1|stk_ptr~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stack_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[2]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|stack_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|Stack_1|stk_ptr~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneiii_lcell_comb \cpu_test|Stack_1|stack_rtl_0_bypass[1]~0 (
// Equation(s):
// \cpu_test|Stack_1|stack_rtl_0_bypass[1]~0_combout  = !\cpu_test|Stack_1|stk_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|Stack_1|stk_ptr [0]),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stack_rtl_0_bypass[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[1]~0 .lut_mask = 16'h00FF;
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|stack_rtl_0_bypass[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneiii_lcell_comb \cpu_test|Stack_1|stack~0 (
// Equation(s):
// \cpu_test|Stack_1|stack~0_combout  = (\cpu_test|Stack_1|stack_rtl_0_bypass [3] & (\cpu_test|Stack_1|stack_rtl_0_bypass [4] & (\cpu_test|Stack_1|stack_rtl_0_bypass [2] $ (!\cpu_test|Stack_1|stack_rtl_0_bypass [1])))) # 
// (!\cpu_test|Stack_1|stack_rtl_0_bypass [3] & (!\cpu_test|Stack_1|stack_rtl_0_bypass [4] & (\cpu_test|Stack_1|stack_rtl_0_bypass [2] $ (!\cpu_test|Stack_1|stack_rtl_0_bypass [1]))))

	.dataa(\cpu_test|Stack_1|stack_rtl_0_bypass [3]),
	.datab(\cpu_test|Stack_1|stack_rtl_0_bypass [2]),
	.datac(\cpu_test|Stack_1|stack_rtl_0_bypass [4]),
	.datad(\cpu_test|Stack_1|stack_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stack~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stack~0 .lut_mask = 16'h8421;
defparam \cpu_test|Stack_1|stack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneiii_lcell_comb \cpu_test|Stack_1|stack~2 (
// Equation(s):
// \cpu_test|Stack_1|stack~2_combout  = (\cpu_test|Stack_1|stack~1_combout  & (\cpu_test|Stack_1|stack_rtl_0_bypass [0] & \cpu_test|Stack_1|stack~0_combout ))

	.dataa(gnd),
	.datab(\cpu_test|Stack_1|stack~1_combout ),
	.datac(\cpu_test|Stack_1|stack_rtl_0_bypass [0]),
	.datad(\cpu_test|Stack_1|stack~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stack~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stack~2 .lut_mask = 16'hC000;
defparam \cpu_test|Stack_1|stack~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|pc_q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneiii_lcell_comb \cpu_test|Stack_1|stack_rtl_0_bypass[18]~feeder (
// Equation(s):
// \cpu_test|Stack_1|stack_rtl_0_bypass[18]~feeder_combout  = \cpu_test|pc_q [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|pc_q [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stack_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[18]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N21
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|stack_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneiii_lcell_comb \cpu_test|Add0~14 (
// Equation(s):
// \cpu_test|Add0~14_combout  = (\cpu_test|pc_q [7] & (!\cpu_test|Add0~13 )) # (!\cpu_test|pc_q [7] & ((\cpu_test|Add0~13 ) # (GND)))
// \cpu_test|Add0~15  = CARRY((!\cpu_test|Add0~13 ) # (!\cpu_test|pc_q [7]))

	.dataa(\cpu_test|pc_q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add0~13 ),
	.combout(\cpu_test|Add0~14_combout ),
	.cout(\cpu_test|Add0~15 ));
// synopsys translate_off
defparam \cpu_test|Add0~14 .lut_mask = 16'h5A5F;
defparam \cpu_test|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneiii_lcell_comb \cpu_test|Add0~16 (
// Equation(s):
// \cpu_test|Add0~16_combout  = (\cpu_test|pc_q [8] & (\cpu_test|Add0~15  $ (GND))) # (!\cpu_test|pc_q [8] & (!\cpu_test|Add0~15  & VCC))
// \cpu_test|Add0~17  = CARRY((\cpu_test|pc_q [8] & !\cpu_test|Add0~15 ))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add0~15 ),
	.combout(\cpu_test|Add0~16_combout ),
	.cout(\cpu_test|Add0~17 ));
// synopsys translate_off
defparam \cpu_test|Add0~16 .lut_mask = 16'hC30C;
defparam \cpu_test|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneiii_lcell_comb \cpu_test|Add0~18 (
// Equation(s):
// \cpu_test|Add0~18_combout  = (\cpu_test|pc_q [9] & (!\cpu_test|Add0~17 )) # (!\cpu_test|pc_q [9] & ((\cpu_test|Add0~17 ) # (GND)))
// \cpu_test|Add0~19  = CARRY((!\cpu_test|Add0~17 ) # (!\cpu_test|pc_q [9]))

	.dataa(\cpu_test|pc_q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add0~17 ),
	.combout(\cpu_test|Add0~18_combout ),
	.cout(\cpu_test|Add0~19 ));
// synopsys translate_off
defparam \cpu_test|Add0~18 .lut_mask = 16'h5A5F;
defparam \cpu_test|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneiii_lcell_comb \cpu_test|pc_q[5]~3 (
// Equation(s):
// \cpu_test|pc_q[5]~3_combout  = (\cpu_test|Equal34~4_combout  & ((\cpu_test|ps.T4~q  & (\cpu_test|Stack_1|stack~2_combout )) # (!\cpu_test|ps.T4~q  & ((\cpu_test|pc_q[5]~2_combout ))))) # (!\cpu_test|Equal34~4_combout  & (((\cpu_test|pc_q[5]~2_combout ))))

	.dataa(\cpu_test|Equal34~4_combout ),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|Stack_1|stack~2_combout ),
	.datad(\cpu_test|pc_q[5]~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q[5]~3 .lut_mask = 16'hF780;
defparam \cpu_test|pc_q[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cycloneiii_lcell_comb \cpu_test|pc_q~19 (
// Equation(s):
// \cpu_test|pc_q~19_combout  = (\cpu_test|pop~0_combout  & (((\cpu_test|pc_q[5]~3_combout )))) # (!\cpu_test|pop~0_combout  & ((\cpu_test|pc_q[5]~3_combout  & (\cpu_test|ir_q [9])) # (!\cpu_test|pc_q[5]~3_combout  & ((\cpu_test|Add0~18_combout )))))

	.dataa(\cpu_test|pop~0_combout ),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|Add0~18_combout ),
	.datad(\cpu_test|pc_q[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~19 .lut_mask = 16'hEE50;
defparam \cpu_test|pc_q~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y17_N0
cycloneiii_ram_block \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpu_test|Stack_1|stack~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu_test|pc_q [10],\cpu_test|pc_q [9],\cpu_test|pc_q [8],\cpu_test|pc_q [7],\cpu_test|pc_q [6],\cpu_test|pc_q [5],\cpu_test|pc_q [4],\cpu_test|pc_q [3],\cpu_test|pc_q [2],\cpu_test|pc_q [1],\cpu_test|pc_q [0]}),
	.portaaddr({\cpu_test|Stack_1|Add0~2_combout ,\cpu_test|Stack_1|Add0~1_combout ,\cpu_test|Stack_1|Add0~0_combout ,\cpu_test|Stack_1|stk_ptr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu_test|Stack_1|stk_ptr~4_combout ,\cpu_test|Stack_1|stk_ptr~6_combout ,\cpu_test|Stack_1|stk_ptr~1_combout ,\cpu_test|Stack_1|stk_ptr~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu_test|Stack:Stack_1|altsyncram:stack_rtl_0|altsyncram_9bc1:auto_generated|ALTSYNCRAM";
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 11;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 11;
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cycloneiii_lcell_comb \cpu_test|pc_q~20 (
// Equation(s):
// \cpu_test|pc_q~20_combout  = (\cpu_test|pop~0_combout  & ((\cpu_test|pc_q~19_combout  & (\cpu_test|Stack_1|stack_rtl_0_bypass [18])) # (!\cpu_test|pc_q~19_combout  & ((\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a9 ))))) # 
// (!\cpu_test|pop~0_combout  & (((\cpu_test|pc_q~19_combout ))))

	.dataa(\cpu_test|pop~0_combout ),
	.datab(\cpu_test|Stack_1|stack_rtl_0_bypass [18]),
	.datac(\cpu_test|pc_q~19_combout ),
	.datad(\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~20 .lut_mask = 16'hDAD0;
defparam \cpu_test|pc_q~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneiii_lcell_comb \cpu_test|ram_en~15 (
// Equation(s):
// \cpu_test|ram_en~15_combout  = (\cpu_test|ir_q [13]) # (!\cpu_test|ir_q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|ram_en~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~15 .lut_mask = 16'hF0FF;
defparam \cpu_test|ram_en~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneiii_lcell_comb \cpu_test|MOVWF~1 (
// Equation(s):
// \cpu_test|MOVWF~1_combout  = (!\cpu_test|ir_q [10] & \cpu_test|ir_q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|MOVWF~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|MOVWF~1 .lut_mask = 16'h0F00;
defparam \cpu_test|MOVWF~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneiii_lcell_comb \cpu_test|sel_bus~0 (
// Equation(s):
// \cpu_test|sel_bus~0_combout  = (\cpu_test|ps.T4~q  & (\cpu_test|Equal34~0_combout  & (\cpu_test|MOVWF~0_combout  & \cpu_test|MOVWF~1_combout )))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|Equal34~0_combout ),
	.datac(\cpu_test|MOVWF~0_combout ),
	.datad(\cpu_test|MOVWF~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_bus~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_bus~0 .lut_mask = 16'h8000;
defparam \cpu_test|sel_bus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneiii_lcell_comb \cpu_test|op~76 (
// Equation(s):
// \cpu_test|op~76_combout  = (\cpu_test|ir_q [9] & !\cpu_test|ir_q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|op~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~76 .lut_mask = 16'h00F0;
defparam \cpu_test|op~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneiii_lcell_comb \cpu_test|op~75 (
// Equation(s):
// \cpu_test|op~75_combout  = (\cpu_test|ir_q [10] & (\cpu_test|ir_q [11] & (!\cpu_test|ir_q [12] & !\cpu_test|ir_q [13])))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|op~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~75 .lut_mask = 16'h0008;
defparam \cpu_test|op~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneiii_lcell_comb \cpu_test|op~73 (
// Equation(s):
// \cpu_test|op~73_combout  = (\cpu_test|ir_q [7] & (!\cpu_test|ir_q [12] & (!\cpu_test|ir_q [13] & \cpu_test|Equal9~6_combout )))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|Equal9~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~73 .lut_mask = 16'h0200;
defparam \cpu_test|op~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneiii_lcell_comb \cpu_test|op~72 (
// Equation(s):
// \cpu_test|op~72_combout  = (\cpu_test|ir_q [10] & (\cpu_test|ir_q [11] & (!\cpu_test|ir_q [8] & !\cpu_test|ir_q [9])))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|op~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~72 .lut_mask = 16'h0008;
defparam \cpu_test|op~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneiii_lcell_comb \cpu_test|op~170 (
// Equation(s):
// \cpu_test|op~170_combout  = (\cpu_test|op~73_combout  & (\cpu_test|op~72_combout  & ((\cpu_test|ir_q [3]) # (\cpu_test|ir_q [2]))))

	.dataa(\cpu_test|op~73_combout ),
	.datab(\cpu_test|ir_q [3]),
	.datac(\cpu_test|ir_q [2]),
	.datad(\cpu_test|op~72_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~170_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~170 .lut_mask = 16'hA800;
defparam \cpu_test|op~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneiii_lcell_comb \cpu_test|Equal9~0 (
// Equation(s):
// \cpu_test|Equal9~0_combout  = (!\cpu_test|ir_q [10] & (!\cpu_test|ir_q [11] & (!\cpu_test|ir_q [7] & !\cpu_test|ir_q [9])))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal9~0 .lut_mask = 16'h0001;
defparam \cpu_test|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneiii_lcell_comb \cpu_test|Equal9~2 (
// Equation(s):
// \cpu_test|Equal9~2_combout  = (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [12] & (\cpu_test|Equal9~0_combout  & \cpu_test|Equal9~1_combout )))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|Equal9~0_combout ),
	.datad(\cpu_test|Equal9~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal9~2 .lut_mask = 16'h1000;
defparam \cpu_test|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneiii_lcell_comb \cpu_test|op[2]~65 (
// Equation(s):
// \cpu_test|op[2]~65_combout  = (\cpu_test|ir_q [10] & ((\cpu_test|ir_q [11]) # ((!\cpu_test|ir_q [9])))) # (!\cpu_test|ir_q [10] & (!\cpu_test|ir_q [9] & ((\cpu_test|ir_q [11]) # (\cpu_test|ir_q [7]))))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|op[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~65 .lut_mask = 16'h88FE;
defparam \cpu_test|op[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneiii_lcell_comb \cpu_test|Equal9~3 (
// Equation(s):
// \cpu_test|Equal9~3_combout  = (!\cpu_test|ir_q [13] & !\cpu_test|ir_q [12])

	.dataa(gnd),
	.datab(\cpu_test|ir_q [13]),
	.datac(gnd),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|Equal9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal9~3 .lut_mask = 16'h0033;
defparam \cpu_test|Equal9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneiii_lcell_comb \cpu_test|op[2]~66 (
// Equation(s):
// \cpu_test|op[2]~66_combout  = (\cpu_test|Equal9~3_combout  & ((\cpu_test|op[2]~65_combout  & (\cpu_test|ir_q [9] & !\cpu_test|ir_q [8])) # (!\cpu_test|op[2]~65_combout  & (!\cpu_test|ir_q [9]))))

	.dataa(\cpu_test|op[2]~65_combout ),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|Equal9~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~66 .lut_mask = 16'h1900;
defparam \cpu_test|op[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneiii_lcell_comb \cpu_test|op[2]~67 (
// Equation(s):
// \cpu_test|op[2]~67_combout  = (\cpu_test|op[2]~66_combout  & (((!\cpu_test|Equal9~2_combout ) # (!\cpu_test|op~64_combout )) # (!\cpu_test|ir_q [8])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|op~64_combout ),
	.datac(\cpu_test|Equal9~2_combout ),
	.datad(\cpu_test|op[2]~66_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~67 .lut_mask = 16'h7F00;
defparam \cpu_test|op[2]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneiii_lcell_comb \cpu_test|op[2]~68 (
// Equation(s):
// \cpu_test|op[2]~68_combout  = (\cpu_test|ir_q [3]) # (\cpu_test|ir_q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [3]),
	.datad(\cpu_test|ir_q [2]),
	.cin(gnd),
	.combout(\cpu_test|op[2]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~68 .lut_mask = 16'hFFF0;
defparam \cpu_test|op[2]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneiii_lcell_comb \cpu_test|op[2]~69 (
// Equation(s):
// \cpu_test|op[2]~69_combout  = (\cpu_test|op~64_combout  & ((\cpu_test|op[2]~68_combout ) # ((\cpu_test|ir_q [8] & \cpu_test|Equal9~2_combout ))))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|op[2]~68_combout ),
	.datac(\cpu_test|Equal9~2_combout ),
	.datad(\cpu_test|op~64_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~69 .lut_mask = 16'hEC00;
defparam \cpu_test|op[2]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneiii_lcell_comb \cpu_test|op[2]~169 (
// Equation(s):
// \cpu_test|op[2]~169_combout  = (\cpu_test|ir_q [8] & (((\cpu_test|ir_q [2]) # (\cpu_test|ir_q [3])) # (!\cpu_test|Equal9~2_combout )))

	.dataa(\cpu_test|Equal9~2_combout ),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [2]),
	.datad(\cpu_test|ir_q [3]),
	.cin(gnd),
	.combout(\cpu_test|op[2]~169_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~169 .lut_mask = 16'hCCC4;
defparam \cpu_test|op[2]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneiii_lcell_comb \cpu_test|op[2]~70 (
// Equation(s):
// \cpu_test|op[2]~70_combout  = (\cpu_test|ir_q [11] & (\cpu_test|op[2]~169_combout  & ((\cpu_test|ir_q [10]) # (\cpu_test|ir_q [9])))) # (!\cpu_test|ir_q [11] & (\cpu_test|ir_q [10] $ (((\cpu_test|ir_q [9]) # (\cpu_test|op[2]~169_combout )))))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|op[2]~169_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~70 .lut_mask = 16'hE506;
defparam \cpu_test|op[2]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneiii_lcell_comb \cpu_test|op[2]~71 (
// Equation(s):
// \cpu_test|op[2]~71_combout  = (\cpu_test|ir_q [12] & (\cpu_test|op[2]~70_combout  & ((\cpu_test|ir_q [11]) # (!\cpu_test|op[2]~69_combout )))) # (!\cpu_test|ir_q [12] & (!\cpu_test|ir_q [11]))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|op[2]~69_combout ),
	.datad(\cpu_test|op[2]~70_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~71 .lut_mask = 16'h9B11;
defparam \cpu_test|op[2]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneiii_lcell_comb \cpu_test|op[2]~74 (
// Equation(s):
// \cpu_test|op[2]~74_combout  = (!\cpu_test|op~170_combout  & ((\cpu_test|op[2]~67_combout ) # ((\cpu_test|ir_q [13] & \cpu_test|op[2]~71_combout ))))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|op~170_combout ),
	.datac(\cpu_test|op[2]~67_combout ),
	.datad(\cpu_test|op[2]~71_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~74 .lut_mask = 16'h3230;
defparam \cpu_test|op[2]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneiii_lcell_comb \cpu_test|op[1]~77 (
// Equation(s):
// \cpu_test|op[1]~77_combout  = (\cpu_test|ps.T4~q  & (\cpu_test|op~76_combout  & (\cpu_test|op~75_combout  & \cpu_test|op[2]~74_combout )))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|op~76_combout ),
	.datac(\cpu_test|op~75_combout ),
	.datad(\cpu_test|op[2]~74_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~77 .lut_mask = 16'h8000;
defparam \cpu_test|op[1]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneiii_lcell_comb \cpu_test|op~103 (
// Equation(s):
// \cpu_test|op~103_combout  = (!\cpu_test|ir_q [12] & (\cpu_test|ir_q [11] & !\cpu_test|ir_q [13]))

	.dataa(\cpu_test|ir_q [12]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|op~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~103 .lut_mask = 16'h0050;
defparam \cpu_test|op~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneiii_lcell_comb \cpu_test|Equal22~0 (
// Equation(s):
// \cpu_test|Equal22~0_combout  = (\cpu_test|ir_q [12] & (!\cpu_test|ir_q [11] & !\cpu_test|ir_q [13]))

	.dataa(\cpu_test|ir_q [12]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal22~0 .lut_mask = 16'h000A;
defparam \cpu_test|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneiii_lcell_comb \cpu_test|op~79 (
// Equation(s):
// \cpu_test|op~79_combout  = (!\cpu_test|ir_q [9] & (!\cpu_test|ir_q [8] & ((\cpu_test|ir_q [2]) # (\cpu_test|ir_q [3]))))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [2]),
	.datac(\cpu_test|ir_q [3]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|op~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~79 .lut_mask = 16'h0054;
defparam \cpu_test|op~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneiii_lcell_comb \cpu_test|op~99 (
// Equation(s):
// \cpu_test|op~99_combout  = (\cpu_test|ir_q [9] & (\cpu_test|ir_q [8] & ((\cpu_test|ir_q [2]) # (\cpu_test|ir_q [3]))))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [2]),
	.datac(\cpu_test|ir_q [3]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|op~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~99 .lut_mask = 16'hA800;
defparam \cpu_test|op~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneiii_lcell_comb \cpu_test|sel_alu~41 (
// Equation(s):
// \cpu_test|sel_alu~41_combout  = (\cpu_test|op~103_combout  & ((\cpu_test|op~79_combout ) # ((\cpu_test|Equal22~0_combout  & \cpu_test|op~99_combout )))) # (!\cpu_test|op~103_combout  & (\cpu_test|Equal22~0_combout  & ((\cpu_test|op~99_combout ))))

	.dataa(\cpu_test|op~103_combout ),
	.datab(\cpu_test|Equal22~0_combout ),
	.datac(\cpu_test|op~79_combout ),
	.datad(\cpu_test|op~99_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~41 .lut_mask = 16'hECA0;
defparam \cpu_test|sel_alu~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneiii_lcell_comb \cpu_test|sel_alu~54 (
// Equation(s):
// \cpu_test|sel_alu~54_combout  = (\cpu_test|ir_q [10]) # (!\cpu_test|sel_alu~41_combout )

	.dataa(\cpu_test|ir_q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|sel_alu~41_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~54 .lut_mask = 16'hAAFF;
defparam \cpu_test|sel_alu~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneiii_lcell_comb \cpu_test|op~102 (
// Equation(s):
// \cpu_test|op~102_combout  = (\cpu_test|ir_q [12] & (!\cpu_test|ir_q [11] & (!\cpu_test|ir_q [13] & \cpu_test|op~64_combout )))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|op~64_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~102 .lut_mask = 16'h0200;
defparam \cpu_test|op~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneiii_lcell_comb \cpu_test|op[1]~43 (
// Equation(s):
// \cpu_test|op[1]~43_combout  = (\cpu_test|ir_q [13]) # ((\cpu_test|ir_q [10]) # (\cpu_test|ir_q [12]))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [10]),
	.datac(gnd),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|op[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~43 .lut_mask = 16'hFFEE;
defparam \cpu_test|op[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneiii_lcell_comb \cpu_test|op[1]~185 (
// Equation(s):
// \cpu_test|op[1]~185_combout  = ((\cpu_test|ir_q [11]) # ((\cpu_test|op[1]~43_combout ) # (!\cpu_test|ir_q [8]))) # (!\cpu_test|ir_q [9])

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|op[1]~43_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~185_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~185 .lut_mask = 16'hFFDF;
defparam \cpu_test|op[1]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneiii_lcell_comb \cpu_test|op~97 (
// Equation(s):
// \cpu_test|op~97_combout  = (!\cpu_test|ir_q [10] & !\cpu_test|ir_q [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|op~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~97 .lut_mask = 16'h000F;
defparam \cpu_test|op~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneiii_lcell_comb \cpu_test|op~98 (
// Equation(s):
// \cpu_test|op~98_combout  = (!\cpu_test|ir_q [12] & (\cpu_test|op~97_combout  & (\cpu_test|ir_q [11] & \cpu_test|op~64_combout )))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|op~97_combout ),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|op~64_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~98 .lut_mask = 16'h4000;
defparam \cpu_test|op~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneiii_lcell_comb \cpu_test|sel_alu~24 (
// Equation(s):
// \cpu_test|sel_alu~24_combout  = (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [9] & (!\cpu_test|ir_q [8] & !\cpu_test|ir_q [11])))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~24 .lut_mask = 16'h0001;
defparam \cpu_test|sel_alu~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneiii_lcell_comb \cpu_test|sel_alu~55 (
// Equation(s):
// \cpu_test|sel_alu~55_combout  = (\cpu_test|sel_alu~24_combout  & (!\cpu_test|ir_q [2] & (!\cpu_test|ir_q [3] & \cpu_test|ir_q [12])))

	.dataa(\cpu_test|sel_alu~24_combout ),
	.datab(\cpu_test|ir_q [2]),
	.datac(\cpu_test|ir_q [3]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~55 .lut_mask = 16'h0200;
defparam \cpu_test|sel_alu~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneiii_lcell_comb \cpu_test|sel_alu~36 (
// Equation(s):
// \cpu_test|sel_alu~36_combout  = (\cpu_test|op[1]~185_combout  & (!\cpu_test|sel_alu~55_combout  & ((!\cpu_test|op~98_combout ) # (!\cpu_test|Equal34~0_combout ))))

	.dataa(\cpu_test|Equal34~0_combout ),
	.datab(\cpu_test|op[1]~185_combout ),
	.datac(\cpu_test|op~98_combout ),
	.datad(\cpu_test|sel_alu~55_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~36 .lut_mask = 16'h004C;
defparam \cpu_test|sel_alu~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneiii_lcell_comb \cpu_test|sel_alu~56 (
// Equation(s):
// \cpu_test|sel_alu~56_combout  = (\cpu_test|sel_alu~36_combout  & (((!\cpu_test|ir_q [8] & !\cpu_test|ir_q [9])) # (!\cpu_test|op~102_combout )))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|op~102_combout ),
	.datad(\cpu_test|sel_alu~36_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~56 .lut_mask = 16'h1F00;
defparam \cpu_test|sel_alu~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneiii_lcell_comb \cpu_test|op~80 (
// Equation(s):
// \cpu_test|op~80_combout  = (!\cpu_test|ir_q [9] & (\cpu_test|ir_q [8] & ((\cpu_test|ir_q [2]) # (\cpu_test|ir_q [3]))))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [2]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [3]),
	.cin(gnd),
	.combout(\cpu_test|op~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~80 .lut_mask = 16'h5040;
defparam \cpu_test|op~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneiii_lcell_comb \cpu_test|op~104 (
// Equation(s):
// \cpu_test|op~104_combout  = (\cpu_test|ir_q [7] & (\cpu_test|op~80_combout  & (!\cpu_test|ir_q [10] & \cpu_test|Equal22~0_combout )))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|op~80_combout ),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|Equal22~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~104 .lut_mask = 16'h0800;
defparam \cpu_test|op~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneiii_lcell_comb \cpu_test|Equal22~1 (
// Equation(s):
// \cpu_test|Equal22~1_combout  = (\cpu_test|ir_q [12] & (!\cpu_test|ir_q [11] & (\cpu_test|ir_q [10] & !\cpu_test|ir_q [13])))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|Equal22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal22~1 .lut_mask = 16'h0020;
defparam \cpu_test|Equal22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneiii_lcell_comb \cpu_test|sel_alu~39 (
// Equation(s):
// \cpu_test|sel_alu~39_combout  = (\cpu_test|Equal22~1_combout  & ((\cpu_test|op~99_combout ) # (\cpu_test|op~80_combout )))

	.dataa(gnd),
	.datab(\cpu_test|op~99_combout ),
	.datac(\cpu_test|op~80_combout ),
	.datad(\cpu_test|Equal22~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~39 .lut_mask = 16'hFC00;
defparam \cpu_test|sel_alu~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneiii_lcell_comb \cpu_test|sel_alu~37 (
// Equation(s):
// \cpu_test|sel_alu~37_combout  = (\cpu_test|ir_q [10]) # (\cpu_test|ir_q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~37 .lut_mask = 16'hFFF0;
defparam \cpu_test|sel_alu~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneiii_lcell_comb \cpu_test|op~85 (
// Equation(s):
// \cpu_test|op~85_combout  = (\cpu_test|ir_q [9] & (!\cpu_test|ir_q [8] & ((\cpu_test|ir_q [2]) # (\cpu_test|ir_q [3]))))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [2]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [3]),
	.cin(gnd),
	.combout(\cpu_test|op~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~85 .lut_mask = 16'h0A08;
defparam \cpu_test|op~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneiii_lcell_comb \cpu_test|sel_alu~38 (
// Equation(s):
// \cpu_test|sel_alu~38_combout  = (\cpu_test|op~85_combout  & ((\cpu_test|sel_alu~37_combout ) # ((\cpu_test|Equal9~4_combout )))) # (!\cpu_test|op~85_combout  & (((\cpu_test|Equal9~4_combout  & \cpu_test|op~80_combout ))))

	.dataa(\cpu_test|sel_alu~37_combout ),
	.datab(\cpu_test|op~85_combout ),
	.datac(\cpu_test|Equal9~4_combout ),
	.datad(\cpu_test|op~80_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~38 .lut_mask = 16'hF8C8;
defparam \cpu_test|sel_alu~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneiii_lcell_comb \cpu_test|sel_alu~40 (
// Equation(s):
// \cpu_test|sel_alu~40_combout  = (!\cpu_test|sel_alu~39_combout  & (((!\cpu_test|op~79_combout  & !\cpu_test|sel_alu~38_combout )) # (!\cpu_test|Equal22~0_combout )))

	.dataa(\cpu_test|op~79_combout ),
	.datab(\cpu_test|Equal22~0_combout ),
	.datac(\cpu_test|sel_alu~39_combout ),
	.datad(\cpu_test|sel_alu~38_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~40 .lut_mask = 16'h0307;
defparam \cpu_test|sel_alu~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneiii_lcell_comb \cpu_test|sel_alu~57 (
// Equation(s):
// \cpu_test|sel_alu~57_combout  = (\cpu_test|sel_alu~54_combout  & (\cpu_test|sel_alu~56_combout  & (!\cpu_test|op~104_combout  & \cpu_test|sel_alu~40_combout )))

	.dataa(\cpu_test|sel_alu~54_combout ),
	.datab(\cpu_test|sel_alu~56_combout ),
	.datac(\cpu_test|op~104_combout ),
	.datad(\cpu_test|sel_alu~40_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~57 .lut_mask = 16'h0800;
defparam \cpu_test|sel_alu~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneiii_lcell_comb \cpu_test|Equal34~1 (
// Equation(s):
// \cpu_test|Equal34~1_combout  = (!\cpu_test|ir_q [13] & !\cpu_test|ir_q [11])

	.dataa(\cpu_test|ir_q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|Equal34~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal34~1 .lut_mask = 16'h0055;
defparam \cpu_test|Equal34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneiii_lcell_comb \cpu_test|op~106 (
// Equation(s):
// \cpu_test|op~106_combout  = (\cpu_test|ir_q [10] & (!\cpu_test|ir_q [12] & (\cpu_test|op~64_combout  & \cpu_test|Equal34~1_combout )))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|op~64_combout ),
	.datad(\cpu_test|Equal34~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~106 .lut_mask = 16'h2000;
defparam \cpu_test|op~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneiii_lcell_comb \cpu_test|op[1]~117 (
// Equation(s):
// \cpu_test|op[1]~117_combout  = (\cpu_test|ir_q [10]) # ((!\cpu_test|op~85_combout ) # (!\cpu_test|op~103_combout ))

	.dataa(\cpu_test|ir_q [10]),
	.datab(gnd),
	.datac(\cpu_test|op~103_combout ),
	.datad(\cpu_test|op~85_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~117 .lut_mask = 16'hAFFF;
defparam \cpu_test|op[1]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneiii_lcell_comb \cpu_test|op[1]~178 (
// Equation(s):
// \cpu_test|op[1]~178_combout  = (\cpu_test|op[1]~117_combout  & (((\cpu_test|ir_q [8]) # (!\cpu_test|op~98_combout )) # (!\cpu_test|ir_q [9])))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|op[1]~117_combout ),
	.datad(\cpu_test|op~98_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~178_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~178 .lut_mask = 16'hD0F0;
defparam \cpu_test|op[1]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneiii_lcell_comb \cpu_test|sel_alu~53 (
// Equation(s):
// \cpu_test|sel_alu~53_combout  = (\cpu_test|op[1]~178_combout  & (((\cpu_test|ir_q [8]) # (!\cpu_test|ir_q [9])) # (!\cpu_test|op~106_combout )))

	.dataa(\cpu_test|op~106_combout ),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|op[1]~178_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~53 .lut_mask = 16'hDF00;
defparam \cpu_test|sel_alu~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneiii_lcell_comb \cpu_test|op~101 (
// Equation(s):
// \cpu_test|op~101_combout  = (\cpu_test|ir_q [8] & \cpu_test|ir_q [9])

	.dataa(\cpu_test|ir_q [8]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|op~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~101 .lut_mask = 16'hA0A0;
defparam \cpu_test|op~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneiii_lcell_comb \cpu_test|op[1]~140 (
// Equation(s):
// \cpu_test|op[1]~140_combout  = (\cpu_test|ir_q [7] & (((\cpu_test|op~75_combout )))) # (!\cpu_test|ir_q [7] & (\cpu_test|ir_q [10] & (\cpu_test|op~103_combout )))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|op~103_combout ),
	.datad(\cpu_test|op~75_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~140 .lut_mask = 16'hEA40;
defparam \cpu_test|op[1]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneiii_lcell_comb \cpu_test|op[1]~181 (
// Equation(s):
// \cpu_test|op[1]~181_combout  = ((\cpu_test|ir_q [3]) # ((\cpu_test|ir_q [2]) # (!\cpu_test|op[1]~140_combout ))) # (!\cpu_test|op~101_combout )

	.dataa(\cpu_test|op~101_combout ),
	.datab(\cpu_test|ir_q [3]),
	.datac(\cpu_test|op[1]~140_combout ),
	.datad(\cpu_test|ir_q [2]),
	.cin(gnd),
	.combout(\cpu_test|op[1]~181_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~181 .lut_mask = 16'hFFDF;
defparam \cpu_test|op[1]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneiii_lcell_comb \cpu_test|op~87 (
// Equation(s):
// \cpu_test|op~87_combout  = (!\cpu_test|ir_q [9] & (\cpu_test|ir_q [13] & (\cpu_test|ir_q [12] & \cpu_test|op~64_combout )))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|op~64_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~87 .lut_mask = 16'h4000;
defparam \cpu_test|op~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneiii_lcell_comb \cpu_test|op~88 (
// Equation(s):
// \cpu_test|op~88_combout  = (!\cpu_test|ir_q [10] & (!\cpu_test|ir_q [8] & \cpu_test|op~87_combout ))

	.dataa(\cpu_test|ir_q [10]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|op~87_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~88 .lut_mask = 16'h0500;
defparam \cpu_test|op~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneiii_lcell_comb \cpu_test|op[2]~141 (
// Equation(s):
// \cpu_test|op[2]~141_combout  = ((!\cpu_test|ir_q [11] & \cpu_test|op~88_combout )) # (!\cpu_test|op[1]~181_combout )

	.dataa(gnd),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|op[1]~181_combout ),
	.datad(\cpu_test|op~88_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~141 .lut_mask = 16'h3F0F;
defparam \cpu_test|op[2]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneiii_lcell_comb \cpu_test|op[2]~144 (
// Equation(s):
// \cpu_test|op[2]~144_combout  = (\cpu_test|ir_q [12] & ((\cpu_test|ir_q [10] & ((\cpu_test|ir_q [8]))) # (!\cpu_test|ir_q [10] & (!\cpu_test|ir_q [9] & !\cpu_test|ir_q [8]))))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|op[2]~144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~144 .lut_mask = 16'hC004;
defparam \cpu_test|op[2]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneiii_lcell_comb \cpu_test|op[1]~91 (
// Equation(s):
// \cpu_test|op[1]~91_combout  = (\cpu_test|ir_q [12] & (\cpu_test|ir_q [8] & ((\cpu_test|ir_q [10]) # (\cpu_test|ir_q [9]))))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|op[1]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~91 .lut_mask = 16'h8880;
defparam \cpu_test|op[1]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneiii_lcell_comb \cpu_test|op[2]~145 (
// Equation(s):
// \cpu_test|op[2]~145_combout  = (\cpu_test|ir_q [13] & ((\cpu_test|ir_q [11] & ((\cpu_test|op[1]~91_combout ))) # (!\cpu_test|ir_q [11] & (!\cpu_test|op[2]~144_combout ))))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|op[2]~144_combout ),
	.datad(\cpu_test|op[1]~91_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~145 .lut_mask = 16'h8C04;
defparam \cpu_test|op[2]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneiii_lcell_comb \cpu_test|op~128 (
// Equation(s):
// \cpu_test|op~128_combout  = (\cpu_test|ir_q [8] & (!\cpu_test|ir_q [9] & (\cpu_test|ir_q [10] & !\cpu_test|ir_q [11])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|op~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~128 .lut_mask = 16'h0020;
defparam \cpu_test|op~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneiii_lcell_comb \cpu_test|op~179 (
// Equation(s):
// \cpu_test|op~179_combout  = (\cpu_test|op~139_combout  & (\cpu_test|op~128_combout  & ((\cpu_test|ir_q [2]) # (\cpu_test|ir_q [3]))))

	.dataa(\cpu_test|ir_q [2]),
	.datab(\cpu_test|ir_q [3]),
	.datac(\cpu_test|op~139_combout ),
	.datad(\cpu_test|op~128_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~179_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~179 .lut_mask = 16'hE000;
defparam \cpu_test|op~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneiii_lcell_comb \cpu_test|op[2]~146 (
// Equation(s):
// \cpu_test|op[2]~146_combout  = (\cpu_test|op[2]~141_combout ) # ((!\cpu_test|op~179_combout  & ((\cpu_test|op[2]~145_combout ) # (\cpu_test|op[2]~143_combout ))))

	.dataa(\cpu_test|op[2]~141_combout ),
	.datab(\cpu_test|op[2]~145_combout ),
	.datac(\cpu_test|op~179_combout ),
	.datad(\cpu_test|op[2]~143_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~146_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~146 .lut_mask = 16'hAFAE;
defparam \cpu_test|op[2]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneiii_lcell_comb \cpu_test|op[2]~150 (
// Equation(s):
// \cpu_test|op[2]~150_combout  = (\cpu_test|ir_q [10] & ((\cpu_test|ir_q [11] & (\cpu_test|op~99_combout )) # (!\cpu_test|ir_q [11] & ((\cpu_test|op~85_combout )))))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|op~99_combout ),
	.datad(\cpu_test|op~85_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~150_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~150 .lut_mask = 16'hC480;
defparam \cpu_test|op[2]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneiii_lcell_comb \cpu_test|op~107 (
// Equation(s):
// \cpu_test|op~107_combout  = (!\cpu_test|ir_q [12] & (\cpu_test|op~97_combout  & (\cpu_test|ir_q [11] & \cpu_test|op~99_combout )))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|op~97_combout ),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|op~99_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~107 .lut_mask = 16'h4000;
defparam \cpu_test|op~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneiii_lcell_comb \cpu_test|op[2]~175 (
// Equation(s):
// \cpu_test|op[2]~175_combout  = (!\cpu_test|op~107_combout  & (((!\cpu_test|op~98_combout ) # (!\cpu_test|ir_q [9])) # (!\cpu_test|ir_q [8])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|op~98_combout ),
	.datad(\cpu_test|op~107_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~175_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~175 .lut_mask = 16'h007F;
defparam \cpu_test|op[2]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneiii_lcell_comb \cpu_test|op[2]~147 (
// Equation(s):
// \cpu_test|op[2]~147_combout  = (!\cpu_test|ir_q [10] & (\cpu_test|ir_q [13] & \cpu_test|ir_q [12]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|op[2]~147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~147 .lut_mask = 16'h3000;
defparam \cpu_test|op[2]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneiii_lcell_comb \cpu_test|op[2]~148 (
// Equation(s):
// \cpu_test|op[2]~148_combout  = (\cpu_test|ir_q [11] & ((\cpu_test|op~85_combout ) # ((\cpu_test|op~64_combout  & \cpu_test|op~76_combout ))))

	.dataa(\cpu_test|op~64_combout ),
	.datab(\cpu_test|op~76_combout ),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|op~85_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~148 .lut_mask = 16'hF080;
defparam \cpu_test|op[2]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneiii_lcell_comb \cpu_test|op[2]~149 (
// Equation(s):
// \cpu_test|op[2]~149_combout  = (\cpu_test|op[2]~147_combout  & ((\cpu_test|op[2]~148_combout ) # ((!\cpu_test|ir_q [11] & \cpu_test|op~79_combout ))))

	.dataa(\cpu_test|op[2]~147_combout ),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|op[2]~148_combout ),
	.datad(\cpu_test|op~79_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~149_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~149 .lut_mask = 16'hA2A0;
defparam \cpu_test|op[2]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneiii_lcell_comb \cpu_test|op[2]~151 (
// Equation(s):
// \cpu_test|op[2]~151_combout  = ((\cpu_test|op[2]~149_combout ) # ((\cpu_test|op[2]~150_combout  & \cpu_test|Equal9~3_combout ))) # (!\cpu_test|op[2]~175_combout )

	.dataa(\cpu_test|op[2]~150_combout ),
	.datab(\cpu_test|Equal9~3_combout ),
	.datac(\cpu_test|op[2]~175_combout ),
	.datad(\cpu_test|op[2]~149_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~151_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~151 .lut_mask = 16'hFF8F;
defparam \cpu_test|op[2]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneiii_lcell_comb \cpu_test|op[2]~152 (
// Equation(s):
// \cpu_test|op[2]~152_combout  = (((\cpu_test|op[2]~146_combout ) # (\cpu_test|op[2]~151_combout )) # (!\cpu_test|sel_alu~53_combout )) # (!\cpu_test|sel_alu~57_combout )

	.dataa(\cpu_test|sel_alu~57_combout ),
	.datab(\cpu_test|sel_alu~53_combout ),
	.datac(\cpu_test|op[2]~146_combout ),
	.datad(\cpu_test|op[2]~151_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~152 .lut_mask = 16'hFFF7;
defparam \cpu_test|op[2]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneiii_lcell_comb \cpu_test|op[2]~182 (
// Equation(s):
// \cpu_test|op[2]~182_combout  = (\cpu_test|op[1]~77_combout ) # ((\cpu_test|ps.T4~q  & (!\cpu_test|op[2]~74_combout  & \cpu_test|op[2]~152_combout )))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|op[1]~77_combout ),
	.datac(\cpu_test|op[2]~74_combout ),
	.datad(\cpu_test|op[2]~152_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~182_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~182 .lut_mask = 16'hCECC;
defparam \cpu_test|op[2]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneiii_lcell_comb \cpu_test|op[3]~78 (
// Equation(s):
// \cpu_test|op[3]~78_combout  = (\cpu_test|ps.T4~q  & !\cpu_test|op[2]~74_combout )

	.dataa(\cpu_test|ps.T4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|op[2]~74_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[3]~78 .lut_mask = 16'h00AA;
defparam \cpu_test|op[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneiii_lcell_comb \cpu_test|op[0]~171 (
// Equation(s):
// \cpu_test|op[0]~171_combout  = (\cpu_test|ir_q [10]) # ((\cpu_test|ir_q [11]) # ((\cpu_test|ir_q [8]) # (!\cpu_test|op~87_combout )))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|op~87_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[0]~171_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[0]~171 .lut_mask = 16'hFEFF;
defparam \cpu_test|op[0]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneiii_lcell_comb \cpu_test|op[0]~81 (
// Equation(s):
// \cpu_test|op[0]~81_combout  = (\cpu_test|ir_q [11] & (\cpu_test|op~64_combout  & (\cpu_test|Equal34~0_combout ))) # (!\cpu_test|ir_q [11] & (((\cpu_test|op~80_combout ))))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|op~64_combout ),
	.datac(\cpu_test|Equal34~0_combout ),
	.datad(\cpu_test|op~80_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[0]~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[0]~81 .lut_mask = 16'hD580;
defparam \cpu_test|op[0]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneiii_lcell_comb \cpu_test|op[0]~82 (
// Equation(s):
// \cpu_test|op[0]~82_combout  = (\cpu_test|ir_q [10] & ((\cpu_test|op[0]~81_combout ) # ((\cpu_test|ir_q [11] & \cpu_test|op~79_combout )))) # (!\cpu_test|ir_q [10] & (((\cpu_test|op~79_combout ))))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|op~79_combout ),
	.datad(\cpu_test|op[0]~81_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[0]~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[0]~82 .lut_mask = 16'hFAD0;
defparam \cpu_test|op[0]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneiii_lcell_comb \cpu_test|op[0]~83 (
// Equation(s):
// \cpu_test|op[0]~83_combout  = (\cpu_test|ir_q [13] & (\cpu_test|ir_q [12] & \cpu_test|op[0]~82_combout ))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|op[0]~82_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[0]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[0]~83 .lut_mask = 16'hC000;
defparam \cpu_test|op[0]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneiii_lcell_comb \cpu_test|op[0]~84 (
// Equation(s):
// \cpu_test|op[0]~84_combout  = (\cpu_test|op~80_combout ) # ((\cpu_test|op~64_combout  & (\cpu_test|ir_q [8] & !\cpu_test|ir_q [9])))

	.dataa(\cpu_test|op~80_combout ),
	.datab(\cpu_test|op~64_combout ),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|op[0]~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[0]~84 .lut_mask = 16'hAAEA;
defparam \cpu_test|op[0]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneiii_lcell_comb \cpu_test|op[0]~86 (
// Equation(s):
// \cpu_test|op[0]~86_combout  = (\cpu_test|ir_q [10] & (\cpu_test|ir_q [11] & ((\cpu_test|op[0]~84_combout )))) # (!\cpu_test|ir_q [10] & (!\cpu_test|ir_q [11] & (\cpu_test|op~85_combout )))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|op~85_combout ),
	.datad(\cpu_test|op[0]~84_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[0]~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[0]~86 .lut_mask = 16'h9810;
defparam \cpu_test|op[0]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneiii_lcell_comb \cpu_test|op[0]~89 (
// Equation(s):
// \cpu_test|op[0]~89_combout  = ((\cpu_test|op[0]~83_combout ) # ((\cpu_test|Equal9~3_combout  & \cpu_test|op[0]~86_combout ))) # (!\cpu_test|op[0]~171_combout )

	.dataa(\cpu_test|op[0]~171_combout ),
	.datab(\cpu_test|Equal9~3_combout ),
	.datac(\cpu_test|op[0]~83_combout ),
	.datad(\cpu_test|op[0]~86_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[0]~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[0]~89 .lut_mask = 16'hFDF5;
defparam \cpu_test|op[0]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneiii_lcell_comb \cpu_test|op~100 (
// Equation(s):
// \cpu_test|op~100_combout  = (!\cpu_test|ir_q [12] & (\cpu_test|Equal34~1_combout  & (\cpu_test|op~64_combout  & \cpu_test|MOVWF~1_combout )))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|Equal34~1_combout ),
	.datac(\cpu_test|op~64_combout ),
	.datad(\cpu_test|MOVWF~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~100 .lut_mask = 16'h4000;
defparam \cpu_test|op~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneiii_lcell_comb \cpu_test|op[3]~105 (
// Equation(s):
// \cpu_test|op[3]~105_combout  = (((!\cpu_test|MOVWF~1_combout  & !\cpu_test|Equal9~4_combout )) # (!\cpu_test|op~80_combout )) # (!\cpu_test|op~103_combout )

	.dataa(\cpu_test|MOVWF~1_combout ),
	.datab(\cpu_test|Equal9~4_combout ),
	.datac(\cpu_test|op~103_combout ),
	.datad(\cpu_test|op~80_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[3]~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[3]~105 .lut_mask = 16'h1FFF;
defparam \cpu_test|op[3]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneiii_lcell_comb \cpu_test|op[3]~174 (
// Equation(s):
// \cpu_test|op[3]~174_combout  = (\cpu_test|op[3]~105_combout  & (((\cpu_test|ir_q [9]) # (!\cpu_test|op~98_combout )) # (!\cpu_test|ir_q [8])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|op~98_combout ),
	.datad(\cpu_test|op[3]~105_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[3]~174_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[3]~174 .lut_mask = 16'hDF00;
defparam \cpu_test|op[3]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneiii_lcell_comb \cpu_test|Equal34~2 (
// Equation(s):
// \cpu_test|Equal34~2_combout  = (!\cpu_test|ir_q [12] & (\cpu_test|op~64_combout  & (\cpu_test|Equal9~4_combout  & \cpu_test|Equal34~1_combout )))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|op~64_combout ),
	.datac(\cpu_test|Equal9~4_combout ),
	.datad(\cpu_test|Equal34~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Equal34~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal34~2 .lut_mask = 16'h4000;
defparam \cpu_test|Equal34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneiii_lcell_comb \cpu_test|sel_alu~42 (
// Equation(s):
// \cpu_test|sel_alu~42_combout  = (\cpu_test|op[3]~174_combout  & (((!\cpu_test|op~100_combout  & !\cpu_test|Equal34~2_combout )) # (!\cpu_test|op~76_combout )))

	.dataa(\cpu_test|op~100_combout ),
	.datab(\cpu_test|op~76_combout ),
	.datac(\cpu_test|op[3]~174_combout ),
	.datad(\cpu_test|Equal34~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~42 .lut_mask = 16'h3070;
defparam \cpu_test|sel_alu~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneiii_lcell_comb \cpu_test|sel_alu~43 (
// Equation(s):
// \cpu_test|sel_alu~43_combout  = (\cpu_test|sel_alu~42_combout  & \cpu_test|sel_alu~57_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|sel_alu~42_combout ),
	.datad(\cpu_test|sel_alu~57_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~43 .lut_mask = 16'hF000;
defparam \cpu_test|sel_alu~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneiii_lcell_comb \cpu_test|op~109 (
// Equation(s):
// \cpu_test|op~109_combout  = (\cpu_test|ir_q [10] & (!\cpu_test|ir_q [11] & (\cpu_test|ir_q [8] & \cpu_test|op~87_combout )))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|op~87_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~109 .lut_mask = 16'h2000;
defparam \cpu_test|op~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneiii_lcell_comb \cpu_test|op[0]~108 (
// Equation(s):
// \cpu_test|op[0]~108_combout  = (\cpu_test|op[2]~175_combout  & ((!\cpu_test|op~88_combout ) # (!\cpu_test|ir_q [11])))

	.dataa(gnd),
	.datab(\cpu_test|op[2]~175_combout ),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|op~88_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[0]~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[0]~108 .lut_mask = 16'h0CCC;
defparam \cpu_test|op[0]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneiii_lcell_comb \cpu_test|op[0]~55 (
// Equation(s):
// \cpu_test|op[0]~55_combout  = (\cpu_test|ir_q [13]) # ((\cpu_test|ir_q [11]) # (\cpu_test|ir_q [12]))

	.dataa(\cpu_test|ir_q [13]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|op[0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[0]~55 .lut_mask = 16'hFFFA;
defparam \cpu_test|op[0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneiii_lcell_comb \cpu_test|op[0]~186 (
// Equation(s):
// \cpu_test|op[0]~186_combout  = (\cpu_test|ir_q [8]) # (((\cpu_test|ir_q [9]) # (\cpu_test|op[0]~55_combout )) # (!\cpu_test|ir_q [10]))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|op[0]~55_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[0]~186_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[0]~186 .lut_mask = 16'hFFFB;
defparam \cpu_test|op[0]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneiii_lcell_comb \cpu_test|op[0]~110 (
// Equation(s):
// \cpu_test|op[0]~110_combout  = (!\cpu_test|op~109_combout  & (\cpu_test|op[0]~108_combout  & \cpu_test|op[0]~186_combout ))

	.dataa(\cpu_test|op~109_combout ),
	.datab(gnd),
	.datac(\cpu_test|op[0]~108_combout ),
	.datad(\cpu_test|op[0]~186_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[0]~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[0]~110 .lut_mask = 16'h5000;
defparam \cpu_test|op[0]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneiii_lcell_comb \cpu_test|op~172 (
// Equation(s):
// \cpu_test|op~172_combout  = (\cpu_test|op~90_combout  & (\cpu_test|op~73_combout  & ((\cpu_test|ir_q [3]) # (\cpu_test|ir_q [2]))))

	.dataa(\cpu_test|op~90_combout ),
	.datab(\cpu_test|ir_q [3]),
	.datac(\cpu_test|ir_q [2]),
	.datad(\cpu_test|op~73_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~172_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~172 .lut_mask = 16'hA800;
defparam \cpu_test|op~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneiii_lcell_comb \cpu_test|op[1]~94 (
// Equation(s):
// \cpu_test|op[1]~94_combout  = (\cpu_test|ir_q [11] & (((!\cpu_test|ir_q [10])))) # (!\cpu_test|ir_q [11] & ((\cpu_test|ir_q [7]) # ((\cpu_test|ir_q [10]) # (\cpu_test|ir_q [9]))))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|op[1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~94 .lut_mask = 16'h3F3E;
defparam \cpu_test|op[1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneiii_lcell_comb \cpu_test|op[1]~173 (
// Equation(s):
// \cpu_test|op[1]~173_combout  = (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [12] & ((\cpu_test|ir_q [8]) # (!\cpu_test|op[1]~94_combout ))))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|op[1]~94_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~173_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~173 .lut_mask = 16'h0405;
defparam \cpu_test|op[1]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneiii_lcell_comb \cpu_test|op[1]~92 (
// Equation(s):
// \cpu_test|op[1]~92_combout  = (\cpu_test|ir_q [12] & (\cpu_test|ir_q [10] $ (((!\cpu_test|ir_q [8] & !\cpu_test|ir_q [9])))))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|op[1]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~92 .lut_mask = 16'hA082;
defparam \cpu_test|op[1]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneiii_lcell_comb \cpu_test|op[1]~93 (
// Equation(s):
// \cpu_test|op[1]~93_combout  = (\cpu_test|ir_q [13] & ((\cpu_test|ir_q [11] & ((\cpu_test|op[1]~91_combout ))) # (!\cpu_test|ir_q [11] & (!\cpu_test|op[1]~92_combout ))))

	.dataa(\cpu_test|op[1]~92_combout ),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|op[1]~91_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~93 .lut_mask = 16'hD010;
defparam \cpu_test|op[1]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneiii_lcell_comb \cpu_test|op[1]~95 (
// Equation(s):
// \cpu_test|op[1]~95_combout  = (\cpu_test|ir_q [8] & (((\cpu_test|Equal9~1_combout  & \cpu_test|op~64_combout )) # (!\cpu_test|Equal9~0_combout )))

	.dataa(\cpu_test|Equal9~1_combout ),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|op~64_combout ),
	.datad(\cpu_test|Equal9~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~95 .lut_mask = 16'h80CC;
defparam \cpu_test|op[1]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneiii_lcell_comb \cpu_test|op[1]~96 (
// Equation(s):
// \cpu_test|op[1]~96_combout  = (\cpu_test|op[1]~93_combout ) # ((\cpu_test|op[1]~173_combout  & !\cpu_test|op[1]~95_combout ))

	.dataa(\cpu_test|op[1]~173_combout ),
	.datab(\cpu_test|op[1]~93_combout ),
	.datac(\cpu_test|op[1]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|op[1]~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~96 .lut_mask = 16'hCECE;
defparam \cpu_test|op[1]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneiii_lcell_comb \cpu_test|op[0]~111 (
// Equation(s):
// \cpu_test|op[0]~111_combout  = (((\cpu_test|op~172_combout  & \cpu_test|op[1]~96_combout )) # (!\cpu_test|op[0]~110_combout )) # (!\cpu_test|sel_alu~43_combout )

	.dataa(\cpu_test|sel_alu~43_combout ),
	.datab(\cpu_test|op[0]~110_combout ),
	.datac(\cpu_test|op~172_combout ),
	.datad(\cpu_test|op[1]~96_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[0]~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[0]~111 .lut_mask = 16'hF777;
defparam \cpu_test|op[0]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneiii_lcell_comb \cpu_test|op[0]~112 (
// Equation(s):
// \cpu_test|op[0]~112_combout  = (\cpu_test|op[1]~77_combout ) # ((\cpu_test|op[3]~78_combout  & ((\cpu_test|op[0]~89_combout ) # (\cpu_test|op[0]~111_combout ))))

	.dataa(\cpu_test|op[3]~78_combout ),
	.datab(\cpu_test|op[1]~77_combout ),
	.datac(\cpu_test|op[0]~89_combout ),
	.datad(\cpu_test|op[0]~111_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[0]~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[0]~112 .lut_mask = 16'hEEEC;
defparam \cpu_test|op[0]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneiii_lcell_comb \cpu_test|op[1]~176 (
// Equation(s):
// \cpu_test|op[1]~176_combout  = ((\cpu_test|ir_q [9]) # (!\cpu_test|op~106_combout )) # (!\cpu_test|ir_q [8])

	.dataa(gnd),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|op~106_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~176_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~176 .lut_mask = 16'hF3FF;
defparam \cpu_test|op[1]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneiii_lcell_comb \cpu_test|op[1]~156 (
// Equation(s):
// \cpu_test|op[1]~156_combout  = (\cpu_test|ir_q [12] & (\cpu_test|ir_q [8] & (\cpu_test|ir_q [13] & \cpu_test|op~64_combout )))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|op~64_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~156_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~156 .lut_mask = 16'h8000;
defparam \cpu_test|op[1]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneiii_lcell_comb \cpu_test|op[1]~157 (
// Equation(s):
// \cpu_test|op[1]~157_combout  = (\cpu_test|op[1]~156_combout  & ((\cpu_test|ir_q [9] & (!\cpu_test|ir_q [11] & \cpu_test|ir_q [10])) # (!\cpu_test|ir_q [9] & (\cpu_test|ir_q [11] & !\cpu_test|ir_q [10]))))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|op[1]~156_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~157_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~157 .lut_mask = 16'h2400;
defparam \cpu_test|op[1]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneiii_lcell_comb \cpu_test|op[1]~158 (
// Equation(s):
// \cpu_test|op[1]~158_combout  = (\cpu_test|ir_q [13] & (\cpu_test|ir_q [11] $ (\cpu_test|ir_q [10])))

	.dataa(\cpu_test|ir_q [13]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|op[1]~158_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~158 .lut_mask = 16'h0AA0;
defparam \cpu_test|op[1]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneiii_lcell_comb \cpu_test|op[1]~159 (
// Equation(s):
// \cpu_test|op[1]~159_combout  = (\cpu_test|ir_q [10] & (\cpu_test|op~99_combout )) # (!\cpu_test|ir_q [10] & ((\cpu_test|op~79_combout )))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|op~99_combout ),
	.datad(\cpu_test|op~79_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~159_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~159 .lut_mask = 16'hF3C0;
defparam \cpu_test|op[1]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneiii_lcell_comb \cpu_test|op[1]~160 (
// Equation(s):
// \cpu_test|op[1]~160_combout  = (\cpu_test|ir_q [12] & (\cpu_test|op[1]~158_combout  & ((\cpu_test|op~80_combout ) # (\cpu_test|op[1]~159_combout ))))

	.dataa(\cpu_test|op~80_combout ),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|op[1]~158_combout ),
	.datad(\cpu_test|op[1]~159_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~160_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~160 .lut_mask = 16'hC080;
defparam \cpu_test|op[1]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneiii_lcell_comb \cpu_test|op[1]~161 (
// Equation(s):
// \cpu_test|op[1]~161_combout  = (((\cpu_test|op[1]~157_combout ) # (\cpu_test|op[1]~160_combout )) # (!\cpu_test|op[1]~176_combout )) # (!\cpu_test|op[1]~178_combout )

	.dataa(\cpu_test|op[1]~178_combout ),
	.datab(\cpu_test|op[1]~176_combout ),
	.datac(\cpu_test|op[1]~157_combout ),
	.datad(\cpu_test|op[1]~160_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~161_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~161 .lut_mask = 16'hFFF7;
defparam \cpu_test|op[1]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneiii_lcell_comb \cpu_test|op~153 (
// Equation(s):
// \cpu_test|op~153_combout  = (!\cpu_test|ir_q [13] & (\cpu_test|ir_q [10] & (!\cpu_test|ir_q [11] & !\cpu_test|ir_q [12])))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|op~153_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~153 .lut_mask = 16'h0004;
defparam \cpu_test|op~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneiii_lcell_comb \cpu_test|op[1]~154 (
// Equation(s):
// \cpu_test|op[1]~154_combout  = (\cpu_test|op~80_combout  & ((\cpu_test|op~153_combout ) # ((\cpu_test|op~99_combout  & \cpu_test|op~75_combout )))) # (!\cpu_test|op~80_combout  & (((\cpu_test|op~99_combout  & \cpu_test|op~75_combout ))))

	.dataa(\cpu_test|op~80_combout ),
	.datab(\cpu_test|op~153_combout ),
	.datac(\cpu_test|op~99_combout ),
	.datad(\cpu_test|op~75_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~154_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~154 .lut_mask = 16'hF888;
defparam \cpu_test|op[1]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneiii_lcell_comb \cpu_test|op[1]~155 (
// Equation(s):
// \cpu_test|op[1]~155_combout  = (\cpu_test|op[1]~154_combout ) # (((!\cpu_test|op~172_combout  & \cpu_test|op[1]~96_combout )) # (!\cpu_test|op[0]~110_combout ))

	.dataa(\cpu_test|op~172_combout ),
	.datab(\cpu_test|op[1]~154_combout ),
	.datac(\cpu_test|op[1]~96_combout ),
	.datad(\cpu_test|op[0]~110_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~155_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~155 .lut_mask = 16'hDCFF;
defparam \cpu_test|op[1]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneiii_lcell_comb \cpu_test|op[1]~162 (
// Equation(s):
// \cpu_test|op[1]~162_combout  = (((\cpu_test|op[1]~161_combout ) # (\cpu_test|op[1]~155_combout )) # (!\cpu_test|op[1]~181_combout )) # (!\cpu_test|op[1]~185_combout )

	.dataa(\cpu_test|op[1]~185_combout ),
	.datab(\cpu_test|op[1]~181_combout ),
	.datac(\cpu_test|op[1]~161_combout ),
	.datad(\cpu_test|op[1]~155_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~162_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~162 .lut_mask = 16'hFFF7;
defparam \cpu_test|op[1]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux7~2 (
// Equation(s):
// \cpu_test|ALU_1|Mux7~2_combout  = (!\cpu_test|op[1]~77_combout  & (\cpu_test|op[3]~78_combout  & (\cpu_test|op[1]~162_combout  $ (\cpu_test|op[2]~152_combout ))))

	.dataa(\cpu_test|op[1]~77_combout ),
	.datab(\cpu_test|op[1]~162_combout ),
	.datac(\cpu_test|op[2]~152_combout ),
	.datad(\cpu_test|op[3]~78_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux7~2 .lut_mask = 16'h1400;
defparam \cpu_test|ALU_1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux2~0 (
// Equation(s):
// \cpu_test|ALU_1|Mux2~0_combout  = (\cpu_test|op[1]~77_combout ) # ((\cpu_test|op[3]~78_combout  & ((\cpu_test|op[1]~162_combout ) # (\cpu_test|op[2]~152_combout ))))

	.dataa(\cpu_test|op[1]~77_combout ),
	.datab(\cpu_test|op[1]~162_combout ),
	.datac(\cpu_test|op[2]~152_combout ),
	.datad(\cpu_test|op[3]~78_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux2~0 .lut_mask = 16'hFEAA;
defparam \cpu_test|ALU_1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux2~1 (
// Equation(s):
// \cpu_test|ALU_1|Mux2~1_combout  = (!\cpu_test|ALU_1|Mux7~2_combout  & ((\cpu_test|op[0]~112_combout ) # ((\cpu_test|op[2]~182_combout  & !\cpu_test|ALU_1|Mux2~0_combout ))))

	.dataa(\cpu_test|op[2]~182_combout ),
	.datab(\cpu_test|op[0]~112_combout ),
	.datac(\cpu_test|ALU_1|Mux7~2_combout ),
	.datad(\cpu_test|ALU_1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux2~1 .lut_mask = 16'h0C0E;
defparam \cpu_test|ALU_1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneiii_lcell_comb \cpu_test|Decoder7~1 (
// Equation(s):
// \cpu_test|Decoder7~1_combout  = (!\cpu_test|ir_q [9] & (!\cpu_test|ir_q [8] & \cpu_test|ir_q [7]))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [8]),
	.datac(gnd),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|Decoder7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Decoder7~1 .lut_mask = 16'h1100;
defparam \cpu_test|Decoder7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneiii_lcell_comb \cpu_test|sel_alu~44 (
// Equation(s):
// \cpu_test|sel_alu~44_combout  = (\cpu_test|op~99_combout ) # ((\cpu_test|op~80_combout ) # ((\cpu_test|op~64_combout  & \cpu_test|op~101_combout )))

	.dataa(\cpu_test|op~99_combout ),
	.datab(\cpu_test|op~80_combout ),
	.datac(\cpu_test|op~64_combout ),
	.datad(\cpu_test|op~101_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~44 .lut_mask = 16'hFEEE;
defparam \cpu_test|sel_alu~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneiii_lcell_comb \cpu_test|sel_alu~45 (
// Equation(s):
// \cpu_test|sel_alu~45_combout  = (\cpu_test|MOVWF~0_combout  & ((\cpu_test|op~85_combout ) # ((\cpu_test|ir_q [10] & \cpu_test|sel_alu~44_combout ))))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|op~85_combout ),
	.datac(\cpu_test|MOVWF~0_combout ),
	.datad(\cpu_test|sel_alu~44_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~45 .lut_mask = 16'hE0C0;
defparam \cpu_test|sel_alu~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneiii_lcell_comb \cpu_test|sel_alu~46 (
// Equation(s):
// \cpu_test|sel_alu~46_combout  = ((\cpu_test|sel_alu~45_combout ) # (!\cpu_test|op[1]~176_combout )) # (!\cpu_test|op[0]~186_combout )

	.dataa(gnd),
	.datab(\cpu_test|op[0]~186_combout ),
	.datac(\cpu_test|sel_alu~45_combout ),
	.datad(\cpu_test|op[1]~176_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~46 .lut_mask = 16'hF3FF;
defparam \cpu_test|sel_alu~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneiii_lcell_comb \cpu_test|sel_alu~47 (
// Equation(s):
// \cpu_test|sel_alu~47_combout  = (\cpu_test|ir_q [9]) # ((\cpu_test|ir_q [10]) # ((\cpu_test|ir_q [8]) # (!\cpu_test|ir_q [12])))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~47 .lut_mask = 16'hFEFF;
defparam \cpu_test|sel_alu~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneiii_lcell_comb \cpu_test|sel_alu~48 (
// Equation(s):
// \cpu_test|sel_alu~48_combout  = (\cpu_test|ir_q [13] & ((\cpu_test|ir_q [11] & ((\cpu_test|op[1]~91_combout ))) # (!\cpu_test|ir_q [11] & (\cpu_test|sel_alu~47_combout ))))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|sel_alu~47_combout ),
	.datad(\cpu_test|op[1]~91_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~48 .lut_mask = 16'hC840;
defparam \cpu_test|sel_alu~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneiii_lcell_comb \cpu_test|op[2]~113 (
// Equation(s):
// \cpu_test|op[2]~113_combout  = (!\cpu_test|ir_q [10] & (!\cpu_test|ir_q [9] & !\cpu_test|ir_q [7]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|op[2]~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~113 .lut_mask = 16'h0003;
defparam \cpu_test|op[2]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneiii_lcell_comb \cpu_test|op[2]~114 (
// Equation(s):
// \cpu_test|op[2]~114_combout  = ((\cpu_test|Equal9~1_combout  & (\cpu_test|op~64_combout  & \cpu_test|ir_q [8]))) # (!\cpu_test|op[2]~113_combout )

	.dataa(\cpu_test|op[2]~113_combout ),
	.datab(\cpu_test|Equal9~1_combout ),
	.datac(\cpu_test|op~64_combout ),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|op[2]~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~114 .lut_mask = 16'hD555;
defparam \cpu_test|op[2]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneiii_lcell_comb \cpu_test|sel_alu~49 (
// Equation(s):
// \cpu_test|sel_alu~49_combout  = (\cpu_test|ir_q [11] & ((\cpu_test|ir_q [10]) # ((\cpu_test|op~101_combout )))) # (!\cpu_test|ir_q [11] & (((!\cpu_test|op[2]~114_combout ))))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|op~101_combout ),
	.datad(\cpu_test|op[2]~114_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~49 .lut_mask = 16'hA8FD;
defparam \cpu_test|sel_alu~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneiii_lcell_comb \cpu_test|op~116 (
// Equation(s):
// \cpu_test|op~116_combout  = (!\cpu_test|ir_q [13] & (\cpu_test|ir_q [7] & (\cpu_test|ir_q [12] & \cpu_test|Equal9~6_combout )))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|Equal9~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~116 .lut_mask = 16'h4000;
defparam \cpu_test|op~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneiii_lcell_comb \cpu_test|op~177 (
// Equation(s):
// \cpu_test|op~177_combout  = (\cpu_test|op~115_combout  & (\cpu_test|op~116_combout  & ((\cpu_test|ir_q [2]) # (\cpu_test|ir_q [3]))))

	.dataa(\cpu_test|ir_q [2]),
	.datab(\cpu_test|ir_q [3]),
	.datac(\cpu_test|op~115_combout ),
	.datad(\cpu_test|op~116_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~177_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~177 .lut_mask = 16'hE000;
defparam \cpu_test|op~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneiii_lcell_comb \cpu_test|sel_alu~50 (
// Equation(s):
// \cpu_test|sel_alu~50_combout  = (!\cpu_test|op~177_combout  & ((\cpu_test|sel_alu~48_combout ) # ((\cpu_test|sel_alu~49_combout  & \cpu_test|Equal9~3_combout ))))

	.dataa(\cpu_test|sel_alu~48_combout ),
	.datab(\cpu_test|sel_alu~49_combout ),
	.datac(\cpu_test|Equal9~3_combout ),
	.datad(\cpu_test|op~177_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~50 .lut_mask = 16'h00EA;
defparam \cpu_test|sel_alu~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneiii_lcell_comb \cpu_test|sel_alu~51 (
// Equation(s):
// \cpu_test|sel_alu~51_combout  = ((\cpu_test|sel_alu~46_combout ) # ((\cpu_test|sel_alu~50_combout ) # (!\cpu_test|sel_alu~43_combout ))) # (!\cpu_test|sel_alu~53_combout )

	.dataa(\cpu_test|sel_alu~53_combout ),
	.datab(\cpu_test|sel_alu~46_combout ),
	.datac(\cpu_test|sel_alu~43_combout ),
	.datad(\cpu_test|sel_alu~50_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~51 .lut_mask = 16'hFFDF;
defparam \cpu_test|sel_alu~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneiii_lcell_comb \cpu_test|mux1_out[1]~11 (
// Equation(s):
// \cpu_test|mux1_out[1]~11_combout  = (\cpu_test|ir_q [1] & (!\cpu_test|op[1]~77_combout  & ((!\cpu_test|sel_alu~51_combout ) # (!\cpu_test|op[3]~78_combout ))))

	.dataa(\cpu_test|ir_q [1]),
	.datab(\cpu_test|op[3]~78_combout ),
	.datac(\cpu_test|op[1]~77_combout ),
	.datad(\cpu_test|sel_alu~51_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[1]~11 .lut_mask = 16'h020A;
defparam \cpu_test|mux1_out[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~86 (
// Equation(s):
// \cpu_test|sel_ram_mux~86_combout  = (\cpu_test|ir_q [13]) # ((\cpu_test|ir_q [11]) # (!\cpu_test|ir_q [12]))

	.dataa(\cpu_test|ir_q [13]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~86 .lut_mask = 16'hFAFF;
defparam \cpu_test|sel_ram_mux~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneiii_lcell_comb \cpu_test|op~123 (
// Equation(s):
// \cpu_test|op~123_combout  = (\cpu_test|ir_q [9] & (!\cpu_test|ir_q [8] & (!\cpu_test|ir_q [10] & !\cpu_test|ir_q [11])))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|op~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~123 .lut_mask = 16'h0002;
defparam \cpu_test|op~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~83 (
// Equation(s):
// \cpu_test|sel_ram_mux~83_combout  = (\cpu_test|Equal22~1_combout  & ((\cpu_test|ir_q [3]) # (\cpu_test|ir_q [2])))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [3]),
	.datac(\cpu_test|ir_q [2]),
	.datad(\cpu_test|Equal22~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~83 .lut_mask = 16'hFC00;
defparam \cpu_test|sel_ram_mux~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneiii_lcell_comb \cpu_test|op~138 (
// Equation(s):
// \cpu_test|op~138_combout  = (\cpu_test|ir_q [13] & (!\cpu_test|ir_q [12] & (\cpu_test|ir_q [7] & \cpu_test|Equal9~6_combout )))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|Equal9~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~138 .lut_mask = 16'h2000;
defparam \cpu_test|op~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneiii_lcell_comb \cpu_test|op~122 (
// Equation(s):
// \cpu_test|op~122_combout  = (\cpu_test|ir_q [8] & (\cpu_test|ir_q [9] & (!\cpu_test|ir_q [10] & !\cpu_test|ir_q [11])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|op~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~122 .lut_mask = 16'h0008;
defparam \cpu_test|op~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~71 (
// Equation(s):
// \cpu_test|sel_ram_mux~71_combout  = (((!\cpu_test|op~123_combout  & !\cpu_test|op~122_combout )) # (!\cpu_test|op~138_combout )) # (!\cpu_test|sel_ram_mux~83_combout )

	.dataa(\cpu_test|op~123_combout ),
	.datab(\cpu_test|sel_ram_mux~83_combout ),
	.datac(\cpu_test|op~138_combout ),
	.datad(\cpu_test|op~122_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~71 .lut_mask = 16'h3F7F;
defparam \cpu_test|sel_ram_mux~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~70 (
// Equation(s):
// \cpu_test|sel_ram_mux~70_combout  = (((!\cpu_test|op~121_combout  & !\cpu_test|op~124_combout )) # (!\cpu_test|op~138_combout )) # (!\cpu_test|sel_ram_mux~83_combout )

	.dataa(\cpu_test|op~121_combout ),
	.datab(\cpu_test|sel_ram_mux~83_combout ),
	.datac(\cpu_test|op~138_combout ),
	.datad(\cpu_test|op~124_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~70 .lut_mask = 16'h3F7F;
defparam \cpu_test|sel_ram_mux~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneiii_lcell_comb \cpu_test|op~118 (
// Equation(s):
// \cpu_test|op~118_combout  = (\cpu_test|ir_q [10] & (!\cpu_test|ir_q [11] & (!\cpu_test|ir_q [9] & !\cpu_test|ir_q [8])))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|op~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~118 .lut_mask = 16'h0002;
defparam \cpu_test|op~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~84 (
// Equation(s):
// \cpu_test|sel_ram_mux~84_combout  = (\cpu_test|op~118_combout  & (\cpu_test|Equal22~1_combout  & ((\cpu_test|ir_q [2]) # (\cpu_test|ir_q [3]))))

	.dataa(\cpu_test|ir_q [2]),
	.datab(\cpu_test|ir_q [3]),
	.datac(\cpu_test|op~118_combout ),
	.datad(\cpu_test|Equal22~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~84 .lut_mask = 16'hE000;
defparam \cpu_test|sel_ram_mux~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~72 (
// Equation(s):
// \cpu_test|sel_ram_mux~72_combout  = ((!\cpu_test|sel_ram_mux~84_combout  & ((!\cpu_test|op~128_combout ) # (!\cpu_test|sel_ram_mux~83_combout )))) # (!\cpu_test|op~138_combout )

	.dataa(\cpu_test|sel_ram_mux~83_combout ),
	.datab(\cpu_test|op~128_combout ),
	.datac(\cpu_test|op~138_combout ),
	.datad(\cpu_test|sel_ram_mux~84_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~72 .lut_mask = 16'h0F7F;
defparam \cpu_test|sel_ram_mux~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneiii_lcell_comb \cpu_test|op~119 (
// Equation(s):
// \cpu_test|op~119_combout  = (\cpu_test|ir_q [11] & (\cpu_test|ir_q [10] & (\cpu_test|ir_q [9] & !\cpu_test|ir_q [8])))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|op~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~119 .lut_mask = 16'h0080;
defparam \cpu_test|op~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~69 (
// Equation(s):
// \cpu_test|sel_ram_mux~69_combout  = (((!\cpu_test|op~90_combout  & !\cpu_test|op~119_combout )) # (!\cpu_test|op~116_combout )) # (!\cpu_test|sel_ram_mux~83_combout )

	.dataa(\cpu_test|sel_ram_mux~83_combout ),
	.datab(\cpu_test|op~90_combout ),
	.datac(\cpu_test|op~119_combout ),
	.datad(\cpu_test|op~116_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~69 .lut_mask = 16'h57FF;
defparam \cpu_test|sel_ram_mux~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~73 (
// Equation(s):
// \cpu_test|sel_ram_mux~73_combout  = (\cpu_test|sel_ram_mux~71_combout  & (\cpu_test|sel_ram_mux~70_combout  & (\cpu_test|sel_ram_mux~72_combout  & \cpu_test|sel_ram_mux~69_combout )))

	.dataa(\cpu_test|sel_ram_mux~71_combout ),
	.datab(\cpu_test|sel_ram_mux~70_combout ),
	.datac(\cpu_test|sel_ram_mux~72_combout ),
	.datad(\cpu_test|sel_ram_mux~69_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~73 .lut_mask = 16'h8000;
defparam \cpu_test|sel_ram_mux~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneiii_lcell_comb \cpu_test|op~126 (
// Equation(s):
// \cpu_test|op~126_combout  = (\cpu_test|ir_q [8] & (\cpu_test|ir_q [9] & (\cpu_test|ir_q [10] & !\cpu_test|ir_q [11])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|op~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~126 .lut_mask = 16'h0080;
defparam \cpu_test|op~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneiii_lcell_comb \cpu_test|op~127 (
// Equation(s):
// \cpu_test|op~127_combout  = (\cpu_test|ir_q [9] & (!\cpu_test|ir_q [8] & (\cpu_test|ir_q [10] & !\cpu_test|ir_q [11])))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|op~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~127 .lut_mask = 16'h0020;
defparam \cpu_test|op~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~75 (
// Equation(s):
// \cpu_test|sel_ram_mux~75_combout  = (\cpu_test|sel_ram_mux~83_combout  & ((\cpu_test|op~126_combout ) # (\cpu_test|op~127_combout )))

	.dataa(gnd),
	.datab(\cpu_test|op~126_combout ),
	.datac(\cpu_test|sel_ram_mux~83_combout ),
	.datad(\cpu_test|op~127_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~75 .lut_mask = 16'hF0C0;
defparam \cpu_test|sel_ram_mux~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~33 (
// Equation(s):
// \cpu_test|sel_ram_mux~33_combout  = (\cpu_test|op~123_combout ) # ((\cpu_test|op~122_combout ) # (\cpu_test|op~124_combout ))

	.dataa(gnd),
	.datab(\cpu_test|op~123_combout ),
	.datac(\cpu_test|op~122_combout ),
	.datad(\cpu_test|op~124_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~33 .lut_mask = 16'hFFFC;
defparam \cpu_test|sel_ram_mux~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~74 (
// Equation(s):
// \cpu_test|sel_ram_mux~74_combout  = (\cpu_test|sel_ram_mux~84_combout ) # ((\cpu_test|sel_ram_mux~83_combout  & \cpu_test|sel_ram_mux~33_combout ))

	.dataa(\cpu_test|sel_ram_mux~83_combout ),
	.datab(\cpu_test|sel_ram_mux~84_combout ),
	.datac(\cpu_test|sel_ram_mux~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~74 .lut_mask = 16'hECEC;
defparam \cpu_test|sel_ram_mux~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~76 (
// Equation(s):
// \cpu_test|sel_ram_mux~76_combout  = (\cpu_test|sel_ram_mux~75_combout  & (!\cpu_test|op~139_combout  & (!\cpu_test|op~138_combout ))) # (!\cpu_test|sel_ram_mux~75_combout  & (((!\cpu_test|sel_ram_mux~74_combout )) # (!\cpu_test|op~139_combout )))

	.dataa(\cpu_test|sel_ram_mux~75_combout ),
	.datab(\cpu_test|op~139_combout ),
	.datac(\cpu_test|op~138_combout ),
	.datad(\cpu_test|sel_ram_mux~74_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~76 .lut_mask = 16'h1357;
defparam \cpu_test|sel_ram_mux~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~77 (
// Equation(s):
// \cpu_test|sel_ram_mux~77_combout  = ((!\cpu_test|op~179_combout  & !\cpu_test|op~177_combout )) # (!\cpu_test|Equal22~1_combout )

	.dataa(\cpu_test|Equal22~1_combout ),
	.datab(gnd),
	.datac(\cpu_test|op~179_combout ),
	.datad(\cpu_test|op~177_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~77 .lut_mask = 16'h555F;
defparam \cpu_test|sel_ram_mux~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~85 (
// Equation(s):
// \cpu_test|sel_ram_mux~85_combout  = (\cpu_test|op~115_combout  & (\cpu_test|Equal22~1_combout  & ((\cpu_test|ir_q [2]) # (\cpu_test|ir_q [3]))))

	.dataa(\cpu_test|ir_q [2]),
	.datab(\cpu_test|op~115_combout ),
	.datac(\cpu_test|ir_q [3]),
	.datad(\cpu_test|Equal22~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~85 .lut_mask = 16'hC800;
defparam \cpu_test|sel_ram_mux~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneiii_lcell_comb \cpu_test|op~180 (
// Equation(s):
// \cpu_test|op~180_combout  = (\cpu_test|op~115_combout  & (\cpu_test|op~73_combout  & ((\cpu_test|ir_q [3]) # (\cpu_test|ir_q [2]))))

	.dataa(\cpu_test|ir_q [3]),
	.datab(\cpu_test|ir_q [2]),
	.datac(\cpu_test|op~115_combout ),
	.datad(\cpu_test|op~73_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~180_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~180 .lut_mask = 16'hE000;
defparam \cpu_test|op~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~79 (
// Equation(s):
// \cpu_test|sel_ram_mux~79_combout  = ((!\cpu_test|op~172_combout  & (!\cpu_test|op~180_combout  & !\cpu_test|op~170_combout ))) # (!\cpu_test|Equal22~1_combout )

	.dataa(\cpu_test|Equal22~1_combout ),
	.datab(\cpu_test|op~172_combout ),
	.datac(\cpu_test|op~180_combout ),
	.datad(\cpu_test|op~170_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~79 .lut_mask = 16'h5557;
defparam \cpu_test|sel_ram_mux~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~78 (
// Equation(s):
// \cpu_test|sel_ram_mux~78_combout  = (((!\cpu_test|op~125_combout  & !\cpu_test|op~90_combout )) # (!\cpu_test|op~139_combout )) # (!\cpu_test|sel_ram_mux~83_combout )

	.dataa(\cpu_test|op~125_combout ),
	.datab(\cpu_test|op~90_combout ),
	.datac(\cpu_test|sel_ram_mux~83_combout ),
	.datad(\cpu_test|op~139_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~78 .lut_mask = 16'h1FFF;
defparam \cpu_test|sel_ram_mux~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~80 (
// Equation(s):
// \cpu_test|sel_ram_mux~80_combout  = (\cpu_test|sel_ram_mux~79_combout  & (\cpu_test|sel_ram_mux~78_combout  & ((!\cpu_test|sel_ram_mux~85_combout ) # (!\cpu_test|op~139_combout ))))

	.dataa(\cpu_test|op~139_combout ),
	.datab(\cpu_test|sel_ram_mux~85_combout ),
	.datac(\cpu_test|sel_ram_mux~79_combout ),
	.datad(\cpu_test|sel_ram_mux~78_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~80 .lut_mask = 16'h7000;
defparam \cpu_test|sel_ram_mux~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~81 (
// Equation(s):
// \cpu_test|sel_ram_mux~81_combout  = (\cpu_test|sel_ram_mux~73_combout  & (\cpu_test|sel_ram_mux~76_combout  & (\cpu_test|sel_ram_mux~77_combout  & \cpu_test|sel_ram_mux~80_combout )))

	.dataa(\cpu_test|sel_ram_mux~73_combout ),
	.datab(\cpu_test|sel_ram_mux~76_combout ),
	.datac(\cpu_test|sel_ram_mux~77_combout ),
	.datad(\cpu_test|sel_ram_mux~80_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~81 .lut_mask = 16'h8000;
defparam \cpu_test|sel_ram_mux~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~42 (
// Equation(s):
// \cpu_test|sel_ram_mux~42_combout  = (\cpu_test|op~119_combout ) # ((\cpu_test|op~72_combout ) # ((\cpu_test|op~124_combout ) # (\cpu_test|op~125_combout )))

	.dataa(\cpu_test|op~119_combout ),
	.datab(\cpu_test|op~72_combout ),
	.datac(\cpu_test|op~124_combout ),
	.datad(\cpu_test|op~125_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~42 .lut_mask = 16'hFFFE;
defparam \cpu_test|sel_ram_mux~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~43 (
// Equation(s):
// \cpu_test|sel_ram_mux~43_combout  = (!\cpu_test|op~64_combout  & ((\cpu_test|op~90_combout ) # ((\cpu_test|sel_ram_mux~42_combout ) # (\cpu_test|op~121_combout ))))

	.dataa(\cpu_test|op~90_combout ),
	.datab(\cpu_test|op~64_combout ),
	.datac(\cpu_test|sel_ram_mux~42_combout ),
	.datad(\cpu_test|op~121_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~43 .lut_mask = 16'h3332;
defparam \cpu_test|sel_ram_mux~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneiii_lcell_comb \cpu_test|op~130 (
// Equation(s):
// \cpu_test|op~130_combout  = (!\cpu_test|ir_q [13] & (\cpu_test|ir_q [12] & (!\cpu_test|ir_q [7] & \cpu_test|Equal9~6_combout )))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|Equal9~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~130 .lut_mask = 16'h0400;
defparam \cpu_test|op~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~41 (
// Equation(s):
// \cpu_test|sel_ram_mux~41_combout  = (\cpu_test|op~115_combout  & ((\cpu_test|op~135_combout ) # ((\cpu_test|op~118_combout  & \cpu_test|op~130_combout )))) # (!\cpu_test|op~115_combout  & (((\cpu_test|op~118_combout  & \cpu_test|op~130_combout ))))

	.dataa(\cpu_test|op~115_combout ),
	.datab(\cpu_test|op~135_combout ),
	.datac(\cpu_test|op~118_combout ),
	.datad(\cpu_test|op~130_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~41 .lut_mask = 16'hF888;
defparam \cpu_test|sel_ram_mux~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~82 (
// Equation(s):
// \cpu_test|sel_ram_mux~82_combout  = (((!\cpu_test|ir_q [3] & !\cpu_test|ir_q [2])) # (!\cpu_test|sel_ram_mux~41_combout )) # (!\cpu_test|Equal22~1_combout )

	.dataa(\cpu_test|ir_q [3]),
	.datab(\cpu_test|Equal22~1_combout ),
	.datac(\cpu_test|ir_q [2]),
	.datad(\cpu_test|sel_ram_mux~41_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~82 .lut_mask = 16'h37FF;
defparam \cpu_test|sel_ram_mux~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~44 (
// Equation(s):
// \cpu_test|sel_ram_mux~44_combout  = (\cpu_test|sel_ram_mux~82_combout  & (((!\cpu_test|op~135_combout ) # (!\cpu_test|Equal22~1_combout )) # (!\cpu_test|sel_ram_mux~43_combout )))

	.dataa(\cpu_test|sel_ram_mux~43_combout ),
	.datab(\cpu_test|Equal22~1_combout ),
	.datac(\cpu_test|sel_ram_mux~82_combout ),
	.datad(\cpu_test|op~135_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~44 .lut_mask = 16'h70F0;
defparam \cpu_test|sel_ram_mux~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~34 (
// Equation(s):
// \cpu_test|sel_ram_mux~34_combout  = (((!\cpu_test|op~118_combout  & !\cpu_test|sel_ram_mux~33_combout )) # (!\cpu_test|op~134_combout )) # (!\cpu_test|Equal22~1_combout )

	.dataa(\cpu_test|Equal22~1_combout ),
	.datab(\cpu_test|op~118_combout ),
	.datac(\cpu_test|sel_ram_mux~33_combout ),
	.datad(\cpu_test|op~134_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~34 .lut_mask = 16'h57FF;
defparam \cpu_test|sel_ram_mux~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~31 (
// Equation(s):
// \cpu_test|sel_ram_mux~31_combout  = (\cpu_test|op~118_combout ) # ((\cpu_test|op~127_combout ) # (\cpu_test|op~128_combout ))

	.dataa(gnd),
	.datab(\cpu_test|op~118_combout ),
	.datac(\cpu_test|op~127_combout ),
	.datad(\cpu_test|op~128_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~31 .lut_mask = 16'hFFFC;
defparam \cpu_test|sel_ram_mux~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneiii_lcell_comb \cpu_test|op~133 (
// Equation(s):
// \cpu_test|op~133_combout  = (\cpu_test|ir_q [13] & (!\cpu_test|ir_q [12] & (\cpu_test|ir_q [7] & !\cpu_test|Equal9~6_combout )))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|Equal9~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~133 .lut_mask = 16'h0020;
defparam \cpu_test|op~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~32 (
// Equation(s):
// \cpu_test|sel_ram_mux~32_combout  = (((!\cpu_test|op~126_combout  & !\cpu_test|sel_ram_mux~31_combout )) # (!\cpu_test|op~133_combout )) # (!\cpu_test|Equal22~1_combout )

	.dataa(\cpu_test|Equal22~1_combout ),
	.datab(\cpu_test|op~126_combout ),
	.datac(\cpu_test|sel_ram_mux~31_combout ),
	.datad(\cpu_test|op~133_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~32 .lut_mask = 16'h57FF;
defparam \cpu_test|sel_ram_mux~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~35 (
// Equation(s):
// \cpu_test|sel_ram_mux~35_combout  = (\cpu_test|op~126_combout ) # ((\cpu_test|op~127_combout ) # (\cpu_test|op~128_combout ))

	.dataa(gnd),
	.datab(\cpu_test|op~126_combout ),
	.datac(\cpu_test|op~127_combout ),
	.datad(\cpu_test|op~128_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~35 .lut_mask = 16'hFFFC;
defparam \cpu_test|sel_ram_mux~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~36 (
// Equation(s):
// \cpu_test|sel_ram_mux~36_combout  = (((!\cpu_test|sel_ram_mux~35_combout  & !\cpu_test|op~125_combout )) # (!\cpu_test|op~134_combout )) # (!\cpu_test|Equal22~1_combout )

	.dataa(\cpu_test|sel_ram_mux~35_combout ),
	.datab(\cpu_test|op~125_combout ),
	.datac(\cpu_test|Equal22~1_combout ),
	.datad(\cpu_test|op~134_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~36 .lut_mask = 16'h1FFF;
defparam \cpu_test|sel_ram_mux~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~38 (
// Equation(s):
// \cpu_test|sel_ram_mux~38_combout  = (\cpu_test|op~134_combout  & ((\cpu_test|op~90_combout ) # (\cpu_test|op~115_combout )))

	.dataa(\cpu_test|op~90_combout ),
	.datab(gnd),
	.datac(\cpu_test|op~115_combout ),
	.datad(\cpu_test|op~134_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~38 .lut_mask = 16'hFA00;
defparam \cpu_test|sel_ram_mux~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~37 (
// Equation(s):
// \cpu_test|sel_ram_mux~37_combout  = (\cpu_test|op~133_combout  & ((\cpu_test|op~123_combout ) # (\cpu_test|op~122_combout )))

	.dataa(gnd),
	.datab(\cpu_test|op~123_combout ),
	.datac(\cpu_test|op~122_combout ),
	.datad(\cpu_test|op~133_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~37 .lut_mask = 16'hFC00;
defparam \cpu_test|sel_ram_mux~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~39 (
// Equation(s):
// \cpu_test|sel_ram_mux~39_combout  = ((!\cpu_test|sel_ram_mux~38_combout  & !\cpu_test|sel_ram_mux~37_combout )) # (!\cpu_test|Equal22~1_combout )

	.dataa(\cpu_test|Equal22~1_combout ),
	.datab(gnd),
	.datac(\cpu_test|sel_ram_mux~38_combout ),
	.datad(\cpu_test|sel_ram_mux~37_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~39 .lut_mask = 16'h555F;
defparam \cpu_test|sel_ram_mux~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~40 (
// Equation(s):
// \cpu_test|sel_ram_mux~40_combout  = (\cpu_test|sel_ram_mux~34_combout  & (\cpu_test|sel_ram_mux~32_combout  & (\cpu_test|sel_ram_mux~36_combout  & \cpu_test|sel_ram_mux~39_combout )))

	.dataa(\cpu_test|sel_ram_mux~34_combout ),
	.datab(\cpu_test|sel_ram_mux~32_combout ),
	.datac(\cpu_test|sel_ram_mux~36_combout ),
	.datad(\cpu_test|sel_ram_mux~39_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~40 .lut_mask = 16'h8000;
defparam \cpu_test|sel_ram_mux~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~88 (
// Equation(s):
// \cpu_test|sel_ram_mux~88_combout  = (\cpu_test|ir_q [10] & (!\cpu_test|ir_q [9] & (\cpu_test|ir_q [8] $ (\cpu_test|ir_q [11])))) # (!\cpu_test|ir_q [10] & (((!\cpu_test|ir_q [8] & \cpu_test|ir_q [11]))))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~88 .lut_mask = 16'h0740;
defparam \cpu_test|sel_ram_mux~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~45 (
// Equation(s):
// \cpu_test|sel_ram_mux~45_combout  = (\cpu_test|op~127_combout ) # ((\cpu_test|op~126_combout ) # ((\cpu_test|op~125_combout ) # (\cpu_test|op~129_combout )))

	.dataa(\cpu_test|op~127_combout ),
	.datab(\cpu_test|op~126_combout ),
	.datac(\cpu_test|op~125_combout ),
	.datad(\cpu_test|op~129_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~45 .lut_mask = 16'hFFFE;
defparam \cpu_test|sel_ram_mux~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~46 (
// Equation(s):
// \cpu_test|sel_ram_mux~46_combout  = (((!\cpu_test|sel_ram_mux~88_combout  & !\cpu_test|sel_ram_mux~45_combout )) # (!\cpu_test|op~130_combout )) # (!\cpu_test|sel_ram_mux~83_combout )

	.dataa(\cpu_test|sel_ram_mux~83_combout ),
	.datab(\cpu_test|sel_ram_mux~88_combout ),
	.datac(\cpu_test|sel_ram_mux~45_combout ),
	.datad(\cpu_test|op~130_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~46 .lut_mask = 16'h57FF;
defparam \cpu_test|sel_ram_mux~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~54 (
// Equation(s):
// \cpu_test|sel_ram_mux~54_combout  = (!\cpu_test|op~128_combout  & (!\cpu_test|op~127_combout  & !\cpu_test|op~126_combout ))

	.dataa(gnd),
	.datab(\cpu_test|op~128_combout ),
	.datac(\cpu_test|op~127_combout ),
	.datad(\cpu_test|op~126_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~54 .lut_mask = 16'h0003;
defparam \cpu_test|sel_ram_mux~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~55 (
// Equation(s):
// \cpu_test|sel_ram_mux~55_combout  = (!\cpu_test|op~124_combout  & (!\cpu_test|op~128_combout  & (!\cpu_test|op~123_combout  & !\cpu_test|op~122_combout )))

	.dataa(\cpu_test|op~124_combout ),
	.datab(\cpu_test|op~128_combout ),
	.datac(\cpu_test|op~123_combout ),
	.datad(\cpu_test|op~122_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~55 .lut_mask = 16'h0001;
defparam \cpu_test|sel_ram_mux~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneiii_lcell_comb \cpu_test|op~136 (
// Equation(s):
// \cpu_test|op~136_combout  = (\cpu_test|ir_q [13] & (!\cpu_test|ir_q [12] & (\cpu_test|Equal9~6_combout  & !\cpu_test|ir_q [7])))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|Equal9~6_combout ),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|op~136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~136 .lut_mask = 16'h0020;
defparam \cpu_test|op~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~56 (
// Equation(s):
// \cpu_test|sel_ram_mux~56_combout  = ((\cpu_test|sel_ram_mux~55_combout  & ((\cpu_test|sel_ram_mux~54_combout ) # (!\cpu_test|op~136_combout )))) # (!\cpu_test|sel_ram_mux~83_combout )

	.dataa(\cpu_test|sel_ram_mux~54_combout ),
	.datab(\cpu_test|sel_ram_mux~83_combout ),
	.datac(\cpu_test|sel_ram_mux~55_combout ),
	.datad(\cpu_test|op~136_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~56 .lut_mask = 16'hB3F3;
defparam \cpu_test|sel_ram_mux~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~57 (
// Equation(s):
// \cpu_test|sel_ram_mux~57_combout  = ((!\cpu_test|op~126_combout  & (!\cpu_test|op~128_combout  & !\cpu_test|op~127_combout ))) # (!\cpu_test|op~136_combout )

	.dataa(\cpu_test|op~126_combout ),
	.datab(\cpu_test|op~128_combout ),
	.datac(\cpu_test|op~127_combout ),
	.datad(\cpu_test|op~136_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~57 .lut_mask = 16'h01FF;
defparam \cpu_test|sel_ram_mux~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~58 (
// Equation(s):
// \cpu_test|sel_ram_mux~58_combout  = (\cpu_test|op~137_combout  & (!\cpu_test|sel_ram_mux~84_combout  & (\cpu_test|sel_ram_mux~56_combout ))) # (!\cpu_test|op~137_combout  & (((\cpu_test|sel_ram_mux~56_combout ) # (\cpu_test|sel_ram_mux~57_combout ))))

	.dataa(\cpu_test|sel_ram_mux~84_combout ),
	.datab(\cpu_test|op~137_combout ),
	.datac(\cpu_test|sel_ram_mux~56_combout ),
	.datad(\cpu_test|sel_ram_mux~57_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~58 .lut_mask = 16'h7370;
defparam \cpu_test|sel_ram_mux~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~66 (
// Equation(s):
// \cpu_test|sel_ram_mux~66_combout  = (((!\cpu_test|sel_ram_mux~88_combout  & !\cpu_test|sel_ram_mux~45_combout )) # (!\cpu_test|op~116_combout )) # (!\cpu_test|sel_ram_mux~83_combout )

	.dataa(\cpu_test|sel_ram_mux~83_combout ),
	.datab(\cpu_test|sel_ram_mux~88_combout ),
	.datac(\cpu_test|sel_ram_mux~45_combout ),
	.datad(\cpu_test|op~116_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~66 .lut_mask = 16'h57FF;
defparam \cpu_test|sel_ram_mux~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~52 (
// Equation(s):
// \cpu_test|sel_ram_mux~52_combout  = ((!\cpu_test|sel_ram_mux~84_combout  & ((!\cpu_test|sel_ram_mux~83_combout ) # (!\cpu_test|op~122_combout )))) # (!\cpu_test|op~136_combout )

	.dataa(\cpu_test|op~122_combout ),
	.datab(\cpu_test|sel_ram_mux~83_combout ),
	.datac(\cpu_test|sel_ram_mux~84_combout ),
	.datad(\cpu_test|op~136_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~52 .lut_mask = 16'h07FF;
defparam \cpu_test|sel_ram_mux~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~47 (
// Equation(s):
// \cpu_test|sel_ram_mux~47_combout  = (((!\cpu_test|op~90_combout  & !\cpu_test|op~119_combout )) # (!\cpu_test|sel_ram_mux~83_combout )) # (!\cpu_test|op~130_combout )

	.dataa(\cpu_test|op~130_combout ),
	.datab(\cpu_test|sel_ram_mux~83_combout ),
	.datac(\cpu_test|op~90_combout ),
	.datad(\cpu_test|op~119_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~47 .lut_mask = 16'h777F;
defparam \cpu_test|sel_ram_mux~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~48 (
// Equation(s):
// \cpu_test|sel_ram_mux~48_combout  = (\cpu_test|ir_q [7]) # ((\cpu_test|ir_q [13]) # (!\cpu_test|ir_q [12]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~48 .lut_mask = 16'hFFCF;
defparam \cpu_test|sel_ram_mux~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~49 (
// Equation(s):
// \cpu_test|sel_ram_mux~49_combout  = (((\cpu_test|sel_ram_mux~48_combout ) # (!\cpu_test|sel_ram_mux~83_combout )) # (!\cpu_test|op~115_combout )) # (!\cpu_test|Equal9~6_combout )

	.dataa(\cpu_test|Equal9~6_combout ),
	.datab(\cpu_test|op~115_combout ),
	.datac(\cpu_test|sel_ram_mux~48_combout ),
	.datad(\cpu_test|sel_ram_mux~83_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~49 .lut_mask = 16'hF7FF;
defparam \cpu_test|sel_ram_mux~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~50 (
// Equation(s):
// \cpu_test|sel_ram_mux~50_combout  = (\cpu_test|sel_ram_mux~49_combout  & (((!\cpu_test|op~136_combout ) # (!\cpu_test|sel_ram_mux~83_combout )) # (!\cpu_test|op~121_combout )))

	.dataa(\cpu_test|op~121_combout ),
	.datab(\cpu_test|sel_ram_mux~83_combout ),
	.datac(\cpu_test|sel_ram_mux~49_combout ),
	.datad(\cpu_test|op~136_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~50 .lut_mask = 16'h70F0;
defparam \cpu_test|sel_ram_mux~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~51 (
// Equation(s):
// \cpu_test|sel_ram_mux~51_combout  = (((!\cpu_test|op~124_combout  & !\cpu_test|op~123_combout )) # (!\cpu_test|op~136_combout )) # (!\cpu_test|sel_ram_mux~83_combout )

	.dataa(\cpu_test|op~124_combout ),
	.datab(\cpu_test|sel_ram_mux~83_combout ),
	.datac(\cpu_test|op~123_combout ),
	.datad(\cpu_test|op~136_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~51 .lut_mask = 16'h37FF;
defparam \cpu_test|sel_ram_mux~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~53 (
// Equation(s):
// \cpu_test|sel_ram_mux~53_combout  = (\cpu_test|sel_ram_mux~52_combout  & (\cpu_test|sel_ram_mux~47_combout  & (\cpu_test|sel_ram_mux~50_combout  & \cpu_test|sel_ram_mux~51_combout )))

	.dataa(\cpu_test|sel_ram_mux~52_combout ),
	.datab(\cpu_test|sel_ram_mux~47_combout ),
	.datac(\cpu_test|sel_ram_mux~50_combout ),
	.datad(\cpu_test|sel_ram_mux~51_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~53 .lut_mask = 16'h8000;
defparam \cpu_test|sel_ram_mux~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~59 (
// Equation(s):
// \cpu_test|sel_ram_mux~59_combout  = (((!\cpu_test|op~126_combout  & !\cpu_test|op~127_combout )) # (!\cpu_test|op~137_combout )) # (!\cpu_test|sel_ram_mux~83_combout )

	.dataa(\cpu_test|sel_ram_mux~83_combout ),
	.datab(\cpu_test|op~126_combout ),
	.datac(\cpu_test|op~127_combout ),
	.datad(\cpu_test|op~137_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~59 .lut_mask = 16'h57FF;
defparam \cpu_test|sel_ram_mux~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~60 (
// Equation(s):
// \cpu_test|sel_ram_mux~60_combout  = (((!\cpu_test|op~125_combout  & !\cpu_test|op~90_combout )) # (!\cpu_test|op~137_combout )) # (!\cpu_test|sel_ram_mux~83_combout )

	.dataa(\cpu_test|op~125_combout ),
	.datab(\cpu_test|op~90_combout ),
	.datac(\cpu_test|sel_ram_mux~83_combout ),
	.datad(\cpu_test|op~137_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~60 .lut_mask = 16'h1FFF;
defparam \cpu_test|sel_ram_mux~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~61 (
// Equation(s):
// \cpu_test|sel_ram_mux~61_combout  = (\cpu_test|ir_q [10] & (!\cpu_test|op~64_combout  & (\cpu_test|op~125_combout  & \cpu_test|Equal22~0_combout )))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|op~64_combout ),
	.datac(\cpu_test|op~125_combout ),
	.datad(\cpu_test|Equal22~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~61 .lut_mask = 16'h2000;
defparam \cpu_test|sel_ram_mux~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~62 (
// Equation(s):
// \cpu_test|sel_ram_mux~62_combout  = (\cpu_test|sel_ram_mux~85_combout  & (!\cpu_test|op~137_combout  & ((!\cpu_test|op~73_combout ) # (!\cpu_test|sel_ram_mux~61_combout )))) # (!\cpu_test|sel_ram_mux~85_combout  & (((!\cpu_test|op~73_combout )) # 
// (!\cpu_test|sel_ram_mux~61_combout )))

	.dataa(\cpu_test|sel_ram_mux~85_combout ),
	.datab(\cpu_test|sel_ram_mux~61_combout ),
	.datac(\cpu_test|op~73_combout ),
	.datad(\cpu_test|op~137_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~62 .lut_mask = 16'h153F;
defparam \cpu_test|sel_ram_mux~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~63 (
// Equation(s):
// \cpu_test|sel_ram_mux~63_combout  = (\cpu_test|op~119_combout  & (\cpu_test|Equal22~1_combout  & ((\cpu_test|ir_q [2]) # (\cpu_test|ir_q [3]))))

	.dataa(\cpu_test|ir_q [2]),
	.datab(\cpu_test|ir_q [3]),
	.datac(\cpu_test|op~119_combout ),
	.datad(\cpu_test|Equal22~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~63 .lut_mask = 16'hE000;
defparam \cpu_test|sel_ram_mux~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~64 (
// Equation(s):
// \cpu_test|sel_ram_mux~64_combout  = (\cpu_test|sel_ram_mux~84_combout  & (!\cpu_test|op~116_combout  & ((!\cpu_test|op~73_combout ) # (!\cpu_test|sel_ram_mux~63_combout )))) # (!\cpu_test|sel_ram_mux~84_combout  & (((!\cpu_test|op~73_combout )) # 
// (!\cpu_test|sel_ram_mux~63_combout )))

	.dataa(\cpu_test|sel_ram_mux~84_combout ),
	.datab(\cpu_test|sel_ram_mux~63_combout ),
	.datac(\cpu_test|op~73_combout ),
	.datad(\cpu_test|op~116_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~64 .lut_mask = 16'h153F;
defparam \cpu_test|sel_ram_mux~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~65 (
// Equation(s):
// \cpu_test|sel_ram_mux~65_combout  = (\cpu_test|sel_ram_mux~59_combout  & (\cpu_test|sel_ram_mux~60_combout  & (\cpu_test|sel_ram_mux~62_combout  & \cpu_test|sel_ram_mux~64_combout )))

	.dataa(\cpu_test|sel_ram_mux~59_combout ),
	.datab(\cpu_test|sel_ram_mux~60_combout ),
	.datac(\cpu_test|sel_ram_mux~62_combout ),
	.datad(\cpu_test|sel_ram_mux~64_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~65 .lut_mask = 16'h8000;
defparam \cpu_test|sel_ram_mux~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~67 (
// Equation(s):
// \cpu_test|sel_ram_mux~67_combout  = (\cpu_test|sel_ram_mux~58_combout  & (\cpu_test|sel_ram_mux~66_combout  & (\cpu_test|sel_ram_mux~53_combout  & \cpu_test|sel_ram_mux~65_combout )))

	.dataa(\cpu_test|sel_ram_mux~58_combout ),
	.datab(\cpu_test|sel_ram_mux~66_combout ),
	.datac(\cpu_test|sel_ram_mux~53_combout ),
	.datad(\cpu_test|sel_ram_mux~65_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~67 .lut_mask = 16'h8000;
defparam \cpu_test|sel_ram_mux~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~68 (
// Equation(s):
// \cpu_test|sel_ram_mux~68_combout  = (\cpu_test|sel_ram_mux~44_combout  & (\cpu_test|sel_ram_mux~40_combout  & (\cpu_test|sel_ram_mux~46_combout  & \cpu_test|sel_ram_mux~67_combout )))

	.dataa(\cpu_test|sel_ram_mux~44_combout ),
	.datab(\cpu_test|sel_ram_mux~40_combout ),
	.datac(\cpu_test|sel_ram_mux~46_combout ),
	.datad(\cpu_test|sel_ram_mux~67_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~68 .lut_mask = 16'h8000;
defparam \cpu_test|sel_ram_mux~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneiii_lcell_comb \cpu_test|sel_ram_mux.00~0 (
// Equation(s):
// \cpu_test|sel_ram_mux.00~0_combout  = ((\cpu_test|sel_ram_mux~86_combout  & (\cpu_test|sel_ram_mux~81_combout  & \cpu_test|sel_ram_mux~68_combout ))) # (!\cpu_test|ps.T4~q )

	.dataa(\cpu_test|sel_ram_mux~86_combout ),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|sel_ram_mux~81_combout ),
	.datad(\cpu_test|sel_ram_mux~68_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux.00~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux.00~0 .lut_mask = 16'hB333;
defparam \cpu_test|sel_ram_mux.00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneiii_lcell_comb \cpu_test|sel_alu~52 (
// Equation(s):
// \cpu_test|sel_alu~52_combout  = (\cpu_test|op[1]~77_combout ) # ((\cpu_test|ps.T4~q  & (!\cpu_test|op[2]~74_combout  & \cpu_test|sel_alu~51_combout )))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|op[2]~74_combout ),
	.datac(\cpu_test|op[1]~77_combout ),
	.datad(\cpu_test|sel_alu~51_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~52 .lut_mask = 16'hF2F0;
defparam \cpu_test|sel_alu~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneiii_lcell_comb \cpu_test|mux1_out[1]~12 (
// Equation(s):
// \cpu_test|mux1_out[1]~12_combout  = (\cpu_test|single_port_ram_128x8_1|ram~6_combout  & (\cpu_test|sel_alu~52_combout  & ((\cpu_test|sel_ram_mux.00~0_combout ) # (!\cpu_test|Decoder7~1_combout ))))

	.dataa(\cpu_test|single_port_ram_128x8_1|ram~6_combout ),
	.datab(\cpu_test|Decoder7~1_combout ),
	.datac(\cpu_test|sel_ram_mux.00~0_combout ),
	.datad(\cpu_test|sel_alu~52_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[1]~12 .lut_mask = 16'hA200;
defparam \cpu_test|mux1_out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneiii_lcell_comb \cpu_test|sel_ram_mux.01~0 (
// Equation(s):
// \cpu_test|sel_ram_mux.01~0_combout  = (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [10] & (!\cpu_test|ir_q [11] & \cpu_test|ir_q [12])))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux.01~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux.01~0 .lut_mask = 16'h0100;
defparam \cpu_test|sel_ram_mux.01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneiii_lcell_comb \cpu_test|mux1_out[1]~6 (
// Equation(s):
// \cpu_test|mux1_out[1]~6_combout  = (\cpu_test|sel_alu~52_combout  & (!\cpu_test|sel_ram_mux.00~0_combout  & ((!\cpu_test|ps.T4~q ) # (!\cpu_test|sel_ram_mux.01~0_combout ))))

	.dataa(\cpu_test|sel_ram_mux.01~0_combout ),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|sel_alu~52_combout ),
	.datad(\cpu_test|sel_ram_mux.00~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[1]~6 .lut_mask = 16'h0070;
defparam \cpu_test|mux1_out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneiii_lcell_comb \cpu_test|mux1_out[1]~13 (
// Equation(s):
// \cpu_test|mux1_out[1]~13_combout  = (\cpu_test|mux1_out[1]~11_combout ) # ((\cpu_test|mux1_out[1]~12_combout ) # ((\cpu_test|Decoder7~1_combout  & \cpu_test|mux1_out[1]~6_combout )))

	.dataa(\cpu_test|Decoder7~1_combout ),
	.datab(\cpu_test|mux1_out[1]~11_combout ),
	.datac(\cpu_test|mux1_out[1]~12_combout ),
	.datad(\cpu_test|mux1_out[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[1]~13 .lut_mask = 16'hFEFC;
defparam \cpu_test|mux1_out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneiii_lcell_comb \cpu_test|single_port_ram_128x8_1|ram~2 (
// Equation(s):
// \cpu_test|single_port_ram_128x8_1|ram~2_combout  = (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [10] & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [9] & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [12] $ 
// (!\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [11])))) # (!\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [10] & (!\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [9] & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [12] $ 
// (!\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [11]))))

	.dataa(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [10]),
	.datab(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [12]),
	.datac(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [9]),
	.datad(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\cpu_test|single_port_ram_128x8_1|ram~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram~2 .lut_mask = 16'h8421;
defparam \cpu_test|single_port_ram_128x8_1|ram~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneiii_lcell_comb \cpu_test|single_port_ram_128x8_1|ram~1 (
// Equation(s):
// \cpu_test|single_port_ram_128x8_1|ram~1_combout  = (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [7] & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [8] & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [5] $ 
// (!\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [6])))) # (!\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [7] & (!\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [8] & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [5] $ 
// (!\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [6]))))

	.dataa(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [7]),
	.datab(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [8]),
	.datac(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [5]),
	.datad(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\cpu_test|single_port_ram_128x8_1|ram~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram~1 .lut_mask = 16'h9009;
defparam \cpu_test|single_port_ram_128x8_1|ram~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneiii_lcell_comb \cpu_test|load_w~44 (
// Equation(s):
// \cpu_test|load_w~44_combout  = (!\cpu_test|op~126_combout  & (!\cpu_test|op~128_combout  & !\cpu_test|op~127_combout ))

	.dataa(gnd),
	.datab(\cpu_test|op~126_combout ),
	.datac(\cpu_test|op~128_combout ),
	.datad(\cpu_test|op~127_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~44 .lut_mask = 16'h0003;
defparam \cpu_test|load_w~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneiii_lcell_comb \cpu_test|op~132 (
// Equation(s):
// \cpu_test|op~132_combout  = (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [12] & (\cpu_test|ir_q [7] & !\cpu_test|Equal9~6_combout )))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|Equal9~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~132 .lut_mask = 16'h0010;
defparam \cpu_test|op~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneiii_lcell_comb \cpu_test|ram_en~5 (
// Equation(s):
// \cpu_test|ram_en~5_combout  = (\cpu_test|op~73_combout ) # ((\cpu_test|op~120_combout ) # ((\cpu_test|op~135_combout ) # (\cpu_test|op~132_combout )))

	.dataa(\cpu_test|op~73_combout ),
	.datab(\cpu_test|op~120_combout ),
	.datac(\cpu_test|op~135_combout ),
	.datad(\cpu_test|op~132_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~5 .lut_mask = 16'hFFFE;
defparam \cpu_test|ram_en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneiii_lcell_comb \cpu_test|ram_en~6 (
// Equation(s):
// \cpu_test|ram_en~6_combout  = (\cpu_test|ram_en~5_combout  & ((\cpu_test|op~90_combout ) # ((\cpu_test|op~115_combout ) # (\cpu_test|op~72_combout ))))

	.dataa(\cpu_test|op~90_combout ),
	.datab(\cpu_test|op~115_combout ),
	.datac(\cpu_test|op~72_combout ),
	.datad(\cpu_test|ram_en~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~6 .lut_mask = 16'hFE00;
defparam \cpu_test|ram_en~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneiii_lcell_comb \cpu_test|ram_en~7 (
// Equation(s):
// \cpu_test|ram_en~7_combout  = (\cpu_test|ir_q [7] & ((\cpu_test|ram_en~6_combout ) # ((!\cpu_test|load_w~44_combout  & \cpu_test|op~139_combout ))))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|load_w~44_combout ),
	.datac(\cpu_test|op~139_combout ),
	.datad(\cpu_test|ram_en~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~7 .lut_mask = 16'hAA20;
defparam \cpu_test|ram_en~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneiii_lcell_comb \cpu_test|ram_en~16 (
// Equation(s):
// \cpu_test|ram_en~16_combout  = (\cpu_test|ir_q [9] & ((\cpu_test|ir_q [11] $ (\cpu_test|ir_q [10])) # (!\cpu_test|ir_q [8]))) # (!\cpu_test|ir_q [9] & ((\cpu_test|ir_q [11] & (!\cpu_test|ir_q [8] & !\cpu_test|ir_q [10])) # (!\cpu_test|ir_q [11] & 
// ((\cpu_test|ir_q [10])))))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|ram_en~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~16 .lut_mask = 16'h3B8E;
defparam \cpu_test|ram_en~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneiii_lcell_comb \cpu_test|ram_en~12 (
// Equation(s):
// \cpu_test|ram_en~12_combout  = (\cpu_test|op~122_combout ) # ((\cpu_test|op~129_combout ) # ((\cpu_test|ir_q [7] & \cpu_test|ram_en~16_combout )))

	.dataa(\cpu_test|op~122_combout ),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|ram_en~16_combout ),
	.datad(\cpu_test|op~129_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~12 .lut_mask = 16'hFFEA;
defparam \cpu_test|ram_en~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneiii_lcell_comb \cpu_test|Equal34~3 (
// Equation(s):
// \cpu_test|Equal34~3_combout  = (!\cpu_test|ir_q [4] & (!\cpu_test|ir_q [5] & !\cpu_test|ir_q [1]))

	.dataa(\cpu_test|ir_q [4]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [5]),
	.datad(\cpu_test|ir_q [1]),
	.cin(gnd),
	.combout(\cpu_test|Equal34~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal34~3 .lut_mask = 16'h0005;
defparam \cpu_test|Equal34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneiii_lcell_comb \cpu_test|Equal36~0 (
// Equation(s):
// \cpu_test|Equal36~0_combout  = (\cpu_test|Equal34~3_combout  & (\cpu_test|ir_q [2] & (\cpu_test|ir_q [3] & \cpu_test|ir_q [0])))

	.dataa(\cpu_test|Equal34~3_combout ),
	.datab(\cpu_test|ir_q [2]),
	.datac(\cpu_test|ir_q [3]),
	.datad(\cpu_test|ir_q [0]),
	.cin(gnd),
	.combout(\cpu_test|Equal36~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal36~0 .lut_mask = 16'h8000;
defparam \cpu_test|Equal36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneiii_lcell_comb \cpu_test|ram_en~10 (
// Equation(s):
// \cpu_test|ram_en~10_combout  = (\cpu_test|op~124_combout ) # ((\cpu_test|op~121_combout  & !\cpu_test|Equal36~0_combout ))

	.dataa(gnd),
	.datab(\cpu_test|op~121_combout ),
	.datac(\cpu_test|op~124_combout ),
	.datad(\cpu_test|Equal36~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~10 .lut_mask = 16'hF0FC;
defparam \cpu_test|ram_en~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneiii_lcell_comb \cpu_test|ram_en~8 (
// Equation(s):
// \cpu_test|ram_en~8_combout  = (\cpu_test|ir_q [7] & ((\cpu_test|op~134_combout ) # ((\cpu_test|op~131_combout ) # (\cpu_test|op~137_combout ))))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|op~134_combout ),
	.datac(\cpu_test|op~131_combout ),
	.datad(\cpu_test|op~137_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~8 .lut_mask = 16'hAAA8;
defparam \cpu_test|ram_en~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneiii_lcell_comb \cpu_test|ram_en~9 (
// Equation(s):
// \cpu_test|ram_en~9_combout  = (\cpu_test|ram_en~15_combout  & (((!\cpu_test|load_w~44_combout  & \cpu_test|ram_en~8_combout )))) # (!\cpu_test|ram_en~15_combout  & ((\cpu_test|op~118_combout ) # ((!\cpu_test|load_w~44_combout ))))

	.dataa(\cpu_test|op~118_combout ),
	.datab(\cpu_test|ram_en~15_combout ),
	.datac(\cpu_test|load_w~44_combout ),
	.datad(\cpu_test|ram_en~8_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~9 .lut_mask = 16'h2F23;
defparam \cpu_test|ram_en~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneiii_lcell_comb \cpu_test|ram_en~11 (
// Equation(s):
// \cpu_test|ram_en~11_combout  = (\cpu_test|ram_en~9_combout ) # ((\cpu_test|ram_en~10_combout  & ((\cpu_test|op~73_combout ) # (\cpu_test|op~132_combout ))))

	.dataa(\cpu_test|op~73_combout ),
	.datab(\cpu_test|ram_en~10_combout ),
	.datac(\cpu_test|ram_en~9_combout ),
	.datad(\cpu_test|op~132_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~11 .lut_mask = 16'hFCF8;
defparam \cpu_test|ram_en~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneiii_lcell_comb \cpu_test|ram_en~13 (
// Equation(s):
// \cpu_test|ram_en~13_combout  = (\cpu_test|ram_en~7_combout ) # ((\cpu_test|ram_en~11_combout ) # ((\cpu_test|ram_en~12_combout  & \cpu_test|ram_en~5_combout )))

	.dataa(\cpu_test|ram_en~7_combout ),
	.datab(\cpu_test|ram_en~12_combout ),
	.datac(\cpu_test|ram_en~11_combout ),
	.datad(\cpu_test|ram_en~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~13 .lut_mask = 16'hFEFA;
defparam \cpu_test|ram_en~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneiii_lcell_comb \cpu_test|sel_ram_mux~87 (
// Equation(s):
// \cpu_test|sel_ram_mux~87_combout  = (\cpu_test|ir_q [13]) # ((\cpu_test|ir_q [10]) # ((\cpu_test|ir_q [11]) # (!\cpu_test|ir_q [12])))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|sel_ram_mux~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_ram_mux~87 .lut_mask = 16'hFEFF;
defparam \cpu_test|sel_ram_mux~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneiii_lcell_comb \cpu_test|ram_en~14 (
// Equation(s):
// \cpu_test|ram_en~14_combout  = (\cpu_test|ps.T4~q  & ((\cpu_test|ram_en~13_combout ) # (!\cpu_test|sel_ram_mux~87_combout )))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|ram_en~13_combout ),
	.datac(gnd),
	.datad(\cpu_test|sel_ram_mux~87_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~14 .lut_mask = 16'h88AA;
defparam \cpu_test|ram_en~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ram_en~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneiii_lcell_comb \cpu_test|single_port_ram_128x8_1|ram~0 (
// Equation(s):
// \cpu_test|single_port_ram_128x8_1|ram~0_combout  = (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [3] & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [4] & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [1] $ 
// (!\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [2])))) # (!\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [3] & (!\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [4] & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [1] $ 
// (!\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [2]))))

	.dataa(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [3]),
	.datab(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [1]),
	.datac(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [4]),
	.datad(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\cpu_test|single_port_ram_128x8_1|ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram~0 .lut_mask = 16'h8421;
defparam \cpu_test|single_port_ram_128x8_1|ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneiii_lcell_comb \cpu_test|single_port_ram_128x8_1|ram~3 (
// Equation(s):
// \cpu_test|single_port_ram_128x8_1|ram~3_combout  = (\cpu_test|single_port_ram_128x8_1|ram~2_combout  & (\cpu_test|single_port_ram_128x8_1|ram~1_combout  & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [0] & 
// \cpu_test|single_port_ram_128x8_1|ram~0_combout )))

	.dataa(\cpu_test|single_port_ram_128x8_1|ram~2_combout ),
	.datab(\cpu_test|single_port_ram_128x8_1|ram~1_combout ),
	.datac(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [0]),
	.datad(\cpu_test|single_port_ram_128x8_1|ram~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|single_port_ram_128x8_1|ram~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram~3 .lut_mask = 16'h8000;
defparam \cpu_test|single_port_ram_128x8_1|ram~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux2~3 (
// Equation(s):
// \cpu_test|ALU_1|Mux2~3_combout  = (\cpu_test|ALU_1|Mux2~0_combout  & (((!\cpu_test|ALU_1|Mux7~2_combout  & \cpu_test|op[2]~182_combout )) # (!\cpu_test|op[0]~112_combout ))) # (!\cpu_test|ALU_1|Mux2~0_combout  & (((!\cpu_test|ALU_1|Mux7~2_combout  & 
// \cpu_test|op[2]~182_combout ))))

	.dataa(\cpu_test|ALU_1|Mux2~0_combout ),
	.datab(\cpu_test|op[0]~112_combout ),
	.datac(\cpu_test|ALU_1|Mux7~2_combout ),
	.datad(\cpu_test|op[2]~182_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux2~3 .lut_mask = 16'h2F22;
defparam \cpu_test|ALU_1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux2~2 (
// Equation(s):
// \cpu_test|ALU_1|Mux2~2_combout  = (\cpu_test|ALU_1|Mux7~2_combout ) # ((!\cpu_test|op[0]~112_combout  & \cpu_test|ALU_1|Mux2~0_combout ))

	.dataa(gnd),
	.datab(\cpu_test|op[0]~112_combout ),
	.datac(\cpu_test|ALU_1|Mux7~2_combout ),
	.datad(\cpu_test|ALU_1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux2~2 .lut_mask = 16'hF3F0;
defparam \cpu_test|ALU_1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneiii_lcell_comb \cpu_test|op[1]~183 (
// Equation(s):
// \cpu_test|op[1]~183_combout  = (\cpu_test|op[1]~77_combout ) # ((\cpu_test|ps.T4~q  & (\cpu_test|op[1]~162_combout  & !\cpu_test|op[2]~74_combout )))

	.dataa(\cpu_test|op[1]~77_combout ),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|op[1]~162_combout ),
	.datad(\cpu_test|op[2]~74_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[1]~183_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[1]~183 .lut_mask = 16'hAAEA;
defparam \cpu_test|op[1]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux7~5 (
// Equation(s):
// \cpu_test|ALU_1|Mux7~5_combout  = (\cpu_test|op[0]~112_combout  & ((\cpu_test|mux1_out[4]~15_combout ))) # (!\cpu_test|op[0]~112_combout  & (\cpu_test|mux1_out[1]~13_combout ))

	.dataa(gnd),
	.datab(\cpu_test|op[0]~112_combout ),
	.datac(\cpu_test|mux1_out[1]~13_combout ),
	.datad(\cpu_test|mux1_out[4]~15_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux7~5 .lut_mask = 16'hFC30;
defparam \cpu_test|ALU_1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneiii_lcell_comb \cpu_test|Decoder7~0 (
// Equation(s):
// \cpu_test|Decoder7~0_combout  = (!\cpu_test|ir_q [7] & (!\cpu_test|ir_q [9] & !\cpu_test|ir_q [8]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|Decoder7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Decoder7~0 .lut_mask = 16'h0003;
defparam \cpu_test|Decoder7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneiii_lcell_comb \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[13]~feeder (
// Equation(s):
// \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[13]~feeder_combout  = \cpu_test|databus[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|databus[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[13]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N13
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneiii_lcell_comb \cpu_test|databus[2]~5 (
// Equation(s):
// \cpu_test|databus[2]~5_combout  = (\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [2])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|ALU_1|Add0~17_combout )))

	.dataa(\cpu_test|w_q [2]),
	.datab(\cpu_test|sel_bus~0_combout ),
	.datac(gnd),
	.datad(\cpu_test|ALU_1|Add0~17_combout ),
	.cin(gnd),
	.combout(\cpu_test|databus[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[2]~5 .lut_mask = 16'hBB88;
defparam \cpu_test|databus[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneiii_lcell_comb \cpu_test|op~168 (
// Equation(s):
// \cpu_test|op~168_combout  = (\cpu_test|ir_q [7] & (\cpu_test|ir_q [9] & \cpu_test|ir_q [8]))

	.dataa(\cpu_test|ir_q [7]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|op~168_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~168 .lut_mask = 16'hA000;
defparam \cpu_test|op~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux0~0 (
// Equation(s):
// \cpu_test|ALU_1|Mux0~0_combout  = (\cpu_test|mux1_out[7]~10_combout  & ((\cpu_test|op[0]~112_combout ) # (\cpu_test|w_q [7] $ (\cpu_test|op[2]~182_combout )))) # (!\cpu_test|mux1_out[7]~10_combout  & (\cpu_test|w_q [7] & (\cpu_test|op[2]~182_combout  $ 
// (\cpu_test|op[0]~112_combout ))))

	.dataa(\cpu_test|w_q [7]),
	.datab(\cpu_test|op[2]~182_combout ),
	.datac(\cpu_test|op[0]~112_combout ),
	.datad(\cpu_test|mux1_out[7]~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux0~0 .lut_mask = 16'hF628;
defparam \cpu_test|ALU_1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~23 (
// Equation(s):
// \cpu_test|ALU_1|Add0~23_combout  = \cpu_test|op[0]~112_combout  $ (((\cpu_test|w_q [7] & !\cpu_test|op[2]~182_combout )))

	.dataa(gnd),
	.datab(\cpu_test|w_q [7]),
	.datac(\cpu_test|op[2]~182_combout ),
	.datad(\cpu_test|op[0]~112_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~23 .lut_mask = 16'hF30C;
defparam \cpu_test|ALU_1|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneiii_lcell_comb \cpu_test|Selector1~4 (
// Equation(s):
// \cpu_test|Selector1~4_combout  = (\cpu_test|ir_q [8] & (\cpu_test|ir_q [9] & (!\cpu_test|ir_q [7] & !\cpu_test|sel_ram_mux.00~0_combout )))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|sel_ram_mux.00~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector1~4 .lut_mask = 16'h0008;
defparam \cpu_test|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneiii_lcell_comb \cpu_test|Decoder7~3 (
// Equation(s):
// \cpu_test|Decoder7~3_combout  = (\cpu_test|ir_q [8] & (!\cpu_test|ir_q [9] & \cpu_test|ir_q [7]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|Decoder7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Decoder7~3 .lut_mask = 16'h0C00;
defparam \cpu_test|Decoder7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|databus[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~45 (
// Equation(s):
// \cpu_test|ALU_1|Add0~45_combout  = (\cpu_test|mux1_out[6]~21_combout  & ((\cpu_test|op[0]~112_combout ) # (\cpu_test|w_q [6] $ (\cpu_test|op[2]~182_combout )))) # (!\cpu_test|mux1_out[6]~21_combout  & (\cpu_test|w_q [6] & (\cpu_test|op[0]~112_combout  $ 
// (\cpu_test|op[2]~182_combout ))))

	.dataa(\cpu_test|w_q [6]),
	.datab(\cpu_test|op[0]~112_combout ),
	.datac(\cpu_test|mux1_out[6]~21_combout ),
	.datad(\cpu_test|op[2]~182_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~45 .lut_mask = 16'hD2E8;
defparam \cpu_test|ALU_1|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~24 (
// Equation(s):
// \cpu_test|ALU_1|Add0~24_combout  = \cpu_test|op[0]~112_combout  $ (((\cpu_test|w_q [6] & !\cpu_test|op[2]~182_combout )))

	.dataa(gnd),
	.datab(\cpu_test|op[0]~112_combout ),
	.datac(\cpu_test|w_q [6]),
	.datad(\cpu_test|op[2]~182_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~24 .lut_mask = 16'hCC3C;
defparam \cpu_test|ALU_1|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~25 (
// Equation(s):
// \cpu_test|ALU_1|Add0~25_combout  = \cpu_test|op[0]~112_combout  $ (((\cpu_test|w_q [5] & !\cpu_test|op[2]~182_combout )))

	.dataa(\cpu_test|w_q [5]),
	.datab(gnd),
	.datac(\cpu_test|op[0]~112_combout ),
	.datad(\cpu_test|op[2]~182_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~25 .lut_mask = 16'hF05A;
defparam \cpu_test|ALU_1|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~26 (
// Equation(s):
// \cpu_test|ALU_1|Add0~26_combout  = \cpu_test|op[0]~112_combout  $ (((\cpu_test|w_q [4] & !\cpu_test|op[2]~182_combout )))

	.dataa(\cpu_test|op[0]~112_combout ),
	.datab(\cpu_test|w_q [4]),
	.datac(\cpu_test|op[2]~182_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~26 .lut_mask = 16'hA6A6;
defparam \cpu_test|ALU_1|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~18 (
// Equation(s):
// \cpu_test|ALU_1|Add0~18_combout  = \cpu_test|op[0]~112_combout  $ (((\cpu_test|w_q [3] & !\cpu_test|op[2]~182_combout )))

	.dataa(\cpu_test|op[0]~112_combout ),
	.datab(\cpu_test|w_q [3]),
	.datac(\cpu_test|op[2]~182_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~18 .lut_mask = 16'hA6A6;
defparam \cpu_test|ALU_1|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~13 (
// Equation(s):
// \cpu_test|ALU_1|Add0~13_combout  = \cpu_test|op[0]~112_combout  $ (((\cpu_test|w_q [2] & !\cpu_test|op[2]~182_combout )))

	.dataa(\cpu_test|op[0]~112_combout ),
	.datab(\cpu_test|w_q [2]),
	.datac(\cpu_test|op[2]~182_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~13 .lut_mask = 16'hA6A6;
defparam \cpu_test|ALU_1|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneiii_lcell_comb \cpu_test|mux1_out[2]~18 (
// Equation(s):
// \cpu_test|mux1_out[2]~18_combout  = (\cpu_test|ir_q [2] & (!\cpu_test|op[1]~77_combout  & ((!\cpu_test|sel_alu~51_combout ) # (!\cpu_test|op[3]~78_combout ))))

	.dataa(\cpu_test|op[3]~78_combout ),
	.datab(\cpu_test|ir_q [2]),
	.datac(\cpu_test|op[1]~77_combout ),
	.datad(\cpu_test|sel_alu~51_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[2]~18 .lut_mask = 16'h040C;
defparam \cpu_test|mux1_out[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneiii_lcell_comb \cpu_test|Decoder7~2 (
// Equation(s):
// \cpu_test|Decoder7~2_combout  = (!\cpu_test|ir_q [7] & (!\cpu_test|ir_q [9] & \cpu_test|ir_q [8]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|Decoder7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Decoder7~2 .lut_mask = 16'h0300;
defparam \cpu_test|Decoder7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneiii_lcell_comb \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[15]~feeder (
// Equation(s):
// \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[15]~feeder_combout  = \cpu_test|databus[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|databus[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N1
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y18_N0
cycloneiii_ram_block \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpu_test|ram_en~14_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(\CLK~inputclkctrl_outclk ),
	.ena0(\cpu_test|ram_en~14_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu_test|databus[7]~1_combout ,\cpu_test|databus[6]~6_combout ,\cpu_test|databus[5]~4_combout ,\cpu_test|databus[4]~3_combout ,\cpu_test|databus[3]~7_combout ,
\cpu_test|databus[2]~5_combout ,\cpu_test|databus[1]~2_combout ,\cpu_test|databus[0]~0_combout }),
	.portaaddr({\cpu_test|ir_q [5],\cpu_test|ir_q [4],\cpu_test|ir_q [3],\cpu_test|ir_q [2],\cpu_test|ir_q [1],\cpu_test|ir_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu_test|ir_q~18_combout ,\cpu_test|ir_q~20_combout ,\cpu_test|ir_q~24_combout ,\cpu_test|ir_q~29_combout ,\cpu_test|ir_q~34_combout ,\cpu_test|ir_q~32_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu_test|single_port_ram_128x8:single_port_ram_128x8_1|altsyncram:ram_rtl_0|altsyncram_v8c1:auto_generated|ALTSYNCRAM";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneiii_lcell_comb \cpu_test|single_port_ram_128x8_1|ram~9 (
// Equation(s):
// \cpu_test|single_port_ram_128x8_1|ram~9_combout  = (\cpu_test|single_port_ram_128x8_1|ram~3_combout  & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [15])) # (!\cpu_test|single_port_ram_128x8_1|ram~3_combout  & 
// ((\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(gnd),
	.datab(\cpu_test|single_port_ram_128x8_1|ram~3_combout ),
	.datac(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [15]),
	.datad(\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\cpu_test|single_port_ram_128x8_1|ram~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram~9 .lut_mask = 16'hF3C0;
defparam \cpu_test|single_port_ram_128x8_1|ram~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneiii_lcell_comb \cpu_test|mux1_out[2]~19 (
// Equation(s):
// \cpu_test|mux1_out[2]~19_combout  = (\cpu_test|single_port_ram_128x8_1|ram~9_combout  & (\cpu_test|sel_alu~52_combout  & ((\cpu_test|sel_ram_mux.00~0_combout ) # (!\cpu_test|Decoder7~2_combout ))))

	.dataa(\cpu_test|single_port_ram_128x8_1|ram~9_combout ),
	.datab(\cpu_test|Decoder7~2_combout ),
	.datac(\cpu_test|sel_alu~52_combout ),
	.datad(\cpu_test|sel_ram_mux.00~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[2]~19 .lut_mask = 16'hA020;
defparam \cpu_test|mux1_out[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneiii_lcell_comb \cpu_test|mux1_out[2]~20 (
// Equation(s):
// \cpu_test|mux1_out[2]~20_combout  = (\cpu_test|mux1_out[2]~18_combout ) # ((\cpu_test|mux1_out[2]~19_combout ) # ((\cpu_test|Decoder7~2_combout  & \cpu_test|mux1_out[1]~6_combout )))

	.dataa(\cpu_test|mux1_out[2]~18_combout ),
	.datab(\cpu_test|Decoder7~2_combout ),
	.datac(\cpu_test|mux1_out[1]~6_combout ),
	.datad(\cpu_test|mux1_out[2]~19_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[2]~20 .lut_mask = 16'hFFEA;
defparam \cpu_test|mux1_out[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~8 (
// Equation(s):
// \cpu_test|ALU_1|Add0~8_combout  = \cpu_test|op[0]~112_combout  $ (((\cpu_test|w_q [1] & !\cpu_test|op[2]~182_combout )))

	.dataa(\cpu_test|w_q [1]),
	.datab(gnd),
	.datac(\cpu_test|op[2]~182_combout ),
	.datad(\cpu_test|op[0]~112_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~8 .lut_mask = 16'hF50A;
defparam \cpu_test|ALU_1|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneiii_lcell_comb \cpu_test|load_w~26 (
// Equation(s):
// \cpu_test|load_w~26_combout  = (!\cpu_test|ir_q [5] & (!\cpu_test|ir_q [4] & !\cpu_test|ir_q [7]))

	.dataa(\cpu_test|ir_q [5]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [4]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|load_w~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~26 .lut_mask = 16'h0005;
defparam \cpu_test|load_w~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneiii_lcell_comb \cpu_test|load_w~23 (
// Equation(s):
// \cpu_test|load_w~23_combout  = (\cpu_test|load_w~26_combout  & (!\cpu_test|ir_q [11] & (!\cpu_test|ir_q [12] & !\cpu_test|ir_q [13])))

	.dataa(\cpu_test|load_w~26_combout ),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|load_w~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~23 .lut_mask = 16'h0002;
defparam \cpu_test|load_w~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneiii_lcell_comb \cpu_test|load_w~54 (
// Equation(s):
// \cpu_test|load_w~54_combout  = (!\cpu_test|ir_q [9] & (\cpu_test|ir_q [8] & (\cpu_test|load_w~23_combout  & !\cpu_test|ir_q [10])))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|load_w~23_combout ),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|load_w~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~54 .lut_mask = 16'h0040;
defparam \cpu_test|load_w~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneiii_lcell_comb \cpu_test|load_w~53 (
// Equation(s):
// \cpu_test|load_w~53_combout  = (!\cpu_test|ir_q [12] & (!\cpu_test|ir_q [13] & !\cpu_test|ir_q [7]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|load_w~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~53 .lut_mask = 16'h0003;
defparam \cpu_test|load_w~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneiii_lcell_comb \cpu_test|load_w~47 (
// Equation(s):
// \cpu_test|load_w~47_combout  = (\cpu_test|op~118_combout ) # (((!\cpu_test|load_w~55_combout ) # (!\cpu_test|load_w~44_combout )) # (!\cpu_test|load_w~46_combout ))

	.dataa(\cpu_test|op~118_combout ),
	.datab(\cpu_test|load_w~46_combout ),
	.datac(\cpu_test|load_w~44_combout ),
	.datad(\cpu_test|load_w~55_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~47 .lut_mask = 16'hBFFF;
defparam \cpu_test|load_w~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneiii_lcell_comb \cpu_test|load_w~45 (
// Equation(s):
// \cpu_test|load_w~45_combout  = (!\cpu_test|op~129_combout  & (!\cpu_test|op~121_combout  & \cpu_test|load_w~55_combout ))

	.dataa(\cpu_test|op~129_combout ),
	.datab(gnd),
	.datac(\cpu_test|op~121_combout ),
	.datad(\cpu_test|load_w~55_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~45 .lut_mask = 16'h0500;
defparam \cpu_test|load_w~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneiii_lcell_comb \cpu_test|load_w~48 (
// Equation(s):
// \cpu_test|load_w~48_combout  = ((!\cpu_test|ir_q [7] & !\cpu_test|load_w~44_combout )) # (!\cpu_test|load_w~45_combout )

	.dataa(gnd),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|load_w~44_combout ),
	.datad(\cpu_test|load_w~45_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~48 .lut_mask = 16'h03FF;
defparam \cpu_test|load_w~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneiii_lcell_comb \cpu_test|load_w~49 (
// Equation(s):
// \cpu_test|load_w~49_combout  = (\cpu_test|load_w~53_combout  & ((\cpu_test|load_w~47_combout ) # ((\cpu_test|load_w~48_combout  & !\cpu_test|ram_en~4_combout )))) # (!\cpu_test|load_w~53_combout  & (((\cpu_test|load_w~48_combout  & 
// !\cpu_test|ram_en~4_combout ))))

	.dataa(\cpu_test|load_w~53_combout ),
	.datab(\cpu_test|load_w~47_combout ),
	.datac(\cpu_test|load_w~48_combout ),
	.datad(\cpu_test|ram_en~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~49 .lut_mask = 16'h88F8;
defparam \cpu_test|load_w~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneiii_lcell_comb \cpu_test|load_w~41 (
// Equation(s):
// \cpu_test|load_w~41_combout  = (!\cpu_test|op~121_combout  & (!\cpu_test|op~124_combout  & (!\cpu_test|op~123_combout  & !\cpu_test|op~122_combout )))

	.dataa(\cpu_test|op~121_combout ),
	.datab(\cpu_test|op~124_combout ),
	.datac(\cpu_test|op~123_combout ),
	.datad(\cpu_test|op~122_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~41 .lut_mask = 16'h0001;
defparam \cpu_test|load_w~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneiii_lcell_comb \cpu_test|load_w~42 (
// Equation(s):
// \cpu_test|load_w~42_combout  = (\cpu_test|ir_q [13]) # (((!\cpu_test|Equal9~6_combout ) # (!\cpu_test|ir_q [7])) # (!\cpu_test|ir_q [12]))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|Equal9~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~42 .lut_mask = 16'hBFFF;
defparam \cpu_test|load_w~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneiii_lcell_comb \cpu_test|load_w~43 (
// Equation(s):
// \cpu_test|load_w~43_combout  = (\cpu_test|load_w~41_combout ) # (((!\cpu_test|op~130_combout  & \cpu_test|load_w~42_combout )) # (!\cpu_test|op~64_combout ))

	.dataa(\cpu_test|op~130_combout ),
	.datab(\cpu_test|load_w~41_combout ),
	.datac(\cpu_test|op~64_combout ),
	.datad(\cpu_test|load_w~42_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~43 .lut_mask = 16'hDFCF;
defparam \cpu_test|load_w~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneiii_lcell_comb \cpu_test|load_w~50 (
// Equation(s):
// \cpu_test|load_w~50_combout  = (\cpu_test|load_w~49_combout ) # (((\cpu_test|load_w~54_combout  & \cpu_test|op~64_combout )) # (!\cpu_test|load_w~43_combout ))

	.dataa(\cpu_test|load_w~54_combout ),
	.datab(\cpu_test|op~64_combout ),
	.datac(\cpu_test|load_w~49_combout ),
	.datad(\cpu_test|load_w~43_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~50 .lut_mask = 16'hF8FF;
defparam \cpu_test|load_w~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneiii_lcell_comb \cpu_test|load_w~3 (
// Equation(s):
// \cpu_test|load_w~3_combout  = (!\cpu_test|ir_q [12] & (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [11] & !\cpu_test|ir_q [7])))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|load_w~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~3 .lut_mask = 16'h0001;
defparam \cpu_test|load_w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneiii_lcell_comb \cpu_test|load_w~52 (
// Equation(s):
// \cpu_test|load_w~52_combout  = (!\cpu_test|ir_q [10] & (\cpu_test|ir_q [9] & (\cpu_test|load_w~3_combout  & !\cpu_test|ir_q [8])))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|load_w~3_combout ),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|load_w~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~52 .lut_mask = 16'h0040;
defparam \cpu_test|load_w~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneiii_lcell_comb \cpu_test|load_w~51 (
// Equation(s):
// \cpu_test|load_w~51_combout  = (\cpu_test|ps.T4~q  & ((\cpu_test|load_w~50_combout ) # (\cpu_test|load_w~52_combout )))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(gnd),
	.datac(\cpu_test|load_w~50_combout ),
	.datad(\cpu_test|load_w~52_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~51 .lut_mask = 16'hAAA0;
defparam \cpu_test|load_w~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N9
dffeas \cpu_test|w_q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ALU_1|Add0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|load_w~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[0] .is_wysiwyg = "true";
defparam \cpu_test|w_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~1 (
// Equation(s):
// \cpu_test|ALU_1|Add0~1_combout  = (\cpu_test|op[2]~182_combout ) # (\cpu_test|op[0]~112_combout  $ (\cpu_test|w_q [0]))

	.dataa(\cpu_test|op[0]~112_combout ),
	.datab(\cpu_test|w_q [0]),
	.datac(\cpu_test|op[2]~182_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~1 .lut_mask = 16'hF6F6;
defparam \cpu_test|ALU_1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~3 (
// Equation(s):
// \cpu_test|ALU_1|Add0~3_cout  = CARRY((\cpu_test|op[0]~112_combout  & !\cpu_test|op[1]~183_combout ))

	.dataa(\cpu_test|op[0]~112_combout ),
	.datab(\cpu_test|op[1]~183_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu_test|ALU_1|Add0~3_cout ));
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~3 .lut_mask = 16'h0022;
defparam \cpu_test|ALU_1|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~4 (
// Equation(s):
// \cpu_test|ALU_1|Add0~4_combout  = (\cpu_test|ALU_1|Add0~1_combout  & ((\cpu_test|mux1_out[0]~7_combout  & (\cpu_test|ALU_1|Add0~3_cout  & VCC)) # (!\cpu_test|mux1_out[0]~7_combout  & (!\cpu_test|ALU_1|Add0~3_cout )))) # (!\cpu_test|ALU_1|Add0~1_combout  & 
// ((\cpu_test|mux1_out[0]~7_combout  & (!\cpu_test|ALU_1|Add0~3_cout )) # (!\cpu_test|mux1_out[0]~7_combout  & ((\cpu_test|ALU_1|Add0~3_cout ) # (GND)))))
// \cpu_test|ALU_1|Add0~5  = CARRY((\cpu_test|ALU_1|Add0~1_combout  & (!\cpu_test|mux1_out[0]~7_combout  & !\cpu_test|ALU_1|Add0~3_cout )) # (!\cpu_test|ALU_1|Add0~1_combout  & ((!\cpu_test|ALU_1|Add0~3_cout ) # (!\cpu_test|mux1_out[0]~7_combout ))))

	.dataa(\cpu_test|ALU_1|Add0~1_combout ),
	.datab(\cpu_test|mux1_out[0]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|ALU_1|Add0~3_cout ),
	.combout(\cpu_test|ALU_1|Add0~4_combout ),
	.cout(\cpu_test|ALU_1|Add0~5 ));
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~4 .lut_mask = 16'h9617;
defparam \cpu_test|ALU_1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~9 (
// Equation(s):
// \cpu_test|ALU_1|Add0~9_combout  = ((\cpu_test|mux1_out[1]~13_combout  $ (\cpu_test|ALU_1|Add0~8_combout  $ (!\cpu_test|ALU_1|Add0~5 )))) # (GND)
// \cpu_test|ALU_1|Add0~10  = CARRY((\cpu_test|mux1_out[1]~13_combout  & ((\cpu_test|ALU_1|Add0~8_combout ) # (!\cpu_test|ALU_1|Add0~5 ))) # (!\cpu_test|mux1_out[1]~13_combout  & (\cpu_test|ALU_1|Add0~8_combout  & !\cpu_test|ALU_1|Add0~5 )))

	.dataa(\cpu_test|mux1_out[1]~13_combout ),
	.datab(\cpu_test|ALU_1|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|ALU_1|Add0~5 ),
	.combout(\cpu_test|ALU_1|Add0~9_combout ),
	.cout(\cpu_test|ALU_1|Add0~10 ));
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~9 .lut_mask = 16'h698E;
defparam \cpu_test|ALU_1|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~14 (
// Equation(s):
// \cpu_test|ALU_1|Add0~14_combout  = (\cpu_test|ALU_1|Add0~13_combout  & ((\cpu_test|mux1_out[2]~20_combout  & (\cpu_test|ALU_1|Add0~10  & VCC)) # (!\cpu_test|mux1_out[2]~20_combout  & (!\cpu_test|ALU_1|Add0~10 )))) # (!\cpu_test|ALU_1|Add0~13_combout  & 
// ((\cpu_test|mux1_out[2]~20_combout  & (!\cpu_test|ALU_1|Add0~10 )) # (!\cpu_test|mux1_out[2]~20_combout  & ((\cpu_test|ALU_1|Add0~10 ) # (GND)))))
// \cpu_test|ALU_1|Add0~15  = CARRY((\cpu_test|ALU_1|Add0~13_combout  & (!\cpu_test|mux1_out[2]~20_combout  & !\cpu_test|ALU_1|Add0~10 )) # (!\cpu_test|ALU_1|Add0~13_combout  & ((!\cpu_test|ALU_1|Add0~10 ) # (!\cpu_test|mux1_out[2]~20_combout ))))

	.dataa(\cpu_test|ALU_1|Add0~13_combout ),
	.datab(\cpu_test|mux1_out[2]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|ALU_1|Add0~10 ),
	.combout(\cpu_test|ALU_1|Add0~14_combout ),
	.cout(\cpu_test|ALU_1|Add0~15 ));
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~14 .lut_mask = 16'h9617;
defparam \cpu_test|ALU_1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~19 (
// Equation(s):
// \cpu_test|ALU_1|Add0~19_combout  = ((\cpu_test|mux1_out[3]~24_combout  $ (\cpu_test|ALU_1|Add0~18_combout  $ (!\cpu_test|ALU_1|Add0~15 )))) # (GND)
// \cpu_test|ALU_1|Add0~20  = CARRY((\cpu_test|mux1_out[3]~24_combout  & ((\cpu_test|ALU_1|Add0~18_combout ) # (!\cpu_test|ALU_1|Add0~15 ))) # (!\cpu_test|mux1_out[3]~24_combout  & (\cpu_test|ALU_1|Add0~18_combout  & !\cpu_test|ALU_1|Add0~15 )))

	.dataa(\cpu_test|mux1_out[3]~24_combout ),
	.datab(\cpu_test|ALU_1|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|ALU_1|Add0~15 ),
	.combout(\cpu_test|ALU_1|Add0~19_combout ),
	.cout(\cpu_test|ALU_1|Add0~20 ));
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~19 .lut_mask = 16'h698E;
defparam \cpu_test|ALU_1|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~27 (
// Equation(s):
// \cpu_test|ALU_1|Add0~27_combout  = (\cpu_test|mux1_out[4]~15_combout  & ((\cpu_test|ALU_1|Add0~26_combout  & (\cpu_test|ALU_1|Add0~20  & VCC)) # (!\cpu_test|ALU_1|Add0~26_combout  & (!\cpu_test|ALU_1|Add0~20 )))) # (!\cpu_test|mux1_out[4]~15_combout  & 
// ((\cpu_test|ALU_1|Add0~26_combout  & (!\cpu_test|ALU_1|Add0~20 )) # (!\cpu_test|ALU_1|Add0~26_combout  & ((\cpu_test|ALU_1|Add0~20 ) # (GND)))))
// \cpu_test|ALU_1|Add0~28  = CARRY((\cpu_test|mux1_out[4]~15_combout  & (!\cpu_test|ALU_1|Add0~26_combout  & !\cpu_test|ALU_1|Add0~20 )) # (!\cpu_test|mux1_out[4]~15_combout  & ((!\cpu_test|ALU_1|Add0~20 ) # (!\cpu_test|ALU_1|Add0~26_combout ))))

	.dataa(\cpu_test|mux1_out[4]~15_combout ),
	.datab(\cpu_test|ALU_1|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|ALU_1|Add0~20 ),
	.combout(\cpu_test|ALU_1|Add0~27_combout ),
	.cout(\cpu_test|ALU_1|Add0~28 ));
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~27 .lut_mask = 16'h9617;
defparam \cpu_test|ALU_1|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~29 (
// Equation(s):
// \cpu_test|ALU_1|Add0~29_combout  = ((\cpu_test|mux1_out[5]~17_combout  $ (\cpu_test|ALU_1|Add0~25_combout  $ (!\cpu_test|ALU_1|Add0~28 )))) # (GND)
// \cpu_test|ALU_1|Add0~30  = CARRY((\cpu_test|mux1_out[5]~17_combout  & ((\cpu_test|ALU_1|Add0~25_combout ) # (!\cpu_test|ALU_1|Add0~28 ))) # (!\cpu_test|mux1_out[5]~17_combout  & (\cpu_test|ALU_1|Add0~25_combout  & !\cpu_test|ALU_1|Add0~28 )))

	.dataa(\cpu_test|mux1_out[5]~17_combout ),
	.datab(\cpu_test|ALU_1|Add0~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|ALU_1|Add0~28 ),
	.combout(\cpu_test|ALU_1|Add0~29_combout ),
	.cout(\cpu_test|ALU_1|Add0~30 ));
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~29 .lut_mask = 16'h698E;
defparam \cpu_test|ALU_1|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~31 (
// Equation(s):
// \cpu_test|ALU_1|Add0~31_combout  = (\cpu_test|mux1_out[6]~21_combout  & ((\cpu_test|ALU_1|Add0~24_combout  & (\cpu_test|ALU_1|Add0~30  & VCC)) # (!\cpu_test|ALU_1|Add0~24_combout  & (!\cpu_test|ALU_1|Add0~30 )))) # (!\cpu_test|mux1_out[6]~21_combout  & 
// ((\cpu_test|ALU_1|Add0~24_combout  & (!\cpu_test|ALU_1|Add0~30 )) # (!\cpu_test|ALU_1|Add0~24_combout  & ((\cpu_test|ALU_1|Add0~30 ) # (GND)))))
// \cpu_test|ALU_1|Add0~32  = CARRY((\cpu_test|mux1_out[6]~21_combout  & (!\cpu_test|ALU_1|Add0~24_combout  & !\cpu_test|ALU_1|Add0~30 )) # (!\cpu_test|mux1_out[6]~21_combout  & ((!\cpu_test|ALU_1|Add0~30 ) # (!\cpu_test|ALU_1|Add0~24_combout ))))

	.dataa(\cpu_test|mux1_out[6]~21_combout ),
	.datab(\cpu_test|ALU_1|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|ALU_1|Add0~30 ),
	.combout(\cpu_test|ALU_1|Add0~31_combout ),
	.cout(\cpu_test|ALU_1|Add0~32 ));
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~31 .lut_mask = 16'h9617;
defparam \cpu_test|ALU_1|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~46 (
// Equation(s):
// \cpu_test|ALU_1|Add0~46_combout  = (\cpu_test|ALU_1|Mux2~2_combout  & ((\cpu_test|ALU_1|Mux2~3_combout  & ((\cpu_test|mux1_out[7]~10_combout ))) # (!\cpu_test|ALU_1|Mux2~3_combout  & (\cpu_test|mux1_out[5]~17_combout )))) # 
// (!\cpu_test|ALU_1|Mux2~2_combout  & (\cpu_test|ALU_1|Mux2~3_combout ))

	.dataa(\cpu_test|ALU_1|Mux2~2_combout ),
	.datab(\cpu_test|ALU_1|Mux2~3_combout ),
	.datac(\cpu_test|mux1_out[5]~17_combout ),
	.datad(\cpu_test|mux1_out[7]~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~46 .lut_mask = 16'hEC64;
defparam \cpu_test|ALU_1|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~47 (
// Equation(s):
// \cpu_test|ALU_1|Add0~47_combout  = (\cpu_test|ALU_1|Mux2~1_combout  & ((\cpu_test|ALU_1|Add0~46_combout  & (\cpu_test|mux1_out[2]~20_combout )) # (!\cpu_test|ALU_1|Add0~46_combout  & ((!\cpu_test|mux1_out[6]~21_combout ))))) # 
// (!\cpu_test|ALU_1|Mux2~1_combout  & (((\cpu_test|ALU_1|Add0~46_combout ))))

	.dataa(\cpu_test|ALU_1|Mux2~1_combout ),
	.datab(\cpu_test|mux1_out[2]~20_combout ),
	.datac(\cpu_test|mux1_out[6]~21_combout ),
	.datad(\cpu_test|ALU_1|Add0~46_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~47 .lut_mask = 16'hDD0A;
defparam \cpu_test|ALU_1|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~48 (
// Equation(s):
// \cpu_test|ALU_1|Add0~48_combout  = (\cpu_test|op[3]~167_combout  & ((\cpu_test|ALU_1|Add0~47_combout ))) # (!\cpu_test|op[3]~167_combout  & (!\cpu_test|ALU_1|Mux7~2_combout ))

	.dataa(\cpu_test|ALU_1|Mux7~2_combout ),
	.datab(gnd),
	.datac(\cpu_test|op[3]~167_combout ),
	.datad(\cpu_test|ALU_1|Add0~47_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~48 .lut_mask = 16'hF505;
defparam \cpu_test|ALU_1|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~49 (
// Equation(s):
// \cpu_test|ALU_1|Add0~49_combout  = (\cpu_test|op[3]~167_combout  & (((\cpu_test|ALU_1|Add0~48_combout )))) # (!\cpu_test|op[3]~167_combout  & ((\cpu_test|ALU_1|Add0~48_combout  & ((\cpu_test|ALU_1|Add0~31_combout ))) # (!\cpu_test|ALU_1|Add0~48_combout  & 
// (\cpu_test|ALU_1|Add0~45_combout ))))

	.dataa(\cpu_test|ALU_1|Add0~45_combout ),
	.datab(\cpu_test|op[3]~167_combout ),
	.datac(\cpu_test|ALU_1|Add0~31_combout ),
	.datad(\cpu_test|ALU_1|Add0~48_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~49 .lut_mask = 16'hFC22;
defparam \cpu_test|ALU_1|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \cpu_test|w_q[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ALU_1|Add0~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|load_w~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[6] .is_wysiwyg = "true";
defparam \cpu_test|w_q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneiii_lcell_comb \cpu_test|databus[6]~6 (
// Equation(s):
// \cpu_test|databus[6]~6_combout  = (\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [6])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|ALU_1|Add0~49_combout )))

	.dataa(gnd),
	.datab(\cpu_test|w_q [6]),
	.datac(\cpu_test|sel_bus~0_combout ),
	.datad(\cpu_test|ALU_1|Add0~49_combout ),
	.cin(gnd),
	.combout(\cpu_test|databus[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[6]~6 .lut_mask = 16'hCFC0;
defparam \cpu_test|databus[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneiii_lcell_comb \cpu_test|single_port_ram_128x8_1|ram~11 (
// Equation(s):
// \cpu_test|single_port_ram_128x8_1|ram~11_combout  = (\cpu_test|single_port_ram_128x8_1|ram~3_combout  & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [16])) # (!\cpu_test|single_port_ram_128x8_1|ram~3_combout  & 
// ((\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\cpu_test|single_port_ram_128x8_1|ram~3_combout ),
	.datab(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [16]),
	.datac(gnd),
	.datad(\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\cpu_test|single_port_ram_128x8_1|ram~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram~11 .lut_mask = 16'hDD88;
defparam \cpu_test|single_port_ram_128x8_1|ram~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneiii_lcell_comb \cpu_test|mux1_out[3]~23 (
// Equation(s):
// \cpu_test|mux1_out[3]~23_combout  = (\cpu_test|single_port_ram_128x8_1|ram~11_combout  & (\cpu_test|sel_alu~52_combout  & ((\cpu_test|sel_ram_mux.00~0_combout ) # (!\cpu_test|Decoder7~3_combout ))))

	.dataa(\cpu_test|Decoder7~3_combout ),
	.datab(\cpu_test|single_port_ram_128x8_1|ram~11_combout ),
	.datac(\cpu_test|sel_alu~52_combout ),
	.datad(\cpu_test|sel_ram_mux.00~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[3]~23 .lut_mask = 16'hC040;
defparam \cpu_test|mux1_out[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneiii_lcell_comb \cpu_test|mux1_out[3]~22 (
// Equation(s):
// \cpu_test|mux1_out[3]~22_combout  = (\cpu_test|ir_q [3] & (!\cpu_test|op[1]~77_combout  & ((!\cpu_test|sel_alu~51_combout ) # (!\cpu_test|op[3]~78_combout ))))

	.dataa(\cpu_test|op[3]~78_combout ),
	.datab(\cpu_test|ir_q [3]),
	.datac(\cpu_test|op[1]~77_combout ),
	.datad(\cpu_test|sel_alu~51_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[3]~22 .lut_mask = 16'h040C;
defparam \cpu_test|mux1_out[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneiii_lcell_comb \cpu_test|mux1_out[3]~24 (
// Equation(s):
// \cpu_test|mux1_out[3]~24_combout  = (\cpu_test|mux1_out[3]~23_combout ) # ((\cpu_test|mux1_out[3]~22_combout ) # ((\cpu_test|Decoder7~3_combout  & \cpu_test|mux1_out[1]~6_combout )))

	.dataa(\cpu_test|Decoder7~3_combout ),
	.datab(\cpu_test|mux1_out[3]~23_combout ),
	.datac(\cpu_test|mux1_out[3]~22_combout ),
	.datad(\cpu_test|mux1_out[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[3]~24 .lut_mask = 16'hFEFC;
defparam \cpu_test|mux1_out[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux3~1 (
// Equation(s):
// \cpu_test|ALU_1|Mux3~1_combout  = (\cpu_test|ALU_1|Mux2~3_combout  & (((\cpu_test|mux1_out[5]~17_combout )) # (!\cpu_test|ALU_1|Mux2~2_combout ))) # (!\cpu_test|ALU_1|Mux2~3_combout  & (\cpu_test|ALU_1|Mux2~2_combout  & ((\cpu_test|mux1_out[3]~24_combout 
// ))))

	.dataa(\cpu_test|ALU_1|Mux2~3_combout ),
	.datab(\cpu_test|ALU_1|Mux2~2_combout ),
	.datac(\cpu_test|mux1_out[5]~17_combout ),
	.datad(\cpu_test|mux1_out[3]~24_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux3~1 .lut_mask = 16'hE6A2;
defparam \cpu_test|ALU_1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux3~2 (
// Equation(s):
// \cpu_test|ALU_1|Mux3~2_combout  = (\cpu_test|ALU_1|Mux2~1_combout  & ((\cpu_test|ALU_1|Mux3~1_combout  & (\cpu_test|mux1_out[0]~7_combout )) # (!\cpu_test|ALU_1|Mux3~1_combout  & ((!\cpu_test|mux1_out[4]~15_combout ))))) # (!\cpu_test|ALU_1|Mux2~1_combout 
//  & (((\cpu_test|ALU_1|Mux3~1_combout ))))

	.dataa(\cpu_test|mux1_out[0]~7_combout ),
	.datab(\cpu_test|ALU_1|Mux2~1_combout ),
	.datac(\cpu_test|ALU_1|Mux3~1_combout ),
	.datad(\cpu_test|mux1_out[4]~15_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux3~2 .lut_mask = 16'hB0BC;
defparam \cpu_test|ALU_1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux3~0 (
// Equation(s):
// \cpu_test|ALU_1|Mux3~0_combout  = (\cpu_test|mux1_out[4]~15_combout  & ((\cpu_test|op[0]~112_combout ) # (\cpu_test|op[2]~182_combout  $ (\cpu_test|w_q [4])))) # (!\cpu_test|mux1_out[4]~15_combout  & (\cpu_test|w_q [4] & (\cpu_test|op[0]~112_combout  $ 
// (\cpu_test|op[2]~182_combout ))))

	.dataa(\cpu_test|op[0]~112_combout ),
	.datab(\cpu_test|op[2]~182_combout ),
	.datac(\cpu_test|mux1_out[4]~15_combout ),
	.datad(\cpu_test|w_q [4]),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux3~0 .lut_mask = 16'hB6E0;
defparam \cpu_test|ALU_1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~41 (
// Equation(s):
// \cpu_test|ALU_1|Add0~41_combout  = (!\cpu_test|op[3]~167_combout  & ((\cpu_test|ALU_1|Mux7~2_combout  & (\cpu_test|ALU_1|Mux3~0_combout )) # (!\cpu_test|ALU_1|Mux7~2_combout  & ((\cpu_test|ALU_1|Add0~27_combout )))))

	.dataa(\cpu_test|op[3]~167_combout ),
	.datab(\cpu_test|ALU_1|Mux7~2_combout ),
	.datac(\cpu_test|ALU_1|Mux3~0_combout ),
	.datad(\cpu_test|ALU_1|Add0~27_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~41 .lut_mask = 16'h5140;
defparam \cpu_test|ALU_1|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~42 (
// Equation(s):
// \cpu_test|ALU_1|Add0~42_combout  = (\cpu_test|ALU_1|Add0~41_combout ) # ((\cpu_test|op[3]~167_combout  & \cpu_test|ALU_1|Mux3~2_combout ))

	.dataa(\cpu_test|op[3]~167_combout ),
	.datab(gnd),
	.datac(\cpu_test|ALU_1|Mux3~2_combout ),
	.datad(\cpu_test|ALU_1|Add0~41_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~42 .lut_mask = 16'hFFA0;
defparam \cpu_test|ALU_1|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \cpu_test|w_q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ALU_1|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|load_w~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[4] .is_wysiwyg = "true";
defparam \cpu_test|w_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneiii_lcell_comb \cpu_test|databus[4]~3 (
// Equation(s):
// \cpu_test|databus[4]~3_combout  = (\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [4])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|ALU_1|Add0~42_combout )))

	.dataa(\cpu_test|w_q [4]),
	.datab(gnd),
	.datac(\cpu_test|sel_bus~0_combout ),
	.datad(\cpu_test|ALU_1|Add0~42_combout ),
	.cin(gnd),
	.combout(\cpu_test|databus[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[4]~3 .lut_mask = 16'hAFA0;
defparam \cpu_test|databus[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|databus[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneiii_lcell_comb \cpu_test|single_port_ram_128x8_1|ram~10 (
// Equation(s):
// \cpu_test|single_port_ram_128x8_1|ram~10_combout  = (\cpu_test|single_port_ram_128x8_1|ram~3_combout  & ((\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [19]))) # (!\cpu_test|single_port_ram_128x8_1|ram~3_combout  & 
// (\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a6 ))

	.dataa(\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [19]),
	.datac(\cpu_test|single_port_ram_128x8_1|ram~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|single_port_ram_128x8_1|ram~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram~10 .lut_mask = 16'hCACA;
defparam \cpu_test|single_port_ram_128x8_1|ram~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneiii_lcell_comb \cpu_test|Selector1~3 (
// Equation(s):
// \cpu_test|Selector1~3_combout  = (\cpu_test|Selector1~4_combout  & (((!\cpu_test|ps.T4~q )) # (!\cpu_test|sel_ram_mux.01~0_combout ))) # (!\cpu_test|Selector1~4_combout  & (((\cpu_test|single_port_ram_128x8_1|ram~10_combout ))))

	.dataa(\cpu_test|sel_ram_mux.01~0_combout ),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|Selector1~4_combout ),
	.datad(\cpu_test|single_port_ram_128x8_1|ram~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector1~3 .lut_mask = 16'h7F70;
defparam \cpu_test|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneiii_lcell_comb \cpu_test|mux1_out[6]~21 (
// Equation(s):
// \cpu_test|mux1_out[6]~21_combout  = (\cpu_test|Selector1~3_combout  & \cpu_test|sel_alu~52_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|Selector1~3_combout ),
	.datad(\cpu_test|sel_alu~52_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[6]~21 .lut_mask = 16'hF000;
defparam \cpu_test|mux1_out[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~33 (
// Equation(s):
// \cpu_test|ALU_1|Add0~33_combout  = \cpu_test|ALU_1|Add0~23_combout  $ (\cpu_test|ALU_1|Add0~32  $ (!\cpu_test|mux1_out[7]~10_combout ))

	.dataa(\cpu_test|ALU_1|Add0~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|mux1_out[7]~10_combout ),
	.cin(\cpu_test|ALU_1|Add0~32 ),
	.combout(\cpu_test|ALU_1|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~33 .lut_mask = 16'h5AA5;
defparam \cpu_test|ALU_1|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~35 (
// Equation(s):
// \cpu_test|ALU_1|Add0~35_combout  = (!\cpu_test|op[3]~167_combout  & ((\cpu_test|ALU_1|Mux7~2_combout  & (\cpu_test|ALU_1|Mux0~0_combout )) # (!\cpu_test|ALU_1|Mux7~2_combout  & ((\cpu_test|ALU_1|Add0~33_combout )))))

	.dataa(\cpu_test|ALU_1|Mux0~0_combout ),
	.datab(\cpu_test|op[3]~167_combout ),
	.datac(\cpu_test|ALU_1|Add0~33_combout ),
	.datad(\cpu_test|ALU_1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~35 .lut_mask = 16'h2230;
defparam \cpu_test|ALU_1|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~36 (
// Equation(s):
// \cpu_test|ALU_1|Add0~36_combout  = (\cpu_test|op[0]~112_combout  & (\cpu_test|sel_alu~52_combout  & (\cpu_test|Selector1~3_combout ))) # (!\cpu_test|op[0]~112_combout  & (((\cpu_test|mux1_out[7]~10_combout ))))

	.dataa(\cpu_test|sel_alu~52_combout ),
	.datab(\cpu_test|op[0]~112_combout ),
	.datac(\cpu_test|Selector1~3_combout ),
	.datad(\cpu_test|mux1_out[7]~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~36 .lut_mask = 16'hB380;
defparam \cpu_test|ALU_1|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~39 (
// Equation(s):
// \cpu_test|ALU_1|Add0~39_combout  = (\cpu_test|op[0]~112_combout  & ((\cpu_test|mux1_out[3]~24_combout ))) # (!\cpu_test|op[0]~112_combout  & (\cpu_test|mux1_out[0]~7_combout ))

	.dataa(gnd),
	.datab(\cpu_test|op[0]~112_combout ),
	.datac(\cpu_test|mux1_out[0]~7_combout ),
	.datad(\cpu_test|mux1_out[3]~24_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~39 .lut_mask = 16'hFC30;
defparam \cpu_test|ALU_1|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneiii_lcell_comb \cpu_test|op[0]~184 (
// Equation(s):
// \cpu_test|op[0]~184_combout  = (!\cpu_test|op[2]~74_combout  & (\cpu_test|ps.T4~q  & ((\cpu_test|op[0]~89_combout ) # (\cpu_test|op[0]~111_combout ))))

	.dataa(\cpu_test|op[2]~74_combout ),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|op[0]~89_combout ),
	.datad(\cpu_test|op[0]~111_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[0]~184_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[0]~184 .lut_mask = 16'h4440;
defparam \cpu_test|op[0]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~37 (
// Equation(s):
// \cpu_test|ALU_1|Add0~37_combout  = (\cpu_test|Selector1~3_combout  & ((\cpu_test|op[1]~77_combout ) # ((\cpu_test|sel_alu~51_combout  & \cpu_test|op[0]~184_combout ))))

	.dataa(\cpu_test|op[1]~77_combout ),
	.datab(\cpu_test|sel_alu~51_combout ),
	.datac(\cpu_test|Selector1~3_combout ),
	.datad(\cpu_test|op[0]~184_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~37 .lut_mask = 16'hE0A0;
defparam \cpu_test|ALU_1|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~38 (
// Equation(s):
// \cpu_test|ALU_1|Add0~38_combout  = (\cpu_test|mux1_out[7]~10_combout ) # (!\cpu_test|op[0]~112_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|op[0]~112_combout ),
	.datad(\cpu_test|mux1_out[7]~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~38 .lut_mask = 16'hFF0F;
defparam \cpu_test|ALU_1|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux0~1 (
// Equation(s):
// \cpu_test|ALU_1|Mux0~1_combout  = (\cpu_test|op[1]~183_combout  & (\cpu_test|op[2]~182_combout )) # (!\cpu_test|op[1]~183_combout  & ((\cpu_test|op[2]~182_combout  & (\cpu_test|ALU_1|Add0~37_combout )) # (!\cpu_test|op[2]~182_combout  & 
// ((!\cpu_test|ALU_1|Add0~38_combout )))))

	.dataa(\cpu_test|op[1]~183_combout ),
	.datab(\cpu_test|op[2]~182_combout ),
	.datac(\cpu_test|ALU_1|Add0~37_combout ),
	.datad(\cpu_test|ALU_1|Add0~38_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux0~1 .lut_mask = 16'hC8D9;
defparam \cpu_test|ALU_1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux0~2 (
// Equation(s):
// \cpu_test|ALU_1|Mux0~2_combout  = (\cpu_test|op[1]~183_combout  & ((\cpu_test|ALU_1|Mux0~1_combout  & ((\cpu_test|ALU_1|Add0~39_combout ))) # (!\cpu_test|ALU_1|Mux0~1_combout  & (\cpu_test|ALU_1|Add0~36_combout )))) # (!\cpu_test|op[1]~183_combout  & 
// (((\cpu_test|ALU_1|Mux0~1_combout ))))

	.dataa(\cpu_test|op[1]~183_combout ),
	.datab(\cpu_test|ALU_1|Add0~36_combout ),
	.datac(\cpu_test|ALU_1|Add0~39_combout ),
	.datad(\cpu_test|ALU_1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux0~2 .lut_mask = 16'hF588;
defparam \cpu_test|ALU_1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~40 (
// Equation(s):
// \cpu_test|ALU_1|Add0~40_combout  = (\cpu_test|ALU_1|Add0~35_combout ) # ((\cpu_test|op[3]~167_combout  & \cpu_test|ALU_1|Mux0~2_combout ))

	.dataa(\cpu_test|op[3]~167_combout ),
	.datab(gnd),
	.datac(\cpu_test|ALU_1|Add0~35_combout ),
	.datad(\cpu_test|ALU_1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~40 .lut_mask = 16'hFAF0;
defparam \cpu_test|ALU_1|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N11
dffeas \cpu_test|w_q[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ALU_1|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|load_w~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[7] .is_wysiwyg = "true";
defparam \cpu_test|w_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneiii_lcell_comb \cpu_test|databus[7]~1 (
// Equation(s):
// \cpu_test|databus[7]~1_combout  = (\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [7])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|ALU_1|Add0~40_combout )))

	.dataa(\cpu_test|sel_bus~0_combout ),
	.datab(gnd),
	.datac(\cpu_test|w_q [7]),
	.datad(\cpu_test|ALU_1|Add0~40_combout ),
	.cin(gnd),
	.combout(\cpu_test|databus[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[7]~1 .lut_mask = 16'hF5A0;
defparam \cpu_test|databus[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|databus[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneiii_lcell_comb \cpu_test|single_port_ram_128x8_1|ram~5 (
// Equation(s):
// \cpu_test|single_port_ram_128x8_1|ram~5_combout  = (\cpu_test|single_port_ram_128x8_1|ram~3_combout  & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [20])) # (!\cpu_test|single_port_ram_128x8_1|ram~3_combout  & 
// ((\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [20]),
	.datab(gnd),
	.datac(\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\cpu_test|single_port_ram_128x8_1|ram~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|single_port_ram_128x8_1|ram~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram~5 .lut_mask = 16'hAAF0;
defparam \cpu_test|single_port_ram_128x8_1|ram~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneiii_lcell_comb \cpu_test|mux1_out[7]~9 (
// Equation(s):
// \cpu_test|mux1_out[7]~9_combout  = (\cpu_test|sel_alu~52_combout  & (\cpu_test|single_port_ram_128x8_1|ram~5_combout  & ((\cpu_test|sel_ram_mux.00~0_combout ) # (!\cpu_test|op~168_combout ))))

	.dataa(\cpu_test|sel_alu~52_combout ),
	.datab(\cpu_test|op~168_combout ),
	.datac(\cpu_test|sel_ram_mux.00~0_combout ),
	.datad(\cpu_test|single_port_ram_128x8_1|ram~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[7]~9 .lut_mask = 16'hA200;
defparam \cpu_test|mux1_out[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneiii_lcell_comb \cpu_test|mux1_out[7]~8 (
// Equation(s):
// \cpu_test|mux1_out[7]~8_combout  = (!\cpu_test|op[1]~77_combout  & (\cpu_test|ir_q [7] & ((!\cpu_test|op[3]~78_combout ) # (!\cpu_test|sel_alu~51_combout ))))

	.dataa(\cpu_test|sel_alu~51_combout ),
	.datab(\cpu_test|op[1]~77_combout ),
	.datac(\cpu_test|op[3]~78_combout ),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[7]~8 .lut_mask = 16'h1300;
defparam \cpu_test|mux1_out[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneiii_lcell_comb \cpu_test|mux1_out[7]~10 (
// Equation(s):
// \cpu_test|mux1_out[7]~10_combout  = (\cpu_test|mux1_out[7]~9_combout ) # ((\cpu_test|mux1_out[7]~8_combout ) # ((\cpu_test|op~168_combout  & \cpu_test|mux1_out[1]~6_combout )))

	.dataa(\cpu_test|op~168_combout ),
	.datab(\cpu_test|mux1_out[7]~9_combout ),
	.datac(\cpu_test|mux1_out[7]~8_combout ),
	.datad(\cpu_test|mux1_out[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[7]~10 .lut_mask = 16'hFEFC;
defparam \cpu_test|mux1_out[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux4~1 (
// Equation(s):
// \cpu_test|ALU_1|Mux4~1_combout  = (\cpu_test|ALU_1|Mux2~2_combout  & ((\cpu_test|ALU_1|Mux2~3_combout  & (\cpu_test|mux1_out[4]~15_combout )) # (!\cpu_test|ALU_1|Mux2~3_combout  & ((\cpu_test|mux1_out[2]~20_combout ))))) # (!\cpu_test|ALU_1|Mux2~2_combout 
//  & (\cpu_test|ALU_1|Mux2~3_combout ))

	.dataa(\cpu_test|ALU_1|Mux2~2_combout ),
	.datab(\cpu_test|ALU_1|Mux2~3_combout ),
	.datac(\cpu_test|mux1_out[4]~15_combout ),
	.datad(\cpu_test|mux1_out[2]~20_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux4~1 .lut_mask = 16'hE6C4;
defparam \cpu_test|ALU_1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux4~2 (
// Equation(s):
// \cpu_test|ALU_1|Mux4~2_combout  = (\cpu_test|ALU_1|Mux2~1_combout  & ((\cpu_test|ALU_1|Mux4~1_combout  & (\cpu_test|mux1_out[7]~10_combout )) # (!\cpu_test|ALU_1|Mux4~1_combout  & ((!\cpu_test|mux1_out[3]~24_combout ))))) # 
// (!\cpu_test|ALU_1|Mux2~1_combout  & (((\cpu_test|ALU_1|Mux4~1_combout ))))

	.dataa(\cpu_test|ALU_1|Mux2~1_combout ),
	.datab(\cpu_test|mux1_out[7]~10_combout ),
	.datac(\cpu_test|mux1_out[3]~24_combout ),
	.datad(\cpu_test|ALU_1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux4~2 .lut_mask = 16'hDD0A;
defparam \cpu_test|ALU_1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux4~0 (
// Equation(s):
// \cpu_test|ALU_1|Mux4~0_combout  = (\cpu_test|mux1_out[3]~24_combout  & ((\cpu_test|op[0]~112_combout ) # (\cpu_test|op[2]~182_combout  $ (\cpu_test|w_q [3])))) # (!\cpu_test|mux1_out[3]~24_combout  & (\cpu_test|w_q [3] & (\cpu_test|op[2]~182_combout  $ 
// (\cpu_test|op[0]~112_combout ))))

	.dataa(\cpu_test|op[2]~182_combout ),
	.datab(\cpu_test|w_q [3]),
	.datac(\cpu_test|op[0]~112_combout ),
	.datad(\cpu_test|mux1_out[3]~24_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux4~0 .lut_mask = 16'hF648;
defparam \cpu_test|ALU_1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~21 (
// Equation(s):
// \cpu_test|ALU_1|Add0~21_combout  = (!\cpu_test|op[3]~167_combout  & ((\cpu_test|ALU_1|Mux7~2_combout  & (\cpu_test|ALU_1|Mux4~0_combout )) # (!\cpu_test|ALU_1|Mux7~2_combout  & ((\cpu_test|ALU_1|Add0~19_combout )))))

	.dataa(\cpu_test|op[3]~167_combout ),
	.datab(\cpu_test|ALU_1|Mux4~0_combout ),
	.datac(\cpu_test|ALU_1|Add0~19_combout ),
	.datad(\cpu_test|ALU_1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~21 .lut_mask = 16'h4450;
defparam \cpu_test|ALU_1|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~22 (
// Equation(s):
// \cpu_test|ALU_1|Add0~22_combout  = (\cpu_test|ALU_1|Add0~21_combout ) # ((\cpu_test|op[3]~167_combout  & \cpu_test|ALU_1|Mux4~2_combout ))

	.dataa(\cpu_test|op[3]~167_combout ),
	.datab(gnd),
	.datac(\cpu_test|ALU_1|Mux4~2_combout ),
	.datad(\cpu_test|ALU_1|Add0~21_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~22 .lut_mask = 16'hFFA0;
defparam \cpu_test|ALU_1|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \cpu_test|w_q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ALU_1|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|load_w~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[3] .is_wysiwyg = "true";
defparam \cpu_test|w_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneiii_lcell_comb \cpu_test|databus[3]~7 (
// Equation(s):
// \cpu_test|databus[3]~7_combout  = (\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [3])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|ALU_1|Add0~22_combout )))

	.dataa(\cpu_test|w_q [3]),
	.datab(gnd),
	.datac(\cpu_test|sel_bus~0_combout ),
	.datad(\cpu_test|ALU_1|Add0~22_combout ),
	.cin(gnd),
	.combout(\cpu_test|databus[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[3]~7 .lut_mask = 16'hAFA0;
defparam \cpu_test|databus[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneiii_lcell_comb \cpu_test|single_port_ram_128x8_1|ram~4 (
// Equation(s):
// \cpu_test|single_port_ram_128x8_1|ram~4_combout  = (\cpu_test|single_port_ram_128x8_1|ram~3_combout  & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [13])) # (!\cpu_test|single_port_ram_128x8_1|ram~3_combout  & 
// ((\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(gnd),
	.datab(\cpu_test|single_port_ram_128x8_1|ram~3_combout ),
	.datac(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [13]),
	.datad(\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\cpu_test|single_port_ram_128x8_1|ram~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram~4 .lut_mask = 16'hF3C0;
defparam \cpu_test|single_port_ram_128x8_1|ram~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneiii_lcell_comb \cpu_test|mux1_out[0]~5 (
// Equation(s):
// \cpu_test|mux1_out[0]~5_combout  = (\cpu_test|single_port_ram_128x8_1|ram~4_combout  & (\cpu_test|sel_alu~52_combout  & ((\cpu_test|sel_ram_mux.00~0_combout ) # (!\cpu_test|Decoder7~0_combout ))))

	.dataa(\cpu_test|Decoder7~0_combout ),
	.datab(\cpu_test|single_port_ram_128x8_1|ram~4_combout ),
	.datac(\cpu_test|sel_alu~52_combout ),
	.datad(\cpu_test|sel_ram_mux.00~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[0]~5 .lut_mask = 16'hC040;
defparam \cpu_test|mux1_out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneiii_lcell_comb \cpu_test|mux1_out[0]~4 (
// Equation(s):
// \cpu_test|mux1_out[0]~4_combout  = (\cpu_test|ir_q [0] & (!\cpu_test|op[1]~77_combout  & ((!\cpu_test|op[3]~78_combout ) # (!\cpu_test|sel_alu~51_combout ))))

	.dataa(\cpu_test|ir_q [0]),
	.datab(\cpu_test|sel_alu~51_combout ),
	.datac(\cpu_test|op[1]~77_combout ),
	.datad(\cpu_test|op[3]~78_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[0]~4 .lut_mask = 16'h020A;
defparam \cpu_test|mux1_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneiii_lcell_comb \cpu_test|mux1_out[0]~7 (
// Equation(s):
// \cpu_test|mux1_out[0]~7_combout  = (\cpu_test|mux1_out[0]~5_combout ) # ((\cpu_test|mux1_out[0]~4_combout ) # ((\cpu_test|Decoder7~0_combout  & \cpu_test|mux1_out[1]~6_combout )))

	.dataa(\cpu_test|Decoder7~0_combout ),
	.datab(\cpu_test|mux1_out[0]~5_combout ),
	.datac(\cpu_test|mux1_out[0]~4_combout ),
	.datad(\cpu_test|mux1_out[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[0]~7 .lut_mask = 16'hFEFC;
defparam \cpu_test|mux1_out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux7~3 (
// Equation(s):
// \cpu_test|ALU_1|Mux7~3_combout  = (\cpu_test|op[0]~112_combout  & ((\cpu_test|mux1_out[7]~10_combout ) # ((!\cpu_test|op[2]~182_combout )))) # (!\cpu_test|op[0]~112_combout  & (((\cpu_test|op[2]~182_combout  & \cpu_test|mux1_out[1]~13_combout ))))

	.dataa(\cpu_test|mux1_out[7]~10_combout ),
	.datab(\cpu_test|op[0]~112_combout ),
	.datac(\cpu_test|op[2]~182_combout ),
	.datad(\cpu_test|mux1_out[1]~13_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux7~3 .lut_mask = 16'hBC8C;
defparam \cpu_test|ALU_1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux7~4 (
// Equation(s):
// \cpu_test|ALU_1|Mux7~4_combout  = (\cpu_test|op[1]~183_combout  & (((\cpu_test|op[2]~182_combout )))) # (!\cpu_test|op[1]~183_combout  & (\cpu_test|ALU_1|Mux7~3_combout  & ((\cpu_test|op[2]~182_combout ) # (!\cpu_test|mux1_out[0]~7_combout ))))

	.dataa(\cpu_test|op[1]~183_combout ),
	.datab(\cpu_test|mux1_out[0]~7_combout ),
	.datac(\cpu_test|op[2]~182_combout ),
	.datad(\cpu_test|ALU_1|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux7~4 .lut_mask = 16'hF1A0;
defparam \cpu_test|ALU_1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux7~6 (
// Equation(s):
// \cpu_test|ALU_1|Mux7~6_combout  = (\cpu_test|op[1]~183_combout  & (\cpu_test|ALU_1|Mux7~5_combout  & ((\cpu_test|ALU_1|Mux7~4_combout ) # (!\cpu_test|op[0]~112_combout )))) # (!\cpu_test|op[1]~183_combout  & (((\cpu_test|ALU_1|Mux7~4_combout ))))

	.dataa(\cpu_test|op[1]~183_combout ),
	.datab(\cpu_test|op[0]~112_combout ),
	.datac(\cpu_test|ALU_1|Mux7~5_combout ),
	.datad(\cpu_test|ALU_1|Mux7~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux7~6 .lut_mask = 16'hF520;
defparam \cpu_test|ALU_1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux7~1 (
// Equation(s):
// \cpu_test|ALU_1|Mux7~1_combout  = (\cpu_test|mux1_out[0]~7_combout  & ((\cpu_test|op[0]~112_combout ) # (\cpu_test|w_q [0] $ (\cpu_test|op[2]~182_combout )))) # (!\cpu_test|mux1_out[0]~7_combout  & (\cpu_test|w_q [0] & (\cpu_test|op[0]~112_combout  $ 
// (\cpu_test|op[2]~182_combout ))))

	.dataa(\cpu_test|w_q [0]),
	.datab(\cpu_test|op[0]~112_combout ),
	.datac(\cpu_test|mux1_out[0]~7_combout ),
	.datad(\cpu_test|op[2]~182_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux7~1 .lut_mask = 16'hD2E8;
defparam \cpu_test|ALU_1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~6 (
// Equation(s):
// \cpu_test|ALU_1|Add0~6_combout  = (!\cpu_test|op[3]~167_combout  & ((\cpu_test|ALU_1|Mux7~2_combout  & ((\cpu_test|ALU_1|Mux7~1_combout ))) # (!\cpu_test|ALU_1|Mux7~2_combout  & (\cpu_test|ALU_1|Add0~4_combout ))))

	.dataa(\cpu_test|ALU_1|Mux7~2_combout ),
	.datab(\cpu_test|op[3]~167_combout ),
	.datac(\cpu_test|ALU_1|Add0~4_combout ),
	.datad(\cpu_test|ALU_1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~6 .lut_mask = 16'h3210;
defparam \cpu_test|ALU_1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~7 (
// Equation(s):
// \cpu_test|ALU_1|Add0~7_combout  = (\cpu_test|ALU_1|Add0~6_combout ) # ((\cpu_test|op[3]~167_combout  & \cpu_test|ALU_1|Mux7~6_combout ))

	.dataa(gnd),
	.datab(\cpu_test|op[3]~167_combout ),
	.datac(\cpu_test|ALU_1|Mux7~6_combout ),
	.datad(\cpu_test|ALU_1|Add0~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~7 .lut_mask = 16'hFFC0;
defparam \cpu_test|ALU_1|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneiii_lcell_comb \cpu_test|databus[0]~0 (
// Equation(s):
// \cpu_test|databus[0]~0_combout  = (\cpu_test|sel_bus~0_combout  & ((\cpu_test|w_q [0]))) # (!\cpu_test|sel_bus~0_combout  & (\cpu_test|ALU_1|Add0~7_combout ))

	.dataa(\cpu_test|sel_bus~0_combout ),
	.datab(gnd),
	.datac(\cpu_test|ALU_1|Add0~7_combout ),
	.datad(\cpu_test|w_q [0]),
	.cin(gnd),
	.combout(\cpu_test|databus[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[0]~0 .lut_mask = 16'hFA50;
defparam \cpu_test|databus[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|databus[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneiii_lcell_comb \cpu_test|single_port_ram_128x8_1|ram~7 (
// Equation(s):
// \cpu_test|single_port_ram_128x8_1|ram~7_combout  = (\cpu_test|single_port_ram_128x8_1|ram~3_combout  & ((\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [17]))) # (!\cpu_test|single_port_ram_128x8_1|ram~3_combout  & 
// (\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [17]),
	.datac(\cpu_test|single_port_ram_128x8_1|ram~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|single_port_ram_128x8_1|ram~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram~7 .lut_mask = 16'hCACA;
defparam \cpu_test|single_port_ram_128x8_1|ram~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneiii_lcell_comb \cpu_test|mux1_out[4]~25 (
// Equation(s):
// \cpu_test|mux1_out[4]~25_combout  = (\cpu_test|ir_q [8]) # ((\cpu_test|ir_q [7]) # ((\cpu_test|sel_ram_mux.00~0_combout ) # (!\cpu_test|ir_q [9])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|sel_ram_mux.00~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[4]~25 .lut_mask = 16'hFFEF;
defparam \cpu_test|mux1_out[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneiii_lcell_comb \cpu_test|mux1_out[4]~14 (
// Equation(s):
// \cpu_test|mux1_out[4]~14_combout  = (\cpu_test|sel_alu~52_combout  & (\cpu_test|single_port_ram_128x8_1|ram~7_combout  & ((\cpu_test|mux1_out[4]~25_combout )))) # (!\cpu_test|sel_alu~52_combout  & (((\cpu_test|ir_q [4]))))

	.dataa(\cpu_test|single_port_ram_128x8_1|ram~7_combout ),
	.datab(\cpu_test|ir_q [4]),
	.datac(\cpu_test|mux1_out[4]~25_combout ),
	.datad(\cpu_test|sel_alu~52_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[4]~14 .lut_mask = 16'hA0CC;
defparam \cpu_test|mux1_out[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneiii_lcell_comb \cpu_test|mux1_out[4]~15 (
// Equation(s):
// \cpu_test|mux1_out[4]~15_combout  = (\cpu_test|mux1_out[4]~14_combout ) # ((!\cpu_test|ir_q [7] & (\cpu_test|op~76_combout  & \cpu_test|mux1_out[1]~6_combout )))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|op~76_combout ),
	.datac(\cpu_test|mux1_out[4]~14_combout ),
	.datad(\cpu_test|mux1_out[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[4]~15 .lut_mask = 16'hF4F0;
defparam \cpu_test|mux1_out[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux2~5 (
// Equation(s):
// \cpu_test|ALU_1|Mux2~5_combout  = (\cpu_test|ALU_1|Mux2~3_combout  & (((\cpu_test|mux1_out[6]~21_combout )) # (!\cpu_test|ALU_1|Mux2~2_combout ))) # (!\cpu_test|ALU_1|Mux2~3_combout  & (\cpu_test|ALU_1|Mux2~2_combout  & (\cpu_test|mux1_out[4]~15_combout 
// )))

	.dataa(\cpu_test|ALU_1|Mux2~3_combout ),
	.datab(\cpu_test|ALU_1|Mux2~2_combout ),
	.datac(\cpu_test|mux1_out[4]~15_combout ),
	.datad(\cpu_test|mux1_out[6]~21_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux2~5 .lut_mask = 16'hEA62;
defparam \cpu_test|ALU_1|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux2~6 (
// Equation(s):
// \cpu_test|ALU_1|Mux2~6_combout  = (\cpu_test|ALU_1|Mux2~1_combout  & ((\cpu_test|ALU_1|Mux2~5_combout  & (\cpu_test|mux1_out[1]~13_combout )) # (!\cpu_test|ALU_1|Mux2~5_combout  & ((!\cpu_test|mux1_out[5]~17_combout ))))) # 
// (!\cpu_test|ALU_1|Mux2~1_combout  & (((\cpu_test|ALU_1|Mux2~5_combout ))))

	.dataa(\cpu_test|ALU_1|Mux2~1_combout ),
	.datab(\cpu_test|mux1_out[1]~13_combout ),
	.datac(\cpu_test|mux1_out[5]~17_combout ),
	.datad(\cpu_test|ALU_1|Mux2~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux2~6 .lut_mask = 16'hDD0A;
defparam \cpu_test|ALU_1|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux2~4 (
// Equation(s):
// \cpu_test|ALU_1|Mux2~4_combout  = (\cpu_test|mux1_out[5]~17_combout  & ((\cpu_test|op[0]~112_combout ) # (\cpu_test|w_q [5] $ (\cpu_test|op[2]~182_combout )))) # (!\cpu_test|mux1_out[5]~17_combout  & (\cpu_test|w_q [5] & (\cpu_test|op[0]~112_combout  $ 
// (\cpu_test|op[2]~182_combout ))))

	.dataa(\cpu_test|w_q [5]),
	.datab(\cpu_test|op[0]~112_combout ),
	.datac(\cpu_test|op[2]~182_combout ),
	.datad(\cpu_test|mux1_out[5]~17_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux2~4 .lut_mask = 16'hDE28;
defparam \cpu_test|ALU_1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~43 (
// Equation(s):
// \cpu_test|ALU_1|Add0~43_combout  = (!\cpu_test|op[3]~167_combout  & ((\cpu_test|ALU_1|Mux7~2_combout  & (\cpu_test|ALU_1|Mux2~4_combout )) # (!\cpu_test|ALU_1|Mux7~2_combout  & ((\cpu_test|ALU_1|Add0~29_combout )))))

	.dataa(\cpu_test|ALU_1|Mux7~2_combout ),
	.datab(\cpu_test|ALU_1|Mux2~4_combout ),
	.datac(\cpu_test|op[3]~167_combout ),
	.datad(\cpu_test|ALU_1|Add0~29_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~43 .lut_mask = 16'h0D08;
defparam \cpu_test|ALU_1|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~44 (
// Equation(s):
// \cpu_test|ALU_1|Add0~44_combout  = (\cpu_test|ALU_1|Add0~43_combout ) # ((\cpu_test|op[3]~167_combout  & \cpu_test|ALU_1|Mux2~6_combout ))

	.dataa(gnd),
	.datab(\cpu_test|op[3]~167_combout ),
	.datac(\cpu_test|ALU_1|Mux2~6_combout ),
	.datad(\cpu_test|ALU_1|Add0~43_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~44 .lut_mask = 16'hFFC0;
defparam \cpu_test|ALU_1|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \cpu_test|w_q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ALU_1|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|load_w~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[5] .is_wysiwyg = "true";
defparam \cpu_test|w_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneiii_lcell_comb \cpu_test|databus[5]~4 (
// Equation(s):
// \cpu_test|databus[5]~4_combout  = (\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [5])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|ALU_1|Add0~44_combout )))

	.dataa(\cpu_test|w_q [5]),
	.datab(\cpu_test|sel_bus~0_combout ),
	.datac(gnd),
	.datad(\cpu_test|ALU_1|Add0~44_combout ),
	.cin(gnd),
	.combout(\cpu_test|databus[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[5]~4 .lut_mask = 16'hBB88;
defparam \cpu_test|databus[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|databus[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneiii_lcell_comb \cpu_test|single_port_ram_128x8_1|ram~8 (
// Equation(s):
// \cpu_test|single_port_ram_128x8_1|ram~8_combout  = (\cpu_test|single_port_ram_128x8_1|ram~3_combout  & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [18])) # (!\cpu_test|single_port_ram_128x8_1|ram~3_combout  & 
// ((\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(gnd),
	.datab(\cpu_test|single_port_ram_128x8_1|ram~3_combout ),
	.datac(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [18]),
	.datad(\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\cpu_test|single_port_ram_128x8_1|ram~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram~8 .lut_mask = 16'hF3C0;
defparam \cpu_test|single_port_ram_128x8_1|ram~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneiii_lcell_comb \cpu_test|mux1_out[5]~26 (
// Equation(s):
// \cpu_test|mux1_out[5]~26_combout  = (\cpu_test|ir_q [8]) # (((\cpu_test|sel_ram_mux.00~0_combout ) # (!\cpu_test|ir_q [9])) # (!\cpu_test|ir_q [7]))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|sel_ram_mux.00~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[5]~26 .lut_mask = 16'hFFBF;
defparam \cpu_test|mux1_out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneiii_lcell_comb \cpu_test|mux1_out[5]~16 (
// Equation(s):
// \cpu_test|mux1_out[5]~16_combout  = (\cpu_test|sel_alu~52_combout  & (\cpu_test|single_port_ram_128x8_1|ram~8_combout  & ((\cpu_test|mux1_out[5]~26_combout )))) # (!\cpu_test|sel_alu~52_combout  & (((\cpu_test|ir_q [5]))))

	.dataa(\cpu_test|single_port_ram_128x8_1|ram~8_combout ),
	.datab(\cpu_test|ir_q [5]),
	.datac(\cpu_test|sel_alu~52_combout ),
	.datad(\cpu_test|mux1_out[5]~26_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[5]~16 .lut_mask = 16'hAC0C;
defparam \cpu_test|mux1_out[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneiii_lcell_comb \cpu_test|mux1_out[5]~17 (
// Equation(s):
// \cpu_test|mux1_out[5]~17_combout  = (\cpu_test|mux1_out[5]~16_combout ) # ((\cpu_test|ir_q [7] & (\cpu_test|mux1_out[1]~6_combout  & \cpu_test|op~76_combout )))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|mux1_out[1]~6_combout ),
	.datac(\cpu_test|op~76_combout ),
	.datad(\cpu_test|mux1_out[5]~16_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[5]~17 .lut_mask = 16'hFF80;
defparam \cpu_test|mux1_out[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux6~1 (
// Equation(s):
// \cpu_test|ALU_1|Mux6~1_combout  = (\cpu_test|ALU_1|Mux2~2_combout  & ((\cpu_test|ALU_1|Mux2~3_combout  & ((\cpu_test|mux1_out[2]~20_combout ))) # (!\cpu_test|ALU_1|Mux2~3_combout  & (\cpu_test|mux1_out[0]~7_combout )))) # (!\cpu_test|ALU_1|Mux2~2_combout  
// & (\cpu_test|ALU_1|Mux2~3_combout ))

	.dataa(\cpu_test|ALU_1|Mux2~2_combout ),
	.datab(\cpu_test|ALU_1|Mux2~3_combout ),
	.datac(\cpu_test|mux1_out[0]~7_combout ),
	.datad(\cpu_test|mux1_out[2]~20_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux6~1 .lut_mask = 16'hEC64;
defparam \cpu_test|ALU_1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux6~2 (
// Equation(s):
// \cpu_test|ALU_1|Mux6~2_combout  = (\cpu_test|ALU_1|Mux2~1_combout  & ((\cpu_test|ALU_1|Mux6~1_combout  & ((\cpu_test|mux1_out[5]~17_combout ))) # (!\cpu_test|ALU_1|Mux6~1_combout  & (!\cpu_test|mux1_out[1]~13_combout )))) # 
// (!\cpu_test|ALU_1|Mux2~1_combout  & (((\cpu_test|ALU_1|Mux6~1_combout ))))

	.dataa(\cpu_test|ALU_1|Mux2~1_combout ),
	.datab(\cpu_test|mux1_out[1]~13_combout ),
	.datac(\cpu_test|mux1_out[5]~17_combout ),
	.datad(\cpu_test|ALU_1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux6~2 .lut_mask = 16'hF522;
defparam \cpu_test|ALU_1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux6~0 (
// Equation(s):
// \cpu_test|ALU_1|Mux6~0_combout  = (\cpu_test|mux1_out[1]~13_combout  & ((\cpu_test|op[0]~112_combout ) # (\cpu_test|w_q [1] $ (\cpu_test|op[2]~182_combout )))) # (!\cpu_test|mux1_out[1]~13_combout  & (\cpu_test|w_q [1] & (\cpu_test|op[0]~112_combout  $ 
// (\cpu_test|op[2]~182_combout ))))

	.dataa(\cpu_test|op[0]~112_combout ),
	.datab(\cpu_test|w_q [1]),
	.datac(\cpu_test|mux1_out[1]~13_combout ),
	.datad(\cpu_test|op[2]~182_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux6~0 .lut_mask = 16'hB4E8;
defparam \cpu_test|ALU_1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~11 (
// Equation(s):
// \cpu_test|ALU_1|Add0~11_combout  = (!\cpu_test|op[3]~167_combout  & ((\cpu_test|ALU_1|Mux7~2_combout  & (\cpu_test|ALU_1|Mux6~0_combout )) # (!\cpu_test|ALU_1|Mux7~2_combout  & ((\cpu_test|ALU_1|Add0~9_combout )))))

	.dataa(\cpu_test|op[3]~167_combout ),
	.datab(\cpu_test|ALU_1|Mux7~2_combout ),
	.datac(\cpu_test|ALU_1|Mux6~0_combout ),
	.datad(\cpu_test|ALU_1|Add0~9_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~11 .lut_mask = 16'h5140;
defparam \cpu_test|ALU_1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~12 (
// Equation(s):
// \cpu_test|ALU_1|Add0~12_combout  = (\cpu_test|ALU_1|Add0~11_combout ) # ((\cpu_test|op[3]~167_combout  & \cpu_test|ALU_1|Mux6~2_combout ))

	.dataa(\cpu_test|op[3]~167_combout ),
	.datab(gnd),
	.datac(\cpu_test|ALU_1|Mux6~2_combout ),
	.datad(\cpu_test|ALU_1|Add0~11_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~12 .lut_mask = 16'hFFA0;
defparam \cpu_test|ALU_1|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \cpu_test|w_q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ALU_1|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|load_w~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[1] .is_wysiwyg = "true";
defparam \cpu_test|w_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneiii_lcell_comb \cpu_test|databus[1]~2 (
// Equation(s):
// \cpu_test|databus[1]~2_combout  = (\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [1])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|ALU_1|Add0~12_combout )))

	.dataa(\cpu_test|sel_bus~0_combout ),
	.datab(gnd),
	.datac(\cpu_test|w_q [1]),
	.datad(\cpu_test|ALU_1|Add0~12_combout ),
	.cin(gnd),
	.combout(\cpu_test|databus[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[1]~2 .lut_mask = 16'hF5A0;
defparam \cpu_test|databus[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|databus[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneiii_lcell_comb \cpu_test|single_port_ram_128x8_1|ram~6 (
// Equation(s):
// \cpu_test|single_port_ram_128x8_1|ram~6_combout  = (\cpu_test|single_port_ram_128x8_1|ram~3_combout  & (\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [14])) # (!\cpu_test|single_port_ram_128x8_1|ram~3_combout  & 
// ((\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\cpu_test|single_port_ram_128x8_1|ram_rtl_0_bypass [14]),
	.datab(\cpu_test|single_port_ram_128x8_1|ram~3_combout ),
	.datac(\cpu_test|single_port_ram_128x8_1|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|single_port_ram_128x8_1|ram~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|single_port_ram_128x8_1|ram~6 .lut_mask = 16'hB8B8;
defparam \cpu_test|single_port_ram_128x8_1|ram~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneiii_lcell_comb \cpu_test|Mux0~2 (
// Equation(s):
// \cpu_test|Mux0~2_combout  = (\cpu_test|ir_q [8] & (\cpu_test|ir_q [7])) # (!\cpu_test|ir_q [8] & ((\cpu_test|ir_q [7] & (\cpu_test|single_port_ram_128x8_1|ram~6_combout )) # (!\cpu_test|ir_q [7] & ((\cpu_test|single_port_ram_128x8_1|ram~4_combout )))))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|single_port_ram_128x8_1|ram~6_combout ),
	.datad(\cpu_test|single_port_ram_128x8_1|ram~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Mux0~2 .lut_mask = 16'hD9C8;
defparam \cpu_test|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneiii_lcell_comb \cpu_test|Mux0~3 (
// Equation(s):
// \cpu_test|Mux0~3_combout  = (\cpu_test|ir_q [8] & ((\cpu_test|Mux0~2_combout  & (\cpu_test|single_port_ram_128x8_1|ram~11_combout )) # (!\cpu_test|Mux0~2_combout  & ((\cpu_test|single_port_ram_128x8_1|ram~9_combout ))))) # (!\cpu_test|ir_q [8] & 
// (\cpu_test|Mux0~2_combout ))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|Mux0~2_combout ),
	.datac(\cpu_test|single_port_ram_128x8_1|ram~11_combout ),
	.datad(\cpu_test|single_port_ram_128x8_1|ram~9_combout ),
	.cin(gnd),
	.combout(\cpu_test|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Mux0~3 .lut_mask = 16'hE6C4;
defparam \cpu_test|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneiii_lcell_comb \cpu_test|Mux0~0 (
// Equation(s):
// \cpu_test|Mux0~0_combout  = (\cpu_test|ir_q [8] & (\cpu_test|ir_q [7])) # (!\cpu_test|ir_q [8] & ((\cpu_test|ir_q [7] & (\cpu_test|single_port_ram_128x8_1|ram~8_combout )) # (!\cpu_test|ir_q [7] & ((\cpu_test|single_port_ram_128x8_1|ram~7_combout )))))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|single_port_ram_128x8_1|ram~8_combout ),
	.datad(\cpu_test|single_port_ram_128x8_1|ram~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Mux0~0 .lut_mask = 16'hD9C8;
defparam \cpu_test|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneiii_lcell_comb \cpu_test|Mux0~1 (
// Equation(s):
// \cpu_test|Mux0~1_combout  = (\cpu_test|ir_q [8] & ((\cpu_test|Mux0~0_combout  & (\cpu_test|single_port_ram_128x8_1|ram~5_combout )) # (!\cpu_test|Mux0~0_combout  & ((\cpu_test|single_port_ram_128x8_1|ram~10_combout ))))) # (!\cpu_test|ir_q [8] & 
// (((\cpu_test|Mux0~0_combout ))))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|single_port_ram_128x8_1|ram~5_combout ),
	.datac(\cpu_test|single_port_ram_128x8_1|ram~10_combout ),
	.datad(\cpu_test|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Mux0~1 .lut_mask = 16'hDDA0;
defparam \cpu_test|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneiii_lcell_comb \cpu_test|btfsc_btfss_skip_bit~0 (
// Equation(s):
// \cpu_test|btfsc_btfss_skip_bit~0_combout  = \cpu_test|ir_q [10] $ (((\cpu_test|ir_q [9] & ((!\cpu_test|Mux0~1_combout ))) # (!\cpu_test|ir_q [9] & (!\cpu_test|Mux0~3_combout ))))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|Mux0~3_combout ),
	.datad(\cpu_test|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|btfsc_btfss_skip_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|btfsc_btfss_skip_bit~0 .lut_mask = 16'hA965;
defparam \cpu_test|btfsc_btfss_skip_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneiii_lcell_comb \cpu_test|load_pc~10 (
// Equation(s):
// \cpu_test|load_pc~10_combout  = (\cpu_test|ir_q [11] & (\cpu_test|ir_q [12] & !\cpu_test|ir_q [13]))

	.dataa(\cpu_test|ir_q [11]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|load_pc~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~10 .lut_mask = 16'h00A0;
defparam \cpu_test|load_pc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneiii_lcell_comb \cpu_test|load_pc~11 (
// Equation(s):
// \cpu_test|load_pc~11_combout  = (!\cpu_test|ram_en~15_combout  & (\cpu_test|btfsc_btfss_skip_bit~0_combout  & \cpu_test|load_pc~10_combout ))

	.dataa(gnd),
	.datab(\cpu_test|ram_en~15_combout ),
	.datac(\cpu_test|btfsc_btfss_skip_bit~0_combout ),
	.datad(\cpu_test|load_pc~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~11 .lut_mask = 16'h3000;
defparam \cpu_test|load_pc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneiii_lcell_comb \cpu_test|load_pc~12 (
// Equation(s):
// \cpu_test|load_pc~12_combout  = (\cpu_test|Equal34~4_combout  & ((\cpu_test|load_pc~3_combout ) # ((!\cpu_test|load_w~46_combout  & \cpu_test|load_pc~11_combout )))) # (!\cpu_test|Equal34~4_combout  & (!\cpu_test|load_w~46_combout  & 
// ((\cpu_test|load_pc~11_combout ))))

	.dataa(\cpu_test|Equal34~4_combout ),
	.datab(\cpu_test|load_w~46_combout ),
	.datac(\cpu_test|load_pc~3_combout ),
	.datad(\cpu_test|load_pc~11_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~12 .lut_mask = 16'hB3A0;
defparam \cpu_test|load_pc~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneiii_lcell_comb \cpu_test|load_pc~9 (
// Equation(s):
// \cpu_test|load_pc~9_combout  = (\cpu_test|sel_pc~11_combout  & (((\cpu_test|Equal34~4_combout  & \cpu_test|load_pc~4_combout )) # (!\cpu_test|load_pc~16_combout )))

	.dataa(\cpu_test|Equal34~4_combout ),
	.datab(\cpu_test|sel_pc~11_combout ),
	.datac(\cpu_test|load_pc~4_combout ),
	.datad(\cpu_test|load_pc~16_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~9 .lut_mask = 16'h80CC;
defparam \cpu_test|load_pc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneiii_lcell_comb \cpu_test|load_pc~13 (
// Equation(s):
// \cpu_test|load_pc~13_combout  = (\cpu_test|load_w~55_combout  & (\cpu_test|op~129_combout  & ((\cpu_test|load_pc~11_combout ) # (!\cpu_test|load_pc~16_combout )))) # (!\cpu_test|load_w~55_combout  & (((\cpu_test|load_pc~11_combout )) # 
// (!\cpu_test|load_pc~16_combout )))

	.dataa(\cpu_test|load_w~55_combout ),
	.datab(\cpu_test|load_pc~16_combout ),
	.datac(\cpu_test|op~129_combout ),
	.datad(\cpu_test|load_pc~11_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~13 .lut_mask = 16'hF531;
defparam \cpu_test|load_pc~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneiii_lcell_comb \cpu_test|load_pc~14 (
// Equation(s):
// \cpu_test|load_pc~14_combout  = (\cpu_test|load_pc~13_combout ) # ((!\cpu_test|load_pc~16_combout  & ((\cpu_test|op~121_combout ) # (!\cpu_test|load_w~44_combout ))))

	.dataa(\cpu_test|load_w~44_combout ),
	.datab(\cpu_test|load_pc~16_combout ),
	.datac(\cpu_test|op~121_combout ),
	.datad(\cpu_test|load_pc~13_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~14 .lut_mask = 16'hFF31;
defparam \cpu_test|load_pc~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneiii_lcell_comb \cpu_test|load_pc~15 (
// Equation(s):
// \cpu_test|load_pc~15_combout  = (\cpu_test|load_pc~12_combout ) # ((\cpu_test|load_pc~9_combout ) # (\cpu_test|load_pc~14_combout ))

	.dataa(gnd),
	.datab(\cpu_test|load_pc~12_combout ),
	.datac(\cpu_test|load_pc~9_combout ),
	.datad(\cpu_test|load_pc~14_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~15 .lut_mask = 16'hFFFC;
defparam \cpu_test|load_pc~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneiii_lcell_comb \cpu_test|load_pc~5 (
// Equation(s):
// \cpu_test|load_pc~5_combout  = (!\cpu_test|ALU_1|Add0~12_combout  & (!\cpu_test|ALU_1|Add0~7_combout  & (!\cpu_test|ALU_1|Add0~17_combout  & !\cpu_test|ALU_1|Add0~22_combout )))

	.dataa(\cpu_test|ALU_1|Add0~12_combout ),
	.datab(\cpu_test|ALU_1|Add0~7_combout ),
	.datac(\cpu_test|ALU_1|Add0~17_combout ),
	.datad(\cpu_test|ALU_1|Add0~22_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~5 .lut_mask = 16'h0001;
defparam \cpu_test|load_pc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneiii_lcell_comb \cpu_test|load_pc~6 (
// Equation(s):
// \cpu_test|load_pc~6_combout  = (\cpu_test|ram_en~5_combout  & (!\cpu_test|ALU_1|Add0~35_combout  & ((\cpu_test|op~115_combout ) # (\cpu_test|op~125_combout ))))

	.dataa(\cpu_test|op~115_combout ),
	.datab(\cpu_test|ram_en~5_combout ),
	.datac(\cpu_test|op~125_combout ),
	.datad(\cpu_test|ALU_1|Add0~35_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~6 .lut_mask = 16'h00C8;
defparam \cpu_test|load_pc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneiii_lcell_comb \cpu_test|load_pc~7 (
// Equation(s):
// \cpu_test|load_pc~7_combout  = (\cpu_test|load_pc~6_combout  & (!\cpu_test|ALU_1|Add0~44_combout  & ((!\cpu_test|op[3]~167_combout ) # (!\cpu_test|ALU_1|Mux0~2_combout ))))

	.dataa(\cpu_test|ALU_1|Mux0~2_combout ),
	.datab(\cpu_test|op[3]~167_combout ),
	.datac(\cpu_test|load_pc~6_combout ),
	.datad(\cpu_test|ALU_1|Add0~44_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~7 .lut_mask = 16'h0070;
defparam \cpu_test|load_pc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneiii_lcell_comb \cpu_test|load_pc~8 (
// Equation(s):
// \cpu_test|load_pc~8_combout  = (\cpu_test|load_pc~5_combout  & (!\cpu_test|ALU_1|Add0~49_combout  & (!\cpu_test|ALU_1|Add0~42_combout  & \cpu_test|load_pc~7_combout )))

	.dataa(\cpu_test|load_pc~5_combout ),
	.datab(\cpu_test|ALU_1|Add0~49_combout ),
	.datac(\cpu_test|ALU_1|Add0~42_combout ),
	.datad(\cpu_test|load_pc~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~8 .lut_mask = 16'h0200;
defparam \cpu_test|load_pc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneiii_lcell_comb \cpu_test|Selector8~0 (
// Equation(s):
// \cpu_test|Selector8~0_combout  = (\cpu_test|ps.T2~q ) # ((\cpu_test|ps.T4~q  & ((\cpu_test|load_pc~15_combout ) # (\cpu_test|load_pc~8_combout ))))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|ps.T2~q ),
	.datac(\cpu_test|load_pc~15_combout ),
	.datad(\cpu_test|load_pc~8_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector8~0 .lut_mask = 16'hEEEC;
defparam \cpu_test|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneiii_lcell_comb \cpu_test|pc_q[5]~6 (
// Equation(s):
// \cpu_test|pc_q[5]~6_combout  = (\cpu_test|Selector8~0_combout ) # (!\BTN[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[1]~input_o ),
	.datad(\cpu_test|Selector8~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q[5]~6 .lut_mask = 16'hFF0F;
defparam \cpu_test|pc_q[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N5
dffeas \cpu_test|pc_q[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|pc_q~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[9] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneiii_lcell_comb \cpu_test|pc_q~13 (
// Equation(s):
// \cpu_test|pc_q~13_combout  = (\cpu_test|pop~0_combout  & ((\cpu_test|Stack_1|stack~2_combout  & (\cpu_test|Stack_1|stack_rtl_0_bypass [15])) # (!\cpu_test|Stack_1|stack~2_combout  & ((\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a6 )))))

	.dataa(\cpu_test|Stack_1|stack~2_combout ),
	.datab(\cpu_test|pop~0_combout ),
	.datac(\cpu_test|Stack_1|stack_rtl_0_bypass [15]),
	.datad(\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~13 .lut_mask = 16'hC480;
defparam \cpu_test|pc_q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneiii_lcell_comb \cpu_test|pc_q~14 (
// Equation(s):
// \cpu_test|pc_q~14_combout  = (\cpu_test|Selector8~0_combout  & ((\cpu_test|pc_q~27_combout ) # ((\cpu_test|pc_q~13_combout )))) # (!\cpu_test|Selector8~0_combout  & (((\cpu_test|pc_q [6]))))

	.dataa(\cpu_test|pc_q~27_combout ),
	.datab(\cpu_test|pc_q~13_combout ),
	.datac(\cpu_test|pc_q [6]),
	.datad(\cpu_test|Selector8~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~14 .lut_mask = 16'hEEF0;
defparam \cpu_test|pc_q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \cpu_test|pc_q[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|pc_q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[6] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneiii_lcell_comb \cpu_test|pc_q~21 (
// Equation(s):
// \cpu_test|pc_q~21_combout  = (\cpu_test|pop~0_combout  & ((\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a5 ) # ((\cpu_test|pc_q[5]~3_combout )))) # (!\cpu_test|pop~0_combout  & (((\cpu_test|Add0~10_combout  & !\cpu_test|pc_q[5]~3_combout ))))

	.dataa(\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\cpu_test|Add0~10_combout ),
	.datac(\cpu_test|pop~0_combout ),
	.datad(\cpu_test|pc_q[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~21 .lut_mask = 16'hF0AC;
defparam \cpu_test|pc_q~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneiii_lcell_comb \cpu_test|Stack_1|stack_rtl_0_bypass[14]~feeder (
// Equation(s):
// \cpu_test|Stack_1|stack_rtl_0_bypass[14]~feeder_combout  = \cpu_test|pc_q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|pc_q [5]),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stack_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[14]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|stack_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneiii_lcell_comb \cpu_test|pc_q~22 (
// Equation(s):
// \cpu_test|pc_q~22_combout  = (\cpu_test|pc_q~21_combout  & (((\cpu_test|Stack_1|stack_rtl_0_bypass [14]) # (!\cpu_test|pc_q[5]~3_combout )))) # (!\cpu_test|pc_q~21_combout  & (\cpu_test|ir_q [5] & ((\cpu_test|pc_q[5]~3_combout ))))

	.dataa(\cpu_test|pc_q~21_combout ),
	.datab(\cpu_test|ir_q [5]),
	.datac(\cpu_test|Stack_1|stack_rtl_0_bypass [14]),
	.datad(\cpu_test|pc_q[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~22 .lut_mask = 16'hE4AA;
defparam \cpu_test|pc_q~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \cpu_test|pc_q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|pc_q~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[5] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneiii_lcell_comb \cpu_test|pc_q~15 (
// Equation(s):
// \cpu_test|pc_q~15_combout  = (\cpu_test|pop~0_combout  & (((\cpu_test|pc_q[5]~3_combout )))) # (!\cpu_test|pop~0_combout  & ((\cpu_test|pc_q[5]~3_combout  & (\cpu_test|ir_q [7])) # (!\cpu_test|pc_q[5]~3_combout  & ((\cpu_test|Add0~14_combout )))))

	.dataa(\cpu_test|pop~0_combout ),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|Add0~14_combout ),
	.datad(\cpu_test|pc_q[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~15 .lut_mask = 16'hEE50;
defparam \cpu_test|pc_q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneiii_lcell_comb \cpu_test|pc_q~16 (
// Equation(s):
// \cpu_test|pc_q~16_combout  = (\cpu_test|pc_q~15_combout  & ((\cpu_test|Stack_1|stack_rtl_0_bypass [16]) # ((!\cpu_test|pop~0_combout )))) # (!\cpu_test|pc_q~15_combout  & (((\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a7  & 
// \cpu_test|pop~0_combout ))))

	.dataa(\cpu_test|Stack_1|stack_rtl_0_bypass [16]),
	.datab(\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\cpu_test|pc_q~15_combout ),
	.datad(\cpu_test|pop~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~16 .lut_mask = 16'hACF0;
defparam \cpu_test|pc_q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N29
dffeas \cpu_test|pc_q[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|pc_q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[7] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \cpu_test|mar_q[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|pc_q [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_test|ps.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[7] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneiii_lcell_comb \cpu_test|mar_q[9]~feeder (
// Equation(s):
// \cpu_test|mar_q[9]~feeder_combout  = \cpu_test|pc_q [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|pc_q [9]),
	.cin(gnd),
	.combout(\cpu_test|mar_q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|mar_q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \cpu_test|mar_q[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|mar_q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ps.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[9] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneiii_lcell_comb \cpu_test|mar_q[6]~feeder (
// Equation(s):
// \cpu_test|mar_q[6]~feeder_combout  = \cpu_test|pc_q [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|pc_q [6]),
	.cin(gnd),
	.combout(\cpu_test|mar_q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|mar_q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \cpu_test|mar_q[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|mar_q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ps.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[6] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal0~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal0~0_combout  = (!\cpu_test|mar_q [8] & (!\cpu_test|mar_q [7] & (!\cpu_test|mar_q [9] & !\cpu_test|mar_q [6])))

	.dataa(\cpu_test|mar_q [8]),
	.datab(\cpu_test|mar_q [7]),
	.datac(\cpu_test|mar_q [9]),
	.datad(\cpu_test|mar_q [6]),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal0~0 .lut_mask = 16'h0001;
defparam \cpu_test|ROM_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneiii_lcell_comb \cpu_test|mar_q[5]~feeder (
// Equation(s):
// \cpu_test|mar_q[5]~feeder_combout  = \cpu_test|pc_q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|pc_q [5]),
	.cin(gnd),
	.combout(\cpu_test|mar_q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|mar_q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \cpu_test|mar_q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|mar_q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ps.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[5] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal32~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal32~0_combout  = (!\cpu_test|mar_q [4] & (\cpu_test|mar_q [5] & \cpu_test|ROM_1|Equal0~3_combout ))

	.dataa(gnd),
	.datab(\cpu_test|mar_q [4]),
	.datac(\cpu_test|mar_q [5]),
	.datad(\cpu_test|ROM_1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal32~0 .lut_mask = 16'h3000;
defparam \cpu_test|ROM_1|Equal32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr3~0 (
// Equation(s):
// \cpu_test|ROM_1|WideOr3~0_combout  = ((\cpu_test|mar_q [10]) # (!\cpu_test|ROM_1|Equal32~0_combout )) # (!\cpu_test|ROM_1|Equal0~0_combout )

	.dataa(gnd),
	.datab(\cpu_test|ROM_1|Equal0~0_combout ),
	.datac(\cpu_test|mar_q [10]),
	.datad(\cpu_test|ROM_1|Equal32~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr3~0 .lut_mask = 16'hF3FF;
defparam \cpu_test|ROM_1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr3 (
// Equation(s):
// \cpu_test|ROM_1|WideOr3~combout  = ((\cpu_test|ROM_1|Equal4~0_combout  & (!\cpu_test|mar_q [3] & \cpu_test|ROM_1|Equal1~1_combout ))) # (!\cpu_test|ROM_1|WideOr3~0_combout )

	.dataa(\cpu_test|ROM_1|WideOr3~0_combout ),
	.datab(\cpu_test|ROM_1|Equal4~0_combout ),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|ROM_1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr3 .lut_mask = 16'h5D55;
defparam \cpu_test|ROM_1|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \cpu_test|ir_q[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ROM_1|WideOr3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|ir_q[7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[10] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneiii_lcell_comb \cpu_test|Add0~20 (
// Equation(s):
// \cpu_test|Add0~20_combout  = \cpu_test|pc_q [10] $ (!\cpu_test|Add0~19 )

	.dataa(gnd),
	.datab(\cpu_test|pc_q [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu_test|Add0~19 ),
	.combout(\cpu_test|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add0~20 .lut_mask = 16'hC3C3;
defparam \cpu_test|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneiii_lcell_comb \cpu_test|pc_q~23 (
// Equation(s):
// \cpu_test|pc_q~23_combout  = (\cpu_test|pop~0_combout  & ((\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a10 ) # ((\cpu_test|pc_q[5]~3_combout )))) # (!\cpu_test|pop~0_combout  & (((\cpu_test|Add0~20_combout  & !\cpu_test|pc_q[5]~3_combout ))))

	.dataa(\cpu_test|pop~0_combout ),
	.datab(\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\cpu_test|Add0~20_combout ),
	.datad(\cpu_test|pc_q[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~23 .lut_mask = 16'hAAD8;
defparam \cpu_test|pc_q~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneiii_lcell_comb \cpu_test|pc_q~24 (
// Equation(s):
// \cpu_test|pc_q~24_combout  = (\cpu_test|pc_q~23_combout  & ((\cpu_test|Stack_1|stack_rtl_0_bypass [19]) # ((!\cpu_test|pc_q[5]~3_combout )))) # (!\cpu_test|pc_q~23_combout  & (((\cpu_test|ir_q [10] & \cpu_test|pc_q[5]~3_combout ))))

	.dataa(\cpu_test|Stack_1|stack_rtl_0_bypass [19]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|pc_q~23_combout ),
	.datad(\cpu_test|pc_q[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~24 .lut_mask = 16'hACF0;
defparam \cpu_test|pc_q~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \cpu_test|pc_q[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|pc_q~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[10] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \cpu_test|mar_q[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|pc_q [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_test|ps.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[10] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal1~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal1~0_combout  = (\cpu_test|mar_q [0] & (!\cpu_test|mar_q [10] & (!\cpu_test|mar_q [5] & \cpu_test|ROM_1|Equal0~0_combout )))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|mar_q [10]),
	.datac(\cpu_test|mar_q [5]),
	.datad(\cpu_test|ROM_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal1~0 .lut_mask = 16'h0200;
defparam \cpu_test|ROM_1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal1~1 (
// Equation(s):
// \cpu_test|ROM_1|Equal1~1_combout  = (\cpu_test|ROM_1|Equal1~0_combout  & !\cpu_test|mar_q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ROM_1|Equal1~0_combout ),
	.datad(\cpu_test|mar_q [4]),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal1~1 .lut_mask = 16'h00F0;
defparam \cpu_test|ROM_1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cycloneiii_lcell_comb \cpu_test|ir_q~22 (
// Equation(s):
// \cpu_test|ir_q~22_combout  = (\cpu_test|ROM_1|Equal4~0_combout  & (!\cpu_test|ROM_1|Equal2~1_combout  & ((!\cpu_test|ROM_1|Equal1~1_combout ) # (!\cpu_test|ROM_1|Equal12~0_combout )))) # (!\cpu_test|ROM_1|Equal4~0_combout  & 
// (((!\cpu_test|ROM_1|Equal1~1_combout )) # (!\cpu_test|ROM_1|Equal12~0_combout )))

	.dataa(\cpu_test|ROM_1|Equal4~0_combout ),
	.datab(\cpu_test|ROM_1|Equal12~0_combout ),
	.datac(\cpu_test|ROM_1|Equal1~1_combout ),
	.datad(\cpu_test|ROM_1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~22 .lut_mask = 16'h153F;
defparam \cpu_test|ir_q~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal3~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal3~0_combout  = (!\cpu_test|mar_q [4] & (\cpu_test|ROM_1|Equal2~0_combout  & (!\cpu_test|mar_q [3] & \cpu_test|ROM_1|Equal1~0_combout )))

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|ROM_1|Equal2~0_combout ),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|ROM_1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal3~0 .lut_mask = 16'h0400;
defparam \cpu_test|ROM_1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneiii_lcell_comb \cpu_test|ir_q~26 (
// Equation(s):
// \cpu_test|ir_q~26_combout  = (((!\cpu_test|ROM_1|Equal17~0_combout  & !\cpu_test|ROM_1|Equal16~0_combout )) # (!\cpu_test|mar_q [3])) # (!\cpu_test|ROM_1|Equal2~0_combout )

	.dataa(\cpu_test|ROM_1|Equal17~0_combout ),
	.datab(\cpu_test|ROM_1|Equal2~0_combout ),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|ROM_1|Equal16~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~26 .lut_mask = 16'h3F7F;
defparam \cpu_test|ir_q~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneiii_lcell_comb \cpu_test|ir_q~27 (
// Equation(s):
// \cpu_test|ir_q~27_combout  = (!\cpu_test|ROM_1|Equal3~0_combout  & (\cpu_test|ir_q~26_combout  & ((!\cpu_test|ROM_1|Equal17~0_combout ) # (!\cpu_test|ROM_1|Equal6~0_combout ))))

	.dataa(\cpu_test|ROM_1|Equal6~0_combout ),
	.datab(\cpu_test|ROM_1|Equal3~0_combout ),
	.datac(\cpu_test|ir_q~26_combout ),
	.datad(\cpu_test|ROM_1|Equal17~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~27 .lut_mask = 16'h1030;
defparam \cpu_test|ir_q~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneiii_lcell_comb \cpu_test|ir_q~28 (
// Equation(s):
// \cpu_test|ir_q~28_combout  = (\cpu_test|ir_q~22_combout  & (\cpu_test|ir_q~27_combout  & \cpu_test|ir_q~25_combout ))

	.dataa(gnd),
	.datab(\cpu_test|ir_q~22_combout ),
	.datac(\cpu_test|ir_q~27_combout ),
	.datad(\cpu_test|ir_q~25_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~28 .lut_mask = 16'hC000;
defparam \cpu_test|ir_q~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneiii_lcell_comb \cpu_test|ir_q~29 (
// Equation(s):
// \cpu_test|ir_q~29_combout  = (\BTN[1]~input_o  & ((\cpu_test|ir_q~28_combout ) # ((!\cpu_test|ps.T3~q  & \cpu_test|ir_q [2]))))

	.dataa(\cpu_test|ps.T3~q ),
	.datab(\BTN[1]~input_o ),
	.datac(\cpu_test|ir_q [2]),
	.datad(\cpu_test|ir_q~28_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~29 .lut_mask = 16'hCC40;
defparam \cpu_test|ir_q~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \cpu_test|ir_q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[2] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneiii_lcell_comb \cpu_test|pc_q~9 (
// Equation(s):
// \cpu_test|pc_q~9_combout  = (\cpu_test|pop~0_combout  & ((\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a2 ) # ((\cpu_test|pc_q[5]~3_combout )))) # (!\cpu_test|pop~0_combout  & (((\cpu_test|Add0~4_combout  & !\cpu_test|pc_q[5]~3_combout ))))

	.dataa(\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\cpu_test|Add0~4_combout ),
	.datac(\cpu_test|pop~0_combout ),
	.datad(\cpu_test|pc_q[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~9 .lut_mask = 16'hF0AC;
defparam \cpu_test|pc_q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneiii_lcell_comb \cpu_test|pc_q~10 (
// Equation(s):
// \cpu_test|pc_q~10_combout  = (\cpu_test|pc_q~9_combout  & ((\cpu_test|Stack_1|stack_rtl_0_bypass [11]) # ((!\cpu_test|pc_q[5]~3_combout )))) # (!\cpu_test|pc_q~9_combout  & (((\cpu_test|ir_q [2] & \cpu_test|pc_q[5]~3_combout ))))

	.dataa(\cpu_test|Stack_1|stack_rtl_0_bypass [11]),
	.datab(\cpu_test|ir_q [2]),
	.datac(\cpu_test|pc_q~9_combout ),
	.datad(\cpu_test|pc_q[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~10 .lut_mask = 16'hACF0;
defparam \cpu_test|pc_q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \cpu_test|pc_q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|pc_q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[2] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \cpu_test|mar_q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|pc_q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_test|ps.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[2] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal2~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal2~0_combout  = (!\cpu_test|mar_q [2] & \cpu_test|mar_q [1])

	.dataa(gnd),
	.datab(\cpu_test|mar_q [2]),
	.datac(gnd),
	.datad(\cpu_test|mar_q [1]),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal2~0 .lut_mask = 16'h3300;
defparam \cpu_test|ROM_1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr5~1 (
// Equation(s):
// \cpu_test|ROM_1|WideOr5~1_combout  = (\cpu_test|ROM_1|Equal16~0_combout  & (!\cpu_test|ROM_1|Equal8~0_combout  & ((!\cpu_test|ROM_1|Equal6~0_combout ) # (!\cpu_test|ROM_1|Equal17~0_combout )))) # (!\cpu_test|ROM_1|Equal16~0_combout  & 
// (((!\cpu_test|ROM_1|Equal6~0_combout ) # (!\cpu_test|ROM_1|Equal17~0_combout ))))

	.dataa(\cpu_test|ROM_1|Equal16~0_combout ),
	.datab(\cpu_test|ROM_1|Equal8~0_combout ),
	.datac(\cpu_test|ROM_1|Equal17~0_combout ),
	.datad(\cpu_test|ROM_1|Equal6~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr5~1 .lut_mask = 16'h0777;
defparam \cpu_test|ROM_1|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr5~2 (
// Equation(s):
// \cpu_test|ROM_1|WideOr5~2_combout  = (\cpu_test|ROM_1|WideOr5~0_combout  & (\cpu_test|ROM_1|WideOr5~1_combout  & ((!\cpu_test|ROM_1|Equal2~0_combout ) # (!\cpu_test|ROM_1|Equal2~1_combout ))))

	.dataa(\cpu_test|ROM_1|Equal2~1_combout ),
	.datab(\cpu_test|ROM_1|Equal2~0_combout ),
	.datac(\cpu_test|ROM_1|WideOr5~0_combout ),
	.datad(\cpu_test|ROM_1|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr5~2 .lut_mask = 16'h7000;
defparam \cpu_test|ROM_1|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr5 (
// Equation(s):
// \cpu_test|ROM_1|WideOr5~combout  = (\cpu_test|ROM_1|Equal3~0_combout ) # (!\cpu_test|ROM_1|WideOr5~2_combout )

	.dataa(gnd),
	.datab(\cpu_test|ROM_1|WideOr5~2_combout ),
	.datac(gnd),
	.datad(\cpu_test|ROM_1|Equal3~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr5 .lut_mask = 16'hFF33;
defparam \cpu_test|ROM_1|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \cpu_test|ir_q[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ROM_1|WideOr5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|ir_q[7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[8] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneiii_lcell_comb \cpu_test|Equal34~0 (
// Equation(s):
// \cpu_test|Equal34~0_combout  = (!\cpu_test|ir_q [8] & !\cpu_test|ir_q [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|Equal34~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal34~0 .lut_mask = 16'h000F;
defparam \cpu_test|Equal34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneiii_lcell_comb \cpu_test|Equal34~4 (
// Equation(s):
// \cpu_test|Equal34~4_combout  = (\cpu_test|Equal34~0_combout  & (!\cpu_test|ir_q [0] & (\cpu_test|Equal34~2_combout  & \cpu_test|Equal34~3_combout )))

	.dataa(\cpu_test|Equal34~0_combout ),
	.datab(\cpu_test|ir_q [0]),
	.datac(\cpu_test|Equal34~2_combout ),
	.datad(\cpu_test|Equal34~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|Equal34~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal34~4 .lut_mask = 16'h2000;
defparam \cpu_test|Equal34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneiii_lcell_comb \cpu_test|pop~0 (
// Equation(s):
// \cpu_test|pop~0_combout  = (\cpu_test|ps.T4~q  & \cpu_test|Equal34~4_combout )

	.dataa(\cpu_test|ps.T4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|Equal34~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|pop~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pop~0 .lut_mask = 16'hAA00;
defparam \cpu_test|pop~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneiii_lcell_comb \cpu_test|pc_q~17 (
// Equation(s):
// \cpu_test|pc_q~17_combout  = (\cpu_test|pop~0_combout  & ((\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a8 ) # ((\cpu_test|pc_q[5]~3_combout )))) # (!\cpu_test|pop~0_combout  & (((\cpu_test|Add0~16_combout  & !\cpu_test|pc_q[5]~3_combout ))))

	.dataa(\cpu_test|pop~0_combout ),
	.datab(\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\cpu_test|Add0~16_combout ),
	.datad(\cpu_test|pc_q[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~17 .lut_mask = 16'hAAD8;
defparam \cpu_test|pc_q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneiii_lcell_comb \cpu_test|Stack_1|stack_rtl_0_bypass[17]~feeder (
// Equation(s):
// \cpu_test|Stack_1|stack_rtl_0_bypass[17]~feeder_combout  = \cpu_test|pc_q [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|pc_q [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stack_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[17]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N25
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|stack_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneiii_lcell_comb \cpu_test|pc_q~18 (
// Equation(s):
// \cpu_test|pc_q~18_combout  = (\cpu_test|pc_q~17_combout  & ((\cpu_test|Stack_1|stack_rtl_0_bypass [17]) # ((!\cpu_test|pc_q[5]~3_combout )))) # (!\cpu_test|pc_q~17_combout  & (((\cpu_test|ir_q [8] & \cpu_test|pc_q[5]~3_combout ))))

	.dataa(\cpu_test|pc_q~17_combout ),
	.datab(\cpu_test|Stack_1|stack_rtl_0_bypass [17]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|pc_q[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~18 .lut_mask = 16'hD8AA;
defparam \cpu_test|pc_q~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N27
dffeas \cpu_test|pc_q[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|pc_q~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[8] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneiii_lcell_comb \cpu_test|mar_q[8]~feeder (
// Equation(s):
// \cpu_test|mar_q[8]~feeder_combout  = \cpu_test|pc_q [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|pc_q [8]),
	.cin(gnd),
	.combout(\cpu_test|mar_q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q[8]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|mar_q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \cpu_test|mar_q[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|mar_q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ps.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[8] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneiii_lcell_comb \cpu_test|ir_q~8 (
// Equation(s):
// \cpu_test|ir_q~8_combout  = (\cpu_test|mar_q [3] & (\cpu_test|mar_q [1] & ((!\cpu_test|mar_q [0]) # (!\cpu_test|mar_q [2])))) # (!\cpu_test|mar_q [3] & (((\cpu_test|mar_q [0])) # (!\cpu_test|mar_q [2])))

	.dataa(\cpu_test|mar_q [3]),
	.datab(\cpu_test|mar_q [2]),
	.datac(\cpu_test|mar_q [1]),
	.datad(\cpu_test|mar_q [0]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~8 .lut_mask = 16'h75B1;
defparam \cpu_test|ir_q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneiii_lcell_comb \cpu_test|ir_q~6 (
// Equation(s):
// \cpu_test|ir_q~6_combout  = (\cpu_test|ir_q~8_combout ) # (!\cpu_test|mar_q [4])

	.dataa(gnd),
	.datab(\cpu_test|ir_q~8_combout ),
	.datac(gnd),
	.datad(\cpu_test|mar_q [4]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~6 .lut_mask = 16'hCCFF;
defparam \cpu_test|ir_q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneiii_lcell_comb \cpu_test|ir_q~3 (
// Equation(s):
// \cpu_test|ir_q~3_combout  = (\cpu_test|mar_q [9]) # ((\cpu_test|mar_q [10]) # ((\cpu_test|mar_q [5]) # (\cpu_test|ir_q~6_combout )))

	.dataa(\cpu_test|mar_q [9]),
	.datab(\cpu_test|mar_q [10]),
	.datac(\cpu_test|mar_q [5]),
	.datad(\cpu_test|ir_q~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~3 .lut_mask = 16'hFFFE;
defparam \cpu_test|ir_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneiii_lcell_comb \cpu_test|ir_q~36 (
// Equation(s):
// \cpu_test|ir_q~36_combout  = (\cpu_test|mar_q [8]) # ((\cpu_test|mar_q [7]) # ((\cpu_test|ir_q~3_combout ) # (\cpu_test|mar_q [6])))

	.dataa(\cpu_test|mar_q [8]),
	.datab(\cpu_test|mar_q [7]),
	.datac(\cpu_test|ir_q~3_combout ),
	.datad(\cpu_test|mar_q [6]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~36 .lut_mask = 16'hFFFE;
defparam \cpu_test|ir_q~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneiii_lcell_comb \cpu_test|ROM_1|WideNor0~8 (
// Equation(s):
// \cpu_test|ROM_1|WideNor0~8_combout  = (\cpu_test|ROM_1|WideOr6~0_combout  & (((!\cpu_test|ROM_1|Equal14~0_combout ) # (!\cpu_test|ROM_1|Equal1~0_combout )) # (!\cpu_test|mar_q [4])))

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|ROM_1|WideOr6~0_combout ),
	.datac(\cpu_test|ROM_1|Equal1~0_combout ),
	.datad(\cpu_test|ROM_1|Equal14~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideNor0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideNor0~8 .lut_mask = 16'h4CCC;
defparam \cpu_test|ROM_1|WideNor0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneiii_lcell_comb \cpu_test|ROM_1|WideNor0~7 (
// Equation(s):
// \cpu_test|ROM_1|WideNor0~7_combout  = ((\cpu_test|ROM_1|Equal3~0_combout ) # ((!\cpu_test|ROM_1|WideNor0~4_combout ) # (!\cpu_test|ROM_1|WideNor0~8_combout ))) # (!\cpu_test|ROM_1|WideNor0~6_combout )

	.dataa(\cpu_test|ROM_1|WideNor0~6_combout ),
	.datab(\cpu_test|ROM_1|Equal3~0_combout ),
	.datac(\cpu_test|ROM_1|WideNor0~8_combout ),
	.datad(\cpu_test|ROM_1|WideNor0~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideNor0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideNor0~7 .lut_mask = 16'hDFFF;
defparam \cpu_test|ROM_1|WideNor0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneiii_lcell_comb \cpu_test|ir_q~25 (
// Equation(s):
// \cpu_test|ir_q~25_combout  = (\cpu_test|ir_q~36_combout  & (\cpu_test|ROM_1|WideOr3~0_combout  & (\cpu_test|ps.T3~q  & \cpu_test|ROM_1|WideNor0~7_combout )))

	.dataa(\cpu_test|ir_q~36_combout ),
	.datab(\cpu_test|ROM_1|WideOr3~0_combout ),
	.datac(\cpu_test|ps.T3~q ),
	.datad(\cpu_test|ROM_1|WideNor0~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~25 .lut_mask = 16'h8000;
defparam \cpu_test|ir_q~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneiii_lcell_comb \cpu_test|ir_q~31 (
// Equation(s):
// \cpu_test|ir_q~31_combout  = (\cpu_test|ROM_1|WideOr2~3_combout  & (!\cpu_test|ROM_1|Equal10~0_combout  & (\cpu_test|ROM_1|WideNor0~2_combout  & !\cpu_test|ROM_1|Equal21~0_combout )))

	.dataa(\cpu_test|ROM_1|WideOr2~3_combout ),
	.datab(\cpu_test|ROM_1|Equal10~0_combout ),
	.datac(\cpu_test|ROM_1|WideNor0~2_combout ),
	.datad(\cpu_test|ROM_1|Equal21~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~31 .lut_mask = 16'h0020;
defparam \cpu_test|ir_q~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneiii_lcell_comb \cpu_test|ir_q~30 (
// Equation(s):
// \cpu_test|ir_q~30_combout  = (\cpu_test|ir_q [0] & !\cpu_test|ps.T3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [0]),
	.datad(\cpu_test|ps.T3~q ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~30 .lut_mask = 16'h00F0;
defparam \cpu_test|ir_q~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneiii_lcell_comb \cpu_test|ir_q~32 (
// Equation(s):
// \cpu_test|ir_q~32_combout  = (\BTN[1]~input_o  & ((\cpu_test|ir_q~30_combout ) # ((\cpu_test|ir_q~25_combout  & \cpu_test|ir_q~31_combout ))))

	.dataa(\cpu_test|ir_q~25_combout ),
	.datab(\cpu_test|ir_q~31_combout ),
	.datac(\cpu_test|ir_q~30_combout ),
	.datad(\BTN[1]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~32 .lut_mask = 16'hF800;
defparam \cpu_test|ir_q~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \cpu_test|ir_q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[0] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneiii_lcell_comb \cpu_test|pc_q~11 (
// Equation(s):
// \cpu_test|pc_q~11_combout  = (\cpu_test|pop~0_combout  & (((\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0~portbdataout ) # (\cpu_test|pc_q[5]~3_combout )))) # (!\cpu_test|pop~0_combout  & (\cpu_test|Add0~0_combout  & 
// ((!\cpu_test|pc_q[5]~3_combout ))))

	.dataa(\cpu_test|Add0~0_combout ),
	.datab(\cpu_test|pop~0_combout ),
	.datac(\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\cpu_test|pc_q[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~11 .lut_mask = 16'hCCE2;
defparam \cpu_test|pc_q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneiii_lcell_comb \cpu_test|pc_q~12 (
// Equation(s):
// \cpu_test|pc_q~12_combout  = (\cpu_test|pc_q~11_combout  & ((\cpu_test|Stack_1|stack_rtl_0_bypass [9]) # ((!\cpu_test|pc_q[5]~3_combout )))) # (!\cpu_test|pc_q~11_combout  & (((\cpu_test|ir_q [0] & \cpu_test|pc_q[5]~3_combout ))))

	.dataa(\cpu_test|Stack_1|stack_rtl_0_bypass [9]),
	.datab(\cpu_test|ir_q [0]),
	.datac(\cpu_test|pc_q~11_combout ),
	.datad(\cpu_test|pc_q[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~12 .lut_mask = 16'hACF0;
defparam \cpu_test|pc_q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \cpu_test|pc_q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|pc_q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[0] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \cpu_test|mar_q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|pc_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_test|ps.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[0] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal0~1 (
// Equation(s):
// \cpu_test|ROM_1|Equal0~1_combout  = (!\cpu_test|mar_q [0] & (!\cpu_test|mar_q [10] & (!\cpu_test|mar_q [5] & \cpu_test|ROM_1|Equal0~0_combout )))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|mar_q [10]),
	.datac(\cpu_test|mar_q [5]),
	.datad(\cpu_test|ROM_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal0~1 .lut_mask = 16'h0100;
defparam \cpu_test|ROM_1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cycloneiii_lcell_comb \cpu_test|ir_q~35 (
// Equation(s):
// \cpu_test|ir_q~35_combout  = (((!\cpu_test|ROM_1|Equal0~1_combout  & !\cpu_test|ROM_1|Equal1~0_combout )) # (!\cpu_test|mar_q [4])) # (!\cpu_test|ROM_1|Equal8~0_combout )

	.dataa(\cpu_test|ROM_1|Equal0~1_combout ),
	.datab(\cpu_test|ROM_1|Equal8~0_combout ),
	.datac(\cpu_test|mar_q [4]),
	.datad(\cpu_test|ROM_1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~35 .lut_mask = 16'h3F7F;
defparam \cpu_test|ir_q~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cycloneiii_lcell_comb \cpu_test|ir_q~33 (
// Equation(s):
// \cpu_test|ir_q~33_combout  = (((\cpu_test|ROM_1|Equal3~0_combout ) # (\cpu_test|ROM_1|Equal30~0_combout )) # (!\cpu_test|ir_q~21_combout )) # (!\cpu_test|ir_q~35_combout )

	.dataa(\cpu_test|ir_q~35_combout ),
	.datab(\cpu_test|ir_q~21_combout ),
	.datac(\cpu_test|ROM_1|Equal3~0_combout ),
	.datad(\cpu_test|ROM_1|Equal30~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~33 .lut_mask = 16'hFFF7;
defparam \cpu_test|ir_q~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneiii_lcell_comb \cpu_test|ir_q~34 (
// Equation(s):
// \cpu_test|ir_q~34_combout  = (\BTN[1]~input_o  & ((\cpu_test|ps.T3~q  & (\cpu_test|ir_q~33_combout )) # (!\cpu_test|ps.T3~q  & ((\cpu_test|ir_q [1])))))

	.dataa(\cpu_test|ps.T3~q ),
	.datab(\cpu_test|ir_q~33_combout ),
	.datac(\cpu_test|ir_q [1]),
	.datad(\BTN[1]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~34 .lut_mask = 16'hD800;
defparam \cpu_test|ir_q~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \cpu_test|ir_q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[1] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneiii_lcell_comb \cpu_test|pc_q~7 (
// Equation(s):
// \cpu_test|pc_q~7_combout  = (\cpu_test|pop~0_combout  & ((\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a1 ) # ((\cpu_test|pc_q[5]~3_combout )))) # (!\cpu_test|pop~0_combout  & (((\cpu_test|Add0~2_combout  & !\cpu_test|pc_q[5]~3_combout ))))

	.dataa(\cpu_test|pop~0_combout ),
	.datab(\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\cpu_test|Add0~2_combout ),
	.datad(\cpu_test|pc_q[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~7 .lut_mask = 16'hAAD8;
defparam \cpu_test|pc_q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneiii_lcell_comb \cpu_test|Stack_1|stack_rtl_0_bypass[10]~feeder (
// Equation(s):
// \cpu_test|Stack_1|stack_rtl_0_bypass[10]~feeder_combout  = \cpu_test|pc_q [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|pc_q [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|Stack_1|stack_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[10]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Stack_1|stack_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneiii_lcell_comb \cpu_test|pc_q~8 (
// Equation(s):
// \cpu_test|pc_q~8_combout  = (\cpu_test|pc_q[5]~3_combout  & ((\cpu_test|pc_q~7_combout  & ((\cpu_test|Stack_1|stack_rtl_0_bypass [10]))) # (!\cpu_test|pc_q~7_combout  & (\cpu_test|ir_q [1])))) # (!\cpu_test|pc_q[5]~3_combout  & (((\cpu_test|pc_q~7_combout 
// ))))

	.dataa(\cpu_test|ir_q [1]),
	.datab(\cpu_test|pc_q[5]~3_combout ),
	.datac(\cpu_test|pc_q~7_combout ),
	.datad(\cpu_test|Stack_1|stack_rtl_0_bypass [10]),
	.cin(gnd),
	.combout(\cpu_test|pc_q~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~8 .lut_mask = 16'hF838;
defparam \cpu_test|pc_q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \cpu_test|pc_q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|pc_q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[1] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \cpu_test|mar_q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|pc_q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_test|ps.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[1] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal0~3 (
// Equation(s):
// \cpu_test|ROM_1|Equal0~3_combout  = (!\cpu_test|mar_q [3] & (!\cpu_test|mar_q [1] & !\cpu_test|mar_q [2]))

	.dataa(gnd),
	.datab(\cpu_test|mar_q [3]),
	.datac(\cpu_test|mar_q [1]),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal0~3 .lut_mask = 16'h0003;
defparam \cpu_test|ROM_1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal11~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal11~0_combout  = (!\cpu_test|mar_q [4] & (\cpu_test|ROM_1|Equal2~0_combout  & (\cpu_test|mar_q [3] & \cpu_test|ROM_1|Equal1~0_combout )))

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|ROM_1|Equal2~0_combout ),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|ROM_1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal11~0 .lut_mask = 16'h4000;
defparam \cpu_test|ROM_1|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneiii_lcell_comb \cpu_test|ir_q~21 (
// Equation(s):
// \cpu_test|ir_q~21_combout  = (!\cpu_test|ROM_1|Equal21~0_combout  & (!\cpu_test|ROM_1|Equal11~0_combout  & ((!\cpu_test|ROM_1|Equal0~2_combout ) # (!\cpu_test|ROM_1|Equal0~3_combout ))))

	.dataa(\cpu_test|ROM_1|Equal0~3_combout ),
	.datab(\cpu_test|ROM_1|Equal21~0_combout ),
	.datac(\cpu_test|ROM_1|Equal0~2_combout ),
	.datad(\cpu_test|ROM_1|Equal11~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~21 .lut_mask = 16'h0013;
defparam \cpu_test|ir_q~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneiii_lcell_comb \cpu_test|ir_q~23 (
// Equation(s):
// \cpu_test|ir_q~23_combout  = (\cpu_test|ps.T3~q  & (((!\cpu_test|ROM_1|WideOr9~1_combout ) # (!\cpu_test|ROM_1|WideNor0~8_combout )) # (!\cpu_test|ir_q~21_combout )))

	.dataa(\cpu_test|ir_q~21_combout ),
	.datab(\cpu_test|ps.T3~q ),
	.datac(\cpu_test|ROM_1|WideNor0~8_combout ),
	.datad(\cpu_test|ROM_1|WideOr9~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~23 .lut_mask = 16'h4CCC;
defparam \cpu_test|ir_q~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneiii_lcell_comb \cpu_test|ir_q~24 (
// Equation(s):
// \cpu_test|ir_q~24_combout  = (\BTN[1]~input_o  & ((\cpu_test|ir_q~23_combout ) # ((!\cpu_test|ps.T3~q  & \cpu_test|ir_q [3]))))

	.dataa(\cpu_test|ps.T3~q ),
	.datab(\BTN[1]~input_o ),
	.datac(\cpu_test|ir_q [3]),
	.datad(\cpu_test|ir_q~23_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~24 .lut_mask = 16'hCC40;
defparam \cpu_test|ir_q~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \cpu_test|ir_q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[3] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|pc_q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneiii_lcell_comb \cpu_test|pc_q~4 (
// Equation(s):
// \cpu_test|pc_q~4_combout  = (\cpu_test|pop~0_combout  & ((\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a3 ) # ((\cpu_test|pc_q[5]~3_combout )))) # (!\cpu_test|pop~0_combout  & (((\cpu_test|Add0~6_combout  & !\cpu_test|pc_q[5]~3_combout ))))

	.dataa(\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\cpu_test|pop~0_combout ),
	.datac(\cpu_test|Add0~6_combout ),
	.datad(\cpu_test|pc_q[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~4 .lut_mask = 16'hCCB8;
defparam \cpu_test|pc_q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneiii_lcell_comb \cpu_test|pc_q~5 (
// Equation(s):
// \cpu_test|pc_q~5_combout  = (\cpu_test|pc_q[5]~3_combout  & ((\cpu_test|pc_q~4_combout  & ((\cpu_test|Stack_1|stack_rtl_0_bypass [12]))) # (!\cpu_test|pc_q~4_combout  & (\cpu_test|ir_q [3])))) # (!\cpu_test|pc_q[5]~3_combout  & (((\cpu_test|pc_q~4_combout 
// ))))

	.dataa(\cpu_test|ir_q [3]),
	.datab(\cpu_test|pc_q[5]~3_combout ),
	.datac(\cpu_test|Stack_1|stack_rtl_0_bypass [12]),
	.datad(\cpu_test|pc_q~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~5 .lut_mask = 16'hF388;
defparam \cpu_test|pc_q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \cpu_test|pc_q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|pc_q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[3] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N13
dffeas \cpu_test|mar_q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|pc_q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_test|ps.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[3] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal21~0 (
// Equation(s):
// \cpu_test|ROM_1|Equal21~0_combout  = (\cpu_test|mar_q [4] & (!\cpu_test|mar_q [3] & (\cpu_test|ROM_1|Equal4~0_combout  & \cpu_test|ROM_1|Equal1~0_combout )))

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|mar_q [3]),
	.datac(\cpu_test|ROM_1|Equal4~0_combout ),
	.datad(\cpu_test|ROM_1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal21~0 .lut_mask = 16'h2000;
defparam \cpu_test|ROM_1|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneiii_lcell_comb \cpu_test|ir_q~19 (
// Equation(s):
// \cpu_test|ir_q~19_combout  = (!\cpu_test|ROM_1|Equal21~0_combout  & (!\cpu_test|ROM_1|Equal30~0_combout  & (\cpu_test|ROM_1|WideNor0~5_combout  & \cpu_test|ROM_1|WideOr9~0_combout )))

	.dataa(\cpu_test|ROM_1|Equal21~0_combout ),
	.datab(\cpu_test|ROM_1|Equal30~0_combout ),
	.datac(\cpu_test|ROM_1|WideNor0~5_combout ),
	.datad(\cpu_test|ROM_1|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~19 .lut_mask = 16'h1000;
defparam \cpu_test|ir_q~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneiii_lcell_comb \cpu_test|ir_q~20 (
// Equation(s):
// \cpu_test|ir_q~20_combout  = (\BTN[1]~input_o  & ((\cpu_test|ps.T3~q  & ((!\cpu_test|ir_q~19_combout ))) # (!\cpu_test|ps.T3~q  & (\cpu_test|ir_q [4]))))

	.dataa(\cpu_test|ir_q [4]),
	.datab(\BTN[1]~input_o ),
	.datac(\cpu_test|ir_q~19_combout ),
	.datad(\cpu_test|ps.T3~q ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~20 .lut_mask = 16'h0C88;
defparam \cpu_test|ir_q~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \cpu_test|ir_q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[4] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneiii_lcell_comb \cpu_test|pc_q~25 (
// Equation(s):
// \cpu_test|pc_q~25_combout  = (\cpu_test|pop~0_combout  & ((\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a4 ) # ((\cpu_test|pc_q[5]~3_combout )))) # (!\cpu_test|pop~0_combout  & (((\cpu_test|Add0~8_combout  & !\cpu_test|pc_q[5]~3_combout ))))

	.dataa(\cpu_test|pop~0_combout ),
	.datab(\cpu_test|Stack_1|stack_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\cpu_test|Add0~8_combout ),
	.datad(\cpu_test|pc_q[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~25 .lut_mask = 16'hAAD8;
defparam \cpu_test|pc_q~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \cpu_test|Stack_1|stack_rtl_0_bypass[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|pc_q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|Stack_1|stack_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cpu_test|Stack_1|stack_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneiii_lcell_comb \cpu_test|pc_q~26 (
// Equation(s):
// \cpu_test|pc_q~26_combout  = (\cpu_test|pc_q[5]~3_combout  & ((\cpu_test|pc_q~25_combout  & ((\cpu_test|Stack_1|stack_rtl_0_bypass [13]))) # (!\cpu_test|pc_q~25_combout  & (\cpu_test|ir_q [4])))) # (!\cpu_test|pc_q[5]~3_combout  & 
// (((\cpu_test|pc_q~25_combout ))))

	.dataa(\cpu_test|ir_q [4]),
	.datab(\cpu_test|pc_q[5]~3_combout ),
	.datac(\cpu_test|pc_q~25_combout ),
	.datad(\cpu_test|Stack_1|stack_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\cpu_test|pc_q~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~26 .lut_mask = 16'hF838;
defparam \cpu_test|pc_q~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \cpu_test|pc_q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|pc_q~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[4] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N15
dffeas \cpu_test|mar_q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|pc_q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_test|ps.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[4] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneiii_lcell_comb \cpu_test|ROM_1|Equal0~2 (
// Equation(s):
// \cpu_test|ROM_1|Equal0~2_combout  = (!\cpu_test|mar_q [4] & \cpu_test|ROM_1|Equal0~1_combout )

	.dataa(\cpu_test|mar_q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ROM_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|Equal0~2 .lut_mask = 16'h5500;
defparam \cpu_test|ROM_1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr2~2 (
// Equation(s):
// \cpu_test|ROM_1|WideOr2~2_combout  = (\cpu_test|ROM_1|Equal0~2_combout  & (!\cpu_test|ROM_1|Equal6~0_combout  & ((!\cpu_test|ROM_1|Equal1~1_combout ) # (!\cpu_test|ROM_1|Equal14~0_combout )))) # (!\cpu_test|ROM_1|Equal0~2_combout  & 
// (((!\cpu_test|ROM_1|Equal1~1_combout )) # (!\cpu_test|ROM_1|Equal14~0_combout )))

	.dataa(\cpu_test|ROM_1|Equal0~2_combout ),
	.datab(\cpu_test|ROM_1|Equal14~0_combout ),
	.datac(\cpu_test|ROM_1|Equal6~0_combout ),
	.datad(\cpu_test|ROM_1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr2~2 .lut_mask = 16'h135F;
defparam \cpu_test|ROM_1|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneiii_lcell_comb \cpu_test|ROM_1|WideOr2~7 (
// Equation(s):
// \cpu_test|ROM_1|WideOr2~7_combout  = (((!\cpu_test|ROM_1|WideOr2~4_combout ) # (!\cpu_test|ROM_1|WideOr2~3_combout )) # (!\cpu_test|ROM_1|WideOr2~6_combout )) # (!\cpu_test|ROM_1|WideOr2~2_combout )

	.dataa(\cpu_test|ROM_1|WideOr2~2_combout ),
	.datab(\cpu_test|ROM_1|WideOr2~6_combout ),
	.datac(\cpu_test|ROM_1|WideOr2~3_combout ),
	.datad(\cpu_test|ROM_1|WideOr2~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_1|WideOr2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_1|WideOr2~7 .lut_mask = 16'h7FFF;
defparam \cpu_test|ROM_1|WideOr2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \cpu_test|ir_q[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ROM_1|WideOr2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[1]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|ir_q[7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[11] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneiii_lcell_comb \cpu_test|op[2]~142 (
// Equation(s):
// \cpu_test|op[2]~142_combout  = (\cpu_test|ir_q [11] & (((\cpu_test|ir_q [8] & \cpu_test|ir_q [9])) # (!\cpu_test|ir_q [10])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|op[2]~142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~142 .lut_mask = 16'hB300;
defparam \cpu_test|op[2]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneiii_lcell_comb \cpu_test|op[2]~143 (
// Equation(s):
// \cpu_test|op[2]~143_combout  = (!\cpu_test|op[2]~142_combout  & (\cpu_test|Equal9~3_combout  & ((\cpu_test|ir_q [11]) # (!\cpu_test|op[2]~114_combout ))))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|op[2]~142_combout ),
	.datac(\cpu_test|Equal9~3_combout ),
	.datad(\cpu_test|op[2]~114_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[2]~143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[2]~143 .lut_mask = 16'h2030;
defparam \cpu_test|op[2]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneiii_lcell_comb \cpu_test|op[3]~163 (
// Equation(s):
// \cpu_test|op[3]~163_combout  = (!\cpu_test|op~180_combout  & ((\cpu_test|op[2]~143_combout ) # (\cpu_test|sel_alu~48_combout )))

	.dataa(gnd),
	.datab(\cpu_test|op[2]~143_combout ),
	.datac(\cpu_test|op~180_combout ),
	.datad(\cpu_test|sel_alu~48_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[3]~163_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[3]~163 .lut_mask = 16'h0F0C;
defparam \cpu_test|op[3]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneiii_lcell_comb \cpu_test|op[3]~164 (
// Equation(s):
// \cpu_test|op[3]~164_combout  = (\cpu_test|ir_q [8] & (!\cpu_test|ir_q [9] & (!\cpu_test|ir_q [3] & !\cpu_test|ir_q [2])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [3]),
	.datad(\cpu_test|ir_q [2]),
	.cin(gnd),
	.combout(\cpu_test|op[3]~164_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[3]~164 .lut_mask = 16'h0002;
defparam \cpu_test|op[3]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneiii_lcell_comb \cpu_test|op[3]~165 (
// Equation(s):
// \cpu_test|op[3]~165_combout  = (\cpu_test|ir_q [7] & (((\cpu_test|op[3]~164_combout ) # (\cpu_test|op~80_combout )))) # (!\cpu_test|ir_q [7] & (\cpu_test|Equal9~1_combout  & (\cpu_test|op[3]~164_combout )))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|Equal9~1_combout ),
	.datac(\cpu_test|op[3]~164_combout ),
	.datad(\cpu_test|op~80_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[3]~165_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[3]~165 .lut_mask = 16'hEAE0;
defparam \cpu_test|op[3]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneiii_lcell_comb \cpu_test|op[3]~166 (
// Equation(s):
// \cpu_test|op[3]~166_combout  = ((!\cpu_test|ir_q [10] & (\cpu_test|MOVWF~0_combout  & \cpu_test|op[3]~165_combout ))) # (!\cpu_test|op[3]~174_combout )

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|MOVWF~0_combout ),
	.datac(\cpu_test|op[3]~174_combout ),
	.datad(\cpu_test|op[3]~165_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[3]~166_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[3]~166 .lut_mask = 16'h4F0F;
defparam \cpu_test|op[3]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneiii_lcell_comb \cpu_test|op[3]~167 (
// Equation(s):
// \cpu_test|op[3]~167_combout  = (\cpu_test|op[1]~77_combout ) # ((\cpu_test|op[3]~78_combout  & ((\cpu_test|op[3]~163_combout ) # (\cpu_test|op[3]~166_combout ))))

	.dataa(\cpu_test|op[3]~163_combout ),
	.datab(\cpu_test|op[3]~166_combout ),
	.datac(\cpu_test|op[1]~77_combout ),
	.datad(\cpu_test|op[3]~78_combout ),
	.cin(gnd),
	.combout(\cpu_test|op[3]~167_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op[3]~167 .lut_mask = 16'hFEF0;
defparam \cpu_test|op[3]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux5~1 (
// Equation(s):
// \cpu_test|ALU_1|Mux5~1_combout  = (\cpu_test|ALU_1|Mux2~3_combout  & (((\cpu_test|mux1_out[3]~24_combout ) # (!\cpu_test|ALU_1|Mux2~2_combout )))) # (!\cpu_test|ALU_1|Mux2~3_combout  & (\cpu_test|mux1_out[1]~13_combout  & (\cpu_test|ALU_1|Mux2~2_combout 
// )))

	.dataa(\cpu_test|mux1_out[1]~13_combout ),
	.datab(\cpu_test|ALU_1|Mux2~3_combout ),
	.datac(\cpu_test|ALU_1|Mux2~2_combout ),
	.datad(\cpu_test|mux1_out[3]~24_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux5~1 .lut_mask = 16'hEC2C;
defparam \cpu_test|ALU_1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux5~2 (
// Equation(s):
// \cpu_test|ALU_1|Mux5~2_combout  = (\cpu_test|ALU_1|Mux2~1_combout  & ((\cpu_test|ALU_1|Mux5~1_combout  & ((\cpu_test|mux1_out[6]~21_combout ))) # (!\cpu_test|ALU_1|Mux5~1_combout  & (!\cpu_test|mux1_out[2]~20_combout )))) # 
// (!\cpu_test|ALU_1|Mux2~1_combout  & (((\cpu_test|ALU_1|Mux5~1_combout ))))

	.dataa(\cpu_test|mux1_out[2]~20_combout ),
	.datab(\cpu_test|mux1_out[6]~21_combout ),
	.datac(\cpu_test|ALU_1|Mux2~1_combout ),
	.datad(\cpu_test|ALU_1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux5~2 .lut_mask = 16'hCF50;
defparam \cpu_test|ALU_1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneiii_lcell_comb \cpu_test|ALU_1|Mux5~0 (
// Equation(s):
// \cpu_test|ALU_1|Mux5~0_combout  = (\cpu_test|mux1_out[2]~20_combout  & ((\cpu_test|op[0]~112_combout ) # (\cpu_test|w_q [2] $ (\cpu_test|op[2]~182_combout )))) # (!\cpu_test|mux1_out[2]~20_combout  & (\cpu_test|w_q [2] & (\cpu_test|op[2]~182_combout  $ 
// (\cpu_test|op[0]~112_combout ))))

	.dataa(\cpu_test|w_q [2]),
	.datab(\cpu_test|op[2]~182_combout ),
	.datac(\cpu_test|op[0]~112_combout ),
	.datad(\cpu_test|mux1_out[2]~20_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Mux5~0 .lut_mask = 16'hF628;
defparam \cpu_test|ALU_1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~16 (
// Equation(s):
// \cpu_test|ALU_1|Add0~16_combout  = (!\cpu_test|op[3]~167_combout  & ((\cpu_test|ALU_1|Mux7~2_combout  & (\cpu_test|ALU_1|Mux5~0_combout )) # (!\cpu_test|ALU_1|Mux7~2_combout  & ((\cpu_test|ALU_1|Add0~14_combout )))))

	.dataa(\cpu_test|op[3]~167_combout ),
	.datab(\cpu_test|ALU_1|Mux7~2_combout ),
	.datac(\cpu_test|ALU_1|Mux5~0_combout ),
	.datad(\cpu_test|ALU_1|Add0~14_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~16 .lut_mask = 16'h5140;
defparam \cpu_test|ALU_1|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneiii_lcell_comb \cpu_test|ALU_1|Add0~17 (
// Equation(s):
// \cpu_test|ALU_1|Add0~17_combout  = (\cpu_test|ALU_1|Add0~16_combout ) # ((\cpu_test|op[3]~167_combout  & \cpu_test|ALU_1|Mux5~2_combout ))

	.dataa(\cpu_test|op[3]~167_combout ),
	.datab(gnd),
	.datac(\cpu_test|ALU_1|Mux5~2_combout ),
	.datad(\cpu_test|ALU_1|Add0~16_combout ),
	.cin(gnd),
	.combout(\cpu_test|ALU_1|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ALU_1|Add0~17 .lut_mask = 16'hFFA0;
defparam \cpu_test|ALU_1|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \cpu_test|w_q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ALU_1|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|load_w~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[2] .is_wysiwyg = "true";
defparam \cpu_test|w_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneiii_lcell_comb \cpu_test|port_b_out~3 (
// Equation(s):
// \cpu_test|port_b_out~3_combout  = (\BTN[1]~input_o  & ((\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [2])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|ALU_1|Add0~17_combout )))))

	.dataa(\cpu_test|w_q [2]),
	.datab(\cpu_test|sel_bus~0_combout ),
	.datac(\BTN[1]~input_o ),
	.datad(\cpu_test|ALU_1|Add0~17_combout ),
	.cin(gnd),
	.combout(\cpu_test|port_b_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|port_b_out~3 .lut_mask = 16'hB080;
defparam \cpu_test|port_b_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneiii_lcell_comb \cpu_test|port_b_out[3]~1 (
// Equation(s):
// \cpu_test|port_b_out[3]~1_combout  = ((\cpu_test|Equal36~0_combout  & \cpu_test|sel_bus~0_combout )) # (!\BTN[1]~input_o )

	.dataa(gnd),
	.datab(\BTN[1]~input_o ),
	.datac(\cpu_test|Equal36~0_combout ),
	.datad(\cpu_test|sel_bus~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|port_b_out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|port_b_out[3]~1 .lut_mask = 16'hF333;
defparam \cpu_test|port_b_out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N5
dffeas \cpu_test|port_b_out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|port_b_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|port_b_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|port_b_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|port_b_out[2] .is_wysiwyg = "true";
defparam \cpu_test|port_b_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneiii_lcell_comb \cpu_test|port_b_out~4 (
// Equation(s):
// \cpu_test|port_b_out~4_combout  = (\BTN[1]~input_o  & ((\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [3])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|ALU_1|Add0~22_combout )))))

	.dataa(\BTN[1]~input_o ),
	.datab(\cpu_test|sel_bus~0_combout ),
	.datac(\cpu_test|w_q [3]),
	.datad(\cpu_test|ALU_1|Add0~22_combout ),
	.cin(gnd),
	.combout(\cpu_test|port_b_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|port_b_out~4 .lut_mask = 16'hA280;
defparam \cpu_test|port_b_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N11
dffeas \cpu_test|port_b_out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|port_b_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|port_b_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|port_b_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|port_b_out[3] .is_wysiwyg = "true";
defparam \cpu_test|port_b_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneiii_lcell_comb \cpu_test|port_b_out~0 (
// Equation(s):
// \cpu_test|port_b_out~0_combout  = (\BTN[1]~input_o  & ((\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [0])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|ALU_1|Add0~7_combout )))))

	.dataa(\cpu_test|w_q [0]),
	.datab(\cpu_test|sel_bus~0_combout ),
	.datac(\cpu_test|ALU_1|Add0~7_combout ),
	.datad(\BTN[1]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|port_b_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|port_b_out~0 .lut_mask = 16'hB800;
defparam \cpu_test|port_b_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N21
dffeas \cpu_test|port_b_out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|port_b_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|port_b_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|port_b_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|port_b_out[0] .is_wysiwyg = "true";
defparam \cpu_test|port_b_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneiii_lcell_comb \cpu_test|port_b_out~2 (
// Equation(s):
// \cpu_test|port_b_out~2_combout  = (\BTN[1]~input_o  & ((\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [1])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|ALU_1|Add0~12_combout )))))

	.dataa(\BTN[1]~input_o ),
	.datab(\cpu_test|sel_bus~0_combout ),
	.datac(\cpu_test|w_q [1]),
	.datad(\cpu_test|ALU_1|Add0~12_combout ),
	.cin(gnd),
	.combout(\cpu_test|port_b_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|port_b_out~2 .lut_mask = 16'hA280;
defparam \cpu_test|port_b_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N7
dffeas \cpu_test|port_b_out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|port_b_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|port_b_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|port_b_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|port_b_out[1] .is_wysiwyg = "true";
defparam \cpu_test|port_b_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N20
cycloneiii_lcell_comb \sevenSegmentDecoder_0|WideOr6~0 (
// Equation(s):
// \sevenSegmentDecoder_0|WideOr6~0_combout  = (\cpu_test|port_b_out [2] & (!\cpu_test|port_b_out [1] & (\cpu_test|port_b_out [3] $ (!\cpu_test|port_b_out [0])))) # (!\cpu_test|port_b_out [2] & (\cpu_test|port_b_out [0] & (\cpu_test|port_b_out [3] $ 
// (!\cpu_test|port_b_out [1]))))

	.dataa(\cpu_test|port_b_out [2]),
	.datab(\cpu_test|port_b_out [3]),
	.datac(\cpu_test|port_b_out [0]),
	.datad(\cpu_test|port_b_out [1]),
	.cin(gnd),
	.combout(\sevenSegmentDecoder_0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenSegmentDecoder_0|WideOr6~0 .lut_mask = 16'h4092;
defparam \sevenSegmentDecoder_0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N14
cycloneiii_lcell_comb \sevenSegmentDecoder_0|WideOr5~0 (
// Equation(s):
// \sevenSegmentDecoder_0|WideOr5~0_combout  = (\cpu_test|port_b_out [3] & ((\cpu_test|port_b_out [0] & ((\cpu_test|port_b_out [1]))) # (!\cpu_test|port_b_out [0] & (\cpu_test|port_b_out [2])))) # (!\cpu_test|port_b_out [3] & (\cpu_test|port_b_out [2] & 
// (\cpu_test|port_b_out [0] $ (\cpu_test|port_b_out [1]))))

	.dataa(\cpu_test|port_b_out [2]),
	.datab(\cpu_test|port_b_out [3]),
	.datac(\cpu_test|port_b_out [0]),
	.datad(\cpu_test|port_b_out [1]),
	.cin(gnd),
	.combout(\sevenSegmentDecoder_0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenSegmentDecoder_0|WideOr5~0 .lut_mask = 16'hCA28;
defparam \sevenSegmentDecoder_0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N0
cycloneiii_lcell_comb \sevenSegmentDecoder_0|WideOr4~0 (
// Equation(s):
// \sevenSegmentDecoder_0|WideOr4~0_combout  = (\cpu_test|port_b_out [2] & (\cpu_test|port_b_out [3] & ((\cpu_test|port_b_out [1]) # (!\cpu_test|port_b_out [0])))) # (!\cpu_test|port_b_out [2] & (!\cpu_test|port_b_out [3] & (!\cpu_test|port_b_out [0] & 
// \cpu_test|port_b_out [1])))

	.dataa(\cpu_test|port_b_out [2]),
	.datab(\cpu_test|port_b_out [3]),
	.datac(\cpu_test|port_b_out [0]),
	.datad(\cpu_test|port_b_out [1]),
	.cin(gnd),
	.combout(\sevenSegmentDecoder_0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenSegmentDecoder_0|WideOr4~0 .lut_mask = 16'h8908;
defparam \sevenSegmentDecoder_0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N10
cycloneiii_lcell_comb \sevenSegmentDecoder_0|WideOr3~0 (
// Equation(s):
// \sevenSegmentDecoder_0|WideOr3~0_combout  = (\cpu_test|port_b_out [1] & ((\cpu_test|port_b_out [2] & ((\cpu_test|port_b_out [0]))) # (!\cpu_test|port_b_out [2] & (\cpu_test|port_b_out [3] & !\cpu_test|port_b_out [0])))) # (!\cpu_test|port_b_out [1] & 
// (!\cpu_test|port_b_out [3] & (\cpu_test|port_b_out [2] $ (\cpu_test|port_b_out [0]))))

	.dataa(\cpu_test|port_b_out [2]),
	.datab(\cpu_test|port_b_out [3]),
	.datac(\cpu_test|port_b_out [0]),
	.datad(\cpu_test|port_b_out [1]),
	.cin(gnd),
	.combout(\sevenSegmentDecoder_0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenSegmentDecoder_0|WideOr3~0 .lut_mask = 16'hA412;
defparam \sevenSegmentDecoder_0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N4
cycloneiii_lcell_comb \sevenSegmentDecoder_0|WideOr2~0 (
// Equation(s):
// \sevenSegmentDecoder_0|WideOr2~0_combout  = (\cpu_test|port_b_out [1] & (((!\cpu_test|port_b_out [3] & \cpu_test|port_b_out [0])))) # (!\cpu_test|port_b_out [1] & ((\cpu_test|port_b_out [2] & (!\cpu_test|port_b_out [3])) # (!\cpu_test|port_b_out [2] & 
// ((\cpu_test|port_b_out [0])))))

	.dataa(\cpu_test|port_b_out [2]),
	.datab(\cpu_test|port_b_out [3]),
	.datac(\cpu_test|port_b_out [0]),
	.datad(\cpu_test|port_b_out [1]),
	.cin(gnd),
	.combout(\sevenSegmentDecoder_0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenSegmentDecoder_0|WideOr2~0 .lut_mask = 16'h3072;
defparam \sevenSegmentDecoder_0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N22
cycloneiii_lcell_comb \sevenSegmentDecoder_0|WideOr1~0 (
// Equation(s):
// \sevenSegmentDecoder_0|WideOr1~0_combout  = (\cpu_test|port_b_out [2] & (\cpu_test|port_b_out [0] & (\cpu_test|port_b_out [3] $ (\cpu_test|port_b_out [1])))) # (!\cpu_test|port_b_out [2] & (!\cpu_test|port_b_out [3] & ((\cpu_test|port_b_out [0]) # 
// (\cpu_test|port_b_out [1]))))

	.dataa(\cpu_test|port_b_out [2]),
	.datab(\cpu_test|port_b_out [3]),
	.datac(\cpu_test|port_b_out [0]),
	.datad(\cpu_test|port_b_out [1]),
	.cin(gnd),
	.combout(\sevenSegmentDecoder_0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenSegmentDecoder_0|WideOr1~0 .lut_mask = 16'h3190;
defparam \sevenSegmentDecoder_0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N12
cycloneiii_lcell_comb \sevenSegmentDecoder_0|WideOr0~0 (
// Equation(s):
// \sevenSegmentDecoder_0|WideOr0~0_combout  = (\cpu_test|port_b_out [0] & ((\cpu_test|port_b_out [3]) # (\cpu_test|port_b_out [2] $ (\cpu_test|port_b_out [1])))) # (!\cpu_test|port_b_out [0] & ((\cpu_test|port_b_out [1]) # (\cpu_test|port_b_out [2] $ 
// (\cpu_test|port_b_out [3]))))

	.dataa(\cpu_test|port_b_out [2]),
	.datab(\cpu_test|port_b_out [3]),
	.datac(\cpu_test|port_b_out [0]),
	.datad(\cpu_test|port_b_out [1]),
	.cin(gnd),
	.combout(\sevenSegmentDecoder_0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenSegmentDecoder_0|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \sevenSegmentDecoder_0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneiii_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneiii_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneiii_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneiii_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneiii_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneiii_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneiii_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneiii_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N1
cycloneiii_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N1
cycloneiii_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneiii_io_ibuf \BTN[0]~input (
	.i(BTN[0]),
	.ibar(gnd),
	.o(\BTN[0]~input_o ));
// synopsys translate_off
defparam \BTN[0]~input .bus_hold = "false";
defparam \BTN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneiii_io_ibuf \BTN[2]~input (
	.i(BTN[2]),
	.ibar(gnd),
	.o(\BTN[2]~input_o ));
// synopsys translate_off
defparam \BTN[2]~input .bus_hold = "false";
defparam \BTN[2]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

endmodule
