<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › rtlwifi › rtl8192se › def.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>def.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2009-2012  Realtek Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA</span>
<span class="cm"> *</span>
<span class="cm"> * The full GNU General Public License is included in this distribution in the</span>
<span class="cm"> * file called LICENSE.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact Information:</span>
<span class="cm"> * wlanfae &lt;wlanfae@realtek.com&gt;</span>
<span class="cm"> * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,</span>
<span class="cm"> * Hsinchu 300, Taiwan.</span>
<span class="cm"> *</span>
<span class="cm"> * Larry Finger &lt;Larry.Finger@lwfinger.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *****************************************************************************/</span>
<span class="cp">#ifndef __REALTEK_92S_DEF_H__</span>
<span class="cp">#define __REALTEK_92S_DEF_H__</span>

<span class="cp">#define RX_MPDU_QUEUE				0</span>
<span class="cp">#define RX_CMD_QUEUE				1</span>
<span class="cp">#define RX_MAX_QUEUE				2</span>

<span class="cp">#define SHORT_SLOT_TIME				9</span>
<span class="cp">#define NON_SHORT_SLOT_TIME			20</span>

<span class="cm">/* Rx smooth factor */</span>
<span class="cp">#define	RX_SMOOTH_FACTOR			20</span>

<span class="cm">/* Queue Select Value in TxDesc */</span>
<span class="cp">#define QSLT_BK					0x2</span>
<span class="cp">#define QSLT_BE					0x0</span>
<span class="cp">#define QSLT_VI					0x5</span>
<span class="cp">#define QSLT_VO					0x6</span>
<span class="cp">#define QSLT_BEACON				0x10</span>
<span class="cp">#define QSLT_HIGH				0x11</span>
<span class="cp">#define QSLT_MGNT				0x12</span>
<span class="cp">#define QSLT_CMD				0x13</span>

<span class="cp">#define	PHY_RSSI_SLID_WIN_MAX			100</span>
<span class="cp">#define	PHY_LINKQUALITY_SLID_WIN_MAX		20</span>
<span class="cp">#define	PHY_BEACON_RSSI_SLID_WIN_MAX		10</span>

<span class="cm">/* Tx Desc */</span>
<span class="cp">#define TX_DESC_SIZE_RTL8192S			(16 * 4)</span>
<span class="cp">#define TX_CMDDESC_SIZE_RTL8192S		(16 * 4)</span>

<span class="cm">/* Define a macro that takes a le32 word, converts it to host ordering,</span>
<span class="cm"> * right shifts by a specified count, creates a mask of the specified</span>
<span class="cm"> * bit count, and extracts that number of bits.</span>
<span class="cm"> */</span>

<span class="cp">#define SHIFT_AND_MASK_LE(__pdesc, __shift, __mask)		\</span>
<span class="cp">	((le32_to_cpu(*(((__le32 *)(__pdesc)))) &gt;&gt; (__shift)) &amp;	\</span>
<span class="cp">	BIT_LEN_MASK_32(__mask))</span>

<span class="cm">/* Define a macro that clears a bit field in an le32 word and</span>
<span class="cm"> * sets the specified value into that bit field. The resulting</span>
<span class="cm"> * value remains in le32 ordering; however, it is properly converted</span>
<span class="cm"> * to host ordering for the clear and set operations before conversion</span>
<span class="cm"> * back to le32.</span>
<span class="cm"> */</span>

<span class="cp">#define SET_BITS_OFFSET_LE(__pdesc, __shift, __len, __val)	\</span>
<span class="cp">	(*(__le32 *)(__pdesc) =					\</span>
<span class="cp">	(cpu_to_le32((le32_to_cpu(*((__le32 *)(__pdesc))) &amp;	\</span>
<span class="cp">	(~(BIT_OFFSET_LEN_MASK_32((__shift), __len)))) |	\</span>
<span class="cp">	(((u32)(__val) &amp; BIT_LEN_MASK_32(__len)) &lt;&lt; (__shift)))));</span>

<span class="cm">/* macros to read/write various fields in RX or TX descriptors */</span>

<span class="cm">/* Dword 0 */</span>
<span class="cp">#define SET_TX_DESC_PKT_SIZE(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 0, 16, __val)</span>
<span class="cp">#define SET_TX_DESC_OFFSET(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 16, 8, __val)</span>
<span class="cp">#define SET_TX_DESC_TYPE(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 24, 2, __val)</span>
<span class="cp">#define SET_TX_DESC_LAST_SEG(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 26, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_FIRST_SEG(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 27, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_LINIP(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 28, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_AMSDU(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 29, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_GREEN_FIELD(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 30, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_OWN(__pdesc, __val)				\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 31, 1, __val)</span>

<span class="cp">#define GET_TX_DESC_OWN(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 31, 1)</span>

<span class="cm">/* Dword 1 */</span>
<span class="cp">#define SET_TX_DESC_MACID(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 0, 5, __val)</span>
<span class="cp">#define SET_TX_DESC_MORE_DATA(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 5, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_MORE_FRAG(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 6, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_PIFS(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 7, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_QUEUE_SEL(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 8, 5, __val)</span>
<span class="cp">#define SET_TX_DESC_ACK_POLICY(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 13, 2, __val)</span>
<span class="cp">#define SET_TX_DESC_NO_ACM(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 15, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_NON_QOS(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 16, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_KEY_ID(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 17, 2, __val)</span>
<span class="cp">#define SET_TX_DESC_OUI(__pdesc, __val)				\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 19, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_PKT_TYPE(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 20, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_EN_DESC_ID(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 21, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_SEC_TYPE(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 22, 2, __val)</span>
<span class="cp">#define SET_TX_DESC_WDS(__pdesc, __val)				\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 24, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_HTC(__pdesc, __val)				\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 25, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_PKT_OFFSET(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 26, 5, __val)</span>
<span class="cp">#define SET_TX_DESC_HWPC(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 27, 1, __val)</span>

<span class="cm">/* Dword 2 */</span>
<span class="cp">#define SET_TX_DESC_DATA_RETRY_LIMIT(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 8, 0, 6, __val)</span>
<span class="cp">#define SET_TX_DESC_RETRY_LIMIT_ENABLE(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 8, 6, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_TSFL(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 8, 7, 5, __val)</span>
<span class="cp">#define SET_TX_DESC_RTS_RETRY_COUNT(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 8, 12, 6, __val)</span>
<span class="cp">#define SET_TX_DESC_DATA_RETRY_COUNT(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 8, 18, 6, __val)</span>
<span class="cp">#define	SET_TX_DESC_RSVD_MACID(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(((__pdesc) + 8), 24, 5, __val)</span>
<span class="cp">#define SET_TX_DESC_AGG_ENABLE(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 8, 29, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_AGG_BREAK(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 8, 30, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_OWN_MAC(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 8, 31, 1, __val)</span>

<span class="cm">/* Dword 3 */</span>
<span class="cp">#define SET_TX_DESC_NEXT_HEAP_PAGE(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 0, 8, __val)</span>
<span class="cp">#define SET_TX_DESC_TAIL_PAGE(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 8, 8, __val)</span>
<span class="cp">#define SET_TX_DESC_SEQ(__pdesc, __val)				\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 16, 12, __val)</span>
<span class="cp">#define SET_TX_DESC_FRAG(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 28, 4, __val)</span>

<span class="cm">/* Dword 4 */</span>
<span class="cp">#define SET_TX_DESC_RTS_RATE(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 0, 6, __val)</span>
<span class="cp">#define SET_TX_DESC_DISABLE_RTS_FB(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 6, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_RTS_RATE_FB_LIMIT(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 7, 4, __val)</span>
<span class="cp">#define SET_TX_DESC_CTS_ENABLE(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 11, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_RTS_ENABLE(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 12, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_RA_BRSR_ID(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 13, 3, __val)</span>
<span class="cp">#define SET_TX_DESC_TXHT(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 16, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_TX_SHORT(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 17, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_TX_BANDWIDTH(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 18, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_TX_SUB_CARRIER(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 19, 2, __val)</span>
<span class="cp">#define SET_TX_DESC_TX_STBC(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 21, 2, __val)</span>
<span class="cp">#define SET_TX_DESC_TX_REVERSE_DIRECTION(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 23, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_RTS_HT(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 24, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_RTS_SHORT(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 25, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_RTS_BANDWIDTH(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 26, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_RTS_SUB_CARRIER(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 27, 2, __val)</span>
<span class="cp">#define SET_TX_DESC_RTS_STBC(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 29, 2, __val)</span>
<span class="cp">#define SET_TX_DESC_USER_RATE(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 31, 1, __val)</span>

<span class="cm">/* Dword 5 */</span>
<span class="cp">#define SET_TX_DESC_PACKET_ID(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 20, 0, 9, __val)</span>
<span class="cp">#define SET_TX_DESC_TX_RATE(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 20, 9, 6, __val)</span>
<span class="cp">#define SET_TX_DESC_DISABLE_FB(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 20, 15, 1, __val)</span>
<span class="cp">#define SET_TX_DESC_DATA_RATE_FB_LIMIT(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 20, 16, 5, __val)</span>
<span class="cp">#define SET_TX_DESC_TX_AGC(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 20, 21, 11, __val)</span>

<span class="cm">/* Dword 6 */</span>
<span class="cp">#define SET_TX_DESC_IP_CHECK_SUM(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 24, 0, 16, __val)</span>
<span class="cp">#define SET_TX_DESC_TCP_CHECK_SUM(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 24, 16, 16, __val)</span>

<span class="cm">/* Dword 7 */</span>
<span class="cp">#define SET_TX_DESC_TX_BUFFER_SIZE(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 28, 0, 16, __val)</span>
<span class="cp">#define SET_TX_DESC_IP_HEADER_OFFSET(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 28, 16, 8, __val)</span>
<span class="cp">#define SET_TX_DESC_TCP_ENABLE(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 28, 31, 1, __val)</span>

<span class="cm">/* Dword 8 */</span>
<span class="cp">#define SET_TX_DESC_TX_BUFFER_ADDRESS(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 32, 0, 32, __val)</span>
<span class="cp">#define GET_TX_DESC_TX_BUFFER_ADDRESS(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 32, 0, 32)</span>

<span class="cm">/* Dword 9 */</span>
<span class="cp">#define SET_TX_DESC_NEXT_DESC_ADDRESS(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 36, 0, 32, __val)</span>

<span class="cm">/* Because the PCI Tx descriptors are chaied at the</span>
<span class="cm"> * initialization and all the NextDescAddresses in</span>
<span class="cm"> * these descriptors cannot not be cleared (,or</span>
<span class="cm"> * driver/HW cannot find the next descriptor), the</span>
<span class="cm"> * offset 36 (NextDescAddresses) is reserved when</span>
<span class="cm"> * the desc is cleared. */</span>
<span class="cp">#define	TX_DESC_NEXT_DESC_OFFSET			36</span>
<span class="cp">#define CLEAR_PCI_TX_DESC_CONTENT(__pdesc, _size)		\</span>
<span class="cp">	memset(__pdesc, 0, min_t(size_t, _size, TX_DESC_NEXT_DESC_OFFSET))</span>

<span class="cm">/* Rx Desc */</span>
<span class="cp">#define RX_STATUS_DESC_SIZE				24</span>
<span class="cp">#define RX_DRV_INFO_SIZE_UNIT				8</span>

<span class="cm">/* DWORD 0 */</span>
<span class="cp">#define SET_RX_STATUS_DESC_PKT_LEN(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 0, 14, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_CRC32(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 14, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_ICV(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 15, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_DRVINFO_SIZE(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 16, 4, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_SECURITY(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 20, 3, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_QOS(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 23, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_SHIFT(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 24, 2, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_PHY_STATUS(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 26, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_SWDEC(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 27, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_LAST_SEG(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 28, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_FIRST_SEG(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 29, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_EOR(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 30, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_OWN(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc, 31, 1, __val)</span>

<span class="cp">#define GET_RX_STATUS_DESC_PKT_LEN(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 0, 14)</span>
<span class="cp">#define GET_RX_STATUS_DESC_CRC32(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 14, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_ICV(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 15, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_DRVINFO_SIZE(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 16, 4)</span>
<span class="cp">#define GET_RX_STATUS_DESC_SECURITY(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 20, 3)</span>
<span class="cp">#define GET_RX_STATUS_DESC_QOS(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 23, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_SHIFT(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 24, 2)</span>
<span class="cp">#define GET_RX_STATUS_DESC_PHY_STATUS(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 26, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_SWDEC(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 27, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_LAST_SEG(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 28, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_FIRST_SEG(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 29, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_EOR(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 30, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_OWN(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc, 31, 1)</span>

<span class="cm">/* DWORD 1 */</span>
<span class="cp">#define SET_RX_STATUS_DESC_MACID(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 0, 5, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_TID(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 5, 4, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_PAGGR(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 14, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_FAGGR(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 15, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_A1_FIT(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 16, 4, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_A2_FIT(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 20, 4, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_PAM(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 24, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_PWR(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 25, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_MOREDATA(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 26, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_MOREFRAG(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 27, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_TYPE(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 28, 2, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_MC(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 30, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_BC(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 4, 31, 1, __val)</span>

<span class="cp">#define GET_RX_STATUS_DEC_MACID(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 4, 0, 5)</span>
<span class="cp">#define GET_RX_STATUS_DESC_TID(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 4, 5, 4)</span>
<span class="cp">#define GET_RX_STATUS_DESC_PAGGR(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 4, 14, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_FAGGR(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 4, 15, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_A1_FIT(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 4, 16, 4)</span>
<span class="cp">#define GET_RX_STATUS_DESC_A2_FIT(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 4, 20, 4)</span>
<span class="cp">#define GET_RX_STATUS_DESC_PAM(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 4, 24, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_PWR(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 4, 25, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_MORE_DATA(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 4, 26, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_MORE_FRAG(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 4, 27, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_TYPE(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 4, 28, 2)</span>
<span class="cp">#define GET_RX_STATUS_DESC_MC(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 4, 30, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_BC(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 4, 31, 1)</span>

<span class="cm">/* DWORD 2 */</span>
<span class="cp">#define SET_RX_STATUS_DESC_SEQ(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 8, 0, 12, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_FRAG(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 8, 12, 4, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_NEXT_PKTLEN(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 8, 16, 8, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_NEXT_IND(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 8, 30, 1, __val)</span>

<span class="cp">#define GET_RX_STATUS_DESC_SEQ(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 8, 0, 12)</span>
<span class="cp">#define GET_RX_STATUS_DESC_FRAG(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 8, 12, 4)</span>
<span class="cp">#define GET_RX_STATUS_DESC_NEXT_PKTLEN(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 8, 16, 8)</span>
<span class="cp">#define GET_RX_STATUS_DESC_NEXT_IND(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 8, 30, 1)</span>

<span class="cm">/* DWORD 3 */</span>
<span class="cp">#define SET_RX_STATUS_DESC_RX_MCS(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 0, 6, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_RX_HT(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 6, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_AMSDU(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 7, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_SPLCP(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 8, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_BW(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 9, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_HTC(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 10, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_TCP_CHK_RPT(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 11, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_IP_CHK_RPT(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 12, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_TCP_CHK_VALID(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 13, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_HWPC_ERR(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 14, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_HWPC_IND(__pdesc, __val)		\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 15, 1, __val)</span>
<span class="cp">#define SET_RX_STATUS_DESC_IV0(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 12, 16, 16, __val)</span>

<span class="cp">#define GET_RX_STATUS_DESC_RX_MCS(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 12, 0, 6)</span>
<span class="cp">#define GET_RX_STATUS_DESC_RX_HT(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 12, 6, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_AMSDU(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 12, 7, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_SPLCP(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 12, 8, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_BW(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 12, 9, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_HTC(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 12, 10, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_TCP_CHK_RPT(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 12, 11, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_IP_CHK_RPT(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 12, 12, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_TCP_CHK_VALID(__pdesc)		\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 12, 13, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_HWPC_ERR(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 12, 14, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_HWPC_IND(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 12, 15, 1)</span>
<span class="cp">#define GET_RX_STATUS_DESC_IV0(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 12, 16, 16)</span>

<span class="cm">/* DWORD 4 */</span>
<span class="cp">#define SET_RX_STATUS_DESC_IV1(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 16, 0, 32, __val)</span>
<span class="cp">#define GET_RX_STATUS_DESC_IV1(__pdesc)				\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 16, 0, 32)</span>

<span class="cm">/* DWORD 5 */</span>
<span class="cp">#define SET_RX_STATUS_DESC_TSFL(__pdesc, __val)			\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 20, 0, 32, __val)</span>
<span class="cp">#define GET_RX_STATUS_DESC_TSFL(__pdesc)			\</span>
<span class="cp">	SHIFT_AND_MASK_LE(__pdesc + 20, 0, 32)</span>

<span class="cm">/* DWORD 6 */</span>
<span class="cp">#define SET_RX_STATUS__DESC_BUFF_ADDR(__pdesc, __val)	\</span>
<span class="cp">	SET_BITS_OFFSET_LE(__pdesc + 24, 0, 32, __val)</span>

<span class="cp">#define SE_RX_HAL_IS_CCK_RATE(_pdesc)\</span>
<span class="cp">	(GET_RX_STATUS_DESC_RX_MCS(_pdesc) == DESC92_RATE1M ||	\</span>
<span class="cp">	 GET_RX_STATUS_DESC_RX_MCS(_pdesc) == DESC92_RATE2M ||	\</span>
<span class="cp">	 GET_RX_STATUS_DESC_RX_MCS(_pdesc) == DESC92_RATE5_5M ||\</span>
<span class="cp">	 GET_RX_STATUS_DESC_RX_MCS(_pdesc) == DESC92_RATE11M)</span>

<span class="k">enum</span> <span class="n">rf_optype</span> <span class="p">{</span>
	<span class="n">RF_OP_BY_SW_3WIRE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">RF_OP_BY_FW</span><span class="p">,</span>
	<span class="n">RF_OP_MAX</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">ic_inferiority</span> <span class="p">{</span>
	<span class="n">IC_INFERIORITY_A</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">IC_INFERIORITY_B</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">fwcmd_iotype</span> <span class="p">{</span>
	<span class="cm">/* For DIG DM */</span>
	<span class="n">FW_CMD_DIG_ENABLE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">FW_CMD_DIG_DISABLE</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">FW_CMD_DIG_HALT</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">FW_CMD_DIG_RESUME</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="cm">/* For High Power DM */</span>
	<span class="n">FW_CMD_HIGH_PWR_ENABLE</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">FW_CMD_HIGH_PWR_DISABLE</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="cm">/* For Rate adaptive DM */</span>
	<span class="n">FW_CMD_RA_RESET</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="n">FW_CMD_RA_ACTIVE</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="n">FW_CMD_RA_REFRESH_N</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">FW_CMD_RA_REFRESH_BG</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
	<span class="n">FW_CMD_RA_INIT</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
	<span class="cm">/* For FW supported IQK */</span>
	<span class="n">FW_CMD_IQK_INIT</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
	<span class="cm">/* Tx power tracking switch,</span>
<span class="cm">	 * MP driver only */</span>
	<span class="n">FW_CMD_TXPWR_TRACK_ENABLE</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
	<span class="cm">/* Tx power tracking switch,</span>
<span class="cm">	 * MP driver only */</span>
	<span class="n">FW_CMD_TXPWR_TRACK_DISABLE</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span>
	<span class="cm">/* Tx power tracking with thermal</span>
<span class="cm">	 * indication, for Normal driver */</span>
	<span class="n">FW_CMD_TXPWR_TRACK_THERMAL</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
	<span class="n">FW_CMD_PAUSE_DM_BY_SCAN</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span>
	<span class="n">FW_CMD_RESUME_DM_BY_SCAN</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">FW_CMD_RA_REFRESH_N_COMB</span> <span class="o">=</span> <span class="mi">17</span><span class="p">,</span>
	<span class="n">FW_CMD_RA_REFRESH_BG_COMB</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span>
	<span class="n">FW_CMD_ANTENNA_SW_ENABLE</span> <span class="o">=</span> <span class="mi">19</span><span class="p">,</span>
	<span class="n">FW_CMD_ANTENNA_SW_DISABLE</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
	<span class="cm">/* Tx Status report for CCX from FW */</span>
	<span class="n">FW_CMD_TX_FEEDBACK_CCX_ENABLE</span> <span class="o">=</span> <span class="mi">21</span><span class="p">,</span>
	<span class="cm">/* Indifate firmware that driver</span>
<span class="cm">	 * enters LPS, For PS-Poll issue */</span>
	<span class="n">FW_CMD_LPS_ENTER</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span>
	<span class="cm">/* Indicate firmware that driver</span>
<span class="cm">	 * leave LPS*/</span>
	<span class="n">FW_CMD_LPS_LEAVE</span> <span class="o">=</span> <span class="mi">23</span><span class="p">,</span>
	<span class="cm">/* Set DIG mode to signal strength */</span>
	<span class="n">FW_CMD_DIG_MODE_SS</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span>
	<span class="cm">/* Set DIG mode to false alarm. */</span>
	<span class="n">FW_CMD_DIG_MODE_FA</span> <span class="o">=</span> <span class="mi">25</span><span class="p">,</span>
	<span class="n">FW_CMD_ADD_A2_ENTRY</span> <span class="o">=</span> <span class="mi">26</span><span class="p">,</span>
	<span class="n">FW_CMD_CTRL_DM_BY_DRIVER</span> <span class="o">=</span> <span class="mi">27</span><span class="p">,</span>
	<span class="n">FW_CMD_CTRL_DM_BY_DRIVER_NEW</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span>
	<span class="n">FW_CMD_PAPE_CONTROL</span> <span class="o">=</span> <span class="mi">29</span><span class="p">,</span>
	<span class="n">FW_CMD_IQK_ENABLE</span> <span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Driver info contain PHY status</span>
<span class="cm"> * and other variabel size info</span>
<span class="cm"> * PHY Status content as below</span>
<span class="cm"> */</span>
<span class="k">struct</span>  <span class="n">rx_fwinfo</span> <span class="p">{</span>
	<span class="cm">/* DWORD 0 */</span>
	<span class="n">u8</span> <span class="n">gain_trsw</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="cm">/* DWORD 1 */</span>
	<span class="n">u8</span> <span class="n">pwdb_all</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cfosho</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="cm">/* DWORD 2 */</span>
	<span class="n">u8</span> <span class="n">cfotail</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="cm">/* DWORD 3 */</span>
	<span class="n">s8</span> <span class="n">rxevm</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">s8</span> <span class="n">rxsnr</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="cm">/* DWORD 4 */</span>
	<span class="n">u8</span> <span class="n">pdsnr</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="cm">/* DWORD 5 */</span>
	<span class="n">u8</span> <span class="n">csi_current</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">csi_target</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="cm">/* DWORD 6 */</span>
	<span class="n">u8</span> <span class="n">sigevm</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">max_ex_pwr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ex_intf_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sgi_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rxsc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserve</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">phy_sts_cck_8192s_t</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">adc_pwdb_x</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">sq_rpt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cck_agc_rpt</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
