{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613008575125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613008575136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 10 20:56:14 2021 " "Processing started: Wed Feb 10 20:56:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613008575136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613008575136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2tut -c lab2tut " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2tut -c lab2tut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613008575137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613008576479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613008576479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2tut/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613008594083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613008594083 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "s0 lab2tut.v(53) " "Verilog HDL Declaration error at lab2tut.v(53): identifier \"s0\" is already declared in the present scope" {  } { { "lab2tut.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2tut/lab2tut.v" 53 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1613008594090 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "s0 lab2tut.v(54) " "Verilog HDL Declaration error at lab2tut.v(54): identifier \"s0\" is already declared in the present scope" {  } { { "lab2tut.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2tut/lab2tut.v" 54 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1613008594091 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "s0 lab2tut.v(55) " "Verilog HDL Declaration error at lab2tut.v(55): identifier \"s0\" is already declared in the present scope" {  } { { "lab2tut.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2tut/lab2tut.v" 55 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1613008594091 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "s0 lab2tut.v(56) " "Verilog HDL Declaration error at lab2tut.v(56): identifier \"s0\" is already declared in the present scope" {  } { { "lab2tut.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2tut/lab2tut.v" 56 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1613008594091 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "s0 lab2tut.v(57) " "Verilog HDL Declaration error at lab2tut.v(57): identifier \"s0\" is already declared in the present scope" {  } { { "lab2tut.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2tut/lab2tut.v" 57 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1613008594091 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lab2tut lab2tut.v(1) " "Ignored design unit \"lab2tut\" at lab2tut.v(1) due to previous errors" {  } { { "lab2tut.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2tut/lab2tut.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613008594091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2tut.v 0 0 " "Found 0 design units, including 0 entities, in source file lab2tut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613008594092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2tut/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613008594099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613008594099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2tut/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613008594108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613008594108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_bcd_converter " "Found entity 1: hex_to_bcd_converter" {  } { { "hex_to_bcd_converter.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2tut/hex_to_bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613008594115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613008594115 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613008594329 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 10 20:56:34 2021 " "Processing ended: Wed Feb 10 20:56:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613008594329 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613008594329 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613008594329 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613008594329 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613008595000 ""}
