

================================================================
== Vitis HLS Report for 'fp2_decode_1_Pipeline_VITIS_LOOP_53_2'
================================================================
* Date:           Tue May 20 14:37:29 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      137|      137|  1.370 us|  1.370 us|  128|  128|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_2  |      135|      135|        12|          2|          1|    63|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    521|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    133|    -|
|Register         |        -|    -|     193|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     193|    686|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |add_ln53_fu_175_p2              |         +|   0|  0|   14|           6|           1|
    |add_ln55_fu_141_p2              |         +|   0|  0|   39|          32|          32|
    |add_ln56_3_fu_153_p2            |         +|   0|  0|   14|           7|           6|
    |add_ln56_fu_163_p2              |         +|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_11001_grp2  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001_grp4  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001_grp1  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001_grp3  |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_io_grp1         |       and|   0|  0|    2|           1|           1|
    |ap_condition_247                |       and|   0|  0|    2|           1|           1|
    |ap_condition_483                |       and|   0|  0|    2|           1|           1|
    |icmp_ln53_fu_127_p2             |      icmp|   0|  0|   14|           6|           2|
    |ap_block_pp0_stage0_11001       |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001       |        or|   0|  0|    2|           1|           1|
    |shl_ln55_4_fu_211_p2            |       shl|   0|  0|  182|          64|          64|
    |shl_ln55_fu_195_p2              |       shl|   0|  0|   17|           1|           8|
    |shl_ln56_fu_235_p2              |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0                   |       xor|   0|  0|    2|           1|           2|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |Total                           |          |   0|  0|  521|         222|         220|
    +--------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |PKB_address0_local       |  14|          3|    6|         18|
    |PKB_d0_local             |  14|          3|   64|        192|
    |PKB_we0_local            |  14|          3|    8|         24|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    6|         12|
    |gmem2_blk_n_AR           |   9|          2|    1|          2|
    |gmem2_blk_n_R            |   9|          2|    1|          2|
    |i_244_fu_66              |   9|          2|    6|         12|
    |m_axi_gmem2_0_ARADDR     |  14|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 133|         29|  128|        367|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp4_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp3_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |gmem2_addr_2_read_reg_304                  |   8|   0|    8|          0|
    |gmem2_addr_2_reg_278                       |  32|   0|   32|          0|
    |gmem2_addr_read_reg_284                    |   8|   0|    8|          0|
    |gmem2_addr_reg_272                         |  32|   0|   32|          0|
    |i_244_fu_66                                |   6|   0|    6|          0|
    |i_reg_260                                  |   6|   0|    6|          0|
    |icmp_ln53_reg_268                          |   1|   0|    1|          0|
    |lshr_ln_reg_299                            |   3|   0|    3|          0|
    |shl_ln55_reg_289                           |   8|   0|    8|          0|
    |zext_ln55_4_reg_294                        |   6|   0|   64|         58|
    |i_reg_260                                  |  64|  32|    6|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 193|  32|  193|         58|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  fp2_decode.1_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  fp2_decode.1_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  fp2_decode.1_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  fp2_decode.1_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  fp2_decode.1_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  fp2_decode.1_Pipeline_VITIS_LOOP_53_2|  return value|
|m_axi_gmem2_0_AWVALID   |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWREADY   |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWADDR    |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWID      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWLEN     |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWBURST   |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWPROT    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWQOS     |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWREGION  |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_AWUSER    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WVALID    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WREADY    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WDATA     |  out|    8|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WSTRB     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WLAST     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WID       |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_WUSER     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARVALID   |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARREADY   |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARADDR    |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARID      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARLEN     |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARBURST   |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARPROT    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARQOS     |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARREGION  |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_ARUSER    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RVALID    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RREADY    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RDATA     |   in|    8|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RLAST     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RID       |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM  |   in|   11|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RUSER     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_RRESP     |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BVALID    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BREADY    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BRESP     |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BID       |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_0_BUSER     |   in|    1|       m_axi|                                  gmem2|       pointer|
|enc                     |   in|   32|     ap_none|                                    enc|        scalar|
|PKB_address0            |  out|    6|   ap_memory|                                    PKB|         array|
|PKB_ce0                 |  out|    1|   ap_memory|                                    PKB|         array|
|PKB_we0                 |  out|    8|   ap_memory|                                    PKB|         array|
|PKB_d0                  |  out|   64|   ap_memory|                                    PKB|         array|
+------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 2, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.01>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_244 = alloca i32 1" [src/sidh.c:49]   --->   Operation 15 'alloca' 'i_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 16 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_73, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%enc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %enc"   --->   Operation 18 'read' 'enc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln49 = store i6 0, i6 %i_244" [src/sidh.c:49]   --->   Operation 19 'store' 'store_ln49' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc13"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = load i6 %i_244" [src/sidh.c:55]   --->   Operation 21 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.82ns)   --->   "%icmp_ln53 = icmp_eq  i6 %i, i6 63" [src/sidh.c:53]   --->   Operation 22 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc13.split, void %memset.loop.i.i.i.preheader.exitStub" [src/sidh.c:53]   --->   Operation 23 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i6 %i" [src/sidh.c:53]   --->   Operation 24 'zext' 'zext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i6 %i" [src/sidh.c:49]   --->   Operation 25 'zext' 'zext_ln49' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.55ns)   --->   "%add_ln55 = add i32 %zext_ln49, i32 %enc_read" [src/sidh.c:55]   --->   Operation 26 'add' 'add_ln55' <Predicate = (!icmp_ln53)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i8 %gmem2, i32 %add_ln55" [src/sidh.c:55]   --->   Operation 27 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.87ns)   --->   "%add_ln56_3 = add i7 %zext_ln53, i7 63" [src/sidh.c:56]   --->   Operation 28 'add' 'add_ln56_3' <Predicate = (!icmp_ln53)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln56_6 = zext i7 %add_ln56_3" [src/sidh.c:56]   --->   Operation 29 'zext' 'zext_ln56_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %zext_ln56_6, i32 %enc_read" [src/sidh.c:56]   --->   Operation 30 'add' 'add_ln56' <Predicate = (!icmp_ln53)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%gmem2_addr_2 = getelementptr i8 %gmem2, i32 %add_ln56" [src/sidh.c:56]   --->   Operation 31 'getelementptr' 'gmem2_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln53 = add i6 %i, i6 1" [src/sidh.c:53]   --->   Operation 32 'add' 'add_ln53' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [8/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 33 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln49 = store i6 %add_ln53, i6 %i_244" [src/sidh.c:49]   --->   Operation 34 'store' 'store_ln49' <Predicate = (!icmp_ln53)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 35 [7/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 35 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 36 [8/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_2, i32 1" [src/sidh.c:56]   --->   Operation 36 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 37 [6/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 37 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 38 [7/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_2, i32 1" [src/sidh.c:56]   --->   Operation 38 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 39 [5/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 39 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 40 [6/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_2, i32 1" [src/sidh.c:56]   --->   Operation 40 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 41 [4/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 41 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 42 [5/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_2, i32 1" [src/sidh.c:56]   --->   Operation 42 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 43 [3/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 43 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 44 [4/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_2, i32 1" [src/sidh.c:56]   --->   Operation 44 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 45 [2/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 45 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 46 [3/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_2, i32 1" [src/sidh.c:56]   --->   Operation 46 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 47 [1/8] (7.30ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr, i32 1" [src/sidh.c:55]   --->   Operation 47 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 48 [2/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_2, i32 1" [src/sidh.c:56]   --->   Operation 48 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 49 [1/1] (7.30ns)   --->   "%gmem2_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i32 %gmem2_addr" [src/sidh.c:55]   --->   Operation 49 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 50 [1/8] (7.30ns)   --->   "%gmem2_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i32 %gmem2_addr_2, i32 1" [src/sidh.c:56]   --->   Operation 50 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 73 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 1.58>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i8 %gmem2_addr_read" [src/sidh.c:55]   --->   Operation 51 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i6 %i" [src/sidh.c:55]   --->   Operation 52 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i3 %trunc_ln55" [src/sidh.c:55]   --->   Operation 53 'zext' 'zext_ln55_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (2.12ns)   --->   "%shl_ln55 = shl i8 1, i8 %zext_ln55_3" [src/sidh.c:55]   --->   Operation 54 'shl' 'shl_ln55' <Predicate = true> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln55_3 = shl i6 %i, i6 3" [src/sidh.c:55]   --->   Operation 55 'shl' 'shl_ln55_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i6 %shl_ln55_3" [src/sidh.c:55]   --->   Operation 56 'zext' 'zext_ln55_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (3.14ns)   --->   "%shl_ln55_4 = shl i64 %zext_ln55, i64 %zext_ln55_4" [src/sidh.c:55]   --->   Operation 57 'shl' 'shl_ln55_4' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %i, i32 3, i32 5" [src/sidh.c:55]   --->   Operation 58 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln55_5 = zext i3 %lshr_ln" [src/sidh.c:55]   --->   Operation 59 'zext' 'zext_ln55_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln55_5" [src/sidh.c:55]   --->   Operation 60 'getelementptr' 'PKB_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.p0i64, i6 %PKB_addr, i64 %shl_ln55_4, i8 %shl_ln55" [src/sidh.c:55]   --->   Operation 61 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_11 : Operation 62 [1/1] (7.30ns)   --->   "%gmem2_addr_2_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i32 %gmem2_addr_2" [src/sidh.c:56]   --->   Operation 62 'read' 'gmem2_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.40>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sidh.c:49]   --->   Operation 63 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63" [src/sidh.c:49]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/sidh.c:53]   --->   Operation 65 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %gmem2_addr_2_read" [src/sidh.c:56]   --->   Operation 66 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (3.14ns)   --->   "%shl_ln56 = shl i64 %zext_ln56, i64 %zext_ln55_4" [src/sidh.c:56]   --->   Operation 67 'shl' 'shl_ln56' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln56_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %lshr_ln" [src/sidh.c:56]   --->   Operation 68 'bitconcatenate' 'zext_ln56_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln56_8 = zext i4 %zext_ln56_7" [src/sidh.c:56]   --->   Operation 69 'zext' 'zext_ln56_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%PKB_addr_15 = getelementptr i64 %PKB, i32 0, i32 %zext_ln56_8" [src/sidh.c:56]   --->   Operation 70 'getelementptr' 'PKB_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln56 = store void @_ssdm_op_Write.bram.p0i64, i6 %PKB_addr_15, i64 %shl_ln56, i8 %shl_ln55" [src/sidh.c:56]   --->   Operation 71 'store' 'store_ln56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc13" [src/sidh.c:53]   --->   Operation 72 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ enc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_244                      (alloca                ) [ 0110000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
enc_read                   (read                  ) [ 0000000000000]
store_ln49                 (store                 ) [ 0000000000000]
br_ln0                     (br                    ) [ 0000000000000]
i                          (load                  ) [ 0111111111110]
icmp_ln53                  (icmp                  ) [ 0111111111100]
br_ln53                    (br                    ) [ 0000000000000]
zext_ln53                  (zext                  ) [ 0000000000000]
zext_ln49                  (zext                  ) [ 0000000000000]
add_ln55                   (add                   ) [ 0000000000000]
gmem2_addr                 (getelementptr         ) [ 0111111111100]
add_ln56_3                 (add                   ) [ 0000000000000]
zext_ln56_6                (zext                  ) [ 0000000000000]
add_ln56                   (add                   ) [ 0000000000000]
gmem2_addr_2               (getelementptr         ) [ 0111111111110]
add_ln53                   (add                   ) [ 0000000000000]
store_ln49                 (store                 ) [ 0000000000000]
gmem2_load_req             (readreq               ) [ 0000000000000]
gmem2_addr_read            (read                  ) [ 0100000000010]
gmem2_load_2_req           (readreq               ) [ 0000000000000]
zext_ln55                  (zext                  ) [ 0000000000000]
trunc_ln55                 (trunc                 ) [ 0000000000000]
zext_ln55_3                (zext                  ) [ 0000000000000]
shl_ln55                   (shl                   ) [ 0010000000001]
shl_ln55_3                 (shl                   ) [ 0000000000000]
zext_ln55_4                (zext                  ) [ 0010000000001]
shl_ln55_4                 (shl                   ) [ 0000000000000]
lshr_ln                    (partselect            ) [ 0010000000001]
zext_ln55_5                (zext                  ) [ 0000000000000]
PKB_addr                   (getelementptr         ) [ 0000000000000]
store_ln55                 (store                 ) [ 0000000000000]
gmem2_addr_2_read          (read                  ) [ 0010000000001]
specpipeline_ln49          (specpipeline          ) [ 0000000000000]
speclooptripcount_ln49     (speclooptripcount     ) [ 0000000000000]
specloopname_ln53          (specloopname          ) [ 0000000000000]
zext_ln56                  (zext                  ) [ 0000000000000]
shl_ln56                   (shl                   ) [ 0000000000000]
zext_ln56_7                (bitconcatenate        ) [ 0000000000000]
zext_ln56_8                (zext                  ) [ 0000000000000]
PKB_addr_15                (getelementptr         ) [ 0000000000000]
store_ln56                 (store                 ) [ 0000000000000]
br_ln53                    (br                    ) [ 0000000000000]
ret_ln0                    (ret                   ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="enc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="PKB">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_88"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_244_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_244/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="enc_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enc_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_readreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="1"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_load_req/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_readreq_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="2"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_load_2_req/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="gmem2_addr_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="9"/>
<pin id="93" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_read/10 "/>
</bind>
</comp>

<comp id="95" class="1004" name="gmem2_addr_2_read_read_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="10"/>
<pin id="98" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_2_read/11 "/>
</bind>
</comp>

<comp id="100" class="1004" name="PKB_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/11 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="64" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/11 store_ln56/12 "/>
</bind>
</comp>

<comp id="112" class="1004" name="PKB_addr_15_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr_15/12 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln49_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="6" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln53_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="6" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln53_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln49_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln55_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="gmem2_addr_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln56_3_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="0" index="1" bw="7" slack="0"/>
<pin id="156" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_3/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln56_6_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_6/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln56_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="gmem2_addr_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_2/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln53_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="1"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln49_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="0" index="1" bw="6" slack="1"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln55_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/11 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln55_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="10"/>
<pin id="190" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/11 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln55_3_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_3/11 "/>
</bind>
</comp>

<comp id="195" class="1004" name="shl_ln55_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="3" slack="0"/>
<pin id="198" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln55/11 "/>
</bind>
</comp>

<comp id="202" class="1004" name="shl_ln55_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="10"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln55_3/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln55_4_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_4/11 "/>
</bind>
</comp>

<comp id="211" class="1004" name="shl_ln55_4_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="6" slack="0"/>
<pin id="214" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln55_4/11 "/>
</bind>
</comp>

<comp id="218" class="1004" name="lshr_ln_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="6" slack="10"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="0" index="3" bw="4" slack="0"/>
<pin id="223" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/11 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln55_5_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_5/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln56_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/12 "/>
</bind>
</comp>

<comp id="235" class="1004" name="shl_ln56_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="1"/>
<pin id="238" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln56/12 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln56_7_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="3" slack="1"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln56_7/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln56_8_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_8/12 "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_244_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_244 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="1"/>
<pin id="262" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="268" class="1005" name="icmp_ln53_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="272" class="1005" name="gmem2_addr_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="1"/>
<pin id="274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="gmem2_addr_2_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="2"/>
<pin id="280" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gmem2_addr_2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="gmem2_addr_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="shl_ln55_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="1"/>
<pin id="291" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln55 "/>
</bind>
</comp>

<comp id="294" class="1005" name="zext_ln55_4_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_4 "/>
</bind>
</comp>

<comp id="299" class="1005" name="lshr_ln_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="1"/>
<pin id="301" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="304" class="1005" name="gmem2_addr_2_read_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="124" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="124" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="70" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="141" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="133" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="70" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="163" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="175" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="195" pin="2"/><net_sink comp="107" pin=2"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="202" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="185" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="207" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="211" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="230"><net_src comp="218" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="235" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="64" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="256"><net_src comp="66" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="263"><net_src comp="124" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="271"><net_src comp="127" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="147" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="281"><net_src comp="169" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="287"><net_src comp="90" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="292"><net_src comp="195" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="297"><net_src comp="207" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="302"><net_src comp="218" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="307"><net_src comp="95" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="232" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {}
	Port: PKB | {11 12 }
 - Input state : 
	Port: fp2_decode.1_Pipeline_VITIS_LOOP_53_2 : enc | {1 }
	Port: fp2_decode.1_Pipeline_VITIS_LOOP_53_2 : gmem2 | {2 3 4 5 6 7 8 9 10 11 }
	Port: fp2_decode.1_Pipeline_VITIS_LOOP_53_2 : PKB | {}
  - Chain level:
	State 1
		store_ln49 : 1
		i : 1
		icmp_ln53 : 2
		br_ln53 : 3
		zext_ln53 : 2
		zext_ln49 : 2
		add_ln55 : 3
		gmem2_addr : 4
		add_ln56_3 : 3
		zext_ln56_6 : 4
		add_ln56 : 5
		gmem2_addr_2 : 6
	State 2
		store_ln49 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		zext_ln55_3 : 1
		shl_ln55 : 2
		shl_ln55_4 : 1
		zext_ln55_5 : 1
		PKB_addr : 2
		store_ln55 : 3
	State 12
		shl_ln56 : 1
		zext_ln56_8 : 1
		PKB_addr_15 : 2
		store_ln56 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln55_fu_141       |    0    |    39   |
|    add   |       add_ln56_3_fu_153      |    0    |    14   |
|          |        add_ln56_fu_163       |    0    |    39   |
|          |        add_ln53_fu_175       |    0    |    14   |
|----------|------------------------------|---------|---------|
|          |        shl_ln55_fu_195       |    0    |    7    |
|    shl   |       shl_ln55_3_fu_202      |    0    |    0    |
|          |       shl_ln55_4_fu_211      |    0    |    17   |
|          |        shl_ln56_fu_235       |    0    |    17   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln53_fu_127       |    0    |    14   |
|----------|------------------------------|---------|---------|
|          |      enc_read_read_fu_70     |    0    |    0    |
|   read   |  gmem2_addr_read_read_fu_90  |    0    |    0    |
|          | gmem2_addr_2_read_read_fu_95 |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_76      |    0    |    0    |
|          |       grp_readreq_fu_83      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln53_fu_133       |    0    |    0    |
|          |       zext_ln49_fu_137       |    0    |    0    |
|          |      zext_ln56_6_fu_159      |    0    |    0    |
|          |       zext_ln55_fu_185       |    0    |    0    |
|   zext   |      zext_ln55_3_fu_191      |    0    |    0    |
|          |      zext_ln55_4_fu_207      |    0    |    0    |
|          |      zext_ln55_5_fu_227      |    0    |    0    |
|          |       zext_ln56_fu_232       |    0    |    0    |
|          |      zext_ln56_8_fu_248      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln55_fu_188      |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|        lshr_ln_fu_218        |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|      zext_ln56_7_fu_241      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   161   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|gmem2_addr_2_read_reg_304|    8   |
|   gmem2_addr_2_reg_278  |    8   |
| gmem2_addr_read_reg_284 |    8   |
|    gmem2_addr_reg_272   |    8   |
|      i_244_reg_253      |    6   |
|        i_reg_260        |    6   |
|    icmp_ln53_reg_268    |    1   |
|     lshr_ln_reg_299     |    3   |
|     shl_ln55_reg_289    |    8   |
|   zext_ln55_4_reg_294   |   64   |
+-------------------------+--------+
|          Total          |   120  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_107 |  p1  |   2  |  64  |   128  ||    0    ||    9    |
| grp_access_fu_107 |  p2  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   144  ||  3.176  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   161  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   120  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   120  |   179  |
+-----------+--------+--------+--------+
