#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000015928fa2b70 .scope module, "Async_fifo" "Async_fifo" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_w_clk";
    .port_info 1 /INPUT 1 "i_w_rstn";
    .port_info 2 /INPUT 1 "i_w_inc";
    .port_info 3 /INPUT 1 "i_r_clk";
    .port_info 4 /INPUT 1 "i_r_rstn";
    .port_info 5 /INPUT 1 "i_r_inc";
    .port_info 6 /INPUT 8 "i_w_data";
    .port_info 7 /OUTPUT 8 "o_r_data";
    .port_info 8 /OUTPUT 1 "o_full";
    .port_info 9 /OUTPUT 1 "o_empty";
P_0000015928fa2d00 .param/l "A_SIZE" 0 2 9, +C4<00000000000000000000000000000011>;
P_0000015928fa2d38 .param/l "D_SIZE" 0 2 8, +C4<00000000000000000000000000001000>;
P_0000015928fa2d70 .param/l "F_DEPTH" 0 2 11, +C4<00000000000000000000000000001000>;
P_0000015928fa2da8 .param/l "P_SIZE" 0 2 10, +C4<00000000000000000000000000000100>;
v00000159290462d0_0 .net "gray_rd_ptr", 3 0, v0000015929046e10_0;  1 drivers
v0000015929046550_0 .net "gray_w_ptr", 3 0, v00000159290479f0_0;  1 drivers
o0000015928ff5f78 .functor BUFZ 1, C4<z>; HiZ drive
v0000015929046a50_0 .net "i_r_clk", 0 0, o0000015928ff5f78;  0 drivers
o0000015928ff5fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0000015929046690_0 .net "i_r_inc", 0 0, o0000015928ff5fa8;  0 drivers
o0000015928ff5fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000015929046730_0 .net "i_r_rstn", 0 0, o0000015928ff5fd8;  0 drivers
o0000015928ff5be8 .functor BUFZ 1, C4<z>; HiZ drive
v00000159290467d0_0 .net "i_w_clk", 0 0, o0000015928ff5be8;  0 drivers
o0000015928ff5c18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000015929046870_0 .net "i_w_data", 7 0, o0000015928ff5c18;  0 drivers
o0000015928ff5c78 .functor BUFZ 1, C4<z>; HiZ drive
v0000015929046910_0 .net "i_w_inc", 0 0, o0000015928ff5c78;  0 drivers
o0000015928ff5ca8 .functor BUFZ 1, C4<z>; HiZ drive
v00000159290469b0_0 .net "i_w_rstn", 0 0, o0000015928ff5ca8;  0 drivers
v000001592904a2e0_0 .net "o_empty", 0 0, L_000001592904aa60;  1 drivers
v000001592904a380_0 .net "o_full", 0 0, L_0000015928fcec10;  1 drivers
v0000015929049980_0 .net "o_r_data", 7 0, L_0000015928fcf850;  1 drivers
v000001592904a420_0 .net "r2w_ptr", 3 0, v0000015929047770_0;  1 drivers
v00000159290497a0_0 .net "r_addr", 2 0, L_0000015929049de0;  1 drivers
v0000015929049ca0_0 .net "w2r_ptr", 3 0, v0000015929045d30_0;  1 drivers
v0000015929049ac0_0 .net "w_addr", 2 0, L_0000015929049fc0;  1 drivers
S_0000015928fd9370 .scope module, "u_fifo_mem" "fifo_mem" 2 33, 3 1 0, S_0000015928fa2b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "w_clk";
    .port_info 1 /INPUT 1 "w_rstn";
    .port_info 2 /INPUT 1 "w_full";
    .port_info 3 /INPUT 1 "w_inc";
    .port_info 4 /INPUT 3 "w_addr";
    .port_info 5 /INPUT 3 "r_addr";
    .port_info 6 /INPUT 8 "w_data";
    .port_info 7 /OUTPUT 8 "r_data";
P_0000015928fa2ea0 .param/l "A_SIZE" 0 3 2, +C4<00000000000000000000000000000011>;
P_0000015928fa2ed8 .param/l "D_SIZE" 0 3 3, +C4<00000000000000000000000000001000>;
P_0000015928fa2f10 .param/l "F_DEPTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0000015928fa2f48 .param/l "P_SIZE" 0 3 5, +C4<00000000000000000000000000000100>;
L_0000015928fcf850 .functor BUFZ 8, L_000001592904a4c0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000015928fef640 .array "FIFO_MEM", 0 7, 7 0;
v0000015928ff0220_0 .net *"_ivl_0", 7 0, L_000001592904a4c0;  1 drivers
v0000015928fefe60_0 .net *"_ivl_2", 4 0, L_0000015929049700;  1 drivers
L_0000015929090088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015928fef960_0 .net *"_ivl_5", 1 0, L_0000015929090088;  1 drivers
v0000015928ff0040_0 .var "i", 7 0;
v0000015928ff02c0_0 .net "r_addr", 2 0, L_0000015929049de0;  alias, 1 drivers
v0000015928fef500_0 .net "r_data", 7 0, L_0000015928fcf850;  alias, 1 drivers
v0000015928fef460_0 .net "w_addr", 2 0, L_0000015929049fc0;  alias, 1 drivers
v0000015928ff0180_0 .net "w_clk", 0 0, o0000015928ff5be8;  alias, 0 drivers
v0000015928ff00e0_0 .net "w_data", 7 0, o0000015928ff5c18;  alias, 0 drivers
v0000015928ff0360_0 .net "w_full", 0 0, L_0000015928fcec10;  alias, 1 drivers
v0000015928fef5a0_0 .net "w_inc", 0 0, o0000015928ff5c78;  alias, 0 drivers
v0000015928fef780_0 .net "w_rstn", 0 0, o0000015928ff5ca8;  alias, 0 drivers
E_0000015928fce3c0/0 .event negedge, v0000015928fef780_0;
E_0000015928fce3c0/1 .event posedge, v0000015928ff0180_0;
E_0000015928fce3c0 .event/or E_0000015928fce3c0/0, E_0000015928fce3c0/1;
L_000001592904a4c0 .array/port v0000015928fef640, L_0000015929049700;
L_0000015929049700 .concat [ 3 2 0 0], L_0000015929049de0, L_0000015929090088;
S_0000015928fd9500 .scope module, "u_fifo_rd" "fifo_rd" 2 64, 4 9 0, S_0000015928fa2b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "r_rstn";
    .port_info 2 /INPUT 1 "r_inc";
    .port_info 3 /INPUT 4 "sync_wr_ptr";
    .port_info 4 /OUTPUT 3 "rd_addr";
    .port_info 5 /OUTPUT 1 "empty";
    .port_info 6 /OUTPUT 4 "gray_rd_ptr";
P_0000015928fcddc0 .param/l "P_SIZE" 0 4 10, +C4<00000000000000000000000000000100>;
L_0000015928fcf930 .functor XOR 4, v0000015929047090_0, L_000001592904a7e0, C4<0000>, C4<0000>;
v0000015928fef8c0_0 .net *"_ivl_0", 3 0, L_000001592904a7e0;  1 drivers
v0000015928fefbe0_0 .net *"_ivl_2", 2 0, L_000001592904a6a0;  1 drivers
L_0000015929090118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015928fefd20_0 .net *"_ivl_4", 0 0, L_0000015929090118;  1 drivers
v0000015929046f50_0 .net "comb_gray_rd_ptr", 3 0, L_0000015928fcf930;  1 drivers
v0000015929047a90_0 .net "empty", 0 0, L_000001592904aa60;  alias, 1 drivers
v0000015929046e10_0 .var "gray_rd_ptr", 3 0;
v0000015929046c30_0 .net "r_clk", 0 0, o0000015928ff5f78;  alias, 0 drivers
v0000015929046d70_0 .net "r_inc", 0 0, o0000015928ff5fa8;  alias, 0 drivers
v00000159290460f0_0 .net "r_rstn", 0 0, o0000015928ff5fd8;  alias, 0 drivers
v0000015929046230_0 .net "rd_addr", 2 0, L_0000015929049de0;  alias, 1 drivers
v0000015929047090_0 .var "rd_ptr", 3 0;
v0000015929046b90_0 .net "sync_wr_ptr", 3 0, v0000015929045d30_0;  alias, 1 drivers
E_0000015928fce540/0 .event negedge, v00000159290460f0_0;
E_0000015928fce540/1 .event posedge, v0000015929046c30_0;
E_0000015928fce540 .event/or E_0000015928fce540/0, E_0000015928fce540/1;
L_000001592904a6a0 .part v0000015929047090_0, 1, 3;
L_000001592904a7e0 .concat [ 3 1 0 0], L_000001592904a6a0, L_0000015929090118;
L_0000015929049de0 .part v0000015929047090_0, 0, 3;
L_000001592904aa60 .cmp/eq 4, v0000015929045d30_0, L_0000015928fcf930;
S_0000015928fe3d00 .scope module, "u_fifo_wr" "fifo_wr" 2 53, 5 9 0, S_0000015928fa2b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "w_clk";
    .port_info 1 /INPUT 1 "w_rstn";
    .port_info 2 /INPUT 1 "w_inc";
    .port_info 3 /INPUT 4 "sync_rd_ptr";
    .port_info 4 /OUTPUT 3 "w_addr";
    .port_info 5 /OUTPUT 4 "gray_w_ptr";
    .port_info 6 /OUTPUT 1 "full";
P_0000015928fce100 .param/l "P_SIZE" 0 5 10, +C4<00000000000000000000000000000100>;
L_0000015928fceeb0 .functor XOR 4, v00000159290474f0_0, L_000001592904a560, C4<0000>, C4<0000>;
L_0000015928fcf1c0 .functor XOR 1, L_000001592904a240, L_00000159290498e0, C4<0>, C4<0>;
L_0000015928fcf8c0 .functor XOR 1, L_0000015929048da0, L_0000015929049340, C4<0>, C4<0>;
L_0000015928fcf4d0 .functor AND 1, L_0000015928fcf1c0, L_0000015928fcf8c0, C4<1>, C4<1>;
L_0000015928fcec10 .functor AND 1, L_0000015928fcf4d0, L_0000015929049b60, C4<1>, C4<1>;
v0000015929045c90_0 .net *"_ivl_0", 3 0, L_000001592904a560;  1 drivers
v0000015929046cd0_0 .net *"_ivl_11", 0 0, L_000001592904a240;  1 drivers
v0000015929046410_0 .net *"_ivl_13", 0 0, L_00000159290498e0;  1 drivers
v0000015929045fb0_0 .net *"_ivl_14", 0 0, L_0000015928fcf1c0;  1 drivers
v0000015929047590_0 .net *"_ivl_17", 0 0, L_0000015929048da0;  1 drivers
v0000015929047130_0 .net *"_ivl_19", 0 0, L_0000015929049340;  1 drivers
v0000015929046eb0_0 .net *"_ivl_2", 2 0, L_0000015929049840;  1 drivers
v0000015929046ff0_0 .net *"_ivl_20", 0 0, L_0000015928fcf8c0;  1 drivers
v0000015929045dd0_0 .net *"_ivl_23", 0 0, L_0000015928fcf4d0;  1 drivers
v00000159290471d0_0 .net *"_ivl_25", 1 0, L_000001592904a600;  1 drivers
v00000159290464b0_0 .net *"_ivl_27", 1 0, L_000001592904a100;  1 drivers
v0000015929047270_0 .net *"_ivl_28", 0 0, L_0000015929049b60;  1 drivers
L_00000159290900d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015929047310_0 .net *"_ivl_4", 0 0, L_00000159290900d0;  1 drivers
v00000159290465f0_0 .net "comb_gray_w_ptr", 3 0, L_0000015928fceeb0;  1 drivers
v0000015929046af0_0 .net "full", 0 0, L_0000015928fcec10;  alias, 1 drivers
v00000159290479f0_0 .var "gray_w_ptr", 3 0;
v00000159290473b0_0 .net "sync_rd_ptr", 3 0, v0000015929047770_0;  alias, 1 drivers
v0000015929045f10_0 .net "w_addr", 2 0, L_0000015929049fc0;  alias, 1 drivers
v0000015929046370_0 .net "w_clk", 0 0, o0000015928ff5be8;  alias, 0 drivers
v0000015929047450_0 .net "w_inc", 0 0, o0000015928ff5c78;  alias, 0 drivers
v00000159290474f0_0 .var "w_ptr", 3 0;
v0000015929047810_0 .net "w_rstn", 0 0, o0000015928ff5ca8;  alias, 0 drivers
L_0000015929049840 .part v00000159290474f0_0, 1, 3;
L_000001592904a560 .concat [ 3 1 0 0], L_0000015929049840, L_00000159290900d0;
L_0000015929049fc0 .part v00000159290474f0_0, 0, 3;
L_000001592904a240 .part v0000015929047770_0, 3, 1;
L_00000159290498e0 .part L_0000015928fceeb0, 3, 1;
L_0000015929048da0 .part v0000015929047770_0, 2, 1;
L_0000015929049340 .part L_0000015928fceeb0, 2, 1;
L_000001592904a600 .part v0000015929047770_0, 0, 2;
L_000001592904a100 .part L_0000015928fceeb0, 0, 2;
L_0000015929049b60 .cmp/eq 2, L_000001592904a600, L_000001592904a100;
S_0000015928fe3e90 .scope module, "u_r2w_sync" "DF_Sync" 2 75, 6 9 0, S_0000015928fa2b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sync_clk";
    .port_info 1 /INPUT 1 "sync_rstn";
    .port_info 2 /INPUT 4 "unsync_ip";
    .port_info 3 /OUTPUT 4 "sync_op";
P_0000015928fcce40 .param/l "DATA_SIZE" 0 6 10, +C4<00000000000000000000000000000100>;
v0000015929047630_0 .var "meta_flop", 3 0;
v00000159290476d0_0 .net "sync_clk", 0 0, o0000015928ff5be8;  alias, 0 drivers
v0000015929047770_0 .var "sync_op", 3 0;
v00000159290478b0_0 .net "sync_rstn", 0 0, o0000015928ff5ca8;  alias, 0 drivers
v0000015929047950_0 .net "unsync_ip", 3 0, v0000015929046e10_0;  alias, 1 drivers
S_0000015929048bc0 .scope module, "u_w2r_sync" "DF_Sync" 2 44, 6 9 0, S_0000015928fa2b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sync_clk";
    .port_info 1 /INPUT 1 "sync_rstn";
    .port_info 2 /INPUT 4 "unsync_ip";
    .port_info 3 /OUTPUT 4 "sync_op";
P_0000015928fcd500 .param/l "DATA_SIZE" 0 6 10, +C4<00000000000000000000000000000100>;
v0000015929046050_0 .var "meta_flop", 3 0;
v0000015929045bf0_0 .net "sync_clk", 0 0, o0000015928ff5f78;  alias, 0 drivers
v0000015929045d30_0 .var "sync_op", 3 0;
v0000015929045e70_0 .net "sync_rstn", 0 0, o0000015928ff5fd8;  alias, 0 drivers
v0000015929046190_0 .net "unsync_ip", 3 0, v00000159290479f0_0;  alias, 1 drivers
    .scope S_0000015928fd9370;
T_0 ;
    %wait E_0000015928fce3c0;
    %load/vec4 v0000015928fef780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000015928ff0040_0, 0, 8;
T_0.2 ;
    %load/vec4 v0000015928ff0040_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv 3, v0000015928ff0040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015928fef640, 0, 4;
    %load/vec4 v0000015928ff0040_0;
    %addi 1, 0, 8;
    %store/vec4 v0000015928ff0040_0, 0, 8;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000015928ff0360_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0000015928fef5a0_0;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000015928ff00e0_0;
    %load/vec4 v0000015928fef460_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015928fef640, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000015929048bc0;
T_1 ;
    %wait E_0000015928fce540;
    %load/vec4 v0000015929045e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015929046050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015929045d30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000015929046190_0;
    %assign/vec4 v0000015929046050_0, 0;
    %load/vec4 v0000015929046050_0;
    %assign/vec4 v0000015929045d30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000015928fe3d00;
T_2 ;
    %wait E_0000015928fce3c0;
    %load/vec4 v0000015929047810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000159290474f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000015929046af0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000015929047450_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000159290474f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000159290474f0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000015928fe3d00;
T_3 ;
    %wait E_0000015928fce3c0;
    %load/vec4 v0000015929047810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000159290479f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000159290465f0_0;
    %assign/vec4 v00000159290479f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000015928fd9500;
T_4 ;
    %wait E_0000015928fce540;
    %load/vec4 v00000159290460f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015929047090_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000015929047a90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0000015929046d70_0;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000015929047090_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000015929047090_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000015928fd9500;
T_5 ;
    %wait E_0000015928fce540;
    %load/vec4 v00000159290460f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015929046e10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000015929046f50_0;
    %assign/vec4 v0000015929046e10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000015928fe3e90;
T_6 ;
    %wait E_0000015928fce3c0;
    %load/vec4 v00000159290478b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015929047630_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015929047770_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000015929047950_0;
    %assign/vec4 v0000015929047630_0, 0;
    %load/vec4 v0000015929047630_0;
    %assign/vec4 v0000015929047770_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ASYNC_FIFO.v";
    "./fifo_mem.v";
    "./fifo_rd.v";
    "./fifo_wr.v";
    "./DF_Sync.v";
