// Seed: 3801868313
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  initial
    @(posedge id_2 ? ~1 : 1'd0) begin
      @(posedge id_2) $display;
    end
  supply1 id_3;
  wor id_4;
  assign id_4 = id_2;
  assign id_3 = id_4;
  id_5(
      .id_0()
  );
  wire id_6, id_7;
  wire id_8;
  assign id_1 = 1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1
    , id_3
);
  assign id_0.id_1 = 1;
  wire id_4;
  wire id_5, id_6;
  module_0(
      id_3, id_6
  );
endmodule
