// Seed: 2952406088
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_1.id_1 = 0;
  input wire id_3;
  assign module_2.id_11 = 0;
  output wire id_2;
  inout wire id_1;
  initial $clog2(26);
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd8
) (
    input wor id_0,
    output tri id_1,
    input tri0 id_2,
    output supply1 id_3,
    input wor _id_4,
    input wor id_5,
    input supply1 id_6
);
  logic [id_4  -  -1 : ""] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd82,
    parameter id_7 = 32'd42
) (
    output supply1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri1 _id_3,
    input uwire id_4,
    input supply0 id_5,
    output supply1 id_6,
    output tri0 _id_7,
    input supply0 id_8,
    output wire id_9,
    output tri1 id_10,
    output wand id_11,
    output uwire id_12
);
  logic [id_7 : id_3] id_14 = id_4;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
