// Seed: 947643666
module module_0;
  assign module_1.type_29 = 0;
  wire id_2;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output logic id_5,
    input supply0 id_6,
    input wand id_7,
    input wor id_8,
    output wire id_9,
    input wire id_10,
    input tri0 id_11,
    output supply1 id_12,
    id_14 = id_14,
    id_15
);
  assign id_4 = id_11;
  wire id_16;
  wire id_17;
  id_18 :
  assert property (@(*) -1) cover (1) id_5 <= 1'b0;
  wire id_19;
  shortint id_20;
  assign id_5 = id_18;
  wire id_21, id_22, id_23, id_24, id_25;
  assign id_19 = -1;
  wire id_26, id_27;
  assign id_19 = id_26;
  module_0 modCall_1 ();
endmodule
