{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728122681454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728122681471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 13:04:41 2024 " "Processing started: Sat Oct 05 13:04:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728122681471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122681471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off example -c example " "Command: quartus_map --read_settings_files=on --write_settings_files=off example -c example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122681471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728122682393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728122682393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_tb " "Found entity 1: UART_TX_tb" {  } { { "UART_TX_tb.v" "" { Text "D:/DDS/RKS/UART_TX_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122690917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122690917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "uart_tx.v" "" { Text "D:/DDS/RKS/uart_tx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122690942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122690942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file testcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench5 " "Found entity 1: testbench5" {  } { { "TestCounter.v" "" { Text "D:/DDS/RKS/TestCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122690951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122690951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "TestBench.v" "" { Text "D:/DDS/RKS/TestBench.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122690958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122690958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testalu.v 1 1 " "Found 1 design units, including 1 entities, in source file testalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench3 " "Found entity 1: testbench3" {  } { { "TestALU.v" "" { Text "D:/DDS/RKS/TestALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122690967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122690967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testadder8.v 1 1 " "Found 1 design units, including 1 entities, in source file testadder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench2 " "Found entity 1: testbench2" {  } { { "TestAdder8.v" "" { Text "D:/DDS/RKS/TestAdder8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122690974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122690974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testadder.v 1 1 " "Found 1 design units, including 1 entities, in source file testadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench1 " "Found entity 1: testbench1" {  } { { "TestAdder.v" "" { Text "D:/DDS/RKS/TestAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122691001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122691001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file test_uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_uartTX " "Found entity 1: test_uartTX" {  } { { "test_uartTX.v" "" { Text "D:/DDS/RKS/test_uartTX.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122691016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122691016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_reguart.v 1 1 " "Found 1 design units, including 1 entities, in source file test_reguart.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_RegUart " "Found entity 1: test_RegUart" {  } { { "test_RegUart.v" "" { Text "D:/DDS/RKS/test_RegUart.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122691022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122691022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_pll-SYN " "Found design unit 1: test_pll-SYN" {  } { { "test_pll.vhd" "" { Text "D:/DDS/RKS/test_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692598 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_pll " "Found entity 1: test_pll" {  } { { "test_pll.vhd" "" { Text "D:/DDS/RKS/test_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_fapch.v 1 1 " "Found 1 design units, including 1 entities, in source file test_fapch.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fapch " "Found entity 1: test_fapch" {  } { { "test_fapch.v" "" { Text "D:/DDS/RKS/test_fapch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench4 " "Found entity 1: testbench4" {  } { { "Test.v" "" { Text "D:/DDS/RKS/Test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "D:/DDS/RKS/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift2 " "Found entity 1: shift2" {  } { { "shift2.v" "" { Text "D:/DDS/RKS/shift2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.v" "" { Text "D:/DDS/RKS/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reguart.v 1 1 " "Found 1 design units, including 1 entities, in source file reguart.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegUart " "Found entity 1: RegUart" {  } { { "RegUart.v" "" { Text "D:/DDS/RKS/RegUart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "D:/DDS/RKS/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_foruart.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_foruart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_forUART " "Found entity 1: Reg_forUART" {  } { { "Reg_forUART.v" "" { Text "D:/DDS/RKS/Reg_forUART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.v" "" { Text "D:/DDS/RKS/Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692667 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"pll_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" pll_inst.vhd(1) " "VHDL syntax error at pll_inst.vhd(1) near text \"pll_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "pll_inst.vhd" "" { Text "D:/DDS/RKS/pll_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pll_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/DDS/RKS/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692705 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/DDS/RKS/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcplus4.v 1 1 " "Found 1 design units, including 1 entities, in source file pcplus4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcPlus4 " "Found entity 1: PcPlus4" {  } { { "PcPlus4.v" "" { Text "D:/DDS/RKS/PcPlus4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692714 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" new_pll_inst.v(1) " "Verilog HDL syntax error at new_pll_inst.v(1) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "new_pll_inst.v" "" { Text "D:/DDS/RKS/new_pll_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1728122692720 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects new_pll_inst.v(1) " "Verilog HDL error at new_pll_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "new_pll_inst.v" "" { Text "D:/DDS/RKS/new_pll_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1728122692721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_pll_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file new_pll_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_pll_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file new_pll_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 new_pll " "Found entity 1: new_pll" {  } { { "new_pll_bb.v" "" { Text "D:/DDS/RKS/new_pll_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692749 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "new_pll new_pll.v(39) " "Verilog HDL error at new_pll.v(39): module \"new_pll\" cannot be declared more than once" {  } { { "new_pll.v" "" { Text "D:/DDS/RKS/new_pll.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1728122692768 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "new_pll new_pll_bb.v(34) " "HDL info at new_pll_bb.v(34): see declaration for object \"new_pll\"" {  } { { "new_pll_bb.v" "" { Text "D:/DDS/RKS/new_pll_bb.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728122692769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file new_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.v" "" { Text "D:/DDS/RKS/MUX4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.v" "" { Text "D:/DDS/RKS/MUX2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.v" "" { Text "D:/DDS/RKS/MainDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "D:/DDS/RKS/Instruction_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fapch.v 1 1 " "Found 1 design units, including 1 entities, in source file fapch.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAPCH " "Found entity 1: FAPCH" {  } { { "FAPCH.v" "" { Text "D:/DDS/RKS/FAPCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "D:/DDS/RKS/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory_UART " "Found entity 1: Data_Memory_UART" {  } { { "Data_Memory_UART.v" "" { Text "D:/DDS/RKS/Data_Memory_UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "D:/DDS/RKS/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.v" "" { Text "D:/DDS/RKS/CPU_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "D:/DDS/RKS/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_device.v 1 1 " "Found 1 design units, including 1 entities, in source file control_device.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Device " "Found entity 1: Control_Device" {  } { { "Control_Device.v" "" { Text "D:/DDS/RKS/Control_Device.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.v" "" { Text "D:/DDS/RKS/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/DDS/RKS/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.v 1 1 " "Found 1 design units, including 1 entities, in source file adder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.v" "" { Text "D:/DDS/RKS/adder32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.v 1 1 " "Found 1 design units, including 1 entities, in source file adder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Found entity 1: adder8" {  } { { "adder8.v" "" { Text "D:/DDS/RKS/adder8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/DDS/RKS/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728122692895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122692895 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728122693149 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 05 13:04:53 2024 " "Processing ended: Sat Oct 05 13:04:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728122693149 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728122693149 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728122693149 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728122693149 ""}
