{
  "module_name": "z8536.h",
  "hash_id": "3d5e77860250fb3ae09d8be2ab37b8122db85cb0e196682f1ebae1fb50ccd12b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/comedi/drivers/z8536.h",
  "human_readable_source": " \n \n\n#ifndef _Z8536_H\n#define _Z8536_H\n\n \n#define Z8536_INT_CTRL_REG\t\t0x00\n#define Z8536_INT_CTRL_MIE\t\tBIT(7)\t \n#define Z8536_INT_CTRL_DLC\t\tBIT(6)\t \n#define Z8536_INT_CTRL_NV\t\tBIT(5)\t \n#define Z8536_INT_CTRL_PA_VIS\t\tBIT(4)\t \n#define Z8536_INT_CTRL_PB_VIS\t\tBIT(3)\t \n#define Z8536_INT_CTRL_VT_VIS\t\tBIT(2)\t \n#define Z8536_INT_CTRL_RJA\t\tBIT(1)\t \n#define Z8536_INT_CTRL_RESET\t\tBIT(0)\t \n\n \n#define Z8536_CFG_CTRL_REG\t\t0x01\n#define Z8536_CFG_CTRL_PBE\t\tBIT(7)\t \n#define Z8536_CFG_CTRL_CT1E\t\tBIT(6)\t \n#define Z8536_CFG_CTRL_CT2E\t\tBIT(5)\t \n#define Z8536_CFG_CTRL_PCE_CT3E\t\tBIT(4)\t \n#define Z8536_CFG_CTRL_PLC\t\tBIT(3)\t \n#define Z8536_CFG_CTRL_PAE\t\tBIT(2)\t \n#define Z8536_CFG_CTRL_LC(x)\t\t(((x) & 0x3) << 0)   \n#define Z8536_CFG_CTRL_LC_INDEP\t\tZ8536_CFG_CTRL_LC(0) \n#define Z8536_CFG_CTRL_LC_GATE\t\tZ8536_CFG_CTRL_LC(1) \n#define Z8536_CFG_CTRL_LC_TRIG\t\tZ8536_CFG_CTRL_LC(2) \n#define Z8536_CFG_CTRL_LC_CLK\t\tZ8536_CFG_CTRL_LC(3) \n#define Z8536_CFG_CTRL_LC_MASK\t\tZ8536_CFG_CTRL_LC(3)\n\n \n#define Z8536_PA_INT_VECT_REG\t\t0x02\n#define Z8536_PB_INT_VECT_REG\t\t0x03\n#define Z8536_CT_INT_VECT_REG\t\t0x04\n#define Z8536_CURR_INT_VECT_REG\t\t0x1f\n\n \n#define Z8536_PA_CMDSTAT_REG\t\t0x08\n#define Z8536_PB_CMDSTAT_REG\t\t0x09\n#define Z8536_CT1_CMDSTAT_REG\t\t0x0a\n#define Z8536_CT2_CMDSTAT_REG\t\t0x0b\n#define Z8536_CT3_CMDSTAT_REG\t\t0x0c\n#define Z8536_CT_CMDSTAT_REG(x)\t\t(0x0a + (x))\n#define Z8536_CMD(x)\t\t\t(((x) & 0x7) << 5)\n#define Z8536_CMD_NULL\t\t\tZ8536_CMD(0)\t \n#define Z8536_CMD_CLR_IP_IUS\t\tZ8536_CMD(1)\t \n#define Z8536_CMD_SET_IUS\t\tZ8536_CMD(2)\t \n#define Z8536_CMD_CLR_IUS\t\tZ8536_CMD(3)\t \n#define Z8536_CMD_SET_IP\t\tZ8536_CMD(4)\t \n#define Z8536_CMD_CLR_IP\t\tZ8536_CMD(5)\t \n#define Z8536_CMD_SET_IE\t\tZ8536_CMD(6)\t \n#define Z8536_CMD_CLR_IE\t\tZ8536_CMD(7)\t \n#define Z8536_CMD_MASK\t\t\tZ8536_CMD(7)\n\n#define Z8536_STAT_IUS\t\t\tBIT(7)\t \n#define Z8536_STAT_IE\t\t\tBIT(6)\t \n#define Z8536_STAT_IP\t\t\tBIT(5)\t \n#define Z8536_STAT_ERR\t\t\tBIT(4)\t \n#define Z8536_STAT_IE_IP\t\t(Z8536_STAT_IE | Z8536_STAT_IP)\n\n#define Z8536_PAB_STAT_ORE\t\tBIT(3)\t \n#define Z8536_PAB_STAT_IRF\t\tBIT(2)\t \n#define Z8536_PAB_STAT_PMF\t\tBIT(1)\t \n#define Z8536_PAB_CMDSTAT_IOE\t\tBIT(0)\t \n\n#define Z8536_CT_CMD_RCC\t\tBIT(3)\t \n#define Z8536_CT_CMDSTAT_GCB\t\tBIT(2)\t \n#define Z8536_CT_CMD_TCB\t\tBIT(1)\t \n#define Z8536_CT_STAT_CIP\t\tBIT(0)\t \n\n \n#define Z8536_PA_DATA_REG\t\t0x0d\n#define Z8536_PB_DATA_REG\t\t0x0e\n#define Z8536_PC_DATA_REG\t\t0x0f\n\n \n#define Z8536_CT1_VAL_MSB_REG\t\t0x10\n#define Z8536_CT1_VAL_LSB_REG\t\t0x11\n#define Z8536_CT2_VAL_MSB_REG\t\t0x12\n#define Z8536_CT2_VAL_LSB_REG\t\t0x13\n#define Z8536_CT3_VAL_MSB_REG\t\t0x14\n#define Z8536_CT3_VAL_LSB_REG\t\t0x15\n#define Z8536_CT_VAL_MSB_REG(x)\t\t(0x10 + ((x) * 2))\n#define Z8536_CT_VAL_LSB_REG(x)\t\t(0x11 + ((x) * 2))\n\n \n#define Z8536_CT1_RELOAD_MSB_REG\t0x16\n#define Z8536_CT1_RELOAD_LSB_REG\t0x17\n#define Z8536_CT2_RELOAD_MSB_REG\t0x18\n#define Z8536_CT2_RELOAD_LSB_REG\t0x19\n#define Z8536_CT3_RELOAD_MSB_REG\t0x1a\n#define Z8536_CT3_RELOAD_LSB_REG\t0x1b\n#define Z8536_CT_RELOAD_MSB_REG(x)\t(0x16 + ((x) * 2))\n#define Z8536_CT_RELOAD_LSB_REG(x)\t(0x17 + ((x) * 2))\n\n \n#define Z8536_CT1_MODE_REG\t\t0x1c\n#define Z8536_CT2_MODE_REG\t\t0x1d\n#define Z8536_CT3_MODE_REG\t\t0x1e\n#define Z8536_CT_MODE_REG(x)\t\t(0x1c + (x))\n#define Z8536_CT_MODE_CSC\t\tBIT(7)\t \n#define Z8536_CT_MODE_EOE\t\tBIT(6)\t \n#define Z8536_CT_MODE_ECE\t\tBIT(5)\t \n#define Z8536_CT_MODE_ETE\t\tBIT(4)\t \n#define Z8536_CT_MODE_EGE\t\tBIT(3)\t \n#define Z8536_CT_MODE_REB\t\tBIT(2)\t \n#define Z8536_CT_MODE_DCS(x)\t\t(((x) & 0x3) << 0)    \n#define Z8536_CT_MODE_DCS_PULSE\t\tZ8536_CT_MODE_DCS(0)  \n#define Z8536_CT_MODE_DCS_ONESHOT\tZ8536_CT_MODE_DCS(1)  \n#define Z8536_CT_MODE_DCS_SQRWAVE\tZ8536_CT_MODE_DCS(2)  \n#define Z8536_CT_MODE_DCS_DO_NOT_USE\tZ8536_CT_MODE_DCS(3)  \n#define Z8536_CT_MODE_DCS_MASK\t\tZ8536_CT_MODE_DCS(3)\n\n \n#define Z8536_PA_MODE_REG\t\t0x20\n#define Z8536_PB_MODE_REG\t\t0x28\n#define Z8536_PAB_MODE_PTS(x)\t\t(((x) & 0x3) << 6)\t \n#define Z8536_PAB_MODE_PTS_BIT\t\tZ8536_PAB_MODE_PTS(0 << 6) \n#define Z8536_PAB_MODE_PTS_INPUT\tZ8536_PAB_MODE_PTS(1 << 6) \n#define Z8536_PAB_MODE_PTS_OUTPUT\tZ8536_PAB_MODE_PTS(2 << 6) \n#define Z8536_PAB_MODE_PTS_BIDIR\tZ8536_PAB_MODE_PTS(3 << 6) \n#define Z8536_PAB_MODE_PTS_MASK\t\tZ8536_PAB_MODE_PTS(3 << 6)\n#define Z8536_PAB_MODE_ITB\t\tBIT(5)\t \n#define Z8536_PAB_MODE_SB\t\tBIT(4)\t \n#define Z8536_PAB_MODE_IMO\t\tBIT(3)\t \n#define Z8536_PAB_MODE_PMS(x)\t\t(((x) & 0x3) << 1)  \n#define Z8536_PAB_MODE_PMS_DISABLE\tZ8536_PAB_MODE_PMS(0) \n#define Z8536_PAB_MODE_PMS_AND\t\tZ8536_PAB_MODE_PMS(1) \n#define Z8536_PAB_MODE_PMS_OR\t\tZ8536_PAB_MODE_PMS(2) \n#define Z8536_PAB_MODE_PMS_OR_PEV\tZ8536_PAB_MODE_PMS(3) \n#define Z8536_PAB_MODE_PMS_MASK\t\tZ8536_PAB_MODE_PMS(3)\n#define Z8536_PAB_MODE_LPM\t\tBIT(0)\t \n#define Z8536_PAB_MODE_DTE\t\tBIT(0)\t \n\n \n#define Z8536_PA_HANDSHAKE_REG\t\t0x21\n#define Z8536_PB_HANDSHAKE_REG\t\t0x29\n#define Z8536_PAB_HANDSHAKE_HST(x)\t(((x) & 0x3) << 6)  \n#define Z8536_PAB_HANDSHAKE_HST_INTER\tZ8536_PAB_HANDSHAKE_HST(0) \n#define Z8536_PAB_HANDSHAKE_HST_STROBED\tZ8536_PAB_HANDSHAKE_HST(1) \n#define Z8536_PAB_HANDSHAKE_HST_PULSED\tZ8536_PAB_HANDSHAKE_HST(2) \n#define Z8536_PAB_HANDSHAKE_HST_3WIRE\tZ8536_PAB_HANDSHAKE_HST(3) \n#define Z8536_PAB_HANDSHAKE_HST_MASK\tZ8536_PAB_HANDSHAKE_HST(3)\n#define Z8536_PAB_HANDSHAKE_RWS(x)\t(((x) & 0x7) << 3)\t \n#define Z8536_PAB_HANDSHAKE_RWS_DISABLE\tZ8536_PAB_HANDSHAKE_RWS(0) \n#define Z8536_PAB_HANDSHAKE_RWS_OUTWAIT\tZ8536_PAB_HANDSHAKE_RWS(1) \n#define Z8536_PAB_HANDSHAKE_RWS_INWAIT\tZ8536_PAB_HANDSHAKE_RWS(3) \n#define Z8536_PAB_HANDSHAKE_RWS_SPREQ\tZ8536_PAB_HANDSHAKE_RWS(4) \n#define Z8536_PAB_HANDSHAKE_RWS_OUTREQ\tZ8536_PAB_HANDSHAKE_RWS(5) \n#define Z8536_PAB_HANDSHAKE_RWS_INREQ\tZ8536_PAB_HANDSHAKE_RWS(7) \n#define Z8536_PAB_HANDSHAKE_RWS_MASK\tZ8536_PAB_HANDSHAKE_RWS(7)\n#define Z8536_PAB_HANDSHAKE_DESKEW(x)\t((x) << 0) \n#define Z8536_PAB_HANDSHAKE_DESKEW_MASK\t(3 << 0) \n\n \n#define Z8536_PA_DPP_REG\t\t0x22\n#define Z8536_PB_DPP_REG\t\t0x2a\n#define Z8536_PC_DPP_REG\t\t0x05\n\n \n#define Z8536_PA_DD_REG\t\t\t0x23\n#define Z8536_PB_DD_REG\t\t\t0x2b\n#define Z8536_PC_DD_REG\t\t\t0x06\n\n \n#define Z8536_PA_SIO_REG\t\t0x24\n#define Z8536_PB_SIO_REG\t\t0x2c\n#define Z8536_PC_SIO_REG\t\t0x07\n\n \n#define Z8536_PA_PP_REG\t\t\t0x25\n#define Z8536_PB_PP_REG\t\t\t0x2d\n\n#define Z8536_PA_PT_REG\t\t\t0x26\n#define Z8536_PB_PT_REG\t\t\t0x2e\n\n#define Z8536_PA_PM_REG\t\t\t0x27\n#define Z8536_PB_PM_REG\t\t\t0x2f\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}