// Seed: 1597736042
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [-1 : 1] id_6;
  tri0 id_7 = -1 && 1 && 1'b0 == id_4 && -1;
  integer id_8;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout logic [7:0] id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_3,
      id_3
  );
  output wire id_8;
  input wire id_7;
  input wire _id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_13;
  assign id_13[1] = -1;
  wire id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23;
  logic [1 : 1  -  -1] id_24;
endmodule
