ARM GAS  /tmp/ccLYSK4i.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.MX_TIM2_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM2_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_TIM2_Init:
  26              	.LFB65:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM2 init function */
  31:Core/Src/tim.c **** void MX_TIM2_Init(void)
  32:Core/Src/tim.c **** {
ARM GAS  /tmp/ccLYSK4i.s 			page 2


  27              		.loc 1 32 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 8DB0     		sub	sp, sp, #52
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 56
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  38              		.loc 1 38 3 view .LVU1
  39              		.loc 1 38 27 is_stmt 0 view .LVU2
  40 0004 2422     		movs	r2, #36
  41 0006 0021     		movs	r1, #0
  42 0008 03A8     		add	r0, sp, #12
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 39 3 is_stmt 1 view .LVU3
  46              		.loc 1 39 27 is_stmt 0 view .LVU4
  47 000e 0023     		movs	r3, #0
  48 0010 0193     		str	r3, [sp, #4]
  49 0012 0293     		str	r3, [sp, #8]
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  44:Core/Src/tim.c ****   htim2.Instance = TIM2;
  50              		.loc 1 44 3 is_stmt 1 view .LVU5
  51              		.loc 1 44 18 is_stmt 0 view .LVU6
  52 0014 1248     		ldr	r0, .L7
  53 0016 4FF08042 		mov	r2, #1073741824
  54 001a 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  55              		.loc 1 45 3 is_stmt 1 view .LVU7
  56              		.loc 1 45 24 is_stmt 0 view .LVU8
  57 001c 4360     		str	r3, [r0, #4]
  46:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 46 3 is_stmt 1 view .LVU9
  59              		.loc 1 46 26 is_stmt 0 view .LVU10
  60 001e 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim2.Init.Period = 65535;
  61              		.loc 1 47 3 is_stmt 1 view .LVU11
  62              		.loc 1 47 21 is_stmt 0 view .LVU12
  63 0020 4FF6FF72 		movw	r2, #65535
  64 0024 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 48 3 is_stmt 1 view .LVU13
  66              		.loc 1 48 28 is_stmt 0 view .LVU14
  67 0026 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccLYSK4i.s 			page 3


  49:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  68              		.loc 1 49 3 is_stmt 1 view .LVU15
  69              		.loc 1 49 32 is_stmt 0 view .LVU16
  70 0028 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  71              		.loc 1 50 3 is_stmt 1 view .LVU17
  72              		.loc 1 50 23 is_stmt 0 view .LVU18
  73 002a 0323     		movs	r3, #3
  74 002c 0393     		str	r3, [sp, #12]
  51:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  75              		.loc 1 51 3 is_stmt 1 view .LVU19
  52:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  76              		.loc 1 52 3 view .LVU20
  77              		.loc 1 52 24 is_stmt 0 view .LVU21
  78 002e 0123     		movs	r3, #1
  79 0030 0593     		str	r3, [sp, #20]
  53:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  80              		.loc 1 53 3 is_stmt 1 view .LVU22
  54:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  81              		.loc 1 54 3 view .LVU23
  55:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  82              		.loc 1 55 3 view .LVU24
  56:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  83              		.loc 1 56 3 view .LVU25
  84              		.loc 1 56 24 is_stmt 0 view .LVU26
  85 0032 0993     		str	r3, [sp, #36]
  57:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  86              		.loc 1 57 3 is_stmt 1 view .LVU27
  58:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  87              		.loc 1 58 3 view .LVU28
  59:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
  88              		.loc 1 59 3 view .LVU29
  89              		.loc 1 59 7 is_stmt 0 view .LVU30
  90 0034 03A9     		add	r1, sp, #12
  91 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  92              	.LVL1:
  93              		.loc 1 59 6 discriminator 1 view .LVU31
  94 003a 50B9     		cbnz	r0, .L5
  95              	.L2:
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96              		.loc 1 63 3 is_stmt 1 view .LVU32
  97              		.loc 1 63 37 is_stmt 0 view .LVU33
  98 003c 0023     		movs	r3, #0
  99 003e 0193     		str	r3, [sp, #4]
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 64 3 is_stmt 1 view .LVU34
 101              		.loc 1 64 33 is_stmt 0 view .LVU35
 102 0040 0293     		str	r3, [sp, #8]
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 103              		.loc 1 65 3 is_stmt 1 view .LVU36
 104              		.loc 1 65 7 is_stmt 0 view .LVU37
 105 0042 01A9     		add	r1, sp, #4
 106 0044 0648     		ldr	r0, .L7
 107 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
ARM GAS  /tmp/ccLYSK4i.s 			page 4


 108              	.LVL2:
 109              		.loc 1 65 6 discriminator 1 view .LVU38
 110 004a 28B9     		cbnz	r0, .L6
 111              	.L1:
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c **** }
 112              		.loc 1 73 1 view .LVU39
 113 004c 0DB0     		add	sp, sp, #52
 114              	.LCFI2:
 115              		.cfi_remember_state
 116              		.cfi_def_cfa_offset 4
 117              		@ sp needed
 118 004e 5DF804FB 		ldr	pc, [sp], #4
 119              	.L5:
 120              	.LCFI3:
 121              		.cfi_restore_state
  61:Core/Src/tim.c ****   }
 122              		.loc 1 61 5 is_stmt 1 view .LVU40
 123 0052 FFF7FEFF 		bl	Error_Handler
 124              	.LVL3:
 125 0056 F1E7     		b	.L2
 126              	.L6:
  67:Core/Src/tim.c ****   }
 127              		.loc 1 67 5 view .LVU41
 128 0058 FFF7FEFF 		bl	Error_Handler
 129              	.LVL4:
 130              		.loc 1 73 1 is_stmt 0 view .LVU42
 131 005c F6E7     		b	.L1
 132              	.L8:
 133 005e 00BF     		.align	2
 134              	.L7:
 135 0060 00000000 		.word	htim2
 136              		.cfi_endproc
 137              	.LFE65:
 139              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 140              		.align	1
 141              		.global	HAL_TIM_Encoder_MspInit
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 146              	HAL_TIM_Encoder_MspInit:
 147              	.LVL5:
 148              	.LFB67:
  74:Core/Src/tim.c **** /* TIM3 init function */
  75:Core/Src/tim.c **** void MX_TIM3_Init(void)
  76:Core/Src/tim.c **** {
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  81:Core/Src/tim.c **** 
ARM GAS  /tmp/ccLYSK4i.s 			page 5


  82:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  83:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  88:Core/Src/tim.c ****   htim3.Instance = TIM3;
  89:Core/Src/tim.c ****   htim3.Init.Prescaler = 9;
  90:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  91:Core/Src/tim.c ****   htim3.Init.Period = 899;
  92:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  93:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  94:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  95:Core/Src/tim.c ****   {
  96:Core/Src/tim.c ****     Error_Handler();
  97:Core/Src/tim.c ****   }
  98:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  99:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 101:Core/Src/tim.c ****   {
 102:Core/Src/tim.c ****     Error_Handler();
 103:Core/Src/tim.c ****   }
 104:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 105:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 106:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 107:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 108:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 109:Core/Src/tim.c ****   {
 110:Core/Src/tim.c ****     Error_Handler();
 111:Core/Src/tim.c ****   }
 112:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 115:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c **** }
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 120:Core/Src/tim.c **** {
 149              		.loc 1 120 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 24
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		.loc 1 120 1 is_stmt 0 view .LVU44
 154 0000 00B5     		push	{lr}
 155              	.LCFI4:
 156              		.cfi_def_cfa_offset 4
 157              		.cfi_offset 14, -4
 158 0002 87B0     		sub	sp, sp, #28
 159              	.LCFI5:
 160              		.cfi_def_cfa_offset 32
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 161              		.loc 1 122 3 is_stmt 1 view .LVU45
 162              		.loc 1 122 20 is_stmt 0 view .LVU46
 163 0004 0023     		movs	r3, #0
 164 0006 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/ccLYSK4i.s 			page 6


 165 0008 0393     		str	r3, [sp, #12]
 166 000a 0493     		str	r3, [sp, #16]
 167 000c 0593     		str	r3, [sp, #20]
 123:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 168              		.loc 1 123 3 is_stmt 1 view .LVU47
 169              		.loc 1 123 23 is_stmt 0 view .LVU48
 170 000e 0368     		ldr	r3, [r0]
 171              		.loc 1 123 5 view .LVU49
 172 0010 B3F1804F 		cmp	r3, #1073741824
 173 0014 02D0     		beq	.L12
 174              	.LVL6:
 175              	.L9:
 124:Core/Src/tim.c ****   {
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 128:Core/Src/tim.c ****     /* TIM2 clock enable */
 129:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 132:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 133:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 134:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 135:Core/Src/tim.c ****     */
 136:Core/Src/tim.c ****     GPIO_InitStruct.Pin = EncoderA_Pin|EncoderB_Pin;
 137:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 138:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 139:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 142:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 143:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 147:Core/Src/tim.c ****   }
 148:Core/Src/tim.c **** }
 176              		.loc 1 148 1 view .LVU50
 177 0016 07B0     		add	sp, sp, #28
 178              	.LCFI6:
 179              		.cfi_remember_state
 180              		.cfi_def_cfa_offset 4
 181              		@ sp needed
 182 0018 5DF804FB 		ldr	pc, [sp], #4
 183              	.LVL7:
 184              	.L12:
 185              	.LCFI7:
 186              		.cfi_restore_state
 129:Core/Src/tim.c **** 
 187              		.loc 1 129 5 is_stmt 1 view .LVU51
 188              	.LBB2:
 129:Core/Src/tim.c **** 
 189              		.loc 1 129 5 view .LVU52
 129:Core/Src/tim.c **** 
 190              		.loc 1 129 5 view .LVU53
 191 001c 03F50433 		add	r3, r3, #135168
 192 0020 DA69     		ldr	r2, [r3, #28]
ARM GAS  /tmp/ccLYSK4i.s 			page 7


 193 0022 42F00102 		orr	r2, r2, #1
 194 0026 DA61     		str	r2, [r3, #28]
 129:Core/Src/tim.c **** 
 195              		.loc 1 129 5 view .LVU54
 196 0028 DA69     		ldr	r2, [r3, #28]
 197 002a 02F00102 		and	r2, r2, #1
 198 002e 0092     		str	r2, [sp]
 129:Core/Src/tim.c **** 
 199              		.loc 1 129 5 view .LVU55
 200 0030 009A     		ldr	r2, [sp]
 201              	.LBE2:
 129:Core/Src/tim.c **** 
 202              		.loc 1 129 5 view .LVU56
 131:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 203              		.loc 1 131 5 view .LVU57
 204              	.LBB3:
 131:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 205              		.loc 1 131 5 view .LVU58
 131:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 206              		.loc 1 131 5 view .LVU59
 207 0032 9A69     		ldr	r2, [r3, #24]
 208 0034 42F00402 		orr	r2, r2, #4
 209 0038 9A61     		str	r2, [r3, #24]
 131:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 210              		.loc 1 131 5 view .LVU60
 211 003a 9B69     		ldr	r3, [r3, #24]
 212 003c 03F00403 		and	r3, r3, #4
 213 0040 0193     		str	r3, [sp, #4]
 131:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 214              		.loc 1 131 5 view .LVU61
 215 0042 019B     		ldr	r3, [sp, #4]
 216              	.LBE3:
 131:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 217              		.loc 1 131 5 view .LVU62
 136:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 218              		.loc 1 136 5 view .LVU63
 136:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 219              		.loc 1 136 25 is_stmt 0 view .LVU64
 220 0044 0323     		movs	r3, #3
 221 0046 0293     		str	r3, [sp, #8]
 137:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 222              		.loc 1 137 5 is_stmt 1 view .LVU65
 138:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 223              		.loc 1 138 5 view .LVU66
 139:Core/Src/tim.c **** 
 224              		.loc 1 139 5 view .LVU67
 225 0048 02A9     		add	r1, sp, #8
 226 004a 0648     		ldr	r0, .L13
 227              	.LVL8:
 139:Core/Src/tim.c **** 
 228              		.loc 1 139 5 is_stmt 0 view .LVU68
 229 004c FFF7FEFF 		bl	HAL_GPIO_Init
 230              	.LVL9:
 142:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 231              		.loc 1 142 5 is_stmt 1 view .LVU69
 232 0050 0022     		movs	r2, #0
 233 0052 1146     		mov	r1, r2
ARM GAS  /tmp/ccLYSK4i.s 			page 8


 234 0054 1C20     		movs	r0, #28
 235 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 236              	.LVL10:
 143:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 237              		.loc 1 143 5 view .LVU70
 238 005a 1C20     		movs	r0, #28
 239 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 240              	.LVL11:
 241              		.loc 1 148 1 is_stmt 0 view .LVU71
 242 0060 D9E7     		b	.L9
 243              	.L14:
 244 0062 00BF     		.align	2
 245              	.L13:
 246 0064 00080140 		.word	1073809408
 247              		.cfi_endproc
 248              	.LFE67:
 250              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 251              		.align	1
 252              		.global	HAL_TIM_PWM_MspInit
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 257              	HAL_TIM_PWM_MspInit:
 258              	.LVL12:
 259              	.LFB68:
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 151:Core/Src/tim.c **** {
 260              		.loc 1 151 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 8
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              		@ link register save eliminated.
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 265              		.loc 1 153 3 view .LVU73
 266              		.loc 1 153 19 is_stmt 0 view .LVU74
 267 0000 0268     		ldr	r2, [r0]
 268              		.loc 1 153 5 view .LVU75
 269 0002 094B     		ldr	r3, .L22
 270 0004 9A42     		cmp	r2, r3
 271 0006 00D0     		beq	.L21
 272 0008 7047     		bx	lr
 273              	.L21:
 151:Core/Src/tim.c **** 
 274              		.loc 1 151 1 view .LVU76
 275 000a 82B0     		sub	sp, sp, #8
 276              	.LCFI8:
 277              		.cfi_def_cfa_offset 8
 154:Core/Src/tim.c ****   {
 155:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 158:Core/Src/tim.c ****     /* TIM3 clock enable */
 159:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 278              		.loc 1 159 5 is_stmt 1 view .LVU77
 279              	.LBB4:
ARM GAS  /tmp/ccLYSK4i.s 			page 9


 280              		.loc 1 159 5 view .LVU78
 281              		.loc 1 159 5 view .LVU79
 282 000c 03F50333 		add	r3, r3, #134144
 283 0010 DA69     		ldr	r2, [r3, #28]
 284 0012 42F00202 		orr	r2, r2, #2
 285 0016 DA61     		str	r2, [r3, #28]
 286              		.loc 1 159 5 view .LVU80
 287 0018 DB69     		ldr	r3, [r3, #28]
 288 001a 03F00203 		and	r3, r3, #2
 289 001e 0193     		str	r3, [sp, #4]
 290              		.loc 1 159 5 view .LVU81
 291 0020 019B     		ldr	r3, [sp, #4]
 292              	.LBE4:
 293              		.loc 1 159 5 discriminator 1 view .LVU82
 160:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 161:Core/Src/tim.c **** 
 162:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 163:Core/Src/tim.c ****   }
 164:Core/Src/tim.c **** }
 294              		.loc 1 164 1 is_stmt 0 view .LVU83
 295 0022 02B0     		add	sp, sp, #8
 296              	.LCFI9:
 297              		.cfi_def_cfa_offset 0
 298              		@ sp needed
 299 0024 7047     		bx	lr
 300              	.L23:
 301 0026 00BF     		.align	2
 302              	.L22:
 303 0028 00040040 		.word	1073742848
 304              		.cfi_endproc
 305              	.LFE68:
 307              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 308              		.align	1
 309              		.global	HAL_TIM_MspPostInit
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 314              	HAL_TIM_MspPostInit:
 315              	.LVL13:
 316              	.LFB69:
 165:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 166:Core/Src/tim.c **** {
 317              		.loc 1 166 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 24
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		.loc 1 166 1 is_stmt 0 view .LVU85
 322 0000 00B5     		push	{lr}
 323              	.LCFI10:
 324              		.cfi_def_cfa_offset 4
 325              		.cfi_offset 14, -4
 326 0002 87B0     		sub	sp, sp, #28
 327              	.LCFI11:
 328              		.cfi_def_cfa_offset 32
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 329              		.loc 1 168 3 is_stmt 1 view .LVU86
ARM GAS  /tmp/ccLYSK4i.s 			page 10


 330              		.loc 1 168 20 is_stmt 0 view .LVU87
 331 0004 0023     		movs	r3, #0
 332 0006 0293     		str	r3, [sp, #8]
 333 0008 0393     		str	r3, [sp, #12]
 334 000a 0493     		str	r3, [sp, #16]
 335 000c 0593     		str	r3, [sp, #20]
 169:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 336              		.loc 1 169 3 is_stmt 1 view .LVU88
 337              		.loc 1 169 15 is_stmt 0 view .LVU89
 338 000e 0268     		ldr	r2, [r0]
 339              		.loc 1 169 5 view .LVU90
 340 0010 0D4B     		ldr	r3, .L28
 341 0012 9A42     		cmp	r2, r3
 342 0014 02D0     		beq	.L27
 343              	.LVL14:
 344              	.L24:
 170:Core/Src/tim.c ****   {
 171:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 176:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 177:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 178:Core/Src/tim.c ****     */
 179:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_Pin;
 180:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 181:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 182:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 187:Core/Src/tim.c ****   }
 188:Core/Src/tim.c **** 
 189:Core/Src/tim.c **** }
 345              		.loc 1 189 1 view .LVU91
 346 0016 07B0     		add	sp, sp, #28
 347              	.LCFI12:
 348              		.cfi_remember_state
 349              		.cfi_def_cfa_offset 4
 350              		@ sp needed
 351 0018 5DF804FB 		ldr	pc, [sp], #4
 352              	.LVL15:
 353              	.L27:
 354              	.LCFI13:
 355              		.cfi_restore_state
 175:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 356              		.loc 1 175 5 is_stmt 1 view .LVU92
 357              	.LBB5:
 175:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 358              		.loc 1 175 5 view .LVU93
 175:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 359              		.loc 1 175 5 view .LVU94
 360 001c 03F50333 		add	r3, r3, #134144
 361 0020 9A69     		ldr	r2, [r3, #24]
 362 0022 42F00402 		orr	r2, r2, #4
ARM GAS  /tmp/ccLYSK4i.s 			page 11


 363 0026 9A61     		str	r2, [r3, #24]
 175:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 364              		.loc 1 175 5 view .LVU95
 365 0028 9B69     		ldr	r3, [r3, #24]
 366 002a 03F00403 		and	r3, r3, #4
 367 002e 0193     		str	r3, [sp, #4]
 175:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 368              		.loc 1 175 5 view .LVU96
 369 0030 019B     		ldr	r3, [sp, #4]
 370              	.LBE5:
 175:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 371              		.loc 1 175 5 view .LVU97
 179:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 372              		.loc 1 179 5 view .LVU98
 179:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 373              		.loc 1 179 25 is_stmt 0 view .LVU99
 374 0032 4023     		movs	r3, #64
 375 0034 0293     		str	r3, [sp, #8]
 180:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 376              		.loc 1 180 5 is_stmt 1 view .LVU100
 180:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 377              		.loc 1 180 26 is_stmt 0 view .LVU101
 378 0036 0223     		movs	r3, #2
 379 0038 0393     		str	r3, [sp, #12]
 181:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 380              		.loc 1 181 5 is_stmt 1 view .LVU102
 181:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 381              		.loc 1 181 27 is_stmt 0 view .LVU103
 382 003a 0593     		str	r3, [sp, #20]
 182:Core/Src/tim.c **** 
 383              		.loc 1 182 5 is_stmt 1 view .LVU104
 384 003c 02A9     		add	r1, sp, #8
 385 003e 0348     		ldr	r0, .L28+4
 386              	.LVL16:
 182:Core/Src/tim.c **** 
 387              		.loc 1 182 5 is_stmt 0 view .LVU105
 388 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 389              	.LVL17:
 390              		.loc 1 189 1 view .LVU106
 391 0044 E7E7     		b	.L24
 392              	.L29:
 393 0046 00BF     		.align	2
 394              	.L28:
 395 0048 00040040 		.word	1073742848
 396 004c 00080140 		.word	1073809408
 397              		.cfi_endproc
 398              	.LFE69:
 400              		.section	.text.MX_TIM3_Init,"ax",%progbits
 401              		.align	1
 402              		.global	MX_TIM3_Init
 403              		.syntax unified
 404              		.thumb
 405              		.thumb_func
 407              	MX_TIM3_Init:
 408              	.LFB66:
  76:Core/Src/tim.c **** 
 409              		.loc 1 76 1 is_stmt 1 view -0
ARM GAS  /tmp/ccLYSK4i.s 			page 12


 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 40
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413 0000 00B5     		push	{lr}
 414              	.LCFI14:
 415              		.cfi_def_cfa_offset 4
 416              		.cfi_offset 14, -4
 417 0002 8BB0     		sub	sp, sp, #44
 418              	.LCFI15:
 419              		.cfi_def_cfa_offset 48
  82:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 420              		.loc 1 82 3 view .LVU108
  82:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 421              		.loc 1 82 27 is_stmt 0 view .LVU109
 422 0004 0023     		movs	r3, #0
 423 0006 0893     		str	r3, [sp, #32]
 424 0008 0993     		str	r3, [sp, #36]
  83:Core/Src/tim.c **** 
 425              		.loc 1 83 3 is_stmt 1 view .LVU110
  83:Core/Src/tim.c **** 
 426              		.loc 1 83 22 is_stmt 0 view .LVU111
 427 000a 0193     		str	r3, [sp, #4]
 428 000c 0293     		str	r3, [sp, #8]
 429 000e 0393     		str	r3, [sp, #12]
 430 0010 0493     		str	r3, [sp, #16]
 431 0012 0593     		str	r3, [sp, #20]
 432 0014 0693     		str	r3, [sp, #24]
 433 0016 0793     		str	r3, [sp, #28]
  88:Core/Src/tim.c ****   htim3.Init.Prescaler = 9;
 434              		.loc 1 88 3 is_stmt 1 view .LVU112
  88:Core/Src/tim.c ****   htim3.Init.Prescaler = 9;
 435              		.loc 1 88 18 is_stmt 0 view .LVU113
 436 0018 1748     		ldr	r0, .L38
 437 001a 184A     		ldr	r2, .L38+4
 438 001c 0260     		str	r2, [r0]
  89:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 439              		.loc 1 89 3 is_stmt 1 view .LVU114
  89:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 440              		.loc 1 89 24 is_stmt 0 view .LVU115
 441 001e 0922     		movs	r2, #9
 442 0020 4260     		str	r2, [r0, #4]
  90:Core/Src/tim.c ****   htim3.Init.Period = 899;
 443              		.loc 1 90 3 is_stmt 1 view .LVU116
  90:Core/Src/tim.c ****   htim3.Init.Period = 899;
 444              		.loc 1 90 26 is_stmt 0 view .LVU117
 445 0022 8360     		str	r3, [r0, #8]
  91:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 446              		.loc 1 91 3 is_stmt 1 view .LVU118
  91:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 447              		.loc 1 91 21 is_stmt 0 view .LVU119
 448 0024 40F28332 		movw	r2, #899
 449 0028 C260     		str	r2, [r0, #12]
  92:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 450              		.loc 1 92 3 is_stmt 1 view .LVU120
  92:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 451              		.loc 1 92 28 is_stmt 0 view .LVU121
 452 002a 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccLYSK4i.s 			page 13


  93:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 453              		.loc 1 93 3 is_stmt 1 view .LVU122
  93:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 454              		.loc 1 93 32 is_stmt 0 view .LVU123
 455 002c 8361     		str	r3, [r0, #24]
  94:Core/Src/tim.c ****   {
 456              		.loc 1 94 3 is_stmt 1 view .LVU124
  94:Core/Src/tim.c ****   {
 457              		.loc 1 94 7 is_stmt 0 view .LVU125
 458 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 459              	.LVL18:
  94:Core/Src/tim.c ****   {
 460              		.loc 1 94 6 discriminator 1 view .LVU126
 461 0032 C0B9     		cbnz	r0, .L35
 462              	.L31:
  98:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 463              		.loc 1 98 3 is_stmt 1 view .LVU127
  98:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 464              		.loc 1 98 37 is_stmt 0 view .LVU128
 465 0034 0023     		movs	r3, #0
 466 0036 0893     		str	r3, [sp, #32]
  99:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 467              		.loc 1 99 3 is_stmt 1 view .LVU129
  99:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 468              		.loc 1 99 33 is_stmt 0 view .LVU130
 469 0038 0993     		str	r3, [sp, #36]
 100:Core/Src/tim.c ****   {
 470              		.loc 1 100 3 is_stmt 1 view .LVU131
 100:Core/Src/tim.c ****   {
 471              		.loc 1 100 7 is_stmt 0 view .LVU132
 472 003a 08A9     		add	r1, sp, #32
 473 003c 0E48     		ldr	r0, .L38
 474 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 475              	.LVL19:
 100:Core/Src/tim.c ****   {
 476              		.loc 1 100 6 discriminator 1 view .LVU133
 477 0042 98B9     		cbnz	r0, .L36
 478              	.L32:
 104:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 479              		.loc 1 104 3 is_stmt 1 view .LVU134
 104:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 480              		.loc 1 104 20 is_stmt 0 view .LVU135
 481 0044 6023     		movs	r3, #96
 482 0046 0193     		str	r3, [sp, #4]
 105:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 483              		.loc 1 105 3 is_stmt 1 view .LVU136
 105:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 484              		.loc 1 105 19 is_stmt 0 view .LVU137
 485 0048 0022     		movs	r2, #0
 486 004a 0292     		str	r2, [sp, #8]
 106:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 487              		.loc 1 106 3 is_stmt 1 view .LVU138
 106:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 488              		.loc 1 106 24 is_stmt 0 view .LVU139
 489 004c 0392     		str	r2, [sp, #12]
 107:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 490              		.loc 1 107 3 is_stmt 1 view .LVU140
ARM GAS  /tmp/ccLYSK4i.s 			page 14


 107:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 491              		.loc 1 107 24 is_stmt 0 view .LVU141
 492 004e 0592     		str	r2, [sp, #20]
 108:Core/Src/tim.c ****   {
 493              		.loc 1 108 3 is_stmt 1 view .LVU142
 108:Core/Src/tim.c ****   {
 494              		.loc 1 108 7 is_stmt 0 view .LVU143
 495 0050 01A9     		add	r1, sp, #4
 496 0052 0948     		ldr	r0, .L38
 497 0054 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 498              	.LVL20:
 108:Core/Src/tim.c ****   {
 499              		.loc 1 108 6 discriminator 1 view .LVU144
 500 0058 58B9     		cbnz	r0, .L37
 501              	.L33:
 115:Core/Src/tim.c **** 
 502              		.loc 1 115 3 is_stmt 1 view .LVU145
 503 005a 0748     		ldr	r0, .L38
 504 005c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 505              	.LVL21:
 117:Core/Src/tim.c **** 
 506              		.loc 1 117 1 is_stmt 0 view .LVU146
 507 0060 0BB0     		add	sp, sp, #44
 508              	.LCFI16:
 509              		.cfi_remember_state
 510              		.cfi_def_cfa_offset 4
 511              		@ sp needed
 512 0062 5DF804FB 		ldr	pc, [sp], #4
 513              	.L35:
 514              	.LCFI17:
 515              		.cfi_restore_state
  96:Core/Src/tim.c ****   }
 516              		.loc 1 96 5 is_stmt 1 view .LVU147
 517 0066 FFF7FEFF 		bl	Error_Handler
 518              	.LVL22:
 519 006a E3E7     		b	.L31
 520              	.L36:
 102:Core/Src/tim.c ****   }
 521              		.loc 1 102 5 view .LVU148
 522 006c FFF7FEFF 		bl	Error_Handler
 523              	.LVL23:
 524 0070 E8E7     		b	.L32
 525              	.L37:
 110:Core/Src/tim.c ****   }
 526              		.loc 1 110 5 view .LVU149
 527 0072 FFF7FEFF 		bl	Error_Handler
 528              	.LVL24:
 529 0076 F0E7     		b	.L33
 530              	.L39:
 531              		.align	2
 532              	.L38:
 533 0078 00000000 		.word	htim3
 534 007c 00040040 		.word	1073742848
 535              		.cfi_endproc
 536              	.LFE66:
 538              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 539              		.align	1
ARM GAS  /tmp/ccLYSK4i.s 			page 15


 540              		.global	HAL_TIM_Encoder_MspDeInit
 541              		.syntax unified
 542              		.thumb
 543              		.thumb_func
 545              	HAL_TIM_Encoder_MspDeInit:
 546              	.LVL25:
 547              	.LFB70:
 190:Core/Src/tim.c **** 
 191:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 192:Core/Src/tim.c **** {
 548              		.loc 1 192 1 view -0
 549              		.cfi_startproc
 550              		@ args = 0, pretend = 0, frame = 0
 551              		@ frame_needed = 0, uses_anonymous_args = 0
 552              		.loc 1 192 1 is_stmt 0 view .LVU151
 553 0000 08B5     		push	{r3, lr}
 554              	.LCFI18:
 555              		.cfi_def_cfa_offset 8
 556              		.cfi_offset 3, -8
 557              		.cfi_offset 14, -4
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 558              		.loc 1 194 3 is_stmt 1 view .LVU152
 559              		.loc 1 194 23 is_stmt 0 view .LVU153
 560 0002 0368     		ldr	r3, [r0]
 561              		.loc 1 194 5 view .LVU154
 562 0004 B3F1804F 		cmp	r3, #1073741824
 563 0008 00D0     		beq	.L43
 564              	.LVL26:
 565              	.L40:
 195:Core/Src/tim.c ****   {
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 197:Core/Src/tim.c **** 
 198:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 199:Core/Src/tim.c ****     /* Peripheral clock disable */
 200:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 203:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 204:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 205:Core/Src/tim.c ****     */
 206:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, EncoderA_Pin|EncoderB_Pin);
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 209:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 210:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 211:Core/Src/tim.c **** 
 212:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 213:Core/Src/tim.c ****   }
 214:Core/Src/tim.c **** }
 566              		.loc 1 214 1 view .LVU155
 567 000a 08BD     		pop	{r3, pc}
 568              	.LVL27:
 569              	.L43:
 200:Core/Src/tim.c **** 
 570              		.loc 1 200 5 is_stmt 1 view .LVU156
 571 000c 064A     		ldr	r2, .L44
ARM GAS  /tmp/ccLYSK4i.s 			page 16


 572 000e D369     		ldr	r3, [r2, #28]
 573 0010 23F00103 		bic	r3, r3, #1
 574 0014 D361     		str	r3, [r2, #28]
 206:Core/Src/tim.c **** 
 575              		.loc 1 206 5 view .LVU157
 576 0016 0321     		movs	r1, #3
 577 0018 0448     		ldr	r0, .L44+4
 578              	.LVL28:
 206:Core/Src/tim.c **** 
 579              		.loc 1 206 5 is_stmt 0 view .LVU158
 580 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 581              	.LVL29:
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 582              		.loc 1 209 5 is_stmt 1 view .LVU159
 583 001e 1C20     		movs	r0, #28
 584 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 585              	.LVL30:
 586              		.loc 1 214 1 is_stmt 0 view .LVU160
 587 0024 F1E7     		b	.L40
 588              	.L45:
 589 0026 00BF     		.align	2
 590              	.L44:
 591 0028 00100240 		.word	1073876992
 592 002c 00080140 		.word	1073809408
 593              		.cfi_endproc
 594              	.LFE70:
 596              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 597              		.align	1
 598              		.global	HAL_TIM_PWM_MspDeInit
 599              		.syntax unified
 600              		.thumb
 601              		.thumb_func
 603              	HAL_TIM_PWM_MspDeInit:
 604              	.LVL31:
 605              	.LFB71:
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 217:Core/Src/tim.c **** {
 606              		.loc 1 217 1 is_stmt 1 view -0
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 0
 609              		@ frame_needed = 0, uses_anonymous_args = 0
 610              		@ link register save eliminated.
 218:Core/Src/tim.c **** 
 219:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 611              		.loc 1 219 3 view .LVU162
 612              		.loc 1 219 19 is_stmt 0 view .LVU163
 613 0000 0268     		ldr	r2, [r0]
 614              		.loc 1 219 5 view .LVU164
 615 0002 054B     		ldr	r3, .L49
 616 0004 9A42     		cmp	r2, r3
 617 0006 00D0     		beq	.L48
 618              	.L46:
 220:Core/Src/tim.c ****   {
 221:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 222:Core/Src/tim.c **** 
 223:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
ARM GAS  /tmp/ccLYSK4i.s 			page 17


 224:Core/Src/tim.c ****     /* Peripheral clock disable */
 225:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 226:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 229:Core/Src/tim.c ****   }
 230:Core/Src/tim.c **** }
 619              		.loc 1 230 1 view .LVU165
 620 0008 7047     		bx	lr
 621              	.L48:
 225:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 622              		.loc 1 225 5 is_stmt 1 view .LVU166
 623 000a 044A     		ldr	r2, .L49+4
 624 000c D369     		ldr	r3, [r2, #28]
 625 000e 23F00203 		bic	r3, r3, #2
 626 0012 D361     		str	r3, [r2, #28]
 627              		.loc 1 230 1 is_stmt 0 view .LVU167
 628 0014 F8E7     		b	.L46
 629              	.L50:
 630 0016 00BF     		.align	2
 631              	.L49:
 632 0018 00040040 		.word	1073742848
 633 001c 00100240 		.word	1073876992
 634              		.cfi_endproc
 635              	.LFE71:
 637              		.global	htim3
 638              		.section	.bss.htim3,"aw",%nobits
 639              		.align	2
 642              	htim3:
 643 0000 00000000 		.space	72
 643      00000000 
 643      00000000 
 643      00000000 
 643      00000000 
 644              		.global	htim2
 645              		.section	.bss.htim2,"aw",%nobits
 646              		.align	2
 649              	htim2:
 650 0000 00000000 		.space	72
 650      00000000 
 650      00000000 
 650      00000000 
 650      00000000 
 651              		.text
 652              	.Letext0:
 653              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 654              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 655              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 656              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 657              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 658              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 659              		.file 8 "Core/Inc/tim.h"
 660              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 661              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 662              		.file 11 "Core/Inc/main.h"
 663              		.file 12 "<built-in>"
ARM GAS  /tmp/ccLYSK4i.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
     /tmp/ccLYSK4i.s:19     .text.MX_TIM2_Init:00000000 $t
     /tmp/ccLYSK4i.s:25     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/ccLYSK4i.s:135    .text.MX_TIM2_Init:00000060 $d
     /tmp/ccLYSK4i.s:649    .bss.htim2:00000000 htim2
     /tmp/ccLYSK4i.s:140    .text.HAL_TIM_Encoder_MspInit:00000000 $t
     /tmp/ccLYSK4i.s:146    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
     /tmp/ccLYSK4i.s:246    .text.HAL_TIM_Encoder_MspInit:00000064 $d
     /tmp/ccLYSK4i.s:251    .text.HAL_TIM_PWM_MspInit:00000000 $t
     /tmp/ccLYSK4i.s:257    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
     /tmp/ccLYSK4i.s:303    .text.HAL_TIM_PWM_MspInit:00000028 $d
     /tmp/ccLYSK4i.s:308    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccLYSK4i.s:314    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccLYSK4i.s:395    .text.HAL_TIM_MspPostInit:00000048 $d
     /tmp/ccLYSK4i.s:401    .text.MX_TIM3_Init:00000000 $t
     /tmp/ccLYSK4i.s:407    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
     /tmp/ccLYSK4i.s:533    .text.MX_TIM3_Init:00000078 $d
     /tmp/ccLYSK4i.s:642    .bss.htim3:00000000 htim3
     /tmp/ccLYSK4i.s:539    .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
     /tmp/ccLYSK4i.s:545    .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccLYSK4i.s:591    .text.HAL_TIM_Encoder_MspDeInit:00000028 $d
     /tmp/ccLYSK4i.s:597    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
     /tmp/ccLYSK4i.s:603    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccLYSK4i.s:632    .text.HAL_TIM_PWM_MspDeInit:00000018 $d
     /tmp/ccLYSK4i.s:639    .bss.htim3:00000000 $d
     /tmp/ccLYSK4i.s:646    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
