<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <name preferredWidth="248" />
   <inputclock preferredWidth="155" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="226" />
   <clocksource preferredWidth="225" />
   <frequency preferredWidth="218" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/University Program/Audio &amp; Video,Library/Interface Protocols,Library,Library/University Program,Project,Library/Interface Protocols/SDI,Library/University Program/Clock" />
 <window width="974" height="1047" x="953" y="0" />
 <generation synthesis="VHDL" />
</preferences>
