{"vcs1":{"timestamp_begin":1741870377.671912765, "rt":6.44, "ut":6.12, "st":0.25}}
{"vcselab":{"timestamp_begin":1741870384.193317556, "rt":0.28, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1741870384.538913966, "rt":0.29, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741870377.342954743}
{"VCS_COMP_START_TIME": 1741870377.342954743}
{"VCS_COMP_END_TIME": 1741870384.896537440}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 381600}}
{"vcselab": {"peak_mem": 174724}}
