{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655570696518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655570696518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 18 17:44:56 2022 " "Processing started: Sat Jun 18 17:44:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655570696518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570696518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Washing_machine -c Washing_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off Washing_machine -c Washing_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570696518 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1655570696764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binseg7decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binseg7decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinSeg7Decoder-Behav " "Found design unit 1: BinSeg7Decoder-Behav" {  } { { "BinSeg7Decoder.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/BinSeg7Decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinSeg7Decoder " "Found entity 1: BinSeg7Decoder" {  } { { "BinSeg7Decoder.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/BinSeg7Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washing_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file washing_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Washing_Machine-shell " "Found design unit 1: Washing_Machine-shell" {  } { { "Washing_machine.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Washing_machine.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""} { "Info" "ISGN_ENTITY_NAME" "1 Washing_Machine " "Found entity 1: Washing_Machine" {  } { { "Washing_machine.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Washing_machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/DebounceUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/DebounceUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "Timer.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Found design unit 1: FSM-Behavioral" {  } { { "FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inRegister-Behav " "Found design unit 1: inRegister-Behav" {  } { { "inRegister.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/inRegister.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""} { "Info" "ISGN_ENTITY_NAME" "1 inRegister " "Found entity 1: inRegister" {  } { { "inRegister.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/inRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pulse_Gen-Behav " "Found design unit 1: Pulse_Gen-Behav" {  } { { "Pulse_gen.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Pulse_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pulse_Gen " "Found entity 1: Pulse_Gen" {  } { { "Pulse_gen.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Pulse_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timeselect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timeselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimeSelect-Behav " "Found design unit 1: TimeSelect-Behav" {  } { { "TimeSelect.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/TimeSelect.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimeSelect " "Found entity 1: TimeSelect" {  } { { "TimeSelect.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/TimeSelect.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Tb-Stimulus " "Found design unit 1: FSM_Tb-Stimulus" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Tb " "Found entity 1: FSM_Tb" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_Tb " "Elaborating entity \"FSM_Tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655570703071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ledg0 FSM_Tb.vhd(10) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(10): object \"s_ledg0\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ledg1 FSM_Tb.vhd(10) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(10): object \"s_ledg1\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ledg2 FSM_Tb.vhd(10) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(10): object \"s_ledg2\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ledg3 FSM_Tb.vhd(10) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(10): object \"s_ledg3\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ledr0 FSM_Tb.vhd(10) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(10): object \"s_ledr0\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_new_time FSM_Tb.vhd(10) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(10): object \"s_new_time\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_time_value FSM_Tb.vhd(11) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(11): object \"s_time_value\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_prog_num FSM_Tb.vhd(11) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(11): object \"s_prog_num\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "FSM_Tb.vhd(39) " "VHDL Wait Statement error at FSM_Tb.vhd(39): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 39 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655570703161 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 18 17:45:03 2022 " "Processing ended: Sat Jun 18 17:45:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655570703161 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655570703161 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655570703161 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703161 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655570696518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655570696518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 18 17:44:56 2022 " "Processing started: Sat Jun 18 17:44:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655570696518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570696518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Washing_machine -c Washing_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off Washing_machine -c Washing_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570696518 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1655570696764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binseg7decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binseg7decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinSeg7Decoder-Behav " "Found design unit 1: BinSeg7Decoder-Behav" {  } { { "BinSeg7Decoder.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/BinSeg7Decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinSeg7Decoder " "Found entity 1: BinSeg7Decoder" {  } { { "BinSeg7Decoder.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/BinSeg7Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washing_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file washing_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Washing_Machine-shell " "Found design unit 1: Washing_Machine-shell" {  } { { "Washing_machine.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Washing_machine.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""} { "Info" "ISGN_ENTITY_NAME" "1 Washing_Machine " "Found entity 1: Washing_Machine" {  } { { "Washing_machine.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Washing_machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/DebounceUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/DebounceUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "Timer.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Found design unit 1: FSM-Behavioral" {  } { { "FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inRegister-Behav " "Found design unit 1: inRegister-Behav" {  } { { "inRegister.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/inRegister.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""} { "Info" "ISGN_ENTITY_NAME" "1 inRegister " "Found entity 1: inRegister" {  } { { "inRegister.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/inRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pulse_Gen-Behav " "Found design unit 1: Pulse_Gen-Behav" {  } { { "Pulse_gen.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Pulse_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pulse_Gen " "Found entity 1: Pulse_Gen" {  } { { "Pulse_gen.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Pulse_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timeselect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timeselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimeSelect-Behav " "Found design unit 1: TimeSelect-Behav" {  } { { "TimeSelect.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/TimeSelect.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimeSelect " "Found entity 1: TimeSelect" {  } { { "TimeSelect.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/TimeSelect.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Tb-Stimulus " "Found design unit 1: FSM_Tb-Stimulus" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Tb " "Found entity 1: FSM_Tb" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570703054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_Tb " "Elaborating entity \"FSM_Tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655570703071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ledg0 FSM_Tb.vhd(10) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(10): object \"s_ledg0\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ledg1 FSM_Tb.vhd(10) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(10): object \"s_ledg1\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ledg2 FSM_Tb.vhd(10) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(10): object \"s_ledg2\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ledg3 FSM_Tb.vhd(10) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(10): object \"s_ledg3\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ledr0 FSM_Tb.vhd(10) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(10): object \"s_ledr0\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_new_time FSM_Tb.vhd(10) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(10): object \"s_new_time\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_time_value FSM_Tb.vhd(11) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(11): object \"s_time_value\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_prog_num FSM_Tb.vhd(11) " "Verilog HDL or VHDL warning at FSM_Tb.vhd(11): object \"s_prog_num\" assigned a value but never read" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 "|FSM_Tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "FSM_Tb.vhd(39) " "VHDL Wait Statement error at FSM_Tb.vhd(39): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 39 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655570703079 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655570703161 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 18 17:45:03 2022 " "Processing ended: Sat Jun 18 17:45:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655570703161 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655570703161 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655570703161 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570703161 ""}
