// Seed: 1098940640
module module_0;
  wire id_1;
  assign module_2.id_1 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input  wor  id_2,
    output tri1 id_3,
    input  tri1 id_4,
    input  wire id_5
);
  logic id_7 = 1'b0;
  module_0 modCall_1 ();
  always @(posedge id_4);
  wire id_8;
  ;
  logic id_9 = -1;
  assign id_3 = 1;
  wire id_10;
endmodule
module module_2 (
    input  uwire id_0,
    input  wire  id_1,
    output tri0  id_2
);
  wire [1 : -1 'b0] id_4;
  not primCall (id_2, id_4);
  module_0 modCall_1 ();
endmodule
