NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>0</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1111"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'1'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1010"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*1111$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>1</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0110"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'1'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0110"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*0110$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>0</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0011"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'0'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1000"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*1000$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>0</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1110"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'1'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0101"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*1110$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>0</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0000"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'1'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0011"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*0000$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>0</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1010"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'1'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1000"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*1010$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>1</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0011"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'1'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1110"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*1110$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>0</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1110"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'0'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1111"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*1111$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>0</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0111"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'0'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0110"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*0110$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>1</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0110"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'0'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0010"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*0110$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>0</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0011"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'1'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1110"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*0011$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>0</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0110"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'1'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0101"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*0110$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>0</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1110"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'1'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1010"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*1110$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>1</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0011"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'0'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0011"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*0011$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>0</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1110"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'0'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0000"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*0000$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>1</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1010"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'0'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1110"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*1010$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>1</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1011"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'0'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0000"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*1011$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>1</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0001"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'0'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1110"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*0001$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>1</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1011"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'1'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""0100"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*0100$,regexp


NewQuestion,SA
Title,Valid ways in VHDL to specify 8-bit std_logic_vectors
QuestionText,"<p>Given the VHDL process below. Assume the value of signal <code>a</code> is '<code>0</code>'. What is the value of signal <code>f</code>?</p><pre style='margin:0; padding:0; background:transparent; border:none;font-family:monospace; white-space:pre; line-height:1.2; tab-size:4;'>process(ALL)&nbsp;begin<br/>&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1101"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;a&nbsp;=&nbsp;'1'&nbsp;then<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f&nbsp;&lt;=&nbsp;""1000"";<br/>&nbsp;&nbsp;&nbsp;&nbsp;end&nbsp;if;<br/>end&nbsp;process;<br/></pre>",HTML
Points,10
Difficulty,1
ANSWER,100,[01]*1101$,regexp


