<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu250-figd2104-2L-e</Part>
<TopModelName>D_drain_IO_L1_out_wrapper_7_1_x0</TopModelName>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>19161</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>63.864 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<Interval-min>57</Interval-min>
<Interval-max>38241</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>56</min>
<max>38240</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>186</min>
<max>127453</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>9560</max>
</range>
</IterationLatency>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_2>
<TripCount>6</TripCount>
<Latency>
<range>
<min>12</min>
<max>9558</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>39</min>
<max>31856</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1593</max>
</range>
</IterationLatency>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_3>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4319</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_4>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>533</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_5>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_5>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_4>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_3>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_6>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>979</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_7>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>319</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_8>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_8>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_7>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_9>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>319</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_10>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_10>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_9>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_6>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_2>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<FF>479</FF>
<LUT>702</LUT>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>5376</BRAM_18K>
<DSP>12288</DSP>
<FF>3456000</FF>
<LUT>1728000</LUT>
<URAM>1280</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_7_x0170_dout</name>
<Object>fifo_D_drain_PE_1_7_x0170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_7_x0170_empty_n</name>
<Object>fifo_D_drain_PE_1_7_x0170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_7_x0170_read</name>
<Object>fifo_D_drain_PE_1_7_x0170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
