
mps_final_project_eq.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c13c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004860  0800c33c  0800c33c  0001c33c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08010b9c  08010b9c  00020b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08010ba0  08010ba0  00020ba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000118  20000000  08010ba4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000463dc  20000118  08010cbc  00030118  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  200464f4  08010cbc  000364f4  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00030118  2**0
                  CONTENTS, READONLY
  9 .debug_info   0004c7f4  00000000  00000000  00030146  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000074e3  00000000  00000000  0007c93a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_loc    000227bf  00000000  00000000  00083e1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001fe0  00000000  00000000  000a65e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001de0  00000000  00000000  000a85c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003761d  00000000  00000000  000aa3a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000402a3  00000000  00000000  000e19bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00130bb8  00000000  00000000  00121c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  00252818  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006650  00000000  00000000  0025286c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .stab         0000006c  00000000  00000000  00258ebc  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      000000e3  00000000  00000000  00258f28  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000118 	.word	0x20000118
 800021c:	00000000 	.word	0x00000000
 8000220:	0800c324 	.word	0x0800c324

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000011c 	.word	0x2000011c
 800023c:	0800c324 	.word	0x0800c324

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <ft6x06_Reset>:
  */
void ft6x06_Reset(uint16_t DeviceAddr)
{
  /* Do nothing */
  /* No software reset sequence available in FT6206 IC */
}
 80002e0:	4770      	bx	lr

080002e2 <ft6x06_TS_ITStatus>:
  */
uint8_t ft6x06_TS_ITStatus(uint16_t DeviceAddr)
{
  /* Always return 0 as feature not applicable to FT6206 */
  return 0;
}
 80002e2:	2000      	movs	r0, #0
 80002e4:	4770      	bx	lr

080002e6 <ft6x06_TS_ClearIT>:
  * @retval None
  */
void ft6x06_TS_ClearIT(uint16_t DeviceAddr)
{
  /* Nothing to be done here for FT6206 */
}
 80002e6:	4770      	bx	lr

080002e8 <ft6x06_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t ft6x06_GetInstance(uint16_t DeviceAddr)
{
 80002e8:	4603      	mov	r3, r0
  uint8_t idx = 0;
  
  /* Check all the registered instances */
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 80002ea:	2000      	movs	r0, #0
 80002ec:	2801      	cmp	r0, #1
 80002ee:	d806      	bhi.n	80002fe <ft6x06_GetInstance+0x16>
  {
    if(ft6x06[idx] == DeviceAddr)
 80002f0:	4a04      	ldr	r2, [pc, #16]	; (8000304 <ft6x06_GetInstance+0x1c>)
 80002f2:	5c12      	ldrb	r2, [r2, r0]
 80002f4:	429a      	cmp	r2, r3
 80002f6:	d003      	beq.n	8000300 <ft6x06_GetInstance+0x18>
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 80002f8:	3001      	adds	r0, #1
 80002fa:	b2c0      	uxtb	r0, r0
 80002fc:	e7f6      	b.n	80002ec <ft6x06_GetInstance+0x4>
    {
      return idx; 
    }
  }
  
  return 0xFF;
 80002fe:	20ff      	movs	r0, #255	; 0xff
}
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop
 8000304:	20000134 	.word	0x20000134

08000308 <ft6x06_Init>:
{  
 8000308:	b510      	push	{r4, lr}
 800030a:	4604      	mov	r4, r0
  instance = ft6x06_GetInstance(DeviceAddr);
 800030c:	f7ff ffec 	bl	80002e8 <ft6x06_GetInstance>
  if(instance == 0xFF)
 8000310:	28ff      	cmp	r0, #255	; 0xff
 8000312:	d000      	beq.n	8000316 <ft6x06_Init+0xe>
}
 8000314:	bd10      	pop	{r4, pc}
    empty = ft6x06_GetInstance(0);
 8000316:	2000      	movs	r0, #0
 8000318:	f7ff ffe6 	bl	80002e8 <ft6x06_GetInstance>
    if(empty < FT6x06_MAX_INSTANCE)
 800031c:	2801      	cmp	r0, #1
 800031e:	d8f9      	bhi.n	8000314 <ft6x06_Init+0xc>
      ft6x06[empty] = DeviceAddr;
 8000320:	4b02      	ldr	r3, [pc, #8]	; (800032c <ft6x06_Init+0x24>)
 8000322:	541c      	strb	r4, [r3, r0]
      TS_IO_Init(); 
 8000324:	f001 f974 	bl	8001610 <TS_IO_Init>
}
 8000328:	e7f4      	b.n	8000314 <ft6x06_Init+0xc>
 800032a:	bf00      	nop
 800032c:	20000134 	.word	0x20000134

08000330 <ft6x06_ReadID>:
{
 8000330:	b510      	push	{r4, lr}
 8000332:	4604      	mov	r4, r0
  TS_IO_Init();
 8000334:	f001 f96c 	bl	8001610 <TS_IO_Init>
  return (TS_IO_Read(DeviceAddr, FT6206_CHIP_ID_REG));
 8000338:	21a8      	movs	r1, #168	; 0xa8
 800033a:	b2e0      	uxtb	r0, r4
 800033c:	f001 f984 	bl	8001648 <TS_IO_Read>
}
 8000340:	b280      	uxth	r0, r0
 8000342:	bd10      	pop	{r4, pc}

08000344 <ft6x06_TS_DetectTouch>:
{
 8000344:	b500      	push	{lr}
 8000346:	b083      	sub	sp, #12
  volatile uint8_t nbTouch = 0;
 8000348:	2300      	movs	r3, #0
 800034a:	f88d 3007 	strb.w	r3, [sp, #7]
  nbTouch = TS_IO_Read(DeviceAddr, FT6206_TD_STAT_REG);
 800034e:	2102      	movs	r1, #2
 8000350:	b2c0      	uxtb	r0, r0
 8000352:	f001 f979 	bl	8001648 <TS_IO_Read>
 8000356:	f88d 0007 	strb.w	r0, [sp, #7]
  nbTouch &= FT6206_TD_STAT_MASK;
 800035a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800035e:	f003 030f 	and.w	r3, r3, #15
 8000362:	f88d 3007 	strb.w	r3, [sp, #7]
  if(nbTouch > FT6206_MAX_DETECTABLE_TOUCH)
 8000366:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800036a:	b2db      	uxtb	r3, r3
 800036c:	2b02      	cmp	r3, #2
 800036e:	d902      	bls.n	8000376 <ft6x06_TS_DetectTouch+0x32>
    nbTouch = 0;
 8000370:	2300      	movs	r3, #0
 8000372:	f88d 3007 	strb.w	r3, [sp, #7]
  ft6x06_handle.currActiveTouchNb = nbTouch;
 8000376:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800037a:	4b04      	ldr	r3, [pc, #16]	; (800038c <ft6x06_TS_DetectTouch+0x48>)
 800037c:	715a      	strb	r2, [r3, #5]
  ft6x06_handle.currActiveTouchIdx = 0;
 800037e:	2200      	movs	r2, #0
 8000380:	719a      	strb	r2, [r3, #6]
  return(nbTouch);
 8000382:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000386:	b003      	add	sp, #12
 8000388:	f85d fb04 	ldr.w	pc, [sp], #4
 800038c:	20000134 	.word	0x20000134

08000390 <ft6x06_TS_GetXY>:
{
 8000390:	b530      	push	{r4, r5, lr}
 8000392:	b083      	sub	sp, #12
 8000394:	4614      	mov	r4, r2
  if(ft6x06_handle.currActiveTouchIdx < ft6x06_handle.currActiveTouchNb)
 8000396:	4a16      	ldr	r2, [pc, #88]	; (80003f0 <ft6x06_TS_GetXY+0x60>)
 8000398:	7993      	ldrb	r3, [r2, #6]
 800039a:	7952      	ldrb	r2, [r2, #5]
 800039c:	4293      	cmp	r3, r2
 800039e:	d220      	bcs.n	80003e2 <ft6x06_TS_GetXY+0x52>
 80003a0:	460d      	mov	r5, r1
    switch(ft6x06_handle.currActiveTouchIdx)
 80003a2:	b303      	cbz	r3, 80003e6 <ft6x06_TS_GetXY+0x56>
 80003a4:	2b01      	cmp	r3, #1
 80003a6:	d120      	bne.n	80003ea <ft6x06_TS_GetXY+0x5a>
      regAddress = FT6206_P2_XH_REG; 
 80003a8:	2109      	movs	r1, #9
    TS_IO_ReadMultiple(DeviceAddr, regAddress, dataxy, sizeof(dataxy)); 
 80003aa:	2304      	movs	r3, #4
 80003ac:	eb0d 0203 	add.w	r2, sp, r3
 80003b0:	b2c0      	uxtb	r0, r0
 80003b2:	f001 f95f 	bl	8001674 <TS_IO_ReadMultiple>
    *X = ((dataxy[0] & FT6206_MSB_MASK) << 8) | (dataxy[1] & FT6206_LSB_MASK);
 80003b6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80003ba:	021b      	lsls	r3, r3, #8
 80003bc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80003c0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80003c4:	4313      	orrs	r3, r2
 80003c6:	802b      	strh	r3, [r5, #0]
    *Y = ((dataxy[2] & FT6206_MSB_MASK) << 8) | (dataxy[3] & FT6206_LSB_MASK);
 80003c8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80003cc:	021b      	lsls	r3, r3, #8
 80003ce:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80003d2:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80003d6:	4313      	orrs	r3, r2
 80003d8:	8023      	strh	r3, [r4, #0]
    ft6x06_handle.currActiveTouchIdx++;
 80003da:	4a05      	ldr	r2, [pc, #20]	; (80003f0 <ft6x06_TS_GetXY+0x60>)
 80003dc:	7993      	ldrb	r3, [r2, #6]
 80003de:	3301      	adds	r3, #1
 80003e0:	7193      	strb	r3, [r2, #6]
}
 80003e2:	b003      	add	sp, #12
 80003e4:	bd30      	pop	{r4, r5, pc}
      regAddress = FT6206_P1_XH_REG; 
 80003e6:	2103      	movs	r1, #3
 80003e8:	e7df      	b.n	80003aa <ft6x06_TS_GetXY+0x1a>
    switch(ft6x06_handle.currActiveTouchIdx)
 80003ea:	2100      	movs	r1, #0
 80003ec:	e7dd      	b.n	80003aa <ft6x06_TS_GetXY+0x1a>
 80003ee:	bf00      	nop
 80003f0:	20000134 	.word	0x20000134

080003f4 <ft6x06_TS_EnableIT>:
{
 80003f4:	b508      	push	{r3, lr}
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 80003f6:	2201      	movs	r2, #1
 80003f8:	21a4      	movs	r1, #164	; 0xa4
 80003fa:	b2c0      	uxtb	r0, r0
 80003fc:	f001 f910 	bl	8001620 <TS_IO_Write>
}
 8000400:	bd08      	pop	{r3, pc}

08000402 <ft6x06_TS_DisableIT>:
{
 8000402:	b508      	push	{r3, lr}
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 8000404:	2200      	movs	r2, #0
 8000406:	21a4      	movs	r1, #164	; 0xa4
 8000408:	b2c0      	uxtb	r0, r0
 800040a:	f001 f909 	bl	8001620 <TS_IO_Write>
}
 800040e:	bd08      	pop	{r3, pc}

08000410 <ft6x06_TS_Start>:
{
 8000410:	b508      	push	{r3, lr}
  ft6x06_TS_DisableIT(DeviceAddr);
 8000412:	f7ff fff6 	bl	8000402 <ft6x06_TS_DisableIT>
}
 8000416:	bd08      	pop	{r3, pc}

08000418 <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 8000418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800041c:	b083      	sub	sp, #12
 800041e:	9000      	str	r0, [sp, #0]
 8000420:	9101      	str	r1, [sp, #4]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000422:	4cf5      	ldr	r4, [pc, #980]	; (80007f8 <OTM8009A_Init+0x3e0>)
 8000424:	4621      	mov	r1, r4
 8000426:	2000      	movs	r0, #0
 8000428:	f001 fb9c 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 800042c:	1d21      	adds	r1, r4, #4
 800042e:	2003      	movs	r0, #3
 8000430:	f001 fb98 	bl	8001b64 <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 8000434:	f104 0508 	add.w	r5, r4, #8
 8000438:	4629      	mov	r1, r5
 800043a:	2000      	movs	r0, #0
 800043c:	f001 fb92 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 8000440:	f104 010c 	add.w	r1, r4, #12
 8000444:	2002      	movs	r0, #2
 8000446:	f001 fb8d 	bl	8001b64 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 800044a:	4629      	mov	r1, r5
 800044c:	2000      	movs	r0, #0
 800044e:	f001 fb89 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 8000452:	f104 0110 	add.w	r1, r4, #16
 8000456:	2000      	movs	r0, #0
 8000458:	f001 fb84 	bl	8001b64 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 800045c:	200a      	movs	r0, #10
 800045e:	f001 f919 	bl	8001694 <OTM8009A_IO_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 8000462:	f104 0114 	add.w	r1, r4, #20
 8000466:	2000      	movs	r0, #0
 8000468:	f001 fb7c 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 800046c:	f104 0118 	add.w	r1, r4, #24
 8000470:	2000      	movs	r0, #0
 8000472:	f001 fb77 	bl	8001b64 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 8000476:	200a      	movs	r0, #10
 8000478:	f001 f90c 	bl	8001694 <OTM8009A_IO_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 800047c:	f104 011c 	add.w	r1, r4, #28
 8000480:	2000      	movs	r0, #0
 8000482:	f001 fb6f 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 8000486:	f104 0120 	add.w	r1, r4, #32
 800048a:	2000      	movs	r0, #0
 800048c:	f001 fb6a 	bl	8001b64 <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 8000490:	f104 0124 	add.w	r1, r4, #36	; 0x24
 8000494:	2000      	movs	r0, #0
 8000496:	f001 fb65 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 800049a:	f104 0828 	add.w	r8, r4, #40	; 0x28
 800049e:	4641      	mov	r1, r8
 80004a0:	2000      	movs	r0, #0
 80004a2:	f001 fb5f 	bl	8001b64 <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 80004a6:	f104 012c 	add.w	r1, r4, #44	; 0x2c
 80004aa:	2000      	movs	r0, #0
 80004ac:	f001 fb5a 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 80004b0:	f104 0130 	add.w	r1, r4, #48	; 0x30
 80004b4:	2000      	movs	r0, #0
 80004b6:	f001 fb55 	bl	8001b64 <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80004ba:	4621      	mov	r1, r4
 80004bc:	2000      	movs	r0, #0
 80004be:	f001 fb51 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 80004c2:	f104 0134 	add.w	r1, r4, #52	; 0x34
 80004c6:	2000      	movs	r0, #0
 80004c8:	f001 fb4c 	bl	8001b64 <DSI_IO_WriteCmd>

  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 80004cc:	f104 0638 	add.w	r6, r4, #56	; 0x38
 80004d0:	4631      	mov	r1, r6
 80004d2:	2000      	movs	r0, #0
 80004d4:	f001 fb46 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);
 80004d8:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 80004dc:	2000      	movs	r0, #0
 80004de:	f001 fb41 	bl	8001b64 <DSI_IO_WriteCmd>

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 80004e2:	f104 0740 	add.w	r7, r4, #64	; 0x40
 80004e6:	4639      	mov	r1, r7
 80004e8:	2000      	movs	r0, #0
 80004ea:	f001 fb3b 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 80004ee:	f104 0144 	add.w	r1, r4, #68	; 0x44
 80004f2:	2000      	movs	r0, #0
 80004f4:	f001 fb36 	bl	8001b64 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 80004f8:	f104 0148 	add.w	r1, r4, #72	; 0x48
 80004fc:	2000      	movs	r0, #0
 80004fe:	f001 fb31 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 8000502:	f104 014c 	add.w	r1, r4, #76	; 0x4c
 8000506:	2000      	movs	r0, #0
 8000508:	f001 fb2c 	bl	8001b64 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 800050c:	f104 0150 	add.w	r1, r4, #80	; 0x50
 8000510:	2000      	movs	r0, #0
 8000512:	f001 fb27 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 8000516:	4641      	mov	r1, r8
 8000518:	2000      	movs	r0, #0
 800051a:	f001 fb23 	bl	8001b64 <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800051e:	4621      	mov	r1, r4
 8000520:	2000      	movs	r0, #0
 8000522:	f001 fb1f 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 8000526:	f104 0154 	add.w	r1, r4, #84	; 0x54
 800052a:	2002      	movs	r0, #2
 800052c:	f001 fb1a 	bl	8001b64 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 8000530:	f104 0158 	add.w	r1, r4, #88	; 0x58
 8000534:	2000      	movs	r0, #0
 8000536:	f001 fb15 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 800053a:	f104 015c 	add.w	r1, r4, #92	; 0x5c
 800053e:	2000      	movs	r0, #0
 8000540:	f001 fb10 	bl	8001b64 <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 8000544:	f104 0160 	add.w	r1, r4, #96	; 0x60
 8000548:	2000      	movs	r0, #0
 800054a:	f001 fb0b 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 800054e:	f104 0164 	add.w	r1, r4, #100	; 0x64
 8000552:	2000      	movs	r0, #0
 8000554:	f001 fb06 	bl	8001b64 <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 8000558:	f104 0168 	add.w	r1, r4, #104	; 0x68
 800055c:	2000      	movs	r0, #0
 800055e:	f001 fb01 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 8000562:	f104 016c 	add.w	r1, r4, #108	; 0x6c
 8000566:	2000      	movs	r0, #0
 8000568:	f001 fafc 	bl	8001b64 <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 800056c:	4631      	mov	r1, r6
 800056e:	2000      	movs	r0, #0
 8000570:	f001 faf8 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 8000574:	f104 0170 	add.w	r1, r4, #112	; 0x70
 8000578:	2000      	movs	r0, #0
 800057a:	f001 faf3 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 800057e:	4639      	mov	r1, r7
 8000580:	2000      	movs	r0, #0
 8000582:	f001 faef 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 8000586:	f104 0174 	add.w	r1, r4, #116	; 0x74
 800058a:	2000      	movs	r0, #0
 800058c:	f001 faea 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 8000590:	f104 0178 	add.w	r1, r4, #120	; 0x78
 8000594:	2000      	movs	r0, #0
 8000596:	f001 fae5 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 800059a:	f104 017c 	add.w	r1, r4, #124	; 0x7c
 800059e:	2002      	movs	r0, #2
 80005a0:	f001 fae0 	bl	8001b64 <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80005a4:	4629      	mov	r1, r5
 80005a6:	2000      	movs	r0, #0
 80005a8:	f001 fadc 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 80005ac:	f104 0180 	add.w	r1, r4, #128	; 0x80
 80005b0:	2006      	movs	r0, #6
 80005b2:	f001 fad7 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 80005b6:	f104 0a88 	add.w	sl, r4, #136	; 0x88
 80005ba:	4651      	mov	r1, sl
 80005bc:	2000      	movs	r0, #0
 80005be:	f001 fad1 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 80005c2:	f104 018c 	add.w	r1, r4, #140	; 0x8c
 80005c6:	200e      	movs	r0, #14
 80005c8:	f001 facc 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 80005cc:	f104 099c 	add.w	r9, r4, #156	; 0x9c
 80005d0:	4649      	mov	r1, r9
 80005d2:	2000      	movs	r0, #0
 80005d4:	f001 fac6 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 80005d8:	f104 01a0 	add.w	r1, r4, #160	; 0xa0
 80005dc:	200e      	movs	r0, #14
 80005de:	f001 fac1 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 80005e2:	f104 08b0 	add.w	r8, r4, #176	; 0xb0
 80005e6:	4641      	mov	r1, r8
 80005e8:	2000      	movs	r0, #0
 80005ea:	f001 fabb 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 80005ee:	f104 01b4 	add.w	r1, r4, #180	; 0xb4
 80005f2:	200a      	movs	r0, #10
 80005f4:	f001 fab6 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 80005f8:	f104 07c0 	add.w	r7, r4, #192	; 0xc0
 80005fc:	4639      	mov	r1, r7
 80005fe:	2000      	movs	r0, #0
 8000600:	f001 fab0 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 8000604:	f104 01c4 	add.w	r1, r4, #196	; 0xc4
 8000608:	2000      	movs	r0, #0
 800060a:	f001 faab 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 800060e:	4629      	mov	r1, r5
 8000610:	2000      	movs	r0, #0
 8000612:	f001 faa7 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 8000616:	f104 01c8 	add.w	r1, r4, #200	; 0xc8
 800061a:	200a      	movs	r0, #10
 800061c:	f001 faa2 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8000620:	f104 0bd4 	add.w	fp, r4, #212	; 0xd4
 8000624:	4659      	mov	r1, fp
 8000626:	2000      	movs	r0, #0
 8000628:	f001 fa9c 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 800062c:	f104 01d8 	add.w	r1, r4, #216	; 0xd8
 8000630:	200f      	movs	r0, #15
 8000632:	f001 fa97 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8000636:	4651      	mov	r1, sl
 8000638:	2000      	movs	r0, #0
 800063a:	f001 fa93 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 800063e:	f104 01e8 	add.w	r1, r4, #232	; 0xe8
 8000642:	200f      	movs	r0, #15
 8000644:	f001 fa8e 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8000648:	4649      	mov	r1, r9
 800064a:	2000      	movs	r0, #0
 800064c:	f001 fa8a 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 8000650:	f104 01f8 	add.w	r1, r4, #248	; 0xf8
 8000654:	200a      	movs	r0, #10
 8000656:	f001 fa85 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 800065a:	4641      	mov	r1, r8
 800065c:	2000      	movs	r0, #0
 800065e:	f001 fa81 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 8000662:	f504 7182 	add.w	r1, r4, #260	; 0x104
 8000666:	200f      	movs	r0, #15
 8000668:	f001 fa7c 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 800066c:	4639      	mov	r1, r7
 800066e:	2000      	movs	r0, #0
 8000670:	f001 fa78 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 8000674:	f504 718a 	add.w	r1, r4, #276	; 0x114
 8000678:	200f      	movs	r0, #15
 800067a:	f001 fa73 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 800067e:	f504 7192 	add.w	r1, r4, #292	; 0x124
 8000682:	2000      	movs	r0, #0
 8000684:	f001 fa6e 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 8000688:	f504 7194 	add.w	r1, r4, #296	; 0x128
 800068c:	200a      	movs	r0, #10
 800068e:	f001 fa69 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 8000692:	f504 719a 	add.w	r1, r4, #308	; 0x134
 8000696:	2000      	movs	r0, #0
 8000698:	f001 fa64 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 800069c:	f504 719c 	add.w	r1, r4, #312	; 0x138
 80006a0:	200a      	movs	r0, #10
 80006a2:	f001 fa5f 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80006a6:	4629      	mov	r1, r5
 80006a8:	2000      	movs	r0, #0
 80006aa:	f001 fa5b 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 80006ae:	f504 71a2 	add.w	r1, r4, #324	; 0x144
 80006b2:	200a      	movs	r0, #10
 80006b4:	f001 fa56 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 80006b8:	4659      	mov	r1, fp
 80006ba:	2000      	movs	r0, #0
 80006bc:	f001 fa52 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 80006c0:	f504 71a8 	add.w	r1, r4, #336	; 0x150
 80006c4:	200f      	movs	r0, #15
 80006c6:	f001 fa4d 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 80006ca:	4651      	mov	r1, sl
 80006cc:	2000      	movs	r0, #0
 80006ce:	f001 fa49 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 80006d2:	f504 71b0 	add.w	r1, r4, #352	; 0x160
 80006d6:	200f      	movs	r0, #15
 80006d8:	f001 fa44 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 80006dc:	4649      	mov	r1, r9
 80006de:	2000      	movs	r0, #0
 80006e0:	f001 fa40 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 80006e4:	f504 71b8 	add.w	r1, r4, #368	; 0x170
 80006e8:	200a      	movs	r0, #10
 80006ea:	f001 fa3b 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 80006ee:	4641      	mov	r1, r8
 80006f0:	2000      	movs	r0, #0
 80006f2:	f001 fa37 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 80006f6:	f504 71be 	add.w	r1, r4, #380	; 0x17c
 80006fa:	200f      	movs	r0, #15
 80006fc:	f001 fa32 	bl	8001b64 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8000700:	4639      	mov	r1, r7
 8000702:	2000      	movs	r0, #0
 8000704:	f001 fa2e 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 8000708:	f504 71c6 	add.w	r1, r4, #396	; 0x18c
 800070c:	200f      	movs	r0, #15
 800070e:	f001 fa29 	bl	8001b64 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8000712:	4631      	mov	r1, r6
 8000714:	2000      	movs	r0, #0
 8000716:	f001 fa25 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 800071a:	f504 71ce 	add.w	r1, r4, #412	; 0x19c
 800071e:	2000      	movs	r0, #0
 8000720:	f001 fa20 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 8000724:	f504 71d0 	add.w	r1, r4, #416	; 0x1a0
 8000728:	2000      	movs	r0, #0
 800072a:	f001 fa1b 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 800072e:	f504 71d2 	add.w	r1, r4, #420	; 0x1a4
 8000732:	2000      	movs	r0, #0
 8000734:	f001 fa16 	bl	8001b64 <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000738:	4621      	mov	r1, r4
 800073a:	2000      	movs	r0, #0
 800073c:	f001 fa12 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 8000740:	f504 71d4 	add.w	r1, r4, #424	; 0x1a8
 8000744:	2003      	movs	r0, #3
 8000746:	f001 fa0d 	bl	8001b64 <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800074a:	4621      	mov	r1, r4
 800074c:	2000      	movs	r0, #0
 800074e:	f001 fa09 	bl	8001b64 <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000752:	4621      	mov	r1, r4
 8000754:	2000      	movs	r0, #0
 8000756:	f001 fa05 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 800075a:	f504 71d6 	add.w	r1, r4, #428	; 0x1ac
 800075e:	2010      	movs	r0, #16
 8000760:	f001 fa00 	bl	8001b64 <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000764:	4621      	mov	r1, r4
 8000766:	2000      	movs	r0, #0
 8000768:	f001 f9fc 	bl	8001b64 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 800076c:	f504 71e0 	add.w	r1, r4, #448	; 0x1c0
 8000770:	2010      	movs	r0, #16
 8000772:	f001 f9f7 	bl	8001b64 <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 8000776:	f504 71ea 	add.w	r1, r4, #468	; 0x1d4
 800077a:	2000      	movs	r0, #0
 800077c:	f001 f9f2 	bl	8001b64 <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  OTM8009A_IO_Delay(120);
 8000780:	2078      	movs	r0, #120	; 0x78
 8000782:	f000 ff87 	bl	8001694 <OTM8009A_IO_Delay>

  switch(ColorCoding)
 8000786:	9b00      	ldr	r3, [sp, #0]
 8000788:	b383      	cbz	r3, 80007ec <OTM8009A_Init+0x3d4>
 800078a:	2b02      	cmp	r3, #2
 800078c:	d104      	bne.n	8000798 <OTM8009A_Init+0x380>
  {
  case OTM8009A_FORMAT_RBG565 :
    /* Set Pixel color format to RGB565 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 800078e:	f504 71ec 	add.w	r1, r4, #472	; 0x1d8
 8000792:	2000      	movs	r0, #0
 8000794:	f001 f9e6 	bl	8001b64 <DSI_IO_WriteCmd>
    break;
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 8000798:	9b01      	ldr	r3, [sp, #4]
 800079a:	2b01      	cmp	r3, #1
 800079c:	d030      	beq.n	8000800 <OTM8009A_Init+0x3e8>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 800079e:	4c16      	ldr	r4, [pc, #88]	; (80007f8 <OTM8009A_Init+0x3e0>)
 80007a0:	f504 71fa 	add.w	r1, r4, #500	; 0x1f4
 80007a4:	2000      	movs	r0, #0
 80007a6:	f001 f9dd 	bl	8001b64 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 80007aa:	f504 71fc 	add.w	r1, r4, #504	; 0x1f8
 80007ae:	2000      	movs	r0, #0
 80007b0:	f001 f9d8 	bl	8001b64 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 80007b4:	f504 71fe 	add.w	r1, r4, #508	; 0x1fc
 80007b8:	2000      	movs	r0, #0
 80007ba:	f001 f9d3 	bl	8001b64 <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 80007be:	f504 7100 	add.w	r1, r4, #512	; 0x200
 80007c2:	2000      	movs	r0, #0
 80007c4:	f001 f9ce 	bl	8001b64 <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 80007c8:	f504 7101 	add.w	r1, r4, #516	; 0x204
 80007cc:	2000      	movs	r0, #0
 80007ce:	f001 f9c9 	bl	8001b64 <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80007d2:	4621      	mov	r1, r4
 80007d4:	2000      	movs	r0, #0
 80007d6:	f001 f9c5 	bl	8001b64 <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 80007da:	f504 7102 	add.w	r1, r4, #520	; 0x208
 80007de:	2000      	movs	r0, #0
 80007e0:	f001 f9c0 	bl	8001b64 <DSI_IO_WriteCmd>

  return 0;
}
 80007e4:	2000      	movs	r0, #0
 80007e6:	b003      	add	sp, #12
 80007e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 80007ec:	4903      	ldr	r1, [pc, #12]	; (80007fc <OTM8009A_Init+0x3e4>)
 80007ee:	2000      	movs	r0, #0
 80007f0:	f001 f9b8 	bl	8001b64 <DSI_IO_WriteCmd>
    break;
 80007f4:	e7d0      	b.n	8000798 <OTM8009A_Init+0x380>
 80007f6:	bf00      	nop
 80007f8:	0800c33c 	.word	0x0800c33c
 80007fc:	0800c518 	.word	0x0800c518
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 8000800:	4c08      	ldr	r4, [pc, #32]	; (8000824 <OTM8009A_Init+0x40c>)
 8000802:	f504 71f0 	add.w	r1, r4, #480	; 0x1e0
 8000806:	2000      	movs	r0, #0
 8000808:	f001 f9ac 	bl	8001b64 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 800080c:	f504 71f2 	add.w	r1, r4, #484	; 0x1e4
 8000810:	2004      	movs	r0, #4
 8000812:	f001 f9a7 	bl	8001b64 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 8000816:	f504 71f6 	add.w	r1, r4, #492	; 0x1ec
 800081a:	2004      	movs	r0, #4
 800081c:	f001 f9a2 	bl	8001b64 <DSI_IO_WriteCmd>
 8000820:	e7bd      	b.n	800079e <OTM8009A_Init+0x386>
 8000822:	bf00      	nop
 8000824:	0800c33c 	.word	0x0800c33c

08000828 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8000828:	b508      	push	{r3, lr}
  uint32_t result = 0;
  
 AUDIO_IO_Write(Addr, Reg, Value);
 800082a:	f000 feb9 	bl	80015a0 <AUDIO_IO_Write>
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
}
 800082e:	2000      	movs	r0, #0
 8000830:	bd08      	pop	{r3, pc}
	...

08000834 <wm8994_SetMute>:
{
 8000834:	b538      	push	{r3, r4, r5, lr}
 8000836:	4603      	mov	r3, r0
  if (outputEnabled != 0)
 8000838:	4a13      	ldr	r2, [pc, #76]	; (8000888 <wm8994_SetMute+0x54>)
 800083a:	6810      	ldr	r0, [r2, #0]
 800083c:	b180      	cbz	r0, 8000860 <wm8994_SetMute+0x2c>
    if(Cmd == AUDIO_MUTE_ON)
 800083e:	2901      	cmp	r1, #1
 8000840:	d00f      	beq.n	8000862 <wm8994_SetMute+0x2e>
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8000842:	b2dd      	uxtb	r5, r3
 8000844:	2200      	movs	r2, #0
 8000846:	f44f 6184 	mov.w	r1, #1056	; 0x420
 800084a:	4628      	mov	r0, r5
 800084c:	f7ff ffec 	bl	8000828 <CODEC_IO_Write>
 8000850:	4604      	mov	r4, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0000);
 8000852:	2200      	movs	r2, #0
 8000854:	f240 4122 	movw	r1, #1058	; 0x422
 8000858:	4628      	mov	r0, r5
 800085a:	f7ff ffe5 	bl	8000828 <CODEC_IO_Write>
 800085e:	4420      	add	r0, r4
}
 8000860:	bd38      	pop	{r3, r4, r5, pc}
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8000862:	b2dd      	uxtb	r5, r3
 8000864:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000868:	f44f 6184 	mov.w	r1, #1056	; 0x420
 800086c:	4628      	mov	r0, r5
 800086e:	f7ff ffdb 	bl	8000828 <CODEC_IO_Write>
 8000872:	4604      	mov	r4, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8000874:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000878:	f240 4122 	movw	r1, #1058	; 0x422
 800087c:	4628      	mov	r0, r5
 800087e:	f7ff ffd3 	bl	8000828 <CODEC_IO_Write>
 8000882:	4420      	add	r0, r4
 8000884:	e7ec      	b.n	8000860 <wm8994_SetMute+0x2c>
 8000886:	bf00      	nop
 8000888:	2000013c 	.word	0x2000013c

0800088c <wm8994_Play>:
{
 800088c:	b508      	push	{r3, lr}
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800088e:	2100      	movs	r1, #0
 8000890:	f7ff ffd0 	bl	8000834 <wm8994_SetMute>
}
 8000894:	bd08      	pop	{r3, pc}

08000896 <wm8994_Resume>:
{
 8000896:	b508      	push	{r3, lr}
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8000898:	2100      	movs	r1, #0
 800089a:	f7ff ffcb 	bl	8000834 <wm8994_SetMute>
}
 800089e:	bd08      	pop	{r3, pc}

080008a0 <wm8994_Pause>:
{  
 80008a0:	b538      	push	{r3, r4, r5, lr}
 80008a2:	4605      	mov	r5, r0
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80008a4:	2101      	movs	r1, #1
 80008a6:	f7ff ffc5 	bl	8000834 <wm8994_SetMute>
 80008aa:	4604      	mov	r4, r0
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 80008ac:	2201      	movs	r2, #1
 80008ae:	2102      	movs	r1, #2
 80008b0:	b2e8      	uxtb	r0, r5
 80008b2:	f7ff ffb9 	bl	8000828 <CODEC_IO_Write>
}
 80008b6:	4420      	add	r0, r4
 80008b8:	bd38      	pop	{r3, r4, r5, pc}
	...

080008bc <wm8994_Stop>:
{
 80008bc:	b570      	push	{r4, r5, r6, lr}
  if (outputEnabled != 0)
 80008be:	4b1d      	ldr	r3, [pc, #116]	; (8000934 <wm8994_Stop+0x78>)
 80008c0:	681c      	ldr	r4, [r3, #0]
 80008c2:	b90c      	cbnz	r4, 80008c8 <wm8994_Stop+0xc>
}
 80008c4:	4620      	mov	r0, r4
 80008c6:	bd70      	pop	{r4, r5, r6, pc}
 80008c8:	4605      	mov	r5, r0
 80008ca:	460e      	mov	r6, r1
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80008cc:	2101      	movs	r1, #1
 80008ce:	f7ff ffb1 	bl	8000834 <wm8994_SetMute>
 80008d2:	4604      	mov	r4, r0
    if (CodecPdwnMode == CODEC_PDWN_SW)
 80008d4:	2e02      	cmp	r6, #2
 80008d6:	d0f5      	beq.n	80008c4 <wm8994_Stop+0x8>
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 80008d8:	b2ed      	uxtb	r5, r5
 80008da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008de:	f44f 6184 	mov.w	r1, #1056	; 0x420
 80008e2:	4628      	mov	r0, r5
 80008e4:	f7ff ffa0 	bl	8000828 <CODEC_IO_Write>
 80008e8:	4404      	add	r4, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 80008ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008ee:	f240 4122 	movw	r1, #1058	; 0x422
 80008f2:	4628      	mov	r0, r5
 80008f4:	f7ff ff98 	bl	8000828 <CODEC_IO_Write>
 80008f8:	4404      	add	r4, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 80008fa:	2200      	movs	r2, #0
 80008fc:	212d      	movs	r1, #45	; 0x2d
 80008fe:	4628      	mov	r0, r5
 8000900:	f7ff ff92 	bl	8000828 <CODEC_IO_Write>
 8000904:	4404      	add	r4, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 8000906:	2200      	movs	r2, #0
 8000908:	212e      	movs	r1, #46	; 0x2e
 800090a:	4628      	mov	r0, r5
 800090c:	f7ff ff8c 	bl	8000828 <CODEC_IO_Write>
 8000910:	4404      	add	r4, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 8000912:	2200      	movs	r2, #0
 8000914:	2105      	movs	r1, #5
 8000916:	4628      	mov	r0, r5
 8000918:	f7ff ff86 	bl	8000828 <CODEC_IO_Write>
 800091c:	4404      	add	r4, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 800091e:	2200      	movs	r2, #0
 8000920:	4611      	mov	r1, r2
 8000922:	4628      	mov	r0, r5
 8000924:	f7ff ff80 	bl	8000828 <CODEC_IO_Write>
 8000928:	4404      	add	r4, r0
      outputEnabled = 0;
 800092a:	4b02      	ldr	r3, [pc, #8]	; (8000934 <wm8994_Stop+0x78>)
 800092c:	2200      	movs	r2, #0
 800092e:	601a      	str	r2, [r3, #0]
  return counter;
 8000930:	e7c8      	b.n	80008c4 <wm8994_Stop+0x8>
 8000932:	bf00      	nop
 8000934:	2000013c 	.word	0x2000013c

08000938 <wm8994_SetVolume>:
{
 8000938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800093c:	4606      	mov	r6, r0
 800093e:	460c      	mov	r4, r1
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8000940:	2964      	cmp	r1, #100	; 0x64
 8000942:	d809      	bhi.n	8000958 <wm8994_SetVolume+0x20>
 8000944:	ebc1 1381 	rsb	r3, r1, r1, lsl #6
 8000948:	4a46      	ldr	r2, [pc, #280]	; (8000a64 <wm8994_SetVolume+0x12c>)
 800094a:	fb82 1203 	smull	r1, r2, r2, r3
 800094e:	17df      	asrs	r7, r3, #31
 8000950:	ebc7 1762 	rsb	r7, r7, r2, asr #5
 8000954:	b2ff      	uxtb	r7, r7
 8000956:	e000      	b.n	800095a <wm8994_SetVolume+0x22>
 8000958:	2764      	movs	r7, #100	; 0x64
  if (outputEnabled != 0)
 800095a:	4b43      	ldr	r3, [pc, #268]	; (8000a68 <wm8994_SetVolume+0x130>)
 800095c:	681d      	ldr	r5, [r3, #0]
 800095e:	b13d      	cbz	r5, 8000970 <wm8994_SetVolume+0x38>
    if(convertedvol > 0x3E)
 8000960:	2f3e      	cmp	r7, #62	; 0x3e
 8000962:	d816      	bhi.n	8000992 <wm8994_SetVolume+0x5a>
    else if (Volume == 0)
 8000964:	bbc4      	cbnz	r4, 80009d8 <wm8994_SetVolume+0xa0>
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8000966:	2101      	movs	r1, #1
 8000968:	4630      	mov	r0, r6
 800096a:	f7ff ff63 	bl	8000834 <wm8994_SetMute>
 800096e:	4605      	mov	r5, r0
  if (inputEnabled != 0)
 8000970:	4b3d      	ldr	r3, [pc, #244]	; (8000a68 <wm8994_SetVolume+0x130>)
 8000972:	685b      	ldr	r3, [r3, #4]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d071      	beq.n	8000a5c <wm8994_SetVolume+0x124>
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8000978:	2c63      	cmp	r4, #99	; 0x63
 800097a:	d84f      	bhi.n	8000a1c <wm8994_SetVolume+0xe4>
 800097c:	ebc4 1404 	rsb	r4, r4, r4, lsl #4
 8000980:	0124      	lsls	r4, r4, #4
 8000982:	4b38      	ldr	r3, [pc, #224]	; (8000a64 <wm8994_SetVolume+0x12c>)
 8000984:	fb83 2304 	smull	r2, r3, r3, r4
 8000988:	17e4      	asrs	r4, r4, #31
 800098a:	ebc4 1463 	rsb	r4, r4, r3, asr #5
 800098e:	b2e4      	uxtb	r4, r4
 8000990:	e045      	b.n	8000a1e <wm8994_SetVolume+0xe6>
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8000992:	2100      	movs	r1, #0
 8000994:	4630      	mov	r0, r6
 8000996:	f7ff ff4d 	bl	8000834 <wm8994_SetMute>
 800099a:	4605      	mov	r5, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 800099c:	b2f7      	uxtb	r7, r6
 800099e:	f240 127f 	movw	r2, #383	; 0x17f
 80009a2:	211c      	movs	r1, #28
 80009a4:	4638      	mov	r0, r7
 80009a6:	f7ff ff3f 	bl	8000828 <CODEC_IO_Write>
 80009aa:	4405      	add	r5, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 80009ac:	f240 127f 	movw	r2, #383	; 0x17f
 80009b0:	211d      	movs	r1, #29
 80009b2:	4638      	mov	r0, r7
 80009b4:	f7ff ff38 	bl	8000828 <CODEC_IO_Write>
 80009b8:	4405      	add	r5, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 80009ba:	f240 127f 	movw	r2, #383	; 0x17f
 80009be:	2126      	movs	r1, #38	; 0x26
 80009c0:	4638      	mov	r0, r7
 80009c2:	f7ff ff31 	bl	8000828 <CODEC_IO_Write>
 80009c6:	4405      	add	r5, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 80009c8:	f240 127f 	movw	r2, #383	; 0x17f
 80009cc:	2127      	movs	r1, #39	; 0x27
 80009ce:	4638      	mov	r0, r7
 80009d0:	f7ff ff2a 	bl	8000828 <CODEC_IO_Write>
 80009d4:	4405      	add	r5, r0
 80009d6:	e7cb      	b.n	8000970 <wm8994_SetVolume+0x38>
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80009d8:	2100      	movs	r1, #0
 80009da:	4630      	mov	r0, r6
 80009dc:	f7ff ff2a 	bl	8000834 <wm8994_SetMute>
 80009e0:	4605      	mov	r5, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 80009e2:	fa5f f886 	uxtb.w	r8, r6
 80009e6:	f447 77a0 	orr.w	r7, r7, #320	; 0x140
 80009ea:	463a      	mov	r2, r7
 80009ec:	211c      	movs	r1, #28
 80009ee:	4640      	mov	r0, r8
 80009f0:	f7ff ff1a 	bl	8000828 <CODEC_IO_Write>
 80009f4:	4405      	add	r5, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 80009f6:	463a      	mov	r2, r7
 80009f8:	211d      	movs	r1, #29
 80009fa:	4640      	mov	r0, r8
 80009fc:	f7ff ff14 	bl	8000828 <CODEC_IO_Write>
 8000a00:	4405      	add	r5, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 8000a02:	463a      	mov	r2, r7
 8000a04:	2126      	movs	r1, #38	; 0x26
 8000a06:	4640      	mov	r0, r8
 8000a08:	f7ff ff0e 	bl	8000828 <CODEC_IO_Write>
 8000a0c:	4405      	add	r5, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 8000a0e:	463a      	mov	r2, r7
 8000a10:	2127      	movs	r1, #39	; 0x27
 8000a12:	4640      	mov	r0, r8
 8000a14:	f7ff ff08 	bl	8000828 <CODEC_IO_Write>
 8000a18:	4405      	add	r5, r0
 8000a1a:	e7a9      	b.n	8000970 <wm8994_SetVolume+0x38>
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8000a1c:	24ef      	movs	r4, #239	; 0xef
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 8000a1e:	b2f6      	uxtb	r6, r6
 8000a20:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8000a24:	4622      	mov	r2, r4
 8000a26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a2a:	4630      	mov	r0, r6
 8000a2c:	f7ff fefc 	bl	8000828 <CODEC_IO_Write>
 8000a30:	4405      	add	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 8000a32:	4622      	mov	r2, r4
 8000a34:	f240 4101 	movw	r1, #1025	; 0x401
 8000a38:	4630      	mov	r0, r6
 8000a3a:	f7ff fef5 	bl	8000828 <CODEC_IO_Write>
 8000a3e:	4405      	add	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 8000a40:	4622      	mov	r2, r4
 8000a42:	f240 4104 	movw	r1, #1028	; 0x404
 8000a46:	4630      	mov	r0, r6
 8000a48:	f7ff feee 	bl	8000828 <CODEC_IO_Write>
 8000a4c:	4405      	add	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8000a4e:	4622      	mov	r2, r4
 8000a50:	f240 4105 	movw	r1, #1029	; 0x405
 8000a54:	4630      	mov	r0, r6
 8000a56:	f7ff fee7 	bl	8000828 <CODEC_IO_Write>
 8000a5a:	4405      	add	r5, r0
}
 8000a5c:	4628      	mov	r0, r5
 8000a5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a62:	bf00      	nop
 8000a64:	51eb851f 	.word	0x51eb851f
 8000a68:	2000013c 	.word	0x2000013c

08000a6c <wm8994_Init>:
{
 8000a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a70:	4680      	mov	r8, r0
 8000a72:	4691      	mov	r9, r2
 8000a74:	469a      	mov	sl, r3
  uint16_t output_device = OutputInputDevice & 0xFF;
 8000a76:	b2cf      	uxtb	r7, r1
  uint16_t input_device = OutputInputDevice & 0xFF00;
 8000a78:	f401 457f 	and.w	r5, r1, #65280	; 0xff00
  AUDIO_IO_Init();
 8000a7c:	f000 fd86 	bl	800158c <AUDIO_IO_Init>
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8000a80:	fa5f f488 	uxtb.w	r4, r8
 8000a84:	2203      	movs	r2, #3
 8000a86:	f44f 7181 	mov.w	r1, #258	; 0x102
 8000a8a:	4620      	mov	r0, r4
 8000a8c:	f7ff fecc 	bl	8000828 <CODEC_IO_Write>
 8000a90:	4606      	mov	r6, r0
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8000a92:	2200      	movs	r2, #0
 8000a94:	f640 0117 	movw	r1, #2071	; 0x817
 8000a98:	4620      	mov	r0, r4
 8000a9a:	f7ff fec5 	bl	8000828 <CODEC_IO_Write>
 8000a9e:	4406      	add	r6, r0
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	f44f 7181 	mov.w	r1, #258	; 0x102
 8000aa6:	4620      	mov	r0, r4
 8000aa8:	f7ff febe 	bl	8000828 <CODEC_IO_Write>
 8000aac:	4406      	add	r6, r0
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8000aae:	226c      	movs	r2, #108	; 0x6c
 8000ab0:	2139      	movs	r1, #57	; 0x39
 8000ab2:	4620      	mov	r0, r4
 8000ab4:	f7ff feb8 	bl	8000828 <CODEC_IO_Write>
 8000ab8:	4406      	add	r6, r0
  if (input_device > 0)
 8000aba:	b3c5      	cbz	r5, 8000b2e <wm8994_Init+0xc2>
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 8000abc:	2213      	movs	r2, #19
 8000abe:	2101      	movs	r1, #1
 8000ac0:	4620      	mov	r0, r4
 8000ac2:	f7ff feb1 	bl	8000828 <CODEC_IO_Write>
 8000ac6:	4406      	add	r6, r0
  AUDIO_IO_Delay(50);
 8000ac8:	2032      	movs	r0, #50	; 0x32
 8000aca:	f000 fd9d 	bl	8001608 <AUDIO_IO_Delay>
  if (output_device > 0)
 8000ace:	2f00      	cmp	r7, #0
 8000ad0:	f000 80c7 	beq.w	8000c62 <wm8994_Init+0x1f6>
    outputEnabled = 1;
 8000ad4:	4be6      	ldr	r3, [pc, #920]	; (8000e70 <wm8994_Init+0x404>)
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	601a      	str	r2, [r3, #0]
    switch (output_device)
 8000ada:	2f02      	cmp	r7, #2
 8000adc:	d052      	beq.n	8000b84 <wm8994_Init+0x118>
 8000ade:	2f03      	cmp	r7, #3
 8000ae0:	d074      	beq.n	8000bcc <wm8994_Init+0x160>
 8000ae2:	4297      	cmp	r7, r2
 8000ae4:	d02a      	beq.n	8000b3c <wm8994_Init+0xd0>
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8000ae6:	f240 3203 	movw	r2, #771	; 0x303
 8000aea:	2105      	movs	r1, #5
 8000aec:	4620      	mov	r0, r4
 8000aee:	f7ff fe9b 	bl	8000828 <CODEC_IO_Write>
 8000af2:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8000af4:	2201      	movs	r2, #1
 8000af6:	f240 6101 	movw	r1, #1537	; 0x601
 8000afa:	4620      	mov	r0, r4
 8000afc:	f7ff fe94 	bl	8000828 <CODEC_IO_Write>
 8000b00:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8000b02:	2201      	movs	r2, #1
 8000b04:	f240 6102 	movw	r1, #1538	; 0x602
 8000b08:	4620      	mov	r0, r4
 8000b0a:	f7ff fe8d 	bl	8000828 <CODEC_IO_Write>
 8000b0e:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8000b10:	2200      	movs	r2, #0
 8000b12:	f240 6104 	movw	r1, #1540	; 0x604
 8000b16:	4620      	mov	r0, r4
 8000b18:	f7ff fe86 	bl	8000828 <CODEC_IO_Write>
 8000b1c:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8000b1e:	2200      	movs	r2, #0
 8000b20:	f240 6105 	movw	r1, #1541	; 0x605
 8000b24:	4620      	mov	r0, r4
 8000b26:	f7ff fe7f 	bl	8000828 <CODEC_IO_Write>
 8000b2a:	4406      	add	r6, r0
      break;
 8000b2c:	e09c      	b.n	8000c68 <wm8994_Init+0x1fc>
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 8000b2e:	2203      	movs	r2, #3
 8000b30:	2101      	movs	r1, #1
 8000b32:	4620      	mov	r0, r4
 8000b34:	f7ff fe78 	bl	8000828 <CODEC_IO_Write>
 8000b38:	4406      	add	r6, r0
 8000b3a:	e7c5      	b.n	8000ac8 <wm8994_Init+0x5c>
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8000b3c:	f640 420c 	movw	r2, #3084	; 0xc0c
 8000b40:	2105      	movs	r1, #5
 8000b42:	4620      	mov	r0, r4
 8000b44:	f7ff fe70 	bl	8000828 <CODEC_IO_Write>
 8000b48:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	f240 6101 	movw	r1, #1537	; 0x601
 8000b50:	4620      	mov	r0, r4
 8000b52:	f7ff fe69 	bl	8000828 <CODEC_IO_Write>
 8000b56:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f240 6102 	movw	r1, #1538	; 0x602
 8000b5e:	4620      	mov	r0, r4
 8000b60:	f7ff fe62 	bl	8000828 <CODEC_IO_Write>
 8000b64:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8000b66:	2202      	movs	r2, #2
 8000b68:	f240 6104 	movw	r1, #1540	; 0x604
 8000b6c:	4620      	mov	r0, r4
 8000b6e:	f7ff fe5b 	bl	8000828 <CODEC_IO_Write>
 8000b72:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8000b74:	2202      	movs	r2, #2
 8000b76:	f240 6105 	movw	r1, #1541	; 0x605
 8000b7a:	4620      	mov	r0, r4
 8000b7c:	f7ff fe54 	bl	8000828 <CODEC_IO_Write>
 8000b80:	4406      	add	r6, r0
      break;
 8000b82:	e071      	b.n	8000c68 <wm8994_Init+0x1fc>
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8000b84:	f240 3203 	movw	r2, #771	; 0x303
 8000b88:	2105      	movs	r1, #5
 8000b8a:	4620      	mov	r0, r4
 8000b8c:	f7ff fe4c 	bl	8000828 <CODEC_IO_Write>
 8000b90:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8000b92:	2201      	movs	r2, #1
 8000b94:	f240 6101 	movw	r1, #1537	; 0x601
 8000b98:	4620      	mov	r0, r4
 8000b9a:	f7ff fe45 	bl	8000828 <CODEC_IO_Write>
 8000b9e:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	f240 6102 	movw	r1, #1538	; 0x602
 8000ba6:	4620      	mov	r0, r4
 8000ba8:	f7ff fe3e 	bl	8000828 <CODEC_IO_Write>
 8000bac:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	f240 6104 	movw	r1, #1540	; 0x604
 8000bb4:	4620      	mov	r0, r4
 8000bb6:	f7ff fe37 	bl	8000828 <CODEC_IO_Write>
 8000bba:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	f240 6105 	movw	r1, #1541	; 0x605
 8000bc2:	4620      	mov	r0, r4
 8000bc4:	f7ff fe30 	bl	8000828 <CODEC_IO_Write>
 8000bc8:	4406      	add	r6, r0
      break;
 8000bca:	e04d      	b.n	8000c68 <wm8994_Init+0x1fc>
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8000bcc:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000bd0:	d023      	beq.n	8000c1a <wm8994_Init+0x1ae>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8000bd2:	f640 720f 	movw	r2, #3855	; 0xf0f
 8000bd6:	2105      	movs	r1, #5
 8000bd8:	4620      	mov	r0, r4
 8000bda:	f7ff fe25 	bl	8000828 <CODEC_IO_Write>
 8000bde:	4406      	add	r6, r0
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8000be0:	2201      	movs	r2, #1
 8000be2:	f240 6101 	movw	r1, #1537	; 0x601
 8000be6:	4620      	mov	r0, r4
 8000be8:	f7ff fe1e 	bl	8000828 <CODEC_IO_Write>
 8000bec:	4406      	add	r6, r0
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8000bee:	2201      	movs	r2, #1
 8000bf0:	f240 6102 	movw	r1, #1538	; 0x602
 8000bf4:	4620      	mov	r0, r4
 8000bf6:	f7ff fe17 	bl	8000828 <CODEC_IO_Write>
 8000bfa:	4406      	add	r6, r0
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8000bfc:	2202      	movs	r2, #2
 8000bfe:	f240 6104 	movw	r1, #1540	; 0x604
 8000c02:	4620      	mov	r0, r4
 8000c04:	f7ff fe10 	bl	8000828 <CODEC_IO_Write>
 8000c08:	4406      	add	r6, r0
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 8000c0a:	2202      	movs	r2, #2
 8000c0c:	f240 6105 	movw	r1, #1541	; 0x605
 8000c10:	4620      	mov	r0, r4
 8000c12:	f7ff fe09 	bl	8000828 <CODEC_IO_Write>
 8000c16:	4406      	add	r6, r0
 8000c18:	e026      	b.n	8000c68 <wm8994_Init+0x1fc>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8000c1a:	f640 720f 	movw	r2, #3855	; 0xf0f
 8000c1e:	2105      	movs	r1, #5
 8000c20:	4620      	mov	r0, r4
 8000c22:	f7ff fe01 	bl	8000828 <CODEC_IO_Write>
 8000c26:	4406      	add	r6, r0
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 8000c28:	2203      	movs	r2, #3
 8000c2a:	f240 6101 	movw	r1, #1537	; 0x601
 8000c2e:	4620      	mov	r0, r4
 8000c30:	f7ff fdfa 	bl	8000828 <CODEC_IO_Write>
 8000c34:	4406      	add	r6, r0
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8000c36:	2203      	movs	r2, #3
 8000c38:	f240 6102 	movw	r1, #1538	; 0x602
 8000c3c:	4620      	mov	r0, r4
 8000c3e:	f7ff fdf3 	bl	8000828 <CODEC_IO_Write>
 8000c42:	4406      	add	r6, r0
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 8000c44:	2203      	movs	r2, #3
 8000c46:	f240 6104 	movw	r1, #1540	; 0x604
 8000c4a:	4620      	mov	r0, r4
 8000c4c:	f7ff fdec 	bl	8000828 <CODEC_IO_Write>
 8000c50:	4406      	add	r6, r0
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 8000c52:	2203      	movs	r2, #3
 8000c54:	f240 6105 	movw	r1, #1541	; 0x605
 8000c58:	4620      	mov	r0, r4
 8000c5a:	f7ff fde5 	bl	8000828 <CODEC_IO_Write>
 8000c5e:	4406      	add	r6, r0
 8000c60:	e002      	b.n	8000c68 <wm8994_Init+0x1fc>
    outputEnabled = 0;
 8000c62:	4b83      	ldr	r3, [pc, #524]	; (8000e70 <wm8994_Init+0x404>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
  if (input_device > 0)
 8000c68:	2d00      	cmp	r5, #0
 8000c6a:	f000 80e8 	beq.w	8000e3e <wm8994_Init+0x3d2>
    inputEnabled = 1;
 8000c6e:	4b80      	ldr	r3, [pc, #512]	; (8000e70 <wm8994_Init+0x404>)
 8000c70:	2201      	movs	r2, #1
 8000c72:	605a      	str	r2, [r3, #4]
    switch (input_device)
 8000c74:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
 8000c78:	d077      	beq.n	8000d6a <wm8994_Init+0x2fe>
 8000c7a:	d832      	bhi.n	8000ce2 <wm8994_Init+0x276>
 8000c7c:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8000c80:	f000 80b0 	beq.w	8000de4 <wm8994_Init+0x378>
 8000c84:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8000c88:	f040 80d7 	bne.w	8000e3a <wm8994_Init+0x3ce>
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 8000c8c:	f44f 6243 	mov.w	r2, #3120	; 0xc30
 8000c90:	2104      	movs	r1, #4
 8000c92:	4620      	mov	r0, r4
 8000c94:	f7ff fdc8 	bl	8000828 <CODEC_IO_Write>
 8000c98:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8000c9a:	22db      	movs	r2, #219	; 0xdb
 8000c9c:	f44f 618a 	mov.w	r1, #1104	; 0x450
 8000ca0:	4620      	mov	r0, r4
 8000ca2:	f7ff fdc1 	bl	8000828 <CODEC_IO_Write>
 8000ca6:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 8000ca8:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 8000cac:	2102      	movs	r1, #2
 8000cae:	4620      	mov	r0, r4
 8000cb0:	f7ff fdba 	bl	8000828 <CODEC_IO_Write>
 8000cb4:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8000cb6:	2202      	movs	r2, #2
 8000cb8:	f44f 61c1 	mov.w	r1, #1544	; 0x608
 8000cbc:	4620      	mov	r0, r4
 8000cbe:	f7ff fdb3 	bl	8000828 <CODEC_IO_Write>
 8000cc2:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8000cc4:	2202      	movs	r2, #2
 8000cc6:	f240 6109 	movw	r1, #1545	; 0x609
 8000cca:	4620      	mov	r0, r4
 8000ccc:	f7ff fdac 	bl	8000828 <CODEC_IO_Write>
 8000cd0:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 8000cd2:	220e      	movs	r2, #14
 8000cd4:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000cd8:	4620      	mov	r0, r4
 8000cda:	f7ff fda5 	bl	8000828 <CODEC_IO_Write>
 8000cde:	4406      	add	r6, r0
      break;
 8000ce0:	e0b0      	b.n	8000e44 <wm8994_Init+0x3d8>
    switch (input_device)
 8000ce2:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000ce6:	f040 80a8 	bne.w	8000e3a <wm8994_Init+0x3ce>
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 8000cea:	f640 723c 	movw	r2, #3900	; 0xf3c
 8000cee:	2104      	movs	r1, #4
 8000cf0:	4620      	mov	r0, r4
 8000cf2:	f7ff fd99 	bl	8000828 <CODEC_IO_Write>
 8000cf6:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8000cf8:	22db      	movs	r2, #219	; 0xdb
 8000cfa:	f44f 618a 	mov.w	r1, #1104	; 0x450
 8000cfe:	4620      	mov	r0, r4
 8000d00:	f7ff fd92 	bl	8000828 <CODEC_IO_Write>
 8000d04:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8000d06:	22db      	movs	r2, #219	; 0xdb
 8000d08:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8000d0c:	4620      	mov	r0, r4
 8000d0e:	f7ff fd8b 	bl	8000828 <CODEC_IO_Write>
 8000d12:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 8000d14:	f246 32a0 	movw	r2, #25504	; 0x63a0
 8000d18:	2102      	movs	r1, #2
 8000d1a:	4620      	mov	r0, r4
 8000d1c:	f7ff fd84 	bl	8000828 <CODEC_IO_Write>
 8000d20:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8000d22:	2202      	movs	r2, #2
 8000d24:	f240 6106 	movw	r1, #1542	; 0x606
 8000d28:	4620      	mov	r0, r4
 8000d2a:	f7ff fd7d 	bl	8000828 <CODEC_IO_Write>
 8000d2e:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8000d30:	2202      	movs	r2, #2
 8000d32:	f240 6107 	movw	r1, #1543	; 0x607
 8000d36:	4620      	mov	r0, r4
 8000d38:	f7ff fd76 	bl	8000828 <CODEC_IO_Write>
 8000d3c:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8000d3e:	2202      	movs	r2, #2
 8000d40:	f44f 61c1 	mov.w	r1, #1544	; 0x608
 8000d44:	4620      	mov	r0, r4
 8000d46:	f7ff fd6f 	bl	8000828 <CODEC_IO_Write>
 8000d4a:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8000d4c:	2202      	movs	r2, #2
 8000d4e:	f240 6109 	movw	r1, #1545	; 0x609
 8000d52:	4620      	mov	r0, r4
 8000d54:	f7ff fd68 	bl	8000828 <CODEC_IO_Write>
 8000d58:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8000d5a:	220d      	movs	r2, #13
 8000d5c:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000d60:	4620      	mov	r0, r4
 8000d62:	f7ff fd61 	bl	8000828 <CODEC_IO_Write>
 8000d66:	4406      	add	r6, r0
      break;    
 8000d68:	e06c      	b.n	8000e44 <wm8994_Init+0x3d8>
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 8000d6a:	2211      	movs	r2, #17
 8000d6c:	2128      	movs	r1, #40	; 0x28
 8000d6e:	4620      	mov	r0, r4
 8000d70:	f7ff fd5a 	bl	8000828 <CODEC_IO_Write>
 8000d74:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0020);
 8000d76:	2220      	movs	r2, #32
 8000d78:	2129      	movs	r1, #41	; 0x29
 8000d7a:	4620      	mov	r0, r4
 8000d7c:	f7ff fd54 	bl	8000828 <CODEC_IO_Write>
 8000d80:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0020);
 8000d82:	2220      	movs	r2, #32
 8000d84:	212a      	movs	r1, #42	; 0x2a
 8000d86:	4620      	mov	r0, r4
 8000d88:	f7ff fd4e 	bl	8000828 <CODEC_IO_Write>
 8000d8c:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 8000d8e:	f240 3203 	movw	r2, #771	; 0x303
 8000d92:	2104      	movs	r1, #4
 8000d94:	4620      	mov	r0, r4
 8000d96:	f7ff fd47 	bl	8000828 <CODEC_IO_Write>
 8000d9a:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8000d9c:	22db      	movs	r2, #219	; 0xdb
 8000d9e:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8000da2:	4620      	mov	r0, r4
 8000da4:	f7ff fd40 	bl	8000828 <CODEC_IO_Write>
 8000da8:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8000daa:	f246 3250 	movw	r2, #25424	; 0x6350
 8000dae:	2102      	movs	r1, #2
 8000db0:	4620      	mov	r0, r4
 8000db2:	f7ff fd39 	bl	8000828 <CODEC_IO_Write>
 8000db6:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8000db8:	2202      	movs	r2, #2
 8000dba:	f240 6106 	movw	r1, #1542	; 0x606
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	f7ff fd32 	bl	8000828 <CODEC_IO_Write>
 8000dc4:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8000dc6:	2202      	movs	r2, #2
 8000dc8:	f240 6107 	movw	r1, #1543	; 0x607
 8000dcc:	4620      	mov	r0, r4
 8000dce:	f7ff fd2b 	bl	8000828 <CODEC_IO_Write>
 8000dd2:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8000dd4:	220d      	movs	r2, #13
 8000dd6:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000dda:	4620      	mov	r0, r4
 8000ddc:	f7ff fd24 	bl	8000828 <CODEC_IO_Write>
 8000de0:	4406      	add	r6, r0
      break;
 8000de2:	e02f      	b.n	8000e44 <wm8994_Init+0x3d8>
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 8000de4:	f44f 7243 	mov.w	r2, #780	; 0x30c
 8000de8:	2104      	movs	r1, #4
 8000dea:	4620      	mov	r0, r4
 8000dec:	f7ff fd1c 	bl	8000828 <CODEC_IO_Write>
 8000df0:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8000df2:	22db      	movs	r2, #219	; 0xdb
 8000df4:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8000df8:	4620      	mov	r0, r4
 8000dfa:	f7ff fd15 	bl	8000828 <CODEC_IO_Write>
 8000dfe:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8000e00:	f246 3250 	movw	r2, #25424	; 0x6350
 8000e04:	2102      	movs	r1, #2
 8000e06:	4620      	mov	r0, r4
 8000e08:	f7ff fd0e 	bl	8000828 <CODEC_IO_Write>
 8000e0c:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8000e0e:	2202      	movs	r2, #2
 8000e10:	f240 6106 	movw	r1, #1542	; 0x606
 8000e14:	4620      	mov	r0, r4
 8000e16:	f7ff fd07 	bl	8000828 <CODEC_IO_Write>
 8000e1a:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8000e1c:	2202      	movs	r2, #2
 8000e1e:	f240 6107 	movw	r1, #1543	; 0x607
 8000e22:	4620      	mov	r0, r4
 8000e24:	f7ff fd00 	bl	8000828 <CODEC_IO_Write>
 8000e28:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8000e2a:	220d      	movs	r2, #13
 8000e2c:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000e30:	4620      	mov	r0, r4
 8000e32:	f7ff fcf9 	bl	8000828 <CODEC_IO_Write>
 8000e36:	4406      	add	r6, r0
      break; 
 8000e38:	e004      	b.n	8000e44 <wm8994_Init+0x3d8>
      counter++;
 8000e3a:	3601      	adds	r6, #1
      break;
 8000e3c:	e002      	b.n	8000e44 <wm8994_Init+0x3d8>
    inputEnabled = 0;
 8000e3e:	4b0c      	ldr	r3, [pc, #48]	; (8000e70 <wm8994_Init+0x404>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	605a      	str	r2, [r3, #4]
  switch (AudioFreq)
 8000e44:	f5ba 4ffa 	cmp.w	sl, #32000	; 0x7d00
 8000e48:	f000 8089 	beq.w	8000f5e <wm8994_Init+0x4f2>
 8000e4c:	d821      	bhi.n	8000e92 <wm8994_Init+0x426>
 8000e4e:	f5ba 5f7a 	cmp.w	sl, #16000	; 0x3e80
 8000e52:	d07c      	beq.n	8000f4e <wm8994_Init+0x4e2>
 8000e54:	d90e      	bls.n	8000e74 <wm8994_Init+0x408>
 8000e56:	f245 6322 	movw	r3, #22050	; 0x5622
 8000e5a:	459a      	cmp	sl, r3
 8000e5c:	f040 808f 	bne.w	8000f7e <wm8994_Init+0x512>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8000e60:	2243      	movs	r2, #67	; 0x43
 8000e62:	f44f 7104 	mov.w	r1, #528	; 0x210
 8000e66:	4620      	mov	r0, r4
 8000e68:	f7ff fcde 	bl	8000828 <CODEC_IO_Write>
 8000e6c:	4406      	add	r6, r0
    break;
 8000e6e:	e032      	b.n	8000ed6 <wm8994_Init+0x46a>
 8000e70:	2000013c 	.word	0x2000013c
  switch (AudioFreq)
 8000e74:	f5ba 5ffa 	cmp.w	sl, #8000	; 0x1f40
 8000e78:	d026      	beq.n	8000ec8 <wm8994_Init+0x45c>
 8000e7a:	f642 3311 	movw	r3, #11025	; 0x2b11
 8000e7e:	459a      	cmp	sl, r3
 8000e80:	d17d      	bne.n	8000f7e <wm8994_Init+0x512>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8000e82:	2213      	movs	r2, #19
 8000e84:	f44f 7104 	mov.w	r1, #528	; 0x210
 8000e88:	4620      	mov	r0, r4
 8000e8a:	f7ff fccd 	bl	8000828 <CODEC_IO_Write>
 8000e8e:	4406      	add	r6, r0
    break;
 8000e90:	e021      	b.n	8000ed6 <wm8994_Init+0x46a>
  switch (AudioFreq)
 8000e92:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8000e96:	459a      	cmp	sl, r3
 8000e98:	d069      	beq.n	8000f6e <wm8994_Init+0x502>
 8000e9a:	4bb5      	ldr	r3, [pc, #724]	; (8001170 <wm8994_Init+0x704>)
 8000e9c:	459a      	cmp	sl, r3
 8000e9e:	d107      	bne.n	8000eb0 <wm8994_Init+0x444>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8000ea0:	22a3      	movs	r2, #163	; 0xa3
 8000ea2:	f44f 7104 	mov.w	r1, #528	; 0x210
 8000ea6:	4620      	mov	r0, r4
 8000ea8:	f7ff fcbe 	bl	8000828 <CODEC_IO_Write>
 8000eac:	4406      	add	r6, r0
    break;
 8000eae:	e012      	b.n	8000ed6 <wm8994_Init+0x46a>
  switch (AudioFreq)
 8000eb0:	f64a 4344 	movw	r3, #44100	; 0xac44
 8000eb4:	459a      	cmp	sl, r3
 8000eb6:	d162      	bne.n	8000f7e <wm8994_Init+0x512>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8000eb8:	2273      	movs	r2, #115	; 0x73
 8000eba:	f44f 7104 	mov.w	r1, #528	; 0x210
 8000ebe:	4620      	mov	r0, r4
 8000ec0:	f7ff fcb2 	bl	8000828 <CODEC_IO_Write>
 8000ec4:	4406      	add	r6, r0
    break; 
 8000ec6:	e006      	b.n	8000ed6 <wm8994_Init+0x46a>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8000ec8:	2203      	movs	r2, #3
 8000eca:	f44f 7104 	mov.w	r1, #528	; 0x210
 8000ece:	4620      	mov	r0, r4
 8000ed0:	f7ff fcaa 	bl	8000828 <CODEC_IO_Write>
 8000ed4:	4406      	add	r6, r0
  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8000ed6:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000eda:	d058      	beq.n	8000f8e <wm8994_Init+0x522>
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8000edc:	f244 0210 	movw	r2, #16400	; 0x4010
 8000ee0:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000ee4:	4620      	mov	r0, r4
 8000ee6:	f7ff fc9f 	bl	8000828 <CODEC_IO_Write>
 8000eea:	4406      	add	r6, r0
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8000eec:	2200      	movs	r2, #0
 8000eee:	f240 3102 	movw	r1, #770	; 0x302
 8000ef2:	4620      	mov	r0, r4
 8000ef4:	f7ff fc98 	bl	8000828 <CODEC_IO_Write>
 8000ef8:	4406      	add	r6, r0
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 8000efa:	220a      	movs	r2, #10
 8000efc:	f44f 7102 	mov.w	r1, #520	; 0x208
 8000f00:	4620      	mov	r0, r4
 8000f02:	f7ff fc91 	bl	8000828 <CODEC_IO_Write>
 8000f06:	4406      	add	r6, r0
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 8000f08:	2201      	movs	r2, #1
 8000f0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f0e:	4620      	mov	r0, r4
 8000f10:	f7ff fc8a 	bl	8000828 <CODEC_IO_Write>
 8000f14:	4406      	add	r6, r0
  if (output_device > 0)  /* Audio output selected */
 8000f16:	2f00      	cmp	r7, #0
 8000f18:	d142      	bne.n	8000fa0 <wm8994_Init+0x534>
  if (input_device > 0) /* Audio input selected */
 8000f1a:	b1ad      	cbz	r5, 8000f48 <wm8994_Init+0x4dc>
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 8000f1c:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8000f20:	bf18      	it	ne
 8000f22:	f5b5 7f80 	cmpne.w	r5, #256	; 0x100
 8000f26:	f000 80d7 	beq.w	80010d8 <wm8994_Init+0x66c>
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8000f2a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000f2e:	f000 80ea 	beq.w	8001106 <wm8994_Init+0x69a>
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8000f32:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8000f36:	bf18      	it	ne
 8000f38:	f5b5 7f40 	cmpne.w	r5, #768	; 0x300
 8000f3c:	f000 8102 	beq.w	8001144 <wm8994_Init+0x6d8>
    wm8994_SetVolume(DeviceAddr, Volume);
 8000f40:	4649      	mov	r1, r9
 8000f42:	4640      	mov	r0, r8
 8000f44:	f7ff fcf8 	bl	8000938 <wm8994_SetVolume>
}
 8000f48:	4630      	mov	r0, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8000f4e:	2233      	movs	r2, #51	; 0x33
 8000f50:	f44f 7104 	mov.w	r1, #528	; 0x210
 8000f54:	4620      	mov	r0, r4
 8000f56:	f7ff fc67 	bl	8000828 <CODEC_IO_Write>
 8000f5a:	4406      	add	r6, r0
    break;
 8000f5c:	e7bb      	b.n	8000ed6 <wm8994_Init+0x46a>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8000f5e:	2263      	movs	r2, #99	; 0x63
 8000f60:	f44f 7104 	mov.w	r1, #528	; 0x210
 8000f64:	4620      	mov	r0, r4
 8000f66:	f7ff fc5f 	bl	8000828 <CODEC_IO_Write>
 8000f6a:	4406      	add	r6, r0
    break;
 8000f6c:	e7b3      	b.n	8000ed6 <wm8994_Init+0x46a>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8000f6e:	2283      	movs	r2, #131	; 0x83
 8000f70:	f44f 7104 	mov.w	r1, #528	; 0x210
 8000f74:	4620      	mov	r0, r4
 8000f76:	f7ff fc57 	bl	8000828 <CODEC_IO_Write>
 8000f7a:	4406      	add	r6, r0
    break;
 8000f7c:	e7ab      	b.n	8000ed6 <wm8994_Init+0x46a>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8000f7e:	2283      	movs	r2, #131	; 0x83
 8000f80:	f44f 7104 	mov.w	r1, #528	; 0x210
 8000f84:	4620      	mov	r0, r4
 8000f86:	f7ff fc4f 	bl	8000828 <CODEC_IO_Write>
 8000f8a:	4406      	add	r6, r0
    break; 
 8000f8c:	e7a3      	b.n	8000ed6 <wm8994_Init+0x46a>
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 8000f8e:	f244 0218 	movw	r2, #16408	; 0x4018
 8000f92:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000f96:	4620      	mov	r0, r4
 8000f98:	f7ff fc46 	bl	8000828 <CODEC_IO_Write>
 8000f9c:	4406      	add	r6, r0
 8000f9e:	e7a5      	b.n	8000eec <wm8994_Init+0x480>
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8000fa0:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000fa4:	2103      	movs	r1, #3
 8000fa6:	4620      	mov	r0, r4
 8000fa8:	f7ff fc3e 	bl	8000828 <CODEC_IO_Write>
 8000fac:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2122      	movs	r1, #34	; 0x22
 8000fb2:	4620      	mov	r0, r4
 8000fb4:	f7ff fc38 	bl	8000828 <CODEC_IO_Write>
 8000fb8:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2123      	movs	r1, #35	; 0x23
 8000fbe:	4620      	mov	r0, r4
 8000fc0:	f7ff fc32 	bl	8000828 <CODEC_IO_Write>
 8000fc4:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 8000fc6:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000fca:	2136      	movs	r1, #54	; 0x36
 8000fcc:	4620      	mov	r0, r4
 8000fce:	f7ff fc2b 	bl	8000828 <CODEC_IO_Write>
 8000fd2:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8000fd4:	f243 0203 	movw	r2, #12291	; 0x3003
 8000fd8:	2101      	movs	r1, #1
 8000fda:	4620      	mov	r0, r4
 8000fdc:	f7ff fc24 	bl	8000828 <CODEC_IO_Write>
 8000fe0:	4406      	add	r6, r0
    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8000fe2:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000fe6:	d06f      	beq.n	80010c8 <wm8994_Init+0x65c>
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 8000fe8:	2205      	movs	r2, #5
 8000fea:	2151      	movs	r1, #81	; 0x51
 8000fec:	4620      	mov	r0, r4
 8000fee:	f7ff fc1b 	bl	8000828 <CODEC_IO_Write>
 8000ff2:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8000ff4:	f243 3203 	movw	r2, #13059	; 0x3303
 8000ff8:	2101      	movs	r1, #1
 8000ffa:	4620      	mov	r0, r4
 8000ffc:	f7ff fc14 	bl	8000828 <CODEC_IO_Write>
 8001000:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 8001002:	2222      	movs	r2, #34	; 0x22
 8001004:	2160      	movs	r1, #96	; 0x60
 8001006:	4620      	mov	r0, r4
 8001008:	f7ff fc0e 	bl	8000828 <CODEC_IO_Write>
 800100c:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 800100e:	f649 7225 	movw	r2, #40741	; 0x9f25
 8001012:	214c      	movs	r1, #76	; 0x4c
 8001014:	4620      	mov	r0, r4
 8001016:	f7ff fc07 	bl	8000828 <CODEC_IO_Write>
 800101a:	4406      	add	r6, r0
    AUDIO_IO_Delay(15);
 800101c:	200f      	movs	r0, #15
 800101e:	f000 faf3 	bl	8001608 <AUDIO_IO_Delay>
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 8001022:	2201      	movs	r2, #1
 8001024:	212d      	movs	r1, #45	; 0x2d
 8001026:	4620      	mov	r0, r4
 8001028:	f7ff fbfe 	bl	8000828 <CODEC_IO_Write>
 800102c:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 800102e:	2201      	movs	r2, #1
 8001030:	212e      	movs	r1, #46	; 0x2e
 8001032:	4620      	mov	r0, r4
 8001034:	f7ff fbf8 	bl	8000828 <CODEC_IO_Write>
 8001038:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 800103a:	f44f 724c 	mov.w	r2, #816	; 0x330
 800103e:	2103      	movs	r1, #3
 8001040:	4620      	mov	r0, r4
 8001042:	f7ff fbf1 	bl	8000828 <CODEC_IO_Write>
 8001046:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 8001048:	2233      	movs	r2, #51	; 0x33
 800104a:	2154      	movs	r1, #84	; 0x54
 800104c:	4620      	mov	r0, r4
 800104e:	f7ff fbeb 	bl	8000828 <CODEC_IO_Write>
 8001052:	4406      	add	r6, r0
    AUDIO_IO_Delay(250);
 8001054:	20fa      	movs	r0, #250	; 0xfa
 8001056:	f000 fad7 	bl	8001608 <AUDIO_IO_Delay>
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 800105a:	22ee      	movs	r2, #238	; 0xee
 800105c:	2160      	movs	r1, #96	; 0x60
 800105e:	4620      	mov	r0, r4
 8001060:	f7ff fbe2 	bl	8000828 <CODEC_IO_Write>
 8001064:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 8001066:	22c0      	movs	r2, #192	; 0xc0
 8001068:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 800106c:	4620      	mov	r0, r4
 800106e:	f7ff fbdb 	bl	8000828 <CODEC_IO_Write>
 8001072:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 8001074:	22c0      	movs	r2, #192	; 0xc0
 8001076:	f240 6111 	movw	r1, #1553	; 0x611
 800107a:	4620      	mov	r0, r4
 800107c:	f7ff fbd4 	bl	8000828 <CODEC_IO_Write>
 8001080:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8001082:	2200      	movs	r2, #0
 8001084:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8001088:	4620      	mov	r0, r4
 800108a:	f7ff fbcd 	bl	8000828 <CODEC_IO_Write>
 800108e:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 8001090:	22c0      	movs	r2, #192	; 0xc0
 8001092:	f240 6112 	movw	r1, #1554	; 0x612
 8001096:	4620      	mov	r0, r4
 8001098:	f7ff fbc6 	bl	8000828 <CODEC_IO_Write>
 800109c:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 800109e:	22c0      	movs	r2, #192	; 0xc0
 80010a0:	f240 6113 	movw	r1, #1555	; 0x613
 80010a4:	4620      	mov	r0, r4
 80010a6:	f7ff fbbf 	bl	8000828 <CODEC_IO_Write>
 80010aa:	4406      	add	r6, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0000);
 80010ac:	2200      	movs	r2, #0
 80010ae:	f240 4122 	movw	r1, #1058	; 0x422
 80010b2:	4620      	mov	r0, r4
 80010b4:	f7ff fbb8 	bl	8000828 <CODEC_IO_Write>
 80010b8:	4406      	add	r6, r0
    wm8994_SetVolume(DeviceAddr, Volume);
 80010ba:	4649      	mov	r1, r9
 80010bc:	4640      	mov	r0, r8
 80010be:	f7ff fc3b 	bl	8000938 <wm8994_SetVolume>
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 80010c2:	f243 3703 	movw	r7, #13059	; 0x3303
 80010c6:	e728      	b.n	8000f1a <wm8994_Init+0x4ae>
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 80010c8:	f240 2205 	movw	r2, #517	; 0x205
 80010cc:	2151      	movs	r1, #81	; 0x51
 80010ce:	4620      	mov	r0, r4
 80010d0:	f7ff fbaa 	bl	8000828 <CODEC_IO_Write>
 80010d4:	4406      	add	r6, r0
 80010d6:	e78d      	b.n	8000ff4 <wm8994_Init+0x588>
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 80010d8:	f047 0213 	orr.w	r2, r7, #19
 80010dc:	2101      	movs	r1, #1
 80010de:	4620      	mov	r0, r4
 80010e0:	f7ff fba2 	bl	8000828 <CODEC_IO_Write>
 80010e4:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 80010e6:	2202      	movs	r2, #2
 80010e8:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 80010ec:	4620      	mov	r0, r4
 80010ee:	f7ff fb9b 	bl	8000828 <CODEC_IO_Write>
 80010f2:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 80010f4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80010f8:	f240 4111 	movw	r1, #1041	; 0x411
 80010fc:	4620      	mov	r0, r4
 80010fe:	f7ff fb93 	bl	8000828 <CODEC_IO_Write>
 8001102:	4406      	add	r6, r0
 8001104:	e71c      	b.n	8000f40 <wm8994_Init+0x4d4>
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8001106:	f047 0213 	orr.w	r2, r7, #19
 800110a:	2101      	movs	r1, #1
 800110c:	4620      	mov	r0, r4
 800110e:	f7ff fb8b 	bl	8000828 <CODEC_IO_Write>
 8001112:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8001114:	2202      	movs	r2, #2
 8001116:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 800111a:	4620      	mov	r0, r4
 800111c:	f7ff fb84 	bl	8000828 <CODEC_IO_Write>
 8001120:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8001122:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8001126:	f44f 6182 	mov.w	r1, #1040	; 0x410
 800112a:	4620      	mov	r0, r4
 800112c:	f7ff fb7c 	bl	8000828 <CODEC_IO_Write>
 8001130:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8001132:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8001136:	f240 4111 	movw	r1, #1041	; 0x411
 800113a:	4620      	mov	r0, r4
 800113c:	f7ff fb74 	bl	8000828 <CODEC_IO_Write>
 8001140:	4406      	add	r6, r0
 8001142:	e6fd      	b.n	8000f40 <wm8994_Init+0x4d4>
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8001144:	220b      	movs	r2, #11
 8001146:	2118      	movs	r1, #24
 8001148:	4620      	mov	r0, r4
 800114a:	f7ff fb6d 	bl	8000828 <CODEC_IO_Write>
 800114e:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8001150:	220b      	movs	r2, #11
 8001152:	211a      	movs	r1, #26
 8001154:	4620      	mov	r0, r4
 8001156:	f7ff fb67 	bl	8000828 <CODEC_IO_Write>
 800115a:	4406      	add	r6, r0
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 800115c:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8001160:	f44f 6182 	mov.w	r1, #1040	; 0x410
 8001164:	4620      	mov	r0, r4
 8001166:	f7ff fb5f 	bl	8000828 <CODEC_IO_Write>
 800116a:	4406      	add	r6, r0
 800116c:	e6e8      	b.n	8000f40 <wm8994_Init+0x4d4>
 800116e:	bf00      	nop
 8001170:	00017700 	.word	0x00017700

08001174 <wm8994_SetOutputMode>:
{
 8001174:	b538      	push	{r3, r4, r5, lr}
  switch (Output) 
 8001176:	2902      	cmp	r1, #2
 8001178:	d04d      	beq.n	8001216 <wm8994_SetOutputMode+0xa2>
 800117a:	2903      	cmp	r1, #3
 800117c:	d070      	beq.n	8001260 <wm8994_SetOutputMode+0xec>
 800117e:	2901      	cmp	r1, #1
 8001180:	d024      	beq.n	80011cc <wm8994_SetOutputMode+0x58>
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8001182:	b2c4      	uxtb	r4, r0
 8001184:	f240 3203 	movw	r2, #771	; 0x303
 8001188:	2105      	movs	r1, #5
 800118a:	4620      	mov	r0, r4
 800118c:	f7ff fb4c 	bl	8000828 <CODEC_IO_Write>
 8001190:	4605      	mov	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8001192:	2201      	movs	r2, #1
 8001194:	f240 6101 	movw	r1, #1537	; 0x601
 8001198:	4620      	mov	r0, r4
 800119a:	f7ff fb45 	bl	8000828 <CODEC_IO_Write>
 800119e:	4405      	add	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80011a0:	2201      	movs	r2, #1
 80011a2:	f240 6102 	movw	r1, #1538	; 0x602
 80011a6:	4620      	mov	r0, r4
 80011a8:	f7ff fb3e 	bl	8000828 <CODEC_IO_Write>
 80011ac:	4405      	add	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80011ae:	2200      	movs	r2, #0
 80011b0:	f240 6104 	movw	r1, #1540	; 0x604
 80011b4:	4620      	mov	r0, r4
 80011b6:	f7ff fb37 	bl	8000828 <CODEC_IO_Write>
 80011ba:	4405      	add	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80011bc:	2200      	movs	r2, #0
 80011be:	f240 6105 	movw	r1, #1541	; 0x605
 80011c2:	4620      	mov	r0, r4
 80011c4:	f7ff fb30 	bl	8000828 <CODEC_IO_Write>
 80011c8:	4428      	add	r0, r5
  return counter;
 80011ca:	e023      	b.n	8001214 <wm8994_SetOutputMode+0xa0>
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 80011cc:	b2c4      	uxtb	r4, r0
 80011ce:	f640 420c 	movw	r2, #3084	; 0xc0c
 80011d2:	2105      	movs	r1, #5
 80011d4:	4620      	mov	r0, r4
 80011d6:	f7ff fb27 	bl	8000828 <CODEC_IO_Write>
 80011da:	4605      	mov	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 80011dc:	2200      	movs	r2, #0
 80011de:	f240 6101 	movw	r1, #1537	; 0x601
 80011e2:	4620      	mov	r0, r4
 80011e4:	f7ff fb20 	bl	8000828 <CODEC_IO_Write>
 80011e8:	4405      	add	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 80011ea:	2200      	movs	r2, #0
 80011ec:	f240 6102 	movw	r1, #1538	; 0x602
 80011f0:	4620      	mov	r0, r4
 80011f2:	f7ff fb19 	bl	8000828 <CODEC_IO_Write>
 80011f6:	4405      	add	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80011f8:	2202      	movs	r2, #2
 80011fa:	f240 6104 	movw	r1, #1540	; 0x604
 80011fe:	4620      	mov	r0, r4
 8001200:	f7ff fb12 	bl	8000828 <CODEC_IO_Write>
 8001204:	4405      	add	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8001206:	2202      	movs	r2, #2
 8001208:	f240 6105 	movw	r1, #1541	; 0x605
 800120c:	4620      	mov	r0, r4
 800120e:	f7ff fb0b 	bl	8000828 <CODEC_IO_Write>
 8001212:	4428      	add	r0, r5
}
 8001214:	bd38      	pop	{r3, r4, r5, pc}
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8001216:	b2c4      	uxtb	r4, r0
 8001218:	f240 3203 	movw	r2, #771	; 0x303
 800121c:	2105      	movs	r1, #5
 800121e:	4620      	mov	r0, r4
 8001220:	f7ff fb02 	bl	8000828 <CODEC_IO_Write>
 8001224:	4605      	mov	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8001226:	2201      	movs	r2, #1
 8001228:	f240 6101 	movw	r1, #1537	; 0x601
 800122c:	4620      	mov	r0, r4
 800122e:	f7ff fafb 	bl	8000828 <CODEC_IO_Write>
 8001232:	4405      	add	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8001234:	2201      	movs	r2, #1
 8001236:	f240 6102 	movw	r1, #1538	; 0x602
 800123a:	4620      	mov	r0, r4
 800123c:	f7ff faf4 	bl	8000828 <CODEC_IO_Write>
 8001240:	4405      	add	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8001242:	2200      	movs	r2, #0
 8001244:	f240 6104 	movw	r1, #1540	; 0x604
 8001248:	4620      	mov	r0, r4
 800124a:	f7ff faed 	bl	8000828 <CODEC_IO_Write>
 800124e:	4405      	add	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8001250:	2200      	movs	r2, #0
 8001252:	f240 6105 	movw	r1, #1541	; 0x605
 8001256:	4620      	mov	r0, r4
 8001258:	f7ff fae6 	bl	8000828 <CODEC_IO_Write>
 800125c:	4428      	add	r0, r5
    break;
 800125e:	e7d9      	b.n	8001214 <wm8994_SetOutputMode+0xa0>
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8001260:	b2c4      	uxtb	r4, r0
 8001262:	f640 720f 	movw	r2, #3855	; 0xf0f
 8001266:	2105      	movs	r1, #5
 8001268:	4620      	mov	r0, r4
 800126a:	f7ff fadd 	bl	8000828 <CODEC_IO_Write>
 800126e:	4605      	mov	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8001270:	2201      	movs	r2, #1
 8001272:	f240 6101 	movw	r1, #1537	; 0x601
 8001276:	4620      	mov	r0, r4
 8001278:	f7ff fad6 	bl	8000828 <CODEC_IO_Write>
 800127c:	4405      	add	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800127e:	2201      	movs	r2, #1
 8001280:	f240 6102 	movw	r1, #1538	; 0x602
 8001284:	4620      	mov	r0, r4
 8001286:	f7ff facf 	bl	8000828 <CODEC_IO_Write>
 800128a:	4405      	add	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800128c:	2202      	movs	r2, #2
 800128e:	f240 6104 	movw	r1, #1540	; 0x604
 8001292:	4620      	mov	r0, r4
 8001294:	f7ff fac8 	bl	8000828 <CODEC_IO_Write>
 8001298:	4405      	add	r5, r0
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 800129a:	2202      	movs	r2, #2
 800129c:	f240 6105 	movw	r1, #1541	; 0x605
 80012a0:	4620      	mov	r0, r4
 80012a2:	f7ff fac1 	bl	8000828 <CODEC_IO_Write>
 80012a6:	4428      	add	r0, r5
    break;
 80012a8:	e7b4      	b.n	8001214 <wm8994_SetOutputMode+0xa0>
	...

080012ac <wm8994_SetFrequency>:
{
 80012ac:	b508      	push	{r3, lr}
  switch (AudioFreq)
 80012ae:	f245 6322 	movw	r3, #22050	; 0x5622
 80012b2:	4299      	cmp	r1, r3
 80012b4:	d03f      	beq.n	8001336 <wm8994_SetFrequency+0x8a>
 80012b6:	d817      	bhi.n	80012e8 <wm8994_SetFrequency+0x3c>
 80012b8:	f642 3311 	movw	r3, #11025	; 0x2b11
 80012bc:	4299      	cmp	r1, r3
 80012be:	d033      	beq.n	8001328 <wm8994_SetFrequency+0x7c>
 80012c0:	f5b1 5f7a 	cmp.w	r1, #16000	; 0x3e80
 80012c4:	d106      	bne.n	80012d4 <wm8994_SetFrequency+0x28>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 80012c6:	2233      	movs	r2, #51	; 0x33
 80012c8:	f44f 7104 	mov.w	r1, #528	; 0x210
 80012cc:	b2c0      	uxtb	r0, r0
 80012ce:	f7ff faab 	bl	8000828 <CODEC_IO_Write>
    break;
 80012d2:	e008      	b.n	80012e6 <wm8994_SetFrequency+0x3a>
  switch (AudioFreq)
 80012d4:	f5b1 5ffa 	cmp.w	r1, #8000	; 0x1f40
 80012d8:	d134      	bne.n	8001344 <wm8994_SetFrequency+0x98>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 80012da:	2203      	movs	r2, #3
 80012dc:	f44f 7104 	mov.w	r1, #528	; 0x210
 80012e0:	b2c0      	uxtb	r0, r0
 80012e2:	f7ff faa1 	bl	8000828 <CODEC_IO_Write>
}
 80012e6:	bd08      	pop	{r3, pc}
  switch (AudioFreq)
 80012e8:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80012ec:	4299      	cmp	r1, r3
 80012ee:	d014      	beq.n	800131a <wm8994_SetFrequency+0x6e>
 80012f0:	4b18      	ldr	r3, [pc, #96]	; (8001354 <wm8994_SetFrequency+0xa8>)
 80012f2:	4299      	cmp	r1, r3
 80012f4:	d106      	bne.n	8001304 <wm8994_SetFrequency+0x58>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 80012f6:	22a3      	movs	r2, #163	; 0xa3
 80012f8:	f44f 7104 	mov.w	r1, #528	; 0x210
 80012fc:	b2c0      	uxtb	r0, r0
 80012fe:	f7ff fa93 	bl	8000828 <CODEC_IO_Write>
    break;
 8001302:	e7f0      	b.n	80012e6 <wm8994_SetFrequency+0x3a>
  switch (AudioFreq)
 8001304:	f64a 4344 	movw	r3, #44100	; 0xac44
 8001308:	4299      	cmp	r1, r3
 800130a:	d11b      	bne.n	8001344 <wm8994_SetFrequency+0x98>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 800130c:	2273      	movs	r2, #115	; 0x73
 800130e:	f44f 7104 	mov.w	r1, #528	; 0x210
 8001312:	b2c0      	uxtb	r0, r0
 8001314:	f7ff fa88 	bl	8000828 <CODEC_IO_Write>
    break; 
 8001318:	e7e5      	b.n	80012e6 <wm8994_SetFrequency+0x3a>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 800131a:	2283      	movs	r2, #131	; 0x83
 800131c:	f44f 7104 	mov.w	r1, #528	; 0x210
 8001320:	b2c0      	uxtb	r0, r0
 8001322:	f7ff fa81 	bl	8000828 <CODEC_IO_Write>
    break;
 8001326:	e7de      	b.n	80012e6 <wm8994_SetFrequency+0x3a>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8001328:	2213      	movs	r2, #19
 800132a:	f44f 7104 	mov.w	r1, #528	; 0x210
 800132e:	b2c0      	uxtb	r0, r0
 8001330:	f7ff fa7a 	bl	8000828 <CODEC_IO_Write>
    break;
 8001334:	e7d7      	b.n	80012e6 <wm8994_SetFrequency+0x3a>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8001336:	2243      	movs	r2, #67	; 0x43
 8001338:	f44f 7104 	mov.w	r1, #528	; 0x210
 800133c:	b2c0      	uxtb	r0, r0
 800133e:	f7ff fa73 	bl	8000828 <CODEC_IO_Write>
    break;
 8001342:	e7d0      	b.n	80012e6 <wm8994_SetFrequency+0x3a>
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8001344:	2283      	movs	r2, #131	; 0x83
 8001346:	f44f 7104 	mov.w	r1, #528	; 0x210
 800134a:	b2c0      	uxtb	r0, r0
 800134c:	f7ff fa6c 	bl	8000828 <CODEC_IO_Write>
  return counter;
 8001350:	e7c9      	b.n	80012e6 <wm8994_SetFrequency+0x3a>
 8001352:	bf00      	nop
 8001354:	00017700 	.word	0x00017700

08001358 <wm8994_Reset>:
{
 8001358:	b508      	push	{r3, lr}
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 800135a:	2200      	movs	r2, #0
 800135c:	4611      	mov	r1, r2
 800135e:	b2c0      	uxtb	r0, r0
 8001360:	f7ff fa62 	bl	8000828 <CODEC_IO_Write>
  outputEnabled = 0;
 8001364:	4b02      	ldr	r3, [pc, #8]	; (8001370 <wm8994_Reset+0x18>)
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 800136a:	605a      	str	r2, [r3, #4]
}
 800136c:	bd08      	pop	{r3, pc}
 800136e:	bf00      	nop
 8001370:	2000013c 	.word	0x2000013c

08001374 <wm8994_DeInit>:
{
 8001374:	b508      	push	{r3, lr}
  AUDIO_IO_DeInit();
 8001376:	f000 f911 	bl	800159c <AUDIO_IO_DeInit>
}
 800137a:	bd08      	pop	{r3, pc}

0800137c <wm8994_ReadID>:
{
 800137c:	b510      	push	{r4, lr}
 800137e:	4604      	mov	r4, r0
  AUDIO_IO_Init();
 8001380:	f000 f904 	bl	800158c <AUDIO_IO_Init>
  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8001384:	2100      	movs	r1, #0
 8001386:	b2e0      	uxtb	r0, r4
 8001388:	f000 f922 	bl	80015d0 <AUDIO_IO_Read>
}
 800138c:	bd10      	pop	{r4, pc}
	...

08001390 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001390:	b570      	push	{r4, r5, r6, lr}
 8001392:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef  gpio_init_structure;

  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8001394:	4b49      	ldr	r3, [pc, #292]	; (80014bc <I2Cx_MspInit+0x12c>)
 8001396:	4283      	cmp	r3, r0
 8001398:	d043      	beq.n	8001422 <I2Cx_MspInit+0x92>
  }
  else
  {
  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800139a:	4c49      	ldr	r4, [pc, #292]	; (80014c0 <I2Cx_MspInit+0x130>)
 800139c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800139e:	f043 0302 	orr.w	r3, r3, #2
 80013a2:	6323      	str	r3, [r4, #48]	; 0x30
 80013a4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	9303      	str	r3, [sp, #12]
 80013ac:	9b03      	ldr	r3, [sp, #12]

  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 80013ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013b2:	9305      	str	r3, [sp, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80013b4:	2312      	movs	r3, #18
 80013b6:	9306      	str	r3, [sp, #24]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80013b8:	2500      	movs	r5, #0
 80013ba:	9507      	str	r5, [sp, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80013bc:	2302      	movs	r3, #2
 80013be:	9308      	str	r3, [sp, #32]
  gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 80013c0:	2304      	movs	r3, #4
 80013c2:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80013c4:	4e3f      	ldr	r6, [pc, #252]	; (80014c4 <I2Cx_MspInit+0x134>)
 80013c6:	a905      	add	r1, sp, #20
 80013c8:	4630      	mov	r0, r6
 80013ca:	f003 fb9d 	bl	8004b08 <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 80013ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013d2:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80013d4:	a905      	add	r1, sp, #20
 80013d6:	4630      	mov	r0, r6
 80013d8:	f003 fb96 	bl	8004b08 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 80013dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013e2:	6423      	str	r3, [r4, #64]	; 0x40
 80013e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013ea:	9304      	str	r3, [sp, #16]
 80013ec:	9b04      	ldr	r3, [sp, #16]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_EXT_I2Cx_FORCE_RESET();
 80013ee:	6a23      	ldr	r3, [r4, #32]
 80013f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013f4:	6223      	str	r3, [r4, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 80013f6:	6a23      	ldr	r3, [r4, #32]
 80013f8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80013fc:	6223      	str	r3, [r4, #32]

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 80013fe:	462a      	mov	r2, r5
 8001400:	210f      	movs	r1, #15
 8001402:	201f      	movs	r0, #31
 8001404:	f002 fc2a 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8001408:	201f      	movs	r0, #31
 800140a:	f002 fc59 	bl	8003cc0 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 800140e:	462a      	mov	r2, r5
 8001410:	210f      	movs	r1, #15
 8001412:	2020      	movs	r0, #32
 8001414:	f002 fc22 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8001418:	2020      	movs	r0, #32
 800141a:	f002 fc51 	bl	8003cc0 <HAL_NVIC_EnableIRQ>
  }
}
 800141e:	b00a      	add	sp, #40	; 0x28
 8001420:	bd70      	pop	{r4, r5, r6, pc}
  DISCOVERY_AUDIO_I2Cx_SCL_GPIO_CLK_ENABLE();
 8001422:	4c27      	ldr	r4, [pc, #156]	; (80014c0 <I2Cx_MspInit+0x130>)
 8001424:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001426:	f043 0308 	orr.w	r3, r3, #8
 800142a:	6323      	str	r3, [r4, #48]	; 0x30
 800142c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800142e:	f003 0308 	and.w	r3, r3, #8
 8001432:	9300      	str	r3, [sp, #0]
 8001434:	9b00      	ldr	r3, [sp, #0]
  DISCOVERY_AUDIO_I2Cx_SDA_GPIO_CLK_ENABLE();
 8001436:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001438:	f043 0302 	orr.w	r3, r3, #2
 800143c:	6323      	str	r3, [r4, #48]	; 0x30
 800143e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001440:	f003 0302 	and.w	r3, r3, #2
 8001444:	9301      	str	r3, [sp, #4]
 8001446:	9b01      	ldr	r3, [sp, #4]
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8001448:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800144c:	9305      	str	r3, [sp, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800144e:	2312      	movs	r3, #18
 8001450:	9306      	str	r3, [sp, #24]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8001452:	2500      	movs	r5, #0
 8001454:	9507      	str	r5, [sp, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8001456:	2302      	movs	r3, #2
 8001458:	9308      	str	r3, [sp, #32]
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_AF;
 800145a:	2304      	movs	r3, #4
 800145c:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_GPIO_PORT, &gpio_init_structure);
 800145e:	a905      	add	r1, sp, #20
 8001460:	4819      	ldr	r0, [pc, #100]	; (80014c8 <I2Cx_MspInit+0x138>)
 8001462:	f003 fb51 	bl	8004b08 <HAL_GPIO_Init>
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8001466:	2380      	movs	r3, #128	; 0x80
 8001468:	9305      	str	r3, [sp, #20]
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SDA_AF;
 800146a:	230b      	movs	r3, #11
 800146c:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SDA_GPIO_PORT, &gpio_init_structure);
 800146e:	a905      	add	r1, sp, #20
 8001470:	4814      	ldr	r0, [pc, #80]	; (80014c4 <I2Cx_MspInit+0x134>)
 8001472:	f003 fb49 	bl	8004b08 <HAL_GPIO_Init>
  DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8001476:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001478:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800147c:	6423      	str	r3, [r4, #64]	; 0x40
 800147e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001480:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001484:	9302      	str	r3, [sp, #8]
 8001486:	9b02      	ldr	r3, [sp, #8]
  DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8001488:	6a23      	ldr	r3, [r4, #32]
 800148a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800148e:	6223      	str	r3, [r4, #32]
  DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8001490:	6a23      	ldr	r3, [r4, #32]
 8001492:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001496:	6223      	str	r3, [r4, #32]
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8001498:	462a      	mov	r2, r5
 800149a:	210f      	movs	r1, #15
 800149c:	205f      	movs	r0, #95	; 0x5f
 800149e:	f002 fbdd 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80014a2:	205f      	movs	r0, #95	; 0x5f
 80014a4:	f002 fc0c 	bl	8003cc0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80014a8:	462a      	mov	r2, r5
 80014aa:	210f      	movs	r1, #15
 80014ac:	2060      	movs	r0, #96	; 0x60
 80014ae:	f002 fbd5 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);    
 80014b2:	2060      	movs	r0, #96	; 0x60
 80014b4:	f002 fc04 	bl	8003cc0 <HAL_NVIC_EnableIRQ>
 80014b8:	e7b1      	b.n	800141e <I2Cx_MspInit+0x8e>
 80014ba:	bf00      	nop
 80014bc:	20000144 	.word	0x20000144
 80014c0:	40023800 	.word	0x40023800
 80014c4:	40020400 	.word	0x40020400
 80014c8:	40020c00 	.word	0x40020c00

080014cc <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80014cc:	b510      	push	{r4, lr}
 80014ce:	4604      	mov	r4, r0
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 80014d0:	f003 ffce 	bl	8005470 <HAL_I2C_GetState>
 80014d4:	b9a0      	cbnz	r0, 8001500 <I2Cx_Init+0x34>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80014d6:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <I2Cx_Init+0x3c>)
 80014d8:	429c      	cmp	r4, r3
 80014da:	d012      	beq.n	8001502 <I2Cx_Init+0x36>
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80014dc:	4b0b      	ldr	r3, [pc, #44]	; (800150c <I2Cx_Init+0x40>)
 80014de:	6023      	str	r3, [r4, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80014e0:	4b0b      	ldr	r3, [pc, #44]	; (8001510 <I2Cx_Init+0x44>)
 80014e2:	6063      	str	r3, [r4, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	60a3      	str	r3, [r4, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80014e8:	2201      	movs	r2, #1
 80014ea:	60e2      	str	r2, [r4, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80014ec:	6123      	str	r3, [r4, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80014ee:	6163      	str	r3, [r4, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80014f0:	61e3      	str	r3, [r4, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80014f2:	6223      	str	r3, [r4, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 80014f4:	4620      	mov	r0, r4
 80014f6:	f7ff ff4b 	bl	8001390 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 80014fa:	4620      	mov	r0, r4
 80014fc:	f003 fd6e 	bl	8004fdc <HAL_I2C_Init>
  }
}
 8001500:	bd10      	pop	{r4, pc}
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8001502:	4b04      	ldr	r3, [pc, #16]	; (8001514 <I2Cx_Init+0x48>)
 8001504:	6023      	str	r3, [r4, #0]
 8001506:	e7eb      	b.n	80014e0 <I2Cx_Init+0x14>
 8001508:	20000144 	.word	0x20000144
 800150c:	40005400 	.word	0x40005400
 8001510:	40912732 	.word	0x40912732
 8001514:	40006000 	.word	0x40006000

08001518 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001518:	b510      	push	{r4, lr}
 800151a:	4604      	mov	r4, r0
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 800151c:	f003 fdbd 	bl	800509a <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001520:	4620      	mov	r0, r4
 8001522:	f7ff ffd3 	bl	80014cc <I2Cx_Init>
}
 8001526:	bd10      	pop	{r4, pc}

08001528 <I2Cx_WriteMultiple>:
{
 8001528:	b570      	push	{r4, r5, r6, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	4605      	mov	r5, r0
 800152e:	460c      	mov	r4, r1
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001530:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001534:	9102      	str	r1, [sp, #8]
 8001536:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800153a:	9101      	str	r1, [sp, #4]
 800153c:	9908      	ldr	r1, [sp, #32]
 800153e:	9100      	str	r1, [sp, #0]
 8001540:	4621      	mov	r1, r4
 8001542:	f003 fdc3 	bl	80050cc <HAL_I2C_Mem_Write>
  if(status != HAL_OK)
 8001546:	4606      	mov	r6, r0
 8001548:	b910      	cbnz	r0, 8001550 <I2Cx_WriteMultiple+0x28>
}
 800154a:	4630      	mov	r0, r6
 800154c:	b004      	add	sp, #16
 800154e:	bd70      	pop	{r4, r5, r6, pc}
    I2Cx_Error(i2c_handler, Addr);
 8001550:	4621      	mov	r1, r4
 8001552:	4628      	mov	r0, r5
 8001554:	f7ff ffe0 	bl	8001518 <I2Cx_Error>
 8001558:	e7f7      	b.n	800154a <I2Cx_WriteMultiple+0x22>

0800155a <I2Cx_ReadMultiple>:
{
 800155a:	b570      	push	{r4, r5, r6, lr}
 800155c:	b084      	sub	sp, #16
 800155e:	4605      	mov	r5, r0
 8001560:	460c      	mov	r4, r1
  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001562:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001566:	9102      	str	r1, [sp, #8]
 8001568:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800156c:	9101      	str	r1, [sp, #4]
 800156e:	9908      	ldr	r1, [sp, #32]
 8001570:	9100      	str	r1, [sp, #0]
 8001572:	4621      	mov	r1, r4
 8001574:	f003 fe94 	bl	80052a0 <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 8001578:	4606      	mov	r6, r0
 800157a:	b910      	cbnz	r0, 8001582 <I2Cx_ReadMultiple+0x28>
}
 800157c:	4630      	mov	r0, r6
 800157e:	b004      	add	sp, #16
 8001580:	bd70      	pop	{r4, r5, r6, pc}
    I2Cx_Error(i2c_handler, Addr);
 8001582:	4621      	mov	r1, r4
 8001584:	4628      	mov	r0, r5
 8001586:	f7ff ffc7 	bl	8001518 <I2Cx_Error>
 800158a:	e7f7      	b.n	800157c <I2Cx_ReadMultiple+0x22>

0800158c <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void)
{
 800158c:	b508      	push	{r3, lr}
  I2Cx_Init(&hI2cAudioHandler);
 800158e:	4802      	ldr	r0, [pc, #8]	; (8001598 <AUDIO_IO_Init+0xc>)
 8001590:	f7ff ff9c 	bl	80014cc <I2Cx_Init>
}
 8001594:	bd08      	pop	{r3, pc}
 8001596:	bf00      	nop
 8001598:	20000144 	.word	0x20000144

0800159c <AUDIO_IO_DeInit>:
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{

}
 800159c:	4770      	bx	lr
	...

080015a0 <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 80015a0:	b500      	push	{lr}
 80015a2:	b085      	sub	sp, #20
  uint16_t tmp = Value;
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 80015a4:	0213      	lsls	r3, r2, #8
 80015a6:	b21b      	sxth	r3, r3
 80015a8:	ea43 2212 	orr.w	r2, r3, r2, lsr #8
 80015ac:	f8ad 200e 	strh.w	r2, [sp, #14]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 80015b0:	2302      	movs	r3, #2
 80015b2:	9301      	str	r3, [sp, #4]
 80015b4:	f10d 020e 	add.w	r2, sp, #14
 80015b8:	9200      	str	r2, [sp, #0]
 80015ba:	460a      	mov	r2, r1
 80015bc:	4601      	mov	r1, r0
 80015be:	4803      	ldr	r0, [pc, #12]	; (80015cc <AUDIO_IO_Write+0x2c>)
 80015c0:	f7ff ffb2 	bl	8001528 <I2Cx_WriteMultiple>
}
 80015c4:	b005      	add	sp, #20
 80015c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80015ca:	bf00      	nop
 80015cc:	20000144 	.word	0x20000144

080015d0 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 80015d0:	b500      	push	{lr}
 80015d2:	b085      	sub	sp, #20
 80015d4:	460a      	mov	r2, r1
  uint16_t read_value = 0, tmp = 0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	f8ad 300e 	strh.w	r3, [sp, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 80015dc:	2302      	movs	r3, #2
 80015de:	9301      	str	r3, [sp, #4]
 80015e0:	f10d 010e 	add.w	r1, sp, #14
 80015e4:	9100      	str	r1, [sp, #0]
 80015e6:	4601      	mov	r1, r0
 80015e8:	4806      	ldr	r0, [pc, #24]	; (8001604 <AUDIO_IO_Read+0x34>)
 80015ea:	f7ff ffb6 	bl	800155a <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 80015ee:	f8bd 300e 	ldrh.w	r3, [sp, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 80015f2:	0218      	lsls	r0, r3, #8
 80015f4:	b200      	sxth	r0, r0
 80015f6:	ea40 2013 	orr.w	r0, r0, r3, lsr #8
  
  read_value = tmp;
  
  return read_value;
}
 80015fa:	b280      	uxth	r0, r0
 80015fc:	b005      	add	sp, #20
 80015fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8001602:	bf00      	nop
 8001604:	20000144 	.word	0x20000144

08001608 <AUDIO_IO_Delay>:
/**
  * @brief  AUDIO Codec delay
  * @param  Delay: Delay in ms
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 8001608:	b508      	push	{r3, lr}
  HAL_Delay(Delay);
 800160a:	f002 fb07 	bl	8003c1c <HAL_Delay>
}
 800160e:	bd08      	pop	{r3, pc}

08001610 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8001610:	b508      	push	{r3, lr}
  I2Cx_Init(&hI2cAudioHandler);
 8001612:	4802      	ldr	r0, [pc, #8]	; (800161c <TS_IO_Init+0xc>)
 8001614:	f7ff ff5a 	bl	80014cc <I2Cx_Init>
}
 8001618:	bd08      	pop	{r3, pc}
 800161a:	bf00      	nop
 800161c:	20000144 	.word	0x20000144

08001620 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001620:	b500      	push	{lr}
 8001622:	b085      	sub	sp, #20
 8001624:	f88d 200f 	strb.w	r2, [sp, #15]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001628:	2301      	movs	r3, #1
 800162a:	9301      	str	r3, [sp, #4]
 800162c:	f10d 020f 	add.w	r2, sp, #15
 8001630:	9200      	str	r2, [sp, #0]
 8001632:	460a      	mov	r2, r1
 8001634:	4601      	mov	r1, r0
 8001636:	4803      	ldr	r0, [pc, #12]	; (8001644 <TS_IO_Write+0x24>)
 8001638:	f7ff ff76 	bl	8001528 <I2Cx_WriteMultiple>
}
 800163c:	b005      	add	sp, #20
 800163e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001642:	bf00      	nop
 8001644:	20000144 	.word	0x20000144

08001648 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001648:	b500      	push	{lr}
 800164a:	b085      	sub	sp, #20
 800164c:	460a      	mov	r2, r1
  uint8_t read_value = 0;
 800164e:	2300      	movs	r3, #0
 8001650:	f88d 300f 	strb.w	r3, [sp, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001654:	2301      	movs	r3, #1
 8001656:	9301      	str	r3, [sp, #4]
 8001658:	f10d 010f 	add.w	r1, sp, #15
 800165c:	9100      	str	r1, [sp, #0]
 800165e:	4601      	mov	r1, r0
 8001660:	4803      	ldr	r0, [pc, #12]	; (8001670 <TS_IO_Read+0x28>)
 8001662:	f7ff ff7a 	bl	800155a <I2Cx_ReadMultiple>

  return read_value;
}
 8001666:	f89d 000f 	ldrb.w	r0, [sp, #15]
 800166a:	b005      	add	sp, #20
 800166c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001670:	20000144 	.word	0x20000144

08001674 <TS_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */
uint16_t TS_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001674:	b500      	push	{lr}
 8001676:	b083      	sub	sp, #12
 return I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001678:	9301      	str	r3, [sp, #4]
 800167a:	9200      	str	r2, [sp, #0]
 800167c:	2301      	movs	r3, #1
 800167e:	460a      	mov	r2, r1
 8001680:	4601      	mov	r1, r0
 8001682:	4803      	ldr	r0, [pc, #12]	; (8001690 <TS_IO_ReadMultiple+0x1c>)
 8001684:	f7ff ff69 	bl	800155a <I2Cx_ReadMultiple>
}
 8001688:	b280      	uxth	r0, r0
 800168a:	b003      	add	sp, #12
 800168c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001690:	20000144 	.word	0x20000144

08001694 <OTM8009A_IO_Delay>:
/**
  * @brief  OTM8009A delay
  * @param  Delay: Delay in ms
  */
void OTM8009A_IO_Delay(uint32_t Delay)
{
 8001694:	b508      	push	{r3, lr}
  HAL_Delay(Delay);
 8001696:	f002 fac1 	bl	8003c1c <HAL_Delay>
}
 800169a:	bd08      	pop	{r3, pc}

0800169c <BSP_AUDIO_OUT_TransferComplete_CallBack>:
  * @brief  Manages the DMA full Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
}
 800169c:	4770      	bx	lr

0800169e <HAL_SAI_TxCpltCallback>:
{
 800169e:	b508      	push	{r3, lr}
  BSP_AUDIO_OUT_TransferComplete_CallBack();
 80016a0:	f7ff fffc 	bl	800169c <BSP_AUDIO_OUT_TransferComplete_CallBack>
}
 80016a4:	bd08      	pop	{r3, pc}

080016a6 <HAL_SAI_TxHalfCpltCallback>:
{
 80016a6:	b508      	push	{r3, lr}
  BSP_AUDIO_OUT_HalfTransfer_CallBack();
 80016a8:	f008 fd20 	bl	800a0ec <BSP_AUDIO_OUT_HalfTransfer_CallBack>
}
 80016ac:	bd08      	pop	{r3, pc}

080016ae <BSP_AUDIO_OUT_Error_CallBack>:
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
}
 80016ae:	4770      	bx	lr

080016b0 <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params  
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 80016b0:	b530      	push	{r4, r5, lr}
 80016b2:	b08b      	sub	sp, #44	; 0x2c
 80016b4:	4605      	mov	r5, r0
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  
  
  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 80016b6:	4c3a      	ldr	r4, [pc, #232]	; (80017a0 <BSP_AUDIO_OUT_MspInit+0xf0>)
 80016b8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80016ba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016be:	6463      	str	r3, [r4, #68]	; 0x44
 80016c0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80016c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016c6:	9301      	str	r3, [sp, #4]
 80016c8:	9b01      	ldr	r3, [sp, #4]
  
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 80016ca:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80016cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016d0:	6323      	str	r3, [r4, #48]	; 0x30
 80016d2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80016d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016d8:	9302      	str	r3, [sp, #8]
 80016da:	9b02      	ldr	r3, [sp, #8]
  AUDIO_OUT_SAIx_SD_FS_CLK_ENABLE();
 80016dc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80016de:	f043 0310 	orr.w	r3, r3, #16
 80016e2:	6323      	str	r3, [r4, #48]	; 0x30
 80016e4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80016e6:	f003 0310 	and.w	r3, r3, #16
 80016ea:	9303      	str	r3, [sp, #12]
 80016ec:	9b03      	ldr	r3, [sp, #12]
  
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN | AUDIO_OUT_SAIx_SCK_PIN | AUDIO_OUT_SAIx_SD_PIN;
 80016ee:	2370      	movs	r3, #112	; 0x70
 80016f0:	9305      	str	r3, [sp, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80016f2:	2302      	movs	r3, #2
 80016f4:	9306      	str	r3, [sp, #24]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	9307      	str	r3, [sp, #28]
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80016fa:	2303      	movs	r3, #3
 80016fc:	9308      	str	r3, [sp, #32]
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_AF;
 80016fe:	2306      	movs	r3, #6
 8001700:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SD_FS_SCK_GPIO_PORT, &gpio_init_structure);
 8001702:	a905      	add	r1, sp, #20
 8001704:	4827      	ldr	r0, [pc, #156]	; (80017a4 <BSP_AUDIO_OUT_MspInit+0xf4>)
 8001706:	f003 f9ff 	bl	8004b08 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 800170a:	2380      	movs	r3, #128	; 0x80
 800170c:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 800170e:	a905      	add	r1, sp, #20
 8001710:	4825      	ldr	r0, [pc, #148]	; (80017a8 <BSP_AUDIO_OUT_MspInit+0xf8>)
 8001712:	f003 f9f9 	bl	8004b08 <HAL_GPIO_Init>
  
  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 8001716:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001718:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800171c:	6323      	str	r3, [r4, #48]	; 0x30
 800171e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001720:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001724:	9304      	str	r3, [sp, #16]
 8001726:	9b04      	ldr	r3, [sp, #16]
  
  if(hsai->Instance == AUDIO_OUT_SAIx)
 8001728:	682a      	ldr	r2, [r5, #0]
 800172a:	4b20      	ldr	r3, [pc, #128]	; (80017ac <BSP_AUDIO_OUT_MspInit+0xfc>)
 800172c:	429a      	cmp	r2, r3
 800172e:	d009      	beq.n	8001744 <BSP_AUDIO_OUT_MspInit+0x94>
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8001730:	2200      	movs	r2, #0
 8001732:	210e      	movs	r1, #14
 8001734:	2039      	movs	r0, #57	; 0x39
 8001736:	f002 fa91 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ);
 800173a:	2039      	movs	r0, #57	; 0x39
 800173c:	f002 fac0 	bl	8003cc0 <HAL_NVIC_EnableIRQ>
}
 8001740:	b00b      	add	sp, #44	; 0x2c
 8001742:	bd30      	pop	{r4, r5, pc}
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 8001744:	4b1a      	ldr	r3, [pc, #104]	; (80017b0 <BSP_AUDIO_OUT_MspInit+0x100>)
 8001746:	2200      	movs	r2, #0
 8001748:	665a      	str	r2, [r3, #100]	; 0x64
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 800174a:	2140      	movs	r1, #64	; 0x40
 800174c:	6699      	str	r1, [r3, #104]	; 0x68
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800174e:	66da      	str	r2, [r3, #108]	; 0x6c
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8001750:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001754:	6719      	str	r1, [r3, #112]	; 0x70
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 8001756:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800175a:	6759      	str	r1, [r3, #116]	; 0x74
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 800175c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001760:	6799      	str	r1, [r3, #120]	; 0x78
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 8001762:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001766:	67d9      	str	r1, [r3, #124]	; 0x7c
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8001768:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800176c:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8001770:	2104      	movs	r1, #4
 8001772:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8001776:	2103      	movs	r1, #3
 8001778:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 800177c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8001780:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8001784:	461c      	mov	r4, r3
 8001786:	4a0b      	ldr	r2, [pc, #44]	; (80017b4 <BSP_AUDIO_OUT_MspInit+0x104>)
 8001788:	f844 2f60 	str.w	r2, [r4, #96]!
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 800178c:	66ec      	str	r4, [r5, #108]	; 0x6c
 800178e:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98
    HAL_DMA_DeInit(&hdma_sai_tx);
 8001792:	4620      	mov	r0, r4
 8001794:	f002 fb9a 	bl	8003ecc <HAL_DMA_DeInit>
    HAL_DMA_Init(&hdma_sai_tx);
 8001798:	4620      	mov	r0, r4
 800179a:	f002 fb31 	bl	8003e00 <HAL_DMA_Init>
 800179e:	e7c7      	b.n	8001730 <BSP_AUDIO_OUT_MspInit+0x80>
 80017a0:	40023800 	.word	0x40023800
 80017a4:	40021000 	.word	0x40021000
 80017a8:	40021800 	.word	0x40021800
 80017ac:	40015804 	.word	0x40015804
 80017b0:	200001dc 	.word	0x200001dc
 80017b4:	40026428 	.word	0x40026428

080017b8 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 80017b8:	b510      	push	{r4, lr}
 80017ba:	b0a4      	sub	sp, #144	; 0x90
 80017bc:	460c      	mov	r4, r1
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 80017be:	4668      	mov	r0, sp
 80017c0:	f005 fe9a 	bl	80074f8 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 80017c4:	f642 3211 	movw	r2, #11025	; 0x2b11
 80017c8:	f245 6322 	movw	r3, #22050	; 0x5622
 80017cc:	429c      	cmp	r4, r3
 80017ce:	bf18      	it	ne
 80017d0:	4294      	cmpne	r4, r2
 80017d2:	d003      	beq.n	80017dc <BSP_AUDIO_OUT_ClockConfig+0x24>
 80017d4:	f64a 4344 	movw	r3, #44100	; 0xac44
 80017d8:	429c      	cmp	r4, r3
 80017da:	d111      	bne.n	8001800 <BSP_AUDIO_OUT_ClockConfig+0x48>
  {
    /* Configure PLLSAI prescalers */
    /* PLLSAI_VCO: VCO_429M 
    SAI_CLK(first level) = PLLSAI_VCO/PLLSAIQ = 429/2 = 214.5 Mhz
    SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ = 214.5/19 = 11.289 Mhz */ 
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80017dc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80017e0:	9300      	str	r3, [sp, #0]
    rcc_ex_clk_init_struct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLI2S;
 80017e2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80017e6:	930f      	str	r3, [sp, #60]	; 0x3c
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 80017e8:	f240 13ad 	movw	r3, #429	; 0x1ad
 80017ec:	9301      	str	r3, [sp, #4]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 80017ee:	2302      	movs	r3, #2
 80017f0:	9303      	str	r3, [sp, #12]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 80017f2:	2313      	movs	r3, #19
 80017f4:	9309      	str	r3, [sp, #36]	; 0x24
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 80017f6:	4668      	mov	r0, sp
 80017f8:	f005 fa7c 	bl	8006cf4 <HAL_RCCEx_PeriphCLKConfig>
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7; 
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;      
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
  }
}
 80017fc:	b024      	add	sp, #144	; 0x90
 80017fe:	bd10      	pop	{r4, pc}
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8001800:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001804:	9300      	str	r3, [sp, #0]
    rcc_ex_clk_init_struct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLI2S;
 8001806:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800180a:	930f      	str	r3, [sp, #60]	; 0x3c
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344; 
 800180c:	f44f 73ac 	mov.w	r3, #344	; 0x158
 8001810:	9301      	str	r3, [sp, #4]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7; 
 8001812:	2307      	movs	r3, #7
 8001814:	9303      	str	r3, [sp, #12]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;      
 8001816:	2301      	movs	r3, #1
 8001818:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 800181a:	4668      	mov	r0, sp
 800181c:	f005 fa6a 	bl	8006cf4 <HAL_RCCEx_PeriphCLKConfig>
}
 8001820:	e7ec      	b.n	80017fc <BSP_AUDIO_OUT_ClockConfig+0x44>

08001822 <HAL_SAI_RxCpltCallback>:
  * @brief  Reception complete callback.
  * @param  hsai : SAI handle.
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001822:	b508      	push	{r3, lr}
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8001824:	f008 fc68 	bl	800a0f8 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8001828:	bd08      	pop	{r3, pc}

0800182a <HAL_SAI_RxHalfCpltCallback>:
{
 800182a:	b508      	push	{r3, lr}
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 800182c:	f008 fc6a 	bl	800a104 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8001830:	bd08      	pop	{r3, pc}
	...

08001834 <HAL_SAI_ErrorCallback>:
{
 8001834:	b508      	push	{r3, lr}
  if(hsai->Instance == AUDIO_OUT_SAIx)
 8001836:	6802      	ldr	r2, [r0, #0]
 8001838:	4b04      	ldr	r3, [pc, #16]	; (800184c <HAL_SAI_ErrorCallback+0x18>)
 800183a:	429a      	cmp	r2, r3
 800183c:	d002      	beq.n	8001844 <HAL_SAI_ErrorCallback+0x10>
    BSP_AUDIO_IN_Error_CallBack();
 800183e:	f008 fc67 	bl	800a110 <BSP_AUDIO_IN_Error_CallBack>
}
 8001842:	bd08      	pop	{r3, pc}
  BSP_AUDIO_OUT_Error_CallBack();
 8001844:	f7ff ff33 	bl	80016ae <BSP_AUDIO_OUT_Error_CallBack>
 8001848:	e7fb      	b.n	8001842 <HAL_SAI_ErrorCallback+0xe>
 800184a:	bf00      	nop
 800184c:	40015804 	.word	0x40015804

08001850 <LCD_IO_GetID>:
    return 0;
  }
#else 
  return LCD_DSI_ID; 
#endif /* USE_LCD_HDMI */
}
 8001850:	2011      	movs	r0, #17
 8001852:	4770      	bx	lr

08001854 <LL_FillBuffer>:
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 8001854:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001856:	b083      	sub	sp, #12
 8001858:	4604      	mov	r4, r0
 800185a:	460d      	mov	r5, r1
 800185c:	4616      	mov	r6, r2
 800185e:	461f      	mov	r7, r3
  /* Register to memory mode with ARGB8888 as color Mode */
  hdma2d_discovery.Init.Mode         = DMA2D_R2M;
 8001860:	4811      	ldr	r0, [pc, #68]	; (80018a8 <LL_FillBuffer+0x54>)
 8001862:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001866:	6043      	str	r3, [r0, #4]
  hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 8001868:	2300      	movs	r3, #0
 800186a:	6083      	str	r3, [r0, #8]
  hdma2d_discovery.Init.OutputOffset = OffLine;
 800186c:	9b08      	ldr	r3, [sp, #32]
 800186e:	60c3      	str	r3, [r0, #12]

  hdma2d_discovery.Instance = DMA2D;
 8001870:	4b0e      	ldr	r3, [pc, #56]	; (80018ac <LL_FillBuffer+0x58>)
 8001872:	6003      	str	r3, [r0, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 8001874:	f002 fcdc 	bl	8004230 <HAL_DMA2D_Init>
 8001878:	b108      	cbz	r0, 800187e <LL_FillBuffer+0x2a>
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
      }
    }
  }
}
 800187a:	b003      	add	sp, #12
 800187c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 800187e:	4621      	mov	r1, r4
 8001880:	4809      	ldr	r0, [pc, #36]	; (80018a8 <LL_FillBuffer+0x54>)
 8001882:	f002 fdcb 	bl	800441c <HAL_DMA2D_ConfigLayer>
 8001886:	2800      	cmp	r0, #0
 8001888:	d1f7      	bne.n	800187a <LL_FillBuffer+0x26>
      if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800188a:	9700      	str	r7, [sp, #0]
 800188c:	4633      	mov	r3, r6
 800188e:	462a      	mov	r2, r5
 8001890:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001892:	4805      	ldr	r0, [pc, #20]	; (80018a8 <LL_FillBuffer+0x54>)
 8001894:	f002 fd06 	bl	80042a4 <HAL_DMA2D_Start>
 8001898:	2800      	cmp	r0, #0
 800189a:	d1ee      	bne.n	800187a <LL_FillBuffer+0x26>
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 800189c:	210a      	movs	r1, #10
 800189e:	4802      	ldr	r0, [pc, #8]	; (80018a8 <LL_FillBuffer+0x54>)
 80018a0:	f002 fd1c 	bl	80042dc <HAL_DMA2D_PollForTransfer>
}
 80018a4:	e7e9      	b.n	800187a <LL_FillBuffer+0x26>
 80018a6:	bf00      	nop
 80018a8:	20001c40 	.word	0x20001c40
 80018ac:	4002b000 	.word	0x4002b000

080018b0 <BSP_LCD_Reset>:
{
 80018b0:	b570      	push	{r4, r5, r6, lr}
 80018b2:	b086      	sub	sp, #24
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80018b4:	4b14      	ldr	r3, [pc, #80]	; (8001908 <BSP_LCD_Reset+0x58>)
 80018b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80018bc:	631a      	str	r2, [r3, #48]	; 0x30
 80018be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	9b00      	ldr	r3, [sp, #0]
    gpio_init_structure.Pin   = GPIO_PIN_15;
 80018c8:	f44f 4500 	mov.w	r5, #32768	; 0x8000
 80018cc:	9501      	str	r5, [sp, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80018ce:	2601      	movs	r6, #1
 80018d0:	9602      	str	r6, [sp, #8]
    gpio_init_structure.Pull  = GPIO_PULLUP;
 80018d2:	9603      	str	r6, [sp, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80018d4:	2303      	movs	r3, #3
 80018d6:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 80018d8:	4c0c      	ldr	r4, [pc, #48]	; (800190c <BSP_LCD_Reset+0x5c>)
 80018da:	a901      	add	r1, sp, #4
 80018dc:	4620      	mov	r0, r4
 80018de:	f003 f913 	bl	8004b08 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_RESET);
 80018e2:	2200      	movs	r2, #0
 80018e4:	4629      	mov	r1, r5
 80018e6:	4620      	mov	r0, r4
 80018e8:	f003 fa05 	bl	8004cf6 <HAL_GPIO_WritePin>
    HAL_Delay(20); /* wait 20 ms */
 80018ec:	2014      	movs	r0, #20
 80018ee:	f002 f995 	bl	8003c1c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_SET);
 80018f2:	4632      	mov	r2, r6
 80018f4:	4629      	mov	r1, r5
 80018f6:	4620      	mov	r0, r4
 80018f8:	f003 f9fd 	bl	8004cf6 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80018fc:	200a      	movs	r0, #10
 80018fe:	f002 f98d 	bl	8003c1c <HAL_Delay>
}
 8001902:	b006      	add	sp, #24
 8001904:	bd70      	pop	{r4, r5, r6, pc}
 8001906:	bf00      	nop
 8001908:	40023800 	.word	0x40023800
 800190c:	40022400 	.word	0x40022400

08001910 <BSP_LCD_GetXSize>:
}
 8001910:	4b01      	ldr	r3, [pc, #4]	; (8001918 <BSP_LCD_GetXSize+0x8>)
 8001912:	6818      	ldr	r0, [r3, #0]
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	20000058 	.word	0x20000058

0800191c <BSP_LCD_GetYSize>:
}
 800191c:	4b01      	ldr	r3, [pc, #4]	; (8001924 <BSP_LCD_GetYSize+0x8>)
 800191e:	6858      	ldr	r0, [r3, #4]
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	20000058 	.word	0x20000058

08001928 <BSP_LCD_LayerDefaultInit>:
{
 8001928:	b570      	push	{r4, r5, r6, lr}
 800192a:	b08e      	sub	sp, #56	; 0x38
 800192c:	4604      	mov	r4, r0
 800192e:	460e      	mov	r6, r1
  Layercfg.WindowX0 = 0;
 8001930:	2500      	movs	r5, #0
 8001932:	9501      	str	r5, [sp, #4]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8001934:	f7ff ffec 	bl	8001910 <BSP_LCD_GetXSize>
 8001938:	9002      	str	r0, [sp, #8]
  Layercfg.WindowY0 = 0;
 800193a:	9503      	str	r5, [sp, #12]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 800193c:	f7ff ffee 	bl	800191c <BSP_LCD_GetYSize>
 8001940:	9004      	str	r0, [sp, #16]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001942:	9505      	str	r5, [sp, #20]
  Layercfg.FBStartAdress = FB_Address;
 8001944:	960a      	str	r6, [sp, #40]	; 0x28
  Layercfg.Alpha = 255;
 8001946:	23ff      	movs	r3, #255	; 0xff
 8001948:	9306      	str	r3, [sp, #24]
  Layercfg.Alpha0 = 0;
 800194a:	9507      	str	r5, [sp, #28]
  Layercfg.Backcolor.Blue = 0;
 800194c:	f88d 5034 	strb.w	r5, [sp, #52]	; 0x34
  Layercfg.Backcolor.Green = 0;
 8001950:	f88d 5035 	strb.w	r5, [sp, #53]	; 0x35
  Layercfg.Backcolor.Red = 0;
 8001954:	f88d 5036 	strb.w	r5, [sp, #54]	; 0x36
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001958:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800195c:	9308      	str	r3, [sp, #32]
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800195e:	2307      	movs	r3, #7
 8001960:	9309      	str	r3, [sp, #36]	; 0x24
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001962:	f7ff ffd5 	bl	8001910 <BSP_LCD_GetXSize>
 8001966:	900b      	str	r0, [sp, #44]	; 0x2c
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8001968:	f7ff ffd8 	bl	800191c <BSP_LCD_GetYSize>
 800196c:	900c      	str	r0, [sp, #48]	; 0x30
  HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex); 
 800196e:	4622      	mov	r2, r4
 8001970:	a901      	add	r1, sp, #4
 8001972:	4809      	ldr	r0, [pc, #36]	; (8001998 <BSP_LCD_LayerDefaultInit+0x70>)
 8001974:	f004 fdd6 	bl	8006524 <HAL_LTDC_ConfigLayer>
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8001978:	4808      	ldr	r0, [pc, #32]	; (800199c <BSP_LCD_LayerDefaultInit+0x74>)
 800197a:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800197e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001982:	f04f 32ff 	mov.w	r2, #4294967295
 8001986:	609a      	str	r2, [r3, #8]
  DrawProp[LayerIndex].pFont     = &Font24;
 8001988:	4a05      	ldr	r2, [pc, #20]	; (80019a0 <BSP_LCD_LayerDefaultInit+0x78>)
 800198a:	60da      	str	r2, [r3, #12]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 800198c:	461c      	mov	r4, r3
 800198e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001992:	6063      	str	r3, [r4, #4]
}
 8001994:	b00e      	add	sp, #56	; 0x38
 8001996:	bd70      	pop	{r4, r5, r6, pc}
 8001998:	20001c98 	.word	0x20001c98
 800199c:	200002dc 	.word	0x200002dc
 80019a0:	20000060 	.word	0x20000060

080019a4 <BSP_LCD_SelectLayer>:
  ActiveLayer = LayerIndex;
 80019a4:	4b01      	ldr	r3, [pc, #4]	; (80019ac <BSP_LCD_SelectLayer+0x8>)
 80019a6:	6018      	str	r0, [r3, #0]
}
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	200002dc 	.word	0x200002dc

080019b0 <BSP_LCD_SetTextColor>:
  DrawProp[ActiveLayer].TextColor = Color;
 80019b0:	4b03      	ldr	r3, [pc, #12]	; (80019c0 <BSP_LCD_SetTextColor+0x10>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80019b8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80019bc:	6058      	str	r0, [r3, #4]
}
 80019be:	4770      	bx	lr
 80019c0:	200002dc 	.word	0x200002dc

080019c4 <BSP_LCD_SetBackColor>:
  DrawProp[ActiveLayer].BackColor = Color;
 80019c4:	4b03      	ldr	r3, [pc, #12]	; (80019d4 <BSP_LCD_SetBackColor+0x10>)
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80019cc:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80019d0:	6098      	str	r0, [r3, #8]
}
 80019d2:	4770      	bx	lr
 80019d4:	200002dc 	.word	0x200002dc

080019d8 <BSP_LCD_SetFont>:
  DrawProp[ActiveLayer].pFont = fonts;
 80019d8:	4b03      	ldr	r3, [pc, #12]	; (80019e8 <BSP_LCD_SetFont+0x10>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80019e0:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80019e4:	60d8      	str	r0, [r3, #12]
}
 80019e6:	4770      	bx	lr
 80019e8:	200002dc 	.word	0x200002dc

080019ec <BSP_LCD_Clear>:
{
 80019ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019ee:	b083      	sub	sp, #12
 80019f0:	4605      	mov	r5, r0
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80019f2:	4b0b      	ldr	r3, [pc, #44]	; (8001a20 <BSP_LCD_Clear+0x34>)
 80019f4:	681e      	ldr	r6, [r3, #0]
 80019f6:	4a0b      	ldr	r2, [pc, #44]	; (8001a24 <BSP_LCD_Clear+0x38>)
 80019f8:	2334      	movs	r3, #52	; 0x34
 80019fa:	fb03 2306 	mla	r3, r3, r6, r2
 80019fe:	6ddf      	ldr	r7, [r3, #92]	; 0x5c
 8001a00:	f7ff ff86 	bl	8001910 <BSP_LCD_GetXSize>
 8001a04:	4604      	mov	r4, r0
 8001a06:	f7ff ff89 	bl	800191c <BSP_LCD_GetYSize>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	9501      	str	r5, [sp, #4]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	9200      	str	r2, [sp, #0]
 8001a12:	4622      	mov	r2, r4
 8001a14:	4639      	mov	r1, r7
 8001a16:	4630      	mov	r0, r6
 8001a18:	f7ff ff1c 	bl	8001854 <LL_FillBuffer>
}
 8001a1c:	b003      	add	sp, #12
 8001a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a20:	200002dc 	.word	0x200002dc
 8001a24:	20001c98 	.word	0x20001c98

08001a28 <BSP_LCD_DrawHLine>:
{
 8001a28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a2c:	b083      	sub	sp, #12
 8001a2e:	4680      	mov	r8, r0
 8001a30:	460c      	mov	r4, r1
 8001a32:	4617      	mov	r7, r2
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001a34:	4e0e      	ldr	r6, [pc, #56]	; (8001a70 <BSP_LCD_DrawHLine+0x48>)
 8001a36:	6835      	ldr	r5, [r6, #0]
 8001a38:	4a0e      	ldr	r2, [pc, #56]	; (8001a74 <BSP_LCD_DrawHLine+0x4c>)
 8001a3a:	2334      	movs	r3, #52	; 0x34
 8001a3c:	fb03 2305 	mla	r3, r3, r5, r2
 8001a40:	f8d3 905c 	ldr.w	r9, [r3, #92]	; 0x5c
 8001a44:	f7ff ff64 	bl	8001910 <BSP_LCD_GetXSize>
 8001a48:	fb00 8104 	mla	r1, r0, r4, r8
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8001a4c:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001a50:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	9301      	str	r3, [sp, #4]
 8001a58:	2300      	movs	r3, #0
 8001a5a:	9300      	str	r3, [sp, #0]
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	463a      	mov	r2, r7
 8001a60:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8001a64:	4628      	mov	r0, r5
 8001a66:	f7ff fef5 	bl	8001854 <LL_FillBuffer>
}
 8001a6a:	b003      	add	sp, #12
 8001a6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a70:	200002dc 	.word	0x200002dc
 8001a74:	20001c98 	.word	0x20001c98

08001a78 <BSP_LCD_DrawVLine>:
{
 8001a78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a7c:	b083      	sub	sp, #12
 8001a7e:	4681      	mov	r9, r0
 8001a80:	460c      	mov	r4, r1
 8001a82:	4616      	mov	r6, r2
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001a84:	f8df 8040 	ldr.w	r8, [pc, #64]	; 8001ac8 <BSP_LCD_DrawVLine+0x50>
 8001a88:	f8d8 5000 	ldr.w	r5, [r8]
 8001a8c:	4a0d      	ldr	r2, [pc, #52]	; (8001ac4 <BSP_LCD_DrawVLine+0x4c>)
 8001a8e:	2334      	movs	r3, #52	; 0x34
 8001a90:	fb03 2305 	mla	r3, r3, r5, r2
 8001a94:	6ddf      	ldr	r7, [r3, #92]	; 0x5c
 8001a96:	f7ff ff3b 	bl	8001910 <BSP_LCD_GetXSize>
 8001a9a:	fb00 9104 	mla	r1, r0, r4, r9
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 8001a9e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001aa2:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	9301      	str	r3, [sp, #4]
 8001aaa:	3801      	subs	r0, #1
 8001aac:	9000      	str	r0, [sp, #0]
 8001aae:	4633      	mov	r3, r6
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 8001ab6:	4628      	mov	r0, r5
 8001ab8:	f7ff fecc 	bl	8001854 <LL_FillBuffer>
}
 8001abc:	b003      	add	sp, #12
 8001abe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20001c98 	.word	0x20001c98
 8001ac8:	200002dc 	.word	0x200002dc

08001acc <BSP_LCD_DrawRect>:
{
 8001acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ace:	4604      	mov	r4, r0
 8001ad0:	460d      	mov	r5, r1
 8001ad2:	4617      	mov	r7, r2
 8001ad4:	461e      	mov	r6, r3
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 8001ad6:	f7ff ffa7 	bl	8001a28 <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos+ Height), Width);
 8001ada:	19a9      	adds	r1, r5, r6
 8001adc:	463a      	mov	r2, r7
 8001ade:	b289      	uxth	r1, r1
 8001ae0:	4620      	mov	r0, r4
 8001ae2:	f7ff ffa1 	bl	8001a28 <BSP_LCD_DrawHLine>
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 8001ae6:	4632      	mov	r2, r6
 8001ae8:	4629      	mov	r1, r5
 8001aea:	4620      	mov	r0, r4
 8001aec:	f7ff ffc4 	bl	8001a78 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 8001af0:	19e0      	adds	r0, r4, r7
 8001af2:	4632      	mov	r2, r6
 8001af4:	4629      	mov	r1, r5
 8001af6:	b280      	uxth	r0, r0
 8001af8:	f7ff ffbe 	bl	8001a78 <BSP_LCD_DrawVLine>
}
 8001afc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001b00 <BSP_LCD_FillRect>:
{
 8001b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b04:	b082      	sub	sp, #8
 8001b06:	4682      	mov	sl, r0
 8001b08:	460d      	mov	r5, r1
 8001b0a:	4617      	mov	r7, r2
 8001b0c:	4698      	mov	r8, r3
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001b0e:	4c13      	ldr	r4, [pc, #76]	; (8001b5c <BSP_LCD_FillRect+0x5c>)
 8001b10:	6823      	ldr	r3, [r4, #0]
 8001b12:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001b16:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001b1a:	6858      	ldr	r0, [r3, #4]
 8001b1c:	f7ff ff48 	bl	80019b0 <BSP_LCD_SetTextColor>
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001b20:	6826      	ldr	r6, [r4, #0]
 8001b22:	4a0f      	ldr	r2, [pc, #60]	; (8001b60 <BSP_LCD_FillRect+0x60>)
 8001b24:	2334      	movs	r3, #52	; 0x34
 8001b26:	fb03 2306 	mla	r3, r3, r6, r2
 8001b2a:	f8d3 905c 	ldr.w	r9, [r3, #92]	; 0x5c
 8001b2e:	f7ff feef 	bl	8001910 <BSP_LCD_GetXSize>
 8001b32:	fb00 a105 	mla	r1, r0, r5, sl
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8001b36:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 8001b3a:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001b3e:	6863      	ldr	r3, [r4, #4]
 8001b40:	9301      	str	r3, [sp, #4]
 8001b42:	1bc0      	subs	r0, r0, r7
 8001b44:	9000      	str	r0, [sp, #0]
 8001b46:	4643      	mov	r3, r8
 8001b48:	463a      	mov	r2, r7
 8001b4a:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8001b4e:	4630      	mov	r0, r6
 8001b50:	f7ff fe80 	bl	8001854 <LL_FillBuffer>
}
 8001b54:	b002      	add	sp, #8
 8001b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b5a:	bf00      	nop
 8001b5c:	200002dc 	.word	0x200002dc
 8001b60:	20001c98 	.word	0x20001c98

08001b64 <DSI_IO_WriteCmd>:
{
 8001b64:	b500      	push	{lr}
 8001b66:	b083      	sub	sp, #12
  if(NbrParams <= 1)
 8001b68:	2801      	cmp	r0, #1
 8001b6a:	d90b      	bls.n	8001b84 <DSI_IO_WriteCmd+0x20>
 8001b6c:	4603      	mov	r3, r0
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 8001b6e:	5c0a      	ldrb	r2, [r1, r0]
 8001b70:	9101      	str	r1, [sp, #4]
 8001b72:	9200      	str	r2, [sp, #0]
 8001b74:	2239      	movs	r2, #57	; 0x39
 8001b76:	2100      	movs	r1, #0
 8001b78:	4807      	ldr	r0, [pc, #28]	; (8001b98 <DSI_IO_WriteCmd+0x34>)
 8001b7a:	f002 ff6d 	bl	8004a58 <HAL_DSI_LongWrite>
}
 8001b7e:	b003      	add	sp, #12
 8001b80:	f85d fb04 	ldr.w	pc, [sp], #4
   HAL_DSI_ShortWrite(&hdsi_discovery, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 8001b84:	784b      	ldrb	r3, [r1, #1]
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	780b      	ldrb	r3, [r1, #0]
 8001b8a:	2215      	movs	r2, #21
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	4802      	ldr	r0, [pc, #8]	; (8001b98 <DSI_IO_WriteCmd+0x34>)
 8001b90:	f002 ff4f 	bl	8004a32 <HAL_DSI_ShortWrite>
 8001b94:	e7f3      	b.n	8001b7e <DSI_IO_WriteCmd+0x1a>
 8001b96:	bf00      	nop
 8001b98:	20001d40 	.word	0x20001d40

08001b9c <BSP_LCD_MspInit>:
{
 8001b9c:	b500      	push	{lr}
 8001b9e:	b085      	sub	sp, #20
  __HAL_RCC_LTDC_CLK_ENABLE();
 8001ba0:	4b27      	ldr	r3, [pc, #156]	; (8001c40 <BSP_LCD_MspInit+0xa4>)
 8001ba2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ba4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001ba8:	645a      	str	r2, [r3, #68]	; 0x44
 8001baa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001bac:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8001bb0:	9201      	str	r2, [sp, #4]
 8001bb2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_LTDC_FORCE_RESET();
 8001bb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bb6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001bba:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 8001bbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bbe:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8001bc2:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8001bc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bc6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001bca:	631a      	str	r2, [r3, #48]	; 0x30
 8001bcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bce:	f402 0200 	and.w	r2, r2, #8388608	; 0x800000
 8001bd2:	9202      	str	r2, [sp, #8]
 8001bd4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_DMA2D_FORCE_RESET();
 8001bd6:	691a      	ldr	r2, [r3, #16]
 8001bd8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001bdc:	611a      	str	r2, [r3, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 8001bde:	691a      	ldr	r2, [r3, #16]
 8001be0:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8001be4:	611a      	str	r2, [r3, #16]
  __HAL_RCC_DSI_CLK_ENABLE();
 8001be6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001be8:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8001bec:	645a      	str	r2, [r3, #68]	; 0x44
 8001bee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001bf0:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8001bf4:	9203      	str	r2, [sp, #12]
 8001bf6:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_DSI_FORCE_RESET();
 8001bf8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bfa:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8001bfe:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 8001c00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c02:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 8001c06:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	2103      	movs	r1, #3
 8001c0c:	2058      	movs	r0, #88	; 0x58
 8001c0e:	f002 f825 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001c12:	2058      	movs	r0, #88	; 0x58
 8001c14:	f002 f854 	bl	8003cc0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	2103      	movs	r1, #3
 8001c1c:	205a      	movs	r0, #90	; 0x5a
 8001c1e:	f002 f81d 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001c22:	205a      	movs	r0, #90	; 0x5a
 8001c24:	f002 f84c 	bl	8003cc0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2103      	movs	r1, #3
 8001c2c:	2062      	movs	r0, #98	; 0x62
 8001c2e:	f002 f815 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 8001c32:	2062      	movs	r0, #98	; 0x62
 8001c34:	f002 f844 	bl	8003cc0 <HAL_NVIC_EnableIRQ>
}
 8001c38:	b005      	add	sp, #20
 8001c3a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c3e:	bf00      	nop
 8001c40:	40023800 	.word	0x40023800

08001c44 <BSP_LCD_InitEx>:
{
 8001c44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c48:	b084      	sub	sp, #16
 8001c4a:	4607      	mov	r7, r0
  BSP_LCD_Reset();
 8001c4c:	f7ff fe30 	bl	80018b0 <BSP_LCD_Reset>
  read_id = LCD_IO_GetID();
 8001c50:	f7ff fdfe 	bl	8001850 <LCD_IO_GetID>
  if(read_id != LCD_DSI_ID)
 8001c54:	2811      	cmp	r0, #17
 8001c56:	d003      	beq.n	8001c60 <BSP_LCD_InitEx+0x1c>
    return LCD_ERROR;  
 8001c58:	2001      	movs	r0, #1
}
 8001c5a:	b004      	add	sp, #16
 8001c5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  BSP_LCD_MspInit();
 8001c60:	f7ff ff9c 	bl	8001b9c <BSP_LCD_MspInit>
  hdsi_discovery.Instance = DSI;
 8001c64:	4c58      	ldr	r4, [pc, #352]	; (8001dc8 <BSP_LCD_InitEx+0x184>)
 8001c66:	4b59      	ldr	r3, [pc, #356]	; (8001dcc <BSP_LCD_InitEx+0x188>)
 8001c68:	6023      	str	r3, [r4, #0]
  HAL_DSI_DeInit(&(hdsi_discovery));
 8001c6a:	4620      	mov	r0, r4
 8001c6c:	f002 fd37 	bl	80046de <HAL_DSI_DeInit>
  dsiPllInit.PLLNDIV  = 100;
 8001c70:	2364      	movs	r3, #100	; 0x64
 8001c72:	9301      	str	r3, [sp, #4]
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
 8001c74:	2305      	movs	r3, #5
 8001c76:	9302      	str	r3, [sp, #8]
  dsiPllInit.PLLODF  = DSI_PLL_OUT_DIV1;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	9303      	str	r3, [sp, #12]
  hdsi_discovery.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	60e3      	str	r3, [r4, #12]
  hdsi_discovery.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 8001c80:	2304      	movs	r3, #4
 8001c82:	60a3      	str	r3, [r4, #8]
  HAL_DSI_Init(&(hdsi_discovery), &(dsiPllInit));
 8001c84:	eb0d 0103 	add.w	r1, sp, r3
 8001c88:	4620      	mov	r0, r4
 8001c8a:	f002 fc63 	bl	8004554 <HAL_DSI_Init>
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 8001c8e:	2f00      	cmp	r7, #0
 8001c90:	f040 8092 	bne.w	8001db8 <BSP_LCD_InitEx+0x174>
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 8001c94:	4b4e      	ldr	r3, [pc, #312]	; (8001dd0 <BSP_LCD_InitEx+0x18c>)
 8001c96:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001c9a:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 8001c9c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001ca0:	605a      	str	r2, [r3, #4]
  HACT = lcd_x_size;
 8001ca2:	f8df 812c 	ldr.w	r8, [pc, #300]	; 8001dd0 <BSP_LCD_InitEx+0x18c>
 8001ca6:	f8d8 3000 	ldr.w	r3, [r8]
  VACT = lcd_y_size;
 8001caa:	f8d8 2004 	ldr.w	r2, [r8, #4]
  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 8001cae:	4c49      	ldr	r4, [pc, #292]	; (8001dd4 <BSP_LCD_InitEx+0x190>)
 8001cb0:	2500      	movs	r5, #0
 8001cb2:	61e5      	str	r5, [r4, #28]
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 8001cb4:	2105      	movs	r1, #5
 8001cb6:	6221      	str	r1, [r4, #32]
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 8001cb8:	63e5      	str	r5, [r4, #60]	; 0x3c
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 8001cba:	63a5      	str	r5, [r4, #56]	; 0x38
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 8001cbc:	6425      	str	r5, [r4, #64]	; 0x40
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 8001cbe:	2102      	movs	r1, #2
 8001cc0:	62a1      	str	r1, [r4, #40]	; 0x28
  hdsivideo_handle.NullPacketSize = 0xFFF;
 8001cc2:	f640 71ff 	movw	r1, #4095	; 0xfff
 8001cc6:	6361      	str	r1, [r4, #52]	; 0x34
  hdsivideo_handle.NumberOfChunks = 0;
 8001cc8:	6325      	str	r5, [r4, #48]	; 0x30
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 8001cca:	62e3      	str	r3, [r4, #44]	; 0x2c
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 8001ccc:	218f      	movs	r1, #143	; 0x8f
 8001cce:	6461      	str	r1, [r4, #68]	; 0x44
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 8001cd0:	f240 1111 	movw	r1, #273	; 0x111
 8001cd4:	64a1      	str	r1, [r4, #72]	; 0x48
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 8001cd6:	f203 112f 	addw	r1, r3, #303	; 0x12f
 8001cda:	f24f 4324 	movw	r3, #62500	; 0xf424
 8001cde:	fb03 f301 	mul.w	r3, r3, r1
 8001ce2:	493d      	ldr	r1, [pc, #244]	; (8001dd8 <BSP_LCD_InitEx+0x194>)
 8001ce4:	fba1 1303 	umull	r1, r3, r1, r3
 8001ce8:	0b5b      	lsrs	r3, r3, #13
 8001cea:	64e3      	str	r3, [r4, #76]	; 0x4c
  hdsivideo_handle.VerticalSyncActive        = VSA;
 8001cec:	230c      	movs	r3, #12
 8001cee:	6523      	str	r3, [r4, #80]	; 0x50
  hdsivideo_handle.VerticalBackPorch         = VBP;
 8001cf0:	6563      	str	r3, [r4, #84]	; 0x54
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 8001cf2:	65a3      	str	r3, [r4, #88]	; 0x58
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 8001cf4:	65e2      	str	r2, [r4, #92]	; 0x5c
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 8001cf6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001cfa:	6623      	str	r3, [r4, #96]	; 0x60
  hdsivideo_handle.LPLargestPacketSize = 16;
 8001cfc:	2310      	movs	r3, #16
 8001cfe:	6663      	str	r3, [r4, #100]	; 0x64
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 8001d00:	66a5      	str	r5, [r4, #104]	; 0x68
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 8001d02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d06:	66e3      	str	r3, [r4, #108]	; 0x6c
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8001d08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d0c:	6723      	str	r3, [r4, #112]	; 0x70
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 8001d0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d12:	6763      	str	r3, [r4, #116]	; 0x74
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8001d14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d18:	67a3      	str	r3, [r4, #120]	; 0x78
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 8001d1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d1e:	67e3      	str	r3, [r4, #124]	; 0x7c
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8001d20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d24:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  HAL_DSI_ConfigVideoMode(&(hdsi_discovery), &(hdsivideo_handle));
 8001d28:	f104 0a1c 	add.w	sl, r4, #28
 8001d2c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8001dc8 <BSP_LCD_InitEx+0x184>
 8001d30:	4651      	mov	r1, sl
 8001d32:	4648      	mov	r0, r9
 8001d34:	f002 fd22 	bl	800477c <HAL_DSI_ConfigVideoMode>
  hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 8001d38:	4e28      	ldr	r6, [pc, #160]	; (8001ddc <BSP_LCD_InitEx+0x198>)
 8001d3a:	233e      	movs	r3, #62	; 0x3e
 8001d3c:	6173      	str	r3, [r6, #20]
  hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 8001d3e:	23b6      	movs	r3, #182	; 0xb6
 8001d40:	61f3      	str	r3, [r6, #28]
  hltdc_discovery.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 8001d42:	f8d8 3000 	ldr.w	r3, [r8]
 8001d46:	f103 02b6 	add.w	r2, r3, #182	; 0xb6
 8001d4a:	6272      	str	r2, [r6, #36]	; 0x24
  hltdc_discovery.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 8001d4c:	f503 7297 	add.w	r2, r3, #302	; 0x12e
 8001d50:	62f2      	str	r2, [r6, #44]	; 0x2c
  hltdc_discovery.LayerCfg->ImageWidth  = lcd_x_size;
 8001d52:	6633      	str	r3, [r6, #96]	; 0x60
  hltdc_discovery.LayerCfg->ImageHeight = lcd_y_size;   
 8001d54:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8001d58:	6673      	str	r3, [r6, #100]	; 0x64
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001d5a:	2308      	movs	r3, #8
 8001d5c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8001d60:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001d64:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 8001d68:	2307      	movs	r3, #7
 8001d6a:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001d6e:	f8c4 50b4 	str.w	r5, [r4, #180]	; 0xb4
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001d72:	f104 0088 	add.w	r0, r4, #136	; 0x88
 8001d76:	f004 ffbd 	bl	8006cf4 <HAL_RCCEx_PeriphCLKConfig>
  hltdc_discovery.Init.Backcolor.Blue = 0;
 8001d7a:	f886 5034 	strb.w	r5, [r6, #52]	; 0x34
  hltdc_discovery.Init.Backcolor.Green = 0;
 8001d7e:	f886 5035 	strb.w	r5, [r6, #53]	; 0x35
  hltdc_discovery.Init.Backcolor.Red = 0;
 8001d82:	f886 5036 	strb.w	r5, [r6, #54]	; 0x36
  hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001d86:	6135      	str	r5, [r6, #16]
  hltdc_discovery.Instance = LTDC;
 8001d88:	4b15      	ldr	r3, [pc, #84]	; (8001de0 <BSP_LCD_InitEx+0x19c>)
 8001d8a:	6033      	str	r3, [r6, #0]
  HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 8001d8c:	4651      	mov	r1, sl
 8001d8e:	4630      	mov	r0, r6
 8001d90:	f004 fbf6 	bl	8006580 <HAL_LTDCEx_StructInitFromVideoConfig>
  HAL_LTDC_Init(&hltdc_discovery);
 8001d94:	4630      	mov	r0, r6
 8001d96:	f004 fb4b 	bl	8006430 <HAL_LTDC_Init>
  HAL_DSI_Start(&hdsi_discovery);
 8001d9a:	4648      	mov	r0, r9
 8001d9c:	f002 fe22 	bl	80049e4 <HAL_DSI_Start>
  BSP_SDRAM_Init();
 8001da0:	f000 fb96 	bl	80024d0 <BSP_SDRAM_Init>
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8001da4:	f108 0008 	add.w	r0, r8, #8
 8001da8:	f7ff fe16 	bl	80019d8 <BSP_LCD_SetFont>
  OTM8009A_Init(OTM8009A_FORMAT_RGB888, orientation);
 8001dac:	4639      	mov	r1, r7
 8001dae:	4628      	mov	r0, r5
 8001db0:	f7fe fb32 	bl	8000418 <OTM8009A_Init>
  return LCD_OK; 
 8001db4:	4628      	mov	r0, r5
 8001db6:	e750      	b.n	8001c5a <BSP_LCD_InitEx+0x16>
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 8001db8:	4b05      	ldr	r3, [pc, #20]	; (8001dd0 <BSP_LCD_InitEx+0x18c>)
 8001dba:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001dbe:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 8001dc0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001dc4:	605a      	str	r2, [r3, #4]
 8001dc6:	e76c      	b.n	8001ca2 <BSP_LCD_InitEx+0x5e>
 8001dc8:	20001d40 	.word	0x20001d40
 8001dcc:	40016c00 	.word	0x40016c00
 8001dd0:	20000058 	.word	0x20000058
 8001dd4:	200002dc 	.word	0x200002dc
 8001dd8:	4c751ce3 	.word	0x4c751ce3
 8001ddc:	20001c98 	.word	0x20001c98
 8001de0:	40016800 	.word	0x40016800

08001de4 <BSP_LCD_Init>:
{
 8001de4:	b508      	push	{r3, lr}
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 8001de6:	2001      	movs	r0, #1
 8001de8:	f7ff ff2c 	bl	8001c44 <BSP_LCD_InitEx>
}
 8001dec:	bd08      	pop	{r3, pc}
	...

08001df0 <BSP_LCD_DrawPixel>:
{
 8001df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001df2:	4606      	mov	r6, r0
 8001df4:	460c      	mov	r4, r1
 8001df6:	4615      	mov	r5, r2
  *(__IO uint32_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001df8:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <BSP_LCD_DrawPixel+0x24>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a06      	ldr	r2, [pc, #24]	; (8001e18 <BSP_LCD_DrawPixel+0x28>)
 8001dfe:	2134      	movs	r1, #52	; 0x34
 8001e00:	fb01 2303 	mla	r3, r1, r3, r2
 8001e04:	6ddf      	ldr	r7, [r3, #92]	; 0x5c
 8001e06:	f7ff fd83 	bl	8001910 <BSP_LCD_GetXSize>
 8001e0a:	fb00 6004 	mla	r0, r0, r4, r6
 8001e0e:	f847 5020 	str.w	r5, [r7, r0, lsl #2]
}
 8001e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e14:	200002dc 	.word	0x200002dc
 8001e18:	20001c98 	.word	0x20001c98

08001e1c <DrawChar>:
{
 8001e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e20:	b083      	sub	sp, #12
 8001e22:	4681      	mov	r9, r0
 8001e24:	460e      	mov	r6, r1
 8001e26:	9200      	str	r2, [sp, #0]
  height = DrawProp[ActiveLayer].pFont->Height;
 8001e28:	4b33      	ldr	r3, [pc, #204]	; (8001ef8 <DrawChar+0xdc>)
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001e30:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8001e34:	68db      	ldr	r3, [r3, #12]
 8001e36:	88da      	ldrh	r2, [r3, #6]
 8001e38:	9201      	str	r2, [sp, #4]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8001e3a:	889d      	ldrh	r5, [r3, #4]
  offset =  8 *((width + 7)/8) -  width ;
 8001e3c:	f105 0b07 	add.w	fp, r5, #7
 8001e40:	ea4f 0beb 	mov.w	fp, fp, asr #3
 8001e44:	ea4f 08cb 	mov.w	r8, fp, lsl #3
 8001e48:	fa5f f888 	uxtb.w	r8, r8
 8001e4c:	b2eb      	uxtb	r3, r5
 8001e4e:	eba8 0803 	sub.w	r8, r8, r3
 8001e52:	fa5f f888 	uxtb.w	r8, r8
  for(i = 0; i < height; i++)
 8001e56:	f04f 0a00 	mov.w	sl, #0
 8001e5a:	e033      	b.n	8001ec4 <DrawChar+0xa8>
      line =  pchar[0];
 8001e5c:	9a00      	ldr	r2, [sp, #0]
 8001e5e:	5cd7      	ldrb	r7, [r2, r3]
    for (j = 0; j < width; j++)
 8001e60:	2400      	movs	r4, #0
 8001e62:	e013      	b.n	8001e8c <DrawChar+0x70>
      line =  (pchar[0]<< 8) | pchar[1];
 8001e64:	9900      	ldr	r1, [sp, #0]
 8001e66:	5ccb      	ldrb	r3, [r1, r3]
 8001e68:	7857      	ldrb	r7, [r2, #1]
 8001e6a:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
      break;
 8001e6e:	e7f7      	b.n	8001e60 <DrawChar+0x44>
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8001e70:	4b21      	ldr	r3, [pc, #132]	; (8001ef8 <DrawChar+0xdc>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001e78:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8001e7c:	eb09 0004 	add.w	r0, r9, r4
 8001e80:	689a      	ldr	r2, [r3, #8]
 8001e82:	4631      	mov	r1, r6
 8001e84:	b280      	uxth	r0, r0
 8001e86:	f7ff ffb3 	bl	8001df0 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8001e8a:	3401      	adds	r4, #1
 8001e8c:	42a5      	cmp	r5, r4
 8001e8e:	d915      	bls.n	8001ebc <DrawChar+0xa0>
      if(line & (1 << (width- j + offset- 1)))
 8001e90:	1b2b      	subs	r3, r5, r4
 8001e92:	4443      	add	r3, r8
 8001e94:	3b01      	subs	r3, #1
 8001e96:	2201      	movs	r2, #1
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	423b      	tst	r3, r7
 8001e9e:	d0e7      	beq.n	8001e70 <DrawChar+0x54>
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8001ea0:	4b15      	ldr	r3, [pc, #84]	; (8001ef8 <DrawChar+0xdc>)
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001ea8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8001eac:	eb09 0004 	add.w	r0, r9, r4
 8001eb0:	685a      	ldr	r2, [r3, #4]
 8001eb2:	4631      	mov	r1, r6
 8001eb4:	b280      	uxth	r0, r0
 8001eb6:	f7ff ff9b 	bl	8001df0 <BSP_LCD_DrawPixel>
 8001eba:	e7e6      	b.n	8001e8a <DrawChar+0x6e>
    Ypos++;
 8001ebc:	3601      	adds	r6, #1
 8001ebe:	b2b6      	uxth	r6, r6
  for(i = 0; i < height; i++)
 8001ec0:	f10a 0a01 	add.w	sl, sl, #1
 8001ec4:	9b01      	ldr	r3, [sp, #4]
 8001ec6:	4553      	cmp	r3, sl
 8001ec8:	d912      	bls.n	8001ef0 <DrawChar+0xd4>
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8001eca:	fb0a f30b 	mul.w	r3, sl, fp
 8001ece:	9a00      	ldr	r2, [sp, #0]
 8001ed0:	441a      	add	r2, r3
    switch(((width + 7)/8))
 8001ed2:	f1bb 0f01 	cmp.w	fp, #1
 8001ed6:	d0c1      	beq.n	8001e5c <DrawChar+0x40>
 8001ed8:	f1bb 0f02 	cmp.w	fp, #2
 8001edc:	d0c2      	beq.n	8001e64 <DrawChar+0x48>
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8001ede:	9900      	ldr	r1, [sp, #0]
 8001ee0:	5ccb      	ldrb	r3, [r1, r3]
 8001ee2:	7857      	ldrb	r7, [r2, #1]
 8001ee4:	023f      	lsls	r7, r7, #8
 8001ee6:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
 8001eea:	7893      	ldrb	r3, [r2, #2]
 8001eec:	431f      	orrs	r7, r3
      break;
 8001eee:	e7b7      	b.n	8001e60 <DrawChar+0x44>
}
 8001ef0:	b003      	add	sp, #12
 8001ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ef6:	bf00      	nop
 8001ef8:	200002dc 	.word	0x200002dc

08001efc <BSP_LCD_DisplayChar>:
{
 8001efc:	b538      	push	{r3, r4, r5, lr}
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001efe:	4b0a      	ldr	r3, [pc, #40]	; (8001f28 <BSP_LCD_DisplayChar+0x2c>)
 8001f00:	681c      	ldr	r4, [r3, #0]
 8001f02:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8001f06:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8001f0a:	68dc      	ldr	r4, [r3, #12]
 8001f0c:	6825      	ldr	r5, [r4, #0]
 8001f0e:	3a20      	subs	r2, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001f10:	88e3      	ldrh	r3, [r4, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001f12:	fb03 f202 	mul.w	r2, r3, r2
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001f16:	88a3      	ldrh	r3, [r4, #4]
 8001f18:	3307      	adds	r3, #7
 8001f1a:	10db      	asrs	r3, r3, #3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001f1c:	fb03 5202 	mla	r2, r3, r2, r5
 8001f20:	f7ff ff7c 	bl	8001e1c <DrawChar>
}
 8001f24:	bd38      	pop	{r3, r4, r5, pc}
 8001f26:	bf00      	nop
 8001f28:	200002dc 	.word	0x200002dc

08001f2c <BSP_LCD_DisplayStringAt>:
{
 8001f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f30:	4605      	mov	r5, r0
 8001f32:	4688      	mov	r8, r1
 8001f34:	4616      	mov	r6, r2
 8001f36:	461f      	mov	r7, r3
  uint32_t size = 0, xsize = 0;
 8001f38:	2400      	movs	r4, #0
  while (*ptr++) size ++ ;
 8001f3a:	f812 1b01 	ldrb.w	r1, [r2], #1
 8001f3e:	b109      	cbz	r1, 8001f44 <BSP_LCD_DisplayStringAt+0x18>
 8001f40:	3401      	adds	r4, #1
 8001f42:	e7fa      	b.n	8001f3a <BSP_LCD_DisplayStringAt+0xe>
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8001f44:	f7ff fce4 	bl	8001910 <BSP_LCD_GetXSize>
 8001f48:	4b26      	ldr	r3, [pc, #152]	; (8001fe4 <BSP_LCD_DisplayStringAt+0xb8>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001f50:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	889b      	ldrh	r3, [r3, #4]
 8001f58:	fbb0 f0f3 	udiv	r0, r0, r3
  switch (Mode)
 8001f5c:	2f01      	cmp	r7, #1
 8001f5e:	d02e      	beq.n	8001fbe <BSP_LCD_DisplayStringAt+0x92>
 8001f60:	2f02      	cmp	r7, #2
 8001f62:	d034      	beq.n	8001fce <BSP_LCD_DisplayStringAt+0xa2>
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8001f64:	b22b      	sxth	r3, r5
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	dd38      	ble.n	8001fdc <BSP_LCD_DisplayStringAt+0xb0>
    refcolumn = 1;
 8001f6a:	2400      	movs	r4, #0
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001f6c:	7837      	ldrb	r7, [r6, #0]
 8001f6e:	f7ff fccf 	bl	8001910 <BSP_LCD_GetXSize>
 8001f72:	4b1c      	ldr	r3, [pc, #112]	; (8001fe4 <BSP_LCD_DisplayStringAt+0xb8>)
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001f7a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	889a      	ldrh	r2, [r3, #4]
 8001f82:	fb02 0314 	mls	r3, r2, r4, r0
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	bf34      	ite	cc
 8001f8c:	2300      	movcc	r3, #0
 8001f8e:	2301      	movcs	r3, #1
 8001f90:	2f00      	cmp	r7, #0
 8001f92:	bf08      	it	eq
 8001f94:	2300      	moveq	r3, #0
 8001f96:	b31b      	cbz	r3, 8001fe0 <BSP_LCD_DisplayStringAt+0xb4>
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8001f98:	463a      	mov	r2, r7
 8001f9a:	4641      	mov	r1, r8
 8001f9c:	4628      	mov	r0, r5
 8001f9e:	f7ff ffad 	bl	8001efc <BSP_LCD_DisplayChar>
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8001fa2:	4b10      	ldr	r3, [pc, #64]	; (8001fe4 <BSP_LCD_DisplayStringAt+0xb8>)
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001faa:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	8898      	ldrh	r0, [r3, #4]
 8001fb2:	4405      	add	r5, r0
 8001fb4:	b2ad      	uxth	r5, r5
    Text++;
 8001fb6:	3601      	adds	r6, #1
    i++;
 8001fb8:	3401      	adds	r4, #1
 8001fba:	b2a4      	uxth	r4, r4
 8001fbc:	e7d6      	b.n	8001f6c <BSP_LCD_DisplayStringAt+0x40>
      refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8001fbe:	1b00      	subs	r0, r0, r4
 8001fc0:	fb00 f303 	mul.w	r3, r0, r3
 8001fc4:	f3c3 034f 	ubfx	r3, r3, #1, #16
 8001fc8:	441d      	add	r5, r3
 8001fca:	b2ad      	uxth	r5, r5
      break;
 8001fcc:	e7ca      	b.n	8001f64 <BSP_LCD_DisplayStringAt+0x38>
      refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8001fce:	1b00      	subs	r0, r0, r4
 8001fd0:	fb10 f303 	smulbb	r3, r0, r3
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	1b5d      	subs	r5, r3, r5
 8001fd8:	b2ad      	uxth	r5, r5
      break;
 8001fda:	e7c3      	b.n	8001f64 <BSP_LCD_DisplayStringAt+0x38>
    refcolumn = 1;
 8001fdc:	2501      	movs	r5, #1
 8001fde:	e7c4      	b.n	8001f6a <BSP_LCD_DisplayStringAt+0x3e>
}
 8001fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001fe4:	200002dc 	.word	0x200002dc

08001fe8 <BSP_SD_IsDetected>:
/**
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 8001fe8:	b500      	push	{lr}
 8001fea:	b083      	sub	sp, #12
  __IO uint8_t  status = SD_PRESENT;
 8001fec:	2301      	movs	r3, #1
 8001fee:	f88d 3007 	strb.w	r3, [sp, #7]

  /* Check SD card detect pin */
  if (HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) == GPIO_PIN_SET)
 8001ff2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ff6:	4807      	ldr	r0, [pc, #28]	; (8002014 <BSP_SD_IsDetected+0x2c>)
 8001ff8:	f002 fe76 	bl	8004ce8 <HAL_GPIO_ReadPin>
 8001ffc:	2801      	cmp	r0, #1
 8001ffe:	d004      	beq.n	800200a <BSP_SD_IsDetected+0x22>
  {
    status = SD_NOT_PRESENT;
  }

    return status;
 8002000:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8002004:	b003      	add	sp, #12
 8002006:	f85d fb04 	ldr.w	pc, [sp], #4
    status = SD_NOT_PRESENT;
 800200a:	2300      	movs	r3, #0
 800200c:	f88d 3007 	strb.w	r3, [sp, #7]
 8002010:	e7f6      	b.n	8002000 <BSP_SD_IsDetected+0x18>
 8002012:	bf00      	nop
 8002014:	40022000 	.word	0x40022000

08002018 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8002018:	b500      	push	{lr}
 800201a:	b083      	sub	sp, #12
  if(HAL_SD_ReadBlocks(&uSdHandle, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800201c:	9300      	str	r3, [sp, #0]
 800201e:	4613      	mov	r3, r2
 8002020:	460a      	mov	r2, r1
 8002022:	4601      	mov	r1, r0
 8002024:	4803      	ldr	r0, [pc, #12]	; (8002034 <BSP_SD_ReadBlocks+0x1c>)
 8002026:	f006 f83d 	bl	80080a4 <HAL_SD_ReadBlocks>
 800202a:	b100      	cbz	r0, 800202e <BSP_SD_ReadBlocks+0x16>
  {
    return MSD_ERROR;
 800202c:	2001      	movs	r0, #1
  }
  else
  {
    return MSD_OK;
  }
}
 800202e:	b003      	add	sp, #12
 8002030:	f85d fb04 	ldr.w	pc, [sp], #4
 8002034:	20001d5c 	.word	0x20001d5c

08002038 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8002038:	b500      	push	{lr}
 800203a:	b083      	sub	sp, #12
  if(HAL_SD_WriteBlocks(&uSdHandle, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800203c:	9300      	str	r3, [sp, #0]
 800203e:	4613      	mov	r3, r2
 8002040:	460a      	mov	r2, r1
 8002042:	4601      	mov	r1, r0
 8002044:	4803      	ldr	r0, [pc, #12]	; (8002054 <BSP_SD_WriteBlocks+0x1c>)
 8002046:	f006 f95f 	bl	8008308 <HAL_SD_WriteBlocks>
 800204a:	b100      	cbz	r0, 800204e <BSP_SD_WriteBlocks+0x16>
  {
    return MSD_ERROR;
 800204c:	2001      	movs	r0, #1
  }
  else
  {
    return MSD_OK;
  }
}
 800204e:	b003      	add	sp, #12
 8002050:	f85d fb04 	ldr.w	pc, [sp], #4
 8002054:	20001d5c 	.word	0x20001d5c

08002058 <BSP_SD_MspInit>:
  * @brief  Initializes the SD MSP.
  * @param  hsd: SD handle
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SD_MspInit(SD_HandleTypeDef *hsd, void *Params)
{
 8002058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800205c:	b08b      	sub	sp, #44	; 0x2c
 800205e:	4605      	mov	r5, r0
  static DMA_HandleTypeDef dma_rx_handle;
  static DMA_HandleTypeDef dma_tx_handle;
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable SDMMC2 clock */
  __HAL_RCC_SDMMC2_CLK_ENABLE();
 8002060:	4b5e      	ldr	r3, [pc, #376]	; (80021dc <BSP_SD_MspInit+0x184>)
 8002062:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002064:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002068:	645a      	str	r2, [r3, #68]	; 0x44
 800206a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800206c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002070:	9200      	str	r2, [sp, #0]
 8002072:	9a00      	ldr	r2, [sp, #0]

  /* Enable DMA2 clocks */
  __DMAx_TxRx_CLK_ENABLE();
 8002074:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002076:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800207a:	631a      	str	r2, [r3, #48]	; 0x30
 800207c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800207e:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8002082:	9201      	str	r2, [sp, #4]
 8002084:	9a01      	ldr	r2, [sp, #4]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002086:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002088:	f042 0202 	orr.w	r2, r2, #2
 800208c:	631a      	str	r2, [r3, #48]	; 0x30
 800208e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002090:	f002 0202 	and.w	r2, r2, #2
 8002094:	9202      	str	r2, [sp, #8]
 8002096:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002098:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800209a:	f042 0208 	orr.w	r2, r2, #8
 800209e:	631a      	str	r2, [r3, #48]	; 0x30
 80020a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020a2:	f002 0208 	and.w	r2, r2, #8
 80020a6:	9203      	str	r2, [sp, #12]
 80020a8:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80020aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80020b0:	631a      	str	r2, [r3, #48]	; 0x30
 80020b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020b8:	9304      	str	r3, [sp, #16]
 80020ba:	9b04      	ldr	r3, [sp, #16]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80020bc:	2302      	movs	r3, #2
 80020be:	9306      	str	r3, [sp, #24]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80020c0:	2301      	movs	r3, #1
 80020c2:	9307      	str	r3, [sp, #28]
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 80020c4:	2703      	movs	r7, #3
 80020c6:	9708      	str	r7, [sp, #32]

  /* GPIOB configuration */
  gpio_init_structure.Alternate = GPIO_AF10_SDMMC2;  
 80020c8:	230a      	movs	r3, #10
 80020ca:	9309      	str	r3, [sp, #36]	; 0x24
  gpio_init_structure.Pin = GPIO_PIN_3 | GPIO_PIN_4;
 80020cc:	2318      	movs	r3, #24
 80020ce:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOB, &gpio_init_structure);
 80020d0:	a905      	add	r1, sp, #20
 80020d2:	4843      	ldr	r0, [pc, #268]	; (80021e0 <BSP_SD_MspInit+0x188>)
 80020d4:	f002 fd18 	bl	8004b08 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Alternate = GPIO_AF11_SDMMC2;  
 80020d8:	230b      	movs	r3, #11
 80020da:	9309      	str	r3, [sp, #36]	; 0x24
  gpio_init_structure.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 80020dc:	23c0      	movs	r3, #192	; 0xc0
 80020de:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80020e0:	a905      	add	r1, sp, #20
 80020e2:	4840      	ldr	r0, [pc, #256]	; (80021e4 <BSP_SD_MspInit+0x18c>)
 80020e4:	f002 fd10 	bl	8004b08 <HAL_GPIO_Init>
  
  /* GPIOG configuration */ 
  gpio_init_structure.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 80020e8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80020ec:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80020ee:	a905      	add	r1, sp, #20
 80020f0:	483d      	ldr	r0, [pc, #244]	; (80021e8 <BSP_SD_MspInit+0x190>)
 80020f2:	f002 fd09 	bl	8004b08 <HAL_GPIO_Init>
  
  /* NVIC configuration for SDMMC2 interrupts */
  HAL_NVIC_SetPriority(SDMMC2_IRQn, 0x0E, 0);
 80020f6:	2200      	movs	r2, #0
 80020f8:	210e      	movs	r1, #14
 80020fa:	2067      	movs	r0, #103	; 0x67
 80020fc:	f001 fdae 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDMMC2_IRQn);  
 8002100:	2067      	movs	r0, #103	; 0x67
 8002102:	f001 fddd 	bl	8003cc0 <HAL_NVIC_EnableIRQ>

  /* Configure DMA Rx parameters */
  dma_rx_handle.Init.Channel             = SD_DMAx_Rx_CHANNEL;
 8002106:	4c39      	ldr	r4, [pc, #228]	; (80021ec <BSP_SD_MspInit+0x194>)
 8002108:	f04f 5bb0 	mov.w	fp, #369098752	; 0x16000000
 800210c:	f8c4 b004 	str.w	fp, [r4, #4]
  dma_rx_handle.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8002110:	2600      	movs	r6, #0
 8002112:	60a6      	str	r6, [r4, #8]
  dma_rx_handle.Init.PeriphInc           = DMA_PINC_DISABLE;
 8002114:	60e6      	str	r6, [r4, #12]
  dma_rx_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8002116:	f44f 6a80 	mov.w	sl, #1024	; 0x400
 800211a:	f8c4 a010 	str.w	sl, [r4, #16]
  dma_rx_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800211e:	f44f 5980 	mov.w	r9, #4096	; 0x1000
 8002122:	f8c4 9014 	str.w	r9, [r4, #20]
  dma_rx_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002126:	f44f 4880 	mov.w	r8, #16384	; 0x4000
 800212a:	f8c4 8018 	str.w	r8, [r4, #24]
  dma_rx_handle.Init.Mode                = DMA_PFCTRL;
 800212e:	2320      	movs	r3, #32
 8002130:	61e3      	str	r3, [r4, #28]
  dma_rx_handle.Init.Priority            = DMA_PRIORITY_VERY_HIGH;
 8002132:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002136:	6223      	str	r3, [r4, #32]
  dma_rx_handle.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;
 8002138:	2304      	movs	r3, #4
 800213a:	6263      	str	r3, [r4, #36]	; 0x24
  dma_rx_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800213c:	62a7      	str	r7, [r4, #40]	; 0x28
  dma_rx_handle.Init.MemBurst            = DMA_MBURST_INC4;
 800213e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8002142:	62e3      	str	r3, [r4, #44]	; 0x2c
  dma_rx_handle.Init.PeriphBurst         = DMA_PBURST_INC4;
 8002144:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002148:	6323      	str	r3, [r4, #48]	; 0x30

  dma_rx_handle.Instance = SD_DMAx_Rx_STREAM;
 800214a:	4b29      	ldr	r3, [pc, #164]	; (80021f0 <BSP_SD_MspInit+0x198>)
 800214c:	6023      	str	r3, [r4, #0]

  /* Associate the DMA handle */
  __HAL_LINKDMA(hsd, hdmarx, dma_rx_handle);
 800214e:	642c      	str	r4, [r5, #64]	; 0x40
 8002150:	63a5      	str	r5, [r4, #56]	; 0x38

  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_rx_handle);
 8002152:	4620      	mov	r0, r4
 8002154:	f001 feba 	bl	8003ecc <HAL_DMA_DeInit>

  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_rx_handle);
 8002158:	4620      	mov	r0, r4
 800215a:	f001 fe51 	bl	8003e00 <HAL_DMA_Init>

  /* Configure DMA Tx parameters */
  dma_tx_handle.Init.Channel             = SD_DMAx_Tx_CHANNEL;
 800215e:	f8c4 b064 	str.w	fp, [r4, #100]	; 0x64
  dma_tx_handle.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8002162:	2340      	movs	r3, #64	; 0x40
 8002164:	66a3      	str	r3, [r4, #104]	; 0x68
  dma_tx_handle.Init.PeriphInc           = DMA_PINC_DISABLE;
 8002166:	66e6      	str	r6, [r4, #108]	; 0x6c
  dma_tx_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8002168:	f8c4 a070 	str.w	sl, [r4, #112]	; 0x70
  dma_tx_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800216c:	f8c4 9074 	str.w	r9, [r4, #116]	; 0x74
  dma_tx_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002170:	f8c4 8078 	str.w	r8, [r4, #120]	; 0x78
  dma_tx_handle.Init.Mode                = DMA_PFCTRL;
 8002174:	2320      	movs	r3, #32
 8002176:	67e3      	str	r3, [r4, #124]	; 0x7c
  dma_tx_handle.Init.Priority            = DMA_PRIORITY_VERY_HIGH;
 8002178:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800217c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  dma_tx_handle.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;
 8002180:	2304      	movs	r3, #4
 8002182:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  dma_tx_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002186:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
  dma_tx_handle.Init.MemBurst            = DMA_MBURST_INC4;
 800218a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800218e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  dma_tx_handle.Init.PeriphBurst         = DMA_PBURST_INC4;
 8002192:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002196:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90

  dma_tx_handle.Instance = SD_DMAx_Tx_STREAM;
 800219a:	4627      	mov	r7, r4
 800219c:	4b15      	ldr	r3, [pc, #84]	; (80021f4 <BSP_SD_MspInit+0x19c>)
 800219e:	f847 3f60 	str.w	r3, [r7, #96]!

  /* Associate the DMA handle */
  __HAL_LINKDMA(hsd, hdmatx, dma_tx_handle);
 80021a2:	63ef      	str	r7, [r5, #60]	; 0x3c
 80021a4:	f8c4 5098 	str.w	r5, [r4, #152]	; 0x98

  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_tx_handle);
 80021a8:	4638      	mov	r0, r7
 80021aa:	f001 fe8f 	bl	8003ecc <HAL_DMA_DeInit>

  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_tx_handle);
 80021ae:	4638      	mov	r0, r7
 80021b0:	f001 fe26 	bl	8003e00 <HAL_DMA_Init>

  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SD_DMAx_Rx_IRQn, 0x0F, 0);
 80021b4:	4632      	mov	r2, r6
 80021b6:	210f      	movs	r1, #15
 80021b8:	2038      	movs	r0, #56	; 0x38
 80021ba:	f001 fd4f 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SD_DMAx_Rx_IRQn);
 80021be:	2038      	movs	r0, #56	; 0x38
 80021c0:	f001 fd7e 	bl	8003cc0 <HAL_NVIC_EnableIRQ>

  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SD_DMAx_Tx_IRQn, 0x0F, 0);
 80021c4:	4632      	mov	r2, r6
 80021c6:	210f      	movs	r1, #15
 80021c8:	2044      	movs	r0, #68	; 0x44
 80021ca:	f001 fd47 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SD_DMAx_Tx_IRQn);
 80021ce:	2044      	movs	r0, #68	; 0x44
 80021d0:	f001 fd76 	bl	8003cc0 <HAL_NVIC_EnableIRQ>
}
 80021d4:	b00b      	add	sp, #44	; 0x2c
 80021d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80021da:	bf00      	nop
 80021dc:	40023800 	.word	0x40023800
 80021e0:	40020400 	.word	0x40020400
 80021e4:	40020c00 	.word	0x40020c00
 80021e8:	40021800 	.word	0x40021800
 80021ec:	200003f4 	.word	0x200003f4
 80021f0:	40026410 	.word	0x40026410
 80021f4:	40026488 	.word	0x40026488

080021f8 <BSP_SD_Detect_MspInit>:
  * @param  hsd: SD handle
  * @param  Params : pointer on additional configuration parameters, can be NULL.  
  * @retval None
  */
__weak void BSP_SD_Detect_MspInit(SD_HandleTypeDef *hsd, void *Params)
{
 80021f8:	b500      	push	{lr}
 80021fa:	b087      	sub	sp, #28
  GPIO_InitTypeDef  gpio_init_structure;

  SD_DETECT_GPIO_CLK_ENABLE();
 80021fc:	4b0c      	ldr	r3, [pc, #48]	; (8002230 <BSP_SD_Detect_MspInit+0x38>)
 80021fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002200:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002204:	631a      	str	r2, [r3, #48]	; 0x30
 8002206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002208:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800220c:	9300      	str	r3, [sp, #0]
 800220e:	9b00      	ldr	r3, [sp, #0]

  /* GPIO configuration in input for uSD_Detect signal */
  gpio_init_structure.Pin       = SD_DETECT_PIN;
 8002210:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002214:	9301      	str	r3, [sp, #4]
  gpio_init_structure.Mode      = GPIO_MODE_INPUT;
 8002216:	2300      	movs	r3, #0
 8002218:	9302      	str	r3, [sp, #8]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800221a:	2301      	movs	r3, #1
 800221c:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 800221e:	2303      	movs	r3, #3
 8002220:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(SD_DETECT_GPIO_PORT, &gpio_init_structure);
 8002222:	a901      	add	r1, sp, #4
 8002224:	4803      	ldr	r0, [pc, #12]	; (8002234 <BSP_SD_Detect_MspInit+0x3c>)
 8002226:	f002 fc6f 	bl	8004b08 <HAL_GPIO_Init>
}
 800222a:	b007      	add	sp, #28
 800222c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002230:	40023800 	.word	0x40023800
 8002234:	40022000 	.word	0x40022000

08002238 <BSP_SD_Init>:
{
 8002238:	b538      	push	{r3, r4, r5, lr}
    uSdHandle.Instance = SDMMC2;
 800223a:	4813      	ldr	r0, [pc, #76]	; (8002288 <BSP_SD_Init+0x50>)
 800223c:	4b13      	ldr	r3, [pc, #76]	; (800228c <BSP_SD_Init+0x54>)
 800223e:	6003      	str	r3, [r0, #0]
    uSdHandle.Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8002240:	2100      	movs	r1, #0
 8002242:	6041      	str	r1, [r0, #4]
    uSdHandle.Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8002244:	6081      	str	r1, [r0, #8]
    uSdHandle.Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8002246:	60c1      	str	r1, [r0, #12]
    uSdHandle.Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8002248:	6101      	str	r1, [r0, #16]
    uSdHandle.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800224a:	6141      	str	r1, [r0, #20]
    uSdHandle.Init.ClockDiv            = SDMMC_TRANSFER_CLK_DIV;
 800224c:	6181      	str	r1, [r0, #24]
  BSP_SD_Detect_MspInit(&uSdHandle, NULL);
 800224e:	f7ff ffd3 	bl	80021f8 <BSP_SD_Detect_MspInit>
  if(BSP_SD_IsDetected() != SD_PRESENT)   /* Check if SD card is present */
 8002252:	f7ff fec9 	bl	8001fe8 <BSP_SD_IsDetected>
 8002256:	2801      	cmp	r0, #1
 8002258:	d002      	beq.n	8002260 <BSP_SD_Init+0x28>
    return MSD_ERROR_SD_NOT_PRESENT;
 800225a:	2402      	movs	r4, #2
}
 800225c:	4620      	mov	r0, r4
 800225e:	bd38      	pop	{r3, r4, r5, pc}
 8002260:	4604      	mov	r4, r0
  BSP_SD_MspInit(&uSdHandle, NULL);
 8002262:	4d09      	ldr	r5, [pc, #36]	; (8002288 <BSP_SD_Init+0x50>)
 8002264:	2100      	movs	r1, #0
 8002266:	4628      	mov	r0, r5
 8002268:	f7ff fef6 	bl	8002058 <BSP_SD_MspInit>
  if(HAL_SD_Init(&uSdHandle) != HAL_OK)
 800226c:	4628      	mov	r0, r5
 800226e:	f006 faf2 	bl	8008856 <HAL_SD_Init>
 8002272:	2800      	cmp	r0, #0
 8002274:	d1f2      	bne.n	800225c <BSP_SD_Init+0x24>
    if(HAL_SD_ConfigWideBusOperation(&uSdHandle, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8002276:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800227a:	4628      	mov	r0, r5
 800227c:	f006 fb18 	bl	80088b0 <HAL_SD_ConfigWideBusOperation>
 8002280:	2800      	cmp	r0, #0
 8002282:	d1eb      	bne.n	800225c <BSP_SD_Init+0x24>
      sd_state = MSD_OK;
 8002284:	4604      	mov	r4, r0
 8002286:	e7e9      	b.n	800225c <BSP_SD_Init+0x24>
 8002288:	20001d5c 	.word	0x20001d5c
 800228c:	40011c00 	.word	0x40011c00

08002290 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 8002290:	b508      	push	{r3, lr}
  return((HAL_SD_GetCardState(&uSdHandle) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8002292:	4803      	ldr	r0, [pc, #12]	; (80022a0 <BSP_SD_GetCardState+0x10>)
 8002294:	f006 fb5e 	bl	8008954 <HAL_SD_GetCardState>
}
 8002298:	3804      	subs	r0, #4
 800229a:	bf18      	it	ne
 800229c:	2001      	movne	r0, #1
 800229e:	bd08      	pop	{r3, pc}
 80022a0:	20001d5c 	.word	0x20001d5c

080022a4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80022a4:	b508      	push	{r3, lr}
 80022a6:	4601      	mov	r1, r0
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&uSdHandle, CardInfo);
 80022a8:	4801      	ldr	r0, [pc, #4]	; (80022b0 <BSP_SD_GetCardInfo+0xc>)
 80022aa:	f006 faef 	bl	800888c <HAL_SD_GetCardInfo>
}
 80022ae:	bd08      	pop	{r3, pc}
 80022b0:	20001d5c 	.word	0x20001d5c

080022b4 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80022b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80022b8:	b083      	sub	sp, #12
 80022ba:	4681      	mov	r9, r0
  __IO uint32_t tmpmrd = 0;
 80022bc:	f04f 0800 	mov.w	r8, #0
 80022c0:	f8cd 8004 	str.w	r8, [sp, #4]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80022c4:	4c20      	ldr	r4, [pc, #128]	; (8002348 <BSP_SDRAM_Initialization_sequence+0x94>)
 80022c6:	2601      	movs	r6, #1
 80022c8:	6026      	str	r6, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80022ca:	2710      	movs	r7, #16
 80022cc:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 1;
 80022ce:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition = 0;
 80022d0:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80022d4:	4d1d      	ldr	r5, [pc, #116]	; (800234c <BSP_SDRAM_Initialization_sequence+0x98>)
 80022d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022da:	4621      	mov	r1, r4
 80022dc:	4628      	mov	r0, r5
 80022de:	f006 fb6b 	bl	80089b8 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80022e2:	4630      	mov	r0, r6
 80022e4:	f001 fc9a 	bl	8003c1c <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80022e8:	2302      	movs	r3, #2
 80022ea:	6023      	str	r3, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80022ec:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 1;
 80022ee:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition = 0;
 80022f0:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80022f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022f8:	4621      	mov	r1, r4
 80022fa:	4628      	mov	r0, r5
 80022fc:	f006 fb5c 	bl	80089b8 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002300:	2303      	movs	r3, #3
 8002302:	6023      	str	r3, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002304:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 8;
 8002306:	2308      	movs	r3, #8
 8002308:	60a3      	str	r3, [r4, #8]
  Command.ModeRegisterDefinition = 0;
 800230a:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800230e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002312:	4621      	mov	r1, r4
 8002314:	4628      	mov	r0, r5
 8002316:	f006 fb4f 	bl	80089b8 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 800231a:	f44f 730c 	mov.w	r3, #560	; 0x230
 800231e:	9301      	str	r3, [sp, #4]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8002320:	2304      	movs	r3, #4
 8002322:	6023      	str	r3, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002324:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 1;
 8002326:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8002328:	9b01      	ldr	r3, [sp, #4]
 800232a:	60e3      	str	r3, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800232c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002330:	4621      	mov	r1, r4
 8002332:	4628      	mov	r0, r5
 8002334:	f006 fb40 	bl	80089b8 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8002338:	4649      	mov	r1, r9
 800233a:	4628      	mov	r0, r5
 800233c:	f006 fb57 	bl	80089ee <HAL_SDRAM_ProgramRefreshRate>
}
 8002340:	b003      	add	sp, #12
 8002342:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002346:	bf00      	nop
 8002348:	20000574 	.word	0x20000574
 800234c:	20001de0 	.word	0x20001de0

08002350 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params  
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8002350:	b570      	push	{r4, r5, r6, lr}
 8002352:	b08e      	sub	sp, #56	; 0x38
 8002354:	4606      	mov	r6, r0
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002356:	4b55      	ldr	r3, [pc, #340]	; (80024ac <BSP_SDRAM_MspInit+0x15c>)
 8002358:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800235a:	f042 0201 	orr.w	r2, r2, #1
 800235e:	639a      	str	r2, [r3, #56]	; 0x38
 8002360:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002362:	f002 0201 	and.w	r2, r2, #1
 8002366:	9201      	str	r2, [sp, #4]
 8002368:	9a01      	ldr	r2, [sp, #4]
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800236a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800236c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002370:	631a      	str	r2, [r3, #48]	; 0x30
 8002372:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002374:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8002378:	9202      	str	r2, [sp, #8]
 800237a:	9a02      	ldr	r2, [sp, #8]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800237c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800237e:	f042 0208 	orr.w	r2, r2, #8
 8002382:	631a      	str	r2, [r3, #48]	; 0x30
 8002384:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002386:	f002 0208 	and.w	r2, r2, #8
 800238a:	9203      	str	r2, [sp, #12]
 800238c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800238e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002390:	f042 0210 	orr.w	r2, r2, #16
 8002394:	631a      	str	r2, [r3, #48]	; 0x30
 8002396:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002398:	f002 0210 	and.w	r2, r2, #16
 800239c:	9204      	str	r2, [sp, #16]
 800239e:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80023a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023a2:	f042 0220 	orr.w	r2, r2, #32
 80023a6:	631a      	str	r2, [r3, #48]	; 0x30
 80023a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023aa:	f002 0220 	and.w	r2, r2, #32
 80023ae:	9205      	str	r2, [sp, #20]
 80023b0:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80023b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023b8:	631a      	str	r2, [r3, #48]	; 0x30
 80023ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023bc:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80023c0:	9206      	str	r2, [sp, #24]
 80023c2:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80023ca:	631a      	str	r2, [r3, #48]	; 0x30
 80023cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023ce:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80023d2:	9207      	str	r2, [sp, #28]
 80023d4:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80023d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023dc:	631a      	str	r2, [r3, #48]	; 0x30
 80023de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023e4:	9308      	str	r3, [sp, #32]
 80023e6:	9b08      	ldr	r3, [sp, #32]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80023e8:	2302      	movs	r3, #2
 80023ea:	930a      	str	r3, [sp, #40]	; 0x28
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80023ec:	2301      	movs	r3, #1
 80023ee:	930b      	str	r3, [sp, #44]	; 0x2c
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 80023f0:	2503      	movs	r5, #3
 80023f2:	950c      	str	r5, [sp, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 80023f4:	230c      	movs	r3, #12
 80023f6:	930d      	str	r3, [sp, #52]	; 0x34
  
  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 80023f8:	f24c 7303 	movw	r3, #50947	; 0xc703
 80023fc:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_14 | GPIO_PIN_15;
 
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80023fe:	a909      	add	r1, sp, #36	; 0x24
 8002400:	482b      	ldr	r0, [pc, #172]	; (80024b0 <BSP_SDRAM_MspInit+0x160>)
 8002402:	f002 fb81 	bl	8004b08 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8002406:	f64f 7383 	movw	r3, #65411	; 0xff83
 800240a:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
      
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800240c:	a909      	add	r1, sp, #36	; 0x24
 800240e:	4829      	ldr	r0, [pc, #164]	; (80024b4 <BSP_SDRAM_MspInit+0x164>)
 8002410:	f002 fb7a 	bl	8004b08 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8002414:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002418:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
    
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800241a:	a909      	add	r1, sp, #36	; 0x24
 800241c:	4826      	ldr	r0, [pc, #152]	; (80024b8 <BSP_SDRAM_MspInit+0x168>)
 800241e:	f002 fb73 	bl	8004b08 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4|\
 8002422:	f248 1337 	movw	r3, #33079	; 0x8137
 8002426:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8002428:	a909      	add	r1, sp, #36	; 0x24
 800242a:	4824      	ldr	r0, [pc, #144]	; (80024bc <BSP_SDRAM_MspInit+0x16c>)
 800242c:	f002 fb6c 	bl	8004b08 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 |\
 8002430:	f64f 732c 	movw	r3, #65324	; 0xff2c
 8002434:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8002436:	a909      	add	r1, sp, #36	; 0x24
 8002438:	4821      	ldr	r0, [pc, #132]	; (80024c0 <BSP_SDRAM_MspInit+0x170>)
 800243a:	f002 fb65 	bl	8004b08 <HAL_GPIO_Init>
  
  /* GPIOI configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 800243e:	f240 63ff 	movw	r3, #1791	; 0x6ff
 8002442:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);  
 8002444:	a909      	add	r1, sp, #36	; 0x24
 8002446:	481f      	ldr	r0, [pc, #124]	; (80024c4 <BSP_SDRAM_MspInit+0x174>)
 8002448:	f002 fb5e 	bl	8004b08 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800244c:	4b1e      	ldr	r3, [pc, #120]	; (80024c8 <BSP_SDRAM_MspInit+0x178>)
 800244e:	2400      	movs	r4, #0
 8002450:	615c      	str	r4, [r3, #20]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002452:	2280      	movs	r2, #128	; 0x80
 8002454:	619a      	str	r2, [r3, #24]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8002456:	f44f 7200 	mov.w	r2, #512	; 0x200
 800245a:	61da      	str	r2, [r3, #28]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 800245c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002460:	621a      	str	r2, [r3, #32]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002462:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002466:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002468:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800246c:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.Mode                = DMA_NORMAL;
 800246e:	62dc      	str	r4, [r3, #44]	; 0x2c
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002470:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002474:	631a      	str	r2, [r3, #48]	; 0x30
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8002476:	635c      	str	r4, [r3, #52]	; 0x34
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002478:	639d      	str	r5, [r3, #56]	; 0x38
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 800247a:	63dc      	str	r4, [r3, #60]	; 0x3c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800247c:	641c      	str	r4, [r3, #64]	; 0x40
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 800247e:	461d      	mov	r5, r3
 8002480:	4a12      	ldr	r2, [pc, #72]	; (80024cc <BSP_SDRAM_MspInit+0x17c>)
 8002482:	f845 2f10 	str.w	r2, [r5, #16]!
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8002486:	6335      	str	r5, [r6, #48]	; 0x30
 8002488:	649e      	str	r6, [r3, #72]	; 0x48
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 800248a:	4628      	mov	r0, r5
 800248c:	f001 fd1e 	bl	8003ecc <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8002490:	4628      	mov	r0, r5
 8002492:	f001 fcb5 	bl	8003e00 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8002496:	4622      	mov	r2, r4
 8002498:	210f      	movs	r1, #15
 800249a:	2038      	movs	r0, #56	; 0x38
 800249c:	f001 fbde 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80024a0:	2038      	movs	r0, #56	; 0x38
 80024a2:	f001 fc0d 	bl	8003cc0 <HAL_NVIC_EnableIRQ>
}
 80024a6:	b00e      	add	sp, #56	; 0x38
 80024a8:	bd70      	pop	{r4, r5, r6, pc}
 80024aa:	bf00      	nop
 80024ac:	40023800 	.word	0x40023800
 80024b0:	40020c00 	.word	0x40020c00
 80024b4:	40021000 	.word	0x40021000
 80024b8:	40021400 	.word	0x40021400
 80024bc:	40021800 	.word	0x40021800
 80024c0:	40021c00 	.word	0x40021c00
 80024c4:	40022000 	.word	0x40022000
 80024c8:	20000574 	.word	0x20000574
 80024cc:	40026410 	.word	0x40026410

080024d0 <BSP_SDRAM_Init>:
{ 
 80024d0:	b538      	push	{r3, r4, r5, lr}
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80024d2:	4c1d      	ldr	r4, [pc, #116]	; (8002548 <BSP_SDRAM_Init+0x78>)
 80024d4:	4b1d      	ldr	r3, [pc, #116]	; (800254c <BSP_SDRAM_Init+0x7c>)
 80024d6:	6023      	str	r3, [r4, #0]
  Timing.LoadToActiveDelay    = 2;
 80024d8:	4d1d      	ldr	r5, [pc, #116]	; (8002550 <BSP_SDRAM_Init+0x80>)
 80024da:	2302      	movs	r3, #2
 80024dc:	672b      	str	r3, [r5, #112]	; 0x70
  Timing.ExitSelfRefreshDelay = 7;
 80024de:	2107      	movs	r1, #7
 80024e0:	6769      	str	r1, [r5, #116]	; 0x74
  Timing.SelfRefreshTime      = 4;
 80024e2:	2204      	movs	r2, #4
 80024e4:	67aa      	str	r2, [r5, #120]	; 0x78
  Timing.RowCycleDelay        = 7;
 80024e6:	67e9      	str	r1, [r5, #124]	; 0x7c
  Timing.WriteRecoveryTime    = 2;
 80024e8:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
  Timing.RPDelay              = 2;
 80024ec:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
  Timing.RCDDelay             = 2;
 80024f0:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 80024f4:	2100      	movs	r1, #0
 80024f6:	6061      	str	r1, [r4, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80024f8:	60a1      	str	r1, [r4, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80024fa:	60e2      	str	r2, [r4, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80024fc:	2320      	movs	r3, #32
 80024fe:	6123      	str	r3, [r4, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002500:	2340      	movs	r3, #64	; 0x40
 8002502:	6163      	str	r3, [r4, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8002504:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002508:	61a3      	str	r3, [r4, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800250a:	61e1      	str	r1, [r4, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 800250c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002510:	6223      	str	r3, [r4, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8002512:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002516:	6263      	str	r3, [r4, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8002518:	62a1      	str	r1, [r4, #40]	; 0x28
  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 800251a:	4620      	mov	r0, r4
 800251c:	f7ff ff18 	bl	8002350 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8002520:	f105 0170 	add.w	r1, r5, #112	; 0x70
 8002524:	4620      	mov	r0, r4
 8002526:	f006 fa27 	bl	8008978 <HAL_SDRAM_Init>
 800252a:	b148      	cbz	r0, 8002540 <BSP_SDRAM_Init+0x70>
    sdramstatus = SDRAM_ERROR;
 800252c:	4b09      	ldr	r3, [pc, #36]	; (8002554 <BSP_SDRAM_Init+0x84>)
 800252e:	2201      	movs	r2, #1
 8002530:	701a      	strb	r2, [r3, #0]
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002532:	f240 6003 	movw	r0, #1539	; 0x603
 8002536:	f7ff febd 	bl	80022b4 <BSP_SDRAM_Initialization_sequence>
}
 800253a:	4b06      	ldr	r3, [pc, #24]	; (8002554 <BSP_SDRAM_Init+0x84>)
 800253c:	7818      	ldrb	r0, [r3, #0]
 800253e:	bd38      	pop	{r3, r4, r5, pc}
    sdramstatus = SDRAM_OK;
 8002540:	4b04      	ldr	r3, [pc, #16]	; (8002554 <BSP_SDRAM_Init+0x84>)
 8002542:	2200      	movs	r2, #0
 8002544:	701a      	strb	r2, [r3, #0]
 8002546:	e7f4      	b.n	8002532 <BSP_SDRAM_Init+0x62>
 8002548:	20001de0 	.word	0x20001de0
 800254c:	a0000140 	.word	0xa0000140
 8002550:	20000574 	.word	0x20000574
 8002554:	20000088 	.word	0x20000088

08002558 <BSP_TS_Init>:
  * @param  ts_SizeX : Maximum X size of the TS area on LCD
  * @param  ts_SizeY : Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8002558:	b570      	push	{r4, r5, r6, lr}
 800255a:	4606      	mov	r6, r0
 800255c:	460d      	mov	r5, r1
  /* Note : I2C_Address is un-initialized here, but is not used at all in init function */
  /* but the prototype of Init() is like that in template and should be respected       */

  /* Initialize the communication channel to sensor (I2C) if necessary */
  /* that is initialization is done only once after a power up         */
  ft6x06_ts_drv.Init(I2C_Address);
 800255e:	4c1a      	ldr	r4, [pc, #104]	; (80025c8 <BSP_TS_Init+0x70>)
 8002560:	6823      	ldr	r3, [r4, #0]
 8002562:	4a1a      	ldr	r2, [pc, #104]	; (80025cc <BSP_TS_Init+0x74>)
 8002564:	7810      	ldrb	r0, [r2, #0]
 8002566:	4798      	blx	r3

  ts_id1 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS);
 8002568:	6863      	ldr	r3, [r4, #4]
 800256a:	2054      	movs	r0, #84	; 0x54
 800256c:	4798      	blx	r3
 800256e:	b2c4      	uxtb	r4, r0
  if(ts_id1 != FT6206_ID_VALUE)
 8002570:	2c11      	cmp	r4, #17
 8002572:	d01d      	beq.n	80025b0 <BSP_TS_Init+0x58>
  {
    ts_id2 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS_A02);
 8002574:	4b14      	ldr	r3, [pc, #80]	; (80025c8 <BSP_TS_Init+0x70>)
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	2070      	movs	r0, #112	; 0x70
 800257a:	4798      	blx	r3
 800257c:	b2c3      	uxtb	r3, r0
    I2C_Address    = TS_I2C_ADDRESS_A02;    
 800257e:	4a13      	ldr	r2, [pc, #76]	; (80025cc <BSP_TS_Init+0x74>)
 8002580:	2170      	movs	r1, #112	; 0x70
 8002582:	7011      	strb	r1, [r2, #0]
    I2C_Address    = TS_I2C_ADDRESS;    
  }
  
  /* Scan FT6xx6 TouchScreen IC controller ID register by I2C Read       */
  /* Verify this is a FT6206 or FT6336G, otherwise this is an error case */
  if((ts_id1 == FT6206_ID_VALUE) || (ts_id2 == FT6206_ID_VALUE))
 8002584:	2b11      	cmp	r3, #17
 8002586:	bf18      	it	ne
 8002588:	2c11      	cmpne	r4, #17
 800258a:	d11a      	bne.n	80025c2 <BSP_TS_Init+0x6a>
  {
    /* Found FT6206 : Initialize the TS driver structure */
    ts_driver = &ft6x06_ts_drv;
 800258c:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <BSP_TS_Init+0x74>)
 800258e:	4a0e      	ldr	r2, [pc, #56]	; (80025c8 <BSP_TS_Init+0x70>)
 8002590:	605a      	str	r2, [r3, #4]

    /* Get LCD chosen orientation */
    if(ts_SizeX < ts_SizeY)
 8002592:	42ae      	cmp	r6, r5
 8002594:	d211      	bcs.n	80025ba <BSP_TS_Init+0x62>
    {
      ts_orientation = TS_SWAP_NONE;                
 8002596:	2201      	movs	r2, #1
 8002598:	721a      	strb	r2, [r3, #8]
    }

    if(ts_status == TS_OK)
    {
      /* Software reset the TouchScreen */
      ts_driver->Reset(I2C_Address);
 800259a:	4b0b      	ldr	r3, [pc, #44]	; (80025c8 <BSP_TS_Init+0x70>)
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	4c0b      	ldr	r4, [pc, #44]	; (80025cc <BSP_TS_Init+0x74>)
 80025a0:	7820      	ldrb	r0, [r4, #0]
 80025a2:	4798      	blx	r3

      /* Calibrate, Configure and Start the TouchScreen driver */
      ts_driver->Start(I2C_Address);
 80025a4:	6863      	ldr	r3, [r4, #4]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	7820      	ldrb	r0, [r4, #0]
 80025aa:	4798      	blx	r3
  uint8_t ts_status = TS_OK;
 80025ac:	2000      	movs	r0, #0
  {
    ts_status = TS_DEVICE_NOT_FOUND;
  }

  return (ts_status);
}
 80025ae:	bd70      	pop	{r4, r5, r6, pc}
    I2C_Address    = TS_I2C_ADDRESS;    
 80025b0:	4b06      	ldr	r3, [pc, #24]	; (80025cc <BSP_TS_Init+0x74>)
 80025b2:	2254      	movs	r2, #84	; 0x54
 80025b4:	701a      	strb	r2, [r3, #0]
  uint8_t ts_id1, ts_id2 = 0;
 80025b6:	2300      	movs	r3, #0
 80025b8:	e7e4      	b.n	8002584 <BSP_TS_Init+0x2c>
      ts_orientation = TS_SWAP_XY | TS_SWAP_Y;                 
 80025ba:	4b04      	ldr	r3, [pc, #16]	; (80025cc <BSP_TS_Init+0x74>)
 80025bc:	220c      	movs	r2, #12
 80025be:	721a      	strb	r2, [r3, #8]
 80025c0:	e7eb      	b.n	800259a <BSP_TS_Init+0x42>
    ts_status = TS_DEVICE_NOT_FOUND;
 80025c2:	2003      	movs	r0, #3
 80025c4:	e7f3      	b.n	80025ae <BSP_TS_Init+0x56>
 80025c6:	bf00      	nop
 80025c8:	20000000 	.word	0x20000000
 80025cc:	20000660 	.word	0x20000660

080025d0 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 80025d0:	b570      	push	{r4, r5, r6, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	4605      	mov	r5, r0
  uint32_t area = 0;
  uint32_t event = 0;
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = ts_driver->DetectTouch(I2C_Address);
 80025d6:	4b3d      	ldr	r3, [pc, #244]	; (80026cc <BSP_TS_GetState+0xfc>)
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	6912      	ldr	r2, [r2, #16]
 80025dc:	7818      	ldrb	r0, [r3, #0]
 80025de:	4790      	blx	r2
 80025e0:	7028      	strb	r0, [r5, #0]
  if(TS_State->touchDetected)
 80025e2:	2800      	cmp	r0, #0
 80025e4:	d16f      	bne.n	80026c6 <BSP_TS_GetState+0xf6>
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
}
 80025e6:	2000      	movs	r0, #0
 80025e8:	b002      	add	sp, #8
 80025ea:	bd70      	pop	{r4, r5, r6, pc}
      xDiff = Raw_x[index] > _x[index]? (Raw_x[index] - _x[index]): (_x[index] - Raw_x[index]);
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	1a5b      	subs	r3, r3, r1
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	e051      	b.n	8002698 <BSP_TS_GetState+0xc8>
      yDiff = Raw_y[index] > _y[index]? (Raw_y[index] - _y[index]): (_y[index] - Raw_y[index]);
 80025f4:	b292      	uxth	r2, r2
 80025f6:	1a12      	subs	r2, r2, r0
 80025f8:	b292      	uxth	r2, r2
 80025fa:	e05b      	b.n	80026b4 <BSP_TS_GetState+0xe4>
      TS_State->touchX[index] = _x[index];
 80025fc:	4b33      	ldr	r3, [pc, #204]	; (80026cc <BSP_TS_GetState+0xfc>)
 80025fe:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8002602:	68d9      	ldr	r1, [r3, #12]
 8002604:	eb05 0244 	add.w	r2, r5, r4, lsl #1
 8002608:	8051      	strh	r1, [r2, #2]
      TS_State->touchY[index] = _y[index];
 800260a:	695b      	ldr	r3, [r3, #20]
 800260c:	80d3      	strh	r3, [r2, #6]
    for(index=0; index < TS_State->touchDetected; index++)
 800260e:	3401      	adds	r4, #1
 8002610:	782b      	ldrb	r3, [r5, #0]
 8002612:	42a3      	cmp	r3, r4
 8002614:	d9e7      	bls.n	80025e6 <BSP_TS_GetState+0x16>
      ts_driver->GetXY(I2C_Address, &(Raw_x[index]), &(Raw_y[index]));
 8002616:	4e2d      	ldr	r6, [pc, #180]	; (80026cc <BSP_TS_GetState+0xfc>)
 8002618:	6873      	ldr	r3, [r6, #4]
 800261a:	695b      	ldr	r3, [r3, #20]
 800261c:	eb0d 0244 	add.w	r2, sp, r4, lsl #1
 8002620:	a901      	add	r1, sp, #4
 8002622:	eb01 0144 	add.w	r1, r1, r4, lsl #1
 8002626:	7830      	ldrb	r0, [r6, #0]
 8002628:	4798      	blx	r3
      if(ts_orientation & TS_SWAP_XY)
 800262a:	7a33      	ldrb	r3, [r6, #8]
 800262c:	f013 0f08 	tst.w	r3, #8
 8002630:	d00a      	beq.n	8002648 <BSP_TS_GetState+0x78>
        tmp = Raw_x[index];
 8002632:	aa02      	add	r2, sp, #8
 8002634:	eb02 0244 	add.w	r2, r2, r4, lsl #1
 8002638:	f832 1c04 	ldrh.w	r1, [r2, #-4]
        Raw_x[index] = Raw_y[index]; 
 800263c:	f832 0c08 	ldrh.w	r0, [r2, #-8]
 8002640:	f822 0c04 	strh.w	r0, [r2, #-4]
        Raw_y[index] = tmp;
 8002644:	f822 1c08 	strh.w	r1, [r2, #-8]
      if(ts_orientation & TS_SWAP_X)
 8002648:	f013 0f02 	tst.w	r3, #2
 800264c:	d009      	beq.n	8002662 <BSP_TS_GetState+0x92>
        Raw_x[index] = FT_6206_MAX_WIDTH - 1 - Raw_x[index];
 800264e:	aa02      	add	r2, sp, #8
 8002650:	eb02 0144 	add.w	r1, r2, r4, lsl #1
 8002654:	f831 0c04 	ldrh.w	r0, [r1, #-4]
 8002658:	f240 321f 	movw	r2, #799	; 0x31f
 800265c:	1a12      	subs	r2, r2, r0
 800265e:	f821 2c04 	strh.w	r2, [r1, #-4]
      if(ts_orientation & TS_SWAP_Y)
 8002662:	f013 0f04 	tst.w	r3, #4
 8002666:	d009      	beq.n	800267c <BSP_TS_GetState+0xac>
        Raw_y[index] = FT_6206_MAX_HEIGHT - 1 - Raw_y[index];
 8002668:	ab02      	add	r3, sp, #8
 800266a:	eb03 0244 	add.w	r2, r3, r4, lsl #1
 800266e:	f832 1c08 	ldrh.w	r1, [r2, #-8]
 8002672:	f240 13df 	movw	r3, #479	; 0x1df
 8002676:	1a5b      	subs	r3, r3, r1
 8002678:	f822 3c08 	strh.w	r3, [r2, #-8]
      xDiff = Raw_x[index] > _x[index]? (Raw_x[index] - _x[index]): (_x[index] - Raw_x[index]);
 800267c:	ab02      	add	r3, sp, #8
 800267e:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 8002682:	f833 1c04 	ldrh.w	r1, [r3, #-4]
 8002686:	4b11      	ldr	r3, [pc, #68]	; (80026cc <BSP_TS_GetState+0xfc>)
 8002688:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	4299      	cmp	r1, r3
 8002690:	d9ac      	bls.n	80025ec <BSP_TS_GetState+0x1c>
 8002692:	b29b      	uxth	r3, r3
 8002694:	1acb      	subs	r3, r1, r3
 8002696:	b29b      	uxth	r3, r3
      yDiff = Raw_y[index] > _y[index]? (Raw_y[index] - _y[index]): (_y[index] - Raw_y[index]);
 8002698:	aa02      	add	r2, sp, #8
 800269a:	eb02 0244 	add.w	r2, r2, r4, lsl #1
 800269e:	f832 0c08 	ldrh.w	r0, [r2, #-8]
 80026a2:	4a0a      	ldr	r2, [pc, #40]	; (80026cc <BSP_TS_GetState+0xfc>)
 80026a4:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80026a8:	6952      	ldr	r2, [r2, #20]
 80026aa:	4290      	cmp	r0, r2
 80026ac:	d9a2      	bls.n	80025f4 <BSP_TS_GetState+0x24>
 80026ae:	b292      	uxth	r2, r2
 80026b0:	1a82      	subs	r2, r0, r2
 80026b2:	b292      	uxth	r2, r2
      if ((xDiff + yDiff) > 5)
 80026b4:	4413      	add	r3, r2
 80026b6:	2b05      	cmp	r3, #5
 80026b8:	dda0      	ble.n	80025fc <BSP_TS_GetState+0x2c>
        _x[index] = Raw_x[index];
 80026ba:	4b04      	ldr	r3, [pc, #16]	; (80026cc <BSP_TS_GetState+0xfc>)
 80026bc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80026c0:	60d9      	str	r1, [r3, #12]
        _y[index] = Raw_y[index];
 80026c2:	6158      	str	r0, [r3, #20]
 80026c4:	e79a      	b.n	80025fc <BSP_TS_GetState+0x2c>
    for(index=0; index < TS_State->touchDetected; index++)
 80026c6:	2400      	movs	r4, #0
 80026c8:	e7a2      	b.n	8002610 <BSP_TS_GetState+0x40>
 80026ca:	bf00      	nop
 80026cc:	20000660 	.word	0x20000660

080026d0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80026d0:	b508      	push	{r3, lr}
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80026d2:	4b04      	ldr	r3, [pc, #16]	; (80026e4 <disk_status+0x14>)
 80026d4:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 80026d8:	6852      	ldr	r2, [r2, #4]
 80026da:	6852      	ldr	r2, [r2, #4]
 80026dc:	4403      	add	r3, r0
 80026de:	7b18      	ldrb	r0, [r3, #12]
 80026e0:	4790      	blx	r2
  return stat;
}
 80026e2:	bd08      	pop	{r3, pc}
 80026e4:	200006a8 	.word	0x200006a8

080026e8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80026e8:	b508      	push	{r3, lr}
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 80026ea:	4b08      	ldr	r3, [pc, #32]	; (800270c <disk_initialize+0x24>)
 80026ec:	5c1b      	ldrb	r3, [r3, r0]
 80026ee:	b953      	cbnz	r3, 8002706 <disk_initialize+0x1e>
  {
    disk.is_initialized[pdrv] = 1;
 80026f0:	4b06      	ldr	r3, [pc, #24]	; (800270c <disk_initialize+0x24>)
 80026f2:	2201      	movs	r2, #1
 80026f4:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80026f6:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 80026fa:	6852      	ldr	r2, [r2, #4]
 80026fc:	6812      	ldr	r2, [r2, #0]
 80026fe:	4418      	add	r0, r3
 8002700:	7b00      	ldrb	r0, [r0, #12]
 8002702:	4790      	blx	r2
  }
  return stat;
}
 8002704:	bd08      	pop	{r3, pc}
  DSTATUS stat = RES_OK;
 8002706:	2000      	movs	r0, #0
 8002708:	e7fc      	b.n	8002704 <disk_initialize+0x1c>
 800270a:	bf00      	nop
 800270c:	200006a8 	.word	0x200006a8

08002710 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8002710:	b538      	push	{r3, r4, r5, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8002712:	4c04      	ldr	r4, [pc, #16]	; (8002724 <disk_read+0x14>)
 8002714:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 8002718:	686d      	ldr	r5, [r5, #4]
 800271a:	68ad      	ldr	r5, [r5, #8]
 800271c:	4404      	add	r4, r0
 800271e:	7b20      	ldrb	r0, [r4, #12]
 8002720:	47a8      	blx	r5
  return res;
}
 8002722:	bd38      	pop	{r3, r4, r5, pc}
 8002724:	200006a8 	.word	0x200006a8

08002728 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8002728:	b538      	push	{r3, r4, r5, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800272a:	4c04      	ldr	r4, [pc, #16]	; (800273c <disk_write+0x14>)
 800272c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 8002730:	686d      	ldr	r5, [r5, #4]
 8002732:	68ed      	ldr	r5, [r5, #12]
 8002734:	4404      	add	r4, r0
 8002736:	7b20      	ldrb	r0, [r4, #12]
 8002738:	47a8      	blx	r5
  return res;
}
 800273a:	bd38      	pop	{r3, r4, r5, pc}
 800273c:	200006a8 	.word	0x200006a8

08002740 <get_fattime>:
  * @retval Time in DWORD
  */
__weak DWORD get_fattime (void)
{
  return 0;
}
 8002740:	2000      	movs	r0, #0
 8002742:	4770      	bx	lr

08002744 <ld_word>:
static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
	WORD rv;

	rv = ptr[1];
 8002744:	7842      	ldrb	r2, [r0, #1]
	rv = rv << 8 | ptr[0];
 8002746:	7800      	ldrb	r0, [r0, #0]
	return rv;
}
 8002748:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
 800274c:	4770      	bx	lr

0800274e <ld_dword>:
static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
 800274e:	78c2      	ldrb	r2, [r0, #3]
	rv = rv << 8 | ptr[2];
 8002750:	7883      	ldrb	r3, [r0, #2]
 8002752:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
	rv = rv << 8 | ptr[1];
 8002756:	7843      	ldrb	r3, [r0, #1]
 8002758:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 800275c:	7800      	ldrb	r0, [r0, #0]
	return rv;
}
 800275e:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002762:	4770      	bx	lr

08002764 <st_word>:

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8002764:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val;
 8002766:	0a09      	lsrs	r1, r1, #8
 8002768:	7041      	strb	r1, [r0, #1]
}
 800276a:	4770      	bx	lr

0800276c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 800276c:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800276e:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8002772:	7043      	strb	r3, [r0, #1]
	*ptr++ = (BYTE)val; val >>= 8;
 8002774:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8002778:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 800277a:	0e09      	lsrs	r1, r1, #24
 800277c:	70c1      	strb	r1, [r0, #3]
}
 800277e:	4770      	bx	lr

08002780 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8002780:	b410      	push	{r4}
	BYTE *d = (BYTE*)dst;
	const BYTE *s = (const BYTE*)src;

	if (cnt) {
 8002782:	4614      	mov	r4, r2
 8002784:	b12a      	cbz	r2, 8002792 <mem_cpy+0x12>
		do {
			*d++ = *s++;
 8002786:	780a      	ldrb	r2, [r1, #0]
 8002788:	3101      	adds	r1, #1
 800278a:	7002      	strb	r2, [r0, #0]
 800278c:	3001      	adds	r0, #1
		} while (--cnt);
 800278e:	3c01      	subs	r4, #1
 8002790:	d1f9      	bne.n	8002786 <mem_cpy+0x6>
	}
}
 8002792:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002796:	4770      	bx	lr

08002798 <mem_set>:
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 8002798:	7001      	strb	r1, [r0, #0]
 800279a:	3001      	adds	r0, #1
	} while (--cnt);
 800279c:	3a01      	subs	r2, #1
 800279e:	d1fb      	bne.n	8002798 <mem_set>
}
 80027a0:	4770      	bx	lr

080027a2 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80027a2:	b410      	push	{r4}
 80027a4:	4604      	mov	r4, r0
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
	int r = 0;

	do {
		r = *d++ - *s++;
 80027a6:	7820      	ldrb	r0, [r4, #0]
 80027a8:	3401      	adds	r4, #1
 80027aa:	780b      	ldrb	r3, [r1, #0]
 80027ac:	3101      	adds	r1, #1
 80027ae:	1ac0      	subs	r0, r0, r3
	} while (--cnt && r == 0);
 80027b0:	3a01      	subs	r2, #1
 80027b2:	d001      	beq.n	80027b8 <mem_cmp+0x16>
 80027b4:	2800      	cmp	r0, #0
 80027b6:	d0f6      	beq.n	80027a6 <mem_cmp+0x4>

	return r;
}
 80027b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80027bc:	4770      	bx	lr

080027be <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80027be:	4603      	mov	r3, r0
	while (*str && *str != chr) str++;
 80027c0:	7818      	ldrb	r0, [r3, #0]
 80027c2:	b118      	cbz	r0, 80027cc <chk_chr+0xe>
 80027c4:	4288      	cmp	r0, r1
 80027c6:	d001      	beq.n	80027cc <chk_chr+0xe>
 80027c8:	3301      	adds	r3, #1
 80027ca:	e7f9      	b.n	80027c0 <chk_chr+0x2>
	return *str;
}
 80027cc:	4770      	bx	lr
	...

080027d0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80027d0:	b430      	push	{r4, r5}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80027d2:	2500      	movs	r5, #0
 80027d4:	462b      	mov	r3, r5
 80027d6:	e001      	b.n	80027dc <chk_lock+0xc>
		if (Files[i].fs) {	/* Existing entry */
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
				Files[i].clu == dp->obj.sclust &&
				Files[i].ofs == dp->dptr) break;
		} else {			/* Blank entry */
			be = 1;
 80027d8:	2501      	movs	r5, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 80027da:	3301      	adds	r3, #1
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d815      	bhi.n	800280c <chk_lock+0x3c>
		if (Files[i].fs) {	/* Existing entry */
 80027e0:	011a      	lsls	r2, r3, #4
 80027e2:	4c18      	ldr	r4, [pc, #96]	; (8002844 <chk_lock+0x74>)
 80027e4:	58a2      	ldr	r2, [r4, r2]
 80027e6:	2a00      	cmp	r2, #0
 80027e8:	d0f6      	beq.n	80027d8 <chk_lock+0x8>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80027ea:	6804      	ldr	r4, [r0, #0]
 80027ec:	42a2      	cmp	r2, r4
 80027ee:	d1f4      	bne.n	80027da <chk_lock+0xa>
				Files[i].clu == dp->obj.sclust &&
 80027f0:	4a14      	ldr	r2, [pc, #80]	; (8002844 <chk_lock+0x74>)
 80027f2:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 80027f6:	6854      	ldr	r4, [r2, #4]
 80027f8:	6882      	ldr	r2, [r0, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80027fa:	4294      	cmp	r4, r2
 80027fc:	d1ed      	bne.n	80027da <chk_lock+0xa>
				Files[i].ofs == dp->dptr) break;
 80027fe:	4a11      	ldr	r2, [pc, #68]	; (8002844 <chk_lock+0x74>)
 8002800:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8002804:	6894      	ldr	r4, [r2, #8]
 8002806:	6942      	ldr	r2, [r0, #20]
				Files[i].clu == dp->obj.sclust &&
 8002808:	4294      	cmp	r4, r2
 800280a:	d1e6      	bne.n	80027da <chk_lock+0xa>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800280c:	2b02      	cmp	r3, #2
 800280e:	d00a      	beq.n	8002826 <chk_lock+0x56>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8002810:	b9a9      	cbnz	r1, 800283e <chk_lock+0x6e>
 8002812:	4a0c      	ldr	r2, [pc, #48]	; (8002844 <chk_lock+0x74>)
 8002814:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 8002818:	899b      	ldrh	r3, [r3, #12]
 800281a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800281e:	d00c      	beq.n	800283a <chk_lock+0x6a>
 8002820:	2000      	movs	r0, #0
}
 8002822:	bc30      	pop	{r4, r5}
 8002824:	4770      	bx	lr
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8002826:	2902      	cmp	r1, #2
 8002828:	bf14      	ite	ne
 800282a:	4629      	movne	r1, r5
 800282c:	f045 0101 	orreq.w	r1, r5, #1
 8002830:	b109      	cbz	r1, 8002836 <chk_lock+0x66>
 8002832:	2000      	movs	r0, #0
 8002834:	e7f5      	b.n	8002822 <chk_lock+0x52>
 8002836:	2012      	movs	r0, #18
 8002838:	e7f3      	b.n	8002822 <chk_lock+0x52>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800283a:	2010      	movs	r0, #16
 800283c:	e7f1      	b.n	8002822 <chk_lock+0x52>
 800283e:	2010      	movs	r0, #16
 8002840:	e7ef      	b.n	8002822 <chk_lock+0x52>
 8002842:	bf00      	nop
 8002844:	2000067c 	.word	0x2000067c

08002848 <enq_lock>:
static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8002848:	2000      	movs	r0, #0
 800284a:	e000      	b.n	800284e <enq_lock+0x6>
 800284c:	3001      	adds	r0, #1
 800284e:	2801      	cmp	r0, #1
 8002850:	d804      	bhi.n	800285c <enq_lock+0x14>
 8002852:	0103      	lsls	r3, r0, #4
 8002854:	4a03      	ldr	r2, [pc, #12]	; (8002864 <enq_lock+0x1c>)
 8002856:	58d3      	ldr	r3, [r2, r3]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1f7      	bne.n	800284c <enq_lock+0x4>
	return (i == _FS_LOCK) ? 0 : 1;
}
 800285c:	3802      	subs	r0, #2
 800285e:	bf18      	it	ne
 8002860:	2001      	movne	r0, #1
 8002862:	4770      	bx	lr
 8002864:	2000067c 	.word	0x2000067c

08002868 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8002868:	b470      	push	{r4, r5, r6}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800286a:	2300      	movs	r3, #0
 800286c:	e000      	b.n	8002870 <inc_lock+0x8>
 800286e:	3301      	adds	r3, #1
 8002870:	2b01      	cmp	r3, #1
 8002872:	d813      	bhi.n	800289c <inc_lock+0x34>
		if (Files[i].fs == dp->obj.fs &&
 8002874:	011a      	lsls	r2, r3, #4
 8002876:	4c24      	ldr	r4, [pc, #144]	; (8002908 <inc_lock+0xa0>)
 8002878:	58a4      	ldr	r4, [r4, r2]
 800287a:	6802      	ldr	r2, [r0, #0]
 800287c:	4294      	cmp	r4, r2
 800287e:	d1f6      	bne.n	800286e <inc_lock+0x6>
			Files[i].clu == dp->obj.sclust &&
 8002880:	4a21      	ldr	r2, [pc, #132]	; (8002908 <inc_lock+0xa0>)
 8002882:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8002886:	6854      	ldr	r4, [r2, #4]
 8002888:	6882      	ldr	r2, [r0, #8]
		if (Files[i].fs == dp->obj.fs &&
 800288a:	4294      	cmp	r4, r2
 800288c:	d1ef      	bne.n	800286e <inc_lock+0x6>
			Files[i].ofs == dp->dptr) break;
 800288e:	4a1e      	ldr	r2, [pc, #120]	; (8002908 <inc_lock+0xa0>)
 8002890:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8002894:	6894      	ldr	r4, [r2, #8]
 8002896:	6942      	ldr	r2, [r0, #20]
			Files[i].clu == dp->obj.sclust &&
 8002898:	4294      	cmp	r4, r2
 800289a:	d1e8      	bne.n	800286e <inc_lock+0x6>
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800289c:	2b02      	cmp	r3, #2
 800289e:	d013      	beq.n	80028c8 <inc_lock+0x60>
		Files[i].clu = dp->obj.sclust;
		Files[i].ofs = dp->dptr;
		Files[i].ctr = 0;
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80028a0:	b121      	cbz	r1, 80028ac <inc_lock+0x44>
 80028a2:	4a19      	ldr	r2, [pc, #100]	; (8002908 <inc_lock+0xa0>)
 80028a4:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 80028a8:	8992      	ldrh	r2, [r2, #12]
 80028aa:	bb52      	cbnz	r2, 8002902 <inc_lock+0x9a>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80028ac:	bb21      	cbnz	r1, 80028f8 <inc_lock+0x90>
 80028ae:	4a16      	ldr	r2, [pc, #88]	; (8002908 <inc_lock+0xa0>)
 80028b0:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 80028b4:	8991      	ldrh	r1, [r2, #12]
 80028b6:	3101      	adds	r1, #1
 80028b8:	b289      	uxth	r1, r1
 80028ba:	4a13      	ldr	r2, [pc, #76]	; (8002908 <inc_lock+0xa0>)
 80028bc:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 80028c0:	8191      	strh	r1, [r2, #12]

	return i + 1;
 80028c2:	1c58      	adds	r0, r3, #1
}
 80028c4:	bc70      	pop	{r4, r5, r6}
 80028c6:	4770      	bx	lr
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80028c8:	2300      	movs	r3, #0
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d805      	bhi.n	80028da <inc_lock+0x72>
 80028ce:	011a      	lsls	r2, r3, #4
 80028d0:	4c0d      	ldr	r4, [pc, #52]	; (8002908 <inc_lock+0xa0>)
 80028d2:	58a2      	ldr	r2, [r4, r2]
 80028d4:	b10a      	cbz	r2, 80028da <inc_lock+0x72>
 80028d6:	3301      	adds	r3, #1
 80028d8:	e7f7      	b.n	80028ca <inc_lock+0x62>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d00f      	beq.n	80028fe <inc_lock+0x96>
		Files[i].fs = dp->obj.fs;
 80028de:	6806      	ldr	r6, [r0, #0]
 80028e0:	4d09      	ldr	r5, [pc, #36]	; (8002908 <inc_lock+0xa0>)
 80028e2:	011c      	lsls	r4, r3, #4
 80028e4:	eb05 1203 	add.w	r2, r5, r3, lsl #4
 80028e8:	512e      	str	r6, [r5, r4]
		Files[i].clu = dp->obj.sclust;
 80028ea:	6884      	ldr	r4, [r0, #8]
 80028ec:	6054      	str	r4, [r2, #4]
		Files[i].ofs = dp->dptr;
 80028ee:	6940      	ldr	r0, [r0, #20]
 80028f0:	6090      	str	r0, [r2, #8]
		Files[i].ctr = 0;
 80028f2:	2000      	movs	r0, #0
 80028f4:	8190      	strh	r0, [r2, #12]
 80028f6:	e7d3      	b.n	80028a0 <inc_lock+0x38>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80028f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028fc:	e7dd      	b.n	80028ba <inc_lock+0x52>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80028fe:	2000      	movs	r0, #0
 8002900:	e7e0      	b.n	80028c4 <inc_lock+0x5c>
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8002902:	2000      	movs	r0, #0
 8002904:	e7de      	b.n	80028c4 <inc_lock+0x5c>
 8002906:	bf00      	nop
 8002908:	2000067c 	.word	0x2000067c

0800290c <clear_lock>:
	FATFS *fs
)
{
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800290c:	2300      	movs	r3, #0
 800290e:	e003      	b.n	8002918 <clear_lock+0xc>
		if (Files[i].fs == fs) Files[i].fs = 0;
	}
}
 8002910:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002914:	4770      	bx	lr
	for (i = 0; i < _FS_LOCK; i++) {
 8002916:	3301      	adds	r3, #1
 8002918:	2b01      	cmp	r3, #1
 800291a:	d811      	bhi.n	8002940 <clear_lock+0x34>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800291c:	011a      	lsls	r2, r3, #4
 800291e:	4909      	ldr	r1, [pc, #36]	; (8002944 <clear_lock+0x38>)
 8002920:	588a      	ldr	r2, [r1, r2]
 8002922:	4282      	cmp	r2, r0
 8002924:	d1f7      	bne.n	8002916 <clear_lock+0xa>
{
 8002926:	b410      	push	{r4}
		if (Files[i].fs == fs) Files[i].fs = 0;
 8002928:	011a      	lsls	r2, r3, #4
 800292a:	2400      	movs	r4, #0
 800292c:	508c      	str	r4, [r1, r2]
	for (i = 0; i < _FS_LOCK; i++) {
 800292e:	3301      	adds	r3, #1
 8002930:	2b01      	cmp	r3, #1
 8002932:	d8ed      	bhi.n	8002910 <clear_lock+0x4>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8002934:	011a      	lsls	r2, r3, #4
 8002936:	4903      	ldr	r1, [pc, #12]	; (8002944 <clear_lock+0x38>)
 8002938:	588a      	ldr	r2, [r1, r2]
 800293a:	4282      	cmp	r2, r0
 800293c:	d1f7      	bne.n	800292e <clear_lock+0x22>
 800293e:	e7f3      	b.n	8002928 <clear_lock+0x1c>
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	2000067c 	.word	0x2000067c

08002948 <clust2sect>:
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
 8002948:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800294a:	6943      	ldr	r3, [r0, #20]
 800294c:	3b02      	subs	r3, #2
 800294e:	428b      	cmp	r3, r1
 8002950:	d904      	bls.n	800295c <clust2sect+0x14>
	return clst * fs->csize + fs->database;
 8002952:	8943      	ldrh	r3, [r0, #10]
 8002954:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002956:	fb01 0003 	mla	r0, r1, r3, r0
 800295a:	4770      	bx	lr
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800295c:	2000      	movs	r0, #0
}
 800295e:	4770      	bx	lr

08002960 <clmt_clust>:
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8002960:	6802      	ldr	r2, [r0, #0]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8002962:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002964:	3304      	adds	r3, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8002966:	0a49      	lsrs	r1, r1, #9
 8002968:	8952      	ldrh	r2, [r2, #10]
 800296a:	fbb1 f1f2 	udiv	r1, r1, r2
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800296e:	6818      	ldr	r0, [r3, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8002970:	b130      	cbz	r0, 8002980 <clmt_clust+0x20>
		if (cl < ncl) break;	/* In this fragment? */
 8002972:	4281      	cmp	r1, r0
 8002974:	d302      	bcc.n	800297c <clmt_clust+0x1c>
		cl -= ncl; tbl++;		/* Next fragment */
 8002976:	1a09      	subs	r1, r1, r0
 8002978:	3308      	adds	r3, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800297a:	e7f8      	b.n	800296e <clmt_clust+0xe>
	}
	return cl + *tbl;	/* Return the cluster number */
 800297c:	6858      	ldr	r0, [r3, #4]
 800297e:	4408      	add	r0, r1
}
 8002980:	4770      	bx	lr

08002982 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8002982:	b570      	push	{r4, r5, r6, lr}
 8002984:	4606      	mov	r6, r0
 8002986:	460d      	mov	r5, r1
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8002988:	f101 001a 	add.w	r0, r1, #26
 800298c:	f7ff feda 	bl	8002744 <ld_word>
	if (fs->fs_type == FS_FAT32) {
 8002990:	7833      	ldrb	r3, [r6, #0]
 8002992:	2b03      	cmp	r3, #3
 8002994:	d000      	beq.n	8002998 <ld_clust+0x16>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
	}

	return cl;
}
 8002996:	bd70      	pop	{r4, r5, r6, pc}
 8002998:	4604      	mov	r4, r0
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800299a:	f105 0014 	add.w	r0, r5, #20
 800299e:	f7ff fed1 	bl	8002744 <ld_word>
 80029a2:	ea44 4000 	orr.w	r0, r4, r0, lsl #16
	return cl;
 80029a6:	e7f6      	b.n	8002996 <ld_clust+0x14>

080029a8 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80029a8:	b570      	push	{r4, r5, r6, lr}
 80029aa:	4606      	mov	r6, r0
 80029ac:	460c      	mov	r4, r1
 80029ae:	4615      	mov	r5, r2
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80029b0:	b291      	uxth	r1, r2
 80029b2:	f104 001a 	add.w	r0, r4, #26
 80029b6:	f7ff fed5 	bl	8002764 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80029ba:	7833      	ldrb	r3, [r6, #0]
 80029bc:	2b03      	cmp	r3, #3
 80029be:	d000      	beq.n	80029c2 <st_clust+0x1a>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
	}
}
 80029c0:	bd70      	pop	{r4, r5, r6, pc}
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80029c2:	0c29      	lsrs	r1, r5, #16
 80029c4:	f104 0014 	add.w	r0, r4, #20
 80029c8:	f7ff fecc 	bl	8002764 <st_word>
}
 80029cc:	e7f8      	b.n	80029c0 <st_clust+0x18>
	...

080029d0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80029d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029d4:	4681      	mov	r9, r0
 80029d6:	468a      	mov	sl, r1
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80029d8:	f8d1 8000 	ldr.w	r8, [r1]
 80029dc:	f100 0b24 	add.w	fp, r0, #36	; 0x24
	mem_set(sfn, ' ', 11);
 80029e0:	220b      	movs	r2, #11
 80029e2:	2120      	movs	r1, #32
 80029e4:	4658      	mov	r0, fp
 80029e6:	f7ff fed7 	bl	8002798 <mem_set>
	si = i = 0; ni = 8;
 80029ea:	2500      	movs	r5, #0
 80029ec:	462b      	mov	r3, r5
 80029ee:	2708      	movs	r7, #8
 80029f0:	e029      	b.n	8002a46 <create_name+0x76>
#endif
	for (;;) {
		c = (BYTE)p[si++];
		if (c <= ' ') break; 			/* Break if end of the path name */
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80029f2:	3601      	adds	r6, #1
 80029f4:	f818 3006 	ldrb.w	r3, [r8, r6]
 80029f8:	2b5c      	cmp	r3, #92	; 0x5c
 80029fa:	bf18      	it	ne
 80029fc:	2b2f      	cmpne	r3, #47	; 0x2f
 80029fe:	d0f8      	beq.n	80029f2 <create_name+0x22>
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
			if (IsLower(c)) c -= 0x20;	/* To upper */
			sfn[i++] = c;
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8002a00:	4446      	add	r6, r8
 8002a02:	f8ca 6000 	str.w	r6, [sl]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8002a06:	2d00      	cmp	r5, #0
 8002a08:	d045      	beq.n	8002a96 <create_name+0xc6>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8002a0a:	f899 3024 	ldrb.w	r3, [r9, #36]	; 0x24
 8002a0e:	2be5      	cmp	r3, #229	; 0xe5
 8002a10:	d036      	beq.n	8002a80 <create_name+0xb0>
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8002a12:	2c20      	cmp	r4, #32
 8002a14:	d838      	bhi.n	8002a88 <create_name+0xb8>
 8002a16:	2304      	movs	r3, #4
 8002a18:	f889 302f 	strb.w	r3, [r9, #47]	; 0x2f

	return FR_OK;
 8002a1c:	2000      	movs	r0, #0
 8002a1e:	e036      	b.n	8002a8e <create_name+0xbe>
		if (c >= 0x80) {				/* Extended character? */
 8002a20:	f014 0f80 	tst.w	r4, #128	; 0x80
 8002a24:	d128      	bne.n	8002a78 <create_name+0xa8>
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8002a26:	4621      	mov	r1, r4
 8002a28:	481c      	ldr	r0, [pc, #112]	; (8002a9c <create_name+0xcc>)
 8002a2a:	f7ff fec8 	bl	80027be <chk_chr>
 8002a2e:	bb80      	cbnz	r0, 8002a92 <create_name+0xc2>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8002a30:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2b19      	cmp	r3, #25
 8002a38:	d801      	bhi.n	8002a3e <create_name+0x6e>
 8002a3a:	3c20      	subs	r4, #32
 8002a3c:	b2e4      	uxtb	r4, r4
			sfn[i++] = c;
 8002a3e:	f80b 4005 	strb.w	r4, [fp, r5]
 8002a42:	3501      	adds	r5, #1
			i = 8; ni = 11;				/* Goto extension */
 8002a44:	4633      	mov	r3, r6
		c = (BYTE)p[si++];
 8002a46:	1c5e      	adds	r6, r3, #1
 8002a48:	f818 4003 	ldrb.w	r4, [r8, r3]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8002a4c:	2c20      	cmp	r4, #32
 8002a4e:	d9d7      	bls.n	8002a00 <create_name+0x30>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8002a50:	2c5c      	cmp	r4, #92	; 0x5c
 8002a52:	bf18      	it	ne
 8002a54:	2c2f      	cmpne	r4, #47	; 0x2f
 8002a56:	d0cd      	beq.n	80029f4 <create_name+0x24>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8002a58:	2c2e      	cmp	r4, #46	; 0x2e
 8002a5a:	bf18      	it	ne
 8002a5c:	42af      	cmpne	r7, r5
 8002a5e:	d8df      	bhi.n	8002a20 <create_name+0x50>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8002a60:	3c2e      	subs	r4, #46	; 0x2e
 8002a62:	bf18      	it	ne
 8002a64:	2401      	movne	r4, #1
 8002a66:	2f0b      	cmp	r7, #11
 8002a68:	bf14      	ite	ne
 8002a6a:	4627      	movne	r7, r4
 8002a6c:	f044 0701 	orreq.w	r7, r4, #1
 8002a70:	b967      	cbnz	r7, 8002a8c <create_name+0xbc>
			i = 8; ni = 11;				/* Goto extension */
 8002a72:	2508      	movs	r5, #8
 8002a74:	270b      	movs	r7, #11
 8002a76:	e7e5      	b.n	8002a44 <create_name+0x74>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8002a78:	3c80      	subs	r4, #128	; 0x80
 8002a7a:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <create_name+0xd0>)
 8002a7c:	5d1c      	ldrb	r4, [r3, r4]
 8002a7e:	e7d2      	b.n	8002a26 <create_name+0x56>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8002a80:	2305      	movs	r3, #5
 8002a82:	f889 3024 	strb.w	r3, [r9, #36]	; 0x24
 8002a86:	e7c4      	b.n	8002a12 <create_name+0x42>
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8002a88:	2300      	movs	r3, #0
 8002a8a:	e7c5      	b.n	8002a18 <create_name+0x48>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8002a8c:	2006      	movs	r0, #6
#endif /* _USE_LFN != 0 */
}
 8002a8e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8002a92:	2006      	movs	r0, #6
 8002a94:	e7fb      	b.n	8002a8e <create_name+0xbe>
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8002a96:	2006      	movs	r0, #6
 8002a98:	e7f9      	b.n	8002a8e <create_name+0xbe>
 8002a9a:	bf00      	nop
 8002a9c:	08010858 	.word	0x08010858
 8002aa0:	08010224 	.word	0x08010224

08002aa4 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8002aa4:	4601      	mov	r1, r0
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8002aa6:	6800      	ldr	r0, [r0, #0]
 8002aa8:	b108      	cbz	r0, 8002aae <get_ldnumber+0xa>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8002aaa:	4602      	mov	r2, r0
 8002aac:	e003      	b.n	8002ab6 <get_ldnumber+0x12>
	int vol = -1;
 8002aae:	f04f 30ff 	mov.w	r0, #4294967295
 8002ab2:	4770      	bx	lr
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8002ab4:	3201      	adds	r2, #1
 8002ab6:	7813      	ldrb	r3, [r2, #0]
 8002ab8:	2b3a      	cmp	r3, #58	; 0x3a
 8002aba:	bf18      	it	ne
 8002abc:	2b20      	cmpne	r3, #32
 8002abe:	d8f9      	bhi.n	8002ab4 <get_ldnumber+0x10>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8002ac0:	2b3a      	cmp	r3, #58	; 0x3a
 8002ac2:	d001      	beq.n	8002ac8 <get_ldnumber+0x24>
			return vol;
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8002ac4:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 8002ac6:	4770      	bx	lr
			i = *tp++ - '0';
 8002ac8:	4603      	mov	r3, r0
 8002aca:	f813 0b01 	ldrb.w	r0, [r3], #1
 8002ace:	3830      	subs	r0, #48	; 0x30
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8002ad0:	2809      	cmp	r0, #9
 8002ad2:	bf98      	it	ls
 8002ad4:	429a      	cmpls	r2, r3
 8002ad6:	d107      	bne.n	8002ae8 <get_ldnumber+0x44>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8002ad8:	2801      	cmp	r0, #1
 8002ada:	d902      	bls.n	8002ae2 <get_ldnumber+0x3e>
	int vol = -1;
 8002adc:	f04f 30ff 	mov.w	r0, #4294967295
			return vol;
 8002ae0:	4770      	bx	lr
					*path = ++tt;
 8002ae2:	3201      	adds	r2, #1
 8002ae4:	600a      	str	r2, [r1, #0]
 8002ae6:	4770      	bx	lr
	int vol = -1;
 8002ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8002aec:	4770      	bx	lr

08002aee <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8002aee:	b538      	push	{r3, r4, r5, lr}
 8002af0:	460d      	mov	r5, r1
	FRESULT res = FR_INVALID_OBJECT;


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8002af2:	4604      	mov	r4, r0
 8002af4:	b198      	cbz	r0, 8002b1e <validate+0x30>
 8002af6:	6803      	ldr	r3, [r0, #0]
 8002af8:	b19b      	cbz	r3, 8002b22 <validate+0x34>
 8002afa:	781a      	ldrb	r2, [r3, #0]
 8002afc:	b1a2      	cbz	r2, 8002b28 <validate+0x3a>
 8002afe:	8881      	ldrh	r1, [r0, #4]
 8002b00:	88da      	ldrh	r2, [r3, #6]
 8002b02:	4291      	cmp	r1, r2
 8002b04:	d003      	beq.n	8002b0e <validate+0x20>
	FRESULT res = FR_INVALID_OBJECT;
 8002b06:	2009      	movs	r0, #9
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8002b08:	2400      	movs	r4, #0
 8002b0a:	602c      	str	r4, [r5, #0]
	return res;
}
 8002b0c:	bd38      	pop	{r3, r4, r5, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8002b0e:	7858      	ldrb	r0, [r3, #1]
 8002b10:	f7ff fdde 	bl	80026d0 <disk_status>
 8002b14:	f010 0001 	ands.w	r0, r0, #1
 8002b18:	d109      	bne.n	8002b2e <validate+0x40>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8002b1a:	6824      	ldr	r4, [r4, #0]
 8002b1c:	e7f5      	b.n	8002b0a <validate+0x1c>
	FRESULT res = FR_INVALID_OBJECT;
 8002b1e:	2009      	movs	r0, #9
 8002b20:	e7f3      	b.n	8002b0a <validate+0x1c>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8002b22:	461c      	mov	r4, r3
	FRESULT res = FR_INVALID_OBJECT;
 8002b24:	2009      	movs	r0, #9
 8002b26:	e7f0      	b.n	8002b0a <validate+0x1c>
 8002b28:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8002b2a:	2400      	movs	r4, #0
 8002b2c:	e7ed      	b.n	8002b0a <validate+0x1c>
	FRESULT res = FR_INVALID_OBJECT;
 8002b2e:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8002b30:	2400      	movs	r4, #0
 8002b32:	e7ea      	b.n	8002b0a <validate+0x1c>

08002b34 <sync_window>:
{
 8002b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8002b38:	78c5      	ldrb	r5, [r0, #3]
 8002b3a:	b915      	cbnz	r5, 8002b42 <sync_window+0xe>
}
 8002b3c:	4628      	mov	r0, r5
 8002b3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b42:	4604      	mov	r4, r0
		wsect = fs->winsect;	/* Current sector number */
 8002b44:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8002b46:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	463a      	mov	r2, r7
 8002b4e:	4641      	mov	r1, r8
 8002b50:	7840      	ldrb	r0, [r0, #1]
 8002b52:	f7ff fde9 	bl	8002728 <disk_write>
 8002b56:	4605      	mov	r5, r0
 8002b58:	b998      	cbnz	r0, 8002b82 <sync_window+0x4e>
			fs->wflag = 0;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	70e3      	strb	r3, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8002b5e:	6a23      	ldr	r3, [r4, #32]
 8002b60:	1afb      	subs	r3, r7, r3
 8002b62:	69a2      	ldr	r2, [r4, #24]
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d2e9      	bcs.n	8002b3c <sync_window+0x8>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002b68:	78a6      	ldrb	r6, [r4, #2]
 8002b6a:	2e01      	cmp	r6, #1
 8002b6c:	d9e6      	bls.n	8002b3c <sync_window+0x8>
					wsect += fs->fsize;
 8002b6e:	69a3      	ldr	r3, [r4, #24]
 8002b70:	441f      	add	r7, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8002b72:	2301      	movs	r3, #1
 8002b74:	463a      	mov	r2, r7
 8002b76:	4641      	mov	r1, r8
 8002b78:	7860      	ldrb	r0, [r4, #1]
 8002b7a:	f7ff fdd5 	bl	8002728 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002b7e:	3e01      	subs	r6, #1
 8002b80:	e7f3      	b.n	8002b6a <sync_window+0x36>
			res = FR_DISK_ERR;
 8002b82:	2501      	movs	r5, #1
 8002b84:	e7da      	b.n	8002b3c <sync_window+0x8>

08002b86 <move_window>:
{
 8002b86:	b570      	push	{r4, r5, r6, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 8002b88:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002b8a:	428b      	cmp	r3, r1
 8002b8c:	d102      	bne.n	8002b94 <move_window+0xe>
	FRESULT res = FR_OK;
 8002b8e:	2600      	movs	r6, #0
}
 8002b90:	4630      	mov	r0, r6
 8002b92:	bd70      	pop	{r4, r5, r6, pc}
 8002b94:	4604      	mov	r4, r0
 8002b96:	460d      	mov	r5, r1
		res = sync_window(fs);		/* Write-back changes */
 8002b98:	f7ff ffcc 	bl	8002b34 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8002b9c:	4606      	mov	r6, r0
 8002b9e:	2800      	cmp	r0, #0
 8002ba0:	d1f6      	bne.n	8002b90 <move_window+0xa>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	462a      	mov	r2, r5
 8002ba6:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8002baa:	7860      	ldrb	r0, [r4, #1]
 8002bac:	f7ff fdb0 	bl	8002710 <disk_read>
 8002bb0:	b110      	cbz	r0, 8002bb8 <move_window+0x32>
				res = FR_DISK_ERR;
 8002bb2:	2601      	movs	r6, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8002bb4:	f04f 35ff 	mov.w	r5, #4294967295
			fs->winsect = sector;
 8002bb8:	62e5      	str	r5, [r4, #44]	; 0x2c
 8002bba:	e7e9      	b.n	8002b90 <move_window+0xa>

08002bbc <check_fs>:
{
 8002bbc:	b538      	push	{r3, r4, r5, lr}
 8002bbe:	4604      	mov	r4, r0
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	70c3      	strb	r3, [r0, #3]
 8002bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8002bc8:	62c3      	str	r3, [r0, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8002bca:	f7ff ffdc 	bl	8002b86 <move_window>
 8002bce:	bb30      	cbnz	r0, 8002c1e <check_fs+0x62>
 8002bd0:	4605      	mov	r5, r0
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8002bd2:	f204 202e 	addw	r0, r4, #558	; 0x22e
 8002bd6:	f7ff fdb5 	bl	8002744 <ld_word>
 8002bda:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8002bde:	4298      	cmp	r0, r3
 8002be0:	d11f      	bne.n	8002c22 <check_fs+0x66>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8002be2:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8002be6:	2be9      	cmp	r3, #233	; 0xe9
 8002be8:	d007      	beq.n	8002bfa <check_fs+0x3e>
 8002bea:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002bec:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8002bf0:	4a0d      	ldr	r2, [pc, #52]	; (8002c28 <check_fs+0x6c>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d001      	beq.n	8002bfa <check_fs+0x3e>
	return 2;
 8002bf6:	2502      	movs	r5, #2
 8002bf8:	e014      	b.n	8002c24 <check_fs+0x68>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8002bfa:	f104 0066 	add.w	r0, r4, #102	; 0x66
 8002bfe:	f7ff fda6 	bl	800274e <ld_dword>
 8002c02:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8002c06:	4b09      	ldr	r3, [pc, #36]	; (8002c2c <check_fs+0x70>)
 8002c08:	4298      	cmp	r0, r3
 8002c0a:	d00b      	beq.n	8002c24 <check_fs+0x68>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8002c0c:	f104 0082 	add.w	r0, r4, #130	; 0x82
 8002c10:	f7ff fd9d 	bl	800274e <ld_dword>
 8002c14:	4b06      	ldr	r3, [pc, #24]	; (8002c30 <check_fs+0x74>)
 8002c16:	4298      	cmp	r0, r3
 8002c18:	d004      	beq.n	8002c24 <check_fs+0x68>
	return 2;
 8002c1a:	2502      	movs	r5, #2
 8002c1c:	e002      	b.n	8002c24 <check_fs+0x68>
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8002c1e:	2504      	movs	r5, #4
 8002c20:	e000      	b.n	8002c24 <check_fs+0x68>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8002c22:	2503      	movs	r5, #3
}
 8002c24:	4628      	mov	r0, r5
 8002c26:	bd38      	pop	{r3, r4, r5, pc}
 8002c28:	009000eb 	.word	0x009000eb
 8002c2c:	00544146 	.word	0x00544146
 8002c30:	33544146 	.word	0x33544146

08002c34 <find_volume>:
{
 8002c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c38:	b085      	sub	sp, #20
 8002c3a:	460e      	mov	r6, r1
 8002c3c:	4615      	mov	r5, r2
	*rfs = 0;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	600b      	str	r3, [r1, #0]
	vol = get_ldnumber(path);
 8002c42:	f7ff ff2f 	bl	8002aa4 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8002c46:	1e07      	subs	r7, r0, #0
 8002c48:	f2c0 8145 	blt.w	8002ed6 <find_volume+0x2a2>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8002c4c:	4bb5      	ldr	r3, [pc, #724]	; (8002f24 <find_volume+0x2f0>)
 8002c4e:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8002c52:	6a1c      	ldr	r4, [r3, #32]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002c54:	2c00      	cmp	r4, #0
 8002c56:	f000 8143 	beq.w	8002ee0 <find_volume+0x2ac>
	*rfs = fs;							/* Return pointer to the file system object */
 8002c5a:	6034      	str	r4, [r6, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8002c5c:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8002c60:	7823      	ldrb	r3, [r4, #0]
 8002c62:	b173      	cbz	r3, 8002c82 <find_volume+0x4e>
		stat = disk_status(fs->drv);
 8002c64:	7860      	ldrb	r0, [r4, #1]
 8002c66:	f7ff fd33 	bl	80026d0 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8002c6a:	f010 0601 	ands.w	r6, r0, #1
 8002c6e:	d108      	bne.n	8002c82 <find_volume+0x4e>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8002c70:	2d00      	cmp	r5, #0
 8002c72:	f000 8131 	beq.w	8002ed8 <find_volume+0x2a4>
 8002c76:	f010 0f04 	tst.w	r0, #4
 8002c7a:	f000 812d 	beq.w	8002ed8 <find_volume+0x2a4>
				return FR_WRITE_PROTECTED;
 8002c7e:	260a      	movs	r6, #10
 8002c80:	e12a      	b.n	8002ed8 <find_volume+0x2a4>
	fs->fs_type = 0;					/* Clear the file system object */
 8002c82:	2300      	movs	r3, #0
 8002c84:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8002c86:	b2f8      	uxtb	r0, r7
 8002c88:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8002c8a:	f7ff fd2d 	bl	80026e8 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8002c8e:	f010 0601 	ands.w	r6, r0, #1
 8002c92:	f040 8127 	bne.w	8002ee4 <find_volume+0x2b0>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8002c96:	b11d      	cbz	r5, 8002ca0 <find_volume+0x6c>
 8002c98:	f010 0f04 	tst.w	r0, #4
 8002c9c:	f040 8124 	bne.w	8002ee8 <find_volume+0x2b4>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8002ca0:	2100      	movs	r1, #0
 8002ca2:	4620      	mov	r0, r4
 8002ca4:	f7ff ff8a 	bl	8002bbc <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8002ca8:	2802      	cmp	r0, #2
 8002caa:	f000 80b6 	beq.w	8002e1a <find_volume+0x1e6>
	bsect = 0;
 8002cae:	2700      	movs	r7, #0
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8002cb0:	2804      	cmp	r0, #4
 8002cb2:	f000 811b 	beq.w	8002eec <find_volume+0x2b8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8002cb6:	2801      	cmp	r0, #1
 8002cb8:	f200 811a 	bhi.w	8002ef0 <find_volume+0x2bc>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8002cbc:	f104 003b 	add.w	r0, r4, #59	; 0x3b
 8002cc0:	f7ff fd40 	bl	8002744 <ld_word>
 8002cc4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002cc8:	f040 8114 	bne.w	8002ef4 <find_volume+0x2c0>
		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8002ccc:	f104 0046 	add.w	r0, r4, #70	; 0x46
 8002cd0:	f7ff fd38 	bl	8002744 <ld_word>
 8002cd4:	4605      	mov	r5, r0
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8002cd6:	b920      	cbnz	r0, 8002ce2 <find_volume+0xae>
 8002cd8:	f104 0054 	add.w	r0, r4, #84	; 0x54
 8002cdc:	f7ff fd37 	bl	800274e <ld_dword>
 8002ce0:	4605      	mov	r5, r0
		fs->fsize = fasize;
 8002ce2:	61a5      	str	r5, [r4, #24]
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8002ce4:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 8002ce8:	70a2      	strb	r2, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8002cea:	1e53      	subs	r3, r2, #1
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	f200 8102 	bhi.w	8002ef8 <find_volume+0x2c4>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8002cf4:	fb05 f802 	mul.w	r8, r5, r2
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8002cf8:	f894 903d 	ldrb.w	r9, [r4, #61]	; 0x3d
 8002cfc:	f8a4 900a 	strh.w	r9, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8002d00:	f1b9 0f00 	cmp.w	r9, #0
 8002d04:	f000 80fa 	beq.w	8002efc <find_volume+0x2c8>
 8002d08:	f109 33ff 	add.w	r3, r9, #4294967295
 8002d0c:	ea19 0f03 	tst.w	r9, r3
 8002d10:	f040 80f6 	bne.w	8002f00 <find_volume+0x2cc>
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8002d14:	f104 0041 	add.w	r0, r4, #65	; 0x41
 8002d18:	f7ff fd14 	bl	8002744 <ld_word>
 8002d1c:	4682      	mov	sl, r0
 8002d1e:	8120      	strh	r0, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8002d20:	f010 0f0f 	tst.w	r0, #15
 8002d24:	f040 80ee 	bne.w	8002f04 <find_volume+0x2d0>
		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8002d28:	f104 0043 	add.w	r0, r4, #67	; 0x43
 8002d2c:	f7ff fd0a 	bl	8002744 <ld_word>
 8002d30:	4683      	mov	fp, r0
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8002d32:	b920      	cbnz	r0, 8002d3e <find_volume+0x10a>
 8002d34:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002d38:	f7ff fd09 	bl	800274e <ld_dword>
 8002d3c:	4683      	mov	fp, r0
		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8002d3e:	f104 003e 	add.w	r0, r4, #62	; 0x3e
 8002d42:	f7ff fcff 	bl	8002744 <ld_word>
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8002d46:	4602      	mov	r2, r0
 8002d48:	2800      	cmp	r0, #0
 8002d4a:	f000 80dd 	beq.w	8002f08 <find_volume+0x2d4>
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8002d4e:	eb00 0308 	add.w	r3, r0, r8
 8002d52:	eb03 131a 	add.w	r3, r3, sl, lsr #4
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8002d56:	459b      	cmp	fp, r3
 8002d58:	f0c0 80d8 	bcc.w	8002f0c <find_volume+0x2d8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8002d5c:	ebab 0b03 	sub.w	fp, fp, r3
 8002d60:	fbbb f1f9 	udiv	r1, fp, r9
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8002d64:	45cb      	cmp	fp, r9
 8002d66:	f0c0 80d3 	bcc.w	8002f10 <find_volume+0x2dc>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8002d6a:	f64f 70f5 	movw	r0, #65525	; 0xfff5
 8002d6e:	4281      	cmp	r1, r0
 8002d70:	d96b      	bls.n	8002e4a <find_volume+0x216>
		fmt = FS_FAT32;
 8002d72:	f04f 0b03 	mov.w	fp, #3
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8002d76:	f640 70f5 	movw	r0, #4085	; 0xff5
 8002d7a:	4281      	cmp	r1, r0
 8002d7c:	d801      	bhi.n	8002d82 <find_volume+0x14e>
 8002d7e:	f04f 0b01 	mov.w	fp, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8002d82:	f101 0902 	add.w	r9, r1, #2
 8002d86:	f8c4 9014 	str.w	r9, [r4, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8002d8a:	61e7      	str	r7, [r4, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8002d8c:	443a      	add	r2, r7
 8002d8e:	6222      	str	r2, [r4, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8002d90:	443b      	add	r3, r7
 8002d92:	62a3      	str	r3, [r4, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8002d94:	f1bb 0f03 	cmp.w	fp, #3
 8002d98:	d05a      	beq.n	8002e50 <find_volume+0x21c>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8002d9a:	f1ba 0f00 	cmp.w	sl, #0
 8002d9e:	f000 80bd 	beq.w	8002f1c <find_volume+0x2e8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8002da2:	4442      	add	r2, r8
 8002da4:	6262      	str	r2, [r4, #36]	; 0x24
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002da6:	f1bb 0f02 	cmp.w	fp, #2
 8002daa:	d062      	beq.n	8002e72 <find_volume+0x23e>
 8002dac:	eb09 0349 	add.w	r3, r9, r9, lsl #1
 8002db0:	f009 0901 	and.w	r9, r9, #1
 8002db4:	eb09 0953 	add.w	r9, r9, r3, lsr #1
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8002db8:	f209 19ff 	addw	r9, r9, #511	; 0x1ff
 8002dbc:	ebb5 2f59 	cmp.w	r5, r9, lsr #9
 8002dc0:	f0c0 80ae 	bcc.w	8002f20 <find_volume+0x2ec>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8002dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8002dc8:	6123      	str	r3, [r4, #16]
 8002dca:	60e3      	str	r3, [r4, #12]
		fs->fsi_flag = 0x80;
 8002dcc:	2380      	movs	r3, #128	; 0x80
 8002dce:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8002dd0:	f1bb 0f03 	cmp.w	fp, #3
 8002dd4:	d050      	beq.n	8002e78 <find_volume+0x244>
	fs->fs_type = fmt;		/* FAT sub-type */
 8002dd6:	f884 b000 	strb.w	fp, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 8002dda:	4a52      	ldr	r2, [pc, #328]	; (8002f24 <find_volume+0x2f0>)
 8002ddc:	8d13      	ldrh	r3, [r2, #40]	; 0x28
 8002dde:	3301      	adds	r3, #1
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	8513      	strh	r3, [r2, #40]	; 0x28
 8002de4:	80e3      	strh	r3, [r4, #6]
	clear_lock(fs);
 8002de6:	4620      	mov	r0, r4
 8002de8:	f7ff fd90 	bl	800290c <clear_lock>
	return FR_OK;
 8002dec:	e074      	b.n	8002ed8 <find_volume+0x2a4>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8002dee:	2000      	movs	r0, #0
 8002df0:	ab04      	add	r3, sp, #16
 8002df2:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8002df6:	f843 0c10 	str.w	r0, [r3, #-16]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8002dfa:	3501      	adds	r5, #1
 8002dfc:	2d03      	cmp	r5, #3
 8002dfe:	d80e      	bhi.n	8002e1e <find_volume+0x1ea>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8002e00:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8002e04:	012b      	lsls	r3, r5, #4
 8002e06:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8002e0a:	4418      	add	r0, r3
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8002e0c:	7903      	ldrb	r3, [r0, #4]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d0ed      	beq.n	8002dee <find_volume+0x1ba>
 8002e12:	3008      	adds	r0, #8
 8002e14:	f7ff fc9b 	bl	800274e <ld_dword>
 8002e18:	e7ea      	b.n	8002df0 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8002e1a:	2500      	movs	r5, #0
 8002e1c:	e7ee      	b.n	8002dfc <find_volume+0x1c8>
 8002e1e:	2500      	movs	r5, #0
 8002e20:	e00a      	b.n	8002e38 <find_volume+0x204>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8002e22:	4639      	mov	r1, r7
 8002e24:	4620      	mov	r0, r4
 8002e26:	f7ff fec9 	bl	8002bbc <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8002e2a:	2801      	cmp	r0, #1
 8002e2c:	f67f af40 	bls.w	8002cb0 <find_volume+0x7c>
 8002e30:	3501      	adds	r5, #1
 8002e32:	2d03      	cmp	r5, #3
 8002e34:	f63f af3c 	bhi.w	8002cb0 <find_volume+0x7c>
			bsect = br[i];
 8002e38:	ab04      	add	r3, sp, #16
 8002e3a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8002e3e:	f853 7c10 	ldr.w	r7, [r3, #-16]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8002e42:	2f00      	cmp	r7, #0
 8002e44:	d1ed      	bne.n	8002e22 <find_volume+0x1ee>
 8002e46:	2003      	movs	r0, #3
 8002e48:	e7f2      	b.n	8002e30 <find_volume+0x1fc>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8002e4a:	f04f 0b02 	mov.w	fp, #2
 8002e4e:	e792      	b.n	8002d76 <find_volume+0x142>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8002e50:	f104 005a 	add.w	r0, r4, #90	; 0x5a
 8002e54:	f7ff fc76 	bl	8002744 <ld_word>
 8002e58:	2800      	cmp	r0, #0
 8002e5a:	d15b      	bne.n	8002f14 <find_volume+0x2e0>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8002e5c:	f1ba 0f00 	cmp.w	sl, #0
 8002e60:	d15a      	bne.n	8002f18 <find_volume+0x2e4>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8002e62:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002e66:	f7ff fc72 	bl	800274e <ld_dword>
 8002e6a:	6260      	str	r0, [r4, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8002e6c:	ea4f 0989 	mov.w	r9, r9, lsl #2
 8002e70:	e7a2      	b.n	8002db8 <find_volume+0x184>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002e72:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8002e76:	e79f      	b.n	8002db8 <find_volume+0x184>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8002e78:	f104 0060 	add.w	r0, r4, #96	; 0x60
 8002e7c:	f7ff fc62 	bl	8002744 <ld_word>
 8002e80:	2801      	cmp	r0, #1
 8002e82:	d1a8      	bne.n	8002dd6 <find_volume+0x1a2>
			&& move_window(fs, bsect + 1) == FR_OK)
 8002e84:	1c79      	adds	r1, r7, #1
 8002e86:	4620      	mov	r0, r4
 8002e88:	f7ff fe7d 	bl	8002b86 <move_window>
 8002e8c:	2800      	cmp	r0, #0
 8002e8e:	d1a2      	bne.n	8002dd6 <find_volume+0x1a2>
			fs->fsi_flag = 0;
 8002e90:	2300      	movs	r3, #0
 8002e92:	7123      	strb	r3, [r4, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8002e94:	f204 202e 	addw	r0, r4, #558	; 0x22e
 8002e98:	f7ff fc54 	bl	8002744 <ld_word>
 8002e9c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8002ea0:	4298      	cmp	r0, r3
 8002ea2:	d198      	bne.n	8002dd6 <find_volume+0x1a2>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8002ea4:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8002ea8:	f7ff fc51 	bl	800274e <ld_dword>
 8002eac:	4b1e      	ldr	r3, [pc, #120]	; (8002f28 <find_volume+0x2f4>)
 8002eae:	4298      	cmp	r0, r3
 8002eb0:	d191      	bne.n	8002dd6 <find_volume+0x1a2>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8002eb2:	f504 7005 	add.w	r0, r4, #532	; 0x214
 8002eb6:	f7ff fc4a 	bl	800274e <ld_dword>
 8002eba:	4b1c      	ldr	r3, [pc, #112]	; (8002f2c <find_volume+0x2f8>)
 8002ebc:	4298      	cmp	r0, r3
 8002ebe:	d18a      	bne.n	8002dd6 <find_volume+0x1a2>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8002ec0:	f504 7006 	add.w	r0, r4, #536	; 0x218
 8002ec4:	f7ff fc43 	bl	800274e <ld_dword>
 8002ec8:	6120      	str	r0, [r4, #16]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8002eca:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8002ece:	f7ff fc3e 	bl	800274e <ld_dword>
 8002ed2:	60e0      	str	r0, [r4, #12]
 8002ed4:	e77f      	b.n	8002dd6 <find_volume+0x1a2>
	if (vol < 0) return FR_INVALID_DRIVE;
 8002ed6:	260b      	movs	r6, #11
}
 8002ed8:	4630      	mov	r0, r6
 8002eda:	b005      	add	sp, #20
 8002edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002ee0:	260c      	movs	r6, #12
 8002ee2:	e7f9      	b.n	8002ed8 <find_volume+0x2a4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8002ee4:	2603      	movs	r6, #3
 8002ee6:	e7f7      	b.n	8002ed8 <find_volume+0x2a4>
		return FR_WRITE_PROTECTED;
 8002ee8:	260a      	movs	r6, #10
 8002eea:	e7f5      	b.n	8002ed8 <find_volume+0x2a4>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8002eec:	2601      	movs	r6, #1
 8002eee:	e7f3      	b.n	8002ed8 <find_volume+0x2a4>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8002ef0:	260d      	movs	r6, #13
 8002ef2:	e7f1      	b.n	8002ed8 <find_volume+0x2a4>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8002ef4:	260d      	movs	r6, #13
 8002ef6:	e7ef      	b.n	8002ed8 <find_volume+0x2a4>
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8002ef8:	260d      	movs	r6, #13
 8002efa:	e7ed      	b.n	8002ed8 <find_volume+0x2a4>
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8002efc:	260d      	movs	r6, #13
 8002efe:	e7eb      	b.n	8002ed8 <find_volume+0x2a4>
 8002f00:	260d      	movs	r6, #13
 8002f02:	e7e9      	b.n	8002ed8 <find_volume+0x2a4>
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8002f04:	260d      	movs	r6, #13
 8002f06:	e7e7      	b.n	8002ed8 <find_volume+0x2a4>
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8002f08:	260d      	movs	r6, #13
 8002f0a:	e7e5      	b.n	8002ed8 <find_volume+0x2a4>
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8002f0c:	260d      	movs	r6, #13
 8002f0e:	e7e3      	b.n	8002ed8 <find_volume+0x2a4>
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8002f10:	260d      	movs	r6, #13
 8002f12:	e7e1      	b.n	8002ed8 <find_volume+0x2a4>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8002f14:	260d      	movs	r6, #13
 8002f16:	e7df      	b.n	8002ed8 <find_volume+0x2a4>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8002f18:	260d      	movs	r6, #13
 8002f1a:	e7dd      	b.n	8002ed8 <find_volume+0x2a4>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8002f1c:	260d      	movs	r6, #13
 8002f1e:	e7db      	b.n	8002ed8 <find_volume+0x2a4>
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8002f20:	260d      	movs	r6, #13
 8002f22:	e7d9      	b.n	8002ed8 <find_volume+0x2a4>
 8002f24:	2000067c 	.word	0x2000067c
 8002f28:	41615252 	.word	0x41615252
 8002f2c:	61417272 	.word	0x61417272

08002f30 <put_fat>:
{
 8002f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8002f34:	2901      	cmp	r1, #1
 8002f36:	d97e      	bls.n	8003036 <put_fat+0x106>
 8002f38:	4607      	mov	r7, r0
 8002f3a:	460c      	mov	r4, r1
 8002f3c:	4616      	mov	r6, r2
 8002f3e:	6943      	ldr	r3, [r0, #20]
 8002f40:	428b      	cmp	r3, r1
 8002f42:	d97a      	bls.n	800303a <put_fat+0x10a>
		switch (fs->fs_type) {
 8002f44:	7803      	ldrb	r3, [r0, #0]
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d045      	beq.n	8002fd6 <put_fat+0xa6>
 8002f4a:	2b03      	cmp	r3, #3
 8002f4c:	d057      	beq.n	8002ffe <put_fat+0xce>
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d003      	beq.n	8002f5a <put_fat+0x2a>
 8002f52:	2502      	movs	r5, #2
}
 8002f54:	4628      	mov	r0, r5
 8002f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			bc = (UINT)clst; bc += bc / 2;
 8002f5a:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8002f5e:	6a01      	ldr	r1, [r0, #32]
 8002f60:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 8002f64:	f7ff fe0f 	bl	8002b86 <move_window>
			if (res != FR_OK) break;
 8002f68:	4605      	mov	r5, r0
 8002f6a:	2800      	cmp	r0, #0
 8002f6c:	d1f2      	bne.n	8002f54 <put_fat+0x24>
			p = fs->win + bc++ % SS(fs);
 8002f6e:	f107 0a30 	add.w	sl, r7, #48	; 0x30
 8002f72:	f108 0901 	add.w	r9, r8, #1
 8002f76:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8002f7a:	f014 0401 	ands.w	r4, r4, #1
 8002f7e:	d01f      	beq.n	8002fc0 <put_fat+0x90>
 8002f80:	f91a 3008 	ldrsb.w	r3, [sl, r8]
 8002f84:	f003 030f 	and.w	r3, r3, #15
 8002f88:	0132      	lsls	r2, r6, #4
 8002f8a:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	f80a 3008 	strb.w	r3, [sl, r8]
			fs->wflag = 1;
 8002f96:	2301      	movs	r3, #1
 8002f98:	70fb      	strb	r3, [r7, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8002f9a:	6a39      	ldr	r1, [r7, #32]
 8002f9c:	eb01 2159 	add.w	r1, r1, r9, lsr #9
 8002fa0:	4638      	mov	r0, r7
 8002fa2:	f7ff fdf0 	bl	8002b86 <move_window>
			if (res != FR_OK) break;
 8002fa6:	4605      	mov	r5, r0
 8002fa8:	2800      	cmp	r0, #0
 8002faa:	d1d3      	bne.n	8002f54 <put_fat+0x24>
			p = fs->win + bc % SS(fs);
 8002fac:	f3c9 0908 	ubfx	r9, r9, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8002fb0:	b144      	cbz	r4, 8002fc4 <put_fat+0x94>
 8002fb2:	f3c6 1207 	ubfx	r2, r6, #4, #8
 8002fb6:	f80a 2009 	strb.w	r2, [sl, r9]
			fs->wflag = 1;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	70fb      	strb	r3, [r7, #3]
			break;
 8002fbe:	e7c9      	b.n	8002f54 <put_fat+0x24>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8002fc0:	b2f3      	uxtb	r3, r6
 8002fc2:	e7e6      	b.n	8002f92 <put_fat+0x62>
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8002fc4:	f91a 2009 	ldrsb.w	r2, [sl, r9]
 8002fc8:	f022 020f 	bic.w	r2, r2, #15
 8002fcc:	f3c6 2603 	ubfx	r6, r6, #8, #4
 8002fd0:	4332      	orrs	r2, r6
 8002fd2:	b2d2      	uxtb	r2, r2
 8002fd4:	e7ef      	b.n	8002fb6 <put_fat+0x86>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8002fd6:	6a01      	ldr	r1, [r0, #32]
 8002fd8:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 8002fdc:	f7ff fdd3 	bl	8002b86 <move_window>
			if (res != FR_OK) break;
 8002fe0:	4605      	mov	r5, r0
 8002fe2:	2800      	cmp	r0, #0
 8002fe4:	d1b6      	bne.n	8002f54 <put_fat+0x24>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8002fe6:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8002fea:	0064      	lsls	r4, r4, #1
 8002fec:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 8002ff0:	b2b1      	uxth	r1, r6
 8002ff2:	4420      	add	r0, r4
 8002ff4:	f7ff fbb6 	bl	8002764 <st_word>
			fs->wflag = 1;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	70fb      	strb	r3, [r7, #3]
			break;
 8002ffc:	e7aa      	b.n	8002f54 <put_fat+0x24>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8002ffe:	6a01      	ldr	r1, [r0, #32]
 8003000:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8003004:	f7ff fdbf 	bl	8002b86 <move_window>
			if (res != FR_OK) break;
 8003008:	4605      	mov	r5, r0
 800300a:	2800      	cmp	r0, #0
 800300c:	d1a2      	bne.n	8002f54 <put_fat+0x24>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800300e:	f026 4670 	bic.w	r6, r6, #4026531840	; 0xf0000000
 8003012:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003016:	00a4      	lsls	r4, r4, #2
 8003018:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 800301c:	441c      	add	r4, r3
 800301e:	4620      	mov	r0, r4
 8003020:	f7ff fb95 	bl	800274e <ld_dword>
 8003024:	f000 4170 	and.w	r1, r0, #4026531840	; 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8003028:	4331      	orrs	r1, r6
 800302a:	4620      	mov	r0, r4
 800302c:	f7ff fb9e 	bl	800276c <st_dword>
			fs->wflag = 1;
 8003030:	2301      	movs	r3, #1
 8003032:	70fb      	strb	r3, [r7, #3]
			break;
 8003034:	e78e      	b.n	8002f54 <put_fat+0x24>
	FRESULT res = FR_INT_ERR;
 8003036:	2502      	movs	r5, #2
 8003038:	e78c      	b.n	8002f54 <put_fat+0x24>
 800303a:	2502      	movs	r5, #2
 800303c:	e78a      	b.n	8002f54 <put_fat+0x24>

0800303e <get_fat>:
{
 800303e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	FATFS *fs = obj->fs;
 8003040:	6805      	ldr	r5, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8003042:	2901      	cmp	r1, #1
 8003044:	d956      	bls.n	80030f4 <get_fat+0xb6>
 8003046:	460c      	mov	r4, r1
 8003048:	696b      	ldr	r3, [r5, #20]
 800304a:	428b      	cmp	r3, r1
 800304c:	d954      	bls.n	80030f8 <get_fat+0xba>
		switch (fs->fs_type) {
 800304e:	782b      	ldrb	r3, [r5, #0]
 8003050:	2b02      	cmp	r3, #2
 8003052:	d02d      	beq.n	80030b0 <get_fat+0x72>
 8003054:	2b03      	cmp	r3, #3
 8003056:	d03b      	beq.n	80030d0 <get_fat+0x92>
 8003058:	2b01      	cmp	r3, #1
 800305a:	d001      	beq.n	8003060 <get_fat+0x22>
 800305c:	2001      	movs	r0, #1
 800305e:	e04a      	b.n	80030f6 <get_fat+0xb8>
			bc = (UINT)clst; bc += bc / 2;
 8003060:	eb01 0651 	add.w	r6, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8003064:	6a29      	ldr	r1, [r5, #32]
 8003066:	eb01 2156 	add.w	r1, r1, r6, lsr #9
 800306a:	4628      	mov	r0, r5
 800306c:	f7ff fd8b 	bl	8002b86 <move_window>
 8003070:	b110      	cbz	r0, 8003078 <get_fat+0x3a>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8003072:	f04f 30ff 	mov.w	r0, #4294967295
 8003076:	e03e      	b.n	80030f6 <get_fat+0xb8>
			wc = fs->win[bc++ % SS(fs)];
 8003078:	1c77      	adds	r7, r6, #1
 800307a:	f3c6 0608 	ubfx	r6, r6, #0, #9
 800307e:	442e      	add	r6, r5
 8003080:	f896 6030 	ldrb.w	r6, [r6, #48]	; 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8003084:	6a29      	ldr	r1, [r5, #32]
 8003086:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 800308a:	4628      	mov	r0, r5
 800308c:	f7ff fd7b 	bl	8002b86 <move_window>
 8003090:	bba0      	cbnz	r0, 80030fc <get_fat+0xbe>
			wc |= fs->win[bc % SS(fs)] << 8;
 8003092:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8003096:	443d      	add	r5, r7
 8003098:	f895 0030 	ldrb.w	r0, [r5, #48]	; 0x30
 800309c:	ea46 2000 	orr.w	r0, r6, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80030a0:	f014 0f01 	tst.w	r4, #1
 80030a4:	d001      	beq.n	80030aa <get_fat+0x6c>
 80030a6:	0900      	lsrs	r0, r0, #4
 80030a8:	e025      	b.n	80030f6 <get_fat+0xb8>
 80030aa:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80030ae:	e022      	b.n	80030f6 <get_fat+0xb8>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80030b0:	6a29      	ldr	r1, [r5, #32]
 80030b2:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 80030b6:	4628      	mov	r0, r5
 80030b8:	f7ff fd65 	bl	8002b86 <move_window>
 80030bc:	bb08      	cbnz	r0, 8003102 <get_fat+0xc4>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80030be:	f105 0030 	add.w	r0, r5, #48	; 0x30
 80030c2:	0064      	lsls	r4, r4, #1
 80030c4:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 80030c8:	4420      	add	r0, r4
 80030ca:	f7ff fb3b 	bl	8002744 <ld_word>
			break;
 80030ce:	e012      	b.n	80030f6 <get_fat+0xb8>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80030d0:	6a29      	ldr	r1, [r5, #32]
 80030d2:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 80030d6:	4628      	mov	r0, r5
 80030d8:	f7ff fd55 	bl	8002b86 <move_window>
 80030dc:	b9a0      	cbnz	r0, 8003108 <get_fat+0xca>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80030de:	f105 0030 	add.w	r0, r5, #48	; 0x30
 80030e2:	00a4      	lsls	r4, r4, #2
 80030e4:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 80030e8:	4420      	add	r0, r4
 80030ea:	f7ff fb30 	bl	800274e <ld_dword>
 80030ee:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
			break;
 80030f2:	e000      	b.n	80030f6 <get_fat+0xb8>
		val = 1;	/* Internal error */
 80030f4:	2001      	movs	r0, #1
}
 80030f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		val = 1;	/* Internal error */
 80030f8:	2001      	movs	r0, #1
 80030fa:	e7fc      	b.n	80030f6 <get_fat+0xb8>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80030fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003100:	e7f9      	b.n	80030f6 <get_fat+0xb8>
 8003102:	f04f 30ff 	mov.w	r0, #4294967295
 8003106:	e7f6      	b.n	80030f6 <get_fat+0xb8>
 8003108:	f04f 30ff 	mov.w	r0, #4294967295
	return val;
 800310c:	e7f3      	b.n	80030f6 <get_fat+0xb8>

0800310e <dir_sdi>:
{
 800310e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	FATFS *fs = dp->obj.fs;
 8003112:	f8d0 8000 	ldr.w	r8, [r0]
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8003116:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800311a:	d242      	bcs.n	80031a2 <dir_sdi+0x94>
 800311c:	4606      	mov	r6, r0
 800311e:	460f      	mov	r7, r1
 8003120:	f011 0f1f 	tst.w	r1, #31
 8003124:	d13f      	bne.n	80031a6 <dir_sdi+0x98>
	dp->dptr = ofs;				/* Set current offset */
 8003126:	6141      	str	r1, [r0, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8003128:	6884      	ldr	r4, [r0, #8]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800312a:	b92c      	cbnz	r4, 8003138 <dir_sdi+0x2a>
 800312c:	f898 3000 	ldrb.w	r3, [r8]
 8003130:	2b02      	cmp	r3, #2
 8003132:	d901      	bls.n	8003138 <dir_sdi+0x2a>
		clst = fs->dirbase;
 8003134:	f8d8 4024 	ldr.w	r4, [r8, #36]	; 0x24
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8003138:	b9b4      	cbnz	r4, 8003168 <dir_sdi+0x5a>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800313a:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 800313e:	ebb3 1f57 	cmp.w	r3, r7, lsr #5
 8003142:	d932      	bls.n	80031aa <dir_sdi+0x9c>
		dp->sect = fs->dirbase;
 8003144:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 8003148:	61f3      	str	r3, [r6, #28]
	dp->clust = clst;					/* Current cluster# */
 800314a:	61b4      	str	r4, [r6, #24]
	if (!dp->sect) return FR_INT_ERR;
 800314c:	69f3      	ldr	r3, [r6, #28]
 800314e:	b393      	cbz	r3, 80031b6 <dir_sdi+0xa8>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8003150:	eb03 2357 	add.w	r3, r3, r7, lsr #9
 8003154:	61f3      	str	r3, [r6, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8003156:	f108 0330 	add.w	r3, r8, #48	; 0x30
 800315a:	f3c7 0108 	ubfx	r1, r7, #0, #9
 800315e:	4419      	add	r1, r3
 8003160:	6231      	str	r1, [r6, #32]
	return FR_OK;
 8003162:	2000      	movs	r0, #0
}
 8003164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8003168:	f8b8 500a 	ldrh.w	r5, [r8, #10]
 800316c:	026d      	lsls	r5, r5, #9
		while (ofs >= csz) {				/* Follow cluster chain */
 800316e:	e000      	b.n	8003172 <dir_sdi+0x64>
			ofs -= csz;
 8003170:	1b7f      	subs	r7, r7, r5
		while (ofs >= csz) {				/* Follow cluster chain */
 8003172:	42af      	cmp	r7, r5
 8003174:	d30f      	bcc.n	8003196 <dir_sdi+0x88>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8003176:	4621      	mov	r1, r4
 8003178:	4630      	mov	r0, r6
 800317a:	f7ff ff60 	bl	800303e <get_fat>
 800317e:	4604      	mov	r4, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8003180:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003184:	d013      	beq.n	80031ae <dir_sdi+0xa0>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8003186:	2801      	cmp	r0, #1
 8003188:	d913      	bls.n	80031b2 <dir_sdi+0xa4>
 800318a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800318e:	4283      	cmp	r3, r0
 8003190:	d8ee      	bhi.n	8003170 <dir_sdi+0x62>
 8003192:	2002      	movs	r0, #2
 8003194:	e7e6      	b.n	8003164 <dir_sdi+0x56>
		dp->sect = clust2sect(fs, clst);
 8003196:	4621      	mov	r1, r4
 8003198:	4640      	mov	r0, r8
 800319a:	f7ff fbd5 	bl	8002948 <clust2sect>
 800319e:	61f0      	str	r0, [r6, #28]
 80031a0:	e7d3      	b.n	800314a <dir_sdi+0x3c>
		return FR_INT_ERR;
 80031a2:	2002      	movs	r0, #2
 80031a4:	e7de      	b.n	8003164 <dir_sdi+0x56>
 80031a6:	2002      	movs	r0, #2
 80031a8:	e7dc      	b.n	8003164 <dir_sdi+0x56>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80031aa:	2002      	movs	r0, #2
 80031ac:	e7da      	b.n	8003164 <dir_sdi+0x56>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80031ae:	2001      	movs	r0, #1
 80031b0:	e7d8      	b.n	8003164 <dir_sdi+0x56>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80031b2:	2002      	movs	r0, #2
 80031b4:	e7d6      	b.n	8003164 <dir_sdi+0x56>
	if (!dp->sect) return FR_INT_ERR;
 80031b6:	2002      	movs	r0, #2
 80031b8:	e7d4      	b.n	8003164 <dir_sdi+0x56>

080031ba <create_chain>:
{
 80031ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031be:	4605      	mov	r5, r0
	FATFS *fs = obj->fs;
 80031c0:	6806      	ldr	r6, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 80031c2:	460f      	mov	r7, r1
 80031c4:	b951      	cbnz	r1, 80031dc <create_chain+0x22>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80031c6:	f8d6 800c 	ldr.w	r8, [r6, #12]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80031ca:	f1b8 0f00 	cmp.w	r8, #0
 80031ce:	d012      	beq.n	80031f6 <create_chain+0x3c>
 80031d0:	6973      	ldr	r3, [r6, #20]
 80031d2:	4543      	cmp	r3, r8
 80031d4:	d811      	bhi.n	80031fa <create_chain+0x40>
 80031d6:	f04f 0801 	mov.w	r8, #1
 80031da:	e00e      	b.n	80031fa <create_chain+0x40>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80031dc:	f7ff ff2f 	bl	800303e <get_fat>
 80031e0:	4603      	mov	r3, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 80031e2:	2801      	cmp	r0, #1
 80031e4:	d94c      	bls.n	8003280 <create_chain+0xc6>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80031e6:	f1b0 3fff 	cmp.w	r0, #4294967295
 80031ea:	d04e      	beq.n	800328a <create_chain+0xd0>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80031ec:	6972      	ldr	r2, [r6, #20]
 80031ee:	4282      	cmp	r2, r0
 80031f0:	d84b      	bhi.n	800328a <create_chain+0xd0>
		scl = clst;
 80031f2:	46b8      	mov	r8, r7
 80031f4:	e001      	b.n	80031fa <create_chain+0x40>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80031f6:	f04f 0801 	mov.w	r8, #1
		ncl = scl;	/* Start cluster */
 80031fa:	4644      	mov	r4, r8
 80031fc:	e00c      	b.n	8003218 <create_chain+0x5e>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80031fe:	4621      	mov	r1, r4
 8003200:	4628      	mov	r0, r5
 8003202:	f7ff ff1c 	bl	800303e <get_fat>
			if (cs == 0) break;				/* Found a free cluster */
 8003206:	4603      	mov	r3, r0
 8003208:	b178      	cbz	r0, 800322a <create_chain+0x70>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800320a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800320e:	bf18      	it	ne
 8003210:	2801      	cmpne	r0, #1
 8003212:	d03a      	beq.n	800328a <create_chain+0xd0>
			if (ncl == scl) return 0;		/* No free cluster */
 8003214:	4544      	cmp	r4, r8
 8003216:	d037      	beq.n	8003288 <create_chain+0xce>
			ncl++;							/* Next cluster */
 8003218:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800321a:	6973      	ldr	r3, [r6, #20]
 800321c:	42a3      	cmp	r3, r4
 800321e:	d8ee      	bhi.n	80031fe <create_chain+0x44>
				if (ncl > scl) return 0;	/* No free cluster */
 8003220:	f1b8 0f01 	cmp.w	r8, #1
 8003224:	d92e      	bls.n	8003284 <create_chain+0xca>
				ncl = 2;
 8003226:	2402      	movs	r4, #2
 8003228:	e7e9      	b.n	80031fe <create_chain+0x44>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800322a:	f04f 32ff 	mov.w	r2, #4294967295
 800322e:	4621      	mov	r1, r4
 8003230:	4630      	mov	r0, r6
 8003232:	f7ff fe7d 	bl	8002f30 <put_fat>
		if (res == FR_OK && clst != 0) {
 8003236:	4602      	mov	r2, r0
 8003238:	1e3b      	subs	r3, r7, #0
 800323a:	bf18      	it	ne
 800323c:	2301      	movne	r3, #1
 800323e:	2800      	cmp	r0, #0
 8003240:	bf18      	it	ne
 8003242:	2300      	movne	r3, #0
 8003244:	b973      	cbnz	r3, 8003264 <create_chain+0xaa>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8003246:	b9a2      	cbnz	r2, 8003272 <create_chain+0xb8>
		fs->last_clst = ncl;
 8003248:	60f4      	str	r4, [r6, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800324a:	6932      	ldr	r2, [r6, #16]
 800324c:	6973      	ldr	r3, [r6, #20]
 800324e:	3b02      	subs	r3, #2
 8003250:	429a      	cmp	r2, r3
 8003252:	d801      	bhi.n	8003258 <create_chain+0x9e>
 8003254:	3a01      	subs	r2, #1
 8003256:	6132      	str	r2, [r6, #16]
		fs->fsi_flag |= 1;
 8003258:	7933      	ldrb	r3, [r6, #4]
 800325a:	f043 0301 	orr.w	r3, r3, #1
 800325e:	7133      	strb	r3, [r6, #4]
 8003260:	4623      	mov	r3, r4
 8003262:	e012      	b.n	800328a <create_chain+0xd0>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8003264:	4622      	mov	r2, r4
 8003266:	4639      	mov	r1, r7
 8003268:	4630      	mov	r0, r6
 800326a:	f7ff fe61 	bl	8002f30 <put_fat>
 800326e:	4602      	mov	r2, r0
 8003270:	e7e9      	b.n	8003246 <create_chain+0x8c>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8003272:	2a01      	cmp	r2, #1
 8003274:	d001      	beq.n	800327a <create_chain+0xc0>
 8003276:	2301      	movs	r3, #1
 8003278:	e007      	b.n	800328a <create_chain+0xd0>
 800327a:	f04f 33ff 	mov.w	r3, #4294967295
 800327e:	e004      	b.n	800328a <create_chain+0xd0>
		if (cs < 2) return 1;				/* Invalid FAT value */
 8003280:	2301      	movs	r3, #1
 8003282:	e002      	b.n	800328a <create_chain+0xd0>
				if (ncl > scl) return 0;	/* No free cluster */
 8003284:	2300      	movs	r3, #0
 8003286:	e000      	b.n	800328a <create_chain+0xd0>
			if (ncl == scl) return 0;		/* No free cluster */
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003290 <remove_chain>:
{
 8003290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003292:	460c      	mov	r4, r1
	FATFS *fs = obj->fs;
 8003294:	6805      	ldr	r5, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8003296:	2901      	cmp	r1, #1
 8003298:	d92e      	bls.n	80032f8 <remove_chain+0x68>
 800329a:	4606      	mov	r6, r0
 800329c:	4611      	mov	r1, r2
 800329e:	696b      	ldr	r3, [r5, #20]
 80032a0:	42a3      	cmp	r3, r4
 80032a2:	d92b      	bls.n	80032fc <remove_chain+0x6c>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80032a4:	b14a      	cbz	r2, 80032ba <remove_chain+0x2a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80032a6:	f04f 32ff 	mov.w	r2, #4294967295
 80032aa:	4628      	mov	r0, r5
 80032ac:	f7ff fe40 	bl	8002f30 <put_fat>
		if (res != FR_OK) return res;
 80032b0:	4607      	mov	r7, r0
 80032b2:	b110      	cbz	r0, 80032ba <remove_chain+0x2a>
 80032b4:	e023      	b.n	80032fe <remove_chain+0x6e>
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80032b6:	42a2      	cmp	r2, r4
 80032b8:	d921      	bls.n	80032fe <remove_chain+0x6e>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80032ba:	4627      	mov	r7, r4
 80032bc:	4621      	mov	r1, r4
 80032be:	4630      	mov	r0, r6
 80032c0:	f7ff febd 	bl	800303e <get_fat>
		if (nxt == 0) break;				/* Empty cluster? */
 80032c4:	4604      	mov	r4, r0
 80032c6:	b1e0      	cbz	r0, 8003302 <remove_chain+0x72>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80032c8:	2801      	cmp	r0, #1
 80032ca:	d01c      	beq.n	8003306 <remove_chain+0x76>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80032cc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80032d0:	d01b      	beq.n	800330a <remove_chain+0x7a>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80032d2:	2200      	movs	r2, #0
 80032d4:	4639      	mov	r1, r7
 80032d6:	4628      	mov	r0, r5
 80032d8:	f7ff fe2a 	bl	8002f30 <put_fat>
			if (res != FR_OK) return res;
 80032dc:	4607      	mov	r7, r0
 80032de:	b970      	cbnz	r0, 80032fe <remove_chain+0x6e>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80032e0:	692b      	ldr	r3, [r5, #16]
 80032e2:	696a      	ldr	r2, [r5, #20]
 80032e4:	1e91      	subs	r1, r2, #2
 80032e6:	428b      	cmp	r3, r1
 80032e8:	d2e5      	bcs.n	80032b6 <remove_chain+0x26>
			fs->free_clst++;
 80032ea:	3301      	adds	r3, #1
 80032ec:	612b      	str	r3, [r5, #16]
			fs->fsi_flag |= 1;
 80032ee:	792b      	ldrb	r3, [r5, #4]
 80032f0:	f043 0301 	orr.w	r3, r3, #1
 80032f4:	712b      	strb	r3, [r5, #4]
 80032f6:	e7de      	b.n	80032b6 <remove_chain+0x26>
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80032f8:	2702      	movs	r7, #2
 80032fa:	e000      	b.n	80032fe <remove_chain+0x6e>
 80032fc:	2702      	movs	r7, #2
}
 80032fe:	4638      	mov	r0, r7
 8003300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return FR_OK;
 8003302:	2700      	movs	r7, #0
 8003304:	e7fb      	b.n	80032fe <remove_chain+0x6e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8003306:	2702      	movs	r7, #2
 8003308:	e7f9      	b.n	80032fe <remove_chain+0x6e>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800330a:	2701      	movs	r7, #1
 800330c:	e7f7      	b.n	80032fe <remove_chain+0x6e>

0800330e <dir_next>:
{
 800330e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	FATFS *fs = dp->obj.fs;
 8003312:	6806      	ldr	r6, [r0, #0]
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8003314:	6945      	ldr	r5, [r0, #20]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8003316:	69c3      	ldr	r3, [r0, #28]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d06c      	beq.n	80033f6 <dir_next+0xe8>
 800331c:	4604      	mov	r4, r0
 800331e:	4688      	mov	r8, r1
 8003320:	3520      	adds	r5, #32
 8003322:	f5b5 1f00 	cmp.w	r5, #2097152	; 0x200000
 8003326:	d268      	bcs.n	80033fa <dir_next+0xec>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8003328:	f3c5 0708 	ubfx	r7, r5, #0, #9
 800332c:	b93f      	cbnz	r7, 800333e <dir_next+0x30>
		dp->sect++;				/* Next sector */
 800332e:	3301      	adds	r3, #1
 8003330:	61c3      	str	r3, [r0, #28]
		if (!dp->clust) {		/* Static table */
 8003332:	6981      	ldr	r1, [r0, #24]
 8003334:	b979      	cbnz	r1, 8003356 <dir_next+0x48>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8003336:	8933      	ldrh	r3, [r6, #8]
 8003338:	ebb3 1f55 	cmp.w	r3, r5, lsr #5
 800333c:	d907      	bls.n	800334e <dir_next+0x40>
	dp->dptr = ofs;						/* Current entry */
 800333e:	6165      	str	r5, [r4, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8003340:	f106 0330 	add.w	r3, r6, #48	; 0x30
 8003344:	443b      	add	r3, r7
 8003346:	6223      	str	r3, [r4, #32]
	return FR_OK;
 8003348:	2000      	movs	r0, #0
}
 800334a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				dp->sect = 0; return FR_NO_FILE;
 800334e:	2300      	movs	r3, #0
 8003350:	61c3      	str	r3, [r0, #28]
 8003352:	2004      	movs	r0, #4
 8003354:	e7f9      	b.n	800334a <dir_next+0x3c>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8003356:	8973      	ldrh	r3, [r6, #10]
 8003358:	3b01      	subs	r3, #1
 800335a:	ea13 2955 	ands.w	r9, r3, r5, lsr #9
 800335e:	d1ee      	bne.n	800333e <dir_next+0x30>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8003360:	f7ff fe6d 	bl	800303e <get_fat>
 8003364:	4682      	mov	sl, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8003366:	2801      	cmp	r0, #1
 8003368:	d949      	bls.n	80033fe <dir_next+0xf0>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800336a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800336e:	d048      	beq.n	8003402 <dir_next+0xf4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8003370:	6973      	ldr	r3, [r6, #20]
 8003372:	4283      	cmp	r3, r0
 8003374:	d837      	bhi.n	80033e6 <dir_next+0xd8>
					if (!stretch) {								/* If no stretch, report EOT */
 8003376:	f1b8 0f00 	cmp.w	r8, #0
 800337a:	d011      	beq.n	80033a0 <dir_next+0x92>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800337c:	69a1      	ldr	r1, [r4, #24]
 800337e:	4620      	mov	r0, r4
 8003380:	f7ff ff1b 	bl	80031ba <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8003384:	4682      	mov	sl, r0
 8003386:	2800      	cmp	r0, #0
 8003388:	d03d      	beq.n	8003406 <dir_next+0xf8>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800338a:	2801      	cmp	r0, #1
 800338c:	d03d      	beq.n	800340a <dir_next+0xfc>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800338e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003392:	d03c      	beq.n	800340e <dir_next+0x100>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8003394:	4630      	mov	r0, r6
 8003396:	f7ff fbcd 	bl	8002b34 <sync_window>
 800339a:	b128      	cbz	r0, 80033a8 <dir_next+0x9a>
 800339c:	2001      	movs	r0, #1
 800339e:	e7d4      	b.n	800334a <dir_next+0x3c>
						dp->sect = 0; return FR_NO_FILE;
 80033a0:	2300      	movs	r3, #0
 80033a2:	61e3      	str	r3, [r4, #28]
 80033a4:	2004      	movs	r0, #4
 80033a6:	e7d0      	b.n	800334a <dir_next+0x3c>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80033a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033ac:	2100      	movs	r1, #0
 80033ae:	f106 0030 	add.w	r0, r6, #48	; 0x30
 80033b2:	f7ff f9f1 	bl	8002798 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80033b6:	4651      	mov	r1, sl
 80033b8:	4630      	mov	r0, r6
 80033ba:	f7ff fac5 	bl	8002948 <clust2sect>
 80033be:	62f0      	str	r0, [r6, #44]	; 0x2c
 80033c0:	8973      	ldrh	r3, [r6, #10]
 80033c2:	4599      	cmp	r9, r3
 80033c4:	d20b      	bcs.n	80033de <dir_next+0xd0>
						fs->wflag = 1;
 80033c6:	2301      	movs	r3, #1
 80033c8:	70f3      	strb	r3, [r6, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80033ca:	4630      	mov	r0, r6
 80033cc:	f7ff fbb2 	bl	8002b34 <sync_window>
 80033d0:	b9f8      	cbnz	r0, 8003412 <dir_next+0x104>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80033d2:	f109 0901 	add.w	r9, r9, #1
 80033d6:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 80033d8:	3301      	adds	r3, #1
 80033da:	62f3      	str	r3, [r6, #44]	; 0x2c
 80033dc:	e7f0      	b.n	80033c0 <dir_next+0xb2>
					fs->winsect -= n;							/* Restore window offset */
 80033de:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 80033e0:	eba3 0309 	sub.w	r3, r3, r9
 80033e4:	62f3      	str	r3, [r6, #44]	; 0x2c
				dp->clust = clst;		/* Initialize data for new cluster */
 80033e6:	f8c4 a018 	str.w	sl, [r4, #24]
				dp->sect = clust2sect(fs, clst);
 80033ea:	4651      	mov	r1, sl
 80033ec:	4630      	mov	r0, r6
 80033ee:	f7ff faab 	bl	8002948 <clust2sect>
 80033f2:	61e0      	str	r0, [r4, #28]
 80033f4:	e7a3      	b.n	800333e <dir_next+0x30>
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80033f6:	2004      	movs	r0, #4
 80033f8:	e7a7      	b.n	800334a <dir_next+0x3c>
 80033fa:	2004      	movs	r0, #4
 80033fc:	e7a5      	b.n	800334a <dir_next+0x3c>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80033fe:	2002      	movs	r0, #2
 8003400:	e7a3      	b.n	800334a <dir_next+0x3c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8003402:	2001      	movs	r0, #1
 8003404:	e7a1      	b.n	800334a <dir_next+0x3c>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8003406:	2007      	movs	r0, #7
 8003408:	e79f      	b.n	800334a <dir_next+0x3c>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800340a:	2002      	movs	r0, #2
 800340c:	e79d      	b.n	800334a <dir_next+0x3c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800340e:	2001      	movs	r0, #1
 8003410:	e79b      	b.n	800334a <dir_next+0x3c>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8003412:	2001      	movs	r0, #1
 8003414:	e799      	b.n	800334a <dir_next+0x3c>

08003416 <dir_find>:
{
 8003416:	b570      	push	{r4, r5, r6, lr}
 8003418:	4604      	mov	r4, r0
	FATFS *fs = dp->obj.fs;
 800341a:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800341c:	2100      	movs	r1, #0
 800341e:	f7ff fe76 	bl	800310e <dir_sdi>
	if (res != FR_OK) return res;
 8003422:	4605      	mov	r5, r0
 8003424:	b140      	cbz	r0, 8003438 <dir_find+0x22>
}
 8003426:	4628      	mov	r0, r5
 8003428:	bd70      	pop	{r4, r5, r6, pc}
		res = dir_next(dp, 0);	/* Next entry */
 800342a:	2100      	movs	r1, #0
 800342c:	4620      	mov	r0, r4
 800342e:	f7ff ff6e 	bl	800330e <dir_next>
	} while (res == FR_OK);
 8003432:	4605      	mov	r5, r0
 8003434:	2800      	cmp	r0, #0
 8003436:	d1f6      	bne.n	8003426 <dir_find+0x10>
		res = move_window(fs, dp->sect);
 8003438:	69e1      	ldr	r1, [r4, #28]
 800343a:	4630      	mov	r0, r6
 800343c:	f7ff fba3 	bl	8002b86 <move_window>
		if (res != FR_OK) break;
 8003440:	4605      	mov	r5, r0
 8003442:	2800      	cmp	r0, #0
 8003444:	d1ef      	bne.n	8003426 <dir_find+0x10>
		c = dp->dir[DIR_Name];
 8003446:	6a20      	ldr	r0, [r4, #32]
 8003448:	7803      	ldrb	r3, [r0, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800344a:	b17b      	cbz	r3, 800346c <dir_find+0x56>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800344c:	7ac3      	ldrb	r3, [r0, #11]
 800344e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003452:	71a3      	strb	r3, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8003454:	7ac3      	ldrb	r3, [r0, #11]
 8003456:	f013 0f08 	tst.w	r3, #8
 800345a:	d1e6      	bne.n	800342a <dir_find+0x14>
 800345c:	220b      	movs	r2, #11
 800345e:	f104 0124 	add.w	r1, r4, #36	; 0x24
 8003462:	f7ff f99e 	bl	80027a2 <mem_cmp>
 8003466:	2800      	cmp	r0, #0
 8003468:	d1df      	bne.n	800342a <dir_find+0x14>
 800346a:	e7dc      	b.n	8003426 <dir_find+0x10>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800346c:	2504      	movs	r5, #4
 800346e:	e7da      	b.n	8003426 <dir_find+0x10>

08003470 <follow_path>:
{
 8003470:	b530      	push	{r4, r5, lr}
 8003472:	b083      	sub	sp, #12
 8003474:	4604      	mov	r4, r0
 8003476:	9101      	str	r1, [sp, #4]
	FATFS *fs = obj->fs;
 8003478:	6805      	ldr	r5, [r0, #0]
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800347a:	9b01      	ldr	r3, [sp, #4]
 800347c:	781a      	ldrb	r2, [r3, #0]
 800347e:	2a5c      	cmp	r2, #92	; 0x5c
 8003480:	bf18      	it	ne
 8003482:	2a2f      	cmpne	r2, #47	; 0x2f
 8003484:	d102      	bne.n	800348c <follow_path+0x1c>
 8003486:	3301      	adds	r3, #1
 8003488:	9301      	str	r3, [sp, #4]
 800348a:	e7f6      	b.n	800347a <follow_path+0xa>
		obj->sclust = 0;					/* Start from root directory */
 800348c:	2200      	movs	r2, #0
 800348e:	60a2      	str	r2, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	2b1f      	cmp	r3, #31
 8003494:	d81b      	bhi.n	80034ce <follow_path+0x5e>
		dp->fn[NSFLAG] = NS_NONAME;
 8003496:	2380      	movs	r3, #128	; 0x80
 8003498:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800349c:	4611      	mov	r1, r2
 800349e:	4620      	mov	r0, r4
 80034a0:	f7ff fe35 	bl	800310e <dir_sdi>
 80034a4:	4603      	mov	r3, r0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	b003      	add	sp, #12
 80034aa:	bd30      	pop	{r4, r5, pc}
				if (res == FR_NO_FILE) {	/* Object is not found */
 80034ac:	2804      	cmp	r0, #4
 80034ae:	d1fa      	bne.n	80034a6 <follow_path+0x36>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80034b0:	f012 0f04 	tst.w	r2, #4
 80034b4:	d1f7      	bne.n	80034a6 <follow_path+0x36>
 80034b6:	2305      	movs	r3, #5
 80034b8:	e7f5      	b.n	80034a6 <follow_path+0x36>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80034ba:	f105 0130 	add.w	r1, r5, #48	; 0x30
 80034be:	6963      	ldr	r3, [r4, #20]
 80034c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034c4:	4419      	add	r1, r3
 80034c6:	4628      	mov	r0, r5
 80034c8:	f7ff fa5b 	bl	8002982 <ld_clust>
 80034cc:	60a0      	str	r0, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80034ce:	a901      	add	r1, sp, #4
 80034d0:	4620      	mov	r0, r4
 80034d2:	f7ff fa7d 	bl	80029d0 <create_name>
			if (res != FR_OK) break;
 80034d6:	4603      	mov	r3, r0
 80034d8:	2800      	cmp	r0, #0
 80034da:	d1e4      	bne.n	80034a6 <follow_path+0x36>
			res = dir_find(dp);				/* Find an object with the segment name */
 80034dc:	4620      	mov	r0, r4
 80034de:	f7ff ff9a 	bl	8003416 <dir_find>
			ns = dp->fn[NSFLAG];
 80034e2:	f894 202f 	ldrb.w	r2, [r4, #47]	; 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 80034e6:	4603      	mov	r3, r0
 80034e8:	2800      	cmp	r0, #0
 80034ea:	d1df      	bne.n	80034ac <follow_path+0x3c>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80034ec:	f012 0f04 	tst.w	r2, #4
 80034f0:	d1d9      	bne.n	80034a6 <follow_path+0x36>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80034f2:	79a3      	ldrb	r3, [r4, #6]
 80034f4:	f013 0f10 	tst.w	r3, #16
 80034f8:	d1df      	bne.n	80034ba <follow_path+0x4a>
				res = FR_NO_PATH; break;
 80034fa:	2305      	movs	r3, #5
 80034fc:	e7d3      	b.n	80034a6 <follow_path+0x36>

080034fe <dir_alloc>:
{
 80034fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003500:	4604      	mov	r4, r0
 8003502:	460e      	mov	r6, r1
	FATFS *fs = dp->obj.fs;
 8003504:	6807      	ldr	r7, [r0, #0]
	res = dir_sdi(dp, 0);
 8003506:	2100      	movs	r1, #0
 8003508:	f7ff fe01 	bl	800310e <dir_sdi>
	if (res == FR_OK) {
 800350c:	4602      	mov	r2, r0
 800350e:	b9b8      	cbnz	r0, 8003540 <dir_alloc+0x42>
		n = 0;
 8003510:	2500      	movs	r5, #0
 8003512:	e006      	b.n	8003522 <dir_alloc+0x24>
				n = 0;					/* Not a blank entry. Restart to search */
 8003514:	2500      	movs	r5, #0
			res = dir_next(dp, 1);
 8003516:	2101      	movs	r1, #1
 8003518:	4620      	mov	r0, r4
 800351a:	f7ff fef8 	bl	800330e <dir_next>
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800351e:	4602      	mov	r2, r0
 8003520:	b970      	cbnz	r0, 8003540 <dir_alloc+0x42>
			res = move_window(fs, dp->sect);
 8003522:	69e1      	ldr	r1, [r4, #28]
 8003524:	4638      	mov	r0, r7
 8003526:	f7ff fb2e 	bl	8002b86 <move_window>
			if (res != FR_OK) break;
 800352a:	4602      	mov	r2, r0
 800352c:	b940      	cbnz	r0, 8003540 <dir_alloc+0x42>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800352e:	6a23      	ldr	r3, [r4, #32]
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	2b00      	cmp	r3, #0
 8003534:	bf18      	it	ne
 8003536:	2be5      	cmpne	r3, #229	; 0xe5
 8003538:	d1ec      	bne.n	8003514 <dir_alloc+0x16>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800353a:	3501      	adds	r5, #1
 800353c:	42b5      	cmp	r5, r6
 800353e:	d1ea      	bne.n	8003516 <dir_alloc+0x18>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8003540:	2a04      	cmp	r2, #4
 8003542:	d001      	beq.n	8003548 <dir_alloc+0x4a>
}
 8003544:	4610      	mov	r0, r2
 8003546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8003548:	2207      	movs	r2, #7
 800354a:	e7fb      	b.n	8003544 <dir_alloc+0x46>

0800354c <dir_register>:
{
 800354c:	b570      	push	{r4, r5, r6, lr}
 800354e:	4604      	mov	r4, r0
	FATFS *fs = dp->obj.fs;
 8003550:	6806      	ldr	r6, [r0, #0]
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8003552:	2101      	movs	r1, #1
 8003554:	f7ff ffd3 	bl	80034fe <dir_alloc>
	if (res == FR_OK) {
 8003558:	4605      	mov	r5, r0
 800355a:	b108      	cbz	r0, 8003560 <dir_register+0x14>
}
 800355c:	4628      	mov	r0, r5
 800355e:	bd70      	pop	{r4, r5, r6, pc}
		res = move_window(fs, dp->sect);
 8003560:	69e1      	ldr	r1, [r4, #28]
 8003562:	4630      	mov	r0, r6
 8003564:	f7ff fb0f 	bl	8002b86 <move_window>
		if (res == FR_OK) {
 8003568:	4605      	mov	r5, r0
 800356a:	2800      	cmp	r0, #0
 800356c:	d1f6      	bne.n	800355c <dir_register+0x10>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800356e:	2220      	movs	r2, #32
 8003570:	2100      	movs	r1, #0
 8003572:	6a20      	ldr	r0, [r4, #32]
 8003574:	f7ff f910 	bl	8002798 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8003578:	220b      	movs	r2, #11
 800357a:	f104 0124 	add.w	r1, r4, #36	; 0x24
 800357e:	6a20      	ldr	r0, [r4, #32]
 8003580:	f7ff f8fe 	bl	8002780 <mem_cpy>
			fs->wflag = 1;
 8003584:	2301      	movs	r3, #1
 8003586:	70f3      	strb	r3, [r6, #3]
 8003588:	e7e8      	b.n	800355c <dir_register+0x10>
	...

0800358c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800358c:	b570      	push	{r4, r5, r6, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	9001      	str	r0, [sp, #4]
 8003592:	9100      	str	r1, [sp, #0]
 8003594:	4614      	mov	r4, r2
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8003596:	9103      	str	r1, [sp, #12]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8003598:	a803      	add	r0, sp, #12
 800359a:	f7ff fa83 	bl	8002aa4 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800359e:	1e05      	subs	r5, r0, #0
 80035a0:	db22      	blt.n	80035e8 <f_mount+0x5c>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80035a2:	4b12      	ldr	r3, [pc, #72]	; (80035ec <f_mount+0x60>)
 80035a4:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 80035a8:	6a1e      	ldr	r6, [r3, #32]

	if (cfs) {
 80035aa:	b126      	cbz	r6, 80035b6 <f_mount+0x2a>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80035ac:	4630      	mov	r0, r6
 80035ae:	f7ff f9ad 	bl	800290c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80035b2:	2300      	movs	r3, #0
 80035b4:	7033      	strb	r3, [r6, #0]
	}

	if (fs) {
 80035b6:	9b01      	ldr	r3, [sp, #4]
 80035b8:	b10b      	cbz	r3, 80035be <f_mount+0x32>
		fs->fs_type = 0;				/* Clear new fs object */
 80035ba:	2200      	movs	r2, #0
 80035bc:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80035be:	9a01      	ldr	r2, [sp, #4]
 80035c0:	480a      	ldr	r0, [pc, #40]	; (80035ec <f_mount+0x60>)
 80035c2:	eb00 0085 	add.w	r0, r0, r5, lsl #2
 80035c6:	6202      	str	r2, [r0, #32]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80035c8:	3c01      	subs	r4, #1
 80035ca:	bf18      	it	ne
 80035cc:	2401      	movne	r4, #1
 80035ce:	2a00      	cmp	r2, #0
 80035d0:	bf08      	it	eq
 80035d2:	2401      	moveq	r4, #1
 80035d4:	b114      	cbz	r4, 80035dc <f_mount+0x50>
 80035d6:	2000      	movs	r0, #0

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
	LEAVE_FF(fs, res);
}
 80035d8:	b004      	add	sp, #16
 80035da:	bd70      	pop	{r4, r5, r6, pc}
	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80035dc:	2200      	movs	r2, #0
 80035de:	a901      	add	r1, sp, #4
 80035e0:	4668      	mov	r0, sp
 80035e2:	f7ff fb27 	bl	8002c34 <find_volume>
	LEAVE_FF(fs, res);
 80035e6:	e7f7      	b.n	80035d8 <f_mount+0x4c>
	if (vol < 0) return FR_INVALID_DRIVE;
 80035e8:	200b      	movs	r0, #11
 80035ea:	e7f5      	b.n	80035d8 <f_mount+0x4c>
 80035ec:	2000067c 	.word	0x2000067c

080035f0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80035f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80035f4:	b091      	sub	sp, #68	; 0x44
 80035f6:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80035f8:	2800      	cmp	r0, #0
 80035fa:	f000 810f 	beq.w	800381c <f_open+0x22c>
 80035fe:	4615      	mov	r5, r2
 8003600:	4606      	mov	r6, r0

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8003602:	f002 073f 	and.w	r7, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 8003606:	463a      	mov	r2, r7
 8003608:	a903      	add	r1, sp, #12
 800360a:	a801      	add	r0, sp, #4
 800360c:	f7ff fb12 	bl	8002c34 <find_volume>
	if (res == FR_OK) {
 8003610:	4604      	mov	r4, r0
 8003612:	b130      	cbz	r0, 8003622 <f_open+0x32>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8003614:	b10c      	cbz	r4, 800361a <f_open+0x2a>
 8003616:	2300      	movs	r3, #0
 8003618:	6033      	str	r3, [r6, #0]

	LEAVE_FF(fs, res);
}
 800361a:	4620      	mov	r0, r4
 800361c:	b011      	add	sp, #68	; 0x44
 800361e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		dj.obj.fs = fs;
 8003622:	9b03      	ldr	r3, [sp, #12]
 8003624:	9304      	str	r3, [sp, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 8003626:	9901      	ldr	r1, [sp, #4]
 8003628:	a804      	add	r0, sp, #16
 800362a:	f7ff ff21 	bl	8003470 <follow_path>
		if (res == FR_OK) {
 800362e:	4604      	mov	r4, r0
 8003630:	b960      	cbnz	r0, 800364c <f_open+0x5c>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8003632:	f99d 303f 	ldrsb.w	r3, [sp, #63]	; 0x3f
 8003636:	2b00      	cmp	r3, #0
 8003638:	db50      	blt.n	80036dc <f_open+0xec>
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800363a:	f037 0301 	bics.w	r3, r7, #1
 800363e:	bf14      	ite	ne
 8003640:	2101      	movne	r1, #1
 8003642:	2100      	moveq	r1, #0
 8003644:	a804      	add	r0, sp, #16
 8003646:	f7ff f8c3 	bl	80027d0 <chk_lock>
 800364a:	4604      	mov	r4, r0
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800364c:	f015 0f1c 	tst.w	r5, #28
 8003650:	d05a      	beq.n	8003708 <f_open+0x118>
			if (res != FR_OK) {					/* No file, create new */
 8003652:	2c00      	cmp	r4, #0
 8003654:	d04e      	beq.n	80036f4 <f_open+0x104>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8003656:	2c04      	cmp	r4, #4
 8003658:	d042      	beq.n	80036e0 <f_open+0xf0>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800365a:	f047 0708 	orr.w	r7, r7, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800365e:	2c00      	cmp	r4, #0
 8003660:	d161      	bne.n	8003726 <f_open+0x136>
 8003662:	f017 0f08 	tst.w	r7, #8
 8003666:	d05e      	beq.n	8003726 <f_open+0x136>
				dw = GET_FATTIME();
 8003668:	f7ff f86a 	bl	8002740 <get_fattime>
 800366c:	4605      	mov	r5, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800366e:	4601      	mov	r1, r0
 8003670:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003672:	300e      	adds	r0, #14
 8003674:	f7ff f87a 	bl	800276c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8003678:	4629      	mov	r1, r5
 800367a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800367c:	3016      	adds	r0, #22
 800367e:	f7ff f875 	bl	800276c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8003682:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003684:	2220      	movs	r2, #32
 8003686:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8003688:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800368c:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 8003690:	4649      	mov	r1, r9
 8003692:	4640      	mov	r0, r8
 8003694:	f7ff f975 	bl	8002982 <ld_clust>
 8003698:	4605      	mov	r5, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800369a:	2200      	movs	r2, #0
 800369c:	4649      	mov	r1, r9
 800369e:	4640      	mov	r0, r8
 80036a0:	f7ff f982 	bl	80029a8 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80036a4:	2100      	movs	r1, #0
 80036a6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80036a8:	301c      	adds	r0, #28
 80036aa:	f7ff f85f 	bl	800276c <st_dword>
					fs->wflag = 1;
 80036ae:	9b03      	ldr	r3, [sp, #12]
 80036b0:	2201      	movs	r2, #1
 80036b2:	70da      	strb	r2, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 80036b4:	b3bd      	cbz	r5, 8003726 <f_open+0x136>
						dw = fs->winsect;
 80036b6:	9b03      	ldr	r3, [sp, #12]
 80036b8:	f8d3 802c 	ldr.w	r8, [r3, #44]	; 0x2c
						res = remove_chain(&dj.obj, cl, 0);
 80036bc:	2200      	movs	r2, #0
 80036be:	4629      	mov	r1, r5
 80036c0:	a804      	add	r0, sp, #16
 80036c2:	f7ff fde5 	bl	8003290 <remove_chain>
						if (res == FR_OK) {
 80036c6:	4604      	mov	r4, r0
 80036c8:	bb68      	cbnz	r0, 8003726 <f_open+0x136>
							res = move_window(fs, dw);
 80036ca:	4641      	mov	r1, r8
 80036cc:	9803      	ldr	r0, [sp, #12]
 80036ce:	f7ff fa5a 	bl	8002b86 <move_window>
 80036d2:	4604      	mov	r4, r0
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80036d4:	3d01      	subs	r5, #1
 80036d6:	9b03      	ldr	r3, [sp, #12]
 80036d8:	60dd      	str	r5, [r3, #12]
 80036da:	e024      	b.n	8003726 <f_open+0x136>
				res = FR_INVALID_NAME;
 80036dc:	2406      	movs	r4, #6
 80036de:	e7b5      	b.n	800364c <f_open+0x5c>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80036e0:	f7ff f8b2 	bl	8002848 <enq_lock>
 80036e4:	b908      	cbnz	r0, 80036ea <f_open+0xfa>
 80036e6:	2412      	movs	r4, #18
 80036e8:	e7b7      	b.n	800365a <f_open+0x6a>
 80036ea:	a804      	add	r0, sp, #16
 80036ec:	f7ff ff2e 	bl	800354c <dir_register>
 80036f0:	4604      	mov	r4, r0
 80036f2:	e7b2      	b.n	800365a <f_open+0x6a>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80036f4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80036f8:	f013 0f11 	tst.w	r3, #17
 80036fc:	d112      	bne.n	8003724 <f_open+0x134>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80036fe:	f015 0f04 	tst.w	r5, #4
 8003702:	d0ac      	beq.n	800365e <f_open+0x6e>
 8003704:	2408      	movs	r4, #8
 8003706:	e00e      	b.n	8003726 <f_open+0x136>
			if (res == FR_OK) {					/* Following succeeded */
 8003708:	b96c      	cbnz	r4, 8003726 <f_open+0x136>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800370a:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800370e:	f013 0f10 	tst.w	r3, #16
 8003712:	d14c      	bne.n	80037ae <f_open+0x1be>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8003714:	f015 0f02 	tst.w	r5, #2
 8003718:	d005      	beq.n	8003726 <f_open+0x136>
 800371a:	f013 0f01 	tst.w	r3, #1
 800371e:	d002      	beq.n	8003726 <f_open+0x136>
						res = FR_DENIED;
 8003720:	2407      	movs	r4, #7
 8003722:	e016      	b.n	8003752 <f_open+0x162>
					res = FR_DENIED;
 8003724:	2407      	movs	r4, #7
		if (res == FR_OK) {
 8003726:	b9a4      	cbnz	r4, 8003752 <f_open+0x162>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8003728:	f017 0f08 	tst.w	r7, #8
 800372c:	d001      	beq.n	8003732 <f_open+0x142>
				mode |= FA_MODIFIED;
 800372e:	f047 0740 	orr.w	r7, r7, #64	; 0x40
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8003732:	9b03      	ldr	r3, [sp, #12]
 8003734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003736:	6273      	str	r3, [r6, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8003738:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800373a:	62b3      	str	r3, [r6, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800373c:	f037 0301 	bics.w	r3, r7, #1
 8003740:	bf14      	ite	ne
 8003742:	2101      	movne	r1, #1
 8003744:	2100      	moveq	r1, #0
 8003746:	a804      	add	r0, sp, #16
 8003748:	f7ff f88e 	bl	8002868 <inc_lock>
 800374c:	6130      	str	r0, [r6, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800374e:	2800      	cmp	r0, #0
 8003750:	d062      	beq.n	8003818 <f_open+0x228>
		if (res == FR_OK) {
 8003752:	2c00      	cmp	r4, #0
 8003754:	f47f af5e 	bne.w	8003614 <f_open+0x24>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8003758:	9d03      	ldr	r5, [sp, #12]
 800375a:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800375e:	4641      	mov	r1, r8
 8003760:	4628      	mov	r0, r5
 8003762:	f7ff f90e 	bl	8002982 <ld_clust>
 8003766:	60b0      	str	r0, [r6, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8003768:	f108 001c 	add.w	r0, r8, #28
 800376c:	f7fe ffef 	bl	800274e <ld_dword>
 8003770:	60f0      	str	r0, [r6, #12]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8003772:	2100      	movs	r1, #0
 8003774:	62f1      	str	r1, [r6, #44]	; 0x2c
			fp->obj.fs = fs;	 	/* Validate the file object */
 8003776:	6035      	str	r5, [r6, #0]
			fp->obj.id = fs->id;
 8003778:	88eb      	ldrh	r3, [r5, #6]
 800377a:	80b3      	strh	r3, [r6, #4]
			fp->flag = mode;		/* Set file access mode */
 800377c:	7537      	strb	r7, [r6, #20]
			fp->err = 0;			/* Clear error flag */
 800377e:	7571      	strb	r1, [r6, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8003780:	6231      	str	r1, [r6, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8003782:	61b1      	str	r1, [r6, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8003784:	f106 0830 	add.w	r8, r6, #48	; 0x30
 8003788:	f44f 7200 	mov.w	r2, #512	; 0x200
 800378c:	4640      	mov	r0, r8
 800378e:	f7ff f803 	bl	8002798 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8003792:	f017 0f20 	tst.w	r7, #32
 8003796:	f43f af3d 	beq.w	8003614 <f_open+0x24>
 800379a:	68f5      	ldr	r5, [r6, #12]
 800379c:	2d00      	cmp	r5, #0
 800379e:	f43f af39 	beq.w	8003614 <f_open+0x24>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80037a2:	61b5      	str	r5, [r6, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80037a4:	9b03      	ldr	r3, [sp, #12]
 80037a6:	895f      	ldrh	r7, [r3, #10]
 80037a8:	027f      	lsls	r7, r7, #9
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80037aa:	68b1      	ldr	r1, [r6, #8]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80037ac:	e005      	b.n	80037ba <f_open+0x1ca>
					res = FR_NO_FILE;
 80037ae:	2404      	movs	r4, #4
 80037b0:	e7cf      	b.n	8003752 <f_open+0x162>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80037b2:	f1b1 3fff 	cmp.w	r1, #4294967295
 80037b6:	d010      	beq.n	80037da <f_open+0x1ea>
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80037b8:	1bed      	subs	r5, r5, r7
 80037ba:	42bd      	cmp	r5, r7
 80037bc:	bf94      	ite	ls
 80037be:	2300      	movls	r3, #0
 80037c0:	2301      	movhi	r3, #1
 80037c2:	2c00      	cmp	r4, #0
 80037c4:	bf18      	it	ne
 80037c6:	2300      	movne	r3, #0
 80037c8:	b14b      	cbz	r3, 80037de <f_open+0x1ee>
					clst = get_fat(&fp->obj, clst);
 80037ca:	4630      	mov	r0, r6
 80037cc:	f7ff fc37 	bl	800303e <get_fat>
 80037d0:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 80037d2:	2801      	cmp	r0, #1
 80037d4:	d8ed      	bhi.n	80037b2 <f_open+0x1c2>
 80037d6:	2402      	movs	r4, #2
 80037d8:	e7eb      	b.n	80037b2 <f_open+0x1c2>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80037da:	2401      	movs	r4, #1
 80037dc:	e7ec      	b.n	80037b8 <f_open+0x1c8>
				fp->clust = clst;
 80037de:	61f1      	str	r1, [r6, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80037e0:	2c00      	cmp	r4, #0
 80037e2:	f47f af17 	bne.w	8003614 <f_open+0x24>
 80037e6:	f3c5 0308 	ubfx	r3, r5, #0, #9
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	f43f af12 	beq.w	8003614 <f_open+0x24>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80037f0:	9f03      	ldr	r7, [sp, #12]
 80037f2:	4638      	mov	r0, r7
 80037f4:	f7ff f8a8 	bl	8002948 <clust2sect>
 80037f8:	b908      	cbnz	r0, 80037fe <f_open+0x20e>
						res = FR_INT_ERR;
 80037fa:	2402      	movs	r4, #2
 80037fc:	e70b      	b.n	8003616 <f_open+0x26>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80037fe:	eb00 2255 	add.w	r2, r0, r5, lsr #9
 8003802:	6232      	str	r2, [r6, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8003804:	2301      	movs	r3, #1
 8003806:	4641      	mov	r1, r8
 8003808:	7878      	ldrb	r0, [r7, #1]
 800380a:	f7fe ff81 	bl	8002710 <disk_read>
 800380e:	2800      	cmp	r0, #0
 8003810:	f43f af00 	beq.w	8003614 <f_open+0x24>
 8003814:	2401      	movs	r4, #1
 8003816:	e6fe      	b.n	8003616 <f_open+0x26>
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8003818:	2402      	movs	r4, #2
 800381a:	e6fb      	b.n	8003614 <f_open+0x24>
	if (!fp) return FR_INVALID_OBJECT;
 800381c:	2409      	movs	r4, #9
 800381e:	e6fc      	b.n	800361a <f_open+0x2a>

08003820 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8003820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003824:	b085      	sub	sp, #20
 8003826:	4604      	mov	r4, r0
 8003828:	460e      	mov	r6, r1
 800382a:	4617      	mov	r7, r2
 800382c:	4698      	mov	r8, r3
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 800382e:	2300      	movs	r3, #0
 8003830:	f8c8 3000 	str.w	r3, [r8]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8003834:	9001      	str	r0, [sp, #4]
 8003836:	a903      	add	r1, sp, #12
 8003838:	f7ff f959 	bl	8002aee <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800383c:	9000      	str	r0, [sp, #0]
 800383e:	2800      	cmp	r0, #0
 8003840:	f040 80ae 	bne.w	80039a0 <f_read+0x180>
 8003844:	7d63      	ldrb	r3, [r4, #21]
 8003846:	9300      	str	r3, [sp, #0]
 8003848:	2b00      	cmp	r3, #0
 800384a:	f040 80a9 	bne.w	80039a0 <f_read+0x180>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800384e:	7d23      	ldrb	r3, [r4, #20]
 8003850:	f013 0f01 	tst.w	r3, #1
 8003854:	f000 80c3 	beq.w	80039de <f_read+0x1be>
	remain = fp->obj.objsize - fp->fptr;
 8003858:	68e5      	ldr	r5, [r4, #12]
 800385a:	69a3      	ldr	r3, [r4, #24]
 800385c:	1aed      	subs	r5, r5, r3
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800385e:	42bd      	cmp	r5, r7
 8003860:	d362      	bcc.n	8003928 <f_read+0x108>
 8003862:	463d      	mov	r5, r7
 8003864:	e060      	b.n	8003928 <f_read+0x108>
			if (csect == 0) {					/* On the cluster boundary? */
				if (fp->fptr == 0) {			/* On the top of the file? */
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8003866:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003868:	b11b      	cbz	r3, 8003872 <f_read+0x52>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800386a:	4620      	mov	r0, r4
 800386c:	f7ff f878 	bl	8002960 <clmt_clust>
 8003870:	e06a      	b.n	8003948 <f_read+0x128>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8003872:	69e1      	ldr	r1, [r4, #28]
 8003874:	9801      	ldr	r0, [sp, #4]
 8003876:	f7ff fbe2 	bl	800303e <get_fat>
 800387a:	e065      	b.n	8003948 <f_read+0x128>
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800387c:	f04f 0a02 	mov.w	sl, #2
 8003880:	f884 a015 	strb.w	sl, [r4, #21]
 8003884:	f8cd a000 	str.w	sl, [sp]
 8003888:	e08a      	b.n	80039a0 <f_read+0x180>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800388a:	f04f 0a01 	mov.w	sl, #1
 800388e:	f884 a015 	strb.w	sl, [r4, #21]
 8003892:	f8cd a000 	str.w	sl, [sp]
 8003896:	e083      	b.n	80039a0 <f_read+0x180>
				fp->clust = clst;				/* Update current cluster */
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
			if (!sect) ABORT(fs, FR_INT_ERR);
 8003898:	f04f 0a02 	mov.w	sl, #2
 800389c:	f884 a015 	strb.w	sl, [r4, #21]
 80038a0:	f8cd a000 	str.w	sl, [sp]
 80038a4:	e07c      	b.n	80039a0 <f_read+0x180>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80038a6:	f994 3014 	ldrsb.w	r3, [r4, #20]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	db02      	blt.n	80038b4 <f_read+0x94>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80038ae:	ea4f 274a 	mov.w	r7, sl, lsl #9
				continue;
 80038b2:	e02f      	b.n	8003914 <f_read+0xf4>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80038b4:	6a20      	ldr	r0, [r4, #32]
 80038b6:	eba0 0009 	sub.w	r0, r0, r9
 80038ba:	4550      	cmp	r0, sl
 80038bc:	d2f7      	bcs.n	80038ae <f_read+0x8e>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80038be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038c2:	f104 0130 	add.w	r1, r4, #48	; 0x30
 80038c6:	eb06 2040 	add.w	r0, r6, r0, lsl #9
 80038ca:	f7fe ff59 	bl	8002780 <mem_cpy>
 80038ce:	e7ee      	b.n	80038ae <f_read+0x8e>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80038d0:	6a22      	ldr	r2, [r4, #32]
 80038d2:	454a      	cmp	r2, r9
 80038d4:	d00d      	beq.n	80038f2 <f_read+0xd2>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80038d6:	f994 3014 	ldrsb.w	r3, [r4, #20]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	db64      	blt.n	80039a8 <f_read+0x188>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
					fp->flag &= (BYTE)~FA_DIRTY;
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80038de:	2301      	movs	r3, #1
 80038e0:	464a      	mov	r2, r9
 80038e2:	f104 0130 	add.w	r1, r4, #48	; 0x30
 80038e6:	9803      	ldr	r0, [sp, #12]
 80038e8:	7840      	ldrb	r0, [r0, #1]
 80038ea:	f7fe ff11 	bl	8002710 <disk_read>
 80038ee:	2800      	cmp	r0, #0
 80038f0:	d16e      	bne.n	80039d0 <f_read+0x1b0>
			}
#endif
			fp->sect = sect;
 80038f2:	f8c4 9020 	str.w	r9, [r4, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80038f6:	69a3      	ldr	r3, [r4, #24]
 80038f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038fc:	f5c3 7700 	rsb	r7, r3, #512	; 0x200
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8003900:	42bd      	cmp	r5, r7
 8003902:	d200      	bcs.n	8003906 <f_read+0xe6>
 8003904:	462f      	mov	r7, r5
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8003906:	f104 0130 	add.w	r1, r4, #48	; 0x30
 800390a:	463a      	mov	r2, r7
 800390c:	4419      	add	r1, r3
 800390e:	4630      	mov	r0, r6
 8003910:	f7fe ff36 	bl	8002780 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8003914:	443e      	add	r6, r7
 8003916:	69a3      	ldr	r3, [r4, #24]
 8003918:	443b      	add	r3, r7
 800391a:	61a3      	str	r3, [r4, #24]
 800391c:	f8d8 3000 	ldr.w	r3, [r8]
 8003920:	443b      	add	r3, r7
 8003922:	f8c8 3000 	str.w	r3, [r8]
 8003926:	1bed      	subs	r5, r5, r7
	for ( ;  btr;								/* Repeat until all data read */
 8003928:	2d00      	cmp	r5, #0
 800392a:	d039      	beq.n	80039a0 <f_read+0x180>
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800392c:	69a1      	ldr	r1, [r4, #24]
 800392e:	f3c1 0308 	ubfx	r3, r1, #0, #9
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1df      	bne.n	80038f6 <f_read+0xd6>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8003936:	9b03      	ldr	r3, [sp, #12]
 8003938:	895f      	ldrh	r7, [r3, #10]
 800393a:	3f01      	subs	r7, #1
			if (csect == 0) {					/* On the cluster boundary? */
 800393c:	ea17 2751 	ands.w	r7, r7, r1, lsr #9
 8003940:	d108      	bne.n	8003954 <f_read+0x134>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8003942:	2900      	cmp	r1, #0
 8003944:	d18f      	bne.n	8003866 <f_read+0x46>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8003946:	68a0      	ldr	r0, [r4, #8]
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8003948:	2801      	cmp	r0, #1
 800394a:	d997      	bls.n	800387c <f_read+0x5c>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800394c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003950:	d09b      	beq.n	800388a <f_read+0x6a>
				fp->clust = clst;				/* Update current cluster */
 8003952:	61e0      	str	r0, [r4, #28]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8003954:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8003958:	69e1      	ldr	r1, [r4, #28]
 800395a:	4658      	mov	r0, fp
 800395c:	f7fe fff4 	bl	8002948 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 8003960:	4681      	mov	r9, r0
 8003962:	2800      	cmp	r0, #0
 8003964:	d098      	beq.n	8003898 <f_read+0x78>
			sect += csect;
 8003966:	44b9      	add	r9, r7
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8003968:	ea4f 2a55 	mov.w	sl, r5, lsr #9
			if (cc) {							/* Read maximum contiguous sectors directly */
 800396c:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8003970:	d3ae      	bcc.n	80038d0 <f_read+0xb0>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8003972:	eb07 030a 	add.w	r3, r7, sl
 8003976:	f8bb 200a 	ldrh.w	r2, [fp, #10]
 800397a:	4293      	cmp	r3, r2
 800397c:	d901      	bls.n	8003982 <f_read+0x162>
					cc = fs->csize - csect;
 800397e:	eba2 0a07 	sub.w	sl, r2, r7
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003982:	4653      	mov	r3, sl
 8003984:	464a      	mov	r2, r9
 8003986:	4631      	mov	r1, r6
 8003988:	f89b 0001 	ldrb.w	r0, [fp, #1]
 800398c:	f7fe fec0 	bl	8002710 <disk_read>
 8003990:	2800      	cmp	r0, #0
 8003992:	d088      	beq.n	80038a6 <f_read+0x86>
 8003994:	f04f 0a01 	mov.w	sl, #1
 8003998:	f884 a015 	strb.w	sl, [r4, #21]
 800399c:	f8cd a000 	str.w	sl, [sp]
#endif
	}

	LEAVE_FF(fs, FR_OK);
}
 80039a0:	9800      	ldr	r0, [sp, #0]
 80039a2:	b005      	add	sp, #20
 80039a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80039a8:	2301      	movs	r3, #1
 80039aa:	f104 0130 	add.w	r1, r4, #48	; 0x30
 80039ae:	f89b 0001 	ldrb.w	r0, [fp, #1]
 80039b2:	f7fe feb9 	bl	8002728 <disk_write>
 80039b6:	b920      	cbnz	r0, 80039c2 <f_read+0x1a2>
					fp->flag &= (BYTE)~FA_DIRTY;
 80039b8:	7d23      	ldrb	r3, [r4, #20]
 80039ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039be:	7523      	strb	r3, [r4, #20]
 80039c0:	e78d      	b.n	80038de <f_read+0xbe>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80039c2:	f04f 0a01 	mov.w	sl, #1
 80039c6:	f884 a015 	strb.w	sl, [r4, #21]
 80039ca:	f8cd a000 	str.w	sl, [sp]
 80039ce:	e7e7      	b.n	80039a0 <f_read+0x180>
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80039d0:	f04f 0a01 	mov.w	sl, #1
 80039d4:	f884 a015 	strb.w	sl, [r4, #21]
 80039d8:	f8cd a000 	str.w	sl, [sp]
 80039dc:	e7e0      	b.n	80039a0 <f_read+0x180>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80039de:	2307      	movs	r3, #7
 80039e0:	9300      	str	r3, [sp, #0]
 80039e2:	e7dd      	b.n	80039a0 <f_read+0x180>

080039e4 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80039e4:	b530      	push	{r4, r5, lr}
 80039e6:	b085      	sub	sp, #20
 80039e8:	9101      	str	r1, [sp, #4]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 80039ea:	2800      	cmp	r0, #0
 80039ec:	d03d      	beq.n	8003a6a <f_opendir+0x86>
 80039ee:	4605      	mov	r5, r0

	/* Get logical drive */
	obj = &dp->obj;
	res = find_volume(&path, &fs, 0);
 80039f0:	2200      	movs	r2, #0
 80039f2:	a903      	add	r1, sp, #12
 80039f4:	a801      	add	r0, sp, #4
 80039f6:	f7ff f91d 	bl	8002c34 <find_volume>
	if (res == FR_OK) {
 80039fa:	4604      	mov	r4, r0
 80039fc:	b128      	cbz	r0, 8003a0a <f_opendir+0x26>
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 80039fe:	b10c      	cbz	r4, 8003a04 <f_opendir+0x20>
 8003a00:	2300      	movs	r3, #0
 8003a02:	602b      	str	r3, [r5, #0]

	LEAVE_FF(fs, res);
}
 8003a04:	4620      	mov	r0, r4
 8003a06:	b005      	add	sp, #20
 8003a08:	bd30      	pop	{r4, r5, pc}
		obj->fs = fs;
 8003a0a:	9b03      	ldr	r3, [sp, #12]
 8003a0c:	602b      	str	r3, [r5, #0]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8003a0e:	9901      	ldr	r1, [sp, #4]
 8003a10:	4628      	mov	r0, r5
 8003a12:	f7ff fd2d 	bl	8003470 <follow_path>
		if (res == FR_OK) {						/* Follow completed */
 8003a16:	4604      	mov	r4, r0
 8003a18:	bb18      	cbnz	r0, 8003a62 <f_opendir+0x7e>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8003a1a:	f995 302f 	ldrsb.w	r3, [r5, #47]	; 0x2f
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	db08      	blt.n	8003a34 <f_opendir+0x50>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8003a22:	79ab      	ldrb	r3, [r5, #6]
 8003a24:	f013 0f10 	tst.w	r3, #16
 8003a28:	d01a      	beq.n	8003a60 <f_opendir+0x7c>
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8003a2a:	6a29      	ldr	r1, [r5, #32]
 8003a2c:	9803      	ldr	r0, [sp, #12]
 8003a2e:	f7fe ffa8 	bl	8002982 <ld_clust>
 8003a32:	60a8      	str	r0, [r5, #8]
				obj->id = fs->id;
 8003a34:	9b03      	ldr	r3, [sp, #12]
 8003a36:	88db      	ldrh	r3, [r3, #6]
 8003a38:	80ab      	strh	r3, [r5, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8003a3a:	2100      	movs	r1, #0
 8003a3c:	4628      	mov	r0, r5
 8003a3e:	f7ff fb66 	bl	800310e <dir_sdi>
				if (res == FR_OK) {
 8003a42:	4604      	mov	r4, r0
 8003a44:	b968      	cbnz	r0, 8003a62 <f_opendir+0x7e>
					if (obj->sclust) {
 8003a46:	68ab      	ldr	r3, [r5, #8]
 8003a48:	b913      	cbnz	r3, 8003a50 <f_opendir+0x6c>
						obj->lockid = 0;	/* Root directory need not to be locked */
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	612b      	str	r3, [r5, #16]
 8003a4e:	e008      	b.n	8003a62 <f_opendir+0x7e>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8003a50:	2100      	movs	r1, #0
 8003a52:	4628      	mov	r0, r5
 8003a54:	f7fe ff08 	bl	8002868 <inc_lock>
 8003a58:	6128      	str	r0, [r5, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8003a5a:	b910      	cbnz	r0, 8003a62 <f_opendir+0x7e>
 8003a5c:	2412      	movs	r4, #18
 8003a5e:	e7ce      	b.n	80039fe <f_opendir+0x1a>
					res = FR_NO_PATH;
 8003a60:	2405      	movs	r4, #5
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8003a62:	2c04      	cmp	r4, #4
 8003a64:	d1cb      	bne.n	80039fe <f_opendir+0x1a>
 8003a66:	2405      	movs	r4, #5
 8003a68:	e7ca      	b.n	8003a00 <f_opendir+0x1c>
	if (!dp) return FR_INVALID_OBJECT;
 8003a6a:	2409      	movs	r4, #9
 8003a6c:	e7ca      	b.n	8003a04 <f_opendir+0x20>
	...

08003a70 <FATFS_LinkDriverEx>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8003a70:	4b10      	ldr	r3, [pc, #64]	; (8003ab4 <FATFS_LinkDriverEx+0x44>)
 8003a72:	7b9b      	ldrb	r3, [r3, #14]
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d901      	bls.n	8003a7e <FATFS_LinkDriverEx+0xe>
  uint8_t ret = 1;
 8003a7a:	2001      	movs	r0, #1
    path[3] = 0;
    ret = 0;
  }

  return ret;
}
 8003a7c:	4770      	bx	lr
{
 8003a7e:	b430      	push	{r4, r5}
 8003a80:	4604      	mov	r4, r0
    disk.is_initialized[disk.nbr] = 0;
 8003a82:	4b0c      	ldr	r3, [pc, #48]	; (8003ab4 <FATFS_LinkDriverEx+0x44>)
 8003a84:	7b9d      	ldrb	r5, [r3, #14]
 8003a86:	b2ed      	uxtb	r5, r5
 8003a88:	2000      	movs	r0, #0
 8003a8a:	5558      	strb	r0, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8003a8c:	7b9d      	ldrb	r5, [r3, #14]
 8003a8e:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8003a92:	606c      	str	r4, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8003a94:	7b9c      	ldrb	r4, [r3, #14]
 8003a96:	441c      	add	r4, r3
 8003a98:	7322      	strb	r2, [r4, #12]
    DiskNum = disk.nbr++;
 8003a9a:	7b9a      	ldrb	r2, [r3, #14]
 8003a9c:	1c54      	adds	r4, r2, #1
 8003a9e:	b2e4      	uxtb	r4, r4
 8003aa0:	739c      	strb	r4, [r3, #14]
    path[0] = DiskNum + '0';
 8003aa2:	3230      	adds	r2, #48	; 0x30
 8003aa4:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 8003aa6:	233a      	movs	r3, #58	; 0x3a
 8003aa8:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8003aaa:	232f      	movs	r3, #47	; 0x2f
 8003aac:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8003aae:	70c8      	strb	r0, [r1, #3]
}
 8003ab0:	bc30      	pop	{r4, r5}
 8003ab2:	4770      	bx	lr
 8003ab4:	200006a8 	.word	0x200006a8

08003ab8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8003ab8:	b508      	push	{r3, lr}
  return FATFS_LinkDriverEx(drv, path, 0);
 8003aba:	2200      	movs	r2, #0
 8003abc:	f7ff ffd8 	bl	8003a70 <FATFS_LinkDriverEx>
}
 8003ac0:	bd08      	pop	{r3, pc}
	...

08003ac4 <SD_CheckStatus>:
#endif /* _USE_IOCTL == 1 */
};

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
{
 8003ac4:	b508      	push	{r3, lr}
  Stat = STA_NOINIT;
 8003ac6:	4b07      	ldr	r3, [pc, #28]	; (8003ae4 <SD_CheckStatus+0x20>)
 8003ac8:	2201      	movs	r2, #1
 8003aca:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8003acc:	f7fe fbe0 	bl	8002290 <BSP_SD_GetCardState>
 8003ad0:	b920      	cbnz	r0, 8003adc <SD_CheckStatus+0x18>
  {
    Stat &= ~STA_NOINIT;
 8003ad2:	4a04      	ldr	r2, [pc, #16]	; (8003ae4 <SD_CheckStatus+0x20>)
 8003ad4:	7813      	ldrb	r3, [r2, #0]
 8003ad6:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003ada:	7013      	strb	r3, [r2, #0]
  }

  return Stat;
 8003adc:	4b01      	ldr	r3, [pc, #4]	; (8003ae4 <SD_CheckStatus+0x20>)
 8003ade:	7818      	ldrb	r0, [r3, #0]
}
 8003ae0:	bd08      	pop	{r3, pc}
 8003ae2:	bf00      	nop
 8003ae4:	2000008a 	.word	0x2000008a

08003ae8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8003ae8:	b510      	push	{r4, lr}
 8003aea:	4604      	mov	r4, r0
  Stat = STA_NOINIT;
 8003aec:	4b07      	ldr	r3, [pc, #28]	; (8003b0c <SD_initialize+0x24>)
 8003aee:	2201      	movs	r2, #1
 8003af0:	701a      	strb	r2, [r3, #0]
#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8003af2:	f7fe fba1 	bl	8002238 <BSP_SD_Init>
 8003af6:	b110      	cbz	r0, 8003afe <SD_initialize+0x16>
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 8003af8:	4b04      	ldr	r3, [pc, #16]	; (8003b0c <SD_initialize+0x24>)
 8003afa:	7818      	ldrb	r0, [r3, #0]
}
 8003afc:	bd10      	pop	{r4, pc}
    Stat = SD_CheckStatus(lun);
 8003afe:	4620      	mov	r0, r4
 8003b00:	f7ff ffe0 	bl	8003ac4 <SD_CheckStatus>
 8003b04:	4b01      	ldr	r3, [pc, #4]	; (8003b0c <SD_initialize+0x24>)
 8003b06:	7018      	strb	r0, [r3, #0]
 8003b08:	e7f6      	b.n	8003af8 <SD_initialize+0x10>
 8003b0a:	bf00      	nop
 8003b0c:	2000008a 	.word	0x2000008a

08003b10 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8003b10:	b508      	push	{r3, lr}
  return SD_CheckStatus(lun);
 8003b12:	f7ff ffd7 	bl	8003ac4 <SD_CheckStatus>
}
 8003b16:	bd08      	pop	{r3, pc}

08003b18 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8003b18:	b508      	push	{r3, lr}
 8003b1a:	4608      	mov	r0, r1
 8003b1c:	4611      	mov	r1, r2
 8003b1e:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8003b20:	f04f 33ff 	mov.w	r3, #4294967295
 8003b24:	f7fe fa78 	bl	8002018 <BSP_SD_ReadBlocks>
 8003b28:	b930      	cbnz	r0, 8003b38 <SD_read+0x20>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8003b2a:	f7fe fbb1 	bl	8002290 <BSP_SD_GetCardState>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2800      	cmp	r0, #0
 8003b32:	d1fa      	bne.n	8003b2a <SD_read+0x12>
    }
    res = RES_OK;
  }

  return res;
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e7fb      	b.n	8003b34 <SD_read+0x1c>

08003b3c <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8003b3c:	b508      	push	{r3, lr}
 8003b3e:	4608      	mov	r0, r1
 8003b40:	4611      	mov	r1, r2
 8003b42:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8003b44:	f04f 33ff 	mov.w	r3, #4294967295
 8003b48:	f7fe fa76 	bl	8002038 <BSP_SD_WriteBlocks>
 8003b4c:	b930      	cbnz	r0, 8003b5c <SD_write+0x20>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8003b4e:	f7fe fb9f 	bl	8002290 <BSP_SD_GetCardState>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2800      	cmp	r0, #0
 8003b56:	d1fa      	bne.n	8003b4e <SD_write+0x12>
    }
    res = RES_OK;
  }

  return res;
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e7fb      	b.n	8003b58 <SD_write+0x1c>

08003b60 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8003b60:	b530      	push	{r4, r5, lr}
 8003b62:	b089      	sub	sp, #36	; 0x24
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8003b64:	4b13      	ldr	r3, [pc, #76]	; (8003bb4 <SD_ioctl+0x54>)
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	f013 0401 	ands.w	r4, r3, #1
 8003b6c:	d11d      	bne.n	8003baa <SD_ioctl+0x4a>
 8003b6e:	4608      	mov	r0, r1
 8003b70:	4615      	mov	r5, r2

  switch (cmd)
 8003b72:	2903      	cmp	r1, #3
 8003b74:	d81c      	bhi.n	8003bb0 <SD_ioctl+0x50>
 8003b76:	e8df f001 	tbb	[pc, r1]
 8003b7a:	0219      	.short	0x0219
 8003b7c:	1009      	.short	0x1009
    res = RES_OK;
    break;

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8003b7e:	4668      	mov	r0, sp
 8003b80:	f7fe fb90 	bl	80022a4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8003b84:	9b06      	ldr	r3, [sp, #24]
 8003b86:	602b      	str	r3, [r5, #0]
    res = RES_OK;
 8003b88:	4620      	mov	r0, r4
    break;
 8003b8a:	e00f      	b.n	8003bac <SD_ioctl+0x4c>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8003b8c:	4668      	mov	r0, sp
 8003b8e:	f7fe fb89 	bl	80022a4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8003b92:	9b07      	ldr	r3, [sp, #28]
 8003b94:	802b      	strh	r3, [r5, #0]
    res = RES_OK;
 8003b96:	4620      	mov	r0, r4
    break;
 8003b98:	e008      	b.n	8003bac <SD_ioctl+0x4c>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8003b9a:	4668      	mov	r0, sp
 8003b9c:	f7fe fb82 	bl	80022a4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8003ba0:	9b07      	ldr	r3, [sp, #28]
 8003ba2:	0a5b      	lsrs	r3, r3, #9
 8003ba4:	602b      	str	r3, [r5, #0]
	res = RES_OK;
 8003ba6:	4620      	mov	r0, r4
    break;
 8003ba8:	e000      	b.n	8003bac <SD_ioctl+0x4c>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8003baa:	2003      	movs	r0, #3
  default:
    res = RES_PARERR;
  }

  return res;
}
 8003bac:	b009      	add	sp, #36	; 0x24
 8003bae:	bd30      	pop	{r4, r5, pc}
    res = RES_PARERR;
 8003bb0:	2004      	movs	r0, #4
 8003bb2:	e7fb      	b.n	8003bac <SD_ioctl+0x4c>
 8003bb4:	2000008a 	.word	0x2000008a

08003bb8 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8003bb8:	4770      	bx	lr
	...

08003bbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bbc:	b510      	push	{r4, lr}
 8003bbe:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8003bc0:	4b07      	ldr	r3, [pc, #28]	; (8003be0 <HAL_InitTick+0x24>)
 8003bc2:	6818      	ldr	r0, [r3, #0]
 8003bc4:	4b07      	ldr	r3, [pc, #28]	; (8003be4 <HAL_InitTick+0x28>)
 8003bc6:	fba3 3000 	umull	r3, r0, r3, r0
 8003bca:	0980      	lsrs	r0, r0, #6
 8003bcc:	f000 f884 	bl	8003cd8 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	4621      	mov	r1, r4
 8003bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bd8:	f000 f840 	bl	8003c5c <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8003bdc:	2000      	movs	r0, #0
 8003bde:	bd10      	pop	{r4, pc}
 8003be0:	200000b0 	.word	0x200000b0
 8003be4:	10624dd3 	.word	0x10624dd3

08003be8 <HAL_Init>:
{
 8003be8:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bea:	2003      	movs	r0, #3
 8003bec:	f000 f824 	bl	8003c38 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bf0:	2000      	movs	r0, #0
 8003bf2:	f7ff ffe3 	bl	8003bbc <HAL_InitTick>
  HAL_MspInit();
 8003bf6:	f7ff ffdf 	bl	8003bb8 <HAL_MspInit>
}
 8003bfa:	2000      	movs	r0, #0
 8003bfc:	bd08      	pop	{r3, pc}
	...

08003c00 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8003c00:	4a02      	ldr	r2, [pc, #8]	; (8003c0c <HAL_IncTick+0xc>)
 8003c02:	6813      	ldr	r3, [r2, #0]
 8003c04:	3301      	adds	r3, #1
 8003c06:	6013      	str	r3, [r2, #0]
}
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	20001e14 	.word	0x20001e14

08003c10 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003c10:	4b01      	ldr	r3, [pc, #4]	; (8003c18 <HAL_GetTick+0x8>)
 8003c12:	6818      	ldr	r0, [r3, #0]
}
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	20001e14 	.word	0x20001e14

08003c1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8003c1c:	b510      	push	{r4, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8003c22:	f7ff fff5 	bl	8003c10 <HAL_GetTick>
 8003c26:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8003c28:	f7ff fff2 	bl	8003c10 <HAL_GetTick>
 8003c2c:	1b00      	subs	r0, r0, r4
 8003c2e:	9b01      	ldr	r3, [sp, #4]
 8003c30:	4298      	cmp	r0, r3
 8003c32:	d3f9      	bcc.n	8003c28 <HAL_Delay+0xc>
  {
  }
}
 8003c34:	b002      	add	sp, #8
 8003c36:	bd10      	pop	{r4, pc}

08003c38 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c38:	4906      	ldr	r1, [pc, #24]	; (8003c54 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8003c3a:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c3c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003c40:	041b      	lsls	r3, r3, #16
 8003c42:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8003c44:	0200      	lsls	r0, r0, #8
 8003c46:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c4a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8003c4c:	4a02      	ldr	r2, [pc, #8]	; (8003c58 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003c4e:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8003c50:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003c52:	4770      	bx	lr
 8003c54:	e000ed00 	.word	0xe000ed00
 8003c58:	05fa0000 	.word	0x05fa0000

08003c5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c5c:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c5e:	4b15      	ldr	r3, [pc, #84]	; (8003cb4 <HAL_NVIC_SetPriority+0x58>)
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c66:	f1c3 0407 	rsb	r4, r3, #7
 8003c6a:	2c04      	cmp	r4, #4
 8003c6c:	bf28      	it	cs
 8003c6e:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c70:	1d1d      	adds	r5, r3, #4
 8003c72:	2d06      	cmp	r5, #6
 8003c74:	d914      	bls.n	8003ca0 <HAL_NVIC_SetPriority+0x44>
 8003c76:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c78:	f04f 35ff 	mov.w	r5, #4294967295
 8003c7c:	fa05 f404 	lsl.w	r4, r5, r4
 8003c80:	ea21 0104 	bic.w	r1, r1, r4
 8003c84:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c86:	fa05 f303 	lsl.w	r3, r5, r3
 8003c8a:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c8e:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) < 0)
 8003c90:	2800      	cmp	r0, #0
 8003c92:	db07      	blt.n	8003ca4 <HAL_NVIC_SetPriority+0x48>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c94:	0109      	lsls	r1, r1, #4
 8003c96:	b2c9      	uxtb	r1, r1
 8003c98:	4b07      	ldr	r3, [pc, #28]	; (8003cb8 <HAL_NVIC_SetPriority+0x5c>)
 8003c9a:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003c9c:	bc30      	pop	{r4, r5}
 8003c9e:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	e7e9      	b.n	8003c78 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ca4:	f000 000f 	and.w	r0, r0, #15
 8003ca8:	0109      	lsls	r1, r1, #4
 8003caa:	b2c9      	uxtb	r1, r1
 8003cac:	4b03      	ldr	r3, [pc, #12]	; (8003cbc <HAL_NVIC_SetPriority+0x60>)
 8003cae:	5419      	strb	r1, [r3, r0]
 8003cb0:	e7f4      	b.n	8003c9c <HAL_NVIC_SetPriority+0x40>
 8003cb2:	bf00      	nop
 8003cb4:	e000ed00 	.word	0xe000ed00
 8003cb8:	e000e400 	.word	0xe000e400
 8003cbc:	e000ed14 	.word	0xe000ed14

08003cc0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003cc0:	f000 021f 	and.w	r2, r0, #31
 8003cc4:	0940      	lsrs	r0, r0, #5
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	4093      	lsls	r3, r2
 8003cca:	4a02      	ldr	r2, [pc, #8]	; (8003cd4 <HAL_NVIC_EnableIRQ+0x14>)
 8003ccc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	e000e100 	.word	0xe000e100

08003cd8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cd8:	3801      	subs	r0, #1
 8003cda:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8003cde:	d20a      	bcs.n	8003cf6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ce0:	4b06      	ldr	r3, [pc, #24]	; (8003cfc <HAL_SYSTICK_Config+0x24>)
 8003ce2:	6058      	str	r0, [r3, #4]
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ce4:	4a06      	ldr	r2, [pc, #24]	; (8003d00 <HAL_SYSTICK_Config+0x28>)
 8003ce6:	21f0      	movs	r1, #240	; 0xf0
 8003ce8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003cec:	2000      	movs	r0, #0
 8003cee:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cf0:	2207      	movs	r2, #7
 8003cf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cf4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003cf6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	e000e010 	.word	0xe000e010
 8003d00:	e000ed00 	.word	0xe000ed00

08003d04 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d04:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003d06:	6805      	ldr	r5, [r0, #0]
 8003d08:	682c      	ldr	r4, [r5, #0]
 8003d0a:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8003d0e:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003d10:	6804      	ldr	r4, [r0, #0]
 8003d12:	6063      	str	r3, [r4, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d14:	6883      	ldr	r3, [r0, #8]
 8003d16:	2b40      	cmp	r3, #64	; 0x40
 8003d18:	d005      	beq.n	8003d26 <DMA_SetConfig+0x22>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8003d1a:	6803      	ldr	r3, [r0, #0]
 8003d1c:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8003d1e:	6803      	ldr	r3, [r0, #0]
 8003d20:	60da      	str	r2, [r3, #12]
  }
}
 8003d22:	bc30      	pop	{r4, r5}
 8003d24:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 8003d26:	6803      	ldr	r3, [r0, #0]
 8003d28:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8003d2a:	6803      	ldr	r3, [r0, #0]
 8003d2c:	60d9      	str	r1, [r3, #12]
 8003d2e:	e7f8      	b.n	8003d22 <DMA_SetConfig+0x1e>

08003d30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d30:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d32:	6801      	ldr	r1, [r0, #0]
 8003d34:	b2ca      	uxtb	r2, r1
 8003d36:	3a10      	subs	r2, #16
 8003d38:	4b0a      	ldr	r3, [pc, #40]	; (8003d64 <DMA_CalcBaseAndBitshift+0x34>)
 8003d3a:	fba3 4302 	umull	r4, r3, r3, r2
 8003d3e:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d40:	4c09      	ldr	r4, [pc, #36]	; (8003d68 <DMA_CalcBaseAndBitshift+0x38>)
 8003d42:	5ce3      	ldrb	r3, [r4, r3]
 8003d44:	65c3      	str	r3, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003d46:	2a5f      	cmp	r2, #95	; 0x5f
 8003d48:	d907      	bls.n	8003d5a <DMA_CalcBaseAndBitshift+0x2a>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d4a:	4b08      	ldr	r3, [pc, #32]	; (8003d6c <DMA_CalcBaseAndBitshift+0x3c>)
 8003d4c:	400b      	ands	r3, r1
 8003d4e:	3304      	adds	r3, #4
 8003d50:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8003d52:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8003d54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d58:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d5a:	4b04      	ldr	r3, [pc, #16]	; (8003d6c <DMA_CalcBaseAndBitshift+0x3c>)
 8003d5c:	400b      	ands	r3, r1
 8003d5e:	6583      	str	r3, [r0, #88]	; 0x58
 8003d60:	e7f7      	b.n	8003d52 <DMA_CalcBaseAndBitshift+0x22>
 8003d62:	bf00      	nop
 8003d64:	aaaaaaab 	.word	0xaaaaaaab
 8003d68:	080102d8 	.word	0x080102d8
 8003d6c:	fffffc00 	.word	0xfffffc00

08003d70 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d70:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d72:	6982      	ldr	r2, [r0, #24]
 8003d74:	b992      	cbnz	r2, 8003d9c <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d00a      	beq.n	8003d90 <DMA_CheckFifoParam+0x20>
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d002      	beq.n	8003d84 <DMA_CheckFifoParam+0x14>
 8003d7e:	b10b      	cbz	r3, 8003d84 <DMA_CheckFifoParam+0x14>
 8003d80:	2000      	movs	r0, #0
 8003d82:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d84:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003d86:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003d8a:	d128      	bne.n	8003dde <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8003d8c:	2000      	movs	r0, #0
 8003d8e:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d90:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003d92:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d96:	d024      	beq.n	8003de2 <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8003d98:	2000      	movs	r0, #0
 8003d9a:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d9c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8003da0:	d009      	beq.n	8003db6 <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d925      	bls.n	8003df2 <DMA_CheckFifoParam+0x82>
 8003da6:	2b03      	cmp	r3, #3
 8003da8:	d125      	bne.n	8003df6 <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003daa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003dac:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003db0:	d123      	bne.n	8003dfa <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8003db2:	2000      	movs	r0, #0
 8003db4:	4770      	bx	lr
    switch (tmp)
 8003db6:	2b03      	cmp	r3, #3
 8003db8:	d803      	bhi.n	8003dc2 <DMA_CheckFifoParam+0x52>
 8003dba:	e8df f003 	tbb	[pc, r3]
 8003dbe:	0414      	.short	0x0414
 8003dc0:	0a14      	.short	0x0a14
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003dc2:	2000      	movs	r0, #0
 8003dc4:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dc6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003dc8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003dcc:	d10d      	bne.n	8003dea <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8003dce:	2000      	movs	r0, #0
 8003dd0:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003dd2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003dd4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003dd8:	d009      	beq.n	8003dee <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8003dda:	2000      	movs	r0, #0
 8003ddc:	4770      	bx	lr
        status = HAL_ERROR;
 8003dde:	2001      	movs	r0, #1
 8003de0:	4770      	bx	lr
        status = HAL_ERROR;
 8003de2:	2001      	movs	r0, #1
 8003de4:	4770      	bx	lr
      status = HAL_ERROR;
 8003de6:	2001      	movs	r0, #1
 8003de8:	4770      	bx	lr
        status = HAL_ERROR;
 8003dea:	2001      	movs	r0, #1
 8003dec:	4770      	bx	lr
        status = HAL_ERROR;
 8003dee:	2001      	movs	r0, #1
 8003df0:	4770      	bx	lr
      status = HAL_ERROR;
 8003df2:	2001      	movs	r0, #1
 8003df4:	4770      	bx	lr
    switch (tmp)
 8003df6:	2000      	movs	r0, #0
 8003df8:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8003dfa:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8003dfc:	4770      	bx	lr
	...

08003e00 <HAL_DMA_Init>:
{
 8003e00:	b570      	push	{r4, r5, r6, lr}
 8003e02:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003e04:	f7ff ff04 	bl	8003c10 <HAL_GetTick>
  if(hdma == NULL)
 8003e08:	2c00      	cmp	r4, #0
 8003e0a:	d05b      	beq.n	8003ec4 <HAL_DMA_Init+0xc4>
 8003e0c:	4605      	mov	r5, r0
  __HAL_UNLOCK(hdma);
 8003e0e:	2300      	movs	r3, #0
 8003e10:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e14:	2302      	movs	r3, #2
 8003e16:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8003e1a:	6822      	ldr	r2, [r4, #0]
 8003e1c:	6813      	ldr	r3, [r2, #0]
 8003e1e:	f023 0301 	bic.w	r3, r3, #1
 8003e22:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e24:	6823      	ldr	r3, [r4, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	f012 0f01 	tst.w	r2, #1
 8003e2c:	d00a      	beq.n	8003e44 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e2e:	f7ff feef 	bl	8003c10 <HAL_GetTick>
 8003e32:	1b43      	subs	r3, r0, r5
 8003e34:	2b05      	cmp	r3, #5
 8003e36:	d9f5      	bls.n	8003e24 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e38:	2320      	movs	r3, #32
 8003e3a:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e3c:	2003      	movs	r0, #3
 8003e3e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8003e42:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8003e44:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003e46:	4820      	ldr	r0, [pc, #128]	; (8003ec8 <HAL_DMA_Init+0xc8>)
 8003e48:	4010      	ands	r0, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e4a:	6861      	ldr	r1, [r4, #4]
 8003e4c:	68a2      	ldr	r2, [r4, #8]
 8003e4e:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e50:	68e1      	ldr	r1, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e52:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e54:	6921      	ldr	r1, [r4, #16]
 8003e56:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e58:	6961      	ldr	r1, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e5a:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e5c:	69a1      	ldr	r1, [r4, #24]
 8003e5e:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e60:	69e1      	ldr	r1, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e62:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e64:	6a21      	ldr	r1, [r4, #32]
 8003e66:	430a      	orrs	r2, r1
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e68:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e6a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003e6c:	2904      	cmp	r1, #4
 8003e6e:	d01e      	beq.n	8003eae <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 8003e70:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8003e72:	6826      	ldr	r6, [r4, #0]
 8003e74:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e76:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 8003e7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e7c:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e7e:	2b04      	cmp	r3, #4
 8003e80:	d107      	bne.n	8003e92 <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 8003e82:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003e84:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e86:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003e88:	b11b      	cbz	r3, 8003e92 <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003e8a:	4620      	mov	r0, r4
 8003e8c:	f7ff ff70 	bl	8003d70 <DMA_CheckFifoParam>
 8003e90:	b990      	cbnz	r0, 8003eb8 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8003e92:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e94:	4620      	mov	r0, r4
 8003e96:	f7ff ff4b 	bl	8003d30 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e9a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003e9c:	233f      	movs	r3, #63	; 0x3f
 8003e9e:	4093      	lsls	r3, r2
 8003ea0:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ea2:	2000      	movs	r0, #0
 8003ea4:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8003eac:	e7c9      	b.n	8003e42 <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003eae:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003eb0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003eb2:	4301      	orrs	r1, r0
 8003eb4:	430a      	orrs	r2, r1
 8003eb6:	e7db      	b.n	8003e70 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003eb8:	2340      	movs	r3, #64	; 0x40
 8003eba:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8003ebc:	2001      	movs	r0, #1
 8003ebe:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 8003ec2:	e7be      	b.n	8003e42 <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8003ec4:	2001      	movs	r0, #1
 8003ec6:	e7bc      	b.n	8003e42 <HAL_DMA_Init+0x42>
 8003ec8:	e010803f 	.word	0xe010803f

08003ecc <HAL_DMA_DeInit>:
  if(hdma == NULL)
 8003ecc:	b338      	cbz	r0, 8003f1e <HAL_DMA_DeInit+0x52>
{
 8003ece:	b538      	push	{r3, r4, r5, lr}
 8003ed0:	4605      	mov	r5, r0
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003ed2:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
 8003ed6:	b2c0      	uxtb	r0, r0
 8003ed8:	2802      	cmp	r0, #2
 8003eda:	d01f      	beq.n	8003f1c <HAL_DMA_DeInit+0x50>
  __HAL_DMA_DISABLE(hdma);
 8003edc:	682a      	ldr	r2, [r5, #0]
 8003ede:	6813      	ldr	r3, [r2, #0]
 8003ee0:	f023 0301 	bic.w	r3, r3, #1
 8003ee4:	6013      	str	r3, [r2, #0]
  hdma->Instance->CR   = 0U;
 8003ee6:	682b      	ldr	r3, [r5, #0]
 8003ee8:	2400      	movs	r4, #0
 8003eea:	601c      	str	r4, [r3, #0]
  hdma->Instance->NDTR = 0U;
 8003eec:	682b      	ldr	r3, [r5, #0]
 8003eee:	605c      	str	r4, [r3, #4]
  hdma->Instance->PAR  = 0U;
 8003ef0:	682b      	ldr	r3, [r5, #0]
 8003ef2:	609c      	str	r4, [r3, #8]
  hdma->Instance->M0AR = 0U;
 8003ef4:	682b      	ldr	r3, [r5, #0]
 8003ef6:	60dc      	str	r4, [r3, #12]
  hdma->Instance->M1AR = 0U;
 8003ef8:	682b      	ldr	r3, [r5, #0]
 8003efa:	611c      	str	r4, [r3, #16]
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8003efc:	682b      	ldr	r3, [r5, #0]
 8003efe:	2221      	movs	r2, #33	; 0x21
 8003f00:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f02:	4628      	mov	r0, r5
 8003f04:	f7ff ff14 	bl	8003d30 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f08:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8003f0a:	233f      	movs	r3, #63	; 0x3f
 8003f0c:	4093      	lsls	r3, r2
 8003f0e:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f10:	656c      	str	r4, [r5, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_RESET;
 8003f12:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 8003f16:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  return HAL_OK;
 8003f1a:	4620      	mov	r0, r4
}
 8003f1c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003f1e:	2001      	movs	r0, #1
}
 8003f20:	4770      	bx	lr

08003f22 <HAL_DMA_Start_IT>:
{
 8003f22:	b538      	push	{r3, r4, r5, lr}
 8003f24:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f26:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8003f28:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8003f2c:	2801      	cmp	r0, #1
 8003f2e:	d030      	beq.n	8003f92 <HAL_DMA_Start_IT+0x70>
 8003f30:	2001      	movs	r0, #1
 8003f32:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f36:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
 8003f3a:	b2c0      	uxtb	r0, r0
 8003f3c:	2801      	cmp	r0, #1
 8003f3e:	d004      	beq.n	8003f4a <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8003f40:	2300      	movs	r3, #0
 8003f42:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    status = HAL_BUSY;
 8003f46:	2002      	movs	r0, #2
}
 8003f48:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f4a:	2002      	movs	r0, #2
 8003f4c:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f50:	2000      	movs	r0, #0
 8003f52:	6560      	str	r0, [r4, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f54:	4620      	mov	r0, r4
 8003f56:	f7ff fed5 	bl	8003d04 <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f5a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003f5c:	233f      	movs	r3, #63	; 0x3f
 8003f5e:	4093      	lsls	r3, r2
 8003f60:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003f62:	6822      	ldr	r2, [r4, #0]
 8003f64:	6813      	ldr	r3, [r2, #0]
 8003f66:	f043 0316 	orr.w	r3, r3, #22
 8003f6a:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003f6c:	6822      	ldr	r2, [r4, #0]
 8003f6e:	6953      	ldr	r3, [r2, #20]
 8003f70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f74:	6153      	str	r3, [r2, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8003f76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003f78:	b123      	cbz	r3, 8003f84 <HAL_DMA_Start_IT+0x62>
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f7a:	6822      	ldr	r2, [r4, #0]
 8003f7c:	6813      	ldr	r3, [r2, #0]
 8003f7e:	f043 0308 	orr.w	r3, r3, #8
 8003f82:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8003f84:	6822      	ldr	r2, [r4, #0]
 8003f86:	6813      	ldr	r3, [r2, #0]
 8003f88:	f043 0301 	orr.w	r3, r3, #1
 8003f8c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f8e:	2000      	movs	r0, #0
 8003f90:	e7da      	b.n	8003f48 <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 8003f92:	2002      	movs	r0, #2
 8003f94:	e7d8      	b.n	8003f48 <HAL_DMA_Start_IT+0x26>

08003f96 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f96:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d003      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fa0:	2380      	movs	r3, #128	; 0x80
 8003fa2:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8003fa4:	2001      	movs	r0, #1
 8003fa6:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 8003fa8:	2305      	movs	r3, #5
 8003faa:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8003fae:	6802      	ldr	r2, [r0, #0]
 8003fb0:	6813      	ldr	r3, [r2, #0]
 8003fb2:	f023 0301 	bic.w	r3, r3, #1
 8003fb6:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8003fb8:	2000      	movs	r0, #0
}
 8003fba:	4770      	bx	lr

08003fbc <HAL_DMA_IRQHandler>:
{
 8003fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	4604      	mov	r4, r0
  __IO uint32_t count = 0;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;
 8003fc6:	4b72      	ldr	r3, [pc, #456]	; (8004190 <HAL_DMA_IRQHandler+0x1d4>)
 8003fc8:	681d      	ldr	r5, [r3, #0]
 8003fca:	4b72      	ldr	r3, [pc, #456]	; (8004194 <HAL_DMA_IRQHandler+0x1d8>)
 8003fcc:	fba3 3505 	umull	r3, r5, r3, r5
 8003fd0:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fd2:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 8003fd4:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fd6:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8003fd8:	2308      	movs	r3, #8
 8003fda:	4093      	lsls	r3, r2
 8003fdc:	4233      	tst	r3, r6
 8003fde:	d010      	beq.n	8004002 <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003fe0:	6803      	ldr	r3, [r0, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	f012 0f04 	tst.w	r2, #4
 8003fe8:	d00b      	beq.n	8004002 <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	f022 0204 	bic.w	r2, r2, #4
 8003ff0:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003ff2:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8003ff4:	2308      	movs	r3, #8
 8003ff6:	4093      	lsls	r3, r2
 8003ff8:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ffa:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003ffc:	f043 0301 	orr.w	r3, r3, #1
 8004000:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004002:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004004:	4b64      	ldr	r3, [pc, #400]	; (8004198 <HAL_DMA_IRQHandler+0x1dc>)
 8004006:	4093      	lsls	r3, r2
 8004008:	4233      	tst	r3, r6
 800400a:	d009      	beq.n	8004020 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800400c:	6822      	ldr	r2, [r4, #0]
 800400e:	6952      	ldr	r2, [r2, #20]
 8004010:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004014:	d004      	beq.n	8004020 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004016:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004018:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800401a:	f043 0302 	orr.w	r3, r3, #2
 800401e:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004020:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004022:	4b5e      	ldr	r3, [pc, #376]	; (800419c <HAL_DMA_IRQHandler+0x1e0>)
 8004024:	4093      	lsls	r3, r2
 8004026:	4233      	tst	r3, r6
 8004028:	d009      	beq.n	800403e <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800402a:	6822      	ldr	r2, [r4, #0]
 800402c:	6812      	ldr	r2, [r2, #0]
 800402e:	f012 0f02 	tst.w	r2, #2
 8004032:	d004      	beq.n	800403e <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004034:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004036:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004038:	f043 0304 	orr.w	r3, r3, #4
 800403c:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800403e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004040:	2310      	movs	r3, #16
 8004042:	4093      	lsls	r3, r2
 8004044:	4233      	tst	r3, r6
 8004046:	d024      	beq.n	8004092 <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004048:	6822      	ldr	r2, [r4, #0]
 800404a:	6812      	ldr	r2, [r2, #0]
 800404c:	f012 0f08 	tst.w	r2, #8
 8004050:	d01f      	beq.n	8004092 <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004052:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004054:	6823      	ldr	r3, [r4, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 800405c:	d00d      	beq.n	800407a <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8004064:	d104      	bne.n	8004070 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 8004066:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004068:	b19b      	cbz	r3, 8004092 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 800406a:	4620      	mov	r0, r4
 800406c:	4798      	blx	r3
 800406e:	e010      	b.n	8004092 <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004070:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004072:	b173      	cbz	r3, 8004092 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8004074:	4620      	mov	r0, r4
 8004076:	4798      	blx	r3
 8004078:	e00b      	b.n	8004092 <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	f412 7f80 	tst.w	r2, #256	; 0x100
 8004080:	d103      	bne.n	800408a <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	f022 0208 	bic.w	r2, r2, #8
 8004088:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 800408a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800408c:	b10b      	cbz	r3, 8004092 <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 800408e:	4620      	mov	r0, r4
 8004090:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004092:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004094:	2320      	movs	r3, #32
 8004096:	4093      	lsls	r3, r2
 8004098:	4233      	tst	r3, r6
 800409a:	d055      	beq.n	8004148 <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800409c:	6822      	ldr	r2, [r4, #0]
 800409e:	6812      	ldr	r2, [r2, #0]
 80040a0:	f012 0f10 	tst.w	r2, #16
 80040a4:	d050      	beq.n	8004148 <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80040a6:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80040a8:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b05      	cmp	r3, #5
 80040b0:	d00e      	beq.n	80040d0 <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80040b2:	6823      	ldr	r3, [r4, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80040ba:	d033      	beq.n	8004124 <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80040c2:	d12a      	bne.n	800411a <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 80040c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d03e      	beq.n	8004148 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 80040ca:	4620      	mov	r0, r4
 80040cc:	4798      	blx	r3
 80040ce:	e03b      	b.n	8004148 <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040d0:	6822      	ldr	r2, [r4, #0]
 80040d2:	6813      	ldr	r3, [r2, #0]
 80040d4:	f023 0316 	bic.w	r3, r3, #22
 80040d8:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040da:	6822      	ldr	r2, [r4, #0]
 80040dc:	6953      	ldr	r3, [r2, #20]
 80040de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040e2:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80040e6:	b1a3      	cbz	r3, 8004112 <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040e8:	6822      	ldr	r2, [r4, #0]
 80040ea:	6813      	ldr	r3, [r2, #0]
 80040ec:	f023 0308 	bic.w	r3, r3, #8
 80040f0:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040f2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80040f4:	233f      	movs	r3, #63	; 0x3f
 80040f6:	4093      	lsls	r3, r2
 80040f8:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 80040fa:	2300      	movs	r3, #0
 80040fc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8004100:	2301      	movs	r3, #1
 8004102:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8004106:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004108:	2b00      	cmp	r3, #0
 800410a:	d03f      	beq.n	800418c <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 800410c:	4620      	mov	r0, r4
 800410e:	4798      	blx	r3
        return;
 8004110:	e03c      	b.n	800418c <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004112:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004114:	2b00      	cmp	r3, #0
 8004116:	d1e7      	bne.n	80040e8 <HAL_DMA_IRQHandler+0x12c>
 8004118:	e7eb      	b.n	80040f2 <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 800411a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800411c:	b1a3      	cbz	r3, 8004148 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 800411e:	4620      	mov	r0, r4
 8004120:	4798      	blx	r3
 8004122:	e011      	b.n	8004148 <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	f412 7f80 	tst.w	r2, #256	; 0x100
 800412a:	d109      	bne.n	8004140 <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	f022 0210 	bic.w	r2, r2, #16
 8004132:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(hdma);
 8004134:	2300      	movs	r3, #0
 8004136:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800413a:	2301      	movs	r3, #1
 800413c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8004140:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004142:	b10b      	cbz	r3, 8004148 <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 8004144:	4620      	mov	r0, r4
 8004146:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004148:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800414a:	b1fb      	cbz	r3, 800418c <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800414c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800414e:	f013 0f01 	tst.w	r3, #1
 8004152:	d017      	beq.n	8004184 <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8004154:	2305      	movs	r3, #5
 8004156:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 800415a:	6822      	ldr	r2, [r4, #0]
 800415c:	6813      	ldr	r3, [r2, #0]
 800415e:	f023 0301 	bic.w	r3, r3, #1
 8004162:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8004164:	9b01      	ldr	r3, [sp, #4]
 8004166:	3301      	adds	r3, #1
 8004168:	9301      	str	r3, [sp, #4]
 800416a:	42ab      	cmp	r3, r5
 800416c:	d804      	bhi.n	8004178 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800416e:	6823      	ldr	r3, [r4, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f013 0f01 	tst.w	r3, #1
 8004176:	d1f5      	bne.n	8004164 <HAL_DMA_IRQHandler+0x1a8>
      __HAL_UNLOCK(hdma);
 8004178:	2300      	movs	r3, #0
 800417a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800417e:	2301      	movs	r3, #1
 8004180:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8004184:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004186:	b10b      	cbz	r3, 800418c <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8004188:	4620      	mov	r0, r4
 800418a:	4798      	blx	r3
}
 800418c:	b003      	add	sp, #12
 800418e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004190:	200000b0 	.word	0x200000b0
 8004194:	1b4e81b5 	.word	0x1b4e81b5
 8004198:	00800001 	.word	0x00800001
 800419c:	00800004 	.word	0x00800004

080041a0 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 80041a0:	b470      	push	{r4, r5, r6}
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 80041a2:	6806      	ldr	r6, [r0, #0]
 80041a4:	6c74      	ldr	r4, [r6, #68]	; 0x44
 80041a6:	f004 4440 	and.w	r4, r4, #3221225472	; 0xc0000000
 80041aa:	9d03      	ldr	r5, [sp, #12]
 80041ac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80041b0:	432c      	orrs	r4, r5
 80041b2:	6474      	str	r4, [r6, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80041b4:	6803      	ldr	r3, [r0, #0]
 80041b6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80041b8:	6843      	ldr	r3, [r0, #4]
 80041ba:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80041be:	d003      	beq.n	80041c8 <DMA2D_SetConfig+0x28>
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
  }
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80041c0:	6803      	ldr	r3, [r0, #0]
 80041c2:	60d9      	str	r1, [r3, #12]
  }
}
 80041c4:	bc70      	pop	{r4, r5, r6}
 80041c6:	4770      	bx	lr
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80041c8:	f001 467f 	and.w	r6, r1, #4278190080	; 0xff000000
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80041cc:	f401 037f 	and.w	r3, r1, #16711680	; 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80041d0:	f401 457f 	and.w	r5, r1, #65280	; 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80041d4:	b2ca      	uxtb	r2, r1
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80041d6:	6884      	ldr	r4, [r0, #8]
 80041d8:	b194      	cbz	r4, 8004200 <DMA2D_SetConfig+0x60>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80041da:	2c01      	cmp	r4, #1
 80041dc:	d00e      	beq.n	80041fc <DMA2D_SetConfig+0x5c>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80041de:	2c02      	cmp	r4, #2
 80041e0:	d011      	beq.n	8004206 <DMA2D_SetConfig+0x66>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80041e2:	2c03      	cmp	r4, #3
 80041e4:	d017      	beq.n	8004216 <DMA2D_SetConfig+0x76>
      tmp1 = (tmp1 >> 28U);
 80041e6:	0f36      	lsrs	r6, r6, #28
      tmp2 = (tmp2 >> 20U);
 80041e8:	0d1b      	lsrs	r3, r3, #20
      tmp3 = (tmp3 >> 12U);
 80041ea:	0b2d      	lsrs	r5, r5, #12
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80041ec:	0219      	lsls	r1, r3, #8
 80041ee:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
 80041f2:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
 80041f6:	ea41 1112 	orr.w	r1, r1, r2, lsr #4
 80041fa:	e001      	b.n	8004200 <DMA2D_SetConfig+0x60>
      tmp = (tmp3 | tmp2 | tmp4);
 80041fc:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004200:	6803      	ldr	r3, [r0, #0]
 8004202:	6399      	str	r1, [r3, #56]	; 0x38
 8004204:	e7de      	b.n	80041c4 <DMA2D_SetConfig+0x24>
      tmp2 = (tmp2 >> 19U);
 8004206:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 10U);
 8004208:	0aad      	lsrs	r5, r5, #10
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800420a:	02d9      	lsls	r1, r3, #11
 800420c:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
 8004210:	ea41 01d2 	orr.w	r1, r1, r2, lsr #3
 8004214:	e7f4      	b.n	8004200 <DMA2D_SetConfig+0x60>
      tmp1 = (tmp1 >> 31U);
 8004216:	0ff6      	lsrs	r6, r6, #31
      tmp2 = (tmp2 >> 19U);
 8004218:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 11U);
 800421a:	0aed      	lsrs	r5, r5, #11
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 800421c:	0299      	lsls	r1, r3, #10
 800421e:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
 8004222:	ea41 31c6 	orr.w	r1, r1, r6, lsl #15
 8004226:	ea41 01d2 	orr.w	r1, r1, r2, lsr #3
 800422a:	e7e9      	b.n	8004200 <DMA2D_SetConfig+0x60>

0800422c <HAL_DMA2D_MspInit>:
}
 800422c:	4770      	bx	lr
	...

08004230 <HAL_DMA2D_Init>:
  if(hdma2d == NULL)
 8004230:	2800      	cmp	r0, #0
 8004232:	d032      	beq.n	800429a <HAL_DMA2D_Init+0x6a>
{
 8004234:	b510      	push	{r4, lr}
 8004236:	4604      	mov	r4, r0
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8004238:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800423c:	b343      	cbz	r3, 8004290 <HAL_DMA2D_Init+0x60>
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800423e:	2302      	movs	r3, #2
 8004240:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004244:	6822      	ldr	r2, [r4, #0]
 8004246:	6813      	ldr	r3, [r2, #0]
 8004248:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800424c:	6861      	ldr	r1, [r4, #4]
 800424e:	430b      	orrs	r3, r1
 8004250:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8004252:	6822      	ldr	r2, [r4, #0]
 8004254:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8004256:	f023 0307 	bic.w	r3, r3, #7
 800425a:	68a1      	ldr	r1, [r4, #8]
 800425c:	430b      	orrs	r3, r1
 800425e:	6353      	str	r3, [r2, #52]	; 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004260:	6822      	ldr	r2, [r4, #0]
 8004262:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8004264:	4b0e      	ldr	r3, [pc, #56]	; (80042a0 <HAL_DMA2D_Init+0x70>)
 8004266:	400b      	ands	r3, r1
 8004268:	68e1      	ldr	r1, [r4, #12]
 800426a:	430b      	orrs	r3, r1
 800426c:	6413      	str	r3, [r2, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
 800426e:	6821      	ldr	r1, [r4, #0]
 8004270:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8004272:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004276:	6920      	ldr	r0, [r4, #16]
 8004278:	6962      	ldr	r2, [r4, #20]
 800427a:	0552      	lsls	r2, r2, #21
 800427c:	ea42 5200 	orr.w	r2, r2, r0, lsl #20
 8004280:	4313      	orrs	r3, r2
 8004282:	634b      	str	r3, [r1, #52]	; 0x34
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8004284:	2000      	movs	r0, #0
 8004286:	6560      	str	r0, [r4, #84]	; 0x54
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004288:	2301      	movs	r3, #1
 800428a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 800428e:	bd10      	pop	{r4, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 8004290:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    HAL_DMA2D_MspInit(hdma2d);
 8004294:	f7ff ffca 	bl	800422c <HAL_DMA2D_MspInit>
 8004298:	e7d1      	b.n	800423e <HAL_DMA2D_Init+0xe>
     return HAL_ERROR;
 800429a:	2001      	movs	r0, #1
}
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	ffffc000 	.word	0xffffc000

080042a4 <HAL_DMA2D_Start>:
{
 80042a4:	b510      	push	{r4, lr}
 80042a6:	b082      	sub	sp, #8
 80042a8:	4604      	mov	r4, r0
  __HAL_LOCK(hdma2d);
 80042aa:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 80042ae:	2801      	cmp	r0, #1
 80042b0:	d012      	beq.n	80042d8 <HAL_DMA2D_Start+0x34>
 80042b2:	2001      	movs	r0, #1
 80042b4:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80042b8:	2002      	movs	r0, #2
 80042ba:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80042be:	9804      	ldr	r0, [sp, #16]
 80042c0:	9000      	str	r0, [sp, #0]
 80042c2:	4620      	mov	r0, r4
 80042c4:	f7ff ff6c 	bl	80041a0 <DMA2D_SetConfig>
  __HAL_DMA2D_ENABLE(hdma2d);
 80042c8:	6822      	ldr	r2, [r4, #0]
 80042ca:	6813      	ldr	r3, [r2, #0]
 80042cc:	f043 0301 	orr.w	r3, r3, #1
 80042d0:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80042d2:	2000      	movs	r0, #0
}
 80042d4:	b002      	add	sp, #8
 80042d6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdma2d);
 80042d8:	2002      	movs	r0, #2
 80042da:	e7fb      	b.n	80042d4 <HAL_DMA2D_Start+0x30>

080042dc <HAL_DMA2D_PollForTransfer>:
{
 80042dc:	b570      	push	{r4, r5, r6, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	4604      	mov	r4, r0
 80042e2:	460d      	mov	r5, r1
  __IO uint32_t isrflags = 0x0U;
 80042e4:	2300      	movs	r3, #0
 80042e6:	9301      	str	r3, [sp, #4]
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80042e8:	6803      	ldr	r3, [r0, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f013 0f01 	tst.w	r3, #1
 80042f0:	d111      	bne.n	8004316 <HAL_DMA2D_PollForTransfer+0x3a>
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80042f2:	6822      	ldr	r2, [r4, #0]
 80042f4:	69d3      	ldr	r3, [r2, #28]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80042f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80042f8:	4313      	orrs	r3, r2
  if (layer_start != 0U)
 80042fa:	f013 0f20 	tst.w	r3, #32
 80042fe:	d147      	bne.n	8004390 <HAL_DMA2D_PollForTransfer+0xb4>
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8004300:	6823      	ldr	r3, [r4, #0]
 8004302:	2212      	movs	r2, #18
 8004304:	609a      	str	r2, [r3, #8]
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004306:	2301      	movs	r3, #1
 8004308:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hdma2d);
 800430c:	2000      	movs	r0, #0
 800430e:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
}
 8004312:	b002      	add	sp, #8
 8004314:	bd70      	pop	{r4, r5, r6, pc}
   tickstart = HAL_GetTick();
 8004316:	f7ff fc7b 	bl	8003c10 <HAL_GetTick>
 800431a:	4606      	mov	r6, r0
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800431c:	6823      	ldr	r3, [r4, #0]
 800431e:	685a      	ldr	r2, [r3, #4]
 8004320:	f012 0f02 	tst.w	r2, #2
 8004324:	d1e5      	bne.n	80042f2 <HAL_DMA2D_PollForTransfer+0x16>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004326:	685a      	ldr	r2, [r3, #4]
 8004328:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 800432a:	9a01      	ldr	r2, [sp, #4]
 800432c:	f012 0f21 	tst.w	r2, #33	; 0x21
 8004330:	d114      	bne.n	800435c <HAL_DMA2D_PollForTransfer+0x80>
      if(Timeout != HAL_MAX_DELAY)
 8004332:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004336:	d0f1      	beq.n	800431c <HAL_DMA2D_PollForTransfer+0x40>
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004338:	f7ff fc6a 	bl	8003c10 <HAL_GetTick>
 800433c:	1b80      	subs	r0, r0, r6
 800433e:	42a8      	cmp	r0, r5
 8004340:	d801      	bhi.n	8004346 <HAL_DMA2D_PollForTransfer+0x6a>
 8004342:	2d00      	cmp	r5, #0
 8004344:	d1ea      	bne.n	800431c <HAL_DMA2D_PollForTransfer+0x40>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004346:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004348:	f043 0320 	orr.w	r3, r3, #32
 800434c:	6563      	str	r3, [r4, #84]	; 0x54
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800434e:	2003      	movs	r0, #3
 8004350:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
          __HAL_UNLOCK(hdma2d);
 8004354:	2300      	movs	r3, #0
 8004356:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
          return HAL_TIMEOUT;
 800435a:	e7da      	b.n	8004312 <HAL_DMA2D_PollForTransfer+0x36>
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800435c:	9a01      	ldr	r2, [sp, #4]
 800435e:	f012 0f20 	tst.w	r2, #32
 8004362:	d003      	beq.n	800436c <HAL_DMA2D_PollForTransfer+0x90>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004364:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004366:	f042 0202 	orr.w	r2, r2, #2
 800436a:	6562      	str	r2, [r4, #84]	; 0x54
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800436c:	9a01      	ldr	r2, [sp, #4]
 800436e:	f012 0f01 	tst.w	r2, #1
 8004372:	d003      	beq.n	800437c <HAL_DMA2D_PollForTransfer+0xa0>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004374:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004376:	f042 0201 	orr.w	r2, r2, #1
 800437a:	6562      	str	r2, [r4, #84]	; 0x54
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800437c:	2221      	movs	r2, #33	; 0x21
 800437e:	609a      	str	r2, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004380:	2304      	movs	r3, #4
 8004382:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hdma2d);
 8004386:	2300      	movs	r3, #0
 8004388:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        return HAL_ERROR;
 800438c:	2001      	movs	r0, #1
 800438e:	e7c0      	b.n	8004312 <HAL_DMA2D_PollForTransfer+0x36>
    tickstart = HAL_GetTick();
 8004390:	f7ff fc3e 	bl	8003c10 <HAL_GetTick>
 8004394:	4606      	mov	r6, r0
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004396:	6823      	ldr	r3, [r4, #0]
 8004398:	685a      	ldr	r2, [r3, #4]
 800439a:	f012 0f10 	tst.w	r2, #16
 800439e:	d1af      	bne.n	8004300 <HAL_DMA2D_PollForTransfer+0x24>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80043a0:	685a      	ldr	r2, [r3, #4]
 80043a2:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80043a4:	9a01      	ldr	r2, [sp, #4]
 80043a6:	f012 0f29 	tst.w	r2, #41	; 0x29
 80043aa:	d114      	bne.n	80043d6 <HAL_DMA2D_PollForTransfer+0xfa>
      if(Timeout != HAL_MAX_DELAY)
 80043ac:	f1b5 3fff 	cmp.w	r5, #4294967295
 80043b0:	d0f1      	beq.n	8004396 <HAL_DMA2D_PollForTransfer+0xba>
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80043b2:	f7ff fc2d 	bl	8003c10 <HAL_GetTick>
 80043b6:	1b80      	subs	r0, r0, r6
 80043b8:	42a8      	cmp	r0, r5
 80043ba:	d801      	bhi.n	80043c0 <HAL_DMA2D_PollForTransfer+0xe4>
 80043bc:	2d00      	cmp	r5, #0
 80043be:	d1ea      	bne.n	8004396 <HAL_DMA2D_PollForTransfer+0xba>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80043c0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80043c2:	f043 0320 	orr.w	r3, r3, #32
 80043c6:	6563      	str	r3, [r4, #84]	; 0x54
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 80043c8:	2003      	movs	r0, #3
 80043ca:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
          __HAL_UNLOCK(hdma2d);
 80043ce:	2300      	movs	r3, #0
 80043d0:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
          return HAL_TIMEOUT;
 80043d4:	e79d      	b.n	8004312 <HAL_DMA2D_PollForTransfer+0x36>
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80043d6:	9a01      	ldr	r2, [sp, #4]
 80043d8:	f012 0f08 	tst.w	r2, #8
 80043dc:	d003      	beq.n	80043e6 <HAL_DMA2D_PollForTransfer+0x10a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80043de:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80043e0:	f042 0204 	orr.w	r2, r2, #4
 80043e4:	6562      	str	r2, [r4, #84]	; 0x54
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80043e6:	9a01      	ldr	r2, [sp, #4]
 80043e8:	f012 0f20 	tst.w	r2, #32
 80043ec:	d003      	beq.n	80043f6 <HAL_DMA2D_PollForTransfer+0x11a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80043ee:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80043f0:	f042 0202 	orr.w	r2, r2, #2
 80043f4:	6562      	str	r2, [r4, #84]	; 0x54
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80043f6:	9a01      	ldr	r2, [sp, #4]
 80043f8:	f012 0f01 	tst.w	r2, #1
 80043fc:	d003      	beq.n	8004406 <HAL_DMA2D_PollForTransfer+0x12a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80043fe:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004400:	f042 0201 	orr.w	r2, r2, #1
 8004404:	6562      	str	r2, [r4, #84]	; 0x54
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004406:	2229      	movs	r2, #41	; 0x29
 8004408:	609a      	str	r2, [r3, #8]
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 800440a:	2304      	movs	r3, #4
 800440c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hdma2d);
 8004410:	2300      	movs	r3, #0
 8004412:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        return HAL_ERROR;
 8004416:	2001      	movs	r0, #1
 8004418:	e77b      	b.n	8004312 <HAL_DMA2D_PollForTransfer+0x36>
	...

0800441c <HAL_DMA2D_ConfigLayer>:
  __HAL_LOCK(hdma2d);
 800441c:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8004420:	2b01      	cmp	r3, #1
 8004422:	d067      	beq.n	80044f4 <HAL_DMA2D_ConfigLayer+0xd8>
{
 8004424:	b430      	push	{r4, r5}
  __HAL_LOCK(hdma2d);
 8004426:	2301      	movs	r3, #1
 8004428:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800442c:	2302      	movs	r3, #2
 800442e:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 8004432:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8004436:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800443a:	6a54      	ldr	r4, [r2, #36]	; 0x24
 800443c:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800443e:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8004442:	6b15      	ldr	r5, [r2, #48]	; 0x30
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 8004444:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8004448:	6b52      	ldr	r2, [r2, #52]	; 0x34
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 800444a:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800444e:	3c09      	subs	r4, #9
 8004450:	2c01      	cmp	r4, #1
 8004452:	d921      	bls.n	8004498 <HAL_DMA2D_ConfigLayer+0x7c>
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004454:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8004458:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800445c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800445e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004462:	bb61      	cbnz	r1, 80044be <HAL_DMA2D_ConfigLayer+0xa2>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004464:	6804      	ldr	r4, [r0, #0]
 8004466:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004468:	4a23      	ldr	r2, [pc, #140]	; (80044f8 <HAL_DMA2D_ConfigLayer+0xdc>)
 800446a:	402a      	ands	r2, r5
 800446c:	4313      	orrs	r3, r2
 800446e:	6263      	str	r3, [r4, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004470:	6802      	ldr	r2, [r0, #0]
 8004472:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8004476:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800447a:	6a1c      	ldr	r4, [r3, #32]
 800447c:	6194      	str	r4, [r2, #24]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800447e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004480:	3b09      	subs	r3, #9
 8004482:	2b01      	cmp	r3, #1
 8004484:	d911      	bls.n	80044aa <HAL_DMA2D_ConfigLayer+0x8e>
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004486:	2301      	movs	r3, #1
 8004488:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  __HAL_UNLOCK(hdma2d);
 800448c:	2300      	movs	r3, #0
 800448e:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  return HAL_OK;
 8004492:	4618      	mov	r0, r3
}
 8004494:	bc30      	pop	{r4, r5}
 8004496:	4770      	bx	lr
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004498:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800449c:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80044a0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80044a2:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80044a6:	4313      	orrs	r3, r2
 80044a8:	e7db      	b.n	8004462 <HAL_DMA2D_ConfigLayer+0x46>
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80044aa:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80044ae:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80044b2:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80044b4:	6802      	ldr	r2, [r0, #0]
 80044b6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80044ba:	6293      	str	r3, [r2, #40]	; 0x28
 80044bc:	e7e3      	b.n	8004486 <HAL_DMA2D_ConfigLayer+0x6a>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80044be:	6804      	ldr	r4, [r0, #0]
 80044c0:	69e5      	ldr	r5, [r4, #28]
 80044c2:	4a0d      	ldr	r2, [pc, #52]	; (80044f8 <HAL_DMA2D_ConfigLayer+0xdc>)
 80044c4:	402a      	ands	r2, r5
 80044c6:	4313      	orrs	r3, r2
 80044c8:	61e3      	str	r3, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80044ca:	6802      	ldr	r2, [r0, #0]
 80044cc:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 80044d0:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 80044d4:	6a1c      	ldr	r4, [r3, #32]
 80044d6:	6114      	str	r4, [r2, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80044d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044da:	3b09      	subs	r3, #9
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d8d2      	bhi.n	8004486 <HAL_DMA2D_ConfigLayer+0x6a>
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 80044e0:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80044e4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80044e8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80044ea:	6802      	ldr	r2, [r0, #0]
 80044ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80044f0:	6213      	str	r3, [r2, #32]
 80044f2:	e7c8      	b.n	8004486 <HAL_DMA2D_ConfigLayer+0x6a>
  __HAL_LOCK(hdma2d);
 80044f4:	2002      	movs	r0, #2
}
 80044f6:	4770      	bx	lr
 80044f8:	00ccfff0 	.word	0x00ccfff0

080044fc <DSI_ConfigPacketHeader>:
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80044fc:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 8004500:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8004504:	9b00      	ldr	r3, [sp, #0]
 8004506:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800450a:	66c2      	str	r2, [r0, #108]	; 0x6c
}
 800450c:	4770      	bx	lr

0800450e <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 800450e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004512:	4605      	mov	r5, r0
 8004514:	4689      	mov	r9, r1
 8004516:	4617      	mov	r7, r2
 8004518:	4698      	mov	r8, r3
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 800451a:	f7ff fb79 	bl	8003c10 <HAL_GetTick>
 800451e:	4606      	mov	r6, r0

  /* Wait for Command FIFO Empty */
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8004520:	682c      	ldr	r4, [r5, #0]
 8004522:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8004524:	f013 0f01 	tst.w	r3, #1
 8004528:	d107      	bne.n	800453a <DSI_ShortWrite+0x2c>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 800452a:	f7ff fb71 	bl	8003c10 <HAL_GetTick>
 800452e:	1b80      	subs	r0, r0, r6
 8004530:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004534:	d9f4      	bls.n	8004520 <DSI_ShortWrite+0x12>
    {
      return HAL_TIMEOUT;
 8004536:	2003      	movs	r0, #3
 8004538:	e008      	b.n	800454c <DSI_ShortWrite+0x3e>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 800453a:	ea47 1789 	orr.w	r7, r7, r9, lsl #6
 800453e:	ea47 2808 	orr.w	r8, r7, r8, lsl #8
 8004542:	9b08      	ldr	r3, [sp, #32]
 8004544:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8004548:	66e3      	str	r3, [r4, #108]	; 0x6c

  return HAL_OK;
 800454a:	2000      	movs	r0, #0
}
 800454c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08004550 <HAL_DSI_MspInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspInit could be implemented in the user file
   */
}
 8004550:	4770      	bx	lr
	...

08004554 <HAL_DSI_Init>:
  if (hdsi == NULL)
 8004554:	2800      	cmp	r0, #0
 8004556:	f000 80ba 	beq.w	80046ce <HAL_DSI_Init+0x17a>
{
 800455a:	b570      	push	{r4, r5, r6, lr}
 800455c:	b082      	sub	sp, #8
 800455e:	460d      	mov	r5, r1
 8004560:	4604      	mov	r4, r0
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8004562:	7c43      	ldrb	r3, [r0, #17]
 8004564:	b31b      	cbz	r3, 80045ae <HAL_DSI_Init+0x5a>
  hdsi->State = HAL_DSI_STATE_BUSY;
 8004566:	2303      	movs	r3, #3
 8004568:	7463      	strb	r3, [r4, #17]
  __HAL_DSI_REG_ENABLE(hdsi);
 800456a:	2300      	movs	r3, #0
 800456c:	9300      	str	r3, [sp, #0]
 800456e:	6822      	ldr	r2, [r4, #0]
 8004570:	f8d2 3430 	ldr.w	r3, [r2, #1072]	; 0x430
 8004574:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004578:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
 800457c:	6823      	ldr	r3, [r4, #0]
 800457e:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8004582:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004586:	9300      	str	r3, [sp, #0]
 8004588:	9b00      	ldr	r3, [sp, #0]
  tickstart = HAL_GetTick();
 800458a:	f7ff fb41 	bl	8003c10 <HAL_GetTick>
 800458e:	4606      	mov	r6, r0
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8004590:	6823      	ldr	r3, [r4, #0]
 8004592:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8004596:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 800459a:	d10b      	bne.n	80045b4 <HAL_DSI_Init+0x60>
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 800459c:	f7ff fb38 	bl	8003c10 <HAL_GetTick>
 80045a0:	1b80      	subs	r0, r0, r6
 80045a2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80045a6:	d9f3      	bls.n	8004590 <HAL_DSI_Init+0x3c>
      return HAL_TIMEOUT;
 80045a8:	2003      	movs	r0, #3
}
 80045aa:	b002      	add	sp, #8
 80045ac:	bd70      	pop	{r4, r5, r6, pc}
    HAL_DSI_MspInit(hdsi);
 80045ae:	f7ff ffcf 	bl	8004550 <HAL_DSI_MspInit>
 80045b2:	e7d8      	b.n	8004566 <HAL_DSI_Init+0x12>
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 80045b4:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 80045b8:	4a46      	ldr	r2, [pc, #280]	; (80046d4 <HAL_DSI_Init+0x180>)
 80045ba:	400a      	ands	r2, r1
 80045bc:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 80045c0:	6821      	ldr	r1, [r4, #0]
 80045c2:	f8d1 2430 	ldr.w	r2, [r1, #1072]	; 0x430
 80045c6:	6828      	ldr	r0, [r5, #0]
 80045c8:	686b      	ldr	r3, [r5, #4]
 80045ca:	02db      	lsls	r3, r3, #11
 80045cc:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 80045d0:	68a8      	ldr	r0, [r5, #8]
 80045d2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80045d6:	4313      	orrs	r3, r2
 80045d8:	f8c1 3430 	str.w	r3, [r1, #1072]	; 0x430
  __HAL_DSI_PLL_ENABLE(hdsi);
 80045dc:	2300      	movs	r3, #0
 80045de:	9301      	str	r3, [sp, #4]
 80045e0:	6822      	ldr	r2, [r4, #0]
 80045e2:	f8d2 3430 	ldr.w	r3, [r2, #1072]	; 0x430
 80045e6:	f043 0301 	orr.w	r3, r3, #1
 80045ea:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
 80045ee:	6823      	ldr	r3, [r4, #0]
 80045f0:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80045f4:	f003 0301 	and.w	r3, r3, #1
 80045f8:	9301      	str	r3, [sp, #4]
 80045fa:	9b01      	ldr	r3, [sp, #4]
  tickstart = HAL_GetTick();
 80045fc:	f7ff fb08 	bl	8003c10 <HAL_GetTick>
 8004600:	4606      	mov	r6, r0
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8004602:	6823      	ldr	r3, [r4, #0]
 8004604:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8004608:	f412 7f80 	tst.w	r2, #256	; 0x100
 800460c:	d107      	bne.n	800461e <HAL_DSI_Init+0xca>
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 800460e:	f7ff faff 	bl	8003c10 <HAL_GetTick>
 8004612:	1b80      	subs	r0, r0, r6
 8004614:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004618:	d9f3      	bls.n	8004602 <HAL_DSI_Init+0xae>
      return HAL_TIMEOUT;
 800461a:	2003      	movs	r0, #3
 800461c:	e7c5      	b.n	80045aa <HAL_DSI_Init+0x56>
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 800461e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004622:	f042 0206 	orr.w	r2, r2, #6
 8004626:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 800462a:	6822      	ldr	r2, [r4, #0]
 800462c:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8004630:	f023 0303 	bic.w	r3, r3, #3
 8004634:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8004638:	6822      	ldr	r2, [r4, #0]
 800463a:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800463e:	6861      	ldr	r1, [r4, #4]
 8004640:	430b      	orrs	r3, r1
 8004642:	f043 0301 	orr.w	r3, r3, #1
 8004646:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 800464a:	6822      	ldr	r2, [r4, #0]
 800464c:	f8d2 30a4 	ldr.w	r3, [r2, #164]	; 0xa4
 8004650:	f023 0303 	bic.w	r3, r3, #3
 8004654:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8004658:	6822      	ldr	r2, [r4, #0]
 800465a:	f8d2 30a4 	ldr.w	r3, [r2, #164]	; 0xa4
 800465e:	68e1      	ldr	r1, [r4, #12]
 8004660:	430b      	orrs	r3, r1
 8004662:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8004666:	6822      	ldr	r2, [r4, #0]
 8004668:	6893      	ldr	r3, [r2, #8]
 800466a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800466e:	6093      	str	r3, [r2, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8004670:	6822      	ldr	r2, [r4, #0]
 8004672:	6893      	ldr	r3, [r2, #8]
 8004674:	68a1      	ldr	r1, [r4, #8]
 8004676:	430b      	orrs	r3, r1
 8004678:	6093      	str	r3, [r2, #8]
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 800467a:	686a      	ldr	r2, [r5, #4]
 800467c:	b902      	cbnz	r2, 8004680 <HAL_DSI_Init+0x12c>
 800467e:	2201      	movs	r2, #1
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8004680:	4b15      	ldr	r3, [pc, #84]	; (80046d8 <HAL_DSI_Init+0x184>)
 8004682:	fb03 f302 	mul.w	r3, r3, r2
 8004686:	68aa      	ldr	r2, [r5, #8]
 8004688:	f002 0203 	and.w	r2, r2, #3
 800468c:	4093      	lsls	r3, r2
 800468e:	6829      	ldr	r1, [r5, #0]
 8004690:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8004694:	fb02 f201 	mul.w	r2, r2, r1
 8004698:	fbb3 f3f2 	udiv	r3, r3, r2
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 800469c:	6821      	ldr	r1, [r4, #0]
 800469e:	f8d1 2418 	ldr.w	r2, [r1, #1048]	; 0x418
 80046a2:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80046a6:	f8c1 2418 	str.w	r2, [r1, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 80046aa:	6821      	ldr	r1, [r4, #0]
 80046ac:	f8d1 2418 	ldr.w	r2, [r1, #1048]	; 0x418
 80046b0:	4313      	orrs	r3, r2
 80046b2:	f8c1 3418 	str.w	r3, [r1, #1048]	; 0x418
  hdsi->Instance->IER[0U] = 0U;
 80046b6:	6823      	ldr	r3, [r4, #0]
 80046b8:	2000      	movs	r0, #0
 80046ba:	f8c3 00c4 	str.w	r0, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 80046be:	6823      	ldr	r3, [r4, #0]
 80046c0:	f8c3 00c8 	str.w	r0, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 80046c4:	61a0      	str	r0, [r4, #24]
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 80046c6:	6160      	str	r0, [r4, #20]
  hdsi->State = HAL_DSI_STATE_READY;
 80046c8:	2301      	movs	r3, #1
 80046ca:	7463      	strb	r3, [r4, #17]
  return HAL_OK;
 80046cc:	e76d      	b.n	80045aa <HAL_DSI_Init+0x56>
    return HAL_ERROR;
 80046ce:	2001      	movs	r0, #1
}
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop
 80046d4:	fffc8603 	.word	0xfffc8603
 80046d8:	003d0900 	.word	0x003d0900

080046dc <HAL_DSI_MspDeInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspDeInit could be implemented in the user file
   */
}
 80046dc:	4770      	bx	lr

080046de <HAL_DSI_DeInit>:
  if (hdsi == NULL)
 80046de:	2800      	cmp	r0, #0
 80046e0:	d04a      	beq.n	8004778 <HAL_DSI_DeInit+0x9a>
{
 80046e2:	b530      	push	{r4, r5, lr}
 80046e4:	b085      	sub	sp, #20
 80046e6:	4604      	mov	r4, r0
  hdsi->State = HAL_DSI_STATE_BUSY;
 80046e8:	2303      	movs	r3, #3
 80046ea:	7443      	strb	r3, [r0, #17]
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 80046ec:	2500      	movs	r5, #0
 80046ee:	9500      	str	r5, [sp, #0]
 80046f0:	6802      	ldr	r2, [r0, #0]
 80046f2:	f8d2 3404 	ldr.w	r3, [r2, #1028]	; 0x404
 80046f6:	f023 0308 	bic.w	r3, r3, #8
 80046fa:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
 80046fe:	6803      	ldr	r3, [r0, #0]
 8004700:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8004704:	f002 0208 	and.w	r2, r2, #8
 8004708:	9200      	str	r2, [sp, #0]
 800470a:	9a00      	ldr	r2, [sp, #0]
  __HAL_DSI_DISABLE(hdsi);
 800470c:	9501      	str	r5, [sp, #4]
 800470e:	685a      	ldr	r2, [r3, #4]
 8004710:	f022 0201 	bic.w	r2, r2, #1
 8004714:	605a      	str	r2, [r3, #4]
 8004716:	6803      	ldr	r3, [r0, #0]
 8004718:	685a      	ldr	r2, [r3, #4]
 800471a:	f002 0201 	and.w	r2, r2, #1
 800471e:	9201      	str	r2, [sp, #4]
 8004720:	9a01      	ldr	r2, [sp, #4]
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8004722:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004726:	f022 0206 	bic.w	r2, r2, #6
 800472a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  __HAL_DSI_PLL_DISABLE(hdsi);
 800472e:	9502      	str	r5, [sp, #8]
 8004730:	6802      	ldr	r2, [r0, #0]
 8004732:	f8d2 3430 	ldr.w	r3, [r2, #1072]	; 0x430
 8004736:	f023 0301 	bic.w	r3, r3, #1
 800473a:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
 800473e:	6803      	ldr	r3, [r0, #0]
 8004740:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8004744:	f002 0201 	and.w	r2, r2, #1
 8004748:	9202      	str	r2, [sp, #8]
 800474a:	9a02      	ldr	r2, [sp, #8]
  __HAL_DSI_REG_DISABLE(hdsi);
 800474c:	9503      	str	r5, [sp, #12]
 800474e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8004752:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004756:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 800475a:	6803      	ldr	r3, [r0, #0]
 800475c:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8004760:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004764:	9303      	str	r3, [sp, #12]
 8004766:	9b03      	ldr	r3, [sp, #12]
  HAL_DSI_MspDeInit(hdsi);
 8004768:	f7ff ffb8 	bl	80046dc <HAL_DSI_MspDeInit>
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 800476c:	6165      	str	r5, [r4, #20]
  hdsi->State = HAL_DSI_STATE_RESET;
 800476e:	7465      	strb	r5, [r4, #17]
  __HAL_UNLOCK(hdsi);
 8004770:	7425      	strb	r5, [r4, #16]
  return HAL_OK;
 8004772:	4628      	mov	r0, r5
}
 8004774:	b005      	add	sp, #20
 8004776:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8004778:	2001      	movs	r0, #1
}
 800477a:	4770      	bx	lr

0800477c <HAL_DSI_ConfigVideoMode>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
  /* Process locked */
  __HAL_LOCK(hdsi);
 800477c:	7c03      	ldrb	r3, [r0, #16]
 800477e:	2b01      	cmp	r3, #1
 8004780:	f000 8123 	beq.w	80049ca <HAL_DSI_ConfigVideoMode+0x24e>
{
 8004784:	b430      	push	{r4, r5}
  __HAL_LOCK(hdsi);
 8004786:	2301      	movs	r3, #1
 8004788:	7403      	strb	r3, [r0, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 800478a:	6802      	ldr	r2, [r0, #0]
 800478c:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800478e:	f023 0301 	bic.w	r3, r3, #1
 8004792:	6353      	str	r3, [r2, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8004794:	6802      	ldr	r2, [r0, #0]
 8004796:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
 800479a:	f023 0301 	bic.w	r3, r3, #1
 800479e:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 80047a2:	6802      	ldr	r2, [r0, #0]
 80047a4:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80047a6:	f023 0303 	bic.w	r3, r3, #3
 80047aa:	6393      	str	r3, [r2, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 80047ac:	6802      	ldr	r2, [r0, #0]
 80047ae:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80047b0:	68cc      	ldr	r4, [r1, #12]
 80047b2:	4323      	orrs	r3, r4
 80047b4:	6393      	str	r3, [r2, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 80047b6:	6802      	ldr	r2, [r0, #0]
 80047b8:	6bd4      	ldr	r4, [r2, #60]	; 0x3c
 80047ba:	4b85      	ldr	r3, [pc, #532]	; (80049d0 <HAL_DSI_ConfigVideoMode+0x254>)
 80047bc:	4023      	ands	r3, r4
 80047be:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 80047c0:	6802      	ldr	r2, [r0, #0]
 80047c2:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80047c4:	690c      	ldr	r4, [r1, #16]
 80047c6:	4323      	orrs	r3, r4
 80047c8:	63d3      	str	r3, [r2, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 80047ca:	6803      	ldr	r3, [r0, #0]
 80047cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047ce:	4c81      	ldr	r4, [pc, #516]	; (80049d4 <HAL_DSI_ConfigVideoMode+0x258>)
 80047d0:	4022      	ands	r2, r4
 80047d2:	641a      	str	r2, [r3, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 80047d4:	6803      	ldr	r3, [r0, #0]
 80047d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047d8:	694d      	ldr	r5, [r1, #20]
 80047da:	432a      	orrs	r2, r5
 80047dc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 80047de:	6802      	ldr	r2, [r0, #0]
 80047e0:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80047e2:	4023      	ands	r3, r4
 80047e4:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 80047e6:	6802      	ldr	r2, [r0, #0]
 80047e8:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80047ea:	698c      	ldr	r4, [r1, #24]
 80047ec:	4323      	orrs	r3, r4
 80047ee:	6453      	str	r3, [r2, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 80047f0:	6802      	ldr	r2, [r0, #0]
 80047f2:	68d3      	ldr	r3, [r2, #12]
 80047f4:	f023 0303 	bic.w	r3, r3, #3
 80047f8:	60d3      	str	r3, [r2, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 80047fa:	6802      	ldr	r2, [r0, #0]
 80047fc:	68d3      	ldr	r3, [r2, #12]
 80047fe:	680c      	ldr	r4, [r1, #0]
 8004800:	4323      	orrs	r3, r4
 8004802:	60d3      	str	r3, [r2, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8004804:	6802      	ldr	r2, [r0, #0]
 8004806:	6953      	ldr	r3, [r2, #20]
 8004808:	f023 0307 	bic.w	r3, r3, #7
 800480c:	6153      	str	r3, [r2, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 800480e:	6804      	ldr	r4, [r0, #0]
 8004810:	6962      	ldr	r2, [r4, #20]
 8004812:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8004814:	6a0d      	ldr	r5, [r1, #32]
 8004816:	432b      	orrs	r3, r5
 8004818:	69cd      	ldr	r5, [r1, #28]
 800481a:	432b      	orrs	r3, r5
 800481c:	4313      	orrs	r3, r2
 800481e:	6163      	str	r3, [r4, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8004820:	6802      	ldr	r2, [r0, #0]
 8004822:	6913      	ldr	r3, [r2, #16]
 8004824:	f023 030f 	bic.w	r3, r3, #15
 8004828:	6113      	str	r3, [r2, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 800482a:	6802      	ldr	r2, [r0, #0]
 800482c:	6913      	ldr	r3, [r2, #16]
 800482e:	684c      	ldr	r4, [r1, #4]
 8004830:	4323      	orrs	r3, r4
 8004832:	6113      	str	r3, [r2, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8004834:	6802      	ldr	r2, [r0, #0]
 8004836:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
 800483a:	f023 030e 	bic.w	r3, r3, #14
 800483e:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 8004842:	6802      	ldr	r2, [r0, #0]
 8004844:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
 8004848:	684c      	ldr	r4, [r1, #4]
 800484a:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
 800484e:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 8004852:	684b      	ldr	r3, [r1, #4]
 8004854:	2b03      	cmp	r3, #3
 8004856:	f000 80ad 	beq.w	80049b4 <HAL_DSI_ConfigVideoMode+0x238>
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 800485a:	6803      	ldr	r3, [r0, #0]
 800485c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800485e:	4c5e      	ldr	r4, [pc, #376]	; (80049d8 <HAL_DSI_ConfigVideoMode+0x25c>)
 8004860:	4022      	ands	r2, r4
 8004862:	649a      	str	r2, [r3, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8004864:	6803      	ldr	r3, [r0, #0]
 8004866:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004868:	6a8d      	ldr	r5, [r1, #40]	; 0x28
 800486a:	432a      	orrs	r2, r5
 800486c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 800486e:	6802      	ldr	r2, [r0, #0]
 8004870:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8004872:	4023      	ands	r3, r4
 8004874:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8004876:	6802      	ldr	r2, [r0, #0]
 8004878:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800487a:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 800487c:	4323      	orrs	r3, r4
 800487e:	64d3      	str	r3, [r2, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8004880:	6802      	ldr	r2, [r0, #0]
 8004882:	6d14      	ldr	r4, [r2, #80]	; 0x50
 8004884:	4b55      	ldr	r3, [pc, #340]	; (80049dc <HAL_DSI_ConfigVideoMode+0x260>)
 8004886:	4023      	ands	r3, r4
 8004888:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 800488a:	6802      	ldr	r2, [r0, #0]
 800488c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800488e:	6b0c      	ldr	r4, [r1, #48]	; 0x30
 8004890:	4323      	orrs	r3, r4
 8004892:	6513      	str	r3, [r2, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8004894:	6804      	ldr	r4, [r0, #0]
 8004896:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004898:	4a51      	ldr	r2, [pc, #324]	; (80049e0 <HAL_DSI_ConfigVideoMode+0x264>)
 800489a:	4013      	ands	r3, r2
 800489c:	6563      	str	r3, [r4, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 800489e:	6804      	ldr	r4, [r0, #0]
 80048a0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80048a2:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 80048a4:	432b      	orrs	r3, r5
 80048a6:	6563      	str	r3, [r4, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 80048a8:	6804      	ldr	r4, [r0, #0]
 80048aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80048ac:	4013      	ands	r3, r2
 80048ae:	65a3      	str	r3, [r4, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 80048b0:	6804      	ldr	r4, [r0, #0]
 80048b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80048b4:	6b8d      	ldr	r5, [r1, #56]	; 0x38
 80048b6:	432b      	orrs	r3, r5
 80048b8:	65a3      	str	r3, [r4, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 80048ba:	6804      	ldr	r4, [r0, #0]
 80048bc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80048be:	4013      	ands	r3, r2
 80048c0:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 80048c2:	6802      	ldr	r2, [r0, #0]
 80048c4:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 80048c6:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
 80048c8:	4323      	orrs	r3, r4
 80048ca:	65d3      	str	r3, [r2, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 80048cc:	6802      	ldr	r2, [r0, #0]
 80048ce:	6e14      	ldr	r4, [r2, #96]	; 0x60
 80048d0:	4b3f      	ldr	r3, [pc, #252]	; (80049d0 <HAL_DSI_ConfigVideoMode+0x254>)
 80048d2:	4023      	ands	r3, r4
 80048d4:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 80048d6:	6802      	ldr	r2, [r0, #0]
 80048d8:	6e13      	ldr	r3, [r2, #96]	; 0x60
 80048da:	6c0c      	ldr	r4, [r1, #64]	; 0x40
 80048dc:	4323      	orrs	r3, r4
 80048de:	6613      	str	r3, [r2, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 80048e0:	6802      	ldr	r2, [r0, #0]
 80048e2:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80048e4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80048e8:	6393      	str	r3, [r2, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 80048ea:	6802      	ldr	r2, [r0, #0]
 80048ec:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80048ee:	6c4c      	ldr	r4, [r1, #68]	; 0x44
 80048f0:	4323      	orrs	r3, r4
 80048f2:	6393      	str	r3, [r2, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 80048f4:	6802      	ldr	r2, [r0, #0]
 80048f6:	6993      	ldr	r3, [r2, #24]
 80048f8:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80048fc:	6193      	str	r3, [r2, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 80048fe:	6802      	ldr	r2, [r0, #0]
 8004900:	6993      	ldr	r3, [r2, #24]
 8004902:	6c8c      	ldr	r4, [r1, #72]	; 0x48
 8004904:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004908:	6193      	str	r3, [r2, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 800490a:	6802      	ldr	r2, [r0, #0]
 800490c:	6993      	ldr	r3, [r2, #24]
 800490e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004912:	6193      	str	r3, [r2, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8004914:	6802      	ldr	r2, [r0, #0]
 8004916:	6993      	ldr	r3, [r2, #24]
 8004918:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 800491a:	4323      	orrs	r3, r4
 800491c:	6193      	str	r3, [r2, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 800491e:	6802      	ldr	r2, [r0, #0]
 8004920:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004922:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004926:	6393      	str	r3, [r2, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8004928:	6802      	ldr	r2, [r0, #0]
 800492a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800492c:	6d0c      	ldr	r4, [r1, #80]	; 0x50
 800492e:	4323      	orrs	r3, r4
 8004930:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8004932:	6802      	ldr	r2, [r0, #0]
 8004934:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004936:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800493a:	6393      	str	r3, [r2, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 800493c:	6802      	ldr	r2, [r0, #0]
 800493e:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004940:	6d4c      	ldr	r4, [r1, #84]	; 0x54
 8004942:	4323      	orrs	r3, r4
 8004944:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8004946:	6802      	ldr	r2, [r0, #0]
 8004948:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800494a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800494e:	6393      	str	r3, [r2, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8004950:	6802      	ldr	r2, [r0, #0]
 8004952:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004954:	6d8c      	ldr	r4, [r1, #88]	; 0x58
 8004956:	4323      	orrs	r3, r4
 8004958:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 800495a:	6802      	ldr	r2, [r0, #0]
 800495c:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800495e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004962:	6393      	str	r3, [r2, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8004964:	6802      	ldr	r2, [r0, #0]
 8004966:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004968:	6dcc      	ldr	r4, [r1, #92]	; 0x5c
 800496a:	4323      	orrs	r3, r4
 800496c:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 800496e:	6802      	ldr	r2, [r0, #0]
 8004970:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004972:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004976:	6393      	str	r3, [r2, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8004978:	6802      	ldr	r2, [r0, #0]
 800497a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800497c:	6e0c      	ldr	r4, [r1, #96]	; 0x60
 800497e:	4323      	orrs	r3, r4
 8004980:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8004982:	6802      	ldr	r2, [r0, #0]
 8004984:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004986:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800498a:	6393      	str	r3, [r2, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 800498c:	6802      	ldr	r2, [r0, #0]
 800498e:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004990:	6e4c      	ldr	r4, [r1, #100]	; 0x64
 8004992:	4323      	orrs	r3, r4
 8004994:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8004996:	6802      	ldr	r2, [r0, #0]
 8004998:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800499a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800499e:	6393      	str	r3, [r2, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 80049a0:	6802      	ldr	r2, [r0, #0]
 80049a2:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80049a4:	6e89      	ldr	r1, [r1, #104]	; 0x68
 80049a6:	430b      	orrs	r3, r1
 80049a8:	6393      	str	r3, [r2, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80049aa:	2300      	movs	r3, #0
 80049ac:	7403      	strb	r3, [r0, #16]

  return HAL_OK;
 80049ae:	4618      	mov	r0, r3
}
 80049b0:	bc30      	pop	{r4, r5}
 80049b2:	4770      	bx	lr
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 80049b4:	6802      	ldr	r2, [r0, #0]
 80049b6:	6913      	ldr	r3, [r2, #16]
 80049b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049bc:	6113      	str	r3, [r2, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 80049be:	6802      	ldr	r2, [r0, #0]
 80049c0:	6913      	ldr	r3, [r2, #16]
 80049c2:	688c      	ldr	r4, [r1, #8]
 80049c4:	4323      	orrs	r3, r4
 80049c6:	6113      	str	r3, [r2, #16]
 80049c8:	e747      	b.n	800485a <HAL_DSI_ConfigVideoMode+0xde>
  __HAL_LOCK(hdsi);
 80049ca:	2002      	movs	r0, #2
}
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	ffffc000 	.word	0xffffc000
 80049d4:	ffffe000 	.word	0xffffe000
 80049d8:	fffff000 	.word	0xfffff000
 80049dc:	ffff8000 	.word	0xffff8000
 80049e0:	fffffc00 	.word	0xfffffc00

080049e4 <HAL_DSI_Start>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
  /* Process locked */
  __HAL_LOCK(hdsi);
 80049e4:	7c03      	ldrb	r3, [r0, #16]
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d021      	beq.n	8004a2e <HAL_DSI_Start+0x4a>
{
 80049ea:	b082      	sub	sp, #8
  __HAL_LOCK(hdsi);
 80049ec:	2301      	movs	r3, #1
 80049ee:	7403      	strb	r3, [r0, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 80049f0:	2300      	movs	r3, #0
 80049f2:	9300      	str	r3, [sp, #0]
 80049f4:	6801      	ldr	r1, [r0, #0]
 80049f6:	684a      	ldr	r2, [r1, #4]
 80049f8:	f042 0201 	orr.w	r2, r2, #1
 80049fc:	604a      	str	r2, [r1, #4]
 80049fe:	6802      	ldr	r2, [r0, #0]
 8004a00:	6851      	ldr	r1, [r2, #4]
 8004a02:	f001 0101 	and.w	r1, r1, #1
 8004a06:	9100      	str	r1, [sp, #0]
 8004a08:	9900      	ldr	r1, [sp, #0]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8004a0a:	9301      	str	r3, [sp, #4]
 8004a0c:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
 8004a10:	f041 0108 	orr.w	r1, r1, #8
 8004a14:	f8c2 1404 	str.w	r1, [r2, #1028]	; 0x404
 8004a18:	6802      	ldr	r2, [r0, #0]
 8004a1a:	f8d2 2404 	ldr.w	r2, [r2, #1028]	; 0x404
 8004a1e:	f002 0208 	and.w	r2, r2, #8
 8004a22:	9201      	str	r2, [sp, #4]
 8004a24:	9a01      	ldr	r2, [sp, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004a26:	7403      	strb	r3, [r0, #16]

  return HAL_OK;
 8004a28:	4618      	mov	r0, r3
}
 8004a2a:	b002      	add	sp, #8
 8004a2c:	4770      	bx	lr
  __HAL_LOCK(hdsi);
 8004a2e:	2002      	movs	r0, #2
}
 8004a30:	4770      	bx	lr

08004a32 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8004a32:	b510      	push	{r4, lr}
 8004a34:	b082      	sub	sp, #8
 8004a36:	4604      	mov	r4, r0
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8004a38:	7c00      	ldrb	r0, [r0, #16]
 8004a3a:	2801      	cmp	r0, #1
 8004a3c:	d00a      	beq.n	8004a54 <HAL_DSI_ShortWrite+0x22>
 8004a3e:	2001      	movs	r0, #1
 8004a40:	7420      	strb	r0, [r4, #16]

   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8004a42:	9804      	ldr	r0, [sp, #16]
 8004a44:	9000      	str	r0, [sp, #0]
 8004a46:	4620      	mov	r0, r4
 8004a48:	f7ff fd61 	bl	800450e <DSI_ShortWrite>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	7423      	strb	r3, [r4, #16]

  return status;
}
 8004a50:	b002      	add	sp, #8
 8004a52:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdsi);
 8004a54:	2002      	movs	r0, #2
 8004a56:	e7fb      	b.n	8004a50 <HAL_DSI_ShortWrite+0x1e>

08004a58 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8004a58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a5c:	b082      	sub	sp, #8
 8004a5e:	4698      	mov	r8, r3
 8004a60:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004a62:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;

  /* Process locked */
  __HAL_LOCK(hdsi);
 8004a64:	7c03      	ldrb	r3, [r0, #16]
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d04b      	beq.n	8004b02 <HAL_DSI_LongWrite+0xaa>
 8004a6a:	4607      	mov	r7, r0
 8004a6c:	4689      	mov	r9, r1
 8004a6e:	4692      	mov	sl, r2
 8004a70:	2301      	movs	r3, #1
 8004a72:	7403      	strb	r3, [r0, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a74:	f7ff f8cc 	bl	8003c10 <HAL_GetTick>
 8004a78:	4605      	mov	r5, r0

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8004a7a:	683a      	ldr	r2, [r7, #0]
 8004a7c:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8004a7e:	f013 0f01 	tst.w	r3, #1
 8004a82:	d109      	bne.n	8004a98 <HAL_DSI_LongWrite+0x40>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004a84:	f7ff f8c4 	bl	8003c10 <HAL_GetTick>
 8004a88:	1b40      	subs	r0, r0, r5
 8004a8a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004a8e:	d9f4      	bls.n	8004a7a <HAL_DSI_LongWrite+0x22>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8004a90:	2300      	movs	r3, #0
 8004a92:	743b      	strb	r3, [r7, #16]

      return HAL_TIMEOUT;
 8004a94:	2003      	movs	r0, #3
 8004a96:	e031      	b.n	8004afc <HAL_DSI_LongWrite+0xa4>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8004a98:	4645      	mov	r5, r8
 8004a9a:	2d03      	cmp	r5, #3
 8004a9c:	bf28      	it	cs
 8004a9e:	2503      	movcs	r5, #3

  for (count = 0U; count < nbBytes; count++)
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	42ab      	cmp	r3, r5
 8004aa4:	d205      	bcs.n	8004ab2 <HAL_DSI_LongWrite+0x5a>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8004aa6:	5ce1      	ldrb	r1, [r4, r3]
 8004aa8:	3301      	adds	r3, #1
 8004aaa:	00d8      	lsls	r0, r3, #3
 8004aac:	4081      	lsls	r1, r0
 8004aae:	430e      	orrs	r6, r1
  for (count = 0U; count < nbBytes; count++)
 8004ab0:	e7f7      	b.n	8004aa2 <HAL_DSI_LongWrite+0x4a>
  }
  hdsi->Instance->GPDR = fifoword;
 8004ab2:	6716      	str	r6, [r2, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 8004ab4:	eba8 0005 	sub.w	r0, r8, r5
  pparams += nbBytes;
 8004ab8:	1961      	adds	r1, r4, r5
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8004aba:	e00a      	b.n	8004ad2 <HAL_DSI_LongWrite+0x7a>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
    fifoword = 0U;
    for (count = 0U; count < nbBytes; count++)
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8004abc:	5d0d      	ldrb	r5, [r1, r4]
 8004abe:	00e3      	lsls	r3, r4, #3
 8004ac0:	409d      	lsls	r5, r3
 8004ac2:	432e      	orrs	r6, r5
    for (count = 0U; count < nbBytes; count++)
 8004ac4:	3401      	adds	r4, #1
 8004ac6:	4294      	cmp	r4, r2
 8004ac8:	d3f8      	bcc.n	8004abc <HAL_DSI_LongWrite+0x64>
    }
    hdsi->Instance->GPDR = fifoword;
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	671e      	str	r6, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 8004ace:	1a80      	subs	r0, r0, r2
    pparams += nbBytes;
 8004ad0:	4411      	add	r1, r2
  while (uicounter != 0U)
 8004ad2:	b130      	cbz	r0, 8004ae2 <HAL_DSI_LongWrite+0x8a>
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	2804      	cmp	r0, #4
 8004ad8:	bf28      	it	cs
 8004ada:	2204      	movcs	r2, #4
    fifoword = 0U;
 8004adc:	2600      	movs	r6, #0
    for (count = 0U; count < nbBytes; count++)
 8004ade:	4634      	mov	r4, r6
 8004ae0:	e7f1      	b.n	8004ac6 <HAL_DSI_LongWrite+0x6e>

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 8004ae2:	f108 0301 	add.w	r3, r8, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 8004ae6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8004aea:	9200      	str	r2, [sp, #0]
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	4652      	mov	r2, sl
 8004af0:	4649      	mov	r1, r9
 8004af2:	6838      	ldr	r0, [r7, #0]
 8004af4:	f7ff fd02 	bl	80044fc <DSI_ConfigPacketHeader>
                         (((NbParams + 1U) & 0xFF00U) >> 8U));

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004af8:	2000      	movs	r0, #0
 8004afa:	7438      	strb	r0, [r7, #16]

  return HAL_OK;
}
 8004afc:	b002      	add	sp, #8
 8004afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(hdsi);
 8004b02:	2002      	movs	r0, #2
 8004b04:	e7fa      	b.n	8004afc <HAL_DSI_LongWrite+0xa4>
	...

08004b08 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004b08:	2300      	movs	r3, #0
 8004b0a:	2b0f      	cmp	r3, #15
 8004b0c:	f200 80e3 	bhi.w	8004cd6 <HAL_GPIO_Init+0x1ce>
{
 8004b10:	b4f0      	push	{r4, r5, r6, r7}
 8004b12:	b082      	sub	sp, #8
 8004b14:	e039      	b.n	8004b8a <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004b16:	2209      	movs	r2, #9
 8004b18:	e000      	b.n	8004b1c <HAL_GPIO_Init+0x14>
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	40b2      	lsls	r2, r6
 8004b1e:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8004b20:	3402      	adds	r4, #2
 8004b22:	4e6d      	ldr	r6, [pc, #436]	; (8004cd8 <HAL_GPIO_Init+0x1d0>)
 8004b24:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b28:	4a6c      	ldr	r2, [pc, #432]	; (8004cdc <HAL_GPIO_Init+0x1d4>)
 8004b2a:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8004b2c:	43ea      	mvns	r2, r5
 8004b2e:	ea24 0605 	bic.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004b32:	684f      	ldr	r7, [r1, #4]
 8004b34:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8004b38:	d001      	beq.n	8004b3e <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 8004b3a:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 8004b3e:	4c67      	ldr	r4, [pc, #412]	; (8004cdc <HAL_GPIO_Init+0x1d4>)
 8004b40:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8004b42:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8004b44:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004b48:	684f      	ldr	r7, [r1, #4]
 8004b4a:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8004b4e:	d001      	beq.n	8004b54 <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 8004b50:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 8004b54:	4c61      	ldr	r4, [pc, #388]	; (8004cdc <HAL_GPIO_Init+0x1d4>)
 8004b56:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004b58:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8004b5a:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004b5e:	684f      	ldr	r7, [r1, #4]
 8004b60:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8004b64:	d001      	beq.n	8004b6a <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 8004b66:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 8004b6a:	4c5c      	ldr	r4, [pc, #368]	; (8004cdc <HAL_GPIO_Init+0x1d4>)
 8004b6c:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8004b6e:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8004b70:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004b72:	684e      	ldr	r6, [r1, #4]
 8004b74:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8004b78:	d001      	beq.n	8004b7e <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8004b7a:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 8004b7e:	4c57      	ldr	r4, [pc, #348]	; (8004cdc <HAL_GPIO_Init+0x1d4>)
 8004b80:	60e2      	str	r2, [r4, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004b82:	3301      	adds	r3, #1
 8004b84:	2b0f      	cmp	r3, #15
 8004b86:	f200 80a3 	bhi.w	8004cd0 <HAL_GPIO_Init+0x1c8>
    ioposition = ((uint32_t)0x01) << position;
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b8e:	680c      	ldr	r4, [r1, #0]
 8004b90:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 8004b94:	ea32 0404 	bics.w	r4, r2, r4
 8004b98:	d1f3      	bne.n	8004b82 <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b9a:	684c      	ldr	r4, [r1, #4]
 8004b9c:	2c12      	cmp	r4, #18
 8004b9e:	bf18      	it	ne
 8004ba0:	2c02      	cmpne	r4, #2
 8004ba2:	d110      	bne.n	8004bc6 <HAL_GPIO_Init+0xbe>
        temp = GPIOx->AFR[position >> 3];
 8004ba4:	08de      	lsrs	r6, r3, #3
 8004ba6:	3608      	adds	r6, #8
 8004ba8:	f850 c026 	ldr.w	ip, [r0, r6, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004bac:	f003 0407 	and.w	r4, r3, #7
 8004bb0:	00a7      	lsls	r7, r4, #2
 8004bb2:	240f      	movs	r4, #15
 8004bb4:	40bc      	lsls	r4, r7
 8004bb6:	ea2c 0c04 	bic.w	ip, ip, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004bba:	690c      	ldr	r4, [r1, #16]
 8004bbc:	40bc      	lsls	r4, r7
 8004bbe:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->AFR[position >> 3] = temp;
 8004bc2:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 8004bc6:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004bca:	005e      	lsls	r6, r3, #1
 8004bcc:	2403      	movs	r4, #3
 8004bce:	40b4      	lsls	r4, r6
 8004bd0:	43e7      	mvns	r7, r4
 8004bd2:	ea2c 0c04 	bic.w	ip, ip, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004bd6:	684c      	ldr	r4, [r1, #4]
 8004bd8:	f004 0403 	and.w	r4, r4, #3
 8004bdc:	40b4      	lsls	r4, r6
 8004bde:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8004be2:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004be4:	684c      	ldr	r4, [r1, #4]
 8004be6:	f104 3cff 	add.w	ip, r4, #4294967295
 8004bea:	2c11      	cmp	r4, #17
 8004bec:	bf18      	it	ne
 8004bee:	f1bc 0f01 	cmpne.w	ip, #1
 8004bf2:	d901      	bls.n	8004bf8 <HAL_GPIO_Init+0xf0>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004bf4:	2c12      	cmp	r4, #18
 8004bf6:	d110      	bne.n	8004c1a <HAL_GPIO_Init+0x112>
        temp = GPIOx->OSPEEDR; 
 8004bf8:	6884      	ldr	r4, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004bfa:	ea07 0c04 	and.w	ip, r7, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8004bfe:	68cc      	ldr	r4, [r1, #12]
 8004c00:	40b4      	lsls	r4, r6
 8004c02:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OSPEEDR = temp;
 8004c06:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8004c08:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c0a:	ea24 0202 	bic.w	r2, r4, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8004c0e:	684c      	ldr	r4, [r1, #4]
 8004c10:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8004c14:	409c      	lsls	r4, r3
 8004c16:	4314      	orrs	r4, r2
        GPIOx->OTYPER = temp;
 8004c18:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 8004c1a:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004c1c:	4017      	ands	r7, r2
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8004c1e:	688a      	ldr	r2, [r1, #8]
 8004c20:	40b2      	lsls	r2, r6
 8004c22:	433a      	orrs	r2, r7
      GPIOx->PUPDR = temp;
 8004c24:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004c26:	684a      	ldr	r2, [r1, #4]
 8004c28:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8004c2c:	d0a9      	beq.n	8004b82 <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c2e:	4a2c      	ldr	r2, [pc, #176]	; (8004ce0 <HAL_GPIO_Init+0x1d8>)
 8004c30:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8004c32:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8004c36:	6454      	str	r4, [r2, #68]	; 0x44
 8004c38:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004c3a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004c3e:	9201      	str	r2, [sp, #4]
 8004c40:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8004c42:	089c      	lsrs	r4, r3, #2
 8004c44:	1ca6      	adds	r6, r4, #2
 8004c46:	4a24      	ldr	r2, [pc, #144]	; (8004cd8 <HAL_GPIO_Init+0x1d0>)
 8004c48:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004c4c:	f003 0203 	and.w	r2, r3, #3
 8004c50:	0096      	lsls	r6, r2, #2
 8004c52:	220f      	movs	r2, #15
 8004c54:	40b2      	lsls	r2, r6
 8004c56:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004c5a:	4a22      	ldr	r2, [pc, #136]	; (8004ce4 <HAL_GPIO_Init+0x1dc>)
 8004c5c:	4290      	cmp	r0, r2
 8004c5e:	f43f af5c 	beq.w	8004b1a <HAL_GPIO_Init+0x12>
 8004c62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c66:	4290      	cmp	r0, r2
 8004c68:	d022      	beq.n	8004cb0 <HAL_GPIO_Init+0x1a8>
 8004c6a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c6e:	4290      	cmp	r0, r2
 8004c70:	d020      	beq.n	8004cb4 <HAL_GPIO_Init+0x1ac>
 8004c72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c76:	4290      	cmp	r0, r2
 8004c78:	d01e      	beq.n	8004cb8 <HAL_GPIO_Init+0x1b0>
 8004c7a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c7e:	4290      	cmp	r0, r2
 8004c80:	d01c      	beq.n	8004cbc <HAL_GPIO_Init+0x1b4>
 8004c82:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c86:	4290      	cmp	r0, r2
 8004c88:	d01a      	beq.n	8004cc0 <HAL_GPIO_Init+0x1b8>
 8004c8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c8e:	4290      	cmp	r0, r2
 8004c90:	d018      	beq.n	8004cc4 <HAL_GPIO_Init+0x1bc>
 8004c92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c96:	4290      	cmp	r0, r2
 8004c98:	d016      	beq.n	8004cc8 <HAL_GPIO_Init+0x1c0>
 8004c9a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c9e:	4290      	cmp	r0, r2
 8004ca0:	d014      	beq.n	8004ccc <HAL_GPIO_Init+0x1c4>
 8004ca2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ca6:	4290      	cmp	r0, r2
 8004ca8:	f43f af35 	beq.w	8004b16 <HAL_GPIO_Init+0xe>
 8004cac:	220a      	movs	r2, #10
 8004cae:	e735      	b.n	8004b1c <HAL_GPIO_Init+0x14>
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	e733      	b.n	8004b1c <HAL_GPIO_Init+0x14>
 8004cb4:	2202      	movs	r2, #2
 8004cb6:	e731      	b.n	8004b1c <HAL_GPIO_Init+0x14>
 8004cb8:	2203      	movs	r2, #3
 8004cba:	e72f      	b.n	8004b1c <HAL_GPIO_Init+0x14>
 8004cbc:	2204      	movs	r2, #4
 8004cbe:	e72d      	b.n	8004b1c <HAL_GPIO_Init+0x14>
 8004cc0:	2205      	movs	r2, #5
 8004cc2:	e72b      	b.n	8004b1c <HAL_GPIO_Init+0x14>
 8004cc4:	2206      	movs	r2, #6
 8004cc6:	e729      	b.n	8004b1c <HAL_GPIO_Init+0x14>
 8004cc8:	2207      	movs	r2, #7
 8004cca:	e727      	b.n	8004b1c <HAL_GPIO_Init+0x14>
 8004ccc:	2208      	movs	r2, #8
 8004cce:	e725      	b.n	8004b1c <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 8004cd0:	b002      	add	sp, #8
 8004cd2:	bcf0      	pop	{r4, r5, r6, r7}
 8004cd4:	4770      	bx	lr
 8004cd6:	4770      	bx	lr
 8004cd8:	40013800 	.word	0x40013800
 8004cdc:	40013c00 	.word	0x40013c00
 8004ce0:	40023800 	.word	0x40023800
 8004ce4:	40020000 	.word	0x40020000

08004ce8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004ce8:	6903      	ldr	r3, [r0, #16]
 8004cea:	4219      	tst	r1, r3
 8004cec:	d001      	beq.n	8004cf2 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8004cee:	2001      	movs	r0, #1
 8004cf0:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004cf2:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8004cf4:	4770      	bx	lr

08004cf6 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004cf6:	b10a      	cbz	r2, 8004cfc <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004cf8:	6181      	str	r1, [r0, #24]
 8004cfa:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004cfc:	0409      	lsls	r1, r1, #16
 8004cfe:	6181      	str	r1, [r0, #24]
  }
}
 8004d00:	4770      	bx	lr

08004d02 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004d02:	6803      	ldr	r3, [r0, #0]
 8004d04:	699a      	ldr	r2, [r3, #24]
 8004d06:	f012 0f02 	tst.w	r2, #2
 8004d0a:	d001      	beq.n	8004d10 <I2C_Flush_TXDR+0xe>
  {
     hi2c->Instance->TXDR = 0x00U;
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d10:	6803      	ldr	r3, [r0, #0]
 8004d12:	699a      	ldr	r2, [r3, #24]
 8004d14:	f012 0f01 	tst.w	r2, #1
 8004d18:	d103      	bne.n	8004d22 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004d1a:	699a      	ldr	r2, [r3, #24]
 8004d1c:	f042 0201 	orr.w	r2, r2, #1
 8004d20:	619a      	str	r2, [r3, #24]
  }
}
 8004d22:	4770      	bx	lr

08004d24 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8004d24:	b410      	push	{r4}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 8004d26:	6804      	ldr	r4, [r0, #0]
 8004d28:	6860      	ldr	r0, [r4, #4]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8004d2a:	f020 707f 	bic.w	r0, r0, #66846720	; 0x3fc0000
 8004d2e:	f420 3059 	bic.w	r0, r0, #222208	; 0x36400
 8004d32:	f420 707f 	bic.w	r0, r0, #1020	; 0x3fc
 8004d36:	f020 0003 	bic.w	r0, r0, #3

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 8004d3a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8004d3e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004d42:	4319      	orrs	r1, r3
 8004d44:	9b01      	ldr	r3, [sp, #4]
 8004d46:	4319      	orrs	r1, r3
 8004d48:	4301      	orrs	r1, r0
            (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 8004d4a:	6061      	str	r1, [r4, #4]
}
 8004d4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d50:	4770      	bx	lr

08004d52 <I2C_IsAcknowledgeFailed>:
{
 8004d52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d54:	4605      	mov	r5, r0
 8004d56:	460e      	mov	r6, r1
 8004d58:	4617      	mov	r7, r2
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d5a:	6803      	ldr	r3, [r0, #0]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	f013 0f10 	tst.w	r3, #16
 8004d62:	d101      	bne.n	8004d68 <I2C_IsAcknowledgeFailed+0x16>
  return HAL_OK;
 8004d64:	2000      	movs	r0, #0
}
 8004d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d68:	682b      	ldr	r3, [r5, #0]
 8004d6a:	699c      	ldr	r4, [r3, #24]
 8004d6c:	f014 0f20 	tst.w	r4, #32
 8004d70:	d112      	bne.n	8004d98 <I2C_IsAcknowledgeFailed+0x46>
      if(Timeout != HAL_MAX_DELAY)
 8004d72:	f1b6 3fff 	cmp.w	r6, #4294967295
 8004d76:	d0f7      	beq.n	8004d68 <I2C_IsAcknowledgeFailed+0x16>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8004d78:	b126      	cbz	r6, 8004d84 <I2C_IsAcknowledgeFailed+0x32>
 8004d7a:	f7fe ff49 	bl	8003c10 <HAL_GetTick>
 8004d7e:	1bc0      	subs	r0, r0, r7
 8004d80:	42b0      	cmp	r0, r6
 8004d82:	d9f1      	bls.n	8004d68 <I2C_IsAcknowledgeFailed+0x16>
          hi2c->State= HAL_I2C_STATE_READY;
 8004d84:	2320      	movs	r3, #32
 8004d86:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8004d90:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
          return HAL_TIMEOUT;
 8004d94:	2003      	movs	r0, #3
 8004d96:	e7e6      	b.n	8004d66 <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d98:	2210      	movs	r2, #16
 8004d9a:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d9c:	682b      	ldr	r3, [r5, #0]
 8004d9e:	2420      	movs	r4, #32
 8004da0:	61dc      	str	r4, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8004da2:	4628      	mov	r0, r5
 8004da4:	f7ff ffad 	bl	8004d02 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8004da8:	682a      	ldr	r2, [r5, #0]
 8004daa:	6853      	ldr	r3, [r2, #4]
 8004dac:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8004db0:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8004db4:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8004db8:	f023 0301 	bic.w	r3, r3, #1
 8004dbc:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004dbe:	2304      	movs	r3, #4
 8004dc0:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->State= HAL_I2C_STATE_READY;
 8004dc2:	f885 4041 	strb.w	r4, [r5, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8004dcc:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
    return HAL_ERROR;
 8004dd0:	2001      	movs	r0, #1
 8004dd2:	e7c8      	b.n	8004d66 <I2C_IsAcknowledgeFailed+0x14>

08004dd4 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8004dd4:	b570      	push	{r4, r5, r6, lr}
 8004dd6:	4604      	mov	r4, r0
 8004dd8:	460d      	mov	r5, r1
 8004dda:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ddc:	6823      	ldr	r3, [r4, #0]
 8004dde:	699b      	ldr	r3, [r3, #24]
 8004de0:	f013 0f02 	tst.w	r3, #2
 8004de4:	d11c      	bne.n	8004e20 <I2C_WaitOnTXISFlagUntilTimeout+0x4c>
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004de6:	4632      	mov	r2, r6
 8004de8:	4629      	mov	r1, r5
 8004dea:	4620      	mov	r0, r4
 8004dec:	f7ff ffb1 	bl	8004d52 <I2C_IsAcknowledgeFailed>
 8004df0:	b9c0      	cbnz	r0, 8004e24 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 8004df2:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004df6:	d0f1      	beq.n	8004ddc <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8004df8:	b125      	cbz	r5, 8004e04 <I2C_WaitOnTXISFlagUntilTimeout+0x30>
 8004dfa:	f7fe ff09 	bl	8003c10 <HAL_GetTick>
 8004dfe:	1b80      	subs	r0, r0, r6
 8004e00:	42a8      	cmp	r0, r5
 8004e02:	d9eb      	bls.n	8004ddc <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e04:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004e06:	f043 0320 	orr.w	r3, r3, #32
 8004e0a:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State= HAL_I2C_STATE_READY;
 8004e0c:	2320      	movs	r3, #32
 8004e0e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e12:	2300      	movs	r3, #0
 8004e14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8004e18:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8004e1c:	2003      	movs	r0, #3
 8004e1e:	e000      	b.n	8004e22 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
  return HAL_OK;
 8004e20:	2000      	movs	r0, #0
}
 8004e22:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8004e24:	2001      	movs	r0, #1
 8004e26:	e7fc      	b.n	8004e22 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>

08004e28 <I2C_WaitOnFlagUntilTimeout>:
{
 8004e28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e2c:	4606      	mov	r6, r0
 8004e2e:	4688      	mov	r8, r1
 8004e30:	4617      	mov	r7, r2
 8004e32:	461d      	mov	r5, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e34:	6834      	ldr	r4, [r6, #0]
 8004e36:	69a4      	ldr	r4, [r4, #24]
 8004e38:	ea38 0304 	bics.w	r3, r8, r4
 8004e3c:	bf0c      	ite	eq
 8004e3e:	2401      	moveq	r4, #1
 8004e40:	2400      	movne	r4, #0
 8004e42:	42bc      	cmp	r4, r7
 8004e44:	d113      	bne.n	8004e6e <I2C_WaitOnFlagUntilTimeout+0x46>
    if(Timeout != HAL_MAX_DELAY)
 8004e46:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004e4a:	d0f3      	beq.n	8004e34 <I2C_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004e4c:	b12d      	cbz	r5, 8004e5a <I2C_WaitOnFlagUntilTimeout+0x32>
 8004e4e:	f7fe fedf 	bl	8003c10 <HAL_GetTick>
 8004e52:	9b06      	ldr	r3, [sp, #24]
 8004e54:	1ac0      	subs	r0, r0, r3
 8004e56:	42a8      	cmp	r0, r5
 8004e58:	d9ec      	bls.n	8004e34 <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->State= HAL_I2C_STATE_READY;
 8004e5a:	2320      	movs	r3, #32
 8004e5c:	f886 3041 	strb.w	r3, [r6, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e60:	2300      	movs	r3, #0
 8004e62:	f886 3042 	strb.w	r3, [r6, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8004e66:	f886 3040 	strb.w	r3, [r6, #64]	; 0x40
        return HAL_TIMEOUT;
 8004e6a:	2003      	movs	r0, #3
 8004e6c:	e000      	b.n	8004e70 <I2C_WaitOnFlagUntilTimeout+0x48>
  return HAL_OK;
 8004e6e:	2000      	movs	r0, #0
}
 8004e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004e74 <I2C_RequestMemoryWrite>:
{
 8004e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e78:	b082      	sub	sp, #8
 8004e7a:	4604      	mov	r4, r0
 8004e7c:	4690      	mov	r8, r2
 8004e7e:	461d      	mov	r5, r3
 8004e80:	9e08      	ldr	r6, [sp, #32]
 8004e82:	9f09      	ldr	r7, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004e84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e88:	9300      	str	r3, [sp, #0]
 8004e8a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004e8e:	b2ea      	uxtb	r2, r5
 8004e90:	f7ff ff48 	bl	8004d24 <I2C_TransferConfig>
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e94:	463a      	mov	r2, r7
 8004e96:	4631      	mov	r1, r6
 8004e98:	4620      	mov	r0, r4
 8004e9a:	f7ff ff9b 	bl	8004dd4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004e9e:	b130      	cbz	r0, 8004eae <I2C_RequestMemoryWrite+0x3a>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ea0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004ea2:	2b04      	cmp	r3, #4
 8004ea4:	d001      	beq.n	8004eaa <I2C_RequestMemoryWrite+0x36>
      return HAL_TIMEOUT;
 8004ea6:	2003      	movs	r0, #3
 8004ea8:	e00f      	b.n	8004eca <I2C_RequestMemoryWrite+0x56>
      return HAL_ERROR;
 8004eaa:	2001      	movs	r0, #1
 8004eac:	e00d      	b.n	8004eca <I2C_RequestMemoryWrite+0x56>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004eae:	2d01      	cmp	r5, #1
 8004eb0:	d10e      	bne.n	8004ed0 <I2C_RequestMemoryWrite+0x5c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004eb2:	6823      	ldr	r3, [r4, #0]
 8004eb4:	fa5f f288 	uxtb.w	r2, r8
 8004eb8:	629a      	str	r2, [r3, #40]	; 0x28
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004eba:	9700      	str	r7, [sp, #0]
 8004ebc:	4633      	mov	r3, r6
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	2180      	movs	r1, #128	; 0x80
 8004ec2:	4620      	mov	r0, r4
 8004ec4:	f7ff ffb0 	bl	8004e28 <I2C_WaitOnFlagUntilTimeout>
 8004ec8:	b9c0      	cbnz	r0, 8004efc <I2C_RequestMemoryWrite+0x88>
}
 8004eca:	b002      	add	sp, #8
 8004ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004ed0:	6823      	ldr	r3, [r4, #0]
 8004ed2:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8004ed6:	629a      	str	r2, [r3, #40]	; 0x28
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ed8:	463a      	mov	r2, r7
 8004eda:	4631      	mov	r1, r6
 8004edc:	4620      	mov	r0, r4
 8004ede:	f7ff ff79 	bl	8004dd4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004ee2:	b130      	cbz	r0, 8004ef2 <I2C_RequestMemoryWrite+0x7e>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ee4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004ee6:	2b04      	cmp	r3, #4
 8004ee8:	d001      	beq.n	8004eee <I2C_RequestMemoryWrite+0x7a>
        return HAL_TIMEOUT;
 8004eea:	2003      	movs	r0, #3
 8004eec:	e7ed      	b.n	8004eca <I2C_RequestMemoryWrite+0x56>
        return HAL_ERROR;
 8004eee:	2001      	movs	r0, #1
 8004ef0:	e7eb      	b.n	8004eca <I2C_RequestMemoryWrite+0x56>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ef2:	6823      	ldr	r3, [r4, #0]
 8004ef4:	fa5f f288 	uxtb.w	r2, r8
 8004ef8:	629a      	str	r2, [r3, #40]	; 0x28
 8004efa:	e7de      	b.n	8004eba <I2C_RequestMemoryWrite+0x46>
    return HAL_TIMEOUT;
 8004efc:	2003      	movs	r0, #3
 8004efe:	e7e4      	b.n	8004eca <I2C_RequestMemoryWrite+0x56>

08004f00 <I2C_RequestMemoryRead>:
{
 8004f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f04:	b082      	sub	sp, #8
 8004f06:	4604      	mov	r4, r0
 8004f08:	4690      	mov	r8, r2
 8004f0a:	461d      	mov	r5, r3
 8004f0c:	9e08      	ldr	r6, [sp, #32]
 8004f0e:	9f09      	ldr	r7, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004f10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004f14:	9300      	str	r3, [sp, #0]
 8004f16:	2300      	movs	r3, #0
 8004f18:	b2ea      	uxtb	r2, r5
 8004f1a:	f7ff ff03 	bl	8004d24 <I2C_TransferConfig>
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f1e:	463a      	mov	r2, r7
 8004f20:	4631      	mov	r1, r6
 8004f22:	4620      	mov	r0, r4
 8004f24:	f7ff ff56 	bl	8004dd4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004f28:	b130      	cbz	r0, 8004f38 <I2C_RequestMemoryRead+0x38>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f2a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004f2c:	2b04      	cmp	r3, #4
 8004f2e:	d001      	beq.n	8004f34 <I2C_RequestMemoryRead+0x34>
      return HAL_TIMEOUT;
 8004f30:	2003      	movs	r0, #3
 8004f32:	e00f      	b.n	8004f54 <I2C_RequestMemoryRead+0x54>
      return HAL_ERROR;
 8004f34:	2001      	movs	r0, #1
 8004f36:	e00d      	b.n	8004f54 <I2C_RequestMemoryRead+0x54>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004f38:	2d01      	cmp	r5, #1
 8004f3a:	d10e      	bne.n	8004f5a <I2C_RequestMemoryRead+0x5a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004f3c:	6823      	ldr	r3, [r4, #0]
 8004f3e:	fa5f f288 	uxtb.w	r2, r8
 8004f42:	629a      	str	r2, [r3, #40]	; 0x28
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004f44:	9700      	str	r7, [sp, #0]
 8004f46:	4633      	mov	r3, r6
 8004f48:	2200      	movs	r2, #0
 8004f4a:	2140      	movs	r1, #64	; 0x40
 8004f4c:	4620      	mov	r0, r4
 8004f4e:	f7ff ff6b 	bl	8004e28 <I2C_WaitOnFlagUntilTimeout>
 8004f52:	b9c0      	cbnz	r0, 8004f86 <I2C_RequestMemoryRead+0x86>
}
 8004f54:	b002      	add	sp, #8
 8004f56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004f5a:	6823      	ldr	r3, [r4, #0]
 8004f5c:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8004f60:	629a      	str	r2, [r3, #40]	; 0x28
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f62:	463a      	mov	r2, r7
 8004f64:	4631      	mov	r1, r6
 8004f66:	4620      	mov	r0, r4
 8004f68:	f7ff ff34 	bl	8004dd4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004f6c:	b130      	cbz	r0, 8004f7c <I2C_RequestMemoryRead+0x7c>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f6e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004f70:	2b04      	cmp	r3, #4
 8004f72:	d001      	beq.n	8004f78 <I2C_RequestMemoryRead+0x78>
        return HAL_TIMEOUT;
 8004f74:	2003      	movs	r0, #3
 8004f76:	e7ed      	b.n	8004f54 <I2C_RequestMemoryRead+0x54>
        return HAL_ERROR;
 8004f78:	2001      	movs	r0, #1
 8004f7a:	e7eb      	b.n	8004f54 <I2C_RequestMemoryRead+0x54>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004f7c:	6823      	ldr	r3, [r4, #0]
 8004f7e:	fa5f f288 	uxtb.w	r2, r8
 8004f82:	629a      	str	r2, [r3, #40]	; 0x28
 8004f84:	e7de      	b.n	8004f44 <I2C_RequestMemoryRead+0x44>
    return HAL_TIMEOUT;
 8004f86:	2003      	movs	r0, #3
 8004f88:	e7e4      	b.n	8004f54 <I2C_RequestMemoryRead+0x54>

08004f8a <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8004f8a:	b570      	push	{r4, r5, r6, lr}
 8004f8c:	4605      	mov	r5, r0
 8004f8e:	460c      	mov	r4, r1
 8004f90:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f92:	682b      	ldr	r3, [r5, #0]
 8004f94:	699b      	ldr	r3, [r3, #24]
 8004f96:	f013 0f20 	tst.w	r3, #32
 8004f9a:	d119      	bne.n	8004fd0 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f9c:	4632      	mov	r2, r6
 8004f9e:	4621      	mov	r1, r4
 8004fa0:	4628      	mov	r0, r5
 8004fa2:	f7ff fed6 	bl	8004d52 <I2C_IsAcknowledgeFailed>
 8004fa6:	b9a8      	cbnz	r0, 8004fd4 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8004fa8:	b124      	cbz	r4, 8004fb4 <I2C_WaitOnSTOPFlagUntilTimeout+0x2a>
 8004faa:	f7fe fe31 	bl	8003c10 <HAL_GetTick>
 8004fae:	1b80      	subs	r0, r0, r6
 8004fb0:	42a0      	cmp	r0, r4
 8004fb2:	d9ee      	bls.n	8004f92 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004fb4:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8004fb6:	f043 0320 	orr.w	r3, r3, #32
 8004fba:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 8004fbc:	2320      	movs	r3, #32
 8004fbe:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004fc8:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_TIMEOUT;
 8004fcc:	2003      	movs	r0, #3
}
 8004fce:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8004fd0:	2000      	movs	r0, #0
 8004fd2:	e7fc      	b.n	8004fce <I2C_WaitOnSTOPFlagUntilTimeout+0x44>
      return HAL_ERROR;
 8004fd4:	2001      	movs	r0, #1
 8004fd6:	e7fa      	b.n	8004fce <I2C_WaitOnSTOPFlagUntilTimeout+0x44>

08004fd8 <HAL_I2C_MspInit>:
}
 8004fd8:	4770      	bx	lr
	...

08004fdc <HAL_I2C_Init>:
  if(hi2c == NULL)
 8004fdc:	2800      	cmp	r0, #0
 8004fde:	d057      	beq.n	8005090 <HAL_I2C_Init+0xb4>
{
 8004fe0:	b510      	push	{r4, lr}
 8004fe2:	4604      	mov	r4, r0
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8004fe4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d041      	beq.n	8005070 <HAL_I2C_Init+0x94>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004fec:	2324      	movs	r3, #36	; 0x24
 8004fee:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8004ff2:	6822      	ldr	r2, [r4, #0]
 8004ff4:	6813      	ldr	r3, [r2, #0]
 8004ff6:	f023 0301 	bic.w	r3, r3, #1
 8004ffa:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004ffc:	6863      	ldr	r3, [r4, #4]
 8004ffe:	6822      	ldr	r2, [r4, #0]
 8005000:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8005004:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005006:	6822      	ldr	r2, [r4, #0]
 8005008:	6893      	ldr	r3, [r2, #8]
 800500a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800500e:	6093      	str	r3, [r2, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005010:	68e3      	ldr	r3, [r4, #12]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d031      	beq.n	800507a <HAL_I2C_Init+0x9e>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005016:	68a3      	ldr	r3, [r4, #8]
 8005018:	6822      	ldr	r2, [r4, #0]
 800501a:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 800501e:	6093      	str	r3, [r2, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005020:	68e3      	ldr	r3, [r4, #12]
 8005022:	2b02      	cmp	r3, #2
 8005024:	d02f      	beq.n	8005086 <HAL_I2C_Init+0xaa>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005026:	6822      	ldr	r2, [r4, #0]
 8005028:	6851      	ldr	r1, [r2, #4]
 800502a:	4b1a      	ldr	r3, [pc, #104]	; (8005094 <HAL_I2C_Init+0xb8>)
 800502c:	430b      	orrs	r3, r1
 800502e:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005030:	6822      	ldr	r2, [r4, #0]
 8005032:	68d3      	ldr	r3, [r2, #12]
 8005034:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005038:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800503a:	6923      	ldr	r3, [r4, #16]
 800503c:	6962      	ldr	r2, [r4, #20]
 800503e:	4313      	orrs	r3, r2
 8005040:	69a1      	ldr	r1, [r4, #24]
 8005042:	6822      	ldr	r2, [r4, #0]
 8005044:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005048:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800504a:	69e3      	ldr	r3, [r4, #28]
 800504c:	6a21      	ldr	r1, [r4, #32]
 800504e:	6822      	ldr	r2, [r4, #0]
 8005050:	430b      	orrs	r3, r1
 8005052:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8005054:	6822      	ldr	r2, [r4, #0]
 8005056:	6813      	ldr	r3, [r2, #0]
 8005058:	f043 0301 	orr.w	r3, r3, #1
 800505c:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800505e:	2000      	movs	r0, #0
 8005060:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005062:	2320      	movs	r3, #32
 8005064:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005068:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800506a:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 800506e:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8005070:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8005074:	f7ff ffb0 	bl	8004fd8 <HAL_I2C_MspInit>
 8005078:	e7b8      	b.n	8004fec <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800507a:	68a3      	ldr	r3, [r4, #8]
 800507c:	6822      	ldr	r2, [r4, #0]
 800507e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005082:	6093      	str	r3, [r2, #8]
 8005084:	e7cc      	b.n	8005020 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005086:	6823      	ldr	r3, [r4, #0]
 8005088:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800508c:	605a      	str	r2, [r3, #4]
 800508e:	e7ca      	b.n	8005026 <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8005090:	2001      	movs	r0, #1
}
 8005092:	4770      	bx	lr
 8005094:	02008000 	.word	0x02008000

08005098 <HAL_I2C_MspDeInit>:
}
 8005098:	4770      	bx	lr

0800509a <HAL_I2C_DeInit>:
  if(hi2c == NULL)
 800509a:	b1a8      	cbz	r0, 80050c8 <HAL_I2C_DeInit+0x2e>
{
 800509c:	b510      	push	{r4, lr}
 800509e:	4604      	mov	r4, r0
  hi2c->State = HAL_I2C_STATE_BUSY;
 80050a0:	2324      	movs	r3, #36	; 0x24
 80050a2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 80050a6:	6802      	ldr	r2, [r0, #0]
 80050a8:	6813      	ldr	r3, [r2, #0]
 80050aa:	f023 0301 	bic.w	r3, r3, #1
 80050ae:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 80050b0:	f7ff fff2 	bl	8005098 <HAL_I2C_MspDeInit>
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050b4:	2000      	movs	r0, #0
 80050b6:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80050b8:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80050bc:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80050be:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  __HAL_UNLOCK(hi2c);
 80050c2:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 80050c6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80050c8:	2001      	movs	r0, #1
}
 80050ca:	4770      	bx	lr

080050cc <HAL_I2C_Mem_Write>:
{
 80050cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050d0:	b083      	sub	sp, #12
 80050d2:	460d      	mov	r5, r1
 80050d4:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 80050d8:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  if(hi2c->State == HAL_I2C_STATE_READY)
 80050da:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 80050de:	b2c9      	uxtb	r1, r1
 80050e0:	2920      	cmp	r1, #32
 80050e2:	f040 80d1 	bne.w	8005288 <HAL_I2C_Mem_Write+0x1bc>
 80050e6:	4604      	mov	r4, r0
 80050e8:	4690      	mov	r8, r2
 80050ea:	4699      	mov	r9, r3
    if((pData == NULL) || (Size == 0U))
 80050ec:	faba f38a 	clz	r3, sl
 80050f0:	095b      	lsrs	r3, r3, #5
 80050f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80050f4:	2a00      	cmp	r2, #0
 80050f6:	bf08      	it	eq
 80050f8:	2301      	moveq	r3, #1
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	f040 80c8 	bne.w	8005290 <HAL_I2C_Mem_Write+0x1c4>
    __HAL_LOCK(hi2c);
 8005100:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005104:	2b01      	cmp	r3, #1
 8005106:	f000 80c5 	beq.w	8005294 <HAL_I2C_Mem_Write+0x1c8>
 800510a:	f04f 0b01 	mov.w	fp, #1
 800510e:	f880 b040 	strb.w	fp, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8005112:	f7fe fd7d 	bl	8003c10 <HAL_GetTick>
 8005116:	4606      	mov	r6, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005118:	9000      	str	r0, [sp, #0]
 800511a:	2319      	movs	r3, #25
 800511c:	465a      	mov	r2, fp
 800511e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005122:	4620      	mov	r0, r4
 8005124:	f7ff fe80 	bl	8004e28 <I2C_WaitOnFlagUntilTimeout>
 8005128:	2800      	cmp	r0, #0
 800512a:	f040 80b5 	bne.w	8005298 <HAL_I2C_Mem_Write+0x1cc>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800512e:	2321      	movs	r3, #33	; 0x21
 8005130:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005134:	2340      	movs	r3, #64	; 0x40
 8005136:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800513a:	2300      	movs	r3, #0
 800513c:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800513e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005140:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8005142:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005146:	6363      	str	r3, [r4, #52]	; 0x34
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005148:	9601      	str	r6, [sp, #4]
 800514a:	9700      	str	r7, [sp, #0]
 800514c:	464b      	mov	r3, r9
 800514e:	4642      	mov	r2, r8
 8005150:	4629      	mov	r1, r5
 8005152:	4620      	mov	r0, r4
 8005154:	f7ff fe8e 	bl	8004e74 <I2C_RequestMemoryWrite>
 8005158:	b160      	cbz	r0, 8005174 <HAL_I2C_Mem_Write+0xa8>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800515a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800515c:	2b04      	cmp	r3, #4
 800515e:	d004      	beq.n	800516a <HAL_I2C_Mem_Write+0x9e>
        __HAL_UNLOCK(hi2c);
 8005160:	2300      	movs	r3, #0
 8005162:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8005166:	2003      	movs	r0, #3
 8005168:	e08f      	b.n	800528a <HAL_I2C_Mem_Write+0x1be>
        __HAL_UNLOCK(hi2c);
 800516a:	2300      	movs	r3, #0
 800516c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8005170:	4658      	mov	r0, fp
 8005172:	e08a      	b.n	800528a <HAL_I2C_Mem_Write+0x1be>
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8005174:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005176:	b29b      	uxth	r3, r3
 8005178:	2bff      	cmp	r3, #255	; 0xff
 800517a:	d90a      	bls.n	8005192 <HAL_I2C_Mem_Write+0xc6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800517c:	22ff      	movs	r2, #255	; 0xff
 800517e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005180:	2300      	movs	r3, #0
 8005182:	9300      	str	r3, [sp, #0]
 8005184:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005188:	4629      	mov	r1, r5
 800518a:	4620      	mov	r0, r4
 800518c:	f7ff fdca 	bl	8004d24 <I2C_TransferConfig>
 8005190:	e023      	b.n	80051da <HAL_I2C_Mem_Write+0x10e>
      hi2c->XferSize = hi2c->XferCount;
 8005192:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005194:	b292      	uxth	r2, r2
 8005196:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005198:	2300      	movs	r3, #0
 800519a:	9300      	str	r3, [sp, #0]
 800519c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80051a0:	b2d2      	uxtb	r2, r2
 80051a2:	4629      	mov	r1, r5
 80051a4:	4620      	mov	r0, r4
 80051a6:	f7ff fdbd 	bl	8004d24 <I2C_TransferConfig>
 80051aa:	e016      	b.n	80051da <HAL_I2C_Mem_Write+0x10e>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051ac:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80051ae:	2b04      	cmp	r3, #4
 80051b0:	d001      	beq.n	80051b6 <HAL_I2C_Mem_Write+0xea>
          return HAL_TIMEOUT;
 80051b2:	2003      	movs	r0, #3
 80051b4:	e069      	b.n	800528a <HAL_I2C_Mem_Write+0x1be>
          return HAL_ERROR;
 80051b6:	2001      	movs	r0, #1
 80051b8:	e067      	b.n	800528a <HAL_I2C_Mem_Write+0x1be>
          hi2c->XferSize = hi2c->XferCount;
 80051ba:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80051bc:	b292      	uxth	r2, r2
 80051be:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80051c0:	2300      	movs	r3, #0
 80051c2:	9300      	str	r3, [sp, #0]
 80051c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80051c8:	b2d2      	uxtb	r2, r2
 80051ca:	4629      	mov	r1, r5
 80051cc:	4620      	mov	r0, r4
 80051ce:	f7ff fda9 	bl	8004d24 <I2C_TransferConfig>
    }while(hi2c->XferCount > 0U);
 80051d2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d033      	beq.n	8005242 <HAL_I2C_Mem_Write+0x176>
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051da:	4632      	mov	r2, r6
 80051dc:	4639      	mov	r1, r7
 80051de:	4620      	mov	r0, r4
 80051e0:	f7ff fdf8 	bl	8004dd4 <I2C_WaitOnTXISFlagUntilTimeout>
 80051e4:	2800      	cmp	r0, #0
 80051e6:	d1e1      	bne.n	80051ac <HAL_I2C_Mem_Write+0xe0>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80051e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80051ea:	1c5a      	adds	r2, r3, #1
 80051ec:	6262      	str	r2, [r4, #36]	; 0x24
 80051ee:	6822      	ldr	r2, [r4, #0]
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80051f4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	3b01      	subs	r3, #1
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80051fe:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8005200:	3b01      	subs	r3, #1
 8005202:	b29b      	uxth	r3, r3
 8005204:	8523      	strh	r3, [r4, #40]	; 0x28
      if((hi2c->XferSize == 0U) && (hi2c->XferCount!=0U))
 8005206:	2b00      	cmp	r3, #0
 8005208:	d1e3      	bne.n	80051d2 <HAL_I2C_Mem_Write+0x106>
 800520a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800520c:	b29b      	uxth	r3, r3
 800520e:	2b00      	cmp	r3, #0
 8005210:	d0df      	beq.n	80051d2 <HAL_I2C_Mem_Write+0x106>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005212:	9600      	str	r6, [sp, #0]
 8005214:	463b      	mov	r3, r7
 8005216:	2200      	movs	r2, #0
 8005218:	2180      	movs	r1, #128	; 0x80
 800521a:	4620      	mov	r0, r4
 800521c:	f7ff fe04 	bl	8004e28 <I2C_WaitOnFlagUntilTimeout>
 8005220:	2800      	cmp	r0, #0
 8005222:	d13b      	bne.n	800529c <HAL_I2C_Mem_Write+0x1d0>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8005224:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005226:	b29b      	uxth	r3, r3
 8005228:	2bff      	cmp	r3, #255	; 0xff
 800522a:	d9c6      	bls.n	80051ba <HAL_I2C_Mem_Write+0xee>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800522c:	22ff      	movs	r2, #255	; 0xff
 800522e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005230:	2300      	movs	r3, #0
 8005232:	9300      	str	r3, [sp, #0]
 8005234:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005238:	4629      	mov	r1, r5
 800523a:	4620      	mov	r0, r4
 800523c:	f7ff fd72 	bl	8004d24 <I2C_TransferConfig>
 8005240:	e7c7      	b.n	80051d2 <HAL_I2C_Mem_Write+0x106>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005242:	4632      	mov	r2, r6
 8005244:	4639      	mov	r1, r7
 8005246:	4620      	mov	r0, r4
 8005248:	f7ff fe9f 	bl	8004f8a <I2C_WaitOnSTOPFlagUntilTimeout>
 800524c:	b130      	cbz	r0, 800525c <HAL_I2C_Mem_Write+0x190>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800524e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005250:	2b04      	cmp	r3, #4
 8005252:	d001      	beq.n	8005258 <HAL_I2C_Mem_Write+0x18c>
        return HAL_TIMEOUT;
 8005254:	2003      	movs	r0, #3
 8005256:	e018      	b.n	800528a <HAL_I2C_Mem_Write+0x1be>
        return HAL_ERROR;
 8005258:	2001      	movs	r0, #1
 800525a:	e016      	b.n	800528a <HAL_I2C_Mem_Write+0x1be>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800525c:	6823      	ldr	r3, [r4, #0]
 800525e:	2220      	movs	r2, #32
 8005260:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005262:	6821      	ldr	r1, [r4, #0]
 8005264:	684b      	ldr	r3, [r1, #4]
 8005266:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800526a:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800526e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005272:	f023 0301 	bic.w	r3, r3, #1
 8005276:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005278:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800527c:	2300      	movs	r3, #0
 800527e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8005282:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8005286:	e000      	b.n	800528a <HAL_I2C_Mem_Write+0x1be>
    return HAL_BUSY;
 8005288:	2002      	movs	r0, #2
}
 800528a:	b003      	add	sp, #12
 800528c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return  HAL_ERROR;
 8005290:	2001      	movs	r0, #1
 8005292:	e7fa      	b.n	800528a <HAL_I2C_Mem_Write+0x1be>
    __HAL_LOCK(hi2c);
 8005294:	2002      	movs	r0, #2
 8005296:	e7f8      	b.n	800528a <HAL_I2C_Mem_Write+0x1be>
      return HAL_TIMEOUT;
 8005298:	2003      	movs	r0, #3
 800529a:	e7f6      	b.n	800528a <HAL_I2C_Mem_Write+0x1be>
          return HAL_TIMEOUT;
 800529c:	2003      	movs	r0, #3
 800529e:	e7f4      	b.n	800528a <HAL_I2C_Mem_Write+0x1be>

080052a0 <HAL_I2C_Mem_Read>:
{
 80052a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052a4:	b083      	sub	sp, #12
 80052a6:	460d      	mov	r5, r1
 80052a8:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 80052ac:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  if(hi2c->State == HAL_I2C_STATE_READY)
 80052ae:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 80052b2:	b2c9      	uxtb	r1, r1
 80052b4:	2920      	cmp	r1, #32
 80052b6:	f040 80cd 	bne.w	8005454 <HAL_I2C_Mem_Read+0x1b4>
 80052ba:	4604      	mov	r4, r0
 80052bc:	4690      	mov	r8, r2
 80052be:	4699      	mov	r9, r3
    if((pData == NULL) || (Size == 0U))
 80052c0:	faba f38a 	clz	r3, sl
 80052c4:	095b      	lsrs	r3, r3, #5
 80052c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052c8:	2a00      	cmp	r2, #0
 80052ca:	bf08      	it	eq
 80052cc:	2301      	moveq	r3, #1
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	f040 80c4 	bne.w	800545c <HAL_I2C_Mem_Read+0x1bc>
    __HAL_LOCK(hi2c);
 80052d4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80052d8:	2b01      	cmp	r3, #1
 80052da:	f000 80c1 	beq.w	8005460 <HAL_I2C_Mem_Read+0x1c0>
 80052de:	f04f 0b01 	mov.w	fp, #1
 80052e2:	f880 b040 	strb.w	fp, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80052e6:	f7fe fc93 	bl	8003c10 <HAL_GetTick>
 80052ea:	4606      	mov	r6, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80052ec:	9000      	str	r0, [sp, #0]
 80052ee:	2319      	movs	r3, #25
 80052f0:	465a      	mov	r2, fp
 80052f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80052f6:	4620      	mov	r0, r4
 80052f8:	f7ff fd96 	bl	8004e28 <I2C_WaitOnFlagUntilTimeout>
 80052fc:	2800      	cmp	r0, #0
 80052fe:	f040 80b1 	bne.w	8005464 <HAL_I2C_Mem_Read+0x1c4>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005302:	2322      	movs	r3, #34	; 0x22
 8005304:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005308:	2340      	movs	r3, #64	; 0x40
 800530a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800530e:	2300      	movs	r3, #0
 8005310:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8005312:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005314:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8005316:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800531a:	6363      	str	r3, [r4, #52]	; 0x34
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800531c:	9601      	str	r6, [sp, #4]
 800531e:	9700      	str	r7, [sp, #0]
 8005320:	464b      	mov	r3, r9
 8005322:	4642      	mov	r2, r8
 8005324:	4629      	mov	r1, r5
 8005326:	4620      	mov	r0, r4
 8005328:	f7ff fdea 	bl	8004f00 <I2C_RequestMemoryRead>
 800532c:	b160      	cbz	r0, 8005348 <HAL_I2C_Mem_Read+0xa8>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800532e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005330:	2b04      	cmp	r3, #4
 8005332:	d004      	beq.n	800533e <HAL_I2C_Mem_Read+0x9e>
        __HAL_UNLOCK(hi2c);
 8005334:	2300      	movs	r3, #0
 8005336:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 800533a:	2003      	movs	r0, #3
 800533c:	e08b      	b.n	8005456 <HAL_I2C_Mem_Read+0x1b6>
        __HAL_UNLOCK(hi2c);
 800533e:	2300      	movs	r3, #0
 8005340:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8005344:	4658      	mov	r0, fp
 8005346:	e086      	b.n	8005456 <HAL_I2C_Mem_Read+0x1b6>
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8005348:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800534a:	b29b      	uxth	r3, r3
 800534c:	2bff      	cmp	r3, #255	; 0xff
 800534e:	d90b      	bls.n	8005368 <HAL_I2C_Mem_Read+0xc8>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005350:	22ff      	movs	r2, #255	; 0xff
 8005352:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8005354:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8005358:	9300      	str	r3, [sp, #0]
 800535a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800535e:	4629      	mov	r1, r5
 8005360:	4620      	mov	r0, r4
 8005362:	f7ff fcdf 	bl	8004d24 <I2C_TransferConfig>
 8005366:	e01d      	b.n	80053a4 <HAL_I2C_Mem_Read+0x104>
      hi2c->XferSize = hi2c->XferCount;
 8005368:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800536a:	b292      	uxth	r2, r2
 800536c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800536e:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8005372:	9300      	str	r3, [sp, #0]
 8005374:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005378:	b2d2      	uxtb	r2, r2
 800537a:	4629      	mov	r1, r5
 800537c:	4620      	mov	r0, r4
 800537e:	f7ff fcd1 	bl	8004d24 <I2C_TransferConfig>
 8005382:	e00f      	b.n	80053a4 <HAL_I2C_Mem_Read+0x104>
          hi2c->XferSize = hi2c->XferCount;
 8005384:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005386:	b292      	uxth	r2, r2
 8005388:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800538a:	2300      	movs	r3, #0
 800538c:	9300      	str	r3, [sp, #0]
 800538e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005392:	b2d2      	uxtb	r2, r2
 8005394:	4629      	mov	r1, r5
 8005396:	4620      	mov	r0, r4
 8005398:	f7ff fcc4 	bl	8004d24 <I2C_TransferConfig>
    }while(hi2c->XferCount > 0U);
 800539c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800539e:	b29b      	uxth	r3, r3
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d034      	beq.n	800540e <HAL_I2C_Mem_Read+0x16e>
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80053a4:	9600      	str	r6, [sp, #0]
 80053a6:	463b      	mov	r3, r7
 80053a8:	2200      	movs	r2, #0
 80053aa:	2104      	movs	r1, #4
 80053ac:	4620      	mov	r0, r4
 80053ae:	f7ff fd3b 	bl	8004e28 <I2C_WaitOnFlagUntilTimeout>
 80053b2:	2800      	cmp	r0, #0
 80053b4:	d158      	bne.n	8005468 <HAL_I2C_Mem_Read+0x1c8>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80053b6:	6823      	ldr	r3, [r4, #0]
 80053b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053bc:	1c59      	adds	r1, r3, #1
 80053be:	6261      	str	r1, [r4, #36]	; 0x24
 80053c0:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 80053c2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80053c4:	3a01      	subs	r2, #1
 80053c6:	b292      	uxth	r2, r2
 80053c8:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80053ca:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	3b01      	subs	r3, #1
 80053d0:	b29b      	uxth	r3, r3
 80053d2:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80053d4:	2a00      	cmp	r2, #0
 80053d6:	d1e1      	bne.n	800539c <HAL_I2C_Mem_Read+0xfc>
 80053d8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80053da:	b29b      	uxth	r3, r3
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d0dd      	beq.n	800539c <HAL_I2C_Mem_Read+0xfc>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80053e0:	9600      	str	r6, [sp, #0]
 80053e2:	463b      	mov	r3, r7
 80053e4:	2180      	movs	r1, #128	; 0x80
 80053e6:	4620      	mov	r0, r4
 80053e8:	f7ff fd1e 	bl	8004e28 <I2C_WaitOnFlagUntilTimeout>
 80053ec:	2800      	cmp	r0, #0
 80053ee:	d13d      	bne.n	800546c <HAL_I2C_Mem_Read+0x1cc>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 80053f0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	2bff      	cmp	r3, #255	; 0xff
 80053f6:	d9c5      	bls.n	8005384 <HAL_I2C_Mem_Read+0xe4>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80053f8:	22ff      	movs	r2, #255	; 0xff
 80053fa:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80053fc:	2300      	movs	r3, #0
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005404:	4629      	mov	r1, r5
 8005406:	4620      	mov	r0, r4
 8005408:	f7ff fc8c 	bl	8004d24 <I2C_TransferConfig>
 800540c:	e7c6      	b.n	800539c <HAL_I2C_Mem_Read+0xfc>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800540e:	4632      	mov	r2, r6
 8005410:	4639      	mov	r1, r7
 8005412:	4620      	mov	r0, r4
 8005414:	f7ff fdb9 	bl	8004f8a <I2C_WaitOnSTOPFlagUntilTimeout>
 8005418:	b130      	cbz	r0, 8005428 <HAL_I2C_Mem_Read+0x188>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800541a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800541c:	2b04      	cmp	r3, #4
 800541e:	d001      	beq.n	8005424 <HAL_I2C_Mem_Read+0x184>
        return HAL_TIMEOUT;
 8005420:	2003      	movs	r0, #3
 8005422:	e018      	b.n	8005456 <HAL_I2C_Mem_Read+0x1b6>
        return HAL_ERROR;
 8005424:	2001      	movs	r0, #1
 8005426:	e016      	b.n	8005456 <HAL_I2C_Mem_Read+0x1b6>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005428:	6823      	ldr	r3, [r4, #0]
 800542a:	2220      	movs	r2, #32
 800542c:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800542e:	6821      	ldr	r1, [r4, #0]
 8005430:	684b      	ldr	r3, [r1, #4]
 8005432:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8005436:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800543a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800543e:	f023 0301 	bic.w	r3, r3, #1
 8005442:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005444:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005448:	2300      	movs	r3, #0
 800544a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 800544e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8005452:	e000      	b.n	8005456 <HAL_I2C_Mem_Read+0x1b6>
    return HAL_BUSY;
 8005454:	2002      	movs	r0, #2
}
 8005456:	b003      	add	sp, #12
 8005458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return  HAL_ERROR;
 800545c:	2001      	movs	r0, #1
 800545e:	e7fa      	b.n	8005456 <HAL_I2C_Mem_Read+0x1b6>
    __HAL_LOCK(hi2c);
 8005460:	2002      	movs	r0, #2
 8005462:	e7f8      	b.n	8005456 <HAL_I2C_Mem_Read+0x1b6>
      return HAL_TIMEOUT;
 8005464:	2003      	movs	r0, #3
 8005466:	e7f6      	b.n	8005456 <HAL_I2C_Mem_Read+0x1b6>
        return HAL_TIMEOUT;
 8005468:	2003      	movs	r0, #3
 800546a:	e7f4      	b.n	8005456 <HAL_I2C_Mem_Read+0x1b6>
          return HAL_TIMEOUT;
 800546c:	2003      	movs	r0, #3
 800546e:	e7f2      	b.n	8005456 <HAL_I2C_Mem_Read+0x1b6>

08005470 <HAL_I2C_GetState>:
  return hi2c->State;
 8005470:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
}
 8005474:	4770      	bx	lr

08005476 <JPEG_Bits_To_SizeCodes>:
  * @param  Huffcode pointer to codes table
  * @param  LastK pointer to last Coeff (table dimmension)
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Bits_To_SizeCodes(uint8_t *Bits, uint8_t *Huffsize, uint32_t *Huffcode, uint32_t *LastK)
{
 8005476:	b4f0      	push	{r4, r5, r6, r7}
 8005478:	469c      	mov	ip, r3
  uint32_t i, p, l, code, si;

  /* Figure C.1: Generation of table of Huffman code sizes */
  p = 0;
  for (l = 0; l < 16UL; l++)
 800547a:	2700      	movs	r7, #0
  p = 0;
 800547c:	463e      	mov	r6, r7
  for (l = 0; l < 16UL; l++)
 800547e:	e007      	b.n	8005490 <JPEG_Bits_To_SizeCodes+0x1a>
      /* check for table overflow */
      return HAL_ERROR;
    }
    while (i != 0UL)
    {
      Huffsize[p] = (uint8_t) l + 1U;
 8005480:	b2fc      	uxtb	r4, r7
 8005482:	3401      	adds	r4, #1
 8005484:	558c      	strb	r4, [r1, r6]
      p++;
 8005486:	3601      	adds	r6, #1
      i--;
 8005488:	3d01      	subs	r5, #1
    while (i != 0UL)
 800548a:	2d00      	cmp	r5, #0
 800548c:	d1f8      	bne.n	8005480 <JPEG_Bits_To_SizeCodes+0xa>
  for (l = 0; l < 16UL; l++)
 800548e:	3701      	adds	r7, #1
 8005490:	2f0f      	cmp	r7, #15
 8005492:	d807      	bhi.n	80054a4 <JPEG_Bits_To_SizeCodes+0x2e>
    i = (uint32_t)Bits[l];
 8005494:	5dc5      	ldrb	r5, [r0, r7]
    if ((p + i) > 256UL)
 8005496:	1974      	adds	r4, r6, r5
 8005498:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 800549c:	d9f5      	bls.n	800548a <JPEG_Bits_To_SizeCodes+0x14>
      return HAL_ERROR;
 800549e:	2001      	movs	r0, #1
    code <<= 1;
    si++;
  }
  /* Return function status */
  return HAL_OK;
}
 80054a0:	bcf0      	pop	{r4, r5, r6, r7}
 80054a2:	4770      	bx	lr
  Huffsize[p] = 0;
 80054a4:	2300      	movs	r3, #0
 80054a6:	558b      	strb	r3, [r1, r6]
  *LastK = p;
 80054a8:	f8cc 6000 	str.w	r6, [ip]
  si = Huffsize[0];
 80054ac:	780d      	ldrb	r5, [r1, #0]
  code = 0;
 80054ae:	461c      	mov	r4, r3
  while (Huffsize[p] != 0U)
 80054b0:	e007      	b.n	80054c2 <JPEG_Bits_To_SizeCodes+0x4c>
    if(si > 31UL)
 80054b2:	2d1f      	cmp	r5, #31
 80054b4:	d810      	bhi.n	80054d8 <JPEG_Bits_To_SizeCodes+0x62>
    if (((uint32_t) code) >= (((uint32_t) 1) << si))
 80054b6:	2001      	movs	r0, #1
 80054b8:	40a8      	lsls	r0, r5
 80054ba:	42a0      	cmp	r0, r4
 80054bc:	d90e      	bls.n	80054dc <JPEG_Bits_To_SizeCodes+0x66>
    code <<= 1;
 80054be:	0064      	lsls	r4, r4, #1
    si++;
 80054c0:	3501      	adds	r5, #1
  while (Huffsize[p] != 0U)
 80054c2:	5cc8      	ldrb	r0, [r1, r3]
 80054c4:	2800      	cmp	r0, #0
 80054c6:	d0eb      	beq.n	80054a0 <JPEG_Bits_To_SizeCodes+0x2a>
    while (((uint32_t) Huffsize[p]) == si)
 80054c8:	5cc8      	ldrb	r0, [r1, r3]
 80054ca:	42a8      	cmp	r0, r5
 80054cc:	d1f1      	bne.n	80054b2 <JPEG_Bits_To_SizeCodes+0x3c>
      Huffcode[p] = code;
 80054ce:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
      p++;
 80054d2:	3301      	adds	r3, #1
      code++;
 80054d4:	3401      	adds	r4, #1
 80054d6:	e7f7      	b.n	80054c8 <JPEG_Bits_To_SizeCodes+0x52>
      return HAL_ERROR;
 80054d8:	2001      	movs	r0, #1
 80054da:	e7e1      	b.n	80054a0 <JPEG_Bits_To_SizeCodes+0x2a>
      return HAL_ERROR;
 80054dc:	2001      	movs	r0, #1
 80054de:	e7df      	b.n	80054a0 <JPEG_Bits_To_SizeCodes+0x2a>

080054e0 <JPEG_ACHuff_BitsVals_To_SizeCodes>:
  * @param  AC_SizeCodesTable pointer to AC huffman Sizes/Codes table
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_ACHuff_BitsVals_To_SizeCodes(JPEG_ACHuffTableTypeDef *AC_BitsValsTable,
                                                           JPEG_AC_HuffCodeTableTypeDef *AC_SizeCodesTable)
{
 80054e0:	b570      	push	{r4, r5, r6, lr}
 80054e2:	f5ad 6da2 	sub.w	sp, sp, #1296	; 0x510
 80054e6:	4605      	mov	r5, r0
 80054e8:	460c      	mov	r4, r1
  uint32_t huffcode[257];
  uint32_t k;
  uint32_t l, lsb, msb;
  uint32_t lastK;

  error = JPEG_Bits_To_SizeCodes(AC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 80054ea:	ab01      	add	r3, sp, #4
 80054ec:	aa02      	add	r2, sp, #8
 80054ee:	f20d 410c 	addw	r1, sp, #1036	; 0x40c
 80054f2:	f7ff ffc0 	bl	8005476 <JPEG_Bits_To_SizeCodes>
  if (error != HAL_OK)
 80054f6:	bb20      	cbnz	r0, 8005542 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x62>
 80054f8:	4603      	mov	r3, r0
 80054fa:	e00e      	b.n	800551a <JPEG_ACHuff_BitsVals_To_SizeCodes+0x3a>
  while (k < lastK)
  {
    l = AC_BitsValsTable->HuffVal[k];
    if (l == 0UL)
    {
      l = 160; /*l = 0x00 EOB code*/
 80054fc:	22a0      	movs	r2, #160	; 0xa0
    {
      return HAL_ERROR; /* Huffman Table overflow error*/
    }
    else
    {
      AC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 80054fe:	a902      	add	r1, sp, #8
 8005500:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
 8005504:	f102 0128 	add.w	r1, r2, #40	; 0x28
 8005508:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800550c:	604e      	str	r6, [r1, #4]
      AC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 800550e:	f20d 410c 	addw	r1, sp, #1036	; 0x40c
 8005512:	5cc9      	ldrb	r1, [r1, r3]
 8005514:	3901      	subs	r1, #1
 8005516:	54a1      	strb	r1, [r4, r2]
      k++;
 8005518:	3301      	adds	r3, #1
  while (k < lastK)
 800551a:	9a01      	ldr	r2, [sp, #4]
 800551c:	429a      	cmp	r2, r3
 800551e:	d910      	bls.n	8005542 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x62>
    l = AC_BitsValsTable->HuffVal[k];
 8005520:	18ea      	adds	r2, r5, r3
 8005522:	7c12      	ldrb	r2, [r2, #16]
    if (l == 0UL)
 8005524:	2a00      	cmp	r2, #0
 8005526:	d0e9      	beq.n	80054fc <JPEG_ACHuff_BitsVals_To_SizeCodes+0x1c>
    else if (l == 0xF0UL) /* l = 0xF0 ZRL code*/
 8005528:	2af0      	cmp	r2, #240	; 0xf0
 800552a:	d00d      	beq.n	8005548 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x68>
      lsb = (l & 0x0FUL);
 800552c:	f002 010f 	and.w	r1, r2, #15
      l = (msb * 10UL) + lsb - 1UL;
 8005530:	0912      	lsrs	r2, r2, #4
 8005532:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005536:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800553a:	3a01      	subs	r2, #1
    if (l >= JPEG_AC_HUFF_TABLE_SIZE)
 800553c:	2aa1      	cmp	r2, #161	; 0xa1
 800553e:	d9de      	bls.n	80054fe <JPEG_ACHuff_BitsVals_To_SizeCodes+0x1e>
      return HAL_ERROR; /* Huffman Table overflow error*/
 8005540:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8005542:	f50d 6da2 	add.w	sp, sp, #1296	; 0x510
 8005546:	bd70      	pop	{r4, r5, r6, pc}
      l = 161;
 8005548:	22a1      	movs	r2, #161	; 0xa1
 800554a:	e7d8      	b.n	80054fe <JPEG_ACHuff_BitsVals_To_SizeCodes+0x1e>

0800554c <JPEG_DCHuff_BitsVals_To_SizeCodes>:
  * @param  DC_SizeCodesTable pointer to DC huffman Sizes/Codes table
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_DCHuff_BitsVals_To_SizeCodes(JPEG_DCHuffTableTypeDef *DC_BitsValsTable,
                                                           JPEG_DC_HuffCodeTableTypeDef *DC_SizeCodesTable)
{
 800554c:	b570      	push	{r4, r5, r6, lr}
 800554e:	f5ad 6da2 	sub.w	sp, sp, #1296	; 0x510
 8005552:	4606      	mov	r6, r0
 8005554:	460d      	mov	r5, r1
  uint32_t k;
  uint32_t l;
  uint32_t lastK;
  uint8_t huffsize[257];
  uint32_t huffcode[257];
  error = JPEG_Bits_To_SizeCodes(DC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 8005556:	f20d 530c 	addw	r3, sp, #1292	; 0x50c
 800555a:	aa01      	add	r2, sp, #4
 800555c:	f50d 6181 	add.w	r1, sp, #1032	; 0x408
 8005560:	f7ff ff89 	bl	8005476 <JPEG_Bits_To_SizeCodes>
  if (error != HAL_OK)
 8005564:	b9b8      	cbnz	r0, 8005596 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x4a>
 8005566:	4603      	mov	r3, r0
    return  error;
  }
  /* Figure C.3: ordering procedure for encoding procedure code tables */
  k = 0;

  while (k < lastK)
 8005568:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
 800556c:	429a      	cmp	r2, r3
 800556e:	d912      	bls.n	8005596 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x4a>
  {
    l = DC_BitsValsTable->HuffVal[k];
 8005570:	18f2      	adds	r2, r6, r3
 8005572:	7c12      	ldrb	r2, [r2, #16]
    if (l >= JPEG_DC_HUFF_TABLE_SIZE)
 8005574:	2a0b      	cmp	r2, #11
 8005576:	d80d      	bhi.n	8005594 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x48>
    {
      return HAL_ERROR; /* Huffman Table overflow error*/
    }
    else
    {
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8005578:	a901      	add	r1, sp, #4
 800557a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800557e:	1c94      	adds	r4, r2, #2
 8005580:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 8005584:	6061      	str	r1, [r4, #4]
      DC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8005586:	f50d 6181 	add.w	r1, sp, #1032	; 0x408
 800558a:	5ccc      	ldrb	r4, [r1, r3]
 800558c:	3c01      	subs	r4, #1
 800558e:	54ac      	strb	r4, [r5, r2]
      k++;
 8005590:	3301      	adds	r3, #1
 8005592:	e7e9      	b.n	8005568 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x1c>
      return HAL_ERROR; /* Huffman Table overflow error*/
 8005594:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8005596:	f50d 6da2 	add.w	sp, sp, #1296	; 0x510
 800559a:	bd70      	pop	{r4, r5, r6, pc}

0800559c <JPEG_Set_HuffDC_Mem>:
  * @param  DCTableAddress Encoder DC huffman table address it could be HUFFENC_DC0 or HUFFENC_DC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffDC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_DCHuffTableTypeDef *HuffTableDC,
                                             const __IO uint32_t *DCTableAddress)
{
 800559c:	b530      	push	{r4, r5, lr}
 800559e:	b091      	sub	sp, #68	; 0x44
 80055a0:	460b      	mov	r3, r1
  HAL_StatusTypeDef error;
  JPEG_DC_HuffCodeTableTypeDef dcSizeCodesTable;
  uint32_t i, lsb, msb;
  __IO uint32_t *address, *addressDef;

  if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC0))
 80055a2:	6804      	ldr	r4, [r0, #0]
 80055a4:	f504 61f8 	add.w	r1, r4, #1984	; 0x7c0
 80055a8:	4291      	cmp	r1, r2
 80055aa:	d006      	beq.n	80055ba <JPEG_Set_HuffDC_Mem+0x1e>
  {
    address = (hjpeg->Instance->HUFFENC_DC0 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
  }
  else if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC1))
 80055ac:	f504 61fc 	add.w	r1, r4, #2016	; 0x7e0
 80055b0:	4291      	cmp	r1, r2
 80055b2:	d005      	beq.n	80055c0 <JPEG_Set_HuffDC_Mem+0x24>
  {
    address = (hjpeg->Instance->HUFFENC_DC1 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
  }
  else
  {
    return HAL_ERROR;
 80055b4:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 80055b6:	b011      	add	sp, #68	; 0x44
 80055b8:	bd30      	pop	{r4, r5, pc}
    address = (hjpeg->Instance->HUFFENC_DC0 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 80055ba:	f504 64fb 	add.w	r4, r4, #2008	; 0x7d8
 80055be:	e001      	b.n	80055c4 <JPEG_Set_HuffDC_Mem+0x28>
    address = (hjpeg->Instance->HUFFENC_DC1 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 80055c0:	f504 64ff 	add.w	r4, r4, #2040	; 0x7f8
  if (HuffTableDC != NULL)
 80055c4:	b383      	cbz	r3, 8005628 <JPEG_Set_HuffDC_Mem+0x8c>
    error = JPEG_DCHuff_BitsVals_To_SizeCodes(HuffTableDC, &dcSizeCodesTable);
 80055c6:	a901      	add	r1, sp, #4
 80055c8:	4618      	mov	r0, r3
 80055ca:	f7ff ffbf 	bl	800554c <JPEG_DCHuff_BitsVals_To_SizeCodes>
    if (error != HAL_OK)
 80055ce:	2800      	cmp	r0, #0
 80055d0:	d1f1      	bne.n	80055b6 <JPEG_Set_HuffDC_Mem+0x1a>
    *addressDef = 0x0FFF0FFF;
 80055d2:	f06f 23f0 	mvn.w	r3, #4026593280	; 0xf000f000
 80055d6:	6023      	str	r3, [r4, #0]
    *addressDef = 0x0FFF0FFF;
 80055d8:	6063      	str	r3, [r4, #4]
    i = JPEG_DC_HUFF_TABLE_SIZE;
 80055da:	210c      	movs	r1, #12
    while (i > 1UL)
 80055dc:	2901      	cmp	r1, #1
 80055de:	d9ea      	bls.n	80055b6 <JPEG_Set_HuffDC_Mem+0x1a>
      i--;
 80055e0:	1e4b      	subs	r3, r1, #1
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80055e2:	aa10      	add	r2, sp, #64	; 0x40
 80055e4:	4413      	add	r3, r2
 80055e6:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 80055ea:	021b      	lsls	r3, r3, #8
 80055ec:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80055f0:	1c4a      	adds	r2, r1, #1
 80055f2:	ad10      	add	r5, sp, #64	; 0x40
 80055f4:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 80055f8:	f812 2c38 	ldrb.w	r2, [r2, #-56]
 80055fc:	431a      	orrs	r2, r3
      i--;
 80055fe:	3902      	subs	r1, #2
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005600:	462b      	mov	r3, r5
 8005602:	440b      	add	r3, r1
 8005604:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8005608:	021b      	lsls	r3, r3, #8
 800560a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800560e:	1c8d      	adds	r5, r1, #2
 8005610:	f10d 0c40 	add.w	ip, sp, #64	; 0x40
 8005614:	eb0c 0585 	add.w	r5, ip, r5, lsl #2
 8005618:	f815 5c38 	ldrb.w	r5, [r5, #-56]
 800561c:	432b      	orrs	r3, r5
      *address = lsb | (msb << 16);
 800561e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005622:	f844 3d04 	str.w	r3, [r4, #-4]!
 8005626:	e7d9      	b.n	80055dc <JPEG_Set_HuffDC_Mem+0x40>
  return HAL_OK;
 8005628:	2000      	movs	r0, #0
 800562a:	e7c4      	b.n	80055b6 <JPEG_Set_HuffDC_Mem+0x1a>

0800562c <JPEG_Set_HuffAC_Mem>:
  * @param  ACTableAddress Encoder AC huffman table address it could be HUFFENC_AC0 or HUFFENC_AC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffAC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_ACHuffTableTypeDef *HuffTableAC,
                                             const __IO uint32_t *ACTableAddress)
{
 800562c:	b570      	push	{r4, r5, r6, lr}
 800562e:	f5ad 7d4c 	sub.w	sp, sp, #816	; 0x330
 8005632:	460b      	mov	r3, r1
  HAL_StatusTypeDef error;
  JPEG_AC_HuffCodeTableTypeDef acSizeCodesTable;
  uint32_t i, lsb, msb;
  __IO uint32_t *address, *addressDef;

  if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC0))
 8005634:	6804      	ldr	r4, [r0, #0]
 8005636:	f504 61a0 	add.w	r1, r4, #1280	; 0x500
 800563a:	4291      	cmp	r1, r2
 800563c:	d007      	beq.n	800564e <JPEG_Set_HuffAC_Mem+0x22>
  {
    address = (hjpeg->Instance->HUFFENC_AC0 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
  }
  else if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC1))
 800563e:	f504 61cc 	add.w	r1, r4, #1632	; 0x660
 8005642:	4291      	cmp	r1, r2
 8005644:	d006      	beq.n	8005654 <JPEG_Set_HuffAC_Mem+0x28>
  {
    address = (hjpeg->Instance->HUFFENC_AC1 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
  }
  else
  {
    return HAL_ERROR;
 8005646:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8005648:	f50d 7d4c 	add.w	sp, sp, #816	; 0x330
 800564c:	bd70      	pop	{r4, r5, r6, pc}
    address = (hjpeg->Instance->HUFFENC_AC0 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 800564e:	f204 6444 	addw	r4, r4, #1604	; 0x644
 8005652:	e001      	b.n	8005658 <JPEG_Set_HuffAC_Mem+0x2c>
    address = (hjpeg->Instance->HUFFENC_AC1 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 8005654:	f204 74a4 	addw	r4, r4, #1956	; 0x7a4
  if (HuffTableAC != NULL)
 8005658:	2b00      	cmp	r3, #0
 800565a:	d039      	beq.n	80056d0 <JPEG_Set_HuffAC_Mem+0xa4>
    error = JPEG_ACHuff_BitsVals_To_SizeCodes(HuffTableAC, &acSizeCodesTable);
 800565c:	a901      	add	r1, sp, #4
 800565e:	4618      	mov	r0, r3
 8005660:	f7ff ff3e 	bl	80054e0 <JPEG_ACHuff_BitsVals_To_SizeCodes>
    if (error != HAL_OK)
 8005664:	2800      	cmp	r0, #0
 8005666:	d1ef      	bne.n	8005648 <JPEG_Set_HuffAC_Mem+0x1c>
    addressDef = address;
 8005668:	4623      	mov	r3, r4
    for (i = 0; i < 3UL; i++)
 800566a:	2200      	movs	r2, #0
 800566c:	e004      	b.n	8005678 <JPEG_Set_HuffAC_Mem+0x4c>
      *addressDef = 0x0FFF0FFF;
 800566e:	f06f 21f0 	mvn.w	r1, #4026593280	; 0xf000f000
 8005672:	f843 1b04 	str.w	r1, [r3], #4
    for (i = 0; i < 3UL; i++)
 8005676:	3201      	adds	r2, #1
 8005678:	2a02      	cmp	r2, #2
 800567a:	d9f8      	bls.n	800566e <JPEG_Set_HuffAC_Mem+0x42>
    *addressDef = 0x0FD10FD0;
 800567c:	4a15      	ldr	r2, [pc, #84]	; (80056d4 <JPEG_Set_HuffAC_Mem+0xa8>)
 800567e:	601a      	str	r2, [r3, #0]
    *addressDef = 0x0FD30FD2;
 8005680:	f102 1202 	add.w	r2, r2, #131074	; 0x20002
 8005684:	605a      	str	r2, [r3, #4]
    *addressDef = 0x0FD50FD4;
 8005686:	f102 1202 	add.w	r2, r2, #131074	; 0x20002
 800568a:	609a      	str	r2, [r3, #8]
    *addressDef = 0x0FD70FD6;
 800568c:	f102 1202 	add.w	r2, r2, #131074	; 0x20002
 8005690:	60da      	str	r2, [r3, #12]
    i = JPEG_AC_HUFF_TABLE_SIZE;
 8005692:	21a2      	movs	r1, #162	; 0xa2
    while (i > 1UL)
 8005694:	2901      	cmp	r1, #1
 8005696:	d9d7      	bls.n	8005648 <JPEG_Set_HuffAC_Mem+0x1c>
      i--;
 8005698:	1e4b      	subs	r3, r1, #1
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 800569a:	ad01      	add	r5, sp, #4
 800569c:	5ceb      	ldrb	r3, [r5, r3]
 800569e:	021b      	lsls	r3, r3, #8
 80056a0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80056a4:	f101 0227 	add.w	r2, r1, #39	; 0x27
 80056a8:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 80056ac:	7912      	ldrb	r2, [r2, #4]
 80056ae:	431a      	orrs	r2, r3
      i--;
 80056b0:	3902      	subs	r1, #2
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 80056b2:	5c6b      	ldrb	r3, [r5, r1]
 80056b4:	021b      	lsls	r3, r3, #8
 80056b6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80056ba:	f101 0628 	add.w	r6, r1, #40	; 0x28
 80056be:	eb05 0586 	add.w	r5, r5, r6, lsl #2
 80056c2:	792d      	ldrb	r5, [r5, #4]
 80056c4:	432b      	orrs	r3, r5
      *address = lsb | (msb << 16);
 80056c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056ca:	f844 3d04 	str.w	r3, [r4, #-4]!
 80056ce:	e7e1      	b.n	8005694 <JPEG_Set_HuffAC_Mem+0x68>
  return HAL_OK;
 80056d0:	2000      	movs	r0, #0
 80056d2:	e7b9      	b.n	8005648 <JPEG_Set_HuffAC_Mem+0x1c>
 80056d4:	0fd10fd0 	.word	0x0fd10fd0

080056d8 <JPEG_Set_Huff_DHTMem>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static void JPEG_Set_Huff_DHTMem(JPEG_HandleTypeDef *hjpeg)
{
 80056d8:	b470      	push	{r4, r5, r6}
  uint32_t value, index;
  __IO uint32_t *address;

  /* DC0 Huffman Table : BITS*/
  /* DC0 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM base address to DHTMEM + 3*/
  address = (hjpeg->Instance->DHTMEM + 3);
 80056da:	6804      	ldr	r4, [r0, #0]
 80056dc:	f504 745b 	add.w	r4, r4, #876	; 0x36c
  index = 16;
 80056e0:	2210      	movs	r2, #16
  while (index > 3UL)
 80056e2:	e010      	b.n	8005706 <JPEG_Set_Huff_DHTMem+0x2e>
  {

    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 80056e4:	1e53      	subs	r3, r2, #1
 80056e6:	4996      	ldr	r1, [pc, #600]	; (8005940 <JPEG_Set_Huff_DHTMem+0x268>)
 80056e8:	5ccd      	ldrb	r5, [r1, r3]
               (((uint32_t)HuffTableDC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 80056ea:	1e93      	subs	r3, r2, #2
 80056ec:	5ccb      	ldrb	r3, [r1, r3]
 80056ee:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 80056f0:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
               (((uint32_t)HuffTableDC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 80056f4:	1ed5      	subs	r5, r2, #3
 80056f6:	5d4d      	ldrb	r5, [r1, r5]
               (((uint32_t)HuffTableDC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 80056f8:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
               ((uint32_t)HuffTableDC0->Bits[index - 4UL] & 0xFFUL);
 80056fc:	3a04      	subs	r2, #4
 80056fe:	5c89      	ldrb	r1, [r1, r2]
               (((uint32_t)HuffTableDC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 8005700:	430b      	orrs	r3, r1
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 8005702:	f844 3904 	str.w	r3, [r4], #-4
  while (index > 3UL)
 8005706:	2a03      	cmp	r2, #3
 8005708:	d8ec      	bhi.n	80056e4 <JPEG_Set_Huff_DHTMem+0xc>
    index -= 4UL;

  }
  /* DC0 Huffman Table : Val*/
  /* DC0 VALS is a 12 Bytes table i.e 3x32bits words from DHTMEM base address +4 to DHTMEM + 6 */
  address = (hjpeg->Instance->DHTMEM + 6);
 800570a:	6805      	ldr	r5, [r0, #0]
 800570c:	f505 755e 	add.w	r5, r5, #888	; 0x378
  index = 12;
 8005710:	220c      	movs	r2, #12
  while (index > 3UL)
 8005712:	2a03      	cmp	r2, #3
 8005714:	d915      	bls.n	8005742 <JPEG_Set_Huff_DHTMem+0x6a>
  {
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8005716:	1e53      	subs	r3, r2, #1
 8005718:	4989      	ldr	r1, [pc, #548]	; (8005940 <JPEG_Set_Huff_DHTMem+0x268>)
 800571a:	440b      	add	r3, r1
 800571c:	7c1e      	ldrb	r6, [r3, #16]
               (((uint32_t)HuffTableDC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 800571e:	1e94      	subs	r4, r2, #2
 8005720:	440c      	add	r4, r1
 8005722:	7c23      	ldrb	r3, [r4, #16]
 8005724:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8005726:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
               (((uint32_t)HuffTableDC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 800572a:	1ed4      	subs	r4, r2, #3
 800572c:	440c      	add	r4, r1
 800572e:	7c24      	ldrb	r4, [r4, #16]
               (((uint32_t)HuffTableDC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 8005730:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
               ((uint32_t)HuffTableDC0->HuffVal[index - 4UL] & 0xFFUL);
 8005734:	3a04      	subs	r2, #4
 8005736:	4411      	add	r1, r2
 8005738:	7c09      	ldrb	r1, [r1, #16]
               (((uint32_t)HuffTableDC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 800573a:	430b      	orrs	r3, r1
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800573c:	f845 3904 	str.w	r3, [r5], #-4
    address--;
    index -= 4UL;
 8005740:	e7e7      	b.n	8005712 <JPEG_Set_Huff_DHTMem+0x3a>
  }

  /* AC0 Huffman Table : BITS*/
  /* AC0 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM base address + 7 to DHTMEM + 10*/
  address = (hjpeg->Instance->DHTMEM + 10UL);
 8005742:	6805      	ldr	r5, [r0, #0]
 8005744:	f505 7562 	add.w	r5, r5, #904	; 0x388
  index = 16;
 8005748:	2210      	movs	r2, #16
  while (index > 3UL)
 800574a:	e014      	b.n	8005776 <JPEG_Set_Huff_DHTMem+0x9e>
  {

    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800574c:	1e53      	subs	r3, r2, #1
 800574e:	497c      	ldr	r1, [pc, #496]	; (8005940 <JPEG_Set_Huff_DHTMem+0x268>)
 8005750:	440b      	add	r3, r1
 8005752:	7f1e      	ldrb	r6, [r3, #28]
               (((uint32_t)HuffTableAC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 8005754:	1e94      	subs	r4, r2, #2
 8005756:	440c      	add	r4, r1
 8005758:	7f23      	ldrb	r3, [r4, #28]
 800575a:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800575c:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
               (((uint32_t)HuffTableAC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 8005760:	1ed4      	subs	r4, r2, #3
 8005762:	440c      	add	r4, r1
 8005764:	7f24      	ldrb	r4, [r4, #28]
               (((uint32_t)HuffTableAC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 8005766:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
               ((uint32_t)HuffTableAC0->Bits[index - 4UL] & 0xFFUL);
 800576a:	3a04      	subs	r2, #4
 800576c:	4411      	add	r1, r2
 800576e:	7f09      	ldrb	r1, [r1, #28]
               (((uint32_t)HuffTableAC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 8005770:	430b      	orrs	r3, r1
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 8005772:	f845 3904 	str.w	r3, [r5], #-4
  while (index > 3UL)
 8005776:	2a03      	cmp	r2, #3
 8005778:	d8e8      	bhi.n	800574c <JPEG_Set_Huff_DHTMem+0x74>

  }
  /* AC0 Huffman Table : Val*/
  /* AC0 VALS is a 162 Bytes table i.e 41x32bits words from DHTMEM base address + 11 to DHTMEM + 51 */
  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 51) belong to AC0 VALS table */
  address = (hjpeg->Instance->DHTMEM + 51);
 800577a:	6805      	ldr	r5, [r0, #0]
  value = *address & 0xFFFF0000U;
 800577c:	f8d5 342c 	ldr.w	r3, [r5, #1068]	; 0x42c
 8005780:	4a70      	ldr	r2, [pc, #448]	; (8005944 <JPEG_Set_Huff_DHTMem+0x26c>)
 8005782:	401a      	ands	r2, r3
  value = value | (((uint32_t)HuffTableAC0->HuffVal[161] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC0->HuffVal[160] & 0xFFUL);
 8005784:	f64f 23f9 	movw	r3, #64249	; 0xfaf9
 8005788:	4313      	orrs	r3, r2
  *address = value;
 800578a:	f8c5 342c 	str.w	r3, [r5, #1068]	; 0x42c

  /*continue setting 160 AC0 huffman values */
  address--; /* address = hjpeg->Instance->DHTMEM + 50*/
 800578e:	f505 6585 	add.w	r5, r5, #1064	; 0x428
  index = 160;
 8005792:	22a0      	movs	r2, #160	; 0xa0
  while (index > 3UL)
 8005794:	e018      	b.n	80057c8 <JPEG_Set_Huff_DHTMem+0xf0>
  {
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8005796:	1e53      	subs	r3, r2, #1
 8005798:	4969      	ldr	r1, [pc, #420]	; (8005940 <JPEG_Set_Huff_DHTMem+0x268>)
 800579a:	440b      	add	r3, r1
 800579c:	f893 602c 	ldrb.w	r6, [r3, #44]	; 0x2c
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 80057a0:	1e94      	subs	r4, r2, #2
 80057a2:	440c      	add	r4, r1
 80057a4:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 80057a8:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 80057aa:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 80057ae:	1ed4      	subs	r4, r2, #3
 80057b0:	440c      	add	r4, r1
 80057b2:	f894 402c 	ldrb.w	r4, [r4, #44]	; 0x2c
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 80057b6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
               ((uint32_t)HuffTableAC0->HuffVal[index - 4UL] & 0xFFUL);
 80057ba:	3a04      	subs	r2, #4
 80057bc:	4411      	add	r1, r2
 80057be:	f891 102c 	ldrb.w	r1, [r1, #44]	; 0x2c
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 80057c2:	430b      	orrs	r3, r1
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 80057c4:	f845 3904 	str.w	r3, [r5], #-4
  while (index > 3UL)
 80057c8:	2a03      	cmp	r2, #3
 80057ca:	d8e4      	bhi.n	8005796 <JPEG_Set_Huff_DHTMem+0xbe>
  }

  /* DC1 Huffman Table : BITS*/
  /* DC1 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM + 51 base address to DHTMEM + 55*/
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 51) belong to DC1 Bits table */
  address = (hjpeg->Instance->DHTMEM + 51);
 80057cc:	6802      	ldr	r2, [r0, #0]
  value = *address & 0x0000FFFFU;
 80057ce:	f8d2 342c 	ldr.w	r3, [r2, #1068]	; 0x42c
 80057d2:	b29b      	uxth	r3, r3
  value = value | (((uint32_t)HuffTableDC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->Bits[0] & 0xFFUL) << 16);
 80057d4:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
  *address = value;
 80057d8:	f8c2 342c 	str.w	r3, [r2, #1068]	; 0x42c

  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 55) belong to DC1 Bits table */
  address = (hjpeg->Instance->DHTMEM + 55);
 80057dc:	6805      	ldr	r5, [r0, #0]
  value = *address & 0xFFFF0000U;
 80057de:	f8d5 243c 	ldr.w	r2, [r5, #1084]	; 0x43c
 80057e2:	4b58      	ldr	r3, [pc, #352]	; (8005944 <JPEG_Set_Huff_DHTMem+0x26c>)
 80057e4:	4013      	ands	r3, r2
  value = value | (((uint32_t)HuffTableDC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->Bits[14] & 0xFFUL);
  *address = value;
 80057e6:	f8c5 343c 	str.w	r3, [r5, #1084]	; 0x43c

  /*continue setting 12 DC1 huffman Bits from DHTMEM + 54 down to DHTMEM + 52*/
  address--;
 80057ea:	f505 6587 	add.w	r5, r5, #1080	; 0x438
  index = 12;
 80057ee:	220c      	movs	r2, #12
  while (index > 3UL)
 80057f0:	e018      	b.n	8005824 <JPEG_Set_Huff_DHTMem+0x14c>
  {

    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 80057f2:	1c53      	adds	r3, r2, #1
 80057f4:	4952      	ldr	r1, [pc, #328]	; (8005940 <JPEG_Set_Huff_DHTMem+0x268>)
 80057f6:	440b      	add	r3, r1
 80057f8:	f893 40d0 	ldrb.w	r4, [r3, #208]	; 0xd0
               (((uint32_t)HuffTableDC1->Bits[index] & 0xFFUL) << 16) |
 80057fc:	188b      	adds	r3, r1, r2
 80057fe:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 8005802:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8005804:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
               (((uint32_t)HuffTableDC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 8005808:	1e54      	subs	r4, r2, #1
 800580a:	440c      	add	r4, r1
 800580c:	f894 40d0 	ldrb.w	r4, [r4, #208]	; 0xd0
               (((uint32_t)HuffTableDC1->Bits[index] & 0xFFUL) << 16) |
 8005810:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
               ((uint32_t)HuffTableDC1->Bits[index - 2UL] & 0xFFUL);
 8005814:	1e94      	subs	r4, r2, #2
 8005816:	4421      	add	r1, r4
 8005818:	f891 10d0 	ldrb.w	r1, [r1, #208]	; 0xd0
               (((uint32_t)HuffTableDC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 800581c:	430b      	orrs	r3, r1
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800581e:	f845 3904 	str.w	r3, [r5], #-4
    address--;
    index -= 4UL;
 8005822:	3a04      	subs	r2, #4
  while (index > 3UL)
 8005824:	2a03      	cmp	r2, #3
 8005826:	d8e4      	bhi.n	80057f2 <JPEG_Set_Huff_DHTMem+0x11a>

  }
  /* DC1 Huffman Table : Val*/
  /* DC1 VALS is a 12 Bytes table i.e 3x32bits words from DHTMEM base address +55 to DHTMEM + 58 */
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 55) belong to DC1 Val table */
  address = (hjpeg->Instance->DHTMEM + 55);
 8005828:	6802      	ldr	r2, [r0, #0]
  value = *address & 0x0000FFFFUL;
 800582a:	f8d2 343c 	ldr.w	r3, [r2, #1084]	; 0x43c
 800582e:	b29b      	uxth	r3, r3
  value = value | (((uint32_t)HuffTableDC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->HuffVal[0] & 0xFFUL) <<
 8005830:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
                                                                         16);
  *address = value;
 8005834:	f8c2 343c 	str.w	r3, [r2, #1084]	; 0x43c

  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 58) belong to DC1 Val table */
  address = (hjpeg->Instance->DHTMEM + 58);
 8005838:	6804      	ldr	r4, [r0, #0]
  value = *address & 0xFFFF0000UL;
 800583a:	f8d4 3448 	ldr.w	r3, [r4, #1096]	; 0x448
 800583e:	4a41      	ldr	r2, [pc, #260]	; (8005944 <JPEG_Set_Huff_DHTMem+0x26c>)
 8005840:	401a      	ands	r2, r3
  value = value | (((uint32_t)HuffTableDC1->HuffVal[11] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->HuffVal[10] & 0xFFUL);
 8005842:	f640 330a 	movw	r3, #2826	; 0xb0a
 8005846:	4313      	orrs	r3, r2
  *address = value;
 8005848:	f8c4 3448 	str.w	r3, [r4, #1096]	; 0x448

  /*continue setting 8 DC1 huffman val from DHTMEM + 57 down to DHTMEM + 56*/
  address--;
 800584c:	f204 4444 	addw	r4, r4, #1092	; 0x444
  index = 8;
 8005850:	2208      	movs	r2, #8
  while (index > 3UL)
 8005852:	e018      	b.n	8005886 <JPEG_Set_Huff_DHTMem+0x1ae>
  {
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8005854:	1c53      	adds	r3, r2, #1
 8005856:	493a      	ldr	r1, [pc, #232]	; (8005940 <JPEG_Set_Huff_DHTMem+0x268>)
 8005858:	440b      	add	r3, r1
 800585a:	f893 50e0 	ldrb.w	r5, [r3, #224]	; 0xe0
               (((uint32_t)HuffTableDC1->HuffVal[index] & 0xFFUL) << 16) |
 800585e:	188b      	adds	r3, r1, r2
 8005860:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8005864:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8005866:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
               (((uint32_t)HuffTableDC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800586a:	1e55      	subs	r5, r2, #1
 800586c:	440d      	add	r5, r1
 800586e:	f895 50e0 	ldrb.w	r5, [r5, #224]	; 0xe0
               (((uint32_t)HuffTableDC1->HuffVal[index] & 0xFFUL) << 16) |
 8005872:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
               ((uint32_t)HuffTableDC1->HuffVal[index - 2UL] & 0xFFUL);
 8005876:	1e95      	subs	r5, r2, #2
 8005878:	4429      	add	r1, r5
 800587a:	f891 10e0 	ldrb.w	r1, [r1, #224]	; 0xe0
               (((uint32_t)HuffTableDC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800587e:	430b      	orrs	r3, r1
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8005880:	f844 3904 	str.w	r3, [r4], #-4
    address--;
    index -= 4UL;
 8005884:	3a04      	subs	r2, #4
  while (index > 3UL)
 8005886:	2a03      	cmp	r2, #3
 8005888:	d8e4      	bhi.n	8005854 <JPEG_Set_Huff_DHTMem+0x17c>
  }

  /* AC1 Huffman Table : BITS*/
  /* AC1 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM base address + 58 to DHTMEM + 62*/
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 58) belong to AC1 Bits table */
  address = (hjpeg->Instance->DHTMEM + 58);
 800588a:	6802      	ldr	r2, [r0, #0]
  value = *address & 0x0000FFFFU;
 800588c:	f8d2 3448 	ldr.w	r3, [r2, #1096]	; 0x448
 8005890:	b29b      	uxth	r3, r3
  value = value | (((uint32_t)HuffTableAC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->Bits[0] & 0xFFUL) << 16);
 8005892:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
  *address = value;
 8005896:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 62) belong to Bits Val table */
  address = (hjpeg->Instance->DHTMEM + 62);
 800589a:	6805      	ldr	r5, [r0, #0]
  value = *address & 0xFFFF0000U;
 800589c:	f8d5 3458 	ldr.w	r3, [r5, #1112]	; 0x458
 80058a0:	4a28      	ldr	r2, [pc, #160]	; (8005944 <JPEG_Set_Huff_DHTMem+0x26c>)
 80058a2:	401a      	ands	r2, r3
  value = value | (((uint32_t)HuffTableAC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC1->Bits[14] & 0xFFUL);
 80058a4:	f247 7302 	movw	r3, #30466	; 0x7702
 80058a8:	4313      	orrs	r3, r2
  *address = value;
 80058aa:	f8c5 3458 	str.w	r3, [r5, #1112]	; 0x458

  /*continue setting 12 AC1 huffman Bits from DHTMEM + 61 down to DHTMEM + 59*/
  address--;
 80058ae:	f205 4554 	addw	r5, r5, #1108	; 0x454
  index = 12;
 80058b2:	220c      	movs	r2, #12
  while (index > 3UL)
 80058b4:	e018      	b.n	80058e8 <JPEG_Set_Huff_DHTMem+0x210>
  {

    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 80058b6:	1c53      	adds	r3, r2, #1
 80058b8:	4921      	ldr	r1, [pc, #132]	; (8005940 <JPEG_Set_Huff_DHTMem+0x268>)
 80058ba:	440b      	add	r3, r1
 80058bc:	f893 40ec 	ldrb.w	r4, [r3, #236]	; 0xec
               (((uint32_t)HuffTableAC1->Bits[index] & 0xFFUL) << 16) |
 80058c0:	188b      	adds	r3, r1, r2
 80058c2:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 80058c6:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 80058c8:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
               (((uint32_t)HuffTableAC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 80058cc:	1e54      	subs	r4, r2, #1
 80058ce:	440c      	add	r4, r1
 80058d0:	f894 40ec 	ldrb.w	r4, [r4, #236]	; 0xec
               (((uint32_t)HuffTableAC1->Bits[index] & 0xFFUL) << 16) |
 80058d4:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
               ((uint32_t)HuffTableAC1->Bits[index - 2UL] & 0xFFUL);
 80058d8:	1e94      	subs	r4, r2, #2
 80058da:	4421      	add	r1, r4
 80058dc:	f891 10ec 	ldrb.w	r1, [r1, #236]	; 0xec
               (((uint32_t)HuffTableAC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 80058e0:	430b      	orrs	r3, r1
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 80058e2:	f845 3904 	str.w	r3, [r5], #-4
    address--;
    index -= 4UL;
 80058e6:	3a04      	subs	r2, #4
  while (index > 3UL)
 80058e8:	2a03      	cmp	r2, #3
 80058ea:	d8e4      	bhi.n	80058b6 <JPEG_Set_Huff_DHTMem+0x1de>

  }
  /* AC1 Huffman Table : Val*/
  /* AC1 VALS is a 162 Bytes table i.e 41x32bits words from DHTMEM base address + 62 to DHTMEM + 102 */
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 62) belong to AC1 VALS table */
  address = (hjpeg->Instance->DHTMEM + 62);
 80058ec:	6802      	ldr	r2, [r0, #0]
  value = *address & 0x0000FFFFUL;
 80058ee:	f8d2 3458 	ldr.w	r3, [r2, #1112]	; 0x458
 80058f2:	b29b      	uxth	r3, r3
  value = value | (((uint32_t)HuffTableAC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->HuffVal[0] & 0xFFUL) <<
 80058f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
                                                                         16);
  *address = value;
 80058f8:	f8c2 3458 	str.w	r3, [r2, #1112]	; 0x458

  /*continue setting 160 AC1 huffman values from DHTMEM + 63 to DHTMEM+102 */
  address = (hjpeg->Instance->DHTMEM + 102);
 80058fc:	6804      	ldr	r4, [r0, #0]
 80058fe:	f504 649f 	add.w	r4, r4, #1272	; 0x4f8
  index = 160;
 8005902:	22a0      	movs	r2, #160	; 0xa0
  while (index > 3UL)
 8005904:	e018      	b.n	8005938 <JPEG_Set_Huff_DHTMem+0x260>
  {
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8005906:	1c53      	adds	r3, r2, #1
 8005908:	490d      	ldr	r1, [pc, #52]	; (8005940 <JPEG_Set_Huff_DHTMem+0x268>)
 800590a:	440b      	add	r3, r1
 800590c:	f893 00fc 	ldrb.w	r0, [r3, #252]	; 0xfc
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 8005910:	188b      	adds	r3, r1, r2
 8005912:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8005916:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8005918:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800591c:	1e50      	subs	r0, r2, #1
 800591e:	4408      	add	r0, r1
 8005920:	f890 00fc 	ldrb.w	r0, [r0, #252]	; 0xfc
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 8005924:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
               ((uint32_t)HuffTableAC1->HuffVal[index - 2UL] & 0xFFUL);
 8005928:	1e90      	subs	r0, r2, #2
 800592a:	4401      	add	r1, r0
 800592c:	f891 10fc 	ldrb.w	r1, [r1, #252]	; 0xfc
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 8005930:	430b      	orrs	r3, r1
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8005932:	f844 3904 	str.w	r3, [r4], #-4
    address--;
    index -= 4UL;
 8005936:	3a04      	subs	r2, #4
  while (index > 3UL)
 8005938:	2a03      	cmp	r2, #3
 800593a:	d8e4      	bhi.n	8005906 <JPEG_Set_Huff_DHTMem+0x22e>
  }

}
 800593c:	bc70      	pop	{r4, r5, r6}
 800593e:	4770      	bx	lr
 8005940:	080102e0 	.word	0x080102e0
 8005944:	ffff0000 	.word	0xffff0000

08005948 <JPEG_Set_HuffEnc_Mem>:
{
 8005948:	b510      	push	{r4, lr}
 800594a:	4604      	mov	r4, r0
  JPEG_Set_Huff_DHTMem(hjpeg);
 800594c:	f7ff fec4 	bl	80056d8 <JPEG_Set_Huff_DHTMem>
                              (hjpeg->Instance->HUFFENC_AC0));
 8005950:	6822      	ldr	r2, [r4, #0]
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable,
 8005952:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005956:	4912      	ldr	r1, [pc, #72]	; (80059a0 <JPEG_Set_HuffEnc_Mem+0x58>)
 8005958:	4620      	mov	r0, r4
 800595a:	f7ff fe67 	bl	800562c <JPEG_Set_HuffAC_Mem>
  if (error != HAL_OK)
 800595e:	4603      	mov	r3, r0
 8005960:	b108      	cbz	r0, 8005966 <JPEG_Set_HuffEnc_Mem+0x1e>
}
 8005962:	4618      	mov	r0, r3
 8005964:	bd10      	pop	{r4, pc}
                              (hjpeg->Instance->HUFFENC_AC1));
 8005966:	6822      	ldr	r2, [r4, #0]
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable,
 8005968:	f502 62cc 	add.w	r2, r2, #1632	; 0x660
 800596c:	490d      	ldr	r1, [pc, #52]	; (80059a4 <JPEG_Set_HuffEnc_Mem+0x5c>)
 800596e:	4620      	mov	r0, r4
 8005970:	f7ff fe5c 	bl	800562c <JPEG_Set_HuffAC_Mem>
  if (error != HAL_OK)
 8005974:	4603      	mov	r3, r0
 8005976:	2800      	cmp	r0, #0
 8005978:	d1f3      	bne.n	8005962 <JPEG_Set_HuffEnc_Mem+0x1a>
                              hjpeg->Instance->HUFFENC_DC0);
 800597a:	6822      	ldr	r2, [r4, #0]
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable,
 800597c:	f502 62f8 	add.w	r2, r2, #1984	; 0x7c0
 8005980:	4909      	ldr	r1, [pc, #36]	; (80059a8 <JPEG_Set_HuffEnc_Mem+0x60>)
 8005982:	4620      	mov	r0, r4
 8005984:	f7ff fe0a 	bl	800559c <JPEG_Set_HuffDC_Mem>
  if (error != HAL_OK)
 8005988:	4603      	mov	r3, r0
 800598a:	2800      	cmp	r0, #0
 800598c:	d1e9      	bne.n	8005962 <JPEG_Set_HuffEnc_Mem+0x1a>
                              hjpeg->Instance->HUFFENC_DC1);
 800598e:	6822      	ldr	r2, [r4, #0]
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable,
 8005990:	f502 62fc 	add.w	r2, r2, #2016	; 0x7e0
 8005994:	4905      	ldr	r1, [pc, #20]	; (80059ac <JPEG_Set_HuffEnc_Mem+0x64>)
 8005996:	4620      	mov	r0, r4
 8005998:	f7ff fe00 	bl	800559c <JPEG_Set_HuffDC_Mem>
 800599c:	4603      	mov	r3, r0
  if (error != HAL_OK)
 800599e:	e7e0      	b.n	8005962 <JPEG_Set_HuffEnc_Mem+0x1a>
 80059a0:	080102fc 	.word	0x080102fc
 80059a4:	080103cc 	.word	0x080103cc
 80059a8:	080102e0 	.word	0x080102e0
 80059ac:	080103b0 	.word	0x080103b0

080059b0 <JPEG_Init_Process>:
  * @retval None
  */
static void JPEG_Init_Process(JPEG_HandleTypeDef *hjpeg)
{
  /*Reset pause*/
  hjpeg->Context &= (~(JPEG_CONTEXT_PAUSE_INPUT | JPEG_CONTEXT_PAUSE_OUTPUT));
 80059b0:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80059b2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80059b6:	6543      	str	r3, [r0, #84]	; 0x54

  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 80059b8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80059ba:	f003 0303 	and.w	r3, r3, #3
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d032      	beq.n	8005a28 <JPEG_Init_Process+0x78>
    hjpeg->Instance->CONFR1 |= JPEG_CONFR1_DE;
  }
  else /* JPEG_CONTEXT_ENCODE */
  {
    /*Set JPEG Codec to Encoding mode */
    hjpeg->Instance->CONFR1 &= ~JPEG_CONFR1_DE;
 80059c2:	6802      	ldr	r2, [r0, #0]
 80059c4:	6853      	ldr	r3, [r2, #4]
 80059c6:	f023 0308 	bic.w	r3, r3, #8
 80059ca:	6053      	str	r3, [r2, #4]
  }

  /*Stop JPEG processing */
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 80059cc:	6802      	ldr	r2, [r0, #0]
 80059ce:	6813      	ldr	r3, [r2, #0]
 80059d0:	f023 0301 	bic.w	r3, r3, #1
 80059d4:	6013      	str	r3, [r2, #0]

  /* Disable All Interrupts */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80059d6:	6802      	ldr	r2, [r0, #0]
 80059d8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80059da:	f023 037e 	bic.w	r3, r3, #126	; 0x7e
 80059de:	6313      	str	r3, [r2, #48]	; 0x30

  /* Disable All DMA requests */
  JPEG_DISABLE_DMA(hjpeg, JPEG_DMA_MASK);
 80059e0:	6802      	ldr	r2, [r0, #0]
 80059e2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80059e4:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80059e8:	6313      	str	r3, [r2, #48]	; 0x30
  /* Flush input and output FIFOs*/
  hjpeg->Instance->CR |= JPEG_CR_IFF;
 80059ea:	6802      	ldr	r2, [r0, #0]
 80059ec:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80059ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80059f2:	6313      	str	r3, [r2, #48]	; 0x30
  hjpeg->Instance->CR |= JPEG_CR_OFF;
 80059f4:	6802      	ldr	r2, [r0, #0]
 80059f6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80059f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80059fc:	6313      	str	r3, [r2, #48]	; 0x30

  /* Clear all flags */
  __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 80059fe:	6802      	ldr	r2, [r0, #0]
 8005a00:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8005a02:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005a06:	6393      	str	r3, [r2, #56]	; 0x38

  /*Start Encoding/Decoding*/
  hjpeg->Instance->CONFR0 |=  JPEG_CONFR0_START;
 8005a08:	6802      	ldr	r2, [r0, #0]
 8005a0a:	6813      	ldr	r3, [r2, #0]
 8005a0c:	f043 0301 	orr.w	r3, r3, #1
 8005a10:	6013      	str	r3, [r2, #0]

  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 8005a12:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8005a14:	f003 030c 	and.w	r3, r3, #12
 8005a18:	2b08      	cmp	r3, #8
 8005a1a:	d00b      	beq.n	8005a34 <JPEG_Init_Process+0x84>
  {
    /*Enable IN/OUT, end of Conversation, and end of header parsing interruptions*/
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_IFT | JPEG_IT_IFNF | JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC | JPEG_IT_HPD);
  }
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 8005a1c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8005a1e:	f003 030c 	and.w	r3, r3, #12
 8005a22:	2b0c      	cmp	r3, #12
 8005a24:	d00c      	beq.n	8005a40 <JPEG_Init_Process+0x90>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005a26:	4770      	bx	lr
    hjpeg->Instance->CONFR1 |= JPEG_CONFR1_DE;
 8005a28:	6802      	ldr	r2, [r0, #0]
 8005a2a:	6853      	ldr	r3, [r2, #4]
 8005a2c:	f043 0308 	orr.w	r3, r3, #8
 8005a30:	6053      	str	r3, [r2, #4]
 8005a32:	e7cb      	b.n	80059cc <JPEG_Init_Process+0x1c>
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_IFT | JPEG_IT_IFNF | JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC | JPEG_IT_HPD);
 8005a34:	6802      	ldr	r2, [r0, #0]
 8005a36:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005a38:	f043 036e 	orr.w	r3, r3, #110	; 0x6e
 8005a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8005a3e:	4770      	bx	lr
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 8005a40:	6802      	ldr	r2, [r0, #0]
 8005a42:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005a44:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005a48:	6313      	str	r3, [r2, #48]	; 0x30
}
 8005a4a:	e7ec      	b.n	8005a26 <JPEG_Init_Process+0x76>

08005a4c <JPEG_GetQuality>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval JPEG image quality from 1 to 100.
  */
static uint32_t JPEG_GetQuality(JPEG_HandleTypeDef *hjpeg)
{
 8005a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t quality = 0;
  uint32_t quantRow, quantVal, scale, i, j;
  __IO uint32_t *tableAddress = hjpeg->Instance->QMEM0;
 8005a4e:	6807      	ldr	r7, [r0, #0]
 8005a50:	3750      	adds	r7, #80	; 0x50

  i = 0;
 8005a52:	2500      	movs	r5, #0
  uint32_t quality = 0;
 8005a54:	462c      	mov	r4, r5
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 8005a56:	e027      	b.n	8005aa8 <JPEG_GetQuality+0x5c>
    {
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
      if (quantVal == 1UL)
      {
        /* if Quantization value = 1 then quality is 100%*/
        quality += 100UL;
 8005a58:	3464      	adds	r4, #100	; 0x64
    for (j = 0; j < 4UL; j++)
 8005a5a:	3101      	adds	r1, #1
 8005a5c:	2903      	cmp	r1, #3
 8005a5e:	d821      	bhi.n	8005aa4 <JPEG_GetQuality+0x58>
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 8005a60:	00cb      	lsls	r3, r1, #3
 8005a62:	fa26 f303 	lsr.w	r3, r6, r3
 8005a66:	b2db      	uxtb	r3, r3
      if (quantVal == 1UL)
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d0f5      	beq.n	8005a58 <JPEG_GetQuality+0xc>
      }
      else
      {
        /* Note that the quantization coefficients must be specified in the table in zigzag order */
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 8005a6c:	2264      	movs	r2, #100	; 0x64
 8005a6e:	fb02 f303 	mul.w	r3, r2, r3
 8005a72:	eb05 0e01 	add.w	lr, r5, r1
 8005a76:	4a10      	ldr	r2, [pc, #64]	; (8005ab8 <JPEG_GetQuality+0x6c>)
 8005a78:	eb02 0c0e 	add.w	ip, r2, lr
 8005a7c:	f89c c1a0 	ldrb.w	ip, [ip, #416]	; 0x1a0
 8005a80:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005a82:	f812 200c 	ldrb.w	r2, [r2, ip]
 8005a86:	fbb3 f3f2 	udiv	r3, r3, r2

        if (scale <= 100UL)
 8005a8a:	2b64      	cmp	r3, #100	; 0x64
 8005a8c:	d804      	bhi.n	8005a98 <JPEG_GetQuality+0x4c>
        {
          quality += (200UL - scale) / 2UL;
 8005a8e:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
 8005a92:	eb04 0453 	add.w	r4, r4, r3, lsr #1
 8005a96:	e7e0      	b.n	8005a5a <JPEG_GetQuality+0xe>
        }
        else
        {
          quality += 5000UL / scale;
 8005a98:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aa0:	441c      	add	r4, r3
 8005aa2:	e7da      	b.n	8005a5a <JPEG_GetQuality+0xe>
        }
      }
    }

    i += 4UL;
 8005aa4:	3504      	adds	r5, #4
    tableAddress ++;
 8005aa6:	3704      	adds	r7, #4
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 8005aa8:	2d3c      	cmp	r5, #60	; 0x3c
 8005aaa:	d802      	bhi.n	8005ab2 <JPEG_GetQuality+0x66>
    quantRow = *tableAddress;
 8005aac:	683e      	ldr	r6, [r7, #0]
    for (j = 0; j < 4UL; j++)
 8005aae:	2100      	movs	r1, #0
 8005ab0:	e7d4      	b.n	8005a5c <JPEG_GetQuality+0x10>
  }

  return (quality / 64UL);
}
 8005ab2:	09a0      	lsrs	r0, r4, #6
 8005ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	080102e0 	.word	0x080102e0

08005abc <HAL_JPEG_MspInit>:
}
 8005abc:	4770      	bx	lr
	...

08005ac0 <HAL_JPEG_Init>:
  if (hjpeg == NULL)
 8005ac0:	2800      	cmp	r0, #0
 8005ac2:	d04f      	beq.n	8005b64 <HAL_JPEG_Init+0xa4>
{
 8005ac4:	b510      	push	{r4, lr}
 8005ac6:	4604      	mov	r4, r0
  if (hjpeg->State == HAL_JPEG_STATE_RESET)
 8005ac8:	f890 304d 	ldrb.w	r3, [r0, #77]	; 0x4d
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d041      	beq.n	8005b54 <HAL_JPEG_Init+0x94>
  hjpeg->State = HAL_JPEG_STATE_BUSY;
 8005ad0:	2302      	movs	r3, #2
 8005ad2:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
  __HAL_JPEG_ENABLE(hjpeg);
 8005ad6:	6822      	ldr	r2, [r4, #0]
 8005ad8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005ada:	f043 0301 	orr.w	r3, r3, #1
 8005ade:	6313      	str	r3, [r2, #48]	; 0x30
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8005ae0:	6822      	ldr	r2, [r4, #0]
 8005ae2:	6813      	ldr	r3, [r2, #0]
 8005ae4:	f023 0301 	bic.w	r3, r3, #1
 8005ae8:	6013      	str	r3, [r2, #0]
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8005aea:	6822      	ldr	r2, [r4, #0]
 8005aec:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005aee:	f023 037e 	bic.w	r3, r3, #126	; 0x7e
 8005af2:	6313      	str	r3, [r2, #48]	; 0x30
  JPEG_DISABLE_DMA(hjpeg, JPEG_DMA_MASK);
 8005af4:	6822      	ldr	r2, [r4, #0]
 8005af6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005af8:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8005afc:	6313      	str	r3, [r2, #48]	; 0x30
  hjpeg->Instance->CR |= JPEG_CR_IFF;
 8005afe:	6822      	ldr	r2, [r4, #0]
 8005b00:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005b02:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005b06:	6313      	str	r3, [r2, #48]	; 0x30
  hjpeg->Instance->CR |= JPEG_CR_OFF;
 8005b08:	6822      	ldr	r2, [r4, #0]
 8005b0a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005b0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005b10:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 8005b12:	6822      	ldr	r2, [r4, #0]
 8005b14:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8005b16:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005b1a:	6393      	str	r3, [r2, #56]	; 0x38
  hjpeg->QuantTable0 = (uint8_t *)((uint32_t)JPEG_LUM_QuantTable);
 8005b1c:	4b12      	ldr	r3, [pc, #72]	; (8005b68 <HAL_JPEG_Init+0xa8>)
 8005b1e:	f503 72f0 	add.w	r2, r3, #480	; 0x1e0
 8005b22:	63e2      	str	r2, [r4, #60]	; 0x3c
  hjpeg->QuantTable1 = (uint8_t *)((uint32_t)JPEG_CHROM_QuantTable);
 8005b24:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8005b28:	6423      	str	r3, [r4, #64]	; 0x40
  hjpeg->QuantTable2 = NULL;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	6463      	str	r3, [r4, #68]	; 0x44
  hjpeg->QuantTable3 = NULL;
 8005b2e:	64a3      	str	r3, [r4, #72]	; 0x48
  if (JPEG_Set_HuffEnc_Mem(hjpeg) != HAL_OK)
 8005b30:	4620      	mov	r0, r4
 8005b32:	f7ff ff09 	bl	8005948 <JPEG_Set_HuffEnc_Mem>
 8005b36:	b990      	cbnz	r0, 8005b5e <HAL_JPEG_Init+0x9e>
  hjpeg->Instance->CONFR1 |= JPEG_CONFR1_HDR;
 8005b38:	6822      	ldr	r2, [r4, #0]
 8005b3a:	6853      	ldr	r3, [r2, #4]
 8005b3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b40:	6053      	str	r3, [r2, #4]
  hjpeg->JpegInCount = 0;
 8005b42:	2300      	movs	r3, #0
 8005b44:	6223      	str	r3, [r4, #32]
  hjpeg->JpegOutCount = 0;
 8005b46:	6263      	str	r3, [r4, #36]	; 0x24
  hjpeg->State = HAL_JPEG_STATE_READY;
 8005b48:	2201      	movs	r2, #1
 8005b4a:	f884 204d 	strb.w	r2, [r4, #77]	; 0x4d
  hjpeg->ErrorCode = HAL_JPEG_ERROR_NONE;
 8005b4e:	6523      	str	r3, [r4, #80]	; 0x50
  hjpeg->Context = 0;
 8005b50:	6563      	str	r3, [r4, #84]	; 0x54
}
 8005b52:	bd10      	pop	{r4, pc}
    hjpeg->Lock = HAL_UNLOCKED;
 8005b54:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
    HAL_JPEG_MspInit(hjpeg);
 8005b58:	f7ff ffb0 	bl	8005abc <HAL_JPEG_MspInit>
 8005b5c:	e7b8      	b.n	8005ad0 <HAL_JPEG_Init+0x10>
    hjpeg->ErrorCode = HAL_JPEG_ERROR_HUFF_TABLE;
 8005b5e:	2001      	movs	r0, #1
 8005b60:	6520      	str	r0, [r4, #80]	; 0x50
    return HAL_ERROR;
 8005b62:	e7f6      	b.n	8005b52 <HAL_JPEG_Init+0x92>
    return HAL_ERROR;
 8005b64:	2001      	movs	r0, #1
}
 8005b66:	4770      	bx	lr
 8005b68:	080102e0 	.word	0x080102e0

08005b6c <HAL_JPEG_GetInfo>:
{
 8005b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hjpeg == NULL) || (pInfo == NULL))
 8005b6e:	460c      	mov	r4, r1
 8005b70:	fab1 f181 	clz	r1, r1
 8005b74:	0949      	lsrs	r1, r1, #5
 8005b76:	2800      	cmp	r0, #0
 8005b78:	bf08      	it	eq
 8005b7a:	2101      	moveq	r1, #1
 8005b7c:	2900      	cmp	r1, #0
 8005b7e:	d15a      	bne.n	8005c36 <HAL_JPEG_GetInfo+0xca>
 8005b80:	4603      	mov	r3, r0
  if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF_1)
 8005b82:	6801      	ldr	r1, [r0, #0]
 8005b84:	684a      	ldr	r2, [r1, #4]
 8005b86:	f002 0203 	and.w	r2, r2, #3
 8005b8a:	2a02      	cmp	r2, #2
 8005b8c:	d006      	beq.n	8005b9c <HAL_JPEG_GetInfo+0x30>
  else if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == 0UL)
 8005b8e:	684a      	ldr	r2, [r1, #4]
 8005b90:	f012 0f03 	tst.w	r2, #3
 8005b94:	d12a      	bne.n	8005bec <HAL_JPEG_GetInfo+0x80>
    pInfo->ColorSpace = JPEG_GRAYSCALE_COLORSPACE;
 8005b96:	2200      	movs	r2, #0
 8005b98:	6022      	str	r2, [r4, #0]
 8005b9a:	e001      	b.n	8005ba0 <HAL_JPEG_GetInfo+0x34>
    pInfo->ColorSpace = JPEG_YCBCR_COLORSPACE;
 8005b9c:	2210      	movs	r2, #16
 8005b9e:	6022      	str	r2, [r4, #0]
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	6852      	ldr	r2, [r2, #4]
 8005ba4:	0c12      	lsrs	r2, r2, #16
 8005ba6:	60a2      	str	r2, [r4, #8]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	68d2      	ldr	r2, [r2, #12]
 8005bac:	0c12      	lsrs	r2, r2, #16
 8005bae:	60e2      	str	r2, [r4, #12]
  if ((pInfo->ColorSpace == JPEG_YCBCR_COLORSPACE) || (pInfo->ColorSpace == JPEG_CMYK_COLORSPACE))
 8005bb0:	6822      	ldr	r2, [r4, #0]
 8005bb2:	2a30      	cmp	r2, #48	; 0x30
 8005bb4:	bf18      	it	ne
 8005bb6:	2a10      	cmpne	r2, #16
 8005bb8:	d135      	bne.n	8005c26 <HAL_JPEG_GetInfo+0xba>
    yblockNb  = (hjpeg->Instance->CONFR4 & JPEG_CONFR4_NB) >> 4;
 8005bba:	6819      	ldr	r1, [r3, #0]
 8005bbc:	690a      	ldr	r2, [r1, #16]
 8005bbe:	0915      	lsrs	r5, r2, #4
 8005bc0:	f3c2 1203 	ubfx	r2, r2, #4, #4
    cBblockNb = (hjpeg->Instance->CONFR5 & JPEG_CONFR5_NB) >> 4;
 8005bc4:	6948      	ldr	r0, [r1, #20]
 8005bc6:	0907      	lsrs	r7, r0, #4
    cRblockNb = (hjpeg->Instance->CONFR6 & JPEG_CONFR6_NB) >> 4;
 8005bc8:	6989      	ldr	r1, [r1, #24]
 8005bca:	f3c1 1103 	ubfx	r1, r1, #4, #4
    if ((yblockNb == 1UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 8005bce:	f010 0ff0 	tst.w	r0, #240	; 0xf0
 8005bd2:	bf0c      	ite	eq
 8005bd4:	2001      	moveq	r0, #1
 8005bd6:	2000      	movne	r0, #0
 8005bd8:	2a01      	cmp	r2, #1
 8005bda:	bf14      	ite	ne
 8005bdc:	2600      	movne	r6, #0
 8005bde:	f000 0601 	andeq.w	r6, r0, #1
 8005be2:	b15e      	cbz	r6, 8005bfc <HAL_JPEG_GetInfo+0x90>
 8005be4:	b951      	cbnz	r1, 8005bfc <HAL_JPEG_GetInfo+0x90>
      pInfo->ChromaSubsampling = JPEG_422_SUBSAMPLING; /*16x8 block*/
 8005be6:	2202      	movs	r2, #2
 8005be8:	6062      	str	r2, [r4, #4]
 8005bea:	e01e      	b.n	8005c2a <HAL_JPEG_GetInfo+0xbe>
  else if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF)
 8005bec:	684a      	ldr	r2, [r1, #4]
 8005bee:	f002 0203 	and.w	r2, r2, #3
 8005bf2:	2a03      	cmp	r2, #3
 8005bf4:	d121      	bne.n	8005c3a <HAL_JPEG_GetInfo+0xce>
    pInfo->ColorSpace = JPEG_CMYK_COLORSPACE;
 8005bf6:	2230      	movs	r2, #48	; 0x30
 8005bf8:	6022      	str	r2, [r4, #0]
 8005bfa:	e7d1      	b.n	8005ba0 <HAL_JPEG_GetInfo+0x34>
    else if ((yblockNb == 0UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 8005bfc:	433d      	orrs	r5, r7
 8005bfe:	f015 0f0f 	tst.w	r5, #15
 8005c02:	d103      	bne.n	8005c0c <HAL_JPEG_GetInfo+0xa0>
 8005c04:	b911      	cbnz	r1, 8005c0c <HAL_JPEG_GetInfo+0xa0>
      pInfo->ChromaSubsampling = JPEG_444_SUBSAMPLING;
 8005c06:	2200      	movs	r2, #0
 8005c08:	6062      	str	r2, [r4, #4]
 8005c0a:	e00e      	b.n	8005c2a <HAL_JPEG_GetInfo+0xbe>
    else if ((yblockNb == 3UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 8005c0c:	2a03      	cmp	r2, #3
 8005c0e:	bf14      	ite	ne
 8005c10:	2200      	movne	r2, #0
 8005c12:	f000 0201 	andeq.w	r2, r0, #1
 8005c16:	b11a      	cbz	r2, 8005c20 <HAL_JPEG_GetInfo+0xb4>
 8005c18:	b911      	cbnz	r1, 8005c20 <HAL_JPEG_GetInfo+0xb4>
      pInfo->ChromaSubsampling = JPEG_420_SUBSAMPLING;
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	6062      	str	r2, [r4, #4]
 8005c1e:	e004      	b.n	8005c2a <HAL_JPEG_GetInfo+0xbe>
      pInfo->ChromaSubsampling = JPEG_444_SUBSAMPLING;
 8005c20:	2200      	movs	r2, #0
 8005c22:	6062      	str	r2, [r4, #4]
 8005c24:	e001      	b.n	8005c2a <HAL_JPEG_GetInfo+0xbe>
    pInfo->ChromaSubsampling = JPEG_444_SUBSAMPLING;
 8005c26:	2200      	movs	r2, #0
 8005c28:	6062      	str	r2, [r4, #4]
  pInfo->ImageQuality = JPEG_GetQuality(hjpeg);
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f7ff ff0e 	bl	8005a4c <JPEG_GetQuality>
 8005c30:	6120      	str	r0, [r4, #16]
  return HAL_OK;
 8005c32:	2000      	movs	r0, #0
}
 8005c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8005c36:	2001      	movs	r0, #1
 8005c38:	e7fc      	b.n	8005c34 <HAL_JPEG_GetInfo+0xc8>
    return HAL_ERROR;
 8005c3a:	2001      	movs	r0, #1
 8005c3c:	e7fa      	b.n	8005c34 <HAL_JPEG_GetInfo+0xc8>

08005c3e <HAL_JPEG_Decode_IT>:
{
 8005c3e:	b538      	push	{r3, r4, r5, lr}
  if ((hjpeg == NULL) || (pDataIn == NULL) || (pDataOutMCU == NULL))
 8005c40:	460d      	mov	r5, r1
 8005c42:	fab1 f181 	clz	r1, r1
 8005c46:	0949      	lsrs	r1, r1, #5
 8005c48:	2800      	cmp	r0, #0
 8005c4a:	bf08      	it	eq
 8005c4c:	2101      	moveq	r1, #1
 8005c4e:	bb61      	cbnz	r1, 8005caa <HAL_JPEG_Decode_IT+0x6c>
 8005c50:	b36b      	cbz	r3, 8005cae <HAL_JPEG_Decode_IT+0x70>
  __HAL_LOCK(hjpeg);
 8005c52:	f890 104c 	ldrb.w	r1, [r0, #76]	; 0x4c
 8005c56:	2901      	cmp	r1, #1
 8005c58:	d02b      	beq.n	8005cb2 <HAL_JPEG_Decode_IT+0x74>
 8005c5a:	2101      	movs	r1, #1
 8005c5c:	f880 104c 	strb.w	r1, [r0, #76]	; 0x4c
  if (hjpeg->State == HAL_JPEG_STATE_READY)
 8005c60:	f890 104d 	ldrb.w	r1, [r0, #77]	; 0x4d
 8005c64:	b2c9      	uxtb	r1, r1
 8005c66:	2901      	cmp	r1, #1
 8005c68:	d004      	beq.n	8005c74 <HAL_JPEG_Decode_IT+0x36>
    __HAL_UNLOCK(hjpeg);
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
    return HAL_BUSY;
 8005c70:	2002      	movs	r0, #2
 8005c72:	e01b      	b.n	8005cac <HAL_JPEG_Decode_IT+0x6e>
    hjpeg->State = HAL_JPEG_STATE_BUSY_DECODING;
 8005c74:	2104      	movs	r1, #4
 8005c76:	f880 104d 	strb.w	r1, [r0, #77]	; 0x4d
    hjpeg->Context &= ~(JPEG_CONTEXT_OPERATION_MASK | JPEG_CONTEXT_METHOD_MASK);
 8005c7a:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8005c7c:	f021 010f 	bic.w	r1, r1, #15
 8005c80:	6541      	str	r1, [r0, #84]	; 0x54
    hjpeg->Context |= (JPEG_CONTEXT_DECODE | JPEG_CONTEXT_IT);
 8005c82:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8005c84:	f041 010a 	orr.w	r1, r1, #10
 8005c88:	6541      	str	r1, [r0, #84]	; 0x54
    hjpeg->pJpegInBuffPtr = pDataIn;
 8005c8a:	6185      	str	r5, [r0, #24]
    hjpeg->pJpegOutBuffPtr = pDataOutMCU;
 8005c8c:	61c3      	str	r3, [r0, #28]
    hjpeg->InDataLength = InDataLength - (InDataLength % 4UL);    /*In Data length must be multiple of 4 Bytes (1 word)*/
 8005c8e:	f022 0203 	bic.w	r2, r2, #3
 8005c92:	6282      	str	r2, [r0, #40]	; 0x28
    hjpeg->OutDataLength = OutDataLength - (OutDataLength % 4UL); /*Out Data length must be multiple of 4 Bytes (1 word)*/
 8005c94:	9b04      	ldr	r3, [sp, #16]
 8005c96:	f023 0303 	bic.w	r3, r3, #3
 8005c9a:	62c3      	str	r3, [r0, #44]	; 0x2c
    hjpeg->JpegInCount = 0;
 8005c9c:	2500      	movs	r5, #0
 8005c9e:	6205      	str	r5, [r0, #32]
    hjpeg->JpegOutCount = 0;
 8005ca0:	6245      	str	r5, [r0, #36]	; 0x24
    JPEG_Init_Process(hjpeg);
 8005ca2:	f7ff fe85 	bl	80059b0 <JPEG_Init_Process>
  return HAL_OK;
 8005ca6:	4628      	mov	r0, r5
 8005ca8:	e000      	b.n	8005cac <HAL_JPEG_Decode_IT+0x6e>
    return HAL_ERROR;
 8005caa:	2001      	movs	r0, #1
}
 8005cac:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8005cae:	2001      	movs	r0, #1
 8005cb0:	e7fc      	b.n	8005cac <HAL_JPEG_Decode_IT+0x6e>
  __HAL_LOCK(hjpeg);
 8005cb2:	2002      	movs	r0, #2
 8005cb4:	e7fa      	b.n	8005cac <HAL_JPEG_Decode_IT+0x6e>

08005cb6 <HAL_JPEG_Pause>:
  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 8005cb6:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8005cb8:	f003 030c 	and.w	r3, r3, #12
 8005cbc:	2b0c      	cmp	r3, #12
 8005cbe:	d006      	beq.n	8005cce <HAL_JPEG_Pause+0x18>
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 8005cc0:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8005cc2:	f003 030c 	and.w	r3, r3, #12
 8005cc6:	2b08      	cmp	r3, #8
 8005cc8:	d01b      	beq.n	8005d02 <HAL_JPEG_Pause+0x4c>
}
 8005cca:	2000      	movs	r0, #0
 8005ccc:	4770      	bx	lr
    if ((XferSelection & JPEG_PAUSE_RESUME_INPUT) == JPEG_PAUSE_RESUME_INPUT)
 8005cce:	f011 0301 	ands.w	r3, r1, #1
 8005cd2:	d005      	beq.n	8005ce0 <HAL_JPEG_Pause+0x2a>
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 8005cd4:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8005cd6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005cda:	6543      	str	r3, [r0, #84]	; 0x54
      mask |= JPEG_DMA_IDMA;
 8005cdc:	f44f 6300 	mov.w	r3, #2048	; 0x800
    if ((XferSelection & JPEG_PAUSE_RESUME_OUTPUT) == JPEG_PAUSE_RESUME_OUTPUT)
 8005ce0:	f011 0f02 	tst.w	r1, #2
 8005ce4:	d005      	beq.n	8005cf2 <HAL_JPEG_Pause+0x3c>
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_OUTPUT;
 8005ce6:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8005ce8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005cec:	6542      	str	r2, [r0, #84]	; 0x54
      mask |= JPEG_DMA_ODMA;
 8005cee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    JPEG_DISABLE_DMA(hjpeg, mask);
 8005cf2:	6801      	ldr	r1, [r0, #0]
 8005cf4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005cf6:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8005cfa:	ea22 0303 	bic.w	r3, r2, r3
 8005cfe:	630b      	str	r3, [r1, #48]	; 0x30
 8005d00:	e7e3      	b.n	8005cca <HAL_JPEG_Pause+0x14>
    if ((XferSelection & JPEG_PAUSE_RESUME_INPUT) == JPEG_PAUSE_RESUME_INPUT)
 8005d02:	f011 0201 	ands.w	r2, r1, #1
 8005d06:	d004      	beq.n	8005d12 <HAL_JPEG_Pause+0x5c>
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 8005d08:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8005d0a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005d0e:	6543      	str	r3, [r0, #84]	; 0x54
      mask |= (JPEG_IT_IFT | JPEG_IT_IFNF);
 8005d10:	2206      	movs	r2, #6
    if ((XferSelection & JPEG_PAUSE_RESUME_OUTPUT) == JPEG_PAUSE_RESUME_OUTPUT)
 8005d12:	f011 0f02 	tst.w	r1, #2
 8005d16:	d005      	beq.n	8005d24 <HAL_JPEG_Pause+0x6e>
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_OUTPUT;
 8005d18:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8005d1a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005d1e:	6543      	str	r3, [r0, #84]	; 0x54
      mask |= (JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC);
 8005d20:	f042 0228 	orr.w	r2, r2, #40	; 0x28
    __HAL_JPEG_DISABLE_IT(hjpeg, mask);
 8005d24:	6801      	ldr	r1, [r0, #0]
 8005d26:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8005d28:	ea23 0302 	bic.w	r3, r3, r2
 8005d2c:	630b      	str	r3, [r1, #48]	; 0x30
 8005d2e:	e7cc      	b.n	8005cca <HAL_JPEG_Pause+0x14>

08005d30 <HAL_JPEG_ConfigInputBuffer>:
  hjpeg->pJpegInBuffPtr =  pNewInputBuffer;
 8005d30:	6181      	str	r1, [r0, #24]
  hjpeg->InDataLength = InDataLength;
 8005d32:	6282      	str	r2, [r0, #40]	; 0x28
}
 8005d34:	4770      	bx	lr

08005d36 <HAL_JPEG_ConfigOutputBuffer>:
  hjpeg->pJpegOutBuffPtr = pNewOutputBuffer;
 8005d36:	61c1      	str	r1, [r0, #28]
  hjpeg->OutDataLength = OutDataLength;
 8005d38:	62c2      	str	r2, [r0, #44]	; 0x2c
}
 8005d3a:	4770      	bx	lr

08005d3c <HAL_JPEG_EncodeCpltCallback>:
}
 8005d3c:	4770      	bx	lr

08005d3e <JPEG_ReadInputData>:
{
 8005d3e:	b570      	push	{r4, r5, r6, lr}
 8005d40:	4604      	mov	r4, r0
 8005d42:	460d      	mov	r5, r1
  if ((hjpeg->InDataLength == 0UL) || (nbRequestWords == 0UL))
 8005d44:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005d46:	b103      	cbz	r3, 8005d4a <JPEG_ReadInputData+0xc>
 8005d48:	b991      	cbnz	r1, 8005d70 <JPEG_ReadInputData+0x32>
    (void) HAL_JPEG_Pause(hjpeg, JPEG_PAUSE_RESUME_INPUT);
 8005d4a:	2101      	movs	r1, #1
 8005d4c:	4620      	mov	r0, r4
 8005d4e:	f7ff ffb2 	bl	8005cb6 <HAL_JPEG_Pause>
  uint32_t nbBytes = 0, nBwords, index, Dataword, inputCount;
 8005d52:	2200      	movs	r2, #0
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nbBytes > 0UL))
 8005d54:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005d56:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 8005d5a:	d15d      	bne.n	8005e18 <JPEG_ReadInputData+0xda>
 8005d5c:	2a00      	cmp	r2, #0
 8005d5e:	d05b      	beq.n	8005e18 <JPEG_ReadInputData+0xda>
    nBwords = nbBytes / 4UL;
 8005d60:	0896      	lsrs	r6, r2, #2
    if (nBwords >= nbRequestWords)
 8005d62:	ebb5 0f92 	cmp.w	r5, r2, lsr #2
 8005d66:	d91b      	bls.n	8005da0 <JPEG_ReadInputData+0x62>
      if (nBwords > 0UL)
 8005d68:	2a03      	cmp	r2, #3
 8005d6a:	d82f      	bhi.n	8005dcc <JPEG_ReadInputData+0x8e>
        Dataword = 0;
 8005d6c:	461d      	mov	r5, r3
 8005d6e:	e04f      	b.n	8005e10 <JPEG_ReadInputData+0xd2>
  else if (hjpeg->InDataLength > hjpeg->JpegInCount)
 8005d70:	6a02      	ldr	r2, [r0, #32]
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d902      	bls.n	8005d7c <JPEG_ReadInputData+0x3e>
    nbBytes = hjpeg->InDataLength - hjpeg->JpegInCount;
 8005d76:	6a02      	ldr	r2, [r0, #32]
 8005d78:	1a9a      	subs	r2, r3, r2
 8005d7a:	e7eb      	b.n	8005d54 <JPEG_ReadInputData+0x16>
  else if (hjpeg->InDataLength == hjpeg->JpegInCount)
 8005d7c:	6a02      	ldr	r2, [r0, #32]
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d001      	beq.n	8005d86 <JPEG_ReadInputData+0x48>
  uint32_t nbBytes = 0, nBwords, index, Dataword, inputCount;
 8005d82:	2200      	movs	r2, #0
 8005d84:	e7e6      	b.n	8005d54 <JPEG_ReadInputData+0x16>
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 8005d86:	6a01      	ldr	r1, [r0, #32]
 8005d88:	f005 f862 	bl	800ae50 <HAL_JPEG_GetDataCallback>
    if (hjpeg->InDataLength > 4UL)
 8005d8c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005d8e:	2b04      	cmp	r3, #4
 8005d90:	d902      	bls.n	8005d98 <JPEG_ReadInputData+0x5a>
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % 4UL);
 8005d92:	f023 0303 	bic.w	r3, r3, #3
 8005d96:	62a3      	str	r3, [r4, #40]	; 0x28
    hjpeg->JpegInCount = 0;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	6223      	str	r3, [r4, #32]
    nbBytes = hjpeg->InDataLength;
 8005d9c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005d9e:	e7d9      	b.n	8005d54 <JPEG_ReadInputData+0x16>
      for (index = 0; index < nbRequestWords; index++)
 8005da0:	42ab      	cmp	r3, r5
 8005da2:	d239      	bcs.n	8005e18 <JPEG_ReadInputData+0xda>
        inputCount = hjpeg->JpegInCount;
 8005da4:	6a21      	ldr	r1, [r4, #32]
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount])) | \
 8005da6:	69a0      	ldr	r0, [r4, #24]
 8005da8:	5c42      	ldrb	r2, [r0, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount + 1UL])) << 8) | \
 8005daa:	4408      	add	r0, r1
 8005dac:	7841      	ldrb	r1, [r0, #1]
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount])) | \
 8005dae:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount + 2UL])) << 16) | \
 8005db2:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount + 1UL])) << 8) | \
 8005db4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount + 3UL])) << 24));
 8005db8:	78c0      	ldrb	r0, [r0, #3]
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount])) | \
 8005dba:	6821      	ldr	r1, [r4, #0]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount + 2UL])) << 16) | \
 8005dbc:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount])) | \
 8005dc0:	640a      	str	r2, [r1, #64]	; 0x40
        hjpeg->JpegInCount += 4UL;
 8005dc2:	6a22      	ldr	r2, [r4, #32]
 8005dc4:	3204      	adds	r2, #4
 8005dc6:	6222      	str	r2, [r4, #32]
      for (index = 0; index < nbRequestWords; index++)
 8005dc8:	3301      	adds	r3, #1
 8005dca:	e7e9      	b.n	8005da0 <JPEG_ReadInputData+0x62>
        for (index = 0; index < nBwords; index++)
 8005dcc:	42b3      	cmp	r3, r6
 8005dce:	d223      	bcs.n	8005e18 <JPEG_ReadInputData+0xda>
          inputCount = hjpeg->JpegInCount;
 8005dd0:	6a20      	ldr	r0, [r4, #32]
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount])) | \
 8005dd2:	69a1      	ldr	r1, [r4, #24]
 8005dd4:	5c0a      	ldrb	r2, [r1, r0]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount + 1UL])) << 8) | \
 8005dd6:	4401      	add	r1, r0
 8005dd8:	7848      	ldrb	r0, [r1, #1]
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount])) | \
 8005dda:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount + 2UL])) << 16) | \
 8005dde:	7888      	ldrb	r0, [r1, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount + 1UL])) << 8) | \
 8005de0:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount + 3UL])) << 24));
 8005de4:	78c8      	ldrb	r0, [r1, #3]
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount])) | \
 8005de6:	6821      	ldr	r1, [r4, #0]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount + 2UL])) << 16) | \
 8005de8:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[inputCount])) | \
 8005dec:	640a      	str	r2, [r1, #64]	; 0x40
          hjpeg->JpegInCount += 4UL;
 8005dee:	6a22      	ldr	r2, [r4, #32]
 8005df0:	3204      	adds	r2, #4
 8005df2:	6222      	str	r2, [r4, #32]
        for (index = 0; index < nBwords; index++)
 8005df4:	3301      	adds	r3, #1
 8005df6:	e7e9      	b.n	8005dcc <JPEG_ReadInputData+0x8e>
          Dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8005df8:	69a0      	ldr	r0, [r4, #24]
 8005dfa:	6a21      	ldr	r1, [r4, #32]
 8005dfc:	5c41      	ldrb	r1, [r0, r1]
 8005dfe:	f003 0003 	and.w	r0, r3, #3
 8005e02:	00c0      	lsls	r0, r0, #3
 8005e04:	4081      	lsls	r1, r0
 8005e06:	430d      	orrs	r5, r1
          hjpeg->JpegInCount++;
 8005e08:	6a21      	ldr	r1, [r4, #32]
 8005e0a:	3101      	adds	r1, #1
 8005e0c:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nbBytes; index++)
 8005e0e:	3301      	adds	r3, #1
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d8f1      	bhi.n	8005df8 <JPEG_ReadInputData+0xba>
        hjpeg->Instance->DIR = Dataword;
 8005e14:	6823      	ldr	r3, [r4, #0]
 8005e16:	641d      	str	r5, [r3, #64]	; 0x40
}
 8005e18:	bd70      	pop	{r4, r5, r6, pc}

08005e1a <JPEG_StoreOutputData>:
{
 8005e1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e1c:	4604      	mov	r4, r0
  if (hjpeg->OutDataLength >= (hjpeg->JpegOutCount + (nbOutputWords * 4UL)))
 8005e1e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8005e20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e22:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8005e26:	4298      	cmp	r0, r3
 8005e28:	d223      	bcs.n	8005e72 <JPEG_StoreOutputData+0x58>
  else if (hjpeg->OutDataLength > hjpeg->JpegOutCount)
 8005e2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e2c:	4298      	cmp	r0, r3
 8005e2e:	d942      	bls.n	8005eb6 <JPEG_StoreOutputData+0x9c>
    nBwords = (hjpeg->OutDataLength - hjpeg->JpegOutCount) / 4UL;
 8005e30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e32:	1ac0      	subs	r0, r0, r3
 8005e34:	0880      	lsrs	r0, r0, #2
    for (index = 0; index < nBwords; index++)
 8005e36:	2100      	movs	r1, #0
 8005e38:	4281      	cmp	r1, r0
 8005e3a:	d245      	bcs.n	8005ec8 <JPEG_StoreOutputData+0xae>
      dataword = hjpeg->Instance->DOR;
 8005e3c:	6823      	ldr	r3, [r4, #0]
 8005e3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8005e40:	69e5      	ldr	r5, [r4, #28]
 8005e42:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005e44:	54ab      	strb	r3, [r5, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8005e46:	69e5      	ldr	r5, [r4, #28]
 8005e48:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005e4a:	3201      	adds	r2, #1
 8005e4c:	f3c3 2607 	ubfx	r6, r3, #8, #8
 8005e50:	54ae      	strb	r6, [r5, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8005e52:	69e5      	ldr	r5, [r4, #28]
 8005e54:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005e56:	3202      	adds	r2, #2
 8005e58:	f3c3 4607 	ubfx	r6, r3, #16, #8
 8005e5c:	54ae      	strb	r6, [r5, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8005e5e:	69e5      	ldr	r5, [r4, #28]
 8005e60:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005e62:	3203      	adds	r2, #3
 8005e64:	0e1b      	lsrs	r3, r3, #24
 8005e66:	54ab      	strb	r3, [r5, r2]
      hjpeg->JpegOutCount += 4UL;
 8005e68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e6a:	3304      	adds	r3, #4
 8005e6c:	6263      	str	r3, [r4, #36]	; 0x24
    for (index = 0; index < nBwords; index++)
 8005e6e:	3101      	adds	r1, #1
 8005e70:	e7e2      	b.n	8005e38 <JPEG_StoreOutputData+0x1e>
    for (index = 0; index < nbOutputWords; index++)
 8005e72:	2000      	movs	r0, #0
 8005e74:	4288      	cmp	r0, r1
 8005e76:	d21a      	bcs.n	8005eae <JPEG_StoreOutputData+0x94>
      dataword = hjpeg->Instance->DOR;
 8005e78:	6823      	ldr	r3, [r4, #0]
 8005e7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8005e7c:	69e5      	ldr	r5, [r4, #28]
 8005e7e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005e80:	54ab      	strb	r3, [r5, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8005e82:	69e5      	ldr	r5, [r4, #28]
 8005e84:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005e86:	3201      	adds	r2, #1
 8005e88:	f3c3 2607 	ubfx	r6, r3, #8, #8
 8005e8c:	54ae      	strb	r6, [r5, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8005e8e:	69e5      	ldr	r5, [r4, #28]
 8005e90:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005e92:	3202      	adds	r2, #2
 8005e94:	f3c3 4607 	ubfx	r6, r3, #16, #8
 8005e98:	54ae      	strb	r6, [r5, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8005e9a:	69e5      	ldr	r5, [r4, #28]
 8005e9c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005e9e:	3203      	adds	r2, #3
 8005ea0:	0e1b      	lsrs	r3, r3, #24
 8005ea2:	54ab      	strb	r3, [r5, r2]
      hjpeg->JpegOutCount += 4UL;
 8005ea4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ea6:	3304      	adds	r3, #4
 8005ea8:	6263      	str	r3, [r4, #36]	; 0x24
    for (index = 0; index < nbOutputWords; index++)
 8005eaa:	3001      	adds	r0, #1
 8005eac:	e7e2      	b.n	8005e74 <JPEG_StoreOutputData+0x5a>
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 8005eae:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005eb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d000      	beq.n	8005eb8 <JPEG_StoreOutputData+0x9e>
}
 8005eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8005eb8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005eba:	69e1      	ldr	r1, [r4, #28]
 8005ebc:	4620      	mov	r0, r4
 8005ebe:	f004 ffd1 	bl	800ae64 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	6263      	str	r3, [r4, #36]	; 0x24
 8005ec6:	e7f6      	b.n	8005eb6 <JPEG_StoreOutputData+0x9c>
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 8005ec8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005eca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ecc:	429f      	cmp	r7, r3
 8005ece:	d006      	beq.n	8005ede <JPEG_StoreOutputData+0xc4>
      nbBytes = hjpeg->OutDataLength - hjpeg->JpegOutCount;
 8005ed0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005ed2:	eba7 0c05 	sub.w	ip, r7, r5
      dataword = hjpeg->Instance->DOR;
 8005ed6:	6823      	ldr	r3, [r4, #0]
 8005ed8:	6c5e      	ldr	r6, [r3, #68]	; 0x44
      for (index = 0; index < nbBytes; index++)
 8005eda:	2200      	movs	r2, #0
 8005edc:	e013      	b.n	8005f06 <JPEG_StoreOutputData+0xec>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8005ede:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005ee0:	69e1      	ldr	r1, [r4, #28]
 8005ee2:	4620      	mov	r0, r4
 8005ee4:	f004 ffbe 	bl	800ae64 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	6263      	str	r3, [r4, #36]	; 0x24
 8005eec:	e7e3      	b.n	8005eb6 <JPEG_StoreOutputData+0x9c>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8005eee:	f002 0303 	and.w	r3, r2, #3
 8005ef2:	00db      	lsls	r3, r3, #3
 8005ef4:	fa26 f303 	lsr.w	r3, r6, r3
 8005ef8:	69e0      	ldr	r0, [r4, #28]
 8005efa:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005efc:	5443      	strb	r3, [r0, r1]
        hjpeg->JpegOutCount++;
 8005efe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f00:	3301      	adds	r3, #1
 8005f02:	6263      	str	r3, [r4, #36]	; 0x24
      for (index = 0; index < nbBytes; index++)
 8005f04:	3201      	adds	r2, #1
 8005f06:	4562      	cmp	r2, ip
 8005f08:	d3f1      	bcc.n	8005eee <JPEG_StoreOutputData+0xd4>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8005f0a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005f0c:	69e1      	ldr	r1, [r4, #28]
 8005f0e:	4620      	mov	r0, r4
 8005f10:	f004 ffa8 	bl	800ae64 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 8005f14:	2300      	movs	r3, #0
 8005f16:	6263      	str	r3, [r4, #36]	; 0x24
      nbBytes = 4UL - nbBytes;
 8005f18:	1bed      	subs	r5, r5, r7
 8005f1a:	3504      	adds	r5, #4
      for (index = nbBytes; index < 4UL; index++)
 8005f1c:	e009      	b.n	8005f32 <JPEG_StoreOutputData+0x118>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 8005f1e:	00eb      	lsls	r3, r5, #3
 8005f20:	fa26 f303 	lsr.w	r3, r6, r3
 8005f24:	69e1      	ldr	r1, [r4, #28]
 8005f26:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005f28:	548b      	strb	r3, [r1, r2]
        hjpeg->JpegOutCount++;
 8005f2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f2c:	3301      	adds	r3, #1
 8005f2e:	6263      	str	r3, [r4, #36]	; 0x24
      for (index = nbBytes; index < 4UL; index++)
 8005f30:	3501      	adds	r5, #1
 8005f32:	2d03      	cmp	r5, #3
 8005f34:	d9f3      	bls.n	8005f1e <JPEG_StoreOutputData+0x104>
 8005f36:	e7be      	b.n	8005eb6 <JPEG_StoreOutputData+0x9c>

08005f38 <JPEG_Process>:
{
 8005f38:	b538      	push	{r3, r4, r5, lr}
 8005f3a:	4604      	mov	r4, r0
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8005f3c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8005f3e:	f003 0303 	and.w	r3, r3, #3
 8005f42:	2b02      	cmp	r3, #2
 8005f44:	d021      	beq.n	8005f8a <JPEG_Process+0x52>
  if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL)
 8005f46:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005f48:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8005f4c:	d108      	bne.n	8005f60 <JPEG_Process+0x28>
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_IFTF) != 0UL)
 8005f4e:	6823      	ldr	r3, [r4, #0]
 8005f50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f52:	f012 0f02 	tst.w	r2, #2
 8005f56:	d132      	bne.n	8005fbe <JPEG_Process+0x86>
    else if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_IFNFF) != 0UL)
 8005f58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f5a:	f013 0f04 	tst.w	r3, #4
 8005f5e:	d133      	bne.n	8005fc8 <JPEG_Process+0x90>
  if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8005f60:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005f62:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8005f66:	d108      	bne.n	8005f7a <JPEG_Process+0x42>
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFTF) != 0UL)
 8005f68:	6823      	ldr	r3, [r4, #0]
 8005f6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f6c:	f012 0f08 	tst.w	r2, #8
 8005f70:	d12f      	bne.n	8005fd2 <JPEG_Process+0x9a>
    else if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 8005f72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f74:	f013 0f10 	tst.w	r3, #16
 8005f78:	d130      	bne.n	8005fdc <JPEG_Process+0xa4>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8005f7a:	6822      	ldr	r2, [r4, #0]
 8005f7c:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8005f7e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005f82:	2b20      	cmp	r3, #32
 8005f84:	d02f      	beq.n	8005fe6 <JPEG_Process+0xae>
  return JPEG_PROCESS_ONGOING;
 8005f86:	2000      	movs	r0, #0
}
 8005f88:	bd38      	pop	{r3, r4, r5, pc}
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 8005f8a:	6803      	ldr	r3, [r0, #0]
 8005f8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f8e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005f92:	d0d8      	beq.n	8005f46 <JPEG_Process+0xe>
      (void) HAL_JPEG_GetInfo(hjpeg, &hjpeg->Conf);
 8005f94:	1d05      	adds	r5, r0, #4
 8005f96:	4629      	mov	r1, r5
 8005f98:	f7ff fde8 	bl	8005b6c <HAL_JPEG_GetInfo>
      hjpeg->Conf.ImageQuality = 0;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	6163      	str	r3, [r4, #20]
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 8005fa0:	4629      	mov	r1, r5
 8005fa2:	4620      	mov	r0, r4
 8005fa4:	f004 ff70 	bl	800ae88 <HAL_JPEG_InfoReadyCallback>
      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_IT_HPD);
 8005fa8:	6822      	ldr	r2, [r4, #0]
 8005faa:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005fac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fb0:	6313      	str	r3, [r2, #48]	; 0x30
      __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_HPDF);
 8005fb2:	6822      	ldr	r2, [r4, #0]
 8005fb4:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8005fb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fba:	6393      	str	r3, [r2, #56]	; 0x38
 8005fbc:	e7c3      	b.n	8005f46 <JPEG_Process+0xe>
      JPEG_ReadInputData(hjpeg, JPEG_FIFO_TH_SIZE);
 8005fbe:	2104      	movs	r1, #4
 8005fc0:	4620      	mov	r0, r4
 8005fc2:	f7ff febc 	bl	8005d3e <JPEG_ReadInputData>
 8005fc6:	e7cb      	b.n	8005f60 <JPEG_Process+0x28>
      JPEG_ReadInputData(hjpeg, 1);
 8005fc8:	2101      	movs	r1, #1
 8005fca:	4620      	mov	r0, r4
 8005fcc:	f7ff feb7 	bl	8005d3e <JPEG_ReadInputData>
 8005fd0:	e7c6      	b.n	8005f60 <JPEG_Process+0x28>
      JPEG_StoreOutputData(hjpeg, JPEG_FIFO_TH_SIZE);
 8005fd2:	2104      	movs	r1, #4
 8005fd4:	4620      	mov	r0, r4
 8005fd6:	f7ff ff20 	bl	8005e1a <JPEG_StoreOutputData>
 8005fda:	e7ce      	b.n	8005f7a <JPEG_Process+0x42>
      JPEG_StoreOutputData(hjpeg, 1);
 8005fdc:	2101      	movs	r1, #1
 8005fde:	4620      	mov	r0, r4
 8005fe0:	f7ff ff1b 	bl	8005e1a <JPEG_StoreOutputData>
 8005fe4:	e7c9      	b.n	8005f7a <JPEG_Process+0x42>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8005fe6:	6813      	ldr	r3, [r2, #0]
 8005fe8:	f023 0301 	bic.w	r3, r3, #1
 8005fec:	6013      	str	r3, [r2, #0]
    if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 8005fee:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005ff0:	f003 030c 	and.w	r3, r3, #12
 8005ff4:	2b08      	cmp	r3, #8
 8005ff6:	d01a      	beq.n	800602e <JPEG_Process+0xf6>
    __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 8005ff8:	6822      	ldr	r2, [r4, #0]
 8005ffa:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8005ffc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006000:	6393      	str	r3, [r2, #56]	; 0x38
    if (hjpeg->JpegOutCount > 0UL)
 8006002:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006004:	b9cb      	cbnz	r3, 800603a <JPEG_Process+0x102>
    tmpContext = hjpeg->Context;
 8006006:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8006008:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800600a:	f402 4282 	and.w	r2, r2, #16640	; 0x4100
 800600e:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hjpeg);
 8006010:	2200      	movs	r2, #0
 8006012:	f884 204c 	strb.w	r2, [r4, #76]	; 0x4c
    hjpeg->State = HAL_JPEG_STATE_READY;
 8006016:	2201      	movs	r2, #1
 8006018:	f884 204d 	strb.w	r2, [r4, #77]	; 0x4d
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800601c:	f003 0303 	and.w	r3, r3, #3
 8006020:	2b02      	cmp	r3, #2
 8006022:	d012      	beq.n	800604a <JPEG_Process+0x112>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 8006024:	4620      	mov	r0, r4
 8006026:	f7ff fe89 	bl	8005d3c <HAL_JPEG_EncodeCpltCallback>
    return JPEG_PROCESS_DONE;
 800602a:	2001      	movs	r0, #1
 800602c:	e7ac      	b.n	8005f88 <JPEG_Process+0x50>
      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 800602e:	6822      	ldr	r2, [r4, #0]
 8006030:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006032:	f023 037e 	bic.w	r3, r3, #126	; 0x7e
 8006036:	6313      	str	r3, [r2, #48]	; 0x30
 8006038:	e7de      	b.n	8005ff8 <JPEG_Process+0xc0>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800603a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800603c:	69e1      	ldr	r1, [r4, #28]
 800603e:	4620      	mov	r0, r4
 8006040:	f004 ff10 	bl	800ae64 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 8006044:	2300      	movs	r3, #0
 8006046:	6263      	str	r3, [r4, #36]	; 0x24
 8006048:	e7dd      	b.n	8006006 <JPEG_Process+0xce>
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 800604a:	4620      	mov	r0, r4
 800604c:	f004 ff16 	bl	800ae7c <HAL_JPEG_DecodeCpltCallback>
 8006050:	e7eb      	b.n	800602a <JPEG_Process+0xf2>

08006052 <JPEG_DMA_PollResidualData>:
{
 8006052:	b538      	push	{r3, r4, r5, lr}
 8006054:	4604      	mov	r4, r0
  for (count = JPEG_FIFO_SIZE; count > 0UL; count--)
 8006056:	2510      	movs	r5, #16
 8006058:	e007      	b.n	800606a <JPEG_DMA_PollResidualData+0x18>
          HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800605a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800605c:	69e1      	ldr	r1, [r4, #28]
 800605e:	4620      	mov	r0, r4
 8006060:	f004 ff00 	bl	800ae64 <HAL_JPEG_DataReadyCallback>
          hjpeg->JpegOutCount = 0;
 8006064:	2300      	movs	r3, #0
 8006066:	6263      	str	r3, [r4, #36]	; 0x24
  for (count = JPEG_FIFO_SIZE; count > 0UL; count--)
 8006068:	3d01      	subs	r5, #1
 800606a:	b32d      	cbz	r5, 80060b8 <JPEG_DMA_PollResidualData+0x66>
    if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 800606c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800606e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8006072:	d1f9      	bne.n	8006068 <JPEG_DMA_PollResidualData+0x16>
      if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 8006074:	6823      	ldr	r3, [r4, #0]
 8006076:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006078:	f012 0f10 	tst.w	r2, #16
 800607c:	d0f4      	beq.n	8006068 <JPEG_DMA_PollResidualData+0x16>
        dataOut = hjpeg->Instance->DOR;
 800607e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataOut & 0x000000FFUL);
 8006080:	69e1      	ldr	r1, [r4, #28]
 8006082:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006084:	548b      	strb	r3, [r1, r2]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataOut & 0x0000FF00UL) >> 8);
 8006086:	69e1      	ldr	r1, [r4, #28]
 8006088:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800608a:	3201      	adds	r2, #1
 800608c:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8006090:	5488      	strb	r0, [r1, r2]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataOut & 0x00FF0000UL) >> 16);
 8006092:	69e1      	ldr	r1, [r4, #28]
 8006094:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006096:	3202      	adds	r2, #2
 8006098:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800609c:	5488      	strb	r0, [r1, r2]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataOut & 0xFF000000UL) >> 24);
 800609e:	69e1      	ldr	r1, [r4, #28]
 80060a0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80060a2:	3203      	adds	r2, #3
 80060a4:	0e1b      	lsrs	r3, r3, #24
 80060a6:	548b      	strb	r3, [r1, r2]
        hjpeg->JpegOutCount += 4UL;
 80060a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060aa:	3304      	adds	r3, #4
 80060ac:	6263      	str	r3, [r4, #36]	; 0x24
        if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 80060ae:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80060b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d1d8      	bne.n	8006068 <JPEG_DMA_PollResidualData+0x16>
 80060b6:	e7d0      	b.n	800605a <JPEG_DMA_PollResidualData+0x8>
  tmpContext = hjpeg->Context;
 80060b8:	6d61      	ldr	r1, [r4, #84]	; 0x54
  if ((__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL) || ((tmpContext & JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL))
 80060ba:	6823      	ldr	r3, [r4, #0]
 80060bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060be:	f012 0f10 	tst.w	r2, #16
 80060c2:	d002      	beq.n	80060ca <JPEG_DMA_PollResidualData+0x78>
 80060c4:	f411 5f00 	tst.w	r1, #8192	; 0x2000
 80060c8:	d117      	bne.n	80060fa <JPEG_DMA_PollResidualData+0xa8>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	f022 0201 	bic.w	r2, r2, #1
 80060d0:	601a      	str	r2, [r3, #0]
    if (hjpeg->JpegOutCount > 0UL)
 80060d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060d4:	b993      	cbnz	r3, 80060fc <JPEG_DMA_PollResidualData+0xaa>
    tmpContext = hjpeg->Context;
 80060d6:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 80060d8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80060da:	f402 4282 	and.w	r2, r2, #16640	; 0x4100
 80060de:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hjpeg);
 80060e0:	2200      	movs	r2, #0
 80060e2:	f884 204c 	strb.w	r2, [r4, #76]	; 0x4c
    hjpeg->State = HAL_JPEG_STATE_READY;
 80060e6:	2201      	movs	r2, #1
 80060e8:	f884 204d 	strb.w	r2, [r4, #77]	; 0x4d
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 80060ec:	f003 0303 	and.w	r3, r3, #3
 80060f0:	2b02      	cmp	r3, #2
 80060f2:	d00b      	beq.n	800610c <JPEG_DMA_PollResidualData+0xba>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 80060f4:	4620      	mov	r0, r4
 80060f6:	f7ff fe21 	bl	8005d3c <HAL_JPEG_EncodeCpltCallback>
}
 80060fa:	bd38      	pop	{r3, r4, r5, pc}
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 80060fc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80060fe:	69e1      	ldr	r1, [r4, #28]
 8006100:	4620      	mov	r0, r4
 8006102:	f004 feaf 	bl	800ae64 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 8006106:	2300      	movs	r3, #0
 8006108:	6263      	str	r3, [r4, #36]	; 0x24
 800610a:	e7e4      	b.n	80060d6 <JPEG_DMA_PollResidualData+0x84>
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 800610c:	4620      	mov	r0, r4
 800610e:	f004 feb5 	bl	800ae7c <HAL_JPEG_DecodeCpltCallback>
 8006112:	e7f2      	b.n	80060fa <JPEG_DMA_PollResidualData+0xa8>

08006114 <JPEG_DMA_EndProcess>:
{
 8006114:	b510      	push	{r4, lr}
 8006116:	4604      	mov	r4, r0
  hjpeg->JpegOutCount = hjpeg->OutDataLength - ((hjpeg->hdmaout->Instance->NDTR & DMA_SxNDT) << 2);
 8006118:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800611a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	6859      	ldr	r1, [r3, #4]
 8006120:	4b21      	ldr	r3, [pc, #132]	; (80061a8 <JPEG_DMA_EndProcess+0x94>)
 8006122:	ea03 0381 	and.w	r3, r3, r1, lsl #2
 8006126:	1ad3      	subs	r3, r2, r3
 8006128:	6243      	str	r3, [r0, #36]	; 0x24
  if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 800612a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800612c:	429a      	cmp	r2, r3
 800612e:	d01e      	beq.n	800616e <JPEG_DMA_EndProcess+0x5a>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL)
 8006130:	6823      	ldr	r3, [r4, #0]
 8006132:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006134:	f013 0f10 	tst.w	r3, #16
 8006138:	d12c      	bne.n	8006194 <JPEG_DMA_EndProcess+0x80>
    if (hjpeg->JpegOutCount > 0UL)
 800613a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800613c:	b9f3      	cbnz	r3, 800617c <JPEG_DMA_EndProcess+0x68>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800613e:	6822      	ldr	r2, [r4, #0]
 8006140:	6813      	ldr	r3, [r2, #0]
 8006142:	f023 0301 	bic.w	r3, r3, #1
 8006146:	6013      	str	r3, [r2, #0]
    tmpContext = hjpeg->Context;
 8006148:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 800614a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800614c:	f402 4282 	and.w	r2, r2, #16640	; 0x4100
 8006150:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hjpeg);
 8006152:	2200      	movs	r2, #0
 8006154:	f884 204c 	strb.w	r2, [r4, #76]	; 0x4c
    hjpeg->State = HAL_JPEG_STATE_READY;
 8006158:	2201      	movs	r2, #1
 800615a:	f884 204d 	strb.w	r2, [r4, #77]	; 0x4d
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800615e:	f003 0303 	and.w	r3, r3, #3
 8006162:	2b02      	cmp	r3, #2
 8006164:	d012      	beq.n	800618c <JPEG_DMA_EndProcess+0x78>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 8006166:	4620      	mov	r0, r4
 8006168:	f7ff fde8 	bl	8005d3c <HAL_JPEG_EncodeCpltCallback>
 800616c:	e016      	b.n	800619c <JPEG_DMA_EndProcess+0x88>
    HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800616e:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8006170:	69c1      	ldr	r1, [r0, #28]
 8006172:	f004 fe77 	bl	800ae64 <HAL_JPEG_DataReadyCallback>
    hjpeg->JpegOutCount = 0;
 8006176:	2300      	movs	r3, #0
 8006178:	6263      	str	r3, [r4, #36]	; 0x24
 800617a:	e7d9      	b.n	8006130 <JPEG_DMA_EndProcess+0x1c>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800617c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800617e:	69e1      	ldr	r1, [r4, #28]
 8006180:	4620      	mov	r0, r4
 8006182:	f004 fe6f 	bl	800ae64 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 8006186:	2300      	movs	r3, #0
 8006188:	6263      	str	r3, [r4, #36]	; 0x24
 800618a:	e7d8      	b.n	800613e <JPEG_DMA_EndProcess+0x2a>
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 800618c:	4620      	mov	r0, r4
 800618e:	f004 fe75 	bl	800ae7c <HAL_JPEG_DecodeCpltCallback>
 8006192:	e003      	b.n	800619c <JPEG_DMA_EndProcess+0x88>
  else if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8006194:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006196:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800619a:	d000      	beq.n	800619e <JPEG_DMA_EndProcess+0x8a>
}
 800619c:	bd10      	pop	{r4, pc}
    JPEG_DMA_PollResidualData(hjpeg);
 800619e:	4620      	mov	r0, r4
 80061a0:	f7ff ff57 	bl	8006052 <JPEG_DMA_PollResidualData>
}
 80061a4:	e7fa      	b.n	800619c <JPEG_DMA_EndProcess+0x88>
 80061a6:	bf00      	nop
 80061a8:	0003fffc 	.word	0x0003fffc

080061ac <JPEG_DMA_ContinueProcess>:
{
 80061ac:	b538      	push	{r3, r4, r5, lr}
 80061ae:	4604      	mov	r4, r0
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 80061b0:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80061b2:	f003 0303 	and.w	r3, r3, #3
 80061b6:	2b02      	cmp	r3, #2
 80061b8:	d02b      	beq.n	8006212 <JPEG_DMA_ContinueProcess+0x66>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF) != 0UL)
 80061ba:	6823      	ldr	r3, [r4, #0]
 80061bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061be:	f012 0f20 	tst.w	r2, #32
 80061c2:	d025      	beq.n	8006210 <JPEG_DMA_ContinueProcess+0x64>
    JPEG_DISABLE_DMA(hjpeg, JPEG_DMA_ODMA | JPEG_DMA_IDMA);
 80061c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80061c6:	f422 52c0 	bic.w	r2, r2, #6144	; 0x1800
 80061ca:	631a      	str	r2, [r3, #48]	; 0x30
    hjpeg->Context |= JPEG_CONTEXT_ENDING_DMA;
 80061cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80061ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061d2:	6563      	str	r3, [r4, #84]	; 0x54
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 80061d4:	6822      	ldr	r2, [r4, #0]
 80061d6:	6813      	ldr	r3, [r2, #0]
 80061d8:	f023 0301 	bic.w	r3, r3, #1
 80061dc:	6013      	str	r3, [r2, #0]
    __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80061de:	6822      	ldr	r2, [r4, #0]
 80061e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80061e2:	f023 037e 	bic.w	r3, r3, #126	; 0x7e
 80061e6:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 80061e8:	6822      	ldr	r2, [r4, #0]
 80061ea:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80061ec:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80061f0:	6393      	str	r3, [r2, #56]	; 0x38
    if (hjpeg->hdmain->State == HAL_DMA_STATE_BUSY)
 80061f2:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80061f4:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b02      	cmp	r3, #2
 80061fc:	d023      	beq.n	8006246 <JPEG_DMA_ContinueProcess+0x9a>
    if (hjpeg->hdmaout->State == HAL_DMA_STATE_BUSY)
 80061fe:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8006200:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8006204:	b2db      	uxtb	r3, r3
 8006206:	2b02      	cmp	r3, #2
 8006208:	d020      	beq.n	800624c <JPEG_DMA_ContinueProcess+0xa0>
      JPEG_DMA_EndProcess(hjpeg);
 800620a:	4620      	mov	r0, r4
 800620c:	f7ff ff82 	bl	8006114 <JPEG_DMA_EndProcess>
}
 8006210:	bd38      	pop	{r3, r4, r5, pc}
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 8006212:	6803      	ldr	r3, [r0, #0]
 8006214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006216:	f013 0f40 	tst.w	r3, #64	; 0x40
 800621a:	d0ce      	beq.n	80061ba <JPEG_DMA_ContinueProcess+0xe>
      (void) HAL_JPEG_GetInfo(hjpeg, &hjpeg->Conf);
 800621c:	1d05      	adds	r5, r0, #4
 800621e:	4629      	mov	r1, r5
 8006220:	f7ff fca4 	bl	8005b6c <HAL_JPEG_GetInfo>
      hjpeg->Conf.ImageQuality = 0;
 8006224:	2300      	movs	r3, #0
 8006226:	6163      	str	r3, [r4, #20]
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 8006228:	4629      	mov	r1, r5
 800622a:	4620      	mov	r0, r4
 800622c:	f004 fe2c 	bl	800ae88 <HAL_JPEG_InfoReadyCallback>
      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_IT_HPD);
 8006230:	6822      	ldr	r2, [r4, #0]
 8006232:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006234:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006238:	6313      	str	r3, [r2, #48]	; 0x30
      __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_HPDF);
 800623a:	6822      	ldr	r2, [r4, #0]
 800623c:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800623e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006242:	6393      	str	r3, [r2, #56]	; 0x38
 8006244:	e7b9      	b.n	80061ba <JPEG_DMA_ContinueProcess+0xe>
      (void) HAL_DMA_Abort_IT(hjpeg->hdmain);
 8006246:	f7fd fea6 	bl	8003f96 <HAL_DMA_Abort_IT>
 800624a:	e7d8      	b.n	80061fe <JPEG_DMA_ContinueProcess+0x52>
      (void) HAL_DMA_Abort_IT(hjpeg->hdmaout);
 800624c:	f7fd fea3 	bl	8003f96 <HAL_DMA_Abort_IT>
 8006250:	e7de      	b.n	8006210 <JPEG_DMA_ContinueProcess+0x64>

08006252 <HAL_JPEG_IRQHandler>:
{
 8006252:	b508      	push	{r3, lr}
  switch (hjpeg->State)
 8006254:	f890 304d 	ldrb.w	r3, [r0, #77]	; 0x4d
 8006258:	3b03      	subs	r3, #3
 800625a:	2b01      	cmp	r3, #1
 800625c:	d900      	bls.n	8006260 <HAL_JPEG_IRQHandler+0xe>
}
 800625e:	bd08      	pop	{r3, pc}
      if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 8006260:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8006262:	f003 030c 	and.w	r3, r3, #12
 8006266:	2b08      	cmp	r3, #8
 8006268:	d007      	beq.n	800627a <HAL_JPEG_IRQHandler+0x28>
      else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 800626a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800626c:	f003 030c 	and.w	r3, r3, #12
 8006270:	2b0c      	cmp	r3, #12
 8006272:	d1f4      	bne.n	800625e <HAL_JPEG_IRQHandler+0xc>
        JPEG_DMA_ContinueProcess(hjpeg);
 8006274:	f7ff ff9a 	bl	80061ac <JPEG_DMA_ContinueProcess>
}
 8006278:	e7f1      	b.n	800625e <HAL_JPEG_IRQHandler+0xc>
        (void) JPEG_Process(hjpeg);
 800627a:	f7ff fe5d 	bl	8005f38 <JPEG_Process>
 800627e:	e7ee      	b.n	800625e <HAL_JPEG_IRQHandler+0xc>

08006280 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006280:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006282:	684e      	ldr	r6, [r1, #4]
 8006284:	6805      	ldr	r5, [r0, #0]
 8006286:	68eb      	ldr	r3, [r5, #12]
 8006288:	f3c3 430b 	ubfx	r3, r3, #16, #12
 800628c:	441e      	add	r6, r3
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800628e:	01d4      	lsls	r4, r2, #7
 8006290:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
 8006294:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8006298:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800629c:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80062a0:	680b      	ldr	r3, [r1, #0]
 80062a2:	6805      	ldr	r5, [r0, #0]
 80062a4:	68ef      	ldr	r7, [r5, #12]
 80062a6:	f3c7 470b 	ubfx	r7, r7, #16, #12
 80062aa:	443b      	add	r3, r7
 80062ac:	3301      	adds	r3, #1
 80062ae:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
 80062b2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80062b6:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80062ba:	68ce      	ldr	r6, [r1, #12]
 80062bc:	6805      	ldr	r5, [r0, #0]
 80062be:	68eb      	ldr	r3, [r5, #12]
 80062c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80062c4:	441e      	add	r6, r3
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80062c6:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
 80062ca:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 80062ce:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80062d2:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80062d6:	688b      	ldr	r3, [r1, #8]
 80062d8:	6805      	ldr	r5, [r0, #0]
 80062da:	68ef      	ldr	r7, [r5, #12]
 80062dc:	f3c7 070a 	ubfx	r7, r7, #0, #11
 80062e0:	443b      	add	r3, r7
 80062e2:	3301      	adds	r3, #1
 80062e4:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
 80062e8:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80062ec:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80062f0:	6803      	ldr	r3, [r0, #0]
 80062f2:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80062f6:	f8d3 5094 	ldr.w	r5, [r3, #148]	; 0x94
 80062fa:	f025 0507 	bic.w	r5, r5, #7
 80062fe:	f8c3 5094 	str.w	r5, [r3, #148]	; 0x94
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006302:	6803      	ldr	r3, [r0, #0]
 8006304:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8006308:	690d      	ldr	r5, [r1, #16]
 800630a:	f8c3 5094 	str.w	r5, [r3, #148]	; 0x94

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800630e:	f891 e031 	ldrb.w	lr, [r1, #49]	; 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006312:	f891 c032 	ldrb.w	ip, [r1, #50]	; 0x32
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006316:	698f      	ldr	r7, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8006318:	6806      	ldr	r6, [r0, #0]
 800631a:	eb06 16c2 	add.w	r6, r6, r2, lsl #7
 800631e:	f8d6 309c 	ldr.w	r3, [r6, #156]	; 0x9c
 8006322:	2500      	movs	r5, #0
 8006324:	f8c6 509c 	str.w	r5, [r6, #156]	; 0x9c
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006328:	f891 3030 	ldrb.w	r3, [r1, #48]	; 0x30
 800632c:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
 8006330:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 8006334:	6806      	ldr	r6, [r0, #0]
 8006336:	eb06 16c2 	add.w	r6, r6, r2, lsl #7
 800633a:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
 800633e:	f8c6 309c 	str.w	r3, [r6, #156]	; 0x9c

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006342:	6803      	ldr	r3, [r0, #0]
 8006344:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8006348:	f8d3 6098 	ldr.w	r6, [r3, #152]	; 0x98
 800634c:	f026 06ff 	bic.w	r6, r6, #255	; 0xff
 8006350:	f8c3 6098 	str.w	r6, [r3, #152]	; 0x98
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006354:	6803      	ldr	r3, [r0, #0]
 8006356:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800635a:	694e      	ldr	r6, [r1, #20]
 800635c:	f8c3 6098 	str.w	r6, [r3, #152]	; 0x98

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006360:	6803      	ldr	r3, [r0, #0]
 8006362:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8006366:	f8d3 70a0 	ldr.w	r7, [r3, #160]	; 0xa0
 800636a:	4e2e      	ldr	r6, [pc, #184]	; (8006424 <LTDC_SetConfig+0x1a4>)
 800636c:	403e      	ands	r6, r7
 800636e:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006372:	69ce      	ldr	r6, [r1, #28]
 8006374:	6a0f      	ldr	r7, [r1, #32]
 8006376:	6803      	ldr	r3, [r0, #0]
 8006378:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800637c:	433e      	orrs	r6, r7
 800637e:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006382:	6803      	ldr	r3, [r0, #0]
 8006384:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8006388:	f8d3 60ac 	ldr.w	r6, [r3, #172]	; 0xac
 800638c:	f8c3 50ac 	str.w	r5, [r3, #172]	; 0xac
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006390:	6803      	ldr	r3, [r0, #0]
 8006392:	eb03 12c2 	add.w	r2, r3, r2, lsl #7
 8006396:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8006398:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800639c:	690b      	ldr	r3, [r1, #16]
 800639e:	b16b      	cbz	r3, 80063bc <LTDC_SetConfig+0x13c>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d039      	beq.n	8006418 <LTDC_SetConfig+0x198>
  {
    tmp = 3U;
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	bf18      	it	ne
 80063a8:	2b04      	cmpne	r3, #4
 80063aa:	d037      	beq.n	800641c <LTDC_SetConfig+0x19c>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80063ac:	2b03      	cmp	r3, #3
 80063ae:	d037      	beq.n	8006420 <LTDC_SetConfig+0x1a0>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80063b0:	2b07      	cmp	r3, #7
 80063b2:	d001      	beq.n	80063b8 <LTDC_SetConfig+0x138>
  {
    tmp = 2U;
  }
  else
  {
    tmp = 1U;
 80063b4:	2301      	movs	r3, #1
 80063b6:	e002      	b.n	80063be <LTDC_SetConfig+0x13e>
    tmp = 2U;
 80063b8:	2302      	movs	r3, #2
 80063ba:	e000      	b.n	80063be <LTDC_SetConfig+0x13e>
    tmp = 4U;
 80063bc:	2304      	movs	r3, #4
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80063be:	6802      	ldr	r2, [r0, #0]
 80063c0:	4422      	add	r2, r4
 80063c2:	f8d2 50b0 	ldr.w	r5, [r2, #176]	; 0xb0
 80063c6:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
 80063ca:	f8c2 50b0 	str.w	r5, [r2, #176]	; 0xb0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80063ce:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 80063d0:	fb03 f502 	mul.w	r5, r3, r2
 80063d4:	684a      	ldr	r2, [r1, #4]
 80063d6:	680e      	ldr	r6, [r1, #0]
 80063d8:	1b92      	subs	r2, r2, r6
 80063da:	fb03 f302 	mul.w	r3, r3, r2
 80063de:	3303      	adds	r3, #3
 80063e0:	6802      	ldr	r2, [r0, #0]
 80063e2:	4422      	add	r2, r4
 80063e4:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 80063e8:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80063ec:	6803      	ldr	r3, [r0, #0]
 80063ee:	4423      	add	r3, r4
 80063f0:	f8d3 50b4 	ldr.w	r5, [r3, #180]	; 0xb4
 80063f4:	4a0c      	ldr	r2, [pc, #48]	; (8006428 <LTDC_SetConfig+0x1a8>)
 80063f6:	402a      	ands	r2, r5
 80063f8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80063fc:	6803      	ldr	r3, [r0, #0]
 80063fe:	4423      	add	r3, r4
 8006400:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8006402:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8006406:	6803      	ldr	r3, [r0, #0]
 8006408:	441c      	add	r4, r3
 800640a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800640e:	f043 0301 	orr.w	r3, r3, #1
 8006412:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
}
 8006416:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmp = 3U;
 8006418:	2303      	movs	r3, #3
 800641a:	e7d0      	b.n	80063be <LTDC_SetConfig+0x13e>
    tmp = 2U;
 800641c:	2302      	movs	r3, #2
 800641e:	e7ce      	b.n	80063be <LTDC_SetConfig+0x13e>
 8006420:	2302      	movs	r3, #2
 8006422:	e7cc      	b.n	80063be <LTDC_SetConfig+0x13e>
 8006424:	fffff8f8 	.word	0xfffff8f8
 8006428:	fffff800 	.word	0xfffff800

0800642c <HAL_LTDC_MspInit>:
}
 800642c:	4770      	bx	lr
	...

08006430 <HAL_LTDC_Init>:
  if (hltdc == NULL)
 8006430:	2800      	cmp	r0, #0
 8006432:	d072      	beq.n	800651a <HAL_LTDC_Init+0xea>
{
 8006434:	b538      	push	{r3, r4, r5, lr}
 8006436:	4604      	mov	r4, r0
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006438:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 800643c:	2b00      	cmp	r3, #0
 800643e:	d067      	beq.n	8006510 <HAL_LTDC_Init+0xe0>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006440:	2302      	movs	r3, #2
 8006442:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006446:	6822      	ldr	r2, [r4, #0]
 8006448:	6993      	ldr	r3, [r2, #24]
 800644a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800644e:	6193      	str	r3, [r2, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006450:	6821      	ldr	r1, [r4, #0]
 8006452:	698a      	ldr	r2, [r1, #24]
 8006454:	6863      	ldr	r3, [r4, #4]
 8006456:	68a0      	ldr	r0, [r4, #8]
 8006458:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800645a:	68e0      	ldr	r0, [r4, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800645c:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800645e:	6920      	ldr	r0, [r4, #16]
 8006460:	4303      	orrs	r3, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006462:	4313      	orrs	r3, r2
 8006464:	618b      	str	r3, [r1, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006466:	6821      	ldr	r1, [r4, #0]
 8006468:	688a      	ldr	r2, [r1, #8]
 800646a:	4b2d      	ldr	r3, [pc, #180]	; (8006520 <HAL_LTDC_Init+0xf0>)
 800646c:	401a      	ands	r2, r3
 800646e:	608a      	str	r2, [r1, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006470:	6965      	ldr	r5, [r4, #20]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8006472:	6820      	ldr	r0, [r4, #0]
 8006474:	6882      	ldr	r2, [r0, #8]
 8006476:	69a1      	ldr	r1, [r4, #24]
 8006478:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800647c:	430a      	orrs	r2, r1
 800647e:	6082      	str	r2, [r0, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006480:	6821      	ldr	r1, [r4, #0]
 8006482:	68ca      	ldr	r2, [r1, #12]
 8006484:	401a      	ands	r2, r3
 8006486:	60ca      	str	r2, [r1, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006488:	69e5      	ldr	r5, [r4, #28]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800648a:	6820      	ldr	r0, [r4, #0]
 800648c:	68c2      	ldr	r2, [r0, #12]
 800648e:	6a21      	ldr	r1, [r4, #32]
 8006490:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8006494:	430a      	orrs	r2, r1
 8006496:	60c2      	str	r2, [r0, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006498:	6821      	ldr	r1, [r4, #0]
 800649a:	690a      	ldr	r2, [r1, #16]
 800649c:	401a      	ands	r2, r3
 800649e:	610a      	str	r2, [r1, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80064a0:	6a65      	ldr	r5, [r4, #36]	; 0x24
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80064a2:	6820      	ldr	r0, [r4, #0]
 80064a4:	6902      	ldr	r2, [r0, #16]
 80064a6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80064a8:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80064ac:	430a      	orrs	r2, r1
 80064ae:	6102      	str	r2, [r0, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80064b0:	6821      	ldr	r1, [r4, #0]
 80064b2:	694a      	ldr	r2, [r1, #20]
 80064b4:	4013      	ands	r3, r2
 80064b6:	614b      	str	r3, [r1, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80064b8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80064ba:	6821      	ldr	r1, [r4, #0]
 80064bc:	694b      	ldr	r3, [r1, #20]
 80064be:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80064c0:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80064c4:	4313      	orrs	r3, r2
 80064c6:	614b      	str	r3, [r1, #20]
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80064c8:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80064cc:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 80064d0:	041b      	lsls	r3, r3, #16
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80064d2:	6821      	ldr	r1, [r4, #0]
 80064d4:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80064d6:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80064da:	62ca      	str	r2, [r1, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80064dc:	6821      	ldr	r1, [r4, #0]
 80064de:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80064e0:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80064e4:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 80064e8:	4303      	orrs	r3, r0
 80064ea:	4313      	orrs	r3, r2
 80064ec:	62cb      	str	r3, [r1, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80064ee:	6822      	ldr	r2, [r4, #0]
 80064f0:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80064f2:	f043 0306 	orr.w	r3, r3, #6
 80064f6:	6353      	str	r3, [r2, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 80064f8:	6822      	ldr	r2, [r4, #0]
 80064fa:	6993      	ldr	r3, [r2, #24]
 80064fc:	f043 0301 	orr.w	r3, r3, #1
 8006500:	6193      	str	r3, [r2, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006502:	2000      	movs	r0, #0
 8006504:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 8006508:	2301      	movs	r3, #1
 800650a:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
}
 800650e:	bd38      	pop	{r3, r4, r5, pc}
    hltdc->Lock = HAL_UNLOCKED;
 8006510:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 8006514:	f7ff ff8a 	bl	800642c <HAL_LTDC_MspInit>
 8006518:	e792      	b.n	8006440 <HAL_LTDC_Init+0x10>
    return HAL_ERROR;
 800651a:	2001      	movs	r0, #1
}
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop
 8006520:	f000f800 	.word	0xf000f800

08006524 <HAL_LTDC_ConfigLayer>:
  __HAL_LOCK(hltdc);
 8006524:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8006528:	2b01      	cmp	r3, #1
 800652a:	d027      	beq.n	800657c <HAL_LTDC_ConfigLayer+0x58>
{
 800652c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006530:	4606      	mov	r6, r0
 8006532:	460f      	mov	r7, r1
 8006534:	4694      	mov	ip, r2
  __HAL_LOCK(hltdc);
 8006536:	f04f 0801 	mov.w	r8, #1
 800653a:	f880 80a0 	strb.w	r8, [r0, #160]	; 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800653e:	2302      	movs	r3, #2
 8006540:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006544:	2434      	movs	r4, #52	; 0x34
 8006546:	fb04 0402 	mla	r4, r4, r2, r0
 800654a:	3438      	adds	r4, #56	; 0x38
 800654c:	460d      	mov	r5, r1
 800654e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006550:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006552:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006554:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006556:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006558:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800655a:	682b      	ldr	r3, [r5, #0]
 800655c:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800655e:	4662      	mov	r2, ip
 8006560:	4639      	mov	r1, r7
 8006562:	4630      	mov	r0, r6
 8006564:	f7ff fe8c 	bl	8006280 <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006568:	6833      	ldr	r3, [r6, #0]
 800656a:	f8c3 8024 	str.w	r8, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 800656e:	f886 80a1 	strb.w	r8, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8006572:	2000      	movs	r0, #0
 8006574:	f886 00a0 	strb.w	r0, [r6, #160]	; 0xa0
}
 8006578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hltdc);
 800657c:	2002      	movs	r0, #2
}
 800657e:	4770      	bx	lr

08006580 <HAL_LTDCEx_StructInitFromVideoConfig>:

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 8006580:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8006582:	b10b      	cbz	r3, 8006588 <HAL_LTDCEx_StructInitFromVideoConfig+0x8>
 8006584:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8006588:	60c3      	str	r3, [r0, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 800658a:	6a0b      	ldr	r3, [r1, #32]
 800658c:	bb0b      	cbnz	r3, 80065d2 <HAL_LTDCEx_StructInitFromVideoConfig+0x52>
 800658e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006592:	6083      	str	r3, [r0, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 8006594:	69cb      	ldr	r3, [r1, #28]
 8006596:	b9f3      	cbnz	r3, 80065d6 <HAL_LTDCEx_StructInitFromVideoConfig+0x56>
 8006598:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800659c:	6043      	str	r3, [r0, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 800659e:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80065a0:	3b01      	subs	r3, #1
 80065a2:	6183      	str	r3, [r0, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 80065a4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80065a6:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 80065a8:	4413      	add	r3, r2
 80065aa:	3b01      	subs	r3, #1
 80065ac:	6203      	str	r3, [r0, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1U;
 80065ae:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80065b0:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 80065b2:	4413      	add	r3, r2
 80065b4:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80065b6:	4413      	add	r3, r2
 80065b8:	3b01      	subs	r3, #1
 80065ba:	6283      	str	r3, [r0, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 80065bc:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80065be:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 80065c0:	4413      	add	r3, r2
 80065c2:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80065c4:	4413      	add	r3, r2
 80065c6:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 80065c8:	4413      	add	r3, r2
 80065ca:	3b01      	subs	r3, #1
 80065cc:	6303      	str	r3, [r0, #48]	; 0x30

  return HAL_OK;
}
 80065ce:	2000      	movs	r0, #0
 80065d0:	4770      	bx	lr
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 80065d2:	2300      	movs	r3, #0
 80065d4:	e7dd      	b.n	8006592 <HAL_LTDCEx_StructInitFromVideoConfig+0x12>
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 80065d6:	2300      	movs	r3, #0
 80065d8:	e7e0      	b.n	800659c <HAL_LTDCEx_StructInitFromVideoConfig+0x1c>
	...

080065dc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80065dc:	b510      	push	{r4, lr}
 80065de:	b082      	sub	sp, #8
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 80065e0:	4b1b      	ldr	r3, [pc, #108]	; (8006650 <HAL_PWREx_EnableOverDrive+0x74>)
 80065e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065e4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80065e8:	641a      	str	r2, [r3, #64]	; 0x40
 80065ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065f0:	9301      	str	r3, [sp, #4]
 80065f2:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80065f4:	4a17      	ldr	r2, [pc, #92]	; (8006654 <HAL_PWREx_EnableOverDrive+0x78>)
 80065f6:	6813      	ldr	r3, [r2, #0]
 80065f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065fc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80065fe:	f7fd fb07 	bl	8003c10 <HAL_GetTick>
 8006602:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006604:	4b13      	ldr	r3, [pc, #76]	; (8006654 <HAL_PWREx_EnableOverDrive+0x78>)
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800660c:	d108      	bne.n	8006620 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800660e:	f7fd faff 	bl	8003c10 <HAL_GetTick>
 8006612:	1b00      	subs	r0, r0, r4
 8006614:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8006618:	d9f4      	bls.n	8006604 <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 800661a:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 800661c:	b002      	add	sp, #8
 800661e:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006620:	4a0c      	ldr	r2, [pc, #48]	; (8006654 <HAL_PWREx_EnableOverDrive+0x78>)
 8006622:	6813      	ldr	r3, [r2, #0]
 8006624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006628:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 800662a:	f7fd faf1 	bl	8003c10 <HAL_GetTick>
 800662e:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006630:	4b08      	ldr	r3, [pc, #32]	; (8006654 <HAL_PWREx_EnableOverDrive+0x78>)
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006638:	d107      	bne.n	800664a <HAL_PWREx_EnableOverDrive+0x6e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800663a:	f7fd fae9 	bl	8003c10 <HAL_GetTick>
 800663e:	1b00      	subs	r0, r0, r4
 8006640:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8006644:	d9f4      	bls.n	8006630 <HAL_PWREx_EnableOverDrive+0x54>
      return HAL_TIMEOUT;
 8006646:	2003      	movs	r0, #3
 8006648:	e7e8      	b.n	800661c <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 800664a:	2000      	movs	r0, #0
 800664c:	e7e6      	b.n	800661c <HAL_PWREx_EnableOverDrive+0x40>
 800664e:	bf00      	nop
 8006650:	40023800 	.word	0x40023800
 8006654:	40007000 	.word	0x40007000

08006658 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006658:	b570      	push	{r4, r5, r6, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	4604      	mov	r4, r0
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800665e:	6803      	ldr	r3, [r0, #0]
 8006660:	f013 0f01 	tst.w	r3, #1
 8006664:	d029      	beq.n	80066ba <HAL_RCC_OscConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006666:	4ba8      	ldr	r3, [pc, #672]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	f003 030c 	and.w	r3, r3, #12
 800666e:	2b04      	cmp	r3, #4
 8006670:	d01a      	beq.n	80066a8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006672:	4ba5      	ldr	r3, [pc, #660]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	f003 030c 	and.w	r3, r3, #12
 800667a:	2b08      	cmp	r3, #8
 800667c:	d00f      	beq.n	800669e <HAL_RCC_OscConfig+0x46>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800667e:	6863      	ldr	r3, [r4, #4]
 8006680:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006684:	d040      	beq.n	8006708 <HAL_RCC_OscConfig+0xb0>
 8006686:	2b00      	cmp	r3, #0
 8006688:	d154      	bne.n	8006734 <HAL_RCC_OscConfig+0xdc>
 800668a:	4b9f      	ldr	r3, [pc, #636]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006692:	601a      	str	r2, [r3, #0]
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800669a:	601a      	str	r2, [r3, #0]
 800669c:	e039      	b.n	8006712 <HAL_RCC_OscConfig+0xba>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800669e:	4b9a      	ldr	r3, [pc, #616]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80066a6:	d0ea      	beq.n	800667e <HAL_RCC_OscConfig+0x26>
	  if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066a8:	4b97      	ldr	r3, [pc, #604]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80066b0:	d003      	beq.n	80066ba <HAL_RCC_OscConfig+0x62>
 80066b2:	6863      	ldr	r3, [r4, #4]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	f000 81d1 	beq.w	8006a5c <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80066ba:	6823      	ldr	r3, [r4, #0]
 80066bc:	f013 0f02 	tst.w	r3, #2
 80066c0:	d07a      	beq.n	80067b8 <HAL_RCC_OscConfig+0x160>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80066c2:	4b91      	ldr	r3, [pc, #580]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	f013 0f0c 	tst.w	r3, #12
 80066ca:	d05e      	beq.n	800678a <HAL_RCC_OscConfig+0x132>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066cc:	4b8e      	ldr	r3, [pc, #568]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	f003 030c 	and.w	r3, r3, #12
 80066d4:	2b08      	cmp	r3, #8
 80066d6:	d053      	beq.n	8006780 <HAL_RCC_OscConfig+0x128>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80066d8:	68e3      	ldr	r3, [r4, #12]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	f000 8096 	beq.w	800680c <HAL_RCC_OscConfig+0x1b4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066e0:	4a89      	ldr	r2, [pc, #548]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 80066e2:	6813      	ldr	r3, [r2, #0]
 80066e4:	f043 0301 	orr.w	r3, r3, #1
 80066e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066ea:	f7fd fa91 	bl	8003c10 <HAL_GetTick>
 80066ee:	4605      	mov	r5, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066f0:	4b85      	ldr	r3, [pc, #532]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f013 0f02 	tst.w	r3, #2
 80066f8:	d179      	bne.n	80067ee <HAL_RCC_OscConfig+0x196>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80066fa:	f7fd fa89 	bl	8003c10 <HAL_GetTick>
 80066fe:	1b40      	subs	r0, r0, r5
 8006700:	2802      	cmp	r0, #2
 8006702:	d9f5      	bls.n	80066f0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8006704:	2003      	movs	r0, #3
 8006706:	e1ae      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006708:	4a7f      	ldr	r2, [pc, #508]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 800670a:	6813      	ldr	r3, [r2, #0]
 800670c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006710:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006712:	6863      	ldr	r3, [r4, #4]
 8006714:	b32b      	cbz	r3, 8006762 <HAL_RCC_OscConfig+0x10a>
        tickstart = HAL_GetTick();
 8006716:	f7fd fa7b 	bl	8003c10 <HAL_GetTick>
 800671a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800671c:	4b7a      	ldr	r3, [pc, #488]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006724:	d1c9      	bne.n	80066ba <HAL_RCC_OscConfig+0x62>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006726:	f7fd fa73 	bl	8003c10 <HAL_GetTick>
 800672a:	1b40      	subs	r0, r0, r5
 800672c:	2864      	cmp	r0, #100	; 0x64
 800672e:	d9f5      	bls.n	800671c <HAL_RCC_OscConfig+0xc4>
            return HAL_TIMEOUT;
 8006730:	2003      	movs	r0, #3
 8006732:	e198      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006734:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006738:	d009      	beq.n	800674e <HAL_RCC_OscConfig+0xf6>
 800673a:	4b73      	ldr	r3, [pc, #460]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006742:	601a      	str	r2, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800674a:	601a      	str	r2, [r3, #0]
 800674c:	e7e1      	b.n	8006712 <HAL_RCC_OscConfig+0xba>
 800674e:	4b6e      	ldr	r3, [pc, #440]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006756:	601a      	str	r2, [r3, #0]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800675e:	601a      	str	r2, [r3, #0]
 8006760:	e7d7      	b.n	8006712 <HAL_RCC_OscConfig+0xba>
        tickstart = HAL_GetTick();
 8006762:	f7fd fa55 	bl	8003c10 <HAL_GetTick>
 8006766:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006768:	4b67      	ldr	r3, [pc, #412]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006770:	d0a3      	beq.n	80066ba <HAL_RCC_OscConfig+0x62>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006772:	f7fd fa4d 	bl	8003c10 <HAL_GetTick>
 8006776:	1b40      	subs	r0, r0, r5
 8006778:	2864      	cmp	r0, #100	; 0x64
 800677a:	d9f5      	bls.n	8006768 <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 800677c:	2003      	movs	r0, #3
 800677e:	e172      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006780:	4b61      	ldr	r3, [pc, #388]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8006788:	d1a6      	bne.n	80066d8 <HAL_RCC_OscConfig+0x80>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800678a:	4b5f      	ldr	r3, [pc, #380]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f013 0f02 	tst.w	r3, #2
 8006792:	d003      	beq.n	800679c <HAL_RCC_OscConfig+0x144>
 8006794:	68e3      	ldr	r3, [r4, #12]
 8006796:	2b01      	cmp	r3, #1
 8006798:	f040 8162 	bne.w	8006a60 <HAL_RCC_OscConfig+0x408>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800679c:	485a      	ldr	r0, [pc, #360]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 800679e:	6803      	ldr	r3, [r0, #0]
 80067a0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80067a4:	6921      	ldr	r1, [r4, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067a6:	22f8      	movs	r2, #248	; 0xf8
 80067a8:	fa92 f2a2 	rbit	r2, r2
 80067ac:	fab2 f282 	clz	r2, r2
 80067b0:	fa01 f202 	lsl.w	r2, r1, r2
 80067b4:	4313      	orrs	r3, r2
 80067b6:	6003      	str	r3, [r0, #0]
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067b8:	6823      	ldr	r3, [r4, #0]
 80067ba:	f013 0f08 	tst.w	r3, #8
 80067be:	d04d      	beq.n	800685c <HAL_RCC_OscConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80067c0:	6963      	ldr	r3, [r4, #20]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d036      	beq.n	8006834 <HAL_RCC_OscConfig+0x1dc>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80067c6:	4a50      	ldr	r2, [pc, #320]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 80067c8:	6f53      	ldr	r3, [r2, #116]	; 0x74
 80067ca:	f043 0301 	orr.w	r3, r3, #1
 80067ce:	6753      	str	r3, [r2, #116]	; 0x74
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067d0:	f7fd fa1e 	bl	8003c10 <HAL_GetTick>
 80067d4:	4605      	mov	r5, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80067d6:	4b4c      	ldr	r3, [pc, #304]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 80067d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067da:	f013 0f02 	tst.w	r3, #2
 80067de:	d13d      	bne.n	800685c <HAL_RCC_OscConfig+0x204>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80067e0:	f7fd fa16 	bl	8003c10 <HAL_GetTick>
 80067e4:	1b40      	subs	r0, r0, r5
 80067e6:	2802      	cmp	r0, #2
 80067e8:	d9f5      	bls.n	80067d6 <HAL_RCC_OscConfig+0x17e>
        {
          return HAL_TIMEOUT;
 80067ea:	2003      	movs	r0, #3
 80067ec:	e13b      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067ee:	4846      	ldr	r0, [pc, #280]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 80067f0:	6803      	ldr	r3, [r0, #0]
 80067f2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80067f6:	6921      	ldr	r1, [r4, #16]
 80067f8:	22f8      	movs	r2, #248	; 0xf8
 80067fa:	fa92 f2a2 	rbit	r2, r2
 80067fe:	fab2 f282 	clz	r2, r2
 8006802:	fa01 f202 	lsl.w	r2, r1, r2
 8006806:	4313      	orrs	r3, r2
 8006808:	6003      	str	r3, [r0, #0]
 800680a:	e7d5      	b.n	80067b8 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_DISABLE();
 800680c:	4a3e      	ldr	r2, [pc, #248]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 800680e:	6813      	ldr	r3, [r2, #0]
 8006810:	f023 0301 	bic.w	r3, r3, #1
 8006814:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006816:	f7fd f9fb 	bl	8003c10 <HAL_GetTick>
 800681a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800681c:	4b3a      	ldr	r3, [pc, #232]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f013 0f02 	tst.w	r3, #2
 8006824:	d0c8      	beq.n	80067b8 <HAL_RCC_OscConfig+0x160>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006826:	f7fd f9f3 	bl	8003c10 <HAL_GetTick>
 800682a:	1b40      	subs	r0, r0, r5
 800682c:	2802      	cmp	r0, #2
 800682e:	d9f5      	bls.n	800681c <HAL_RCC_OscConfig+0x1c4>
            return HAL_TIMEOUT;
 8006830:	2003      	movs	r0, #3
 8006832:	e118      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006834:	4a34      	ldr	r2, [pc, #208]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 8006836:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8006838:	f023 0301 	bic.w	r3, r3, #1
 800683c:	6753      	str	r3, [r2, #116]	; 0x74
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800683e:	f7fd f9e7 	bl	8003c10 <HAL_GetTick>
 8006842:	4605      	mov	r5, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006844:	4b30      	ldr	r3, [pc, #192]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 8006846:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006848:	f013 0f02 	tst.w	r3, #2
 800684c:	d006      	beq.n	800685c <HAL_RCC_OscConfig+0x204>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800684e:	f7fd f9df 	bl	8003c10 <HAL_GetTick>
 8006852:	1b40      	subs	r0, r0, r5
 8006854:	2802      	cmp	r0, #2
 8006856:	d9f5      	bls.n	8006844 <HAL_RCC_OscConfig+0x1ec>
        {
          return HAL_TIMEOUT;
 8006858:	2003      	movs	r0, #3
 800685a:	e104      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800685c:	6823      	ldr	r3, [r4, #0]
 800685e:	f013 0f04 	tst.w	r3, #4
 8006862:	d07d      	beq.n	8006960 <HAL_RCC_OscConfig+0x308>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006864:	4b28      	ldr	r3, [pc, #160]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 8006866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006868:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800686c:	d10b      	bne.n	8006886 <HAL_RCC_OscConfig+0x22e>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800686e:	4b26      	ldr	r3, [pc, #152]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 8006870:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006872:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006876:	641a      	str	r2, [r3, #64]	; 0x40
 8006878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800687a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800687e:	9301      	str	r3, [sp, #4]
 8006880:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006882:	2501      	movs	r5, #1
 8006884:	e000      	b.n	8006888 <HAL_RCC_OscConfig+0x230>
  FlagStatus pwrclkchanged = RESET;
 8006886:	2500      	movs	r5, #0
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006888:	4b20      	ldr	r3, [pc, #128]	; (800690c <HAL_RCC_OscConfig+0x2b4>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006890:	d00e      	beq.n	80068b0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006892:	68a3      	ldr	r3, [r4, #8]
 8006894:	2b01      	cmp	r3, #1
 8006896:	d01f      	beq.n	80068d8 <HAL_RCC_OscConfig+0x280>
 8006898:	2b00      	cmp	r3, #0
 800689a:	d139      	bne.n	8006910 <HAL_RCC_OscConfig+0x2b8>
 800689c:	4b1a      	ldr	r3, [pc, #104]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 800689e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80068a0:	f022 0201 	bic.w	r2, r2, #1
 80068a4:	671a      	str	r2, [r3, #112]	; 0x70
 80068a6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80068a8:	f022 0204 	bic.w	r2, r2, #4
 80068ac:	671a      	str	r2, [r3, #112]	; 0x70
 80068ae:	e018      	b.n	80068e2 <HAL_RCC_OscConfig+0x28a>
      PWR->CR1 |= PWR_CR1_DBP;
 80068b0:	4a16      	ldr	r2, [pc, #88]	; (800690c <HAL_RCC_OscConfig+0x2b4>)
 80068b2:	6813      	ldr	r3, [r2, #0]
 80068b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068b8:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80068ba:	f7fd f9a9 	bl	8003c10 <HAL_GetTick>
 80068be:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80068c0:	4b12      	ldr	r3, [pc, #72]	; (800690c <HAL_RCC_OscConfig+0x2b4>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80068c8:	d1e3      	bne.n	8006892 <HAL_RCC_OscConfig+0x23a>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80068ca:	f7fd f9a1 	bl	8003c10 <HAL_GetTick>
 80068ce:	1b80      	subs	r0, r0, r6
 80068d0:	2864      	cmp	r0, #100	; 0x64
 80068d2:	d9f5      	bls.n	80068c0 <HAL_RCC_OscConfig+0x268>
          return HAL_TIMEOUT;
 80068d4:	2003      	movs	r0, #3
 80068d6:	e0c6      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068d8:	4a0b      	ldr	r2, [pc, #44]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 80068da:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80068dc:	f043 0301 	orr.w	r3, r3, #1
 80068e0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80068e2:	68a3      	ldr	r3, [r4, #8]
 80068e4:	b353      	cbz	r3, 800693c <HAL_RCC_OscConfig+0x2e4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068e6:	f7fd f993 	bl	8003c10 <HAL_GetTick>
 80068ea:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068ec:	4b06      	ldr	r3, [pc, #24]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 80068ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068f0:	f013 0f02 	tst.w	r3, #2
 80068f4:	d133      	bne.n	800695e <HAL_RCC_OscConfig+0x306>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068f6:	f7fd f98b 	bl	8003c10 <HAL_GetTick>
 80068fa:	1b80      	subs	r0, r0, r6
 80068fc:	f241 3388 	movw	r3, #5000	; 0x1388
 8006900:	4298      	cmp	r0, r3
 8006902:	d9f3      	bls.n	80068ec <HAL_RCC_OscConfig+0x294>
        {
          return HAL_TIMEOUT;
 8006904:	2003      	movs	r0, #3
 8006906:	e0ae      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
 8006908:	40023800 	.word	0x40023800
 800690c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006910:	2b05      	cmp	r3, #5
 8006912:	d009      	beq.n	8006928 <HAL_RCC_OscConfig+0x2d0>
 8006914:	4b56      	ldr	r3, [pc, #344]	; (8006a70 <HAL_RCC_OscConfig+0x418>)
 8006916:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006918:	f022 0201 	bic.w	r2, r2, #1
 800691c:	671a      	str	r2, [r3, #112]	; 0x70
 800691e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006920:	f022 0204 	bic.w	r2, r2, #4
 8006924:	671a      	str	r2, [r3, #112]	; 0x70
 8006926:	e7dc      	b.n	80068e2 <HAL_RCC_OscConfig+0x28a>
 8006928:	4b51      	ldr	r3, [pc, #324]	; (8006a70 <HAL_RCC_OscConfig+0x418>)
 800692a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800692c:	f042 0204 	orr.w	r2, r2, #4
 8006930:	671a      	str	r2, [r3, #112]	; 0x70
 8006932:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006934:	f042 0201 	orr.w	r2, r2, #1
 8006938:	671a      	str	r2, [r3, #112]	; 0x70
 800693a:	e7d2      	b.n	80068e2 <HAL_RCC_OscConfig+0x28a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800693c:	f7fd f968 	bl	8003c10 <HAL_GetTick>
 8006940:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006942:	4b4b      	ldr	r3, [pc, #300]	; (8006a70 <HAL_RCC_OscConfig+0x418>)
 8006944:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006946:	f013 0f02 	tst.w	r3, #2
 800694a:	d008      	beq.n	800695e <HAL_RCC_OscConfig+0x306>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800694c:	f7fd f960 	bl	8003c10 <HAL_GetTick>
 8006950:	1b80      	subs	r0, r0, r6
 8006952:	f241 3388 	movw	r3, #5000	; 0x1388
 8006956:	4298      	cmp	r0, r3
 8006958:	d9f3      	bls.n	8006942 <HAL_RCC_OscConfig+0x2ea>
        {
          return HAL_TIMEOUT;
 800695a:	2003      	movs	r0, #3
 800695c:	e083      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
        }       
      }
    }
    
    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800695e:	b9f5      	cbnz	r5, 800699e <HAL_RCC_OscConfig+0x346>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006960:	69a3      	ldr	r3, [r4, #24]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d07e      	beq.n	8006a64 <HAL_RCC_OscConfig+0x40c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006966:	4a42      	ldr	r2, [pc, #264]	; (8006a70 <HAL_RCC_OscConfig+0x418>)
 8006968:	6892      	ldr	r2, [r2, #8]
 800696a:	f002 020c 	and.w	r2, r2, #12
 800696e:	2a08      	cmp	r2, #8
 8006970:	d07b      	beq.n	8006a6a <HAL_RCC_OscConfig+0x412>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006972:	2b02      	cmp	r3, #2
 8006974:	d019      	beq.n	80069aa <HAL_RCC_OscConfig+0x352>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006976:	4a3e      	ldr	r2, [pc, #248]	; (8006a70 <HAL_RCC_OscConfig+0x418>)
 8006978:	6813      	ldr	r3, [r2, #0]
 800697a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800697e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006980:	f7fd f946 	bl	8003c10 <HAL_GetTick>
 8006984:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006986:	4b3a      	ldr	r3, [pc, #232]	; (8006a70 <HAL_RCC_OscConfig+0x418>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800698e:	d063      	beq.n	8006a58 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006990:	f7fd f93e 	bl	8003c10 <HAL_GetTick>
 8006994:	1b00      	subs	r0, r0, r4
 8006996:	2802      	cmp	r0, #2
 8006998:	d9f5      	bls.n	8006986 <HAL_RCC_OscConfig+0x32e>
          {
            return HAL_TIMEOUT;
 800699a:	2003      	movs	r0, #3
 800699c:	e063      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
      __HAL_RCC_PWR_CLK_DISABLE();
 800699e:	4a34      	ldr	r2, [pc, #208]	; (8006a70 <HAL_RCC_OscConfig+0x418>)
 80069a0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80069a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80069a6:	6413      	str	r3, [r2, #64]	; 0x40
 80069a8:	e7da      	b.n	8006960 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 80069aa:	4a31      	ldr	r2, [pc, #196]	; (8006a70 <HAL_RCC_OscConfig+0x418>)
 80069ac:	6813      	ldr	r3, [r2, #0]
 80069ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80069b2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80069b4:	f7fd f92c 	bl	8003c10 <HAL_GetTick>
 80069b8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069ba:	4b2d      	ldr	r3, [pc, #180]	; (8006a70 <HAL_RCC_OscConfig+0x418>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80069c2:	d006      	beq.n	80069d2 <HAL_RCC_OscConfig+0x37a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069c4:	f7fd f924 	bl	8003c10 <HAL_GetTick>
 80069c8:	1b40      	subs	r0, r0, r5
 80069ca:	2802      	cmp	r0, #2
 80069cc:	d9f5      	bls.n	80069ba <HAL_RCC_OscConfig+0x362>
            return HAL_TIMEOUT;
 80069ce:	2003      	movs	r0, #3
 80069d0:	e049      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80069d2:	69e3      	ldr	r3, [r4, #28]
 80069d4:	6a22      	ldr	r2, [r4, #32]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80069da:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80069de:	fa92 f2a2 	rbit	r2, r2
 80069e2:	fab2 f282 	clz	r2, r2
 80069e6:	fa01 f202 	lsl.w	r2, r1, r2
 80069ea:	4313      	orrs	r3, r2
 80069ec:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80069ee:	0852      	lsrs	r2, r2, #1
 80069f0:	3a01      	subs	r2, #1
 80069f2:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 80069f6:	fa91 f1a1 	rbit	r1, r1
 80069fa:	fab1 f181 	clz	r1, r1
 80069fe:	408a      	lsls	r2, r1
 8006a00:	4313      	orrs	r3, r2
 8006a02:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006a04:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 8006a08:	fa92 f2a2 	rbit	r2, r2
 8006a0c:	fab2 f282 	clz	r2, r2
 8006a10:	fa01 f202 	lsl.w	r2, r1, r2
 8006a14:	4313      	orrs	r3, r2
 8006a16:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006a18:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8006a1c:	fa92 f2a2 	rbit	r2, r2
 8006a20:	fab2 f282 	clz	r2, r2
 8006a24:	fa01 f202 	lsl.w	r2, r1, r2
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	4a11      	ldr	r2, [pc, #68]	; (8006a70 <HAL_RCC_OscConfig+0x418>)
 8006a2c:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8006a2e:	6813      	ldr	r3, [r2, #0]
 8006a30:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a34:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006a36:	f7fd f8eb 	bl	8003c10 <HAL_GetTick>
 8006a3a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a3c:	4b0c      	ldr	r3, [pc, #48]	; (8006a70 <HAL_RCC_OscConfig+0x418>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8006a44:	d106      	bne.n	8006a54 <HAL_RCC_OscConfig+0x3fc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a46:	f7fd f8e3 	bl	8003c10 <HAL_GetTick>
 8006a4a:	1b00      	subs	r0, r0, r4
 8006a4c:	2802      	cmp	r0, #2
 8006a4e:	d9f5      	bls.n	8006a3c <HAL_RCC_OscConfig+0x3e4>
            return HAL_TIMEOUT;
 8006a50:	2003      	movs	r0, #3
 8006a52:	e008      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8006a54:	2000      	movs	r0, #0
 8006a56:	e006      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
 8006a58:	2000      	movs	r0, #0
 8006a5a:	e004      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
        return HAL_ERROR;
 8006a5c:	2001      	movs	r0, #1
 8006a5e:	e002      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
        return HAL_ERROR;
 8006a60:	2001      	movs	r0, #1
 8006a62:	e000      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
  return HAL_OK;
 8006a64:	2000      	movs	r0, #0
}
 8006a66:	b002      	add	sp, #8
 8006a68:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8006a6a:	2001      	movs	r0, #1
 8006a6c:	e7fb      	b.n	8006a66 <HAL_RCC_OscConfig+0x40e>
 8006a6e:	bf00      	nop
 8006a70:	40023800 	.word	0x40023800

08006a74 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a74:	4b21      	ldr	r3, [pc, #132]	; (8006afc <HAL_RCC_GetSysClockFreq+0x88>)
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	f003 030c 	and.w	r3, r3, #12
 8006a7c:	2b04      	cmp	r3, #4
 8006a7e:	d038      	beq.n	8006af2 <HAL_RCC_GetSysClockFreq+0x7e>
 8006a80:	2b08      	cmp	r3, #8
 8006a82:	d138      	bne.n	8006af6 <HAL_RCC_GetSysClockFreq+0x82>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a84:	4b1d      	ldr	r3, [pc, #116]	; (8006afc <HAL_RCC_GetSysClockFreq+0x88>)
 8006a86:	6858      	ldr	r0, [r3, #4]
 8006a88:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8006a92:	d01e      	beq.n	8006ad2 <HAL_RCC_GetSysClockFreq+0x5e>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8006a94:	4a1a      	ldr	r2, [pc, #104]	; (8006b00 <HAL_RCC_GetSysClockFreq+0x8c>)
 8006a96:	fbb2 f2f0 	udiv	r2, r2, r0
 8006a9a:	4b18      	ldr	r3, [pc, #96]	; (8006afc <HAL_RCC_GetSysClockFreq+0x88>)
 8006a9c:	6858      	ldr	r0, [r3, #4]
 8006a9e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006aa2:	4018      	ands	r0, r3
 8006aa4:	fa93 f3a3 	rbit	r3, r3
 8006aa8:	fab3 f383 	clz	r3, r3
 8006aac:	40d8      	lsrs	r0, r3
 8006aae:	fb00 f002 	mul.w	r0, r0, r2
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1 ) *2);
 8006ab2:	4b12      	ldr	r3, [pc, #72]	; (8006afc <HAL_RCC_GetSysClockFreq+0x88>)
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006aba:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8006abe:	fa92 f2a2 	rbit	r2, r2
 8006ac2:	fab2 f282 	clz	r2, r2
 8006ac6:	40d3      	lsrs	r3, r2
 8006ac8:	3301      	adds	r3, #1
 8006aca:	005b      	lsls	r3, r3, #1
      
      sysclockfreq = pllvco/pllp;
 8006acc:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8006ad0:	4770      	bx	lr
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8006ad2:	4a0c      	ldr	r2, [pc, #48]	; (8006b04 <HAL_RCC_GetSysClockFreq+0x90>)
 8006ad4:	fbb2 f2f0 	udiv	r2, r2, r0
 8006ad8:	4b08      	ldr	r3, [pc, #32]	; (8006afc <HAL_RCC_GetSysClockFreq+0x88>)
 8006ada:	6858      	ldr	r0, [r3, #4]
 8006adc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006ae0:	4018      	ands	r0, r3
 8006ae2:	fa93 f3a3 	rbit	r3, r3
 8006ae6:	fab3 f383 	clz	r3, r3
 8006aea:	40d8      	lsrs	r0, r3
 8006aec:	fb00 f002 	mul.w	r0, r0, r2
 8006af0:	e7df      	b.n	8006ab2 <HAL_RCC_GetSysClockFreq+0x3e>
      sysclockfreq = HSE_VALUE;
 8006af2:	4803      	ldr	r0, [pc, #12]	; (8006b00 <HAL_RCC_GetSysClockFreq+0x8c>)
 8006af4:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006af6:	4803      	ldr	r0, [pc, #12]	; (8006b04 <HAL_RCC_GetSysClockFreq+0x90>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8006af8:	4770      	bx	lr
 8006afa:	bf00      	nop
 8006afc:	40023800 	.word	0x40023800
 8006b00:	017d7840 	.word	0x017d7840
 8006b04:	00f42400 	.word	0x00f42400

08006b08 <HAL_RCC_ClockConfig>:
{
 8006b08:	b570      	push	{r4, r5, r6, lr}
 8006b0a:	4604      	mov	r4, r0
 8006b0c:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8006b0e:	4b5c      	ldr	r3, [pc, #368]	; (8006c80 <HAL_RCC_ClockConfig+0x178>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f003 030f 	and.w	r3, r3, #15
 8006b16:	428b      	cmp	r3, r1
 8006b18:	d20b      	bcs.n	8006b32 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b1a:	4a59      	ldr	r2, [pc, #356]	; (8006c80 <HAL_RCC_ClockConfig+0x178>)
 8006b1c:	6813      	ldr	r3, [r2, #0]
 8006b1e:	f023 030f 	bic.w	r3, r3, #15
 8006b22:	430b      	orrs	r3, r1
 8006b24:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006b26:	6813      	ldr	r3, [r2, #0]
 8006b28:	f003 030f 	and.w	r3, r3, #15
 8006b2c:	428b      	cmp	r3, r1
 8006b2e:	f040 80a0 	bne.w	8006c72 <HAL_RCC_ClockConfig+0x16a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b32:	6823      	ldr	r3, [r4, #0]
 8006b34:	f013 0f02 	tst.w	r3, #2
 8006b38:	d006      	beq.n	8006b48 <HAL_RCC_ClockConfig+0x40>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b3a:	4a52      	ldr	r2, [pc, #328]	; (8006c84 <HAL_RCC_ClockConfig+0x17c>)
 8006b3c:	6893      	ldr	r3, [r2, #8]
 8006b3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b42:	68a1      	ldr	r1, [r4, #8]
 8006b44:	430b      	orrs	r3, r1
 8006b46:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b48:	6823      	ldr	r3, [r4, #0]
 8006b4a:	f013 0f01 	tst.w	r3, #1
 8006b4e:	d052      	beq.n	8006bf6 <HAL_RCC_ClockConfig+0xee>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b50:	6863      	ldr	r3, [r4, #4]
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d023      	beq.n	8006b9e <HAL_RCC_ClockConfig+0x96>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b56:	2b02      	cmp	r3, #2
 8006b58:	d028      	beq.n	8006bac <HAL_RCC_ClockConfig+0xa4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b5a:	4a4a      	ldr	r2, [pc, #296]	; (8006c84 <HAL_RCC_ClockConfig+0x17c>)
 8006b5c:	6812      	ldr	r2, [r2, #0]
 8006b5e:	f012 0f02 	tst.w	r2, #2
 8006b62:	f000 8088 	beq.w	8006c76 <HAL_RCC_ClockConfig+0x16e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b66:	4947      	ldr	r1, [pc, #284]	; (8006c84 <HAL_RCC_ClockConfig+0x17c>)
 8006b68:	688a      	ldr	r2, [r1, #8]
 8006b6a:	f022 0203 	bic.w	r2, r2, #3
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8006b72:	f7fd f84d 	bl	8003c10 <HAL_GetTick>
 8006b76:	4606      	mov	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b78:	6863      	ldr	r3, [r4, #4]
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	d01d      	beq.n	8006bba <HAL_RCC_ClockConfig+0xb2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b7e:	2b02      	cmp	r3, #2
 8006b80:	d02a      	beq.n	8006bd8 <HAL_RCC_ClockConfig+0xd0>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006b82:	4b40      	ldr	r3, [pc, #256]	; (8006c84 <HAL_RCC_ClockConfig+0x17c>)
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	f013 0f0c 	tst.w	r3, #12
 8006b8a:	d034      	beq.n	8006bf6 <HAL_RCC_ClockConfig+0xee>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b8c:	f7fd f840 	bl	8003c10 <HAL_GetTick>
 8006b90:	1b83      	subs	r3, r0, r6
 8006b92:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d9f3      	bls.n	8006b82 <HAL_RCC_ClockConfig+0x7a>
          return HAL_TIMEOUT;
 8006b9a:	2003      	movs	r0, #3
 8006b9c:	e068      	b.n	8006c70 <HAL_RCC_ClockConfig+0x168>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b9e:	4a39      	ldr	r2, [pc, #228]	; (8006c84 <HAL_RCC_ClockConfig+0x17c>)
 8006ba0:	6812      	ldr	r2, [r2, #0]
 8006ba2:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8006ba6:	d1de      	bne.n	8006b66 <HAL_RCC_ClockConfig+0x5e>
        return HAL_ERROR;
 8006ba8:	2001      	movs	r0, #1
 8006baa:	e061      	b.n	8006c70 <HAL_RCC_ClockConfig+0x168>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bac:	4a35      	ldr	r2, [pc, #212]	; (8006c84 <HAL_RCC_ClockConfig+0x17c>)
 8006bae:	6812      	ldr	r2, [r2, #0]
 8006bb0:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8006bb4:	d1d7      	bne.n	8006b66 <HAL_RCC_ClockConfig+0x5e>
        return HAL_ERROR;
 8006bb6:	2001      	movs	r0, #1
 8006bb8:	e05a      	b.n	8006c70 <HAL_RCC_ClockConfig+0x168>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006bba:	4b32      	ldr	r3, [pc, #200]	; (8006c84 <HAL_RCC_ClockConfig+0x17c>)
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	f003 030c 	and.w	r3, r3, #12
 8006bc2:	2b04      	cmp	r3, #4
 8006bc4:	d017      	beq.n	8006bf6 <HAL_RCC_ClockConfig+0xee>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bc6:	f7fd f823 	bl	8003c10 <HAL_GetTick>
 8006bca:	1b83      	subs	r3, r0, r6
 8006bcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d9f2      	bls.n	8006bba <HAL_RCC_ClockConfig+0xb2>
          return HAL_TIMEOUT;
 8006bd4:	2003      	movs	r0, #3
 8006bd6:	e04b      	b.n	8006c70 <HAL_RCC_ClockConfig+0x168>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006bd8:	4b2a      	ldr	r3, [pc, #168]	; (8006c84 <HAL_RCC_ClockConfig+0x17c>)
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	f003 030c 	and.w	r3, r3, #12
 8006be0:	2b08      	cmp	r3, #8
 8006be2:	d008      	beq.n	8006bf6 <HAL_RCC_ClockConfig+0xee>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006be4:	f7fd f814 	bl	8003c10 <HAL_GetTick>
 8006be8:	1b80      	subs	r0, r0, r6
 8006bea:	f241 3388 	movw	r3, #5000	; 0x1388
 8006bee:	4298      	cmp	r0, r3
 8006bf0:	d9f2      	bls.n	8006bd8 <HAL_RCC_ClockConfig+0xd0>
          return HAL_TIMEOUT;
 8006bf2:	2003      	movs	r0, #3
 8006bf4:	e03c      	b.n	8006c70 <HAL_RCC_ClockConfig+0x168>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8006bf6:	4b22      	ldr	r3, [pc, #136]	; (8006c80 <HAL_RCC_ClockConfig+0x178>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f003 030f 	and.w	r3, r3, #15
 8006bfe:	42ab      	cmp	r3, r5
 8006c00:	d90a      	bls.n	8006c18 <HAL_RCC_ClockConfig+0x110>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c02:	4a1f      	ldr	r2, [pc, #124]	; (8006c80 <HAL_RCC_ClockConfig+0x178>)
 8006c04:	6813      	ldr	r3, [r2, #0]
 8006c06:	f023 030f 	bic.w	r3, r3, #15
 8006c0a:	432b      	orrs	r3, r5
 8006c0c:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006c0e:	6813      	ldr	r3, [r2, #0]
 8006c10:	f003 030f 	and.w	r3, r3, #15
 8006c14:	42ab      	cmp	r3, r5
 8006c16:	d130      	bne.n	8006c7a <HAL_RCC_ClockConfig+0x172>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c18:	6823      	ldr	r3, [r4, #0]
 8006c1a:	f013 0f04 	tst.w	r3, #4
 8006c1e:	d006      	beq.n	8006c2e <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c20:	4a18      	ldr	r2, [pc, #96]	; (8006c84 <HAL_RCC_ClockConfig+0x17c>)
 8006c22:	6893      	ldr	r3, [r2, #8]
 8006c24:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8006c28:	68e1      	ldr	r1, [r4, #12]
 8006c2a:	430b      	orrs	r3, r1
 8006c2c:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c2e:	6823      	ldr	r3, [r4, #0]
 8006c30:	f013 0f08 	tst.w	r3, #8
 8006c34:	d007      	beq.n	8006c46 <HAL_RCC_ClockConfig+0x13e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006c36:	4a13      	ldr	r2, [pc, #76]	; (8006c84 <HAL_RCC_ClockConfig+0x17c>)
 8006c38:	6893      	ldr	r3, [r2, #8]
 8006c3a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8006c3e:	6921      	ldr	r1, [r4, #16]
 8006c40:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8006c44:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8006c46:	f7ff ff15 	bl	8006a74 <HAL_RCC_GetSysClockFreq>
 8006c4a:	4b0e      	ldr	r3, [pc, #56]	; (8006c84 <HAL_RCC_ClockConfig+0x17c>)
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c52:	22f0      	movs	r2, #240	; 0xf0
 8006c54:	fa92 f2a2 	rbit	r2, r2
 8006c58:	fab2 f282 	clz	r2, r2
 8006c5c:	40d3      	lsrs	r3, r2
 8006c5e:	4a0a      	ldr	r2, [pc, #40]	; (8006c88 <HAL_RCC_ClockConfig+0x180>)
 8006c60:	5cd3      	ldrb	r3, [r2, r3]
 8006c62:	40d8      	lsrs	r0, r3
 8006c64:	4b09      	ldr	r3, [pc, #36]	; (8006c8c <HAL_RCC_ClockConfig+0x184>)
 8006c66:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8006c68:	2000      	movs	r0, #0
 8006c6a:	f7fc ffa7 	bl	8003bbc <HAL_InitTick>
  return HAL_OK;
 8006c6e:	2000      	movs	r0, #0
}
 8006c70:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8006c72:	2001      	movs	r0, #1
 8006c74:	e7fc      	b.n	8006c70 <HAL_RCC_ClockConfig+0x168>
        return HAL_ERROR;
 8006c76:	2001      	movs	r0, #1
 8006c78:	e7fa      	b.n	8006c70 <HAL_RCC_ClockConfig+0x168>
      return HAL_ERROR;
 8006c7a:	2001      	movs	r0, #1
 8006c7c:	e7f8      	b.n	8006c70 <HAL_RCC_ClockConfig+0x168>
 8006c7e:	bf00      	nop
 8006c80:	40023c00 	.word	0x40023c00
 8006c84:	40023800 	.word	0x40023800
 8006c88:	08010840 	.word	0x08010840
 8006c8c:	200000b0 	.word	0x200000b0

08006c90 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8006c90:	4b01      	ldr	r3, [pc, #4]	; (8006c98 <HAL_RCC_GetHCLKFreq+0x8>)
 8006c92:	6818      	ldr	r0, [r3, #0]
 8006c94:	4770      	bx	lr
 8006c96:	bf00      	nop
 8006c98:	200000b0 	.word	0x200000b0

08006c9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8006c9c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8006c9e:	f7ff fff7 	bl	8006c90 <HAL_RCC_GetHCLKFreq>
 8006ca2:	4b07      	ldr	r3, [pc, #28]	; (8006cc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8006caa:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8006cae:	fa92 f2a2 	rbit	r2, r2
 8006cb2:	fab2 f282 	clz	r2, r2
 8006cb6:	40d3      	lsrs	r3, r2
 8006cb8:	4a02      	ldr	r2, [pc, #8]	; (8006cc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006cba:	5cd3      	ldrb	r3, [r2, r3]
}
 8006cbc:	40d8      	lsrs	r0, r3
 8006cbe:	bd08      	pop	{r3, pc}
 8006cc0:	40023800 	.word	0x40023800
 8006cc4:	08010850 	.word	0x08010850

08006cc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006cc8:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8006cca:	f7ff ffe1 	bl	8006c90 <HAL_RCC_GetHCLKFreq>
 8006cce:	4b07      	ldr	r3, [pc, #28]	; (8006cec <HAL_RCC_GetPCLK2Freq+0x24>)
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006cd6:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8006cda:	fa92 f2a2 	rbit	r2, r2
 8006cde:	fab2 f282 	clz	r2, r2
 8006ce2:	40d3      	lsrs	r3, r2
 8006ce4:	4a02      	ldr	r2, [pc, #8]	; (8006cf0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006ce6:	5cd3      	ldrb	r3, [r2, r3]
} 
 8006ce8:	40d8      	lsrs	r0, r3
 8006cea:	bd08      	pop	{r3, pc}
 8006cec:	40023800 	.word	0x40023800
 8006cf0:	08010850 	.word	0x08010850

08006cf4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006cfa:	6806      	ldr	r6, [r0, #0]
 8006cfc:	f016 0601 	ands.w	r6, r6, #1
 8006d00:	d00d      	beq.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x2a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006d02:	4bb5      	ldr	r3, [pc, #724]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006d04:	689a      	ldr	r2, [r3, #8]
 8006d06:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8006d0a:	609a      	str	r2, [r3, #8]
 8006d0c:	689a      	ldr	r2, [r3, #8]
 8006d0e:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8006d10:	430a      	orrs	r2, r1
 8006d12:	609a      	str	r2, [r3, #8]
    
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006d14:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	f000 8155 	beq.w	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  uint32_t plli2sused = 0;
 8006d1c:	2600      	movs	r6, #0
      plli2sused = 1; 
    }
  }
  
  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006d1e:	6825      	ldr	r5, [r4, #0]
 8006d20:	f415 2500 	ands.w	r5, r5, #524288	; 0x80000
 8006d24:	d011      	beq.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x56>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006d26:	4aac      	ldr	r2, [pc, #688]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006d28:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8006d2c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006d30:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006d32:	430b      	orrs	r3, r1
 8006d34:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006d38:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006d3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d3e:	f000 8144 	beq.w	8006fca <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	f000 8143 	beq.w	8006fce <HAL_RCCEx_PeriphCLKConfig+0x2da>
  uint32_t pllsaiused = 0;
 8006d48:	2500      	movs	r5, #0
      pllsaiused = 1; 
    }
  }
  
  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006d4a:	6823      	ldr	r3, [r4, #0]
 8006d4c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8006d50:	d00f      	beq.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006d52:	4aa1      	ldr	r2, [pc, #644]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006d54:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8006d58:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8006d5c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006d5e:	430b      	orrs	r3, r1
 8006d60:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006d64:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006d66:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d6a:	f000 8132 	beq.w	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    {
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006d6e:	b903      	cbnz	r3, 8006d72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      pllsaiused = 1; 
 8006d70:	2501      	movs	r5, #1
    }
  }
  
  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006d72:	6823      	ldr	r3, [r4, #0]
 8006d74:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8006d78:	d000      	beq.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {    
      plli2sused = 1; 
 8006d7a:	2601      	movs	r6, #1
  }  
  
  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006d7c:	f013 0f20 	tst.w	r3, #32
 8006d80:	f040 812c 	bne.w	8006fdc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006d84:	6823      	ldr	r3, [r4, #0]
 8006d86:	f013 0f10 	tst.w	r3, #16
 8006d8a:	d00c      	beq.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
    
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006d8c:	4b92      	ldr	r3, [pc, #584]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006d8e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006d92:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006d96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8006d9a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006d9e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006da0:	430a      	orrs	r2, r1
 8006da2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
  
  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006da6:	6823      	ldr	r3, [r4, #0]
 8006da8:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8006dac:	d008      	beq.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006dae:	4a8a      	ldr	r2, [pc, #552]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006db0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006db4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8006db8:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8006dba:	430b      	orrs	r3, r1
 8006dbc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006dc0:	6823      	ldr	r3, [r4, #0]
 8006dc2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8006dc6:	d008      	beq.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006dc8:	4a83      	ldr	r2, [pc, #524]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006dca:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006dce:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8006dd2:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8006dd4:	430b      	orrs	r3, r1
 8006dd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006dda:	6823      	ldr	r3, [r4, #0]
 8006ddc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8006de0:	d008      	beq.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006de2:	4a7d      	ldr	r2, [pc, #500]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006de4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006de8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006dec:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8006dee:	430b      	orrs	r3, r1
 8006df0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
    
  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006df4:	6823      	ldr	r3, [r4, #0]
 8006df6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006dfa:	d008      	beq.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
    
    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006dfc:	4a76      	ldr	r2, [pc, #472]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006dfe:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006e02:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8006e06:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8006e08:	430b      	orrs	r3, r1
 8006e0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006e0e:	6823      	ldr	r3, [r4, #0]
 8006e10:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006e14:	d008      	beq.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006e16:	4a70      	ldr	r2, [pc, #448]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006e18:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006e1c:	f023 0303 	bic.w	r3, r3, #3
 8006e20:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006e22:	430b      	orrs	r3, r1
 8006e24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006e28:	6823      	ldr	r3, [r4, #0]
 8006e2a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006e2e:	d008      	beq.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006e30:	4a69      	ldr	r2, [pc, #420]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006e32:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006e36:	f023 030c 	bic.w	r3, r3, #12
 8006e3a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006e3c:	430b      	orrs	r3, r1
 8006e3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006e42:	6823      	ldr	r3, [r4, #0]
 8006e44:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006e48:	d008      	beq.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006e4a:	4a63      	ldr	r2, [pc, #396]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006e4c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006e50:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8006e54:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006e56:	430b      	orrs	r3, r1
 8006e58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006e5c:	6823      	ldr	r3, [r4, #0]
 8006e5e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8006e62:	d008      	beq.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006e64:	4a5c      	ldr	r2, [pc, #368]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006e66:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006e6a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006e6e:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8006e70:	430b      	orrs	r3, r1
 8006e72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006e76:	6823      	ldr	r3, [r4, #0]
 8006e78:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8006e7c:	d008      	beq.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0x19c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006e7e:	4a56      	ldr	r2, [pc, #344]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006e80:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006e84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e88:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8006e8a:	430b      	orrs	r3, r1
 8006e8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006e90:	6823      	ldr	r3, [r4, #0]
 8006e92:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8006e96:	d008      	beq.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
    
    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006e98:	4a4f      	ldr	r2, [pc, #316]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006e9a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006e9e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006ea2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006ea4:	430b      	orrs	r3, r1
 8006ea6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006eaa:	6823      	ldr	r3, [r4, #0]
 8006eac:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8006eb0:	d008      	beq.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
    
    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006eb2:	4a49      	ldr	r2, [pc, #292]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006eb4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006eb8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006ebc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006ebe:	430b      	orrs	r3, r1
 8006ec0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006ec4:	6823      	ldr	r3, [r4, #0]
 8006ec6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8006eca:	d008      	beq.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
    
    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006ecc:	4a42      	ldr	r2, [pc, #264]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006ece:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006ed2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8006ed6:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8006ed8:	430b      	orrs	r3, r1
 8006eda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
  
  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006ede:	6823      	ldr	r3, [r4, #0]
 8006ee0:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8006ee4:	d008      	beq.n	8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006ee6:	4a3c      	ldr	r2, [pc, #240]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006ee8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006eec:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006ef0:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8006ef2:	430b      	orrs	r3, r1
 8006ef4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
  
  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006ef8:	6823      	ldr	r3, [r4, #0]
 8006efa:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8006efe:	d00d      	beq.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006f00:	4a35      	ldr	r2, [pc, #212]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006f02:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006f06:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8006f0a:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8006f0c:	430b      	orrs	r3, r1
 8006f0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006f12:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8006f14:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f18:	f000 80c6 	beq.w	80070a8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006f1c:	6823      	ldr	r3, [r4, #0]
 8006f1e:	f013 0f08 	tst.w	r3, #8
 8006f22:	d000      	beq.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    pllsaiused = 1; 
 8006f24:	2501      	movs	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006f26:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8006f2a:	d008      	beq.n	8006f3e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    
    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006f2c:	4a2a      	ldr	r2, [pc, #168]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006f2e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006f32:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8006f36:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8006f38:	430b      	orrs	r3, r1
 8006f3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
   }
  
  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006f3e:	6823      	ldr	r3, [r4, #0]
 8006f40:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8006f44:	d009      	beq.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    
    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006f46:	4a24      	ldr	r2, [pc, #144]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006f48:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006f4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006f50:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8006f54:	430b      	orrs	r3, r1
 8006f56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
  
#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)  
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006f5a:	6823      	ldr	r3, [r4, #0]
 8006f5c:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 8006f60:	d009      	beq.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x282>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
    
    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006f62:	4a1d      	ldr	r2, [pc, #116]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006f64:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006f68:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006f6c:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8006f70:	430b      	orrs	r3, r1
 8006f72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
	
  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006f76:	6823      	ldr	r3, [r4, #0]
 8006f78:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8006f7c:	d009      	beq.n	8006f92 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006f7e:	4a16      	ldr	r2, [pc, #88]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006f80:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8006f84:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006f88:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8006f8c:	430b      	orrs	r3, r1
 8006f8e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  }
  
  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006f92:	6823      	ldr	r3, [r4, #0]
 8006f94:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8006f98:	d009      	beq.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006f9a:	4a0f      	ldr	r2, [pc, #60]	; (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006f9c:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8006fa0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006fa4:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8006fa8:	430b      	orrs	r3, r1
 8006faa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  }  
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006fae:	2e00      	cmp	r6, #0
 8006fb0:	d17c      	bne.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x3b8>
 8006fb2:	6823      	ldr	r3, [r4, #0]
 8006fb4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006fb8:	d078      	beq.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
  } 
  
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006fba:	2d01      	cmp	r5, #1
 8006fbc:	f000 819e 	beq.w	80072fc <HAL_RCCEx_PeriphCLKConfig+0x608>
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8006fc0:	2000      	movs	r0, #0
}
 8006fc2:	b003      	add	sp, #12
 8006fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      plli2sused = 1; 
 8006fc6:	2601      	movs	r6, #1
 8006fc8:	e6a9      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x2a>
      plli2sused = 1; 
 8006fca:	2601      	movs	r6, #1
 8006fcc:	e6b9      	b.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0x4e>
      pllsaiused = 1; 
 8006fce:	2501      	movs	r5, #1
 8006fd0:	e6bb      	b.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x56>
      plli2sused = 1; 
 8006fd2:	2601      	movs	r6, #1
 8006fd4:	e6cb      	b.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006fd6:	bf00      	nop
 8006fd8:	40023800 	.word	0x40023800
    __HAL_RCC_PWR_CLK_ENABLE();
 8006fdc:	4bc4      	ldr	r3, [pc, #784]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8006fde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006fe0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006fe4:	641a      	str	r2, [r3, #64]	; 0x40
 8006fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fec:	9301      	str	r3, [sp, #4]
 8006fee:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8006ff0:	4ac0      	ldr	r2, [pc, #768]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x600>)
 8006ff2:	6813      	ldr	r3, [r2, #0]
 8006ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ff8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006ffa:	f7fc fe09 	bl	8003c10 <HAL_GetTick>
 8006ffe:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007000:	4bbc      	ldr	r3, [pc, #752]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x600>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f413 7f80 	tst.w	r3, #256	; 0x100
 8007008:	d106      	bne.n	8007018 <HAL_RCCEx_PeriphCLKConfig+0x324>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800700a:	f7fc fe01 	bl	8003c10 <HAL_GetTick>
 800700e:	1bc0      	subs	r0, r0, r7
 8007010:	2864      	cmp	r0, #100	; 0x64
 8007012:	d9f5      	bls.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x30c>
        return HAL_TIMEOUT;
 8007014:	2003      	movs	r0, #3
 8007016:	e7d4      	b.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007018:	4bb5      	ldr	r3, [pc, #724]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 800701a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800701c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8007020:	d015      	beq.n	800704e <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8007022:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8007024:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8007028:	429a      	cmp	r2, r3
 800702a:	d010      	beq.n	800704e <HAL_RCCEx_PeriphCLKConfig+0x35a>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800702c:	4bb0      	ldr	r3, [pc, #704]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 800702e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007030:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8007034:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8007036:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 800703a:	6719      	str	r1, [r3, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800703c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800703e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8007042:	6719      	str	r1, [r3, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8007044:	671a      	str	r2, [r3, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007048:	f013 0f01 	tst.w	r3, #1
 800704c:	d112      	bne.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x380>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800704e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007050:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8007054:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8007058:	d01d      	beq.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 800705a:	4aa5      	ldr	r2, [pc, #660]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 800705c:	6893      	ldr	r3, [r2, #8]
 800705e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007062:	6093      	str	r3, [r2, #8]
 8007064:	49a2      	ldr	r1, [pc, #648]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8007066:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8007068:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800706a:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800706e:	4313      	orrs	r3, r2
 8007070:	670b      	str	r3, [r1, #112]	; 0x70
 8007072:	e687      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x90>
        tickstart = HAL_GetTick();
 8007074:	f7fc fdcc 	bl	8003c10 <HAL_GetTick>
 8007078:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800707a:	4b9d      	ldr	r3, [pc, #628]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 800707c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800707e:	f013 0f02 	tst.w	r3, #2
 8007082:	d1e4      	bne.n	800704e <HAL_RCCEx_PeriphCLKConfig+0x35a>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007084:	f7fc fdc4 	bl	8003c10 <HAL_GetTick>
 8007088:	1bc0      	subs	r0, r0, r7
 800708a:	f241 3388 	movw	r3, #5000	; 0x1388
 800708e:	4298      	cmp	r0, r3
 8007090:	d9f3      	bls.n	800707a <HAL_RCCEx_PeriphCLKConfig+0x386>
            return HAL_TIMEOUT;
 8007092:	2003      	movs	r0, #3
 8007094:	e795      	b.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007096:	4896      	ldr	r0, [pc, #600]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8007098:	6882      	ldr	r2, [r0, #8]
 800709a:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800709e:	4996      	ldr	r1, [pc, #600]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x604>)
 80070a0:	4019      	ands	r1, r3
 80070a2:	430a      	orrs	r2, r1
 80070a4:	6082      	str	r2, [r0, #8]
 80070a6:	e7dd      	b.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0x370>
      pllsaiused = 1; 
 80070a8:	2501      	movs	r5, #1
 80070aa:	e737      	b.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x228>
    __HAL_RCC_PLLI2S_DISABLE();  
 80070ac:	4a90      	ldr	r2, [pc, #576]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 80070ae:	6813      	ldr	r3, [r2, #0]
 80070b0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80070b4:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80070b6:	f7fc fdab 	bl	8003c10 <HAL_GetTick>
 80070ba:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80070bc:	4b8c      	ldr	r3, [pc, #560]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80070c4:	d006      	beq.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80070c6:	f7fc fda3 	bl	8003c10 <HAL_GetTick>
 80070ca:	1b80      	subs	r0, r0, r6
 80070cc:	2864      	cmp	r0, #100	; 0x64
 80070ce:	d9f5      	bls.n	80070bc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
        return HAL_TIMEOUT;
 80070d0:	2003      	movs	r0, #3
 80070d2:	e776      	b.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80070d4:	6823      	ldr	r3, [r4, #0]
 80070d6:	f013 0f01 	tst.w	r3, #1
 80070da:	d03a      	beq.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x45e>
 80070dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80070de:	bbc3      	cbnz	r3, 8007152 <HAL_RCCEx_PeriphCLKConfig+0x45e>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
 80070e0:	4e83      	ldr	r6, [pc, #524]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 80070e2:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 80070e6:	f403 3c40 	and.w	ip, r3, #196608	; 0x30000
 80070ea:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 80070ee:	fa90 f3a0 	rbit	r3, r0
 80070f2:	fab3 f383 	clz	r3, r3
 80070f6:	fa2c fc03 	lsr.w	ip, ip, r3
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
 80070fa:	f8d6 2084 	ldr.w	r2, [r6, #132]	; 0x84
 80070fe:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8007102:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8007106:	fa91 f3a1 	rbit	r3, r1
 800710a:	fab3 f383 	clz	r3, r3
 800710e:	40da      	lsrs	r2, r3
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007110:	6863      	ldr	r3, [r4, #4]
 8007112:	f647 77c0 	movw	r7, #32704	; 0x7fc0
 8007116:	fa97 f7a7 	rbit	r7, r7
 800711a:	fab7 f787 	clz	r7, r7
 800711e:	40bb      	lsls	r3, r7
 8007120:	fa90 f0a0 	rbit	r0, r0
 8007124:	fab0 f080 	clz	r0, r0
 8007128:	fa0c f000 	lsl.w	r0, ip, r0
 800712c:	4303      	orrs	r3, r0
 800712e:	fa91 f1a1 	rbit	r1, r1
 8007132:	fab1 f181 	clz	r1, r1
 8007136:	408a      	lsls	r2, r1
 8007138:	4313      	orrs	r3, r2
 800713a:	68a1      	ldr	r1, [r4, #8]
 800713c:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8007140:	fa92 f2a2 	rbit	r2, r2
 8007144:	fab2 f282 	clz	r2, r2
 8007148:	fa01 f202 	lsl.w	r2, r1, r2
 800714c:	4313      	orrs	r3, r2
 800714e:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007152:	6823      	ldr	r3, [r4, #0]
 8007154:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8007158:	d003      	beq.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x46e>
 800715a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800715c:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8007160:	d006      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8007162:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8007166:	d045      	beq.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x500>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 8007168:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800716a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800716e:	d141      	bne.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x500>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
 8007170:	4e5f      	ldr	r6, [pc, #380]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8007172:	f8d6 0084 	ldr.w	r0, [r6, #132]	; 0x84
 8007176:	f400 3c40 	and.w	ip, r0, #196608	; 0x30000
 800717a:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 800717e:	fa90 f3a0 	rbit	r3, r0
 8007182:	fab3 f383 	clz	r3, r3
 8007186:	fa2c fc03 	lsr.w	ip, ip, r3
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 800718a:	f8d6 2084 	ldr.w	r2, [r6, #132]	; 0x84
 800718e:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8007192:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 8007196:	fa91 f3a1 	rbit	r3, r1
 800719a:	fab3 f383 	clz	r3, r3
 800719e:	40da      	lsrs	r2, r3
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80071a0:	6863      	ldr	r3, [r4, #4]
 80071a2:	f647 77c0 	movw	r7, #32704	; 0x7fc0
 80071a6:	fa97 f7a7 	rbit	r7, r7
 80071aa:	fab7 f787 	clz	r7, r7
 80071ae:	40bb      	lsls	r3, r7
 80071b0:	fa90 f0a0 	rbit	r0, r0
 80071b4:	fab0 f080 	clz	r0, r0
 80071b8:	fa0c f000 	lsl.w	r0, ip, r0
 80071bc:	4303      	orrs	r3, r0
 80071be:	68e7      	ldr	r7, [r4, #12]
 80071c0:	f04f 6070 	mov.w	r0, #251658240	; 0xf000000
 80071c4:	fa90 f0a0 	rbit	r0, r0
 80071c8:	fab0 f080 	clz	r0, r0
 80071cc:	fa07 f000 	lsl.w	r0, r7, r0
 80071d0:	4303      	orrs	r3, r0
 80071d2:	fa91 f1a1 	rbit	r1, r1
 80071d6:	fab1 f181 	clz	r1, r1
 80071da:	408a      	lsls	r2, r1
 80071dc:	4313      	orrs	r3, r2
 80071de:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 80071e2:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 80071e6:	f023 031f 	bic.w	r3, r3, #31
 80071ea:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80071ec:	3a01      	subs	r2, #1
 80071ee:	4313      	orrs	r3, r2
 80071f0:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80071f4:	6823      	ldr	r3, [r4, #0]
 80071f6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80071fa:	d037      	beq.n	800726c <HAL_RCCEx_PeriphCLKConfig+0x578>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
 80071fc:	4e3c      	ldr	r6, [pc, #240]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 80071fe:	f8d6 1084 	ldr.w	r1, [r6, #132]	; 0x84
 8007202:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8007206:	f04f 6c70 	mov.w	ip, #251658240	; 0xf000000
 800720a:	fa9c f3ac 	rbit	r3, ip
 800720e:	fab3 f383 	clz	r3, r3
 8007212:	40d9      	lsrs	r1, r3
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8007214:	f8d6 2084 	ldr.w	r2, [r6, #132]	; 0x84
 8007218:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 800721c:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
 8007220:	fa90 f3a0 	rbit	r3, r0
 8007224:	fab3 f383 	clz	r3, r3
 8007228:	40da      	lsrs	r2, r3
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800722a:	6863      	ldr	r3, [r4, #4]
 800722c:	f647 77c0 	movw	r7, #32704	; 0x7fc0
 8007230:	fa97 f7a7 	rbit	r7, r7
 8007234:	fab7 f787 	clz	r7, r7
 8007238:	40bb      	lsls	r3, r7
 800723a:	6927      	ldr	r7, [r4, #16]
 800723c:	f44f 3e40 	mov.w	lr, #196608	; 0x30000
 8007240:	fa9e feae 	rbit	lr, lr
 8007244:	fabe fe8e 	clz	lr, lr
 8007248:	fa07 f70e 	lsl.w	r7, r7, lr
 800724c:	433b      	orrs	r3, r7
 800724e:	fa9c fcac 	rbit	ip, ip
 8007252:	fabc fc8c 	clz	ip, ip
 8007256:	fa01 f10c 	lsl.w	r1, r1, ip
 800725a:	430b      	orrs	r3, r1
 800725c:	fa90 f0a0 	rbit	r0, r0
 8007260:	fab0 f080 	clz	r0, r0
 8007264:	4082      	lsls	r2, r0
 8007266:	4313      	orrs	r3, r2
 8007268:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800726c:	6823      	ldr	r3, [r4, #0]
 800726e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8007272:	d028      	beq.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007274:	6863      	ldr	r3, [r4, #4]
 8007276:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 800727a:	fa92 f2a2 	rbit	r2, r2
 800727e:	fab2 f282 	clz	r2, r2
 8007282:	4093      	lsls	r3, r2
 8007284:	6921      	ldr	r1, [r4, #16]
 8007286:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800728a:	fa92 f2a2 	rbit	r2, r2
 800728e:	fab2 f282 	clz	r2, r2
 8007292:	fa01 f202 	lsl.w	r2, r1, r2
 8007296:	4313      	orrs	r3, r2
 8007298:	68e1      	ldr	r1, [r4, #12]
 800729a:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 800729e:	fa92 f2a2 	rbit	r2, r2
 80072a2:	fab2 f282 	clz	r2, r2
 80072a6:	fa01 f202 	lsl.w	r2, r1, r2
 80072aa:	4313      	orrs	r3, r2
 80072ac:	68a1      	ldr	r1, [r4, #8]
 80072ae:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 80072b2:	fa92 f2a2 	rbit	r2, r2
 80072b6:	fab2 f282 	clz	r2, r2
 80072ba:	fa01 f202 	lsl.w	r2, r1, r2
 80072be:	4313      	orrs	r3, r2
 80072c0:	4a0b      	ldr	r2, [pc, #44]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 80072c2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 80072c6:	4a0a      	ldr	r2, [pc, #40]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 80072c8:	6813      	ldr	r3, [r2, #0]
 80072ca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80072ce:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80072d0:	f7fc fc9e 	bl	8003c10 <HAL_GetTick>
 80072d4:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80072d6:	4b06      	ldr	r3, [pc, #24]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80072de:	f47f ae6c 	bne.w	8006fba <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80072e2:	f7fc fc95 	bl	8003c10 <HAL_GetTick>
 80072e6:	1b80      	subs	r0, r0, r6
 80072e8:	2864      	cmp	r0, #100	; 0x64
 80072ea:	d9f4      	bls.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x5e2>
        return HAL_TIMEOUT;
 80072ec:	2003      	movs	r0, #3
 80072ee:	e668      	b.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 80072f0:	40023800 	.word	0x40023800
 80072f4:	40007000 	.word	0x40007000
 80072f8:	0ffffcff 	.word	0x0ffffcff
    __HAL_RCC_PLLSAI_DISABLE(); 
 80072fc:	4a7d      	ldr	r2, [pc, #500]	; (80074f4 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 80072fe:	6813      	ldr	r3, [r2, #0]
 8007300:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007304:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8007306:	f7fc fc83 	bl	8003c10 <HAL_GetTick>
 800730a:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800730c:	4b79      	ldr	r3, [pc, #484]	; (80074f4 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8007314:	d006      	beq.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0x630>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007316:	f7fc fc7b 	bl	8003c10 <HAL_GetTick>
 800731a:	1b40      	subs	r0, r0, r5
 800731c:	2864      	cmp	r0, #100	; 0x64
 800731e:	d9f5      	bls.n	800730c <HAL_RCCEx_PeriphCLKConfig+0x618>
        return HAL_TIMEOUT;
 8007320:	2003      	movs	r0, #3
 8007322:	e64e      	b.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007324:	6823      	ldr	r3, [r4, #0]
 8007326:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 800732a:	d001      	beq.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800732c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800732e:	b12a      	cbz	r2, 800733c <HAL_RCCEx_PeriphCLKConfig+0x648>
 8007330:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8007334:	d044      	beq.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007336:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007338:	2b00      	cmp	r3, #0
 800733a:	d141      	bne.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
 800733c:	4d6d      	ldr	r5, [pc, #436]	; (80074f4 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 800733e:	f8d5 7088 	ldr.w	r7, [r5, #136]	; 0x88
 8007342:	f407 3740 	and.w	r7, r7, #196608	; 0x30000
 8007346:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 800734a:	fa90 f3a0 	rbit	r3, r0
 800734e:	fab3 f383 	clz	r3, r3
 8007352:	40df      	lsrs	r7, r3
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 8007354:	f8d5 2088 	ldr.w	r2, [r5, #136]	; 0x88
 8007358:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 800735c:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 8007360:	fa91 f3a1 	rbit	r3, r1
 8007364:	fab3 f383 	clz	r3, r3
 8007368:	40da      	lsrs	r2, r3
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800736a:	6963      	ldr	r3, [r4, #20]
 800736c:	f647 76c0 	movw	r6, #32704	; 0x7fc0
 8007370:	fa96 f6a6 	rbit	r6, r6
 8007374:	fab6 f686 	clz	r6, r6
 8007378:	40b3      	lsls	r3, r6
 800737a:	fa90 f0a0 	rbit	r0, r0
 800737e:	fab0 f080 	clz	r0, r0
 8007382:	fa07 f000 	lsl.w	r0, r7, r0
 8007386:	4303      	orrs	r3, r0
 8007388:	69a6      	ldr	r6, [r4, #24]
 800738a:	f04f 6070 	mov.w	r0, #251658240	; 0xf000000
 800738e:	fa90 f0a0 	rbit	r0, r0
 8007392:	fab0 f080 	clz	r0, r0
 8007396:	fa06 f000 	lsl.w	r0, r6, r0
 800739a:	4303      	orrs	r3, r0
 800739c:	fa91 f1a1 	rbit	r1, r1
 80073a0:	fab1 f181 	clz	r1, r1
 80073a4:	408a      	lsls	r2, r1
 80073a6:	4313      	orrs	r3, r2
 80073a8:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80073ac:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 80073b0:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80073b4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80073b6:	3a01      	subs	r2, #1
 80073b8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80073bc:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80073c0:	6823      	ldr	r3, [r4, #0]
 80073c2:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80073c6:	d003      	beq.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
 80073c8:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80073ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80073ce:	d056      	beq.n	800747e <HAL_RCCEx_PeriphCLKConfig+0x78a>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80073d0:	6823      	ldr	r3, [r4, #0]
 80073d2:	f013 0f08 	tst.w	r3, #8
 80073d6:	d03e      	beq.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x762>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 80073d8:	4d46      	ldr	r5, [pc, #280]	; (80074f4 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 80073da:	f8d5 2088 	ldr.w	r2, [r5, #136]	; 0x88
 80073de:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 80073e2:	f04f 6070 	mov.w	r0, #251658240	; 0xf000000
 80073e6:	fa90 f3a0 	rbit	r3, r0
 80073ea:	fab3 f383 	clz	r3, r3
 80073ee:	40da      	lsrs	r2, r3
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
 80073f0:	f8d5 1088 	ldr.w	r1, [r5, #136]	; 0x88
 80073f4:	f401 3140 	and.w	r1, r1, #196608	; 0x30000
 80073f8:	f44f 3640 	mov.w	r6, #196608	; 0x30000
 80073fc:	fa96 f3a6 	rbit	r3, r6
 8007400:	fab3 f383 	clz	r3, r3
 8007404:	40d9      	lsrs	r1, r3
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007406:	6963      	ldr	r3, [r4, #20]
 8007408:	f647 77c0 	movw	r7, #32704	; 0x7fc0
 800740c:	fa97 f7a7 	rbit	r7, r7
 8007410:	fab7 f787 	clz	r7, r7
 8007414:	40bb      	lsls	r3, r7
 8007416:	fa96 f6a6 	rbit	r6, r6
 800741a:	fab6 f686 	clz	r6, r6
 800741e:	40b1      	lsls	r1, r6
 8007420:	430b      	orrs	r3, r1
 8007422:	fa90 f1a0 	rbit	r1, r0
 8007426:	fab1 f181 	clz	r1, r1
 800742a:	408a      	lsls	r2, r1
 800742c:	4313      	orrs	r3, r2
 800742e:	69e1      	ldr	r1, [r4, #28]
 8007430:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8007434:	fa92 f2a2 	rbit	r2, r2
 8007438:	fab2 f282 	clz	r2, r2
 800743c:	fa01 f202 	lsl.w	r2, r1, r2
 8007440:	4313      	orrs	r3, r2
 8007442:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007446:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 800744a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800744e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8007450:	4313      	orrs	r3, r2
 8007452:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 8007456:	4a27      	ldr	r2, [pc, #156]	; (80074f4 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8007458:	6813      	ldr	r3, [r2, #0]
 800745a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800745e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8007460:	f7fc fbd6 	bl	8003c10 <HAL_GetTick>
 8007464:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007466:	4b23      	ldr	r3, [pc, #140]	; (80074f4 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 800746e:	d13e      	bne.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x7fa>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007470:	f7fc fbce 	bl	8003c10 <HAL_GetTick>
 8007474:	1b00      	subs	r0, r0, r4
 8007476:	2864      	cmp	r0, #100	; 0x64
 8007478:	d9f5      	bls.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x772>
        return HAL_TIMEOUT;
 800747a:	2003      	movs	r0, #3
 800747c:	e5a1      	b.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 800747e:	4e1d      	ldr	r6, [pc, #116]	; (80074f4 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8007480:	f8d6 1088 	ldr.w	r1, [r6, #136]	; 0x88
 8007484:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8007488:	f04f 6570 	mov.w	r5, #251658240	; 0xf000000
 800748c:	fa95 f3a5 	rbit	r3, r5
 8007490:	fab3 f383 	clz	r3, r3
 8007494:	40d9      	lsrs	r1, r3
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 8007496:	f8d6 2088 	ldr.w	r2, [r6, #136]	; 0x88
 800749a:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 800749e:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
 80074a2:	fa90 f3a0 	rbit	r3, r0
 80074a6:	fab3 f383 	clz	r3, r3
 80074aa:	40da      	lsrs	r2, r3
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80074ac:	6963      	ldr	r3, [r4, #20]
 80074ae:	f647 77c0 	movw	r7, #32704	; 0x7fc0
 80074b2:	fa97 f7a7 	rbit	r7, r7
 80074b6:	fab7 f787 	clz	r7, r7
 80074ba:	40bb      	lsls	r3, r7
 80074bc:	6a27      	ldr	r7, [r4, #32]
 80074be:	f44f 3c40 	mov.w	ip, #196608	; 0x30000
 80074c2:	fa9c fcac 	rbit	ip, ip
 80074c6:	fabc fc8c 	clz	ip, ip
 80074ca:	fa07 f70c 	lsl.w	r7, r7, ip
 80074ce:	433b      	orrs	r3, r7
 80074d0:	fa95 f5a5 	rbit	r5, r5
 80074d4:	fab5 f585 	clz	r5, r5
 80074d8:	40a9      	lsls	r1, r5
 80074da:	430b      	orrs	r3, r1
 80074dc:	fa90 f1a0 	rbit	r1, r0
 80074e0:	fab1 f181 	clz	r1, r1
 80074e4:	408a      	lsls	r2, r1
 80074e6:	4313      	orrs	r3, r2
 80074e8:	f8c6 3088 	str.w	r3, [r6, #136]	; 0x88
 80074ec:	e770      	b.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  return HAL_OK;
 80074ee:	2000      	movs	r0, #0
 80074f0:	e567      	b.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 80074f2:	bf00      	nop
 80074f4:	40023800 	.word	0x40023800

080074f8 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit: pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80074f8:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tempreg = 0;
  
  /* Set all possible values for the extended clock type parameter------------*/
#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)  
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 80074fa:	4b80      	ldr	r3, [pc, #512]	; (80076fc <HAL_RCCEx_GetPeriphCLKConfig+0x204>)
 80074fc:	6003      	str	r3, [r0, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */ 
  
  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SN));
 80074fe:	4b80      	ldr	r3, [pc, #512]	; (8007700 <HAL_RCCEx_GetPeriphCLKConfig+0x208>)
 8007500:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8007504:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8007508:	4011      	ands	r1, r2
 800750a:	fa92 f4a2 	rbit	r4, r2
 800750e:	fab4 f484 	clz	r4, r4
 8007512:	40e1      	lsrs	r1, r4
 8007514:	6041      	str	r1, [r0, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
 8007516:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800751a:	f404 3440 	and.w	r4, r4, #196608	; 0x30000
 800751e:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 8007522:	fa91 f5a1 	rbit	r5, r1
 8007526:	fab5 f585 	clz	r5, r5
 800752a:	40ec      	lsrs	r4, r5
 800752c:	6104      	str	r4, [r0, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
 800752e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8007532:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
 8007536:	f04f 6570 	mov.w	r5, #251658240	; 0xf000000
 800753a:	fa95 f6a5 	rbit	r6, r5
 800753e:	fab6 f686 	clz	r6, r6
 8007542:	40f4      	lsrs	r4, r6
 8007544:	60c4      	str	r4, [r0, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8007546:	f8d3 6084 	ldr.w	r6, [r3, #132]	; 0x84
 800754a:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800754e:	f04f 44e0 	mov.w	r4, #1879048192	; 0x70000000
 8007552:	fa94 f7a4 	rbit	r7, r4
 8007556:	fab7 f787 	clz	r7, r7
 800755a:	40fe      	lsrs	r6, r7
 800755c:	6086      	str	r6, [r0, #8]
  
  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIN));
 800755e:	f8d3 6088 	ldr.w	r6, [r3, #136]	; 0x88
 8007562:	4016      	ands	r6, r2
 8007564:	fa92 f2a2 	rbit	r2, r2
 8007568:	fab2 f282 	clz	r2, r2
 800756c:	fa26 f202 	lsr.w	r2, r6, r2
 8007570:	6142      	str	r2, [r0, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
 8007572:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007576:	400a      	ands	r2, r1
 8007578:	fa91 f6a1 	rbit	r6, r1
 800757c:	fab6 f686 	clz	r6, r6
 8007580:	40f2      	lsrs	r2, r6
 8007582:	6202      	str	r2, [r0, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ)); 
 8007584:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007588:	402a      	ands	r2, r5
 800758a:	fa95 f5a5 	rbit	r5, r5
 800758e:	fab5 f585 	clz	r5, r5
 8007592:	fa22 f505 	lsr.w	r5, r2, r5
 8007596:	6185      	str	r5, [r0, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR)); 
 8007598:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800759c:	4022      	ands	r2, r4
 800759e:	fa94 f4a4 	rbit	r4, r4
 80075a2:	fab4 f484 	clz	r4, r4
 80075a6:	fa22 f404 	lsr.w	r4, r2, r4
 80075aa:	61c4      	str	r4, [r0, #28]
  
  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> POSITION_VAL(RCC_DCKCFGR1_PLLI2SDIVQ));
 80075ac:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80075b0:	f002 021f 	and.w	r2, r2, #31
 80075b4:	241f      	movs	r4, #31
 80075b6:	fa94 f4a4 	rbit	r4, r4
 80075ba:	fab4 f484 	clz	r4, r4
 80075be:	40e2      	lsrs	r2, r4
 80075c0:	6242      	str	r2, [r0, #36]	; 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> POSITION_VAL(RCC_DCKCFGR1_PLLSAIDIVQ));
 80075c2:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80075c6:	f402 52f8 	and.w	r2, r2, #7936	; 0x1f00
 80075ca:	f44f 54f8 	mov.w	r4, #7936	; 0x1f00
 80075ce:	fa94 f4a4 	rbit	r4, r4
 80075d2:	fab4 f484 	clz	r4, r4
 80075d6:	40e2      	lsrs	r2, r4
 80075d8:	6282      	str	r2, [r0, #40]	; 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> POSITION_VAL(RCC_DCKCFGR1_PLLSAIDIVR));
 80075da:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80075de:	400a      	ands	r2, r1
 80075e0:	fa91 f1a1 	rbit	r1, r1
 80075e4:	fab1 f181 	clz	r1, r1
 80075e8:	fa22 f101 	lsr.w	r1, r2, r1
 80075ec:	62c1      	str	r1, [r0, #44]	; 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 80075ee:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80075f2:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 80075f6:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 80075f8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80075fc:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 8007600:	6402      	str	r2, [r0, #64]	; 0x40
  
  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 8007602:	689a      	ldr	r2, [r3, #8]
 8007604:	f402 0200 	and.w	r2, r2, #8388608	; 0x800000
 8007608:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 800760a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800760e:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8007612:	6642      	str	r2, [r0, #100]	; 0x64
  
  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 8007614:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007618:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 800761c:	6682      	str	r2, [r0, #104]	; 0x68
  
  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 800761e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007622:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8007626:	66c2      	str	r2, [r0, #108]	; 0x6c
  
  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 8007628:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800762c:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 8007630:	6702      	str	r2, [r0, #112]	; 0x70
  
  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 8007632:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007636:	f002 0203 	and.w	r2, r2, #3
 800763a:	6442      	str	r2, [r0, #68]	; 0x44
  
  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 800763c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007640:	f002 020c 	and.w	r2, r2, #12
 8007644:	6482      	str	r2, [r0, #72]	; 0x48
  
  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 8007646:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800764a:	f002 0230 	and.w	r2, r2, #48	; 0x30
 800764e:	64c2      	str	r2, [r0, #76]	; 0x4c
  
  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 8007650:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007654:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8007658:	6502      	str	r2, [r0, #80]	; 0x50
  
  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 800765a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800765e:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8007662:	6542      	str	r2, [r0, #84]	; 0x54
  
  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 8007664:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007668:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 800766c:	6582      	str	r2, [r0, #88]	; 0x58
  
  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 800766e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007672:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8007676:	65c2      	str	r2, [r0, #92]	; 0x5c
  
  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 8007678:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800767c:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8007680:	6602      	str	r2, [r0, #96]	; 0x60
  
  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007682:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007686:	f002 7240 	and.w	r2, r2, #50331648	; 0x3000000
 800768a:	6742      	str	r2, [r0, #116]	; 0x74
  
  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 800768c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007690:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8007694:	6782      	str	r2, [r0, #120]	; 0x78
  
  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 8007696:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800769a:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800769e:	67c2      	str	r2, [r0, #124]	; 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 80076a0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80076a4:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80076a8:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  
#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)  
  /* Get the SDMMC2 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc2ClockSelection = __HAL_RCC_GET_SDMMC2_SOURCE();
 80076ac:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80076b0:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 80076b4:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
	
  /* Get the DFSDM clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1ClockSelection = __HAL_RCC_GET_DFSDM1_SOURCE();
 80076b8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80076bc:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80076c0:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();  
 80076c4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80076c8:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 80076cc:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 80076d0:	6899      	ldr	r1, [r3, #8]
 80076d2:	f401 11f8 	and.w	r1, r1, #2031616	; 0x1f0000
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 80076d6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80076d8:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80076dc:	430a      	orrs	r2, r1
 80076de:	6302      	str	r2, [r0, #48]	; 0x30
  
  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 80076e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076e4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80076e8:	d103      	bne.n	80076f2 <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 80076ea:	2300      	movs	r3, #0
 80076ec:	6383      	str	r3, [r0, #56]	; 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 80076ee:	bcf0      	pop	{r4, r5, r6, r7}
 80076f0:	4770      	bx	lr
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 80076f2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80076f6:	6383      	str	r3, [r0, #56]	; 0x38
}
 80076f8:	e7f9      	b.n	80076ee <HAL_RCCEx_GetPeriphCLKConfig+0x1f6>
 80076fa:	bf00      	nop
 80076fc:	1cfffff1 	.word	0x1cfffff1
 8007700:	40023800 	.word	0x40023800

08007704 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007704:	b410      	push	{r4}
 8007706:	4603      	mov	r3, r0
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
  
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007708:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 800770c:	d006      	beq.n	800771c <HAL_RCCEx_GetPeriphCLKFreq+0x18>
  uint32_t frequency = 0;
 800770e:	2000      	movs	r0, #0
        break;
      }
    }
  }
  
  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8007710:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007714:	d073      	beq.n	80077fe <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
      }
    }
  }
  
  return frequency;
}
 8007716:	f85d 4b04 	ldr.w	r4, [sp], #4
 800771a:	4770      	bx	lr
    saiclocksource = RCC->DCKCFGR1;   
 800771c:	4a6f      	ldr	r2, [pc, #444]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 800771e:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 8007722:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
    switch (saiclocksource)
 8007726:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 800772a:	d064      	beq.n	80077f6 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 800772c:	d826      	bhi.n	800777c <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 800772e:	b38a      	cbz	r2, 8007794 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
 8007730:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8007734:	d120      	bne.n	8007778 <HAL_RCCEx_GetPeriphCLKFreq+0x74>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007736:	4a69      	ldr	r2, [pc, #420]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 8007738:	6852      	ldr	r2, [r2, #4]
 800773a:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 800773e:	d152      	bne.n	80077e6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007740:	4a66      	ldr	r2, [pc, #408]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 8007742:	6852      	ldr	r2, [r2, #4]
 8007744:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8007748:	4865      	ldr	r0, [pc, #404]	; (80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>)
 800774a:	fbb0 f0f2 	udiv	r0, r0, r2
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800774e:	4a63      	ldr	r2, [pc, #396]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 8007750:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
 8007754:	f3c1 6103 	ubfx	r1, r1, #24, #4
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8007758:	f8d2 4084 	ldr.w	r4, [r2, #132]	; 0x84
 800775c:	f3c4 1488 	ubfx	r4, r4, #6, #9
 8007760:	fb00 f004 	mul.w	r0, r0, r4
 8007764:	fbb0 f0f1 	udiv	r0, r0, r1
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1); 
 8007768:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800776c:	f002 021f 	and.w	r2, r2, #31
 8007770:	3201      	adds	r2, #1
        frequency = frequency/(tmpreg);
 8007772:	fbb0 f0f2 	udiv	r0, r0, r2
        break;
 8007776:	e7cb      	b.n	8007710 <HAL_RCCEx_GetPeriphCLKFreq+0xc>
    switch (saiclocksource)
 8007778:	2000      	movs	r0, #0
 800777a:	e7c9      	b.n	8007710 <HAL_RCCEx_GetPeriphCLKFreq+0xc>
 800777c:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8007780:	d106      	bne.n	8007790 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007782:	4a56      	ldr	r2, [pc, #344]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 8007784:	6852      	ldr	r2, [r2, #4]
 8007786:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 800778a:	d136      	bne.n	80077fa <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
          frequency = HSI_VALUE;
 800778c:	4854      	ldr	r0, [pc, #336]	; (80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>)
 800778e:	e7bf      	b.n	8007710 <HAL_RCCEx_GetPeriphCLKFreq+0xc>
    switch (saiclocksource)
 8007790:	2000      	movs	r0, #0
 8007792:	e7bd      	b.n	8007710 <HAL_RCCEx_GetPeriphCLKFreq+0xc>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007794:	4a51      	ldr	r2, [pc, #324]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 8007796:	6852      	ldr	r2, [r2, #4]
 8007798:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 800779c:	d11b      	bne.n	80077d6 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800779e:	4a4f      	ldr	r2, [pc, #316]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 80077a0:	6852      	ldr	r2, [r2, #4]
 80077a2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80077a6:	484e      	ldr	r0, [pc, #312]	; (80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>)
 80077a8:	fbb0 f0f2 	udiv	r0, r0, r2
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 80077ac:	4a4b      	ldr	r2, [pc, #300]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 80077ae:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 80077b2:	f3c1 6103 	ubfx	r1, r1, #24, #4
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 80077b6:	f8d2 4088 	ldr.w	r4, [r2, #136]	; 0x88
 80077ba:	f3c4 1488 	ubfx	r4, r4, #6, #9
 80077be:	fb00 f004 	mul.w	r0, r0, r4
 80077c2:	fbb0 f0f1 	udiv	r0, r0, r1
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 80077c6:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 80077ca:	f3c2 2204 	ubfx	r2, r2, #8, #5
 80077ce:	3201      	adds	r2, #1
        frequency = frequency/(tmpreg); 
 80077d0:	fbb0 f0f2 	udiv	r0, r0, r2
        break;       
 80077d4:	e79c      	b.n	8007710 <HAL_RCCEx_GetPeriphCLKFreq+0xc>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80077d6:	4a41      	ldr	r2, [pc, #260]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 80077d8:	6852      	ldr	r2, [r2, #4]
 80077da:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80077de:	4841      	ldr	r0, [pc, #260]	; (80078e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>)
 80077e0:	fbb0 f0f2 	udiv	r0, r0, r2
 80077e4:	e7e2      	b.n	80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80077e6:	4a3d      	ldr	r2, [pc, #244]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 80077e8:	6852      	ldr	r2, [r2, #4]
 80077ea:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80077ee:	483d      	ldr	r0, [pc, #244]	; (80078e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>)
 80077f0:	fbb0 f0f2 	udiv	r0, r0, r2
 80077f4:	e7ab      	b.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
        frequency = EXTERNAL_CLOCK_VALUE;
 80077f6:	483c      	ldr	r0, [pc, #240]	; (80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>)
 80077f8:	e78a      	b.n	8007710 <HAL_RCCEx_GetPeriphCLKFreq+0xc>
          frequency = HSE_VALUE;
 80077fa:	483a      	ldr	r0, [pc, #232]	; (80078e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>)
 80077fc:	e788      	b.n	8007710 <HAL_RCCEx_GetPeriphCLKFreq+0xc>
    saiclocksource = RCC->DCKCFGR1;   
 80077fe:	4b37      	ldr	r3, [pc, #220]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 8007800:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8007804:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
    switch (saiclocksource)
 8007808:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800780c:	d062      	beq.n	80078d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 800780e:	d825      	bhi.n	800785c <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8007810:	b37b      	cbz	r3, 8007872 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 8007812:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007816:	f47f af7e 	bne.w	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0x12>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800781a:	4b30      	ldr	r3, [pc, #192]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8007822:	d14f      	bne.n	80078c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007824:	4b2d      	ldr	r3, [pc, #180]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800782c:	482c      	ldr	r0, [pc, #176]	; (80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>)
 800782e:	fbb0 f0f3 	udiv	r0, r0, r3
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8007832:	4b2a      	ldr	r3, [pc, #168]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 8007834:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8007838:	f3c2 6203 	ubfx	r2, r2, #24, #4
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800783c:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8007840:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8007844:	fb00 f001 	mul.w	r0, r0, r1
 8007848:	fbb0 f0f2 	udiv	r0, r0, r2
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1); 
 800784c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007850:	f003 031f 	and.w	r3, r3, #31
 8007854:	3301      	adds	r3, #1
        frequency = frequency/(tmpreg);
 8007856:	fbb0 f0f3 	udiv	r0, r0, r3
        break;
 800785a:	e75c      	b.n	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0x12>
    switch (saiclocksource)
 800785c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007860:	f47f af59 	bne.w	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0x12>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007864:	4b1d      	ldr	r3, [pc, #116]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800786c:	d134      	bne.n	80078d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
          frequency = HSI_VALUE;
 800786e:	481c      	ldr	r0, [pc, #112]	; (80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>)
 8007870:	e751      	b.n	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0x12>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007872:	4b1a      	ldr	r3, [pc, #104]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800787a:	d11b      	bne.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800787c:	4b17      	ldr	r3, [pc, #92]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007884:	4816      	ldr	r0, [pc, #88]	; (80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>)
 8007886:	fbb0 f0f3 	udiv	r0, r0, r3
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800788a:	4b14      	ldr	r3, [pc, #80]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 800788c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007890:	f3c2 6203 	ubfx	r2, r2, #24, #4
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8007894:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8007898:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800789c:	fb00 f001 	mul.w	r0, r0, r1
 80078a0:	fbb0 f0f2 	udiv	r0, r0, r2
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 80078a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078a8:	f3c3 2304 	ubfx	r3, r3, #8, #5
 80078ac:	3301      	adds	r3, #1
        frequency = frequency/(tmpreg); 
 80078ae:	fbb0 f0f3 	udiv	r0, r0, r3
        break;       
 80078b2:	e730      	b.n	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0x12>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80078b4:	4b09      	ldr	r3, [pc, #36]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80078bc:	4809      	ldr	r0, [pc, #36]	; (80078e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>)
 80078be:	fbb0 f0f3 	udiv	r0, r0, r3
 80078c2:	e7e2      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80078c4:	4b05      	ldr	r3, [pc, #20]	; (80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80078cc:	4805      	ldr	r0, [pc, #20]	; (80078e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>)
 80078ce:	fbb0 f0f3 	udiv	r0, r0, r3
 80078d2:	e7ae      	b.n	8007832 <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
        frequency = EXTERNAL_CLOCK_VALUE;
 80078d4:	4804      	ldr	r0, [pc, #16]	; (80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>)
 80078d6:	e71e      	b.n	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0x12>
          frequency = HSE_VALUE;
 80078d8:	4802      	ldr	r0, [pc, #8]	; (80078e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>)
  return frequency;
 80078da:	e71c      	b.n	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0x12>
 80078dc:	40023800 	.word	0x40023800
 80078e0:	00f42400 	.word	0x00f42400
 80078e4:	017d7840 	.word	0x017d7840
 80078e8:	00bb8000 	.word	0x00bb8000

080078ec <SAI_InterruptFlag>:
 */
static uint32_t SAI_InterruptFlag(SAI_HandleTypeDef *hsai, uint32_t mode)
{
  uint32_t tmpIT = SAI_IT_OVRUDR;
  
  if(mode == SAI_MODE_IT)
 80078ec:	2901      	cmp	r1, #1
 80078ee:	d00a      	beq.n	8007906 <SAI_InterruptFlag+0x1a>
  uint32_t tmpIT = SAI_IT_OVRUDR;
 80078f0:	2301      	movs	r3, #1
  {
    tmpIT|= SAI_IT_FREQ;
  }

  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80078f2:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80078f4:	2a08      	cmp	r2, #8
 80078f6:	d008      	beq.n	800790a <SAI_InterruptFlag+0x1e>
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
  {
    tmpIT|= SAI_IT_CNRDY;
  }

  if((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80078f8:	6842      	ldr	r2, [r0, #4]
 80078fa:	3a02      	subs	r2, #2
 80078fc:	2a01      	cmp	r2, #1
 80078fe:	d90c      	bls.n	800791a <SAI_InterruptFlag+0x2e>
    tmpIT|= SAI_IT_AFSDET | SAI_IT_LFSDET;
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT|= SAI_IT_WCKCFG;
 8007900:	f043 0004 	orr.w	r0, r3, #4
  }
  return tmpIT;
}
 8007904:	4770      	bx	lr
    tmpIT|= SAI_IT_FREQ;
 8007906:	2309      	movs	r3, #9
 8007908:	e7f3      	b.n	80078f2 <SAI_InterruptFlag+0x6>
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800790a:	6842      	ldr	r2, [r0, #4]
  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800790c:	2a01      	cmp	r2, #1
 800790e:	bf18      	it	ne
 8007910:	2a03      	cmpne	r2, #3
 8007912:	d1f1      	bne.n	80078f8 <SAI_InterruptFlag+0xc>
    tmpIT|= SAI_IT_CNRDY;
 8007914:	f043 0310 	orr.w	r3, r3, #16
 8007918:	e7ee      	b.n	80078f8 <SAI_InterruptFlag+0xc>
    tmpIT|= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800791a:	f043 0060 	orr.w	r0, r3, #96	; 0x60
 800791e:	4770      	bx	lr

08007920 <SAI_Disable>:
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock /7/1000);
 8007920:	4b0e      	ldr	r3, [pc, #56]	; (800795c <SAI_Disable+0x3c>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4a0e      	ldr	r2, [pc, #56]	; (8007960 <SAI_Disable+0x40>)
 8007926:	fba2 2303 	umull	r2, r3, r2, r3
 800792a:	0b1b      	lsrs	r3, r3, #12
 800792c:	009b      	lsls	r3, r3, #2
  HAL_StatusTypeDef status = HAL_OK;

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800792e:	6801      	ldr	r1, [r0, #0]
 8007930:	680a      	ldr	r2, [r1, #0]
 8007932:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007936:	600a      	str	r2, [r1, #0]

  do 
  {
    /* Check for the Timeout */
    if (count-- == 0)
 8007938:	461a      	mov	r2, r3
 800793a:	3b01      	subs	r3, #1
 800793c:	b132      	cbz	r2, 800794c <SAI_Disable+0x2c>
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
      status = HAL_TIMEOUT;
      break;
    }
  } while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800793e:	6802      	ldr	r2, [r0, #0]
 8007940:	6812      	ldr	r2, [r2, #0]
 8007942:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8007946:	d1f7      	bne.n	8007938 <SAI_Disable+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8007948:	2000      	movs	r0, #0

  return status;
}
 800794a:	4770      	bx	lr
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800794c:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8007950:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007954:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
      status = HAL_TIMEOUT;
 8007958:	2003      	movs	r0, #3
      break;
 800795a:	4770      	bx	lr
 800795c:	200000b0 	.word	0x200000b0
 8007960:	95cbec1b 	.word	0x95cbec1b

08007964 <HAL_SAI_MspInit>:
}
 8007964:	4770      	bx	lr
	...

08007968 <HAL_SAI_Init>:
  if(hsai == NULL)
 8007968:	2800      	cmp	r0, #0
 800796a:	f000 80eb 	beq.w	8007b44 <HAL_SAI_Init+0x1dc>
{
 800796e:	b570      	push	{r4, r5, r6, lr}
 8007970:	4604      	mov	r4, r0
  if(hsai->State == HAL_SAI_STATE_RESET)
 8007972:	f890 307d 	ldrb.w	r3, [r0, #125]	; 0x7d
 8007976:	2b00      	cmp	r3, #0
 8007978:	f000 80b9 	beq.w	8007aee <HAL_SAI_Init+0x186>
  hsai->State = HAL_SAI_STATE_BUSY;
 800797c:	2302      	movs	r3, #2
 800797e:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
  SAI_Disable(hsai);
 8007982:	4620      	mov	r0, r4
 8007984:	f7ff ffcc 	bl	8007920 <SAI_Disable>
  switch(hsai->Init.SynchroExt)
 8007988:	68e3      	ldr	r3, [r4, #12]
 800798a:	2b01      	cmp	r3, #1
 800798c:	f000 80b4 	beq.w	8007af8 <HAL_SAI_Init+0x190>
 8007990:	2b02      	cmp	r3, #2
 8007992:	f040 80b3 	bne.w	8007afc <HAL_SAI_Init+0x194>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8007996:	2220      	movs	r2, #32
  switch(hsai->Init.Synchro)
 8007998:	68a3      	ldr	r3, [r4, #8]
 800799a:	2b02      	cmp	r3, #2
 800799c:	f000 80b8 	beq.w	8007b10 <HAL_SAI_Init+0x1a8>
 80079a0:	2b03      	cmp	r3, #3
 80079a2:	f000 80b0 	beq.w	8007b06 <HAL_SAI_Init+0x19e>
 80079a6:	2b01      	cmp	r3, #1
 80079a8:	f000 80aa 	beq.w	8007b00 <HAL_SAI_Init+0x198>
 80079ac:	2500      	movs	r5, #0
  if((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80079ae:	6823      	ldr	r3, [r4, #0]
 80079b0:	4865      	ldr	r0, [pc, #404]	; (8007b48 <HAL_SAI_Init+0x1e0>)
 80079b2:	4966      	ldr	r1, [pc, #408]	; (8007b4c <HAL_SAI_Init+0x1e4>)
 80079b4:	428b      	cmp	r3, r1
 80079b6:	bf18      	it	ne
 80079b8:	4283      	cmpne	r3, r0
 80079ba:	f040 80ac 	bne.w	8007b16 <HAL_SAI_Init+0x1ae>
    SAI1->GCR = tmpregisterGCR;
 80079be:	4b64      	ldr	r3, [pc, #400]	; (8007b50 <HAL_SAI_Init+0x1e8>)
 80079c0:	601a      	str	r2, [r3, #0]
  if(hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80079c2:	69e3      	ldr	r3, [r4, #28]
 80079c4:	b323      	cbz	r3, 8007a10 <HAL_SAI_Init+0xa8>
    if((hsai->Instance == SAI1_Block_A ) || (hsai->Instance == SAI1_Block_B ))
 80079c6:	6823      	ldr	r3, [r4, #0]
 80079c8:	495f      	ldr	r1, [pc, #380]	; (8007b48 <HAL_SAI_Init+0x1e0>)
 80079ca:	4a60      	ldr	r2, [pc, #384]	; (8007b4c <HAL_SAI_Init+0x1e4>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	bf18      	it	ne
 80079d0:	428b      	cmpne	r3, r1
 80079d2:	f000 80a3 	beq.w	8007b1c <HAL_SAI_Init+0x1b4>
    uint32_t freq = 0;
 80079d6:	2000      	movs	r0, #0
    if((hsai->Instance == SAI2_Block_A ) || (hsai->Instance == SAI2_Block_B ))
 80079d8:	6823      	ldr	r3, [r4, #0]
 80079da:	495e      	ldr	r1, [pc, #376]	; (8007b54 <HAL_SAI_Init+0x1ec>)
 80079dc:	4a5e      	ldr	r2, [pc, #376]	; (8007b58 <HAL_SAI_Init+0x1f0>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	bf18      	it	ne
 80079e2:	428b      	cmpne	r3, r1
 80079e4:	f000 809f 	beq.w	8007b26 <HAL_SAI_Init+0x1be>
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 80079e8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80079ec:	0040      	lsls	r0, r0, #1
 80079ee:	69e3      	ldr	r3, [r4, #28]
 80079f0:	025b      	lsls	r3, r3, #9
 80079f2:	fbb0 f0f3 	udiv	r0, r0, r3
    hsai->Init.Mckdiv = tmpval / 10;
 80079f6:	4b59      	ldr	r3, [pc, #356]	; (8007b5c <HAL_SAI_Init+0x1f4>)
 80079f8:	fba3 2300 	umull	r2, r3, r3, r0
 80079fc:	08db      	lsrs	r3, r3, #3
 80079fe:	6223      	str	r3, [r4, #32]
    if((tmpval % 10) > 8)
 8007a00:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8007a04:	eba0 0042 	sub.w	r0, r0, r2, lsl #1
 8007a08:	2808      	cmp	r0, #8
 8007a0a:	d901      	bls.n	8007a10 <HAL_SAI_Init+0xa8>
      hsai->Init.Mckdiv+= 1;
 8007a0c:	3301      	adds	r3, #1
 8007a0e:	6223      	str	r3, [r4, #32]
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007a10:	6862      	ldr	r2, [r4, #4]
 8007a12:	2a02      	cmp	r2, #2
 8007a14:	bf14      	ite	ne
 8007a16:	2300      	movne	r3, #0
 8007a18:	2301      	moveq	r3, #1
 8007a1a:	2a00      	cmp	r2, #0
 8007a1c:	bf08      	it	eq
 8007a1e:	2301      	moveq	r3, #1
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	f000 8087 	beq.w	8007b34 <HAL_SAI_Init+0x1cc>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8007a26:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	f000 8081 	beq.w	8007b30 <HAL_SAI_Init+0x1c8>
 8007a2e:	f44f 7600 	mov.w	r6, #512	; 0x200
  hsai->Instance->CR1&=~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007a32:	6821      	ldr	r1, [r4, #0]
 8007a34:	680b      	ldr	r3, [r1, #0]
 8007a36:	4a4a      	ldr	r2, [pc, #296]	; (8007b60 <HAL_SAI_Init+0x1f8>)
 8007a38:	401a      	ands	r2, r3
 8007a3a:	600a      	str	r2, [r1, #0]
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007a3c:	6822      	ldr	r2, [r4, #0]
 8007a3e:	6811      	ldr	r1, [r2, #0]
 8007a40:	6863      	ldr	r3, [r4, #4]
 8007a42:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007a44:	4303      	orrs	r3, r0
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007a46:	6b60      	ldr	r0, [r4, #52]	; 0x34
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007a48:	4303      	orrs	r3, r0
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007a4a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007a4c:	4303      	orrs	r3, r0
 8007a4e:	4333      	orrs	r3, r6
                        ckstr_bits | syncen_bits |                               \
 8007a50:	432b      	orrs	r3, r5
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007a52:	6a60      	ldr	r0, [r4, #36]	; 0x24
                        ckstr_bits | syncen_bits |                               \
 8007a54:	4303      	orrs	r3, r0
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007a56:	6920      	ldr	r0, [r4, #16]
 8007a58:	4303      	orrs	r3, r0
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8007a5a:	6960      	ldr	r0, [r4, #20]
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007a5c:	4303      	orrs	r3, r0
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8007a5e:	6a20      	ldr	r0, [r4, #32]
 8007a60:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007a64:	430b      	orrs	r3, r1
 8007a66:	6013      	str	r3, [r2, #0]
  hsai->Instance->CR2&= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8007a68:	6822      	ldr	r2, [r4, #0]
 8007a6a:	6851      	ldr	r1, [r2, #4]
 8007a6c:	4b3d      	ldr	r3, [pc, #244]	; (8007b64 <HAL_SAI_Init+0x1fc>)
 8007a6e:	400b      	ands	r3, r1
 8007a70:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8007a72:	6821      	ldr	r1, [r4, #0]
 8007a74:	684a      	ldr	r2, [r1, #4]
 8007a76:	69a3      	ldr	r3, [r4, #24]
 8007a78:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8007a7a:	4303      	orrs	r3, r0
 8007a7c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8007a7e:	4303      	orrs	r3, r0
 8007a80:	4313      	orrs	r3, r2
 8007a82:	604b      	str	r3, [r1, #4]
  hsai->Instance->FRCR&=(~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8007a84:	6822      	ldr	r2, [r4, #0]
 8007a86:	6891      	ldr	r1, [r2, #8]
 8007a88:	4b37      	ldr	r3, [pc, #220]	; (8007b68 <HAL_SAI_Init+0x200>)
 8007a8a:	400b      	ands	r3, r1
 8007a8c:	6093      	str	r3, [r2, #8]
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8007a8e:	6820      	ldr	r0, [r4, #0]
 8007a90:	6882      	ldr	r2, [r0, #8]
 8007a92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007a94:	3b01      	subs	r3, #1
                          hsai->FrameInit.FSOffset |
 8007a96:	6d21      	ldr	r1, [r4, #80]	; 0x50
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8007a98:	430b      	orrs	r3, r1
                          hsai->FrameInit.FSDefinition |
 8007a9a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
                          hsai->FrameInit.FSOffset |
 8007a9c:	430b      	orrs	r3, r1
                          hsai->FrameInit.FSPolarity   |
 8007a9e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
                          hsai->FrameInit.FSDefinition |
 8007aa0:	430b      	orrs	r3, r1
                          ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8007aa2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007aa4:	3901      	subs	r1, #1
                          hsai->FrameInit.FSPolarity   |
 8007aa6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	6083      	str	r3, [r0, #8]
  hsai->Instance->SLOTR&= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8007aae:	6822      	ldr	r2, [r4, #0]
 8007ab0:	68d3      	ldr	r3, [r2, #12]
 8007ab2:	f423 637d 	bic.w	r3, r3, #4048	; 0xfd0
 8007ab6:	f023 030f 	bic.w	r3, r3, #15
 8007aba:	041b      	lsls	r3, r3, #16
 8007abc:	0c1b      	lsrs	r3, r3, #16
 8007abe:	60d3      	str	r3, [r2, #12]
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8007ac0:	6820      	ldr	r0, [r4, #0]
 8007ac2:	68c2      	ldr	r2, [r0, #12]
 8007ac4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007ac6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007ac8:	430b      	orrs	r3, r1
                          | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8007aca:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8007acc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8007ad0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007ad2:	3901      	subs	r1, #1
 8007ad4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	60c3      	str	r3, [r0, #12]
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007adc:	2000      	movs	r0, #0
 8007ade:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  hsai->State= HAL_SAI_STATE_READY;
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
  __HAL_UNLOCK(hsai);
 8007ae8:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
}
 8007aec:	bd70      	pop	{r4, r5, r6, pc}
    hsai->Lock = HAL_UNLOCKED;
 8007aee:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    HAL_SAI_MspInit(hsai);
 8007af2:	f7ff ff37 	bl	8007964 <HAL_SAI_MspInit>
 8007af6:	e741      	b.n	800797c <HAL_SAI_Init+0x14>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8007af8:	2210      	movs	r2, #16
 8007afa:	e74d      	b.n	8007998 <HAL_SAI_Init+0x30>
  switch(hsai->Init.SynchroExt)
 8007afc:	2200      	movs	r2, #0
 8007afe:	e74b      	b.n	8007998 <HAL_SAI_Init+0x30>
        syncen_bits = SAI_xCR1_SYNCEN_0;
 8007b00:	f44f 6580 	mov.w	r5, #1024	; 0x400
 8007b04:	e753      	b.n	80079ae <HAL_SAI_Init+0x46>
        tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8007b06:	f042 0201 	orr.w	r2, r2, #1
        syncen_bits = SAI_xCR1_SYNCEN_1;
 8007b0a:	f44f 6500 	mov.w	r5, #2048	; 0x800
      break;
 8007b0e:	e74e      	b.n	80079ae <HAL_SAI_Init+0x46>
        syncen_bits = SAI_xCR1_SYNCEN_1;
 8007b10:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8007b14:	e74b      	b.n	80079ae <HAL_SAI_Init+0x46>
    SAI2->GCR = tmpregisterGCR;
 8007b16:	4b15      	ldr	r3, [pc, #84]	; (8007b6c <HAL_SAI_Init+0x204>)
 8007b18:	601a      	str	r2, [r3, #0]
 8007b1a:	e752      	b.n	80079c2 <HAL_SAI_Init+0x5a>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8007b1c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8007b20:	f7ff fdf0 	bl	8007704 <HAL_RCCEx_GetPeriphCLKFreq>
 8007b24:	e758      	b.n	80079d8 <HAL_SAI_Init+0x70>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8007b26:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007b2a:	f7ff fdeb 	bl	8007704 <HAL_RCCEx_GetPeriphCLKFreq>
 8007b2e:	e75b      	b.n	80079e8 <HAL_SAI_Init+0x80>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8007b30:	2600      	movs	r6, #0
 8007b32:	e77e      	b.n	8007a32 <HAL_SAI_Init+0xca>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8007b34:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007b36:	2b01      	cmp	r3, #1
 8007b38:	d001      	beq.n	8007b3e <HAL_SAI_Init+0x1d6>
 8007b3a:	2600      	movs	r6, #0
 8007b3c:	e779      	b.n	8007a32 <HAL_SAI_Init+0xca>
 8007b3e:	f44f 7600 	mov.w	r6, #512	; 0x200
 8007b42:	e776      	b.n	8007a32 <HAL_SAI_Init+0xca>
    return HAL_ERROR;
 8007b44:	2001      	movs	r0, #1
}
 8007b46:	4770      	bx	lr
 8007b48:	40015804 	.word	0x40015804
 8007b4c:	40015824 	.word	0x40015824
 8007b50:	40015800 	.word	0x40015800
 8007b54:	40015c04 	.word	0x40015c04
 8007b58:	40015c24 	.word	0x40015c24
 8007b5c:	cccccccd 	.word	0xcccccccd
 8007b60:	ff05c010 	.word	0xff05c010
 8007b64:	ffff1ff0 	.word	0xffff1ff0
 8007b68:	fff88000 	.word	0xfff88000
 8007b6c:	40015c00 	.word	0x40015c00

08007b70 <HAL_SAI_MspDeInit>:
}
 8007b70:	4770      	bx	lr

08007b72 <HAL_SAI_DeInit>:
  if(hsai == NULL)
 8007b72:	b1e8      	cbz	r0, 8007bb0 <HAL_SAI_DeInit+0x3e>
{
 8007b74:	b538      	push	{r3, r4, r5, lr}
 8007b76:	4604      	mov	r4, r0
  hsai->State = HAL_SAI_STATE_BUSY;
 8007b78:	2302      	movs	r3, #2
 8007b7a:	f880 307d 	strb.w	r3, [r0, #125]	; 0x7d
  hsai->Instance->IMR = 0;
 8007b7e:	6803      	ldr	r3, [r0, #0]
 8007b80:	2500      	movs	r5, #0
 8007b82:	611d      	str	r5, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8007b84:	6803      	ldr	r3, [r0, #0]
 8007b86:	f04f 32ff 	mov.w	r2, #4294967295
 8007b8a:	619a      	str	r2, [r3, #24]
  SAI_Disable(hsai);
 8007b8c:	f7ff fec8 	bl	8007920 <SAI_Disable>
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8007b90:	6822      	ldr	r2, [r4, #0]
 8007b92:	6853      	ldr	r3, [r2, #4]
 8007b94:	f043 0308 	orr.w	r3, r3, #8
 8007b98:	6053      	str	r3, [r2, #4]
  HAL_SAI_MspDeInit(hsai);
 8007b9a:	4620      	mov	r0, r4
 8007b9c:	f7ff ffe8 	bl	8007b70 <HAL_SAI_MspDeInit>
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007ba0:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  hsai->State = HAL_SAI_STATE_RESET;
 8007ba4:	f884 507d 	strb.w	r5, [r4, #125]	; 0x7d
  __HAL_UNLOCK(hsai);
 8007ba8:	f884 507c 	strb.w	r5, [r4, #124]	; 0x7c
  return HAL_OK;
 8007bac:	4628      	mov	r0, r5
}
 8007bae:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8007bb0:	2001      	movs	r0, #1
}
 8007bb2:	4770      	bx	lr

08007bb4 <HAL_SAI_Transmit_DMA>:
{
 8007bb4:	b570      	push	{r4, r5, r6, lr}
  if((pData == NULL) || (Size == 0))
 8007bb6:	4613      	mov	r3, r2
 8007bb8:	fab2 f282 	clz	r2, r2
 8007bbc:	0952      	lsrs	r2, r2, #5
 8007bbe:	2900      	cmp	r1, #0
 8007bc0:	bf08      	it	eq
 8007bc2:	2201      	moveq	r2, #1
 8007bc4:	2a00      	cmp	r2, #0
 8007bc6:	d14b      	bne.n	8007c60 <HAL_SAI_Transmit_DMA+0xac>
 8007bc8:	4604      	mov	r4, r0
  if(hsai->State == HAL_SAI_STATE_READY)
 8007bca:	f894 507d 	ldrb.w	r5, [r4, #125]	; 0x7d
 8007bce:	b2ed      	uxtb	r5, r5
 8007bd0:	2d01      	cmp	r5, #1
 8007bd2:	d148      	bne.n	8007c66 <HAL_SAI_Transmit_DMA+0xb2>
    __HAL_LOCK(hsai);
 8007bd4:	f894 207c 	ldrb.w	r2, [r4, #124]	; 0x7c
 8007bd8:	2a01      	cmp	r2, #1
 8007bda:	d046      	beq.n	8007c6a <HAL_SAI_Transmit_DMA+0xb6>
 8007bdc:	2201      	movs	r2, #1
 8007bde:	f884 207c 	strb.w	r2, [r4, #124]	; 0x7c
    hsai->pBuffPtr = pData;
 8007be2:	6661      	str	r1, [r4, #100]	; 0x64
    hsai->XferSize = Size;
 8007be4:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
    hsai->XferCount = Size;
 8007be8:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007bec:	2300      	movs	r3, #0
 8007bee:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8007bf2:	2212      	movs	r2, #18
 8007bf4:	f884 207d 	strb.w	r2, [r4, #125]	; 0x7d
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8007bf8:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8007bfa:	491d      	ldr	r1, [pc, #116]	; (8007c70 <HAL_SAI_Transmit_DMA+0xbc>)
 8007bfc:	6411      	str	r1, [r2, #64]	; 0x40
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8007bfe:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8007c00:	491c      	ldr	r1, [pc, #112]	; (8007c74 <HAL_SAI_Transmit_DMA+0xc0>)
 8007c02:	63d1      	str	r1, [r2, #60]	; 0x3c
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8007c04:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8007c06:	491c      	ldr	r1, [pc, #112]	; (8007c78 <HAL_SAI_Transmit_DMA+0xc4>)
 8007c08:	64d1      	str	r1, [r2, #76]	; 0x4c
    hsai->hdmatx->XferAbortCallback = NULL;
 8007c0a:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8007c0c:	6513      	str	r3, [r2, #80]	; 0x50
    if(HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8007c0e:	6822      	ldr	r2, [r4, #0]
 8007c10:	f8b4 3068 	ldrh.w	r3, [r4, #104]	; 0x68
 8007c14:	321c      	adds	r2, #28
 8007c16:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8007c18:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8007c1a:	f7fc f982 	bl	8003f22 <HAL_DMA_Start_IT>
 8007c1e:	4606      	mov	r6, r0
 8007c20:	b118      	cbz	r0, 8007c2a <HAL_SAI_Transmit_DMA+0x76>
      __HAL_UNLOCK(hsai);
 8007c22:	2300      	movs	r3, #0
 8007c24:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
      return  HAL_ERROR;
 8007c28:	e01b      	b.n	8007c62 <HAL_SAI_Transmit_DMA+0xae>
    if((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8007c2a:	6823      	ldr	r3, [r4, #0]
 8007c2c:	681a      	ldr	r2, [r3, #0]
 8007c2e:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8007c32:	d103      	bne.n	8007c3c <HAL_SAI_Transmit_DMA+0x88>
      __HAL_SAI_ENABLE(hsai);
 8007c34:	681a      	ldr	r2, [r3, #0]
 8007c36:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007c3a:	601a      	str	r2, [r3, #0]
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007c3c:	2100      	movs	r1, #0
 8007c3e:	4620      	mov	r0, r4
 8007c40:	f7ff fe54 	bl	80078ec <SAI_InterruptFlag>
 8007c44:	6822      	ldr	r2, [r4, #0]
 8007c46:	6913      	ldr	r3, [r2, #16]
 8007c48:	4303      	orrs	r3, r0
 8007c4a:	6113      	str	r3, [r2, #16]
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8007c4c:	6822      	ldr	r2, [r4, #0]
 8007c4e:	6813      	ldr	r3, [r2, #0]
 8007c50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c54:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(hsai);
 8007c56:	2300      	movs	r3, #0
 8007c58:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
    return HAL_OK;
 8007c5c:	4635      	mov	r5, r6
 8007c5e:	e000      	b.n	8007c62 <HAL_SAI_Transmit_DMA+0xae>
    return  HAL_ERROR;
 8007c60:	2501      	movs	r5, #1
}
 8007c62:	4628      	mov	r0, r5
 8007c64:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8007c66:	2502      	movs	r5, #2
 8007c68:	e7fb      	b.n	8007c62 <HAL_SAI_Transmit_DMA+0xae>
    __HAL_LOCK(hsai);
 8007c6a:	2502      	movs	r5, #2
 8007c6c:	e7f9      	b.n	8007c62 <HAL_SAI_Transmit_DMA+0xae>
 8007c6e:	bf00      	nop
 8007c70:	08007d81 	.word	0x08007d81
 8007c74:	08007d45 	.word	0x08007d45
 8007c78:	08007dd1 	.word	0x08007dd1

08007c7c <HAL_SAI_Receive_DMA>:
{
 8007c7c:	b570      	push	{r4, r5, r6, lr}
  if((pData == NULL) || (Size == 0))
 8007c7e:	4613      	mov	r3, r2
 8007c80:	fab2 f282 	clz	r2, r2
 8007c84:	0952      	lsrs	r2, r2, #5
 8007c86:	2900      	cmp	r1, #0
 8007c88:	bf08      	it	eq
 8007c8a:	2201      	moveq	r2, #1
 8007c8c:	2a00      	cmp	r2, #0
 8007c8e:	d14b      	bne.n	8007d28 <HAL_SAI_Receive_DMA+0xac>
 8007c90:	4604      	mov	r4, r0
  if(hsai->State == HAL_SAI_STATE_READY)
 8007c92:	f894 507d 	ldrb.w	r5, [r4, #125]	; 0x7d
 8007c96:	b2ed      	uxtb	r5, r5
 8007c98:	2d01      	cmp	r5, #1
 8007c9a:	d148      	bne.n	8007d2e <HAL_SAI_Receive_DMA+0xb2>
    __HAL_LOCK(hsai);
 8007c9c:	f894 207c 	ldrb.w	r2, [r4, #124]	; 0x7c
 8007ca0:	2a01      	cmp	r2, #1
 8007ca2:	d046      	beq.n	8007d32 <HAL_SAI_Receive_DMA+0xb6>
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	f884 207c 	strb.w	r2, [r4, #124]	; 0x7c
    hsai->pBuffPtr = pData;
 8007caa:	6661      	str	r1, [r4, #100]	; 0x64
    hsai->XferSize = Size;
 8007cac:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
    hsai->XferCount = Size;
 8007cb0:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8007cba:	2222      	movs	r2, #34	; 0x22
 8007cbc:	f884 207d 	strb.w	r2, [r4, #125]	; 0x7d
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8007cc0:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8007cc2:	491d      	ldr	r1, [pc, #116]	; (8007d38 <HAL_SAI_Receive_DMA+0xbc>)
 8007cc4:	6411      	str	r1, [r2, #64]	; 0x40
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8007cc6:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8007cc8:	491c      	ldr	r1, [pc, #112]	; (8007d3c <HAL_SAI_Receive_DMA+0xc0>)
 8007cca:	63d1      	str	r1, [r2, #60]	; 0x3c
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8007ccc:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8007cce:	491c      	ldr	r1, [pc, #112]	; (8007d40 <HAL_SAI_Receive_DMA+0xc4>)
 8007cd0:	64d1      	str	r1, [r2, #76]	; 0x4c
    hsai->hdmarx->XferAbortCallback = NULL;
 8007cd2:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8007cd4:	6513      	str	r3, [r2, #80]	; 0x50
    if(HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8007cd6:	6821      	ldr	r1, [r4, #0]
 8007cd8:	f8b4 3068 	ldrh.w	r3, [r4, #104]	; 0x68
 8007cdc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007cde:	311c      	adds	r1, #28
 8007ce0:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8007ce2:	f7fc f91e 	bl	8003f22 <HAL_DMA_Start_IT>
 8007ce6:	4606      	mov	r6, r0
 8007ce8:	b118      	cbz	r0, 8007cf2 <HAL_SAI_Receive_DMA+0x76>
      __HAL_UNLOCK(hsai);
 8007cea:	2300      	movs	r3, #0
 8007cec:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
      return  HAL_ERROR;
 8007cf0:	e01b      	b.n	8007d2a <HAL_SAI_Receive_DMA+0xae>
    if((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8007cf2:	6823      	ldr	r3, [r4, #0]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8007cfa:	d103      	bne.n	8007d04 <HAL_SAI_Receive_DMA+0x88>
      __HAL_SAI_ENABLE(hsai);
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007d02:	601a      	str	r2, [r3, #0]
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007d04:	2100      	movs	r1, #0
 8007d06:	4620      	mov	r0, r4
 8007d08:	f7ff fdf0 	bl	80078ec <SAI_InterruptFlag>
 8007d0c:	6822      	ldr	r2, [r4, #0]
 8007d0e:	6913      	ldr	r3, [r2, #16]
 8007d10:	4303      	orrs	r3, r0
 8007d12:	6113      	str	r3, [r2, #16]
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8007d14:	6822      	ldr	r2, [r4, #0]
 8007d16:	6813      	ldr	r3, [r2, #0]
 8007d18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d1c:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(hsai);
 8007d1e:	2300      	movs	r3, #0
 8007d20:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
    return HAL_OK;
 8007d24:	4635      	mov	r5, r6
 8007d26:	e000      	b.n	8007d2a <HAL_SAI_Receive_DMA+0xae>
    return  HAL_ERROR;
 8007d28:	2501      	movs	r5, #1
}
 8007d2a:	4628      	mov	r0, r5
 8007d2c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8007d2e:	2502      	movs	r5, #2
 8007d30:	e7fb      	b.n	8007d2a <HAL_SAI_Receive_DMA+0xae>
    __HAL_LOCK(hsai);
 8007d32:	2502      	movs	r5, #2
 8007d34:	e7f9      	b.n	8007d2a <HAL_SAI_Receive_DMA+0xae>
 8007d36:	bf00      	nop
 8007d38:	08007dc7 	.word	0x08007dc7
 8007d3c:	08007d8b 	.word	0x08007d8b
 8007d40:	08007dd1 	.word	0x08007dd1

08007d44 <SAI_DMATxCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8007d44:	b510      	push	{r4, lr}
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef* )hdma)->Parent;
 8007d46:	6b84      	ldr	r4, [r0, #56]	; 0x38

  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0)
 8007d48:	6803      	ldr	r3, [r0, #0]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8007d50:	d112      	bne.n	8007d78 <SAI_DMATxCplt+0x34>
  {
    hsai->XferCount = 0;
 8007d52:	2100      	movs	r1, #0
 8007d54:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
    
    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8007d58:	6822      	ldr	r2, [r4, #0]
 8007d5a:	6813      	ldr	r3, [r2, #0]
 8007d5c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007d60:	6013      	str	r3, [r2, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007d62:	4620      	mov	r0, r4
 8007d64:	f7ff fdc2 	bl	80078ec <SAI_InterruptFlag>
 8007d68:	6822      	ldr	r2, [r4, #0]
 8007d6a:	6913      	ldr	r3, [r2, #16]
 8007d6c:	ea23 0300 	bic.w	r3, r3, r0
 8007d70:	6113      	str	r3, [r2, #16]
    
    hsai->State= HAL_SAI_STATE_READY;
 8007d72:	2301      	movs	r3, #1
 8007d74:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
  }
  HAL_SAI_TxCpltCallback(hsai);
 8007d78:	4620      	mov	r0, r4
 8007d7a:	f7f9 fc90 	bl	800169e <HAL_SAI_TxCpltCallback>
}
 8007d7e:	bd10      	pop	{r4, pc}

08007d80 <SAI_DMATxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007d80:	b508      	push	{r3, lr}
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

  HAL_SAI_TxHalfCpltCallback(hsai);
 8007d82:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8007d84:	f7f9 fc8f 	bl	80016a6 <HAL_SAI_TxHalfCpltCallback>
}
 8007d88:	bd08      	pop	{r3, pc}

08007d8a <SAI_DMARxCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8007d8a:	b510      	push	{r4, lr}
  SAI_HandleTypeDef* hsai = ( SAI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007d8c:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0)
 8007d8e:	6803      	ldr	r3, [r0, #0]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f413 7f80 	tst.w	r3, #256	; 0x100
 8007d96:	d112      	bne.n	8007dbe <SAI_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8007d98:	6822      	ldr	r2, [r4, #0]
 8007d9a:	6813      	ldr	r3, [r2, #0]
 8007d9c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007da0:	6013      	str	r3, [r2, #0]
    hsai->XferCount = 0;
 8007da2:	2100      	movs	r1, #0
 8007da4:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007da8:	4620      	mov	r0, r4
 8007daa:	f7ff fd9f 	bl	80078ec <SAI_InterruptFlag>
 8007dae:	6822      	ldr	r2, [r4, #0]
 8007db0:	6913      	ldr	r3, [r2, #16]
 8007db2:	ea23 0300 	bic.w	r3, r3, r0
 8007db6:	6113      	str	r3, [r2, #16]
    
    hsai->State = HAL_SAI_STATE_READY;
 8007db8:	2301      	movs	r3, #1
 8007dba:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
  }
  HAL_SAI_RxCpltCallback(hsai);
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	f7f9 fd2f 	bl	8001822 <HAL_SAI_RxCpltCallback>
}
 8007dc4:	bd10      	pop	{r4, pc}

08007dc6 <SAI_DMARxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007dc6:	b508      	push	{r3, lr}
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

  HAL_SAI_RxHalfCpltCallback(hsai);
 8007dc8:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8007dca:	f7f9 fd2e 	bl	800182a <HAL_SAI_RxHalfCpltCallback>
}
 8007dce:	bd08      	pop	{r3, pc}

08007dd0 <SAI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007dd0:	b510      	push	{r4, lr}
  SAI_HandleTypeDef* hsai = ( SAI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007dd2:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007dd4:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8007dd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ddc:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80

  if((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 8007de0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8007de2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d007      	beq.n	8007df8 <SAI_DMAError+0x28>
 8007de8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8007dea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dec:	2b01      	cmp	r3, #1
 8007dee:	d003      	beq.n	8007df8 <SAI_DMAError+0x28>

    /* Initialize XferCount */
    hsai->XferCount = 0U;
  }
  /* SAI error Callback */ 
  HAL_SAI_ErrorCallback(hsai);
 8007df0:	4620      	mov	r0, r4
 8007df2:	f7f9 fd1f 	bl	8001834 <HAL_SAI_ErrorCallback>
}
 8007df6:	bd10      	pop	{r4, pc}
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8007df8:	6822      	ldr	r2, [r4, #0]
 8007dfa:	6813      	ldr	r3, [r2, #0]
 8007dfc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007e00:	6013      	str	r3, [r2, #0]
    SAI_Disable(hsai);
 8007e02:	4620      	mov	r0, r4
 8007e04:	f7ff fd8c 	bl	8007920 <SAI_Disable>
    hsai->State = HAL_SAI_STATE_READY;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
    hsai->XferCount = 0U;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 8007e14:	e7ec      	b.n	8007df0 <SAI_DMAError+0x20>

08007e16 <HAL_SAI_GetState>:
  return hsai->State;
 8007e16:	f890 007d 	ldrb.w	r0, [r0, #125]	; 0x7d
}
 8007e1a:	4770      	bx	lr

08007e1c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007e1c:	b570      	push	{r4, r5, r6, lr}
 8007e1e:	b082      	sub	sp, #8
 8007e20:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8007e22:	2300      	movs	r3, #0
 8007e24:	9301      	str	r3, [sp, #4]
  uint32_t response = 0U, validvoltage = 0U;
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007e26:	6800      	ldr	r0, [r0, #0]
 8007e28:	f001 fcde 	bl	80097e8 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e2c:	4605      	mov	r5, r0
 8007e2e:	b110      	cbz	r0, 8007e36 <SD_PowerON+0x1a>
    hsd->SdCard.CardType = CARD_SDSC;
  }


  return HAL_SD_ERROR_NONE;
}
 8007e30:	4628      	mov	r0, r5
 8007e32:	b002      	add	sp, #8
 8007e34:	bd70      	pop	{r4, r5, r6, pc}
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007e36:	6820      	ldr	r0, [r4, #0]
 8007e38:	f001 fce9 	bl	800980e <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e3c:	b938      	cbnz	r0, 8007e4e <SD_PowerON+0x32>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	64a3      	str	r3, [r4, #72]	; 0x48
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8007e42:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d00b      	beq.n	8007e60 <SD_PowerON+0x44>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007e48:	462e      	mov	r6, r5
 8007e4a:	4628      	mov	r0, r5
 8007e4c:	e014      	b.n	8007e78 <SD_PowerON+0x5c>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	64a3      	str	r3, [r4, #72]	; 0x48
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007e52:	6820      	ldr	r0, [r4, #0]
 8007e54:	f001 fcc8 	bl	80097e8 <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 8007e58:	2800      	cmp	r0, #0
 8007e5a:	d0f2      	beq.n	8007e42 <SD_PowerON+0x26>
      return errorstate;
 8007e5c:	4605      	mov	r5, r0
 8007e5e:	e7e7      	b.n	8007e30 <SD_PowerON+0x14>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007e60:	2100      	movs	r1, #0
 8007e62:	6820      	ldr	r0, [r4, #0]
 8007e64:	f001 fcea 	bl	800983c <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8007e68:	2800      	cmp	r0, #0
 8007e6a:	d0ed      	beq.n	8007e48 <SD_PowerON+0x2c>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007e6c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8007e70:	e7de      	b.n	8007e30 <SD_PowerON+0x14>
    count++;
 8007e72:	9b01      	ldr	r3, [sp, #4]
 8007e74:	3301      	adds	r3, #1
 8007e76:	9301      	str	r3, [sp, #4]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007e78:	9a01      	ldr	r2, [sp, #4]
 8007e7a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8007e7e:	429a      	cmp	r2, r3
 8007e80:	d813      	bhi.n	8007eaa <SD_PowerON+0x8e>
 8007e82:	b996      	cbnz	r6, 8007eaa <SD_PowerON+0x8e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007e84:	2100      	movs	r1, #0
 8007e86:	6820      	ldr	r0, [r4, #0]
 8007e88:	f001 fcd8 	bl	800983c <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8007e8c:	b9e0      	cbnz	r0, 8007ec8 <SD_PowerON+0xac>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007e8e:	4912      	ldr	r1, [pc, #72]	; (8007ed8 <SD_PowerON+0xbc>)
 8007e90:	6820      	ldr	r0, [r4, #0]
 8007e92:	f001 fceb 	bl	800986c <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8007e96:	4606      	mov	r6, r0
 8007e98:	b9c0      	cbnz	r0, 8007ecc <SD_PowerON+0xb0>
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007e9a:	2100      	movs	r1, #0
 8007e9c:	6820      	ldr	r0, [r4, #0]
 8007e9e:	f001 faea 	bl	8009476 <SDMMC_GetResponse>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007ea2:	0fc3      	lsrs	r3, r0, #31
 8007ea4:	d0e5      	beq.n	8007e72 <SD_PowerON+0x56>
 8007ea6:	461e      	mov	r6, r3
 8007ea8:	e7e3      	b.n	8007e72 <SD_PowerON+0x56>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007eaa:	9a01      	ldr	r2, [sp, #4]
 8007eac:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d80e      	bhi.n	8007ed2 <SD_PowerON+0xb6>
  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007eb4:	f010 4380 	ands.w	r3, r0, #1073741824	; 0x40000000
 8007eb8:	d002      	beq.n	8007ec0 <SD_PowerON+0xa4>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	6463      	str	r3, [r4, #68]	; 0x44
 8007ebe:	e7b7      	b.n	8007e30 <SD_PowerON+0x14>
    hsd->SdCard.CardType = CARD_SDSC;
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	6462      	str	r2, [r4, #68]	; 0x44
  return HAL_SD_ERROR_NONE;
 8007ec4:	461d      	mov	r5, r3
 8007ec6:	e7b3      	b.n	8007e30 <SD_PowerON+0x14>
      return errorstate;
 8007ec8:	4605      	mov	r5, r0
 8007eca:	e7b1      	b.n	8007e30 <SD_PowerON+0x14>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007ecc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8007ed0:	e7ae      	b.n	8007e30 <SD_PowerON+0x14>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007ed2:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
 8007ed6:	e7ab      	b.n	8007e30 <SD_PowerON+0x14>
 8007ed8:	c1100000 	.word	0xc1100000

08007edc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007edc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ede:	b089      	sub	sp, #36	; 0x24
 8007ee0:	4604      	mov	r4, r0
 8007ee2:	460f      	mov	r7, r1
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007ee4:	f7fb fe94 	bl	8003c10 <HAL_GetTick>
 8007ee8:	4606      	mov	r6, r0
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 8007eea:	2300      	movs	r3, #0
 8007eec:	9300      	str	r3, [sp, #0]
 8007eee:	9301      	str	r3, [sp, #4]
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007ef0:	2108      	movs	r1, #8
 8007ef2:	6820      	ldr	r0, [r4, #0]
 8007ef4:	f001 fbce 	bl	8009694 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8007ef8:	4605      	mov	r5, r0
 8007efa:	b110      	cbz	r0, 8007f02 <SD_FindSCR+0x26>
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 8007efc:	4628      	mov	r0, r5
 8007efe:	b009      	add	sp, #36	; 0x24
 8007f00:	bdf0      	pop	{r4, r5, r6, r7, pc}
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007f02:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8007f04:	0409      	lsls	r1, r1, #16
 8007f06:	6820      	ldr	r0, [r4, #0]
 8007f08:	f001 fc98 	bl	800983c <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 8007f0c:	4605      	mov	r5, r0
 8007f0e:	2800      	cmp	r0, #0
 8007f10:	d1f4      	bne.n	8007efc <SD_FindSCR+0x20>
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007f12:	f04f 33ff 	mov.w	r3, #4294967295
 8007f16:	9302      	str	r3, [sp, #8]
  config.DataLength    = 8U;
 8007f18:	2308      	movs	r3, #8
 8007f1a:	9303      	str	r3, [sp, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8007f1c:	2330      	movs	r3, #48	; 0x30
 8007f1e:	9304      	str	r3, [sp, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8007f20:	2302      	movs	r3, #2
 8007f22:	9305      	str	r3, [sp, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007f24:	2300      	movs	r3, #0
 8007f26:	9306      	str	r3, [sp, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	9307      	str	r3, [sp, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007f2c:	a902      	add	r1, sp, #8
 8007f2e:	6820      	ldr	r0, [r4, #0]
 8007f30:	f001 fb9e 	bl	8009670 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007f34:	6820      	ldr	r0, [r4, #0]
 8007f36:	f001 fccb 	bl	80098d0 <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8007f3a:	4605      	mov	r5, r0
 8007f3c:	b158      	cbz	r0, 8007f56 <SD_FindSCR+0x7a>
 8007f3e:	e7dd      	b.n	8007efc <SD_FindSCR+0x20>
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8007f40:	f001 fa70 	bl	8009424 <SDMMC_ReadFIFO>
 8007f44:	f84d 0025 	str.w	r0, [sp, r5, lsl #2]
      index++;
 8007f48:	3501      	adds	r5, #1
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8007f4a:	f7fb fe61 	bl	8003c10 <HAL_GetTick>
 8007f4e:	1b83      	subs	r3, r0, r6
 8007f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f54:	d03d      	beq.n	8007fd2 <SD_FindSCR+0xf6>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 8007f56:	6820      	ldr	r0, [r4, #0]
 8007f58:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8007f5a:	f240 432a 	movw	r3, #1066	; 0x42a
 8007f5e:	421a      	tst	r2, r3
 8007f60:	d104      	bne.n	8007f6c <SD_FindSCR+0x90>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 8007f62:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007f64:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8007f68:	d0ef      	beq.n	8007f4a <SD_FindSCR+0x6e>
 8007f6a:	e7e9      	b.n	8007f40 <SD_FindSCR+0x64>
  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8007f6c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007f6e:	f013 0f08 	tst.w	r3, #8
 8007f72:	d125      	bne.n	8007fc0 <SD_FindSCR+0xe4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8007f74:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007f76:	f013 0f02 	tst.w	r3, #2
 8007f7a:	d124      	bne.n	8007fc6 <SD_FindSCR+0xea>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8007f7c:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8007f7e:	f015 0520 	ands.w	r5, r5, #32
 8007f82:	d123      	bne.n	8007fcc <SD_FindSCR+0xf0>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007f84:	f240 533a 	movw	r3, #1338	; 0x53a
 8007f88:	6383      	str	r3, [r0, #56]	; 0x38
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007f8a:	9a01      	ldr	r2, [sp, #4]
 8007f8c:	0213      	lsls	r3, r2, #8
 8007f8e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007f92:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007f96:	0a11      	lsrs	r1, r2, #8
 8007f98:	f401 417f 	and.w	r1, r1, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007f9c:	430b      	orrs	r3, r1
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007f9e:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007fa2:	603b      	str	r3, [r7, #0]
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007fa4:	9a00      	ldr	r2, [sp, #0]
 8007fa6:	0213      	lsls	r3, r2, #8
 8007fa8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007fac:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007fb0:	0a11      	lsrs	r1, r2, #8
 8007fb2:	f401 417f 	and.w	r1, r1, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007fb6:	430b      	orrs	r3, r1
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007fb8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007fbc:	607b      	str	r3, [r7, #4]
  return HAL_SD_ERROR_NONE;
 8007fbe:	e79d      	b.n	8007efc <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8007fc0:	2508      	movs	r5, #8
 8007fc2:	6385      	str	r5, [r0, #56]	; 0x38
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007fc4:	e79a      	b.n	8007efc <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8007fc6:	2502      	movs	r5, #2
 8007fc8:	6385      	str	r5, [r0, #56]	; 0x38
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007fca:	e797      	b.n	8007efc <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8007fcc:	2520      	movs	r5, #32
 8007fce:	6385      	str	r5, [r0, #56]	; 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 8007fd0:	e794      	b.n	8007efc <SD_FindSCR+0x20>
      return HAL_SD_ERROR_TIMEOUT;
 8007fd2:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 8007fd6:	e791      	b.n	8007efc <SD_FindSCR+0x20>

08007fd8 <SD_WideBus_Enable>:
{
 8007fd8:	b510      	push	{r4, lr}
 8007fda:	b082      	sub	sp, #8
 8007fdc:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0U, 0U};
 8007fde:	2100      	movs	r1, #0
 8007fe0:	9100      	str	r1, [sp, #0]
 8007fe2:	9101      	str	r1, [sp, #4]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007fe4:	6800      	ldr	r0, [r0, #0]
 8007fe6:	f001 fa46 	bl	8009476 <SDMMC_GetResponse>
 8007fea:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 8007fee:	d113      	bne.n	8008018 <SD_WideBus_Enable+0x40>
  errorstate = SD_FindSCR(hsd, scr);
 8007ff0:	4669      	mov	r1, sp
 8007ff2:	4620      	mov	r0, r4
 8007ff4:	f7ff ff72 	bl	8007edc <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8007ff8:	b980      	cbnz	r0, 800801c <SD_WideBus_Enable+0x44>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007ffa:	9b01      	ldr	r3, [sp, #4]
 8007ffc:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8008000:	d00e      	beq.n	8008020 <SD_WideBus_Enable+0x48>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008002:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8008004:	0409      	lsls	r1, r1, #16
 8008006:	6820      	ldr	r0, [r4, #0]
 8008008:	f001 fc18 	bl	800983c <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800800c:	b930      	cbnz	r0, 800801c <SD_WideBus_Enable+0x44>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800800e:	2102      	movs	r1, #2
 8008010:	6820      	ldr	r0, [r4, #0]
 8008012:	f001 fc45 	bl	80098a0 <SDMMC_CmdBusWidth>
    if(errorstate != HAL_SD_ERROR_NONE)
 8008016:	e001      	b.n	800801c <SD_WideBus_Enable+0x44>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008018:	f44f 6000 	mov.w	r0, #2048	; 0x800
}
 800801c:	b002      	add	sp, #8
 800801e:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008020:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8008024:	e7fa      	b.n	800801c <SD_WideBus_Enable+0x44>

08008026 <SD_WideBus_Disable>:
{
 8008026:	b510      	push	{r4, lr}
 8008028:	b082      	sub	sp, #8
 800802a:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0U, 0U};
 800802c:	2100      	movs	r1, #0
 800802e:	9100      	str	r1, [sp, #0]
 8008030:	9101      	str	r1, [sp, #4]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008032:	6800      	ldr	r0, [r0, #0]
 8008034:	f001 fa1f 	bl	8009476 <SDMMC_GetResponse>
 8008038:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 800803c:	d113      	bne.n	8008066 <SD_WideBus_Disable+0x40>
  errorstate = SD_FindSCR(hsd, scr);
 800803e:	4669      	mov	r1, sp
 8008040:	4620      	mov	r0, r4
 8008042:	f7ff ff4b 	bl	8007edc <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8008046:	b980      	cbnz	r0, 800806a <SD_WideBus_Disable+0x44>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008048:	9b01      	ldr	r3, [sp, #4]
 800804a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800804e:	d00e      	beq.n	800806e <SD_WideBus_Disable+0x48>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008050:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8008052:	0409      	lsls	r1, r1, #16
 8008054:	6820      	ldr	r0, [r4, #0]
 8008056:	f001 fbf1 	bl	800983c <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800805a:	b930      	cbnz	r0, 800806a <SD_WideBus_Disable+0x44>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800805c:	2100      	movs	r1, #0
 800805e:	6820      	ldr	r0, [r4, #0]
 8008060:	f001 fc1e 	bl	80098a0 <SDMMC_CmdBusWidth>
    if(errorstate != HAL_SD_ERROR_NONE)
 8008064:	e001      	b.n	800806a <SD_WideBus_Disable+0x44>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008066:	f44f 6000 	mov.w	r0, #2048	; 0x800
}
 800806a:	b002      	add	sp, #8
 800806c:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800806e:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8008072:	e7fa      	b.n	800806a <SD_WideBus_Disable+0x44>

08008074 <SD_SendStatus>:
{
 8008074:	b570      	push	{r4, r5, r6, lr}
  if(pCardStatus == NULL)
 8008076:	b181      	cbz	r1, 800809a <SD_SendStatus+0x26>
 8008078:	4604      	mov	r4, r0
 800807a:	460e      	mov	r6, r1
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800807c:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800807e:	0409      	lsls	r1, r1, #16
 8008080:	6800      	ldr	r0, [r0, #0]
 8008082:	f001 fc7f 	bl	8009984 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8008086:	4605      	mov	r5, r0
 8008088:	b108      	cbz	r0, 800808e <SD_SendStatus+0x1a>
}
 800808a:	4628      	mov	r0, r5
 800808c:	bd70      	pop	{r4, r5, r6, pc}
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800808e:	2100      	movs	r1, #0
 8008090:	6820      	ldr	r0, [r4, #0]
 8008092:	f001 f9f0 	bl	8009476 <SDMMC_GetResponse>
 8008096:	6030      	str	r0, [r6, #0]
  return HAL_SD_ERROR_NONE;
 8008098:	e7f7      	b.n	800808a <SD_SendStatus+0x16>
    return HAL_SD_ERROR_PARAM;
 800809a:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
 800809e:	e7f4      	b.n	800808a <SD_SendStatus+0x16>

080080a0 <HAL_SD_MspInit>:
}
 80080a0:	4770      	bx	lr
	...

080080a4 <HAL_SD_ReadBlocks>:
{
 80080a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080a8:	b087      	sub	sp, #28
 80080aa:	4604      	mov	r4, r0
 80080ac:	460d      	mov	r5, r1
 80080ae:	4616      	mov	r6, r2
 80080b0:	4699      	mov	r9, r3
 80080b2:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
  uint32_t tickstart = HAL_GetTick();
 80080b6:	f7fb fdab 	bl	8003c10 <HAL_GetTick>
  if(NULL == pData)
 80080ba:	b33d      	cbz	r5, 800810c <HAL_SD_ReadBlocks+0x68>
 80080bc:	4680      	mov	r8, r0
  if(hsd->State == HAL_SD_STATE_READY)
 80080be:	f894 7034 	ldrb.w	r7, [r4, #52]	; 0x34
 80080c2:	b2ff      	uxtb	r7, r7
 80080c4:	2f01      	cmp	r7, #1
 80080c6:	f040 8114 	bne.w	80082f2 <HAL_SD_ReadBlocks+0x24e>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80080ca:	2300      	movs	r3, #0
 80080cc:	63a3      	str	r3, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80080ce:	eb06 0309 	add.w	r3, r6, r9
 80080d2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d81f      	bhi.n	8008118 <HAL_SD_ReadBlocks+0x74>
    hsd->State = HAL_SD_STATE_BUSY;
 80080d8:	2303      	movs	r3, #3
 80080da:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 80080de:	6823      	ldr	r3, [r4, #0]
 80080e0:	2200      	movs	r2, #0
 80080e2:	62da      	str	r2, [r3, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80080e4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d000      	beq.n	80080ec <HAL_SD_ReadBlocks+0x48>
      add *= 512U;
 80080ea:	0276      	lsls	r6, r6, #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80080ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80080f0:	6820      	ldr	r0, [r4, #0]
 80080f2:	f001 facf 	bl	8009694 <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 80080f6:	b1a0      	cbz	r0, 8008122 <HAL_SD_ReadBlocks+0x7e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80080f8:	6823      	ldr	r3, [r4, #0]
 80080fa:	4982      	ldr	r1, [pc, #520]	; (8008304 <HAL_SD_ReadBlocks+0x260>)
 80080fc:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80080fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008100:	4303      	orrs	r3, r0
 8008102:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008104:	2301      	movs	r3, #1
 8008106:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return HAL_ERROR;
 800810a:	e0f7      	b.n	80082fc <HAL_SD_ReadBlocks+0x258>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800810c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800810e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008112:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8008114:	2701      	movs	r7, #1
 8008116:	e0f1      	b.n	80082fc <HAL_SD_ReadBlocks+0x258>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008118:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800811a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800811e:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 8008120:	e0ec      	b.n	80082fc <HAL_SD_ReadBlocks+0x258>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008122:	f04f 33ff 	mov.w	r3, #4294967295
 8008126:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008128:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800812c:	9301      	str	r3, [sp, #4]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800812e:	2390      	movs	r3, #144	; 0x90
 8008130:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008132:	2302      	movs	r3, #2
 8008134:	9303      	str	r3, [sp, #12]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008136:	2300      	movs	r3, #0
 8008138:	9304      	str	r3, [sp, #16]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 800813a:	2301      	movs	r3, #1
 800813c:	9305      	str	r3, [sp, #20]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800813e:	4669      	mov	r1, sp
 8008140:	6820      	ldr	r0, [r4, #0]
 8008142:	f001 fa95 	bl	8009670 <SDMMC_ConfigData>
    if(NumberOfBlocks > 1U)
 8008146:	f1b9 0f01 	cmp.w	r9, #1
 800814a:	d909      	bls.n	8008160 <HAL_SD_ReadBlocks+0xbc>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800814c:	2302      	movs	r3, #2
 800814e:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8008150:	4631      	mov	r1, r6
 8008152:	6820      	ldr	r0, [r4, #0]
 8008154:	f001 face 	bl	80096f4 <SDMMC_CmdReadMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 8008158:	b948      	cbnz	r0, 800816e <HAL_SD_ReadBlocks+0xca>
    dataremaining = config.DataLength;
 800815a:	f8dd b004 	ldr.w	fp, [sp, #4]
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800815e:	e02d      	b.n	80081bc <HAL_SD_ReadBlocks+0x118>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8008160:	2301      	movs	r3, #1
 8008162:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008164:	4631      	mov	r1, r6
 8008166:	6820      	ldr	r0, [r4, #0]
 8008168:	f001 faac 	bl	80096c4 <SDMMC_CmdReadSingleBlock>
 800816c:	e7f4      	b.n	8008158 <HAL_SD_ReadBlocks+0xb4>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800816e:	6823      	ldr	r3, [r4, #0]
 8008170:	4a64      	ldr	r2, [pc, #400]	; (8008304 <HAL_SD_ReadBlocks+0x260>)
 8008172:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008174:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008176:	4318      	orrs	r0, r3
 8008178:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800817a:	2301      	movs	r3, #1
 800817c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008180:	2300      	movs	r3, #0
 8008182:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8008184:	e0ba      	b.n	80082fc <HAL_SD_ReadBlocks+0x258>
          data = SDMMC_ReadFIFO(hsd->Instance);
 8008186:	6820      	ldr	r0, [r4, #0]
 8008188:	f001 f94c 	bl	8009424 <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)(data & 0xFFU);
 800818c:	7028      	strb	r0, [r5, #0]
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800818e:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8008192:	706b      	strb	r3, [r5, #1]
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008194:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8008198:	70ab      	strb	r3, [r5, #2]
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800819a:	0e00      	lsrs	r0, r0, #24
 800819c:	70e8      	strb	r0, [r5, #3]
          tempbuff++;
 800819e:	3504      	adds	r5, #4
          dataremaining--;
 80081a0:	f1ab 0b04 	sub.w	fp, fp, #4
        for(count = 0U; count < 8U; count++)
 80081a4:	3601      	adds	r6, #1
 80081a6:	2e07      	cmp	r6, #7
 80081a8:	d9ed      	bls.n	8008186 <HAL_SD_ReadBlocks+0xe2>
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80081aa:	f7fb fd31 	bl	8003c10 <HAL_GetTick>
 80081ae:	eba0 0008 	sub.w	r0, r0, r8
 80081b2:	4550      	cmp	r0, sl
 80081b4:	d20f      	bcs.n	80081d6 <HAL_SD_ReadBlocks+0x132>
 80081b6:	f1ba 0f00 	cmp.w	sl, #0
 80081ba:	d00c      	beq.n	80081d6 <HAL_SD_ReadBlocks+0x132>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80081bc:	6820      	ldr	r0, [r4, #0]
 80081be:	6b46      	ldr	r6, [r0, #52]	; 0x34
 80081c0:	f416 7695 	ands.w	r6, r6, #298	; 0x12a
 80081c4:	d115      	bne.n	80081f2 <HAL_SD_ReadBlocks+0x14e>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining > 0U))
 80081c6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80081c8:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80081cc:	d0ed      	beq.n	80081aa <HAL_SD_ReadBlocks+0x106>
 80081ce:	f1bb 0f00 	cmp.w	fp, #0
 80081d2:	d0ea      	beq.n	80081aa <HAL_SD_ReadBlocks+0x106>
 80081d4:	e7e7      	b.n	80081a6 <HAL_SD_ReadBlocks+0x102>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80081d6:	6823      	ldr	r3, [r4, #0]
 80081d8:	4a4a      	ldr	r2, [pc, #296]	; (8008304 <HAL_SD_ReadBlocks+0x260>)
 80081da:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80081dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80081de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80081e2:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80081e4:	2301      	movs	r3, #1
 80081e6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80081ea:	2300      	movs	r3, #0
 80081ec:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 80081ee:	2703      	movs	r7, #3
 80081f0:	e084      	b.n	80082fc <HAL_SD_ReadBlocks+0x258>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80081f2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80081f4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80081f8:	d005      	beq.n	8008206 <HAL_SD_ReadBlocks+0x162>
 80081fa:	f1b9 0f01 	cmp.w	r9, #1
 80081fe:	d902      	bls.n	8008206 <HAL_SD_ReadBlocks+0x162>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008200:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8008202:	2b03      	cmp	r3, #3
 8008204:	d138      	bne.n	8008278 <HAL_SD_ReadBlocks+0x1d4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008206:	6823      	ldr	r3, [r4, #0]
 8008208:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800820a:	f012 0f08 	tst.w	r2, #8
 800820e:	d144      	bne.n	800829a <HAL_SD_ReadBlocks+0x1f6>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008210:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008212:	f012 0f02 	tst.w	r2, #2
 8008216:	d14c      	bne.n	80082b2 <HAL_SD_ReadBlocks+0x20e>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008218:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800821a:	f012 0f20 	tst.w	r2, #32
 800821e:	d154      	bne.n	80082ca <HAL_SD_ReadBlocks+0x226>
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
 8008220:	6820      	ldr	r0, [r4, #0]
 8008222:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8008224:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8008228:	d05b      	beq.n	80082e2 <HAL_SD_ReadBlocks+0x23e>
 800822a:	f1bb 0f00 	cmp.w	fp, #0
 800822e:	d058      	beq.n	80082e2 <HAL_SD_ReadBlocks+0x23e>
      data = SDMMC_ReadFIFO(hsd->Instance);
 8008230:	f001 f8f8 	bl	8009424 <SDMMC_ReadFIFO>
      *tempbuff = (uint8_t)(data & 0xFFU);
 8008234:	7028      	strb	r0, [r5, #0]
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008236:	f3c0 2307 	ubfx	r3, r0, #8, #8
 800823a:	706b      	strb	r3, [r5, #1]
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800823c:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8008240:	70ab      	strb	r3, [r5, #2]
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008242:	0e00      	lsrs	r0, r0, #24
 8008244:	70e8      	strb	r0, [r5, #3]
      tempbuff++;
 8008246:	3504      	adds	r5, #4
      dataremaining--;
 8008248:	f1ab 0b04 	sub.w	fp, fp, #4
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800824c:	f7fb fce0 	bl	8003c10 <HAL_GetTick>
 8008250:	eba0 0008 	sub.w	r0, r0, r8
 8008254:	4550      	cmp	r0, sl
 8008256:	d202      	bcs.n	800825e <HAL_SD_ReadBlocks+0x1ba>
 8008258:	f1ba 0f00 	cmp.w	sl, #0
 800825c:	d1e0      	bne.n	8008220 <HAL_SD_ReadBlocks+0x17c>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800825e:	6823      	ldr	r3, [r4, #0]
 8008260:	4a28      	ldr	r2, [pc, #160]	; (8008304 <HAL_SD_ReadBlocks+0x260>)
 8008262:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008264:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008266:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800826a:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800826c:	2301      	movs	r3, #1
 800826e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008272:	2300      	movs	r3, #0
 8008274:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_ERROR;
 8008276:	e041      	b.n	80082fc <HAL_SD_ReadBlocks+0x258>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008278:	f001 fa84 	bl	8009784 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800827c:	4603      	mov	r3, r0
 800827e:	2800      	cmp	r0, #0
 8008280:	d0c1      	beq.n	8008206 <HAL_SD_ReadBlocks+0x162>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008282:	6822      	ldr	r2, [r4, #0]
 8008284:	491f      	ldr	r1, [pc, #124]	; (8008304 <HAL_SD_ReadBlocks+0x260>)
 8008286:	6391      	str	r1, [r2, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008288:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800828a:	4313      	orrs	r3, r2
 800828c:	63a3      	str	r3, [r4, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800828e:	2301      	movs	r3, #1
 8008290:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008294:	2300      	movs	r3, #0
 8008296:	6323      	str	r3, [r4, #48]	; 0x30
          return HAL_ERROR;
 8008298:	e030      	b.n	80082fc <HAL_SD_ReadBlocks+0x258>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800829a:	4a1a      	ldr	r2, [pc, #104]	; (8008304 <HAL_SD_ReadBlocks+0x260>)
 800829c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800829e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80082a0:	f043 0308 	orr.w	r3, r3, #8
 80082a4:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80082a6:	2301      	movs	r3, #1
 80082a8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80082ac:	2300      	movs	r3, #0
 80082ae:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80082b0:	e024      	b.n	80082fc <HAL_SD_ReadBlocks+0x258>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80082b2:	4a14      	ldr	r2, [pc, #80]	; (8008304 <HAL_SD_ReadBlocks+0x260>)
 80082b4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80082b6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80082b8:	f043 0302 	orr.w	r3, r3, #2
 80082bc:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80082be:	2301      	movs	r3, #1
 80082c0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80082c4:	2300      	movs	r3, #0
 80082c6:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80082c8:	e018      	b.n	80082fc <HAL_SD_ReadBlocks+0x258>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80082ca:	4a0e      	ldr	r2, [pc, #56]	; (8008304 <HAL_SD_ReadBlocks+0x260>)
 80082cc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80082ce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80082d0:	f043 0320 	orr.w	r3, r3, #32
 80082d4:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80082d6:	2301      	movs	r3, #1
 80082d8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80082dc:	2300      	movs	r3, #0
 80082de:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80082e0:	e00c      	b.n	80082fc <HAL_SD_ReadBlocks+0x258>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80082e2:	f240 533a 	movw	r3, #1338	; 0x53a
 80082e6:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80082e8:	2301      	movs	r3, #1
 80082ea:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 80082ee:	2700      	movs	r7, #0
 80082f0:	e004      	b.n	80082fc <HAL_SD_ReadBlocks+0x258>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80082f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80082f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80082f8:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 80082fa:	2701      	movs	r7, #1
}
 80082fc:	4638      	mov	r0, r7
 80082fe:	b007      	add	sp, #28
 8008300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008304:	004005ff 	.word	0x004005ff

08008308 <HAL_SD_WriteBlocks>:
{
 8008308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800830c:	b089      	sub	sp, #36	; 0x24
 800830e:	4604      	mov	r4, r0
 8008310:	460d      	mov	r5, r1
 8008312:	4616      	mov	r6, r2
 8008314:	4699      	mov	r9, r3
  uint32_t tickstart = HAL_GetTick();
 8008316:	f7fb fc7b 	bl	8003c10 <HAL_GetTick>
  if(NULL == pData)
 800831a:	b33d      	cbz	r5, 800836c <HAL_SD_WriteBlocks+0x64>
 800831c:	4680      	mov	r8, r0
  if(hsd->State == HAL_SD_STATE_READY)
 800831e:	f894 7034 	ldrb.w	r7, [r4, #52]	; 0x34
 8008322:	b2ff      	uxtb	r7, r7
 8008324:	2f01      	cmp	r7, #1
 8008326:	f040 80ee 	bne.w	8008506 <HAL_SD_WriteBlocks+0x1fe>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800832a:	2300      	movs	r3, #0
 800832c:	63a3      	str	r3, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800832e:	eb06 0309 	add.w	r3, r6, r9
 8008332:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8008334:	4293      	cmp	r3, r2
 8008336:	d81f      	bhi.n	8008378 <HAL_SD_WriteBlocks+0x70>
    hsd->State = HAL_SD_STATE_BUSY;
 8008338:	2303      	movs	r3, #3
 800833a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 800833e:	6823      	ldr	r3, [r4, #0]
 8008340:	2200      	movs	r2, #0
 8008342:	62da      	str	r2, [r3, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008344:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8008346:	2b01      	cmp	r3, #1
 8008348:	d000      	beq.n	800834c <HAL_SD_WriteBlocks+0x44>
      add *= 512U;
 800834a:	0276      	lsls	r6, r6, #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800834c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008350:	6820      	ldr	r0, [r4, #0]
 8008352:	f001 f99f 	bl	8009694 <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8008356:	b1a0      	cbz	r0, 8008382 <HAL_SD_WriteBlocks+0x7a>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008358:	6823      	ldr	r3, [r4, #0]
 800835a:	496f      	ldr	r1, [pc, #444]	; (8008518 <HAL_SD_WriteBlocks+0x210>)
 800835c:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800835e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008360:	4303      	orrs	r3, r0
 8008362:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008364:	2301      	movs	r3, #1
 8008366:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return HAL_ERROR;
 800836a:	e0d1      	b.n	8008510 <HAL_SD_WriteBlocks+0x208>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800836c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800836e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008372:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8008374:	2701      	movs	r7, #1
 8008376:	e0cb      	b.n	8008510 <HAL_SD_WriteBlocks+0x208>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008378:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800837a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800837e:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 8008380:	e0c6      	b.n	8008510 <HAL_SD_WriteBlocks+0x208>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008382:	f04f 33ff 	mov.w	r3, #4294967295
 8008386:	9302      	str	r3, [sp, #8]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008388:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800838c:	9303      	str	r3, [sp, #12]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800838e:	2390      	movs	r3, #144	; 0x90
 8008390:	9304      	str	r3, [sp, #16]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8008392:	2300      	movs	r3, #0
 8008394:	9305      	str	r3, [sp, #20]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008396:	9306      	str	r3, [sp, #24]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 8008398:	2301      	movs	r3, #1
 800839a:	9307      	str	r3, [sp, #28]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800839c:	a902      	add	r1, sp, #8
 800839e:	6820      	ldr	r0, [r4, #0]
 80083a0:	f001 f966 	bl	8009670 <SDMMC_ConfigData>
    if(NumberOfBlocks > 1U)
 80083a4:	f1b9 0f01 	cmp.w	r9, #1
 80083a8:	d90c      	bls.n	80083c4 <HAL_SD_WriteBlocks+0xbc>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80083aa:	2320      	movs	r3, #32
 80083ac:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80083ae:	4631      	mov	r1, r6
 80083b0:	6820      	ldr	r0, [r4, #0]
 80083b2:	f001 f9cf 	bl	8009754 <SDMMC_CmdWriteMultiBlock>
 80083b6:	4682      	mov	sl, r0
    if(errorstate != HAL_SD_ERROR_NONE)
 80083b8:	f1ba 0f00 	cmp.w	sl, #0
 80083bc:	d10a      	bne.n	80083d4 <HAL_SD_WriteBlocks+0xcc>
    dataremaining = config.DataLength;
 80083be:	f8dd b00c 	ldr.w	fp, [sp, #12]
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80083c2:	e031      	b.n	8008428 <HAL_SD_WriteBlocks+0x120>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80083c4:	2310      	movs	r3, #16
 80083c6:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80083c8:	4631      	mov	r1, r6
 80083ca:	6820      	ldr	r0, [r4, #0]
 80083cc:	f001 f9aa 	bl	8009724 <SDMMC_CmdWriteSingleBlock>
 80083d0:	4682      	mov	sl, r0
 80083d2:	e7f1      	b.n	80083b8 <HAL_SD_WriteBlocks+0xb0>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80083d4:	6823      	ldr	r3, [r4, #0]
 80083d6:	4a50      	ldr	r2, [pc, #320]	; (8008518 <HAL_SD_WriteBlocks+0x210>)
 80083d8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80083da:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80083dc:	ea40 000a 	orr.w	r0, r0, sl
 80083e0:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80083e2:	2301      	movs	r3, #1
 80083e4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80083e8:	2300      	movs	r3, #0
 80083ea:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80083ec:	e090      	b.n	8008510 <HAL_SD_WriteBlocks+0x208>
          data = (uint32_t)(*tempbuff);
 80083ee:	782b      	ldrb	r3, [r5, #0]
          data |= ((uint32_t)(*tempbuff) << 8U);
 80083f0:	786a      	ldrb	r2, [r5, #1]
 80083f2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
          data |= ((uint32_t)(*tempbuff) << 16U);
 80083f6:	78aa      	ldrb	r2, [r5, #2]
 80083f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
          data |= ((uint32_t)(*tempbuff) << 24U);
 80083fc:	78ea      	ldrb	r2, [r5, #3]
 80083fe:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8008402:	9301      	str	r3, [sp, #4]
          tempbuff++;
 8008404:	3504      	adds	r5, #4
          dataremaining--;
 8008406:	f1ab 0b04 	sub.w	fp, fp, #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800840a:	a901      	add	r1, sp, #4
 800840c:	6820      	ldr	r0, [r4, #0]
 800840e:	f001 f80c 	bl	800942a <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8008412:	3601      	adds	r6, #1
 8008414:	2e07      	cmp	r6, #7
 8008416:	d9ea      	bls.n	80083ee <HAL_SD_WriteBlocks+0xe6>
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008418:	f7fb fbfa 	bl	8003c10 <HAL_GetTick>
 800841c:	eba0 0008 	sub.w	r0, r0, r8
 8008420:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008422:	4298      	cmp	r0, r3
 8008424:	d20d      	bcs.n	8008442 <HAL_SD_WriteBlocks+0x13a>
 8008426:	b163      	cbz	r3, 8008442 <HAL_SD_WriteBlocks+0x13a>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8008428:	6820      	ldr	r0, [r4, #0]
 800842a:	6b46      	ldr	r6, [r0, #52]	; 0x34
 800842c:	f416 768d 	ands.w	r6, r6, #282	; 0x11a
 8008430:	d115      	bne.n	800845e <HAL_SD_WriteBlocks+0x156>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8008432:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8008434:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8008438:	d0ee      	beq.n	8008418 <HAL_SD_WriteBlocks+0x110>
 800843a:	f1bb 0f00 	cmp.w	fp, #0
 800843e:	d0eb      	beq.n	8008418 <HAL_SD_WriteBlocks+0x110>
 8008440:	e7e8      	b.n	8008414 <HAL_SD_WriteBlocks+0x10c>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008442:	6823      	ldr	r3, [r4, #0]
 8008444:	4a34      	ldr	r2, [pc, #208]	; (8008518 <HAL_SD_WriteBlocks+0x210>)
 8008446:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8008448:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800844a:	ea40 000a 	orr.w	r0, r0, sl
 800844e:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008450:	2301      	movs	r3, #1
 8008452:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008456:	2300      	movs	r3, #0
 8008458:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 800845a:	2703      	movs	r7, #3
 800845c:	e058      	b.n	8008510 <HAL_SD_WriteBlocks+0x208>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800845e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8008460:	f413 7f80 	tst.w	r3, #256	; 0x100
 8008464:	d005      	beq.n	8008472 <HAL_SD_WriteBlocks+0x16a>
 8008466:	f1b9 0f01 	cmp.w	r9, #1
 800846a:	d902      	bls.n	8008472 <HAL_SD_WriteBlocks+0x16a>
      if(hsd->SdCard.CardType != CARD_SECURED)
 800846c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800846e:	2b03      	cmp	r3, #3
 8008470:	d118      	bne.n	80084a4 <HAL_SD_WriteBlocks+0x19c>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008472:	6823      	ldr	r3, [r4, #0]
 8008474:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008476:	f012 0f08 	tst.w	r2, #8
 800847a:	d124      	bne.n	80084c6 <HAL_SD_WriteBlocks+0x1be>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800847c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800847e:	f012 0f02 	tst.w	r2, #2
 8008482:	d12c      	bne.n	80084de <HAL_SD_WriteBlocks+0x1d6>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8008484:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008486:	f012 0f10 	tst.w	r2, #16
 800848a:	d034      	beq.n	80084f6 <HAL_SD_WriteBlocks+0x1ee>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800848c:	4a22      	ldr	r2, [pc, #136]	; (8008518 <HAL_SD_WriteBlocks+0x210>)
 800848e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008490:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008492:	f043 0310 	orr.w	r3, r3, #16
 8008496:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008498:	2301      	movs	r3, #1
 800849a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800849e:	2300      	movs	r3, #0
 80084a0:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80084a2:	e035      	b.n	8008510 <HAL_SD_WriteBlocks+0x208>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80084a4:	f001 f96e 	bl	8009784 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 80084a8:	4603      	mov	r3, r0
 80084aa:	2800      	cmp	r0, #0
 80084ac:	d0e1      	beq.n	8008472 <HAL_SD_WriteBlocks+0x16a>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80084ae:	6822      	ldr	r2, [r4, #0]
 80084b0:	4919      	ldr	r1, [pc, #100]	; (8008518 <HAL_SD_WriteBlocks+0x210>)
 80084b2:	6391      	str	r1, [r2, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80084b4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80084b6:	4313      	orrs	r3, r2
 80084b8:	63a3      	str	r3, [r4, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80084ba:	2301      	movs	r3, #1
 80084bc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80084c0:	2300      	movs	r3, #0
 80084c2:	6323      	str	r3, [r4, #48]	; 0x30
          return HAL_ERROR;
 80084c4:	e024      	b.n	8008510 <HAL_SD_WriteBlocks+0x208>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80084c6:	4a14      	ldr	r2, [pc, #80]	; (8008518 <HAL_SD_WriteBlocks+0x210>)
 80084c8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80084ca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80084cc:	f043 0308 	orr.w	r3, r3, #8
 80084d0:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80084d2:	2301      	movs	r3, #1
 80084d4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80084d8:	2300      	movs	r3, #0
 80084da:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80084dc:	e018      	b.n	8008510 <HAL_SD_WriteBlocks+0x208>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80084de:	4a0e      	ldr	r2, [pc, #56]	; (8008518 <HAL_SD_WriteBlocks+0x210>)
 80084e0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80084e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80084e4:	f043 0302 	orr.w	r3, r3, #2
 80084e8:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80084ea:	2301      	movs	r3, #1
 80084ec:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80084f0:	2300      	movs	r3, #0
 80084f2:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80084f4:	e00c      	b.n	8008510 <HAL_SD_WriteBlocks+0x208>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80084f6:	f240 523a 	movw	r2, #1338	; 0x53a
 80084fa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80084fc:	2301      	movs	r3, #1
 80084fe:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 8008502:	2700      	movs	r7, #0
 8008504:	e004      	b.n	8008510 <HAL_SD_WriteBlocks+0x208>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008506:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008508:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800850c:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 800850e:	2701      	movs	r7, #1
}
 8008510:	4638      	mov	r0, r7
 8008512:	b009      	add	sp, #36	; 0x24
 8008514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008518:	004005ff 	.word	0x004005ff

0800851c <HAL_SD_GetCardCSD>:
{
 800851c:	b410      	push	{r4}
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800851e:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8008520:	0f9b      	lsrs	r3, r3, #30
 8008522:	700b      	strb	r3, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008524:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8008526:	f3c3 6383 	ubfx	r3, r3, #26, #4
 800852a:	704b      	strb	r3, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800852c:	f890 3067 	ldrb.w	r3, [r0, #103]	; 0x67
 8008530:	f003 0303 	and.w	r3, r3, #3
 8008534:	708b      	strb	r3, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008536:	f890 3066 	ldrb.w	r3, [r0, #102]	; 0x66
 800853a:	70cb      	strb	r3, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800853c:	f890 3065 	ldrb.w	r3, [r0, #101]	; 0x65
 8008540:	710b      	strb	r3, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008542:	f890 3064 	ldrb.w	r3, [r0, #100]	; 0x64
 8008546:	714b      	strb	r3, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008548:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800854a:	0d1b      	lsrs	r3, r3, #20
 800854c:	80cb      	strh	r3, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800854e:	f8b0 306a 	ldrh.w	r3, [r0, #106]	; 0x6a
 8008552:	f003 030f 	and.w	r3, r3, #15
 8008556:	720b      	strb	r3, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008558:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800855a:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 800855e:	724b      	strb	r3, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008560:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8008562:	f3c3 3380 	ubfx	r3, r3, #14, #1
 8008566:	728b      	strb	r3, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008568:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800856a:	f3c3 3340 	ubfx	r3, r3, #13, #1
 800856e:	72cb      	strb	r3, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008570:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8008572:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8008576:	730b      	strb	r3, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8008578:	2300      	movs	r3, #0
 800857a:	734b      	strb	r3, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 800857c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800857e:	2b00      	cmp	r3, #0
 8008580:	f040 8088 	bne.w	8008694 <HAL_SD_GetCardCSD+0x178>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008584:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8008586:	f640 73fc 	movw	r3, #4092	; 0xffc
 800858a:	ea03 0382 	and.w	r3, r3, r2, lsl #2
 800858e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8008590:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 8008594:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008596:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8008598:	f3c3 63c2 	ubfx	r3, r3, #27, #3
 800859c:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800859e:	f890 306f 	ldrb.w	r3, [r0, #111]	; 0x6f
 80085a2:	f003 0307 	and.w	r3, r3, #7
 80085a6:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80085a8:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80085aa:	f3c3 5342 	ubfx	r3, r3, #21, #3
 80085ae:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80085b0:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80085b2:	f3c3 4382 	ubfx	r3, r3, #18, #3
 80085b6:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80085b8:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80085ba:	f3c3 33c2 	ubfx	r3, r3, #15, #3
 80085be:	760b      	strb	r3, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80085c0:	690b      	ldr	r3, [r1, #16]
 80085c2:	3301      	adds	r3, #1
 80085c4:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80085c6:	7e0a      	ldrb	r2, [r1, #24]
 80085c8:	f002 0207 	and.w	r2, r2, #7
 80085cc:	3202      	adds	r2, #2
 80085ce:	fa03 f202 	lsl.w	r2, r3, r2
 80085d2:	6542      	str	r2, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80085d4:	7a0b      	ldrb	r3, [r1, #8]
 80085d6:	f003 040f 	and.w	r4, r3, #15
 80085da:	2301      	movs	r3, #1
 80085dc:	40a3      	lsls	r3, r4
 80085de:	6583      	str	r3, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80085e0:	0a5b      	lsrs	r3, r3, #9
 80085e2:	fb03 f302 	mul.w	r3, r3, r2
 80085e6:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80085e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80085ec:	6603      	str	r3, [r0, #96]	; 0x60
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80085ee:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80085f0:	f3c3 3380 	ubfx	r3, r3, #14, #1
 80085f4:	764b      	strb	r3, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80085f6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80085f8:	f3c3 13c6 	ubfx	r3, r3, #7, #7
 80085fc:	768b      	strb	r3, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80085fe:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8008600:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008604:	76cb      	strb	r3, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008606:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8008608:	0fdb      	lsrs	r3, r3, #31
 800860a:	770b      	strb	r3, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800860c:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800860e:	f3c3 7341 	ubfx	r3, r3, #29, #2
 8008612:	774b      	strb	r3, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008614:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8008616:	f3c3 6382 	ubfx	r3, r3, #26, #3
 800861a:	778b      	strb	r3, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800861c:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800861e:	f3c3 5383 	ubfx	r3, r3, #22, #4
 8008622:	77cb      	strb	r3, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008624:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8008626:	f3c3 5340 	ubfx	r3, r3, #21, #1
 800862a:	f881 3020 	strb.w	r3, [r1, #32]
  pCSD->Reserved3 = 0;
 800862e:	2300      	movs	r3, #0
 8008630:	f881 3021 	strb.w	r3, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008634:	f8b0 2072 	ldrh.w	r2, [r0, #114]	; 0x72
 8008638:	f002 0201 	and.w	r2, r2, #1
 800863c:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008640:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8008642:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8008646:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800864a:	6f02      	ldr	r2, [r0, #112]	; 0x70
 800864c:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8008650:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008654:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8008656:	f3c2 3240 	ubfx	r2, r2, #13, #1
 800865a:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800865e:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8008660:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8008664:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8008668:	6f02      	ldr	r2, [r0, #112]	; 0x70
 800866a:	f3c2 2281 	ubfx	r2, r2, #10, #2
 800866e:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008672:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8008674:	f3c2 2201 	ubfx	r2, r2, #8, #2
 8008678:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800867c:	6f02      	ldr	r2, [r0, #112]	; 0x70
 800867e:	f3c2 0246 	ubfx	r2, r2, #1, #7
 8008682:	f881 2029 	strb.w	r2, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1;
 8008686:	2201      	movs	r2, #1
 8008688:	f881 202a 	strb.w	r2, [r1, #42]	; 0x2a
  return HAL_OK;
 800868c:	4618      	mov	r0, r3
}
 800868e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008692:	4770      	bx	lr
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008694:	2b01      	cmp	r3, #1
 8008696:	d111      	bne.n	80086bc <HAL_SD_GetCardCSD+0x1a0>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008698:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800869a:	041b      	lsls	r3, r3, #16
 800869c:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80086a0:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 80086a4:	4313      	orrs	r3, r2
 80086a6:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80086a8:	690b      	ldr	r3, [r1, #16]
 80086aa:	3301      	adds	r3, #1
 80086ac:	029b      	lsls	r3, r3, #10
 80086ae:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80086b0:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80086b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80086b6:	6583      	str	r3, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80086b8:	6603      	str	r3, [r0, #96]	; 0x60
 80086ba:	e798      	b.n	80085ee <HAL_SD_GetCardCSD+0xd2>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80086bc:	6803      	ldr	r3, [r0, #0]
 80086be:	4a05      	ldr	r2, [pc, #20]	; (80086d4 <HAL_SD_GetCardCSD+0x1b8>)
 80086c0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80086c2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80086c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086c8:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80086ca:	2301      	movs	r3, #1
 80086cc:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 80086d0:	4618      	mov	r0, r3
 80086d2:	e7dc      	b.n	800868e <HAL_SD_GetCardCSD+0x172>
 80086d4:	004005ff 	.word	0x004005ff

080086d8 <SD_InitCard>:
{
 80086d8:	b570      	push	{r4, r5, r6, lr}
 80086da:	b090      	sub	sp, #64	; 0x40
 80086dc:	4604      	mov	r4, r0
  uint16_t sd_rca = 1U;
 80086de:	2301      	movs	r3, #1
 80086e0:	f8ad 3012 	strh.w	r3, [sp, #18]
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 80086e4:	6800      	ldr	r0, [r0, #0]
 80086e6:	f000 fead 	bl	8009444 <SDMMC_GetPowerState>
 80086ea:	2800      	cmp	r0, #0
 80086ec:	d06c      	beq.n	80087c8 <SD_InitCard+0xf0>
  if(hsd->SdCard.CardType != CARD_SECURED)
 80086ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80086f0:	2b03      	cmp	r3, #3
 80086f2:	d145      	bne.n	8008780 <SD_InitCard+0xa8>
  if(hsd->SdCard.CardType != CARD_SECURED)
 80086f4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80086f6:	2b03      	cmp	r3, #3
 80086f8:	d15d      	bne.n	80087b6 <SD_InitCard+0xde>
  if(hsd->SdCard.CardType != CARD_SECURED)
 80086fa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80086fc:	2b03      	cmp	r3, #3
 80086fe:	d01d      	beq.n	800873c <SD_InitCard+0x64>
    hsd->SdCard.RelCardAdd = sd_rca;
 8008700:	f8bd 1012 	ldrh.w	r1, [sp, #18]
 8008704:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008706:	0409      	lsls	r1, r1, #16
 8008708:	6820      	ldr	r0, [r4, #0]
 800870a:	f001 f90e 	bl	800992a <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 800870e:	4605      	mov	r5, r0
 8008710:	2800      	cmp	r0, #0
 8008712:	d15b      	bne.n	80087cc <SD_InitCard+0xf4>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008714:	2100      	movs	r1, #0
 8008716:	6820      	ldr	r0, [r4, #0]
 8008718:	f000 fead 	bl	8009476 <SDMMC_GetResponse>
 800871c:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800871e:	2104      	movs	r1, #4
 8008720:	6820      	ldr	r0, [r4, #0]
 8008722:	f000 fea8 	bl	8009476 <SDMMC_GetResponse>
 8008726:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008728:	2108      	movs	r1, #8
 800872a:	6820      	ldr	r0, [r4, #0]
 800872c:	f000 fea3 	bl	8009476 <SDMMC_GetResponse>
 8008730:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008732:	210c      	movs	r1, #12
 8008734:	6820      	ldr	r0, [r4, #0]
 8008736:	f000 fe9e 	bl	8009476 <SDMMC_GetResponse>
 800873a:	6720      	str	r0, [r4, #112]	; 0x70
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800873c:	2104      	movs	r1, #4
 800873e:	6820      	ldr	r0, [r4, #0]
 8008740:	f000 fe99 	bl	8009476 <SDMMC_GetResponse>
 8008744:	0d00      	lsrs	r0, r0, #20
 8008746:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008748:	a905      	add	r1, sp, #20
 800874a:	4620      	mov	r0, r4
 800874c:	f7ff fee6 	bl	800851c <HAL_SD_GetCardCSD>
 8008750:	2800      	cmp	r0, #0
 8008752:	d13e      	bne.n	80087d2 <SD_InitCard+0xfa>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008754:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8008756:	0412      	lsls	r2, r2, #16
 8008758:	2300      	movs	r3, #0
 800875a:	6820      	ldr	r0, [r4, #0]
 800875c:	f001 f82c 	bl	80097b8 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8008760:	4605      	mov	r5, r0
 8008762:	bb98      	cbnz	r0, 80087cc <SD_InitCard+0xf4>
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8008764:	4623      	mov	r3, r4
 8008766:	f853 6b10 	ldr.w	r6, [r3], #16
 800876a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800876e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8008772:	3404      	adds	r4, #4
 8008774:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8008778:	4630      	mov	r0, r6
 800877a:	f000 fe37 	bl	80093ec <SDMMC_Init>
  return HAL_SD_ERROR_NONE;
 800877e:	e025      	b.n	80087cc <SD_InitCard+0xf4>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008780:	6820      	ldr	r0, [r4, #0]
 8008782:	f001 f8bd 	bl	8009900 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 8008786:	4605      	mov	r5, r0
 8008788:	bb00      	cbnz	r0, 80087cc <SD_InitCard+0xf4>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800878a:	2100      	movs	r1, #0
 800878c:	6820      	ldr	r0, [r4, #0]
 800878e:	f000 fe72 	bl	8009476 <SDMMC_GetResponse>
 8008792:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008794:	2104      	movs	r1, #4
 8008796:	6820      	ldr	r0, [r4, #0]
 8008798:	f000 fe6d 	bl	8009476 <SDMMC_GetResponse>
 800879c:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800879e:	2108      	movs	r1, #8
 80087a0:	6820      	ldr	r0, [r4, #0]
 80087a2:	f000 fe68 	bl	8009476 <SDMMC_GetResponse>
 80087a6:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80087a8:	210c      	movs	r1, #12
 80087aa:	6820      	ldr	r0, [r4, #0]
 80087ac:	f000 fe63 	bl	8009476 <SDMMC_GetResponse>
 80087b0:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
 80087b4:	e79e      	b.n	80086f4 <SD_InitCard+0x1c>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80087b6:	f10d 0112 	add.w	r1, sp, #18
 80087ba:	6820      	ldr	r0, [r4, #0]
 80087bc:	f001 f8ca 	bl	8009954 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 80087c0:	4605      	mov	r5, r0
 80087c2:	2800      	cmp	r0, #0
 80087c4:	d099      	beq.n	80086fa <SD_InitCard+0x22>
 80087c6:	e001      	b.n	80087cc <SD_InitCard+0xf4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80087c8:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
}
 80087cc:	4628      	mov	r0, r5
 80087ce:	b010      	add	sp, #64	; 0x40
 80087d0:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80087d2:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80087d6:	e7f9      	b.n	80087cc <SD_InitCard+0xf4>

080087d8 <HAL_SD_InitCard>:
{
 80087d8:	b530      	push	{r4, r5, lr}
 80087da:	b08b      	sub	sp, #44	; 0x2c
 80087dc:	4604      	mov	r4, r0
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80087de:	2300      	movs	r3, #0
 80087e0:	9304      	str	r3, [sp, #16]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 80087e2:	9305      	str	r3, [sp, #20]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80087e4:	9306      	str	r3, [sp, #24]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80087e6:	9307      	str	r3, [sp, #28]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80087e8:	9308      	str	r3, [sp, #32]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 80087ea:	2376      	movs	r3, #118	; 0x76
 80087ec:	9309      	str	r3, [sp, #36]	; 0x24
  status = SDMMC_Init(hsd->Instance, Init);
 80087ee:	ab0a      	add	r3, sp, #40	; 0x28
 80087f0:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 80087f4:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80087f8:	ab04      	add	r3, sp, #16
 80087fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80087fc:	6820      	ldr	r0, [r4, #0]
 80087fe:	f000 fdf5 	bl	80093ec <SDMMC_Init>
  if(status != HAL_OK)
 8008802:	b118      	cbz	r0, 800880c <HAL_SD_InitCard+0x34>
    return HAL_ERROR;
 8008804:	2501      	movs	r5, #1
}
 8008806:	4628      	mov	r0, r5
 8008808:	b00b      	add	sp, #44	; 0x2c
 800880a:	bd30      	pop	{r4, r5, pc}
 800880c:	4605      	mov	r5, r0
  __HAL_SD_DISABLE(hsd);
 800880e:	6822      	ldr	r2, [r4, #0]
 8008810:	6853      	ldr	r3, [r2, #4]
 8008812:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008816:	6053      	str	r3, [r2, #4]
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8008818:	6820      	ldr	r0, [r4, #0]
 800881a:	f000 fe0b 	bl	8009434 <SDMMC_PowerState_ON>
  __HAL_SD_ENABLE(hsd);
 800881e:	6822      	ldr	r2, [r4, #0]
 8008820:	6853      	ldr	r3, [r2, #4]
 8008822:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008826:	6053      	str	r3, [r2, #4]
  errorstate = SD_PowerON(hsd);
 8008828:	4620      	mov	r0, r4
 800882a:	f7ff faf7 	bl	8007e1c <SD_PowerON>
  if(errorstate != HAL_SD_ERROR_NONE)
 800882e:	b130      	cbz	r0, 800883e <HAL_SD_InitCard+0x66>
    hsd->State = HAL_SD_STATE_READY;
 8008830:	2501      	movs	r5, #1
 8008832:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8008836:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008838:	4303      	orrs	r3, r0
 800883a:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 800883c:	e7e3      	b.n	8008806 <HAL_SD_InitCard+0x2e>
  errorstate = SD_InitCard(hsd);
 800883e:	4620      	mov	r0, r4
 8008840:	f7ff ff4a 	bl	80086d8 <SD_InitCard>
  if(errorstate != HAL_SD_ERROR_NONE)
 8008844:	2800      	cmp	r0, #0
 8008846:	d0de      	beq.n	8008806 <HAL_SD_InitCard+0x2e>
    hsd->State = HAL_SD_STATE_READY;
 8008848:	2501      	movs	r5, #1
 800884a:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800884e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008850:	4303      	orrs	r3, r0
 8008852:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8008854:	e7d7      	b.n	8008806 <HAL_SD_InitCard+0x2e>

08008856 <HAL_SD_Init>:
  if(hsd == NULL)
 8008856:	b1a8      	cbz	r0, 8008884 <HAL_SD_Init+0x2e>
{
 8008858:	b510      	push	{r4, lr}
 800885a:	4604      	mov	r4, r0
  if(hsd->State == HAL_SD_STATE_RESET)
 800885c:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8008860:	b163      	cbz	r3, 800887c <HAL_SD_Init+0x26>
  hsd->State = HAL_SD_STATE_BUSY;
 8008862:	2303      	movs	r3, #3
 8008864:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8008868:	4620      	mov	r0, r4
 800886a:	f7ff ffb5 	bl	80087d8 <HAL_SD_InitCard>
 800886e:	b958      	cbnz	r0, 8008888 <HAL_SD_Init+0x32>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008870:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 8008872:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 8008874:	2301      	movs	r3, #1
 8008876:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 800887a:	bd10      	pop	{r4, pc}
    hsd->Lock = HAL_UNLOCKED;
 800887c:	7703      	strb	r3, [r0, #28]
    HAL_SD_MspInit(hsd);
 800887e:	f7ff fc0f 	bl	80080a0 <HAL_SD_MspInit>
 8008882:	e7ee      	b.n	8008862 <HAL_SD_Init+0xc>
    return HAL_ERROR;
 8008884:	2001      	movs	r0, #1
}
 8008886:	4770      	bx	lr
    return HAL_ERROR;
 8008888:	2001      	movs	r0, #1
 800888a:	e7f6      	b.n	800887a <HAL_SD_Init+0x24>

0800888c <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800888c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800888e:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008890:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8008892:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008894:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008896:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008898:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800889a:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800889c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800889e:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80088a0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80088a2:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80088a4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80088a6:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80088a8:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80088aa:	61cb      	str	r3, [r1, #28]
}
 80088ac:	2000      	movs	r0, #0
 80088ae:	4770      	bx	lr

080088b0 <HAL_SD_ConfigWideBusOperation>:
{
 80088b0:	b530      	push	{r4, r5, lr}
 80088b2:	b08b      	sub	sp, #44	; 0x2c
 80088b4:	4604      	mov	r4, r0
 80088b6:	460d      	mov	r5, r1
  hsd->State = HAL_SD_STATE_BUSY;
 80088b8:	2303      	movs	r3, #3
 80088ba:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->SdCard.CardType != CARD_SECURED)
 80088be:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80088c0:	2b03      	cmp	r3, #3
 80088c2:	d01c      	beq.n	80088fe <HAL_SD_ConfigWideBusOperation+0x4e>
    if(WideMode == SDMMC_BUS_WIDE_8B)
 80088c4:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80088c8:	d008      	beq.n	80088dc <HAL_SD_ConfigWideBusOperation+0x2c>
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 80088ca:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 80088ce:	d00a      	beq.n	80088e6 <HAL_SD_ConfigWideBusOperation+0x36>
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 80088d0:	b179      	cbz	r1, 80088f2 <HAL_SD_ConfigWideBusOperation+0x42>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80088d2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80088d4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80088d8:	6383      	str	r3, [r0, #56]	; 0x38
 80088da:	e014      	b.n	8008906 <HAL_SD_ConfigWideBusOperation+0x56>
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80088dc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80088de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80088e2:	6383      	str	r3, [r0, #56]	; 0x38
 80088e4:	e00f      	b.n	8008906 <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Enable(hsd);
 80088e6:	f7ff fb77 	bl	8007fd8 <SD_WideBus_Enable>
      hsd->ErrorCode |= errorstate;
 80088ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80088ec:	4303      	orrs	r3, r0
 80088ee:	63a3      	str	r3, [r4, #56]	; 0x38
 80088f0:	e009      	b.n	8008906 <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Disable(hsd);
 80088f2:	f7ff fb98 	bl	8008026 <SD_WideBus_Disable>
      hsd->ErrorCode |= errorstate;
 80088f6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80088f8:	4303      	orrs	r3, r0
 80088fa:	63a3      	str	r3, [r4, #56]	; 0x38
 80088fc:	e003      	b.n	8008906 <HAL_SD_ConfigWideBusOperation+0x56>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80088fe:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008904:	6383      	str	r3, [r0, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8008906:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008908:	b13b      	cbz	r3, 800891a <HAL_SD_ConfigWideBusOperation+0x6a>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800890a:	6823      	ldr	r3, [r4, #0]
 800890c:	4a10      	ldr	r2, [pc, #64]	; (8008950 <HAL_SD_ConfigWideBusOperation+0xa0>)
 800890e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008910:	2001      	movs	r0, #1
 8008912:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
}
 8008916:	b00b      	add	sp, #44	; 0x2c
 8008918:	bd30      	pop	{r4, r5, pc}
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800891a:	6863      	ldr	r3, [r4, #4]
 800891c:	9304      	str	r3, [sp, #16]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800891e:	68a3      	ldr	r3, [r4, #8]
 8008920:	9305      	str	r3, [sp, #20]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008922:	68e3      	ldr	r3, [r4, #12]
 8008924:	9306      	str	r3, [sp, #24]
    Init.BusWide             = WideMode;
 8008926:	9507      	str	r5, [sp, #28]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008928:	6963      	ldr	r3, [r4, #20]
 800892a:	9308      	str	r3, [sp, #32]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800892c:	69a3      	ldr	r3, [r4, #24]
 800892e:	9309      	str	r3, [sp, #36]	; 0x24
    (void)SDMMC_Init(hsd->Instance, Init);
 8008930:	ab0a      	add	r3, sp, #40	; 0x28
 8008932:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8008936:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800893a:	ab04      	add	r3, sp, #16
 800893c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800893e:	6820      	ldr	r0, [r4, #0]
 8008940:	f000 fd54 	bl	80093ec <SDMMC_Init>
  hsd->State = HAL_SD_STATE_READY;
 8008944:	2301      	movs	r3, #1
 8008946:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 800894a:	2000      	movs	r0, #0
 800894c:	e7e3      	b.n	8008916 <HAL_SD_ConfigWideBusOperation+0x66>
 800894e:	bf00      	nop
 8008950:	004005ff 	.word	0x004005ff

08008954 <HAL_SD_GetCardState>:
{
 8008954:	b510      	push	{r4, lr}
 8008956:	b082      	sub	sp, #8
 8008958:	4604      	mov	r4, r0
  uint32_t resp1 = 0;
 800895a:	2300      	movs	r3, #0
 800895c:	9301      	str	r3, [sp, #4]
  errorstate = SD_SendStatus(hsd, &resp1);
 800895e:	a901      	add	r1, sp, #4
 8008960:	f7ff fb88 	bl	8008074 <SD_SendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8008964:	b110      	cbz	r0, 800896c <HAL_SD_GetCardState+0x18>
    hsd->ErrorCode |= errorstate;
 8008966:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008968:	4303      	orrs	r3, r0
 800896a:	63a3      	str	r3, [r4, #56]	; 0x38
}
 800896c:	9801      	ldr	r0, [sp, #4]
 800896e:	f3c0 2043 	ubfx	r0, r0, #9, #4
 8008972:	b002      	add	sp, #8
 8008974:	bd10      	pop	{r4, pc}

08008976 <HAL_SDRAM_MspInit>:
  UNUSED(hsdram);
 
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 8008976:	4770      	bx	lr

08008978 <HAL_SDRAM_Init>:
  if(hsdram == NULL)
 8008978:	b1e0      	cbz	r0, 80089b4 <HAL_SDRAM_Init+0x3c>
{   
 800897a:	b538      	push	{r3, r4, r5, lr}
 800897c:	460d      	mov	r5, r1
 800897e:	4604      	mov	r4, r0
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8008980:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8008984:	b18b      	cbz	r3, 80089aa <HAL_SDRAM_Init+0x32>
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008986:	2302      	movs	r3, #2
 8008988:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800898c:	4621      	mov	r1, r4
 800898e:	f851 0b04 	ldr.w	r0, [r1], #4
 8008992:	f000 fbe7 	bl	8009164 <FMC_SDRAM_Init>
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8008996:	6862      	ldr	r2, [r4, #4]
 8008998:	4629      	mov	r1, r5
 800899a:	6820      	ldr	r0, [r4, #0]
 800899c:	f000 fc1c 	bl	80091d8 <FMC_SDRAM_Timing_Init>
  hsdram->State = HAL_SDRAM_STATE_READY;
 80089a0:	2301      	movs	r3, #1
 80089a2:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 80089a6:	2000      	movs	r0, #0
}
 80089a8:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 80089aa:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 80089ae:	f7ff ffe2 	bl	8008976 <HAL_SDRAM_MspInit>
 80089b2:	e7e8      	b.n	8008986 <HAL_SDRAM_Init+0xe>
    return HAL_ERROR;
 80089b4:	2001      	movs	r0, #1
}
 80089b6:	4770      	bx	lr

080089b8 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80089b8:	b538      	push	{r3, r4, r5, lr}
 80089ba:	4604      	mov	r4, r0
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80089bc:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 80089c0:	b2c0      	uxtb	r0, r0
 80089c2:	2802      	cmp	r0, #2
 80089c4:	d00d      	beq.n	80089e2 <HAL_SDRAM_SendCommand+0x2a>
 80089c6:	460d      	mov	r5, r1
  {
    return HAL_BUSY;
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80089c8:	2302      	movs	r3, #2
 80089ca:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80089ce:	6820      	ldr	r0, [r4, #0]
 80089d0:	f000 fc4e 	bl	8009270 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80089d4:	682b      	ldr	r3, [r5, #0]
 80089d6:	2b02      	cmp	r3, #2
 80089d8:	d004      	beq.n	80089e4 <HAL_SDRAM_SendCommand+0x2c>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 80089da:	2301      	movs	r3, #1
 80089dc:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  }
  
  return HAL_OK;  
 80089e0:	2000      	movs	r0, #0
}
 80089e2:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80089e4:	2305      	movs	r3, #5
 80089e6:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;  
 80089ea:	2000      	movs	r0, #0
 80089ec:	e7f9      	b.n	80089e2 <HAL_SDRAM_SendCommand+0x2a>

080089ee <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80089ee:	b510      	push	{r4, lr}
 80089f0:	4604      	mov	r4, r0
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80089f2:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 80089f6:	b2c0      	uxtb	r0, r0
 80089f8:	2802      	cmp	r0, #2
 80089fa:	d009      	beq.n	8008a10 <HAL_SDRAM_ProgramRefreshRate+0x22>
  {
    return HAL_BUSY;
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80089fc:	2302      	movs	r3, #2
 80089fe:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8008a02:	6820      	ldr	r0, [r4, #0]
 8008a04:	f000 fc4a 	bl	800929c <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8008a08:	2301      	movs	r3, #1
 8008a0a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;   
 8008a0e:	2000      	movs	r0, #0
}
 8008a10:	bd10      	pop	{r4, pc}

08008a12 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008a12:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a16:	4605      	mov	r5, r0
 8008a18:	460f      	mov	r7, r1
 8008a1a:	4616      	mov	r6, r2
 8008a1c:	4699      	mov	r9, r3
 8008a1e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a22:	682c      	ldr	r4, [r5, #0]
 8008a24:	69e4      	ldr	r4, [r4, #28]
 8008a26:	ea37 0304 	bics.w	r3, r7, r4
 8008a2a:	bf0c      	ite	eq
 8008a2c:	2401      	moveq	r4, #1
 8008a2e:	2400      	movne	r4, #0
 8008a30:	42b4      	cmp	r4, r6
 8008a32:	d11f      	bne.n	8008a74 <UART_WaitOnFlagUntilTimeout+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8008a34:	f1b8 3fff 	cmp.w	r8, #4294967295
 8008a38:	d0f3      	beq.n	8008a22 <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8008a3a:	f1b8 0f00 	cmp.w	r8, #0
 8008a3e:	d005      	beq.n	8008a4c <UART_WaitOnFlagUntilTimeout+0x3a>
 8008a40:	f7fb f8e6 	bl	8003c10 <HAL_GetTick>
 8008a44:	eba0 0009 	sub.w	r0, r0, r9
 8008a48:	4540      	cmp	r0, r8
 8008a4a:	d3ea      	bcc.n	8008a22 <UART_WaitOnFlagUntilTimeout+0x10>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008a4c:	682a      	ldr	r2, [r5, #0]
 8008a4e:	6813      	ldr	r3, [r2, #0]
 8008a50:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008a54:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a56:	682a      	ldr	r2, [r5, #0]
 8008a58:	6893      	ldr	r3, [r2, #8]
 8008a5a:	f023 0301 	bic.w	r3, r3, #1
 8008a5e:	6093      	str	r3, [r2, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008a60:	2320      	movs	r3, #32
 8008a62:	f885 3069 	strb.w	r3, [r5, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8008a66:	f885 306a 	strb.w	r3, [r5, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	f885 3068 	strb.w	r3, [r5, #104]	; 0x68
        return HAL_TIMEOUT;
 8008a70:	2003      	movs	r0, #3
 8008a72:	e000      	b.n	8008a76 <UART_WaitOnFlagUntilTimeout+0x64>
      }
    }
  }
  return HAL_OK;
 8008a74:	2000      	movs	r0, #0
}
 8008a76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08008a7a <HAL_UART_Transmit>:
{
 8008a7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a7e:	b082      	sub	sp, #8
 8008a80:	461e      	mov	r6, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8008a82:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8008a86:	b2db      	uxtb	r3, r3
 8008a88:	2b20      	cmp	r3, #32
 8008a8a:	d152      	bne.n	8008b32 <HAL_UART_Transmit+0xb8>
 8008a8c:	4604      	mov	r4, r0
 8008a8e:	460d      	mov	r5, r1
 8008a90:	4690      	mov	r8, r2
    if((pData == NULL ) || (Size == 0U))
 8008a92:	fab2 f382 	clz	r3, r2
 8008a96:	095b      	lsrs	r3, r3, #5
 8008a98:	2900      	cmp	r1, #0
 8008a9a:	bf08      	it	eq
 8008a9c:	2301      	moveq	r3, #1
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d14b      	bne.n	8008b3a <HAL_UART_Transmit+0xc0>
    __HAL_LOCK(huart);
 8008aa2:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8008aa6:	2b01      	cmp	r3, #1
 8008aa8:	d049      	beq.n	8008b3e <HAL_UART_Transmit+0xc4>
 8008aaa:	2301      	movs	r3, #1
 8008aac:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008ab4:	2321      	movs	r3, #33	; 0x21
 8008ab6:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 8008aba:	f7fb f8a9 	bl	8003c10 <HAL_GetTick>
 8008abe:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8008ac0:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 8008ac4:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8008ac8:	e003      	b.n	8008ad2 <HAL_UART_Transmit+0x58>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8008aca:	f815 2b01 	ldrb.w	r2, [r5], #1
 8008ace:	6823      	ldr	r3, [r4, #0]
 8008ad0:	629a      	str	r2, [r3, #40]	; 0x28
    while(huart->TxXferCount > 0U)
 8008ad2:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8008ad6:	b29b      	uxth	r3, r3
 8008ad8:	b1e3      	cbz	r3, 8008b14 <HAL_UART_Transmit+0x9a>
      huart->TxXferCount--;
 8008ada:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8008ade:	b292      	uxth	r2, r2
 8008ae0:	3a01      	subs	r2, #1
 8008ae2:	b292      	uxth	r2, r2
 8008ae4:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008ae8:	9600      	str	r6, [sp, #0]
 8008aea:	463b      	mov	r3, r7
 8008aec:	2200      	movs	r2, #0
 8008aee:	2180      	movs	r1, #128	; 0x80
 8008af0:	4620      	mov	r0, r4
 8008af2:	f7ff ff8e 	bl	8008a12 <UART_WaitOnFlagUntilTimeout>
 8008af6:	bb20      	cbnz	r0, 8008b42 <HAL_UART_Transmit+0xc8>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008af8:	68a3      	ldr	r3, [r4, #8]
 8008afa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008afe:	d1e4      	bne.n	8008aca <HAL_UART_Transmit+0x50>
 8008b00:	6923      	ldr	r3, [r4, #16]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d1e1      	bne.n	8008aca <HAL_UART_Transmit+0x50>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8008b06:	f835 3b02 	ldrh.w	r3, [r5], #2
 8008b0a:	6822      	ldr	r2, [r4, #0]
 8008b0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b10:	6293      	str	r3, [r2, #40]	; 0x28
        pData += 2;
 8008b12:	e7de      	b.n	8008ad2 <HAL_UART_Transmit+0x58>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008b14:	9600      	str	r6, [sp, #0]
 8008b16:	463b      	mov	r3, r7
 8008b18:	2200      	movs	r2, #0
 8008b1a:	2140      	movs	r1, #64	; 0x40
 8008b1c:	4620      	mov	r0, r4
 8008b1e:	f7ff ff78 	bl	8008a12 <UART_WaitOnFlagUntilTimeout>
 8008b22:	b980      	cbnz	r0, 8008b46 <HAL_UART_Transmit+0xcc>
    huart->gState = HAL_UART_STATE_READY;
 8008b24:	2320      	movs	r3, #32
 8008b26:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
    return HAL_OK;
 8008b30:	e000      	b.n	8008b34 <HAL_UART_Transmit+0xba>
    return HAL_BUSY;
 8008b32:	2002      	movs	r0, #2
}
 8008b34:	b002      	add	sp, #8
 8008b36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8008b3a:	2001      	movs	r0, #1
 8008b3c:	e7fa      	b.n	8008b34 <HAL_UART_Transmit+0xba>
    __HAL_LOCK(huart);
 8008b3e:	2002      	movs	r0, #2
 8008b40:	e7f8      	b.n	8008b34 <HAL_UART_Transmit+0xba>
        return HAL_TIMEOUT;
 8008b42:	2003      	movs	r0, #3
 8008b44:	e7f6      	b.n	8008b34 <HAL_UART_Transmit+0xba>
      return HAL_TIMEOUT;
 8008b46:	2003      	movs	r0, #3
 8008b48:	e7f4      	b.n	8008b34 <HAL_UART_Transmit+0xba>

08008b4a <HAL_UART_Receive>:
{
 8008b4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b4e:	b082      	sub	sp, #8
 8008b50:	461e      	mov	r6, r3
  if(huart->RxState == HAL_UART_STATE_READY)
 8008b52:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8008b56:	b2db      	uxtb	r3, r3
 8008b58:	2b20      	cmp	r3, #32
 8008b5a:	d176      	bne.n	8008c4a <HAL_UART_Receive+0x100>
 8008b5c:	4604      	mov	r4, r0
 8008b5e:	460d      	mov	r5, r1
 8008b60:	4690      	mov	r8, r2
    if((pData == NULL ) || (Size == 0U))
 8008b62:	fab2 f382 	clz	r3, r2
 8008b66:	095b      	lsrs	r3, r3, #5
 8008b68:	2900      	cmp	r1, #0
 8008b6a:	bf08      	it	eq
 8008b6c:	2301      	moveq	r3, #1
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d16f      	bne.n	8008c52 <HAL_UART_Receive+0x108>
    __HAL_LOCK(huart);
 8008b72:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8008b76:	2b01      	cmp	r3, #1
 8008b78:	d06d      	beq.n	8008c56 <HAL_UART_Receive+0x10c>
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b80:	2300      	movs	r3, #0
 8008b82:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008b84:	2322      	movs	r3, #34	; 0x22
 8008b86:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
    tickstart = HAL_GetTick();
 8008b8a:	f7fb f841 	bl	8003c10 <HAL_GetTick>
 8008b8e:	4607      	mov	r7, r0
    huart->RxXferSize = Size;
 8008b90:	f8a4 8058 	strh.w	r8, [r4, #88]	; 0x58
    huart->RxXferCount = Size;
 8008b94:	f8a4 805a 	strh.w	r8, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8008b98:	68a3      	ldr	r3, [r4, #8]
 8008b9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b9e:	d006      	beq.n	8008bae <HAL_UART_Receive+0x64>
 8008ba0:	b9a3      	cbnz	r3, 8008bcc <HAL_UART_Receive+0x82>
 8008ba2:	6923      	ldr	r3, [r4, #16]
 8008ba4:	b973      	cbnz	r3, 8008bc4 <HAL_UART_Receive+0x7a>
 8008ba6:	23ff      	movs	r3, #255	; 0xff
 8008ba8:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
 8008bac:	e011      	b.n	8008bd2 <HAL_UART_Receive+0x88>
 8008bae:	6923      	ldr	r3, [r4, #16]
 8008bb0:	b923      	cbnz	r3, 8008bbc <HAL_UART_Receive+0x72>
 8008bb2:	f240 13ff 	movw	r3, #511	; 0x1ff
 8008bb6:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
 8008bba:	e00a      	b.n	8008bd2 <HAL_UART_Receive+0x88>
 8008bbc:	23ff      	movs	r3, #255	; 0xff
 8008bbe:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
 8008bc2:	e006      	b.n	8008bd2 <HAL_UART_Receive+0x88>
 8008bc4:	237f      	movs	r3, #127	; 0x7f
 8008bc6:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
 8008bca:	e002      	b.n	8008bd2 <HAL_UART_Receive+0x88>
 8008bcc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008bd0:	d002      	beq.n	8008bd8 <HAL_UART_Receive+0x8e>
    uhMask = huart->Mask;
 8008bd2:	f8b4 805c 	ldrh.w	r8, [r4, #92]	; 0x5c
    while(huart->RxXferCount > 0U)
 8008bd6:	e010      	b.n	8008bfa <HAL_UART_Receive+0xb0>
    UART_MASK_COMPUTATION(huart);
 8008bd8:	6923      	ldr	r3, [r4, #16]
 8008bda:	b91b      	cbnz	r3, 8008be4 <HAL_UART_Receive+0x9a>
 8008bdc:	237f      	movs	r3, #127	; 0x7f
 8008bde:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
 8008be2:	e7f6      	b.n	8008bd2 <HAL_UART_Receive+0x88>
 8008be4:	233f      	movs	r3, #63	; 0x3f
 8008be6:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
 8008bea:	e7f2      	b.n	8008bd2 <HAL_UART_Receive+0x88>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8008bec:	6823      	ldr	r3, [r4, #0]
 8008bee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008bf0:	fa5f f388 	uxtb.w	r3, r8
 8008bf4:	4013      	ands	r3, r2
 8008bf6:	f805 3b01 	strb.w	r3, [r5], #1
    while(huart->RxXferCount > 0U)
 8008bfa:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8008bfe:	b29b      	uxth	r3, r3
 8008c00:	b1e3      	cbz	r3, 8008c3c <HAL_UART_Receive+0xf2>
      huart->RxXferCount--;
 8008c02:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
 8008c06:	b292      	uxth	r2, r2
 8008c08:	3a01      	subs	r2, #1
 8008c0a:	b292      	uxth	r2, r2
 8008c0c:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008c10:	9600      	str	r6, [sp, #0]
 8008c12:	463b      	mov	r3, r7
 8008c14:	2200      	movs	r2, #0
 8008c16:	2120      	movs	r1, #32
 8008c18:	4620      	mov	r0, r4
 8008c1a:	f7ff fefa 	bl	8008a12 <UART_WaitOnFlagUntilTimeout>
 8008c1e:	b9e0      	cbnz	r0, 8008c5a <HAL_UART_Receive+0x110>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c20:	68a3      	ldr	r3, [r4, #8]
 8008c22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c26:	d1e1      	bne.n	8008bec <HAL_UART_Receive+0xa2>
 8008c28:	6923      	ldr	r3, [r4, #16]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d1de      	bne.n	8008bec <HAL_UART_Receive+0xa2>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8008c2e:	6823      	ldr	r3, [r4, #0]
 8008c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c32:	ea08 0303 	and.w	r3, r8, r3
 8008c36:	f825 3b02 	strh.w	r3, [r5], #2
        pData +=2U;
 8008c3a:	e7de      	b.n	8008bfa <HAL_UART_Receive+0xb0>
    huart->RxState = HAL_UART_STATE_READY;
 8008c3c:	2320      	movs	r3, #32
 8008c3e:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
    __HAL_UNLOCK(huart);
 8008c42:	2000      	movs	r0, #0
 8008c44:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 8008c48:	e000      	b.n	8008c4c <HAL_UART_Receive+0x102>
    return HAL_BUSY;
 8008c4a:	2002      	movs	r0, #2
}
 8008c4c:	b002      	add	sp, #8
 8008c4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8008c52:	2001      	movs	r0, #1
 8008c54:	e7fa      	b.n	8008c4c <HAL_UART_Receive+0x102>
    __HAL_LOCK(huart);
 8008c56:	2002      	movs	r0, #2
 8008c58:	e7f8      	b.n	8008c4c <HAL_UART_Receive+0x102>
        return HAL_TIMEOUT;
 8008c5a:	2003      	movs	r0, #3
 8008c5c:	e7f6      	b.n	8008c4c <HAL_UART_Receive+0x102>
	...

08008c60 <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart: uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c60:	b538      	push	{r3, r4, r5, lr}
 8008c62:	4604      	mov	r4, r0
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008c64:	6883      	ldr	r3, [r0, #8]
 8008c66:	6902      	ldr	r2, [r0, #16]
 8008c68:	4313      	orrs	r3, r2
 8008c6a:	6942      	ldr	r2, [r0, #20]
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	69c2      	ldr	r2, [r0, #28]
 8008c70:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8008c72:	6801      	ldr	r1, [r0, #0]
 8008c74:	6808      	ldr	r0, [r1, #0]
 8008c76:	4aa0      	ldr	r2, [pc, #640]	; (8008ef8 <UART_SetConfig+0x298>)
 8008c78:	4002      	ands	r2, r0
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c7e:	6822      	ldr	r2, [r4, #0]
 8008c80:	6853      	ldr	r3, [r2, #4]
 8008c82:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008c86:	68e1      	ldr	r1, [r4, #12]
 8008c88:	430b      	orrs	r3, r1
 8008c8a:	6053      	str	r3, [r2, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8008c8c:	69a3      	ldr	r3, [r4, #24]
 8008c8e:	6a22      	ldr	r2, [r4, #32]
 8008c90:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8008c92:	6821      	ldr	r1, [r4, #0]
 8008c94:	688b      	ldr	r3, [r1, #8]
 8008c96:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8008c9a:	4313      	orrs	r3, r2
 8008c9c:	608b      	str	r3, [r1, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c9e:	6823      	ldr	r3, [r4, #0]
 8008ca0:	4a96      	ldr	r2, [pc, #600]	; (8008efc <UART_SetConfig+0x29c>)
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	d019      	beq.n	8008cda <UART_SetConfig+0x7a>
 8008ca6:	4a96      	ldr	r2, [pc, #600]	; (8008f00 <UART_SetConfig+0x2a0>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d02a      	beq.n	8008d02 <UART_SetConfig+0xa2>
 8008cac:	4a95      	ldr	r2, [pc, #596]	; (8008f04 <UART_SetConfig+0x2a4>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d040      	beq.n	8008d34 <UART_SetConfig+0xd4>
 8008cb2:	4a95      	ldr	r2, [pc, #596]	; (8008f08 <UART_SetConfig+0x2a8>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d065      	beq.n	8008d84 <UART_SetConfig+0x124>
 8008cb8:	4a94      	ldr	r2, [pc, #592]	; (8008f0c <UART_SetConfig+0x2ac>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d075      	beq.n	8008daa <UART_SetConfig+0x14a>
 8008cbe:	4a94      	ldr	r2, [pc, #592]	; (8008f10 <UART_SetConfig+0x2b0>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	f000 8088 	beq.w	8008dd6 <UART_SetConfig+0x176>
 8008cc6:	4a93      	ldr	r2, [pc, #588]	; (8008f14 <UART_SetConfig+0x2b4>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	f000 809a 	beq.w	8008e02 <UART_SetConfig+0x1a2>
 8008cce:	4a92      	ldr	r2, [pc, #584]	; (8008f18 <UART_SetConfig+0x2b8>)
 8008cd0:	4293      	cmp	r3, r2
 8008cd2:	f000 80ac 	beq.w	8008e2e <UART_SetConfig+0x1ce>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8008cd6:	2510      	movs	r5, #16
 8008cd8:	e03d      	b.n	8008d56 <UART_SetConfig+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008cda:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8008cde:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8008ce2:	f002 0203 	and.w	r2, r2, #3
 8008ce6:	2a03      	cmp	r2, #3
 8008ce8:	d803      	bhi.n	8008cf2 <UART_SetConfig+0x92>
 8008cea:	e8df f002 	tbb	[pc, r2]
 8008cee:	06b5      	.short	0x06b5
 8008cf0:	0804      	.short	0x0804
 8008cf2:	2510      	movs	r5, #16
 8008cf4:	e02f      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008cf6:	2502      	movs	r5, #2
 8008cf8:	e02d      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008cfa:	2504      	movs	r5, #4
 8008cfc:	e02b      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008cfe:	2508      	movs	r5, #8
 8008d00:	e029      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008d02:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 8008d06:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8008d0a:	f002 020c 	and.w	r2, r2, #12
 8008d0e:	2a0c      	cmp	r2, #12
 8008d10:	d808      	bhi.n	8008d24 <UART_SetConfig+0xc4>
 8008d12:	e8df f002 	tbb	[pc, r2]
 8008d16:	07a3      	.short	0x07a3
 8008d18:	070b0707 	.word	0x070b0707
 8008d1c:	07090707 	.word	0x07090707
 8008d20:	0707      	.short	0x0707
 8008d22:	0d          	.byte	0x0d
 8008d23:	00          	.byte	0x00
 8008d24:	2510      	movs	r5, #16
 8008d26:	e016      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008d28:	2502      	movs	r5, #2
 8008d2a:	e014      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008d2c:	2504      	movs	r5, #4
 8008d2e:	e012      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008d30:	2508      	movs	r5, #8
 8008d32:	e010      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008d34:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
 8008d38:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8008d3c:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8008d40:	2a20      	cmp	r2, #32
 8008d42:	f000 808d 	beq.w	8008e60 <UART_SetConfig+0x200>
 8008d46:	d819      	bhi.n	8008d7c <UART_SetConfig+0x11c>
 8008d48:	2a00      	cmp	r2, #0
 8008d4a:	f000 808b 	beq.w	8008e64 <UART_SetConfig+0x204>
 8008d4e:	2a10      	cmp	r2, #16
 8008d50:	f040 808a 	bne.w	8008e68 <UART_SetConfig+0x208>
 8008d54:	2504      	movs	r5, #4

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d56:	69e2      	ldr	r2, [r4, #28]
 8008d58:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8008d5c:	f000 80b0 	beq.w	8008ec0 <UART_SetConfig+0x260>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 8008d60:	2d08      	cmp	r5, #8
 8008d62:	f200 813d 	bhi.w	8008fe0 <UART_SetConfig+0x380>
 8008d66:	e8df f015 	tbh	[pc, r5, lsl #1]
 8008d6a:	0104      	.short	0x0104
 8008d6c:	011b010f 	.word	0x011b010f
 8008d70:	0125013b 	.word	0x0125013b
 8008d74:	013b013b 	.word	0x013b013b
 8008d78:	0131013b 	.word	0x0131013b
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d7c:	2a30      	cmp	r2, #48	; 0x30
 8008d7e:	d175      	bne.n	8008e6c <UART_SetConfig+0x20c>
 8008d80:	2508      	movs	r5, #8
 8008d82:	e7e8      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008d84:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
 8008d88:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8008d8c:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8008d90:	2a80      	cmp	r2, #128	; 0x80
 8008d92:	d06d      	beq.n	8008e70 <UART_SetConfig+0x210>
 8008d94:	d805      	bhi.n	8008da2 <UART_SetConfig+0x142>
 8008d96:	2a00      	cmp	r2, #0
 8008d98:	d06c      	beq.n	8008e74 <UART_SetConfig+0x214>
 8008d9a:	2a40      	cmp	r2, #64	; 0x40
 8008d9c:	d16c      	bne.n	8008e78 <UART_SetConfig+0x218>
 8008d9e:	2504      	movs	r5, #4
 8008da0:	e7d9      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008da2:	2ac0      	cmp	r2, #192	; 0xc0
 8008da4:	d16a      	bne.n	8008e7c <UART_SetConfig+0x21c>
 8008da6:	2508      	movs	r5, #8
 8008da8:	e7d5      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008daa:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
 8008dae:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8008db2:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8008db6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8008dba:	d061      	beq.n	8008e80 <UART_SetConfig+0x220>
 8008dbc:	d806      	bhi.n	8008dcc <UART_SetConfig+0x16c>
 8008dbe:	2a00      	cmp	r2, #0
 8008dc0:	d060      	beq.n	8008e84 <UART_SetConfig+0x224>
 8008dc2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8008dc6:	d15f      	bne.n	8008e88 <UART_SetConfig+0x228>
 8008dc8:	2504      	movs	r5, #4
 8008dca:	e7c4      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008dcc:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8008dd0:	d15c      	bne.n	8008e8c <UART_SetConfig+0x22c>
 8008dd2:	2508      	movs	r5, #8
 8008dd4:	e7bf      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008dd6:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
 8008dda:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8008dde:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8008de2:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8008de6:	d053      	beq.n	8008e90 <UART_SetConfig+0x230>
 8008de8:	d806      	bhi.n	8008df8 <UART_SetConfig+0x198>
 8008dea:	2a00      	cmp	r2, #0
 8008dec:	d052      	beq.n	8008e94 <UART_SetConfig+0x234>
 8008dee:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8008df2:	d151      	bne.n	8008e98 <UART_SetConfig+0x238>
 8008df4:	2504      	movs	r5, #4
 8008df6:	e7ae      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008df8:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8008dfc:	d14e      	bne.n	8008e9c <UART_SetConfig+0x23c>
 8008dfe:	2508      	movs	r5, #8
 8008e00:	e7a9      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e02:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8008e06:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8008e0a:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8008e0e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8008e12:	d045      	beq.n	8008ea0 <UART_SetConfig+0x240>
 8008e14:	d806      	bhi.n	8008e24 <UART_SetConfig+0x1c4>
 8008e16:	2a00      	cmp	r2, #0
 8008e18:	d044      	beq.n	8008ea4 <UART_SetConfig+0x244>
 8008e1a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8008e1e:	d143      	bne.n	8008ea8 <UART_SetConfig+0x248>
 8008e20:	2504      	movs	r5, #4
 8008e22:	e798      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e24:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8008e28:	d140      	bne.n	8008eac <UART_SetConfig+0x24c>
 8008e2a:	2508      	movs	r5, #8
 8008e2c:	e793      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e2e:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
 8008e32:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8008e36:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8008e3a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8008e3e:	d037      	beq.n	8008eb0 <UART_SetConfig+0x250>
 8008e40:	d805      	bhi.n	8008e4e <UART_SetConfig+0x1ee>
 8008e42:	b3ba      	cbz	r2, 8008eb4 <UART_SetConfig+0x254>
 8008e44:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8008e48:	d136      	bne.n	8008eb8 <UART_SetConfig+0x258>
 8008e4a:	2504      	movs	r5, #4
 8008e4c:	e783      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e4e:	f5b2 4f40 	cmp.w	r2, #49152	; 0xc000
 8008e52:	d133      	bne.n	8008ebc <UART_SetConfig+0x25c>
 8008e54:	2508      	movs	r5, #8
 8008e56:	e77e      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e58:	2501      	movs	r5, #1
 8008e5a:	e77c      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e5c:	2500      	movs	r5, #0
 8008e5e:	e77a      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e60:	2502      	movs	r5, #2
 8008e62:	e778      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e64:	2500      	movs	r5, #0
 8008e66:	e776      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e68:	2510      	movs	r5, #16
 8008e6a:	e774      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e6c:	2510      	movs	r5, #16
 8008e6e:	e772      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e70:	2502      	movs	r5, #2
 8008e72:	e770      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e74:	2500      	movs	r5, #0
 8008e76:	e76e      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e78:	2510      	movs	r5, #16
 8008e7a:	e76c      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e7c:	2510      	movs	r5, #16
 8008e7e:	e76a      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e80:	2502      	movs	r5, #2
 8008e82:	e768      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e84:	2500      	movs	r5, #0
 8008e86:	e766      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e88:	2510      	movs	r5, #16
 8008e8a:	e764      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e8c:	2510      	movs	r5, #16
 8008e8e:	e762      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e90:	2502      	movs	r5, #2
 8008e92:	e760      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e94:	2501      	movs	r5, #1
 8008e96:	e75e      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e98:	2510      	movs	r5, #16
 8008e9a:	e75c      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008e9c:	2510      	movs	r5, #16
 8008e9e:	e75a      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008ea0:	2502      	movs	r5, #2
 8008ea2:	e758      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008ea4:	2500      	movs	r5, #0
 8008ea6:	e756      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008ea8:	2510      	movs	r5, #16
 8008eaa:	e754      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008eac:	2510      	movs	r5, #16
 8008eae:	e752      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008eb0:	2502      	movs	r5, #2
 8008eb2:	e750      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008eb4:	2500      	movs	r5, #0
 8008eb6:	e74e      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008eb8:	2510      	movs	r5, #16
 8008eba:	e74c      	b.n	8008d56 <UART_SetConfig+0xf6>
 8008ebc:	2510      	movs	r5, #16
 8008ebe:	e74a      	b.n	8008d56 <UART_SetConfig+0xf6>
    switch (clocksource)
 8008ec0:	2d08      	cmp	r5, #8
 8008ec2:	d853      	bhi.n	8008f6c <UART_SetConfig+0x30c>
 8008ec4:	e8df f005 	tbb	[pc, r5]
 8008ec8:	52352a05 	.word	0x52352a05
 8008ecc:	5252523e 	.word	0x5252523e
 8008ed0:	49          	.byte	0x49
 8008ed1:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008ed2:	f7fd fee3 	bl	8006c9c <HAL_RCC_GetPCLK1Freq>
 8008ed6:	6862      	ldr	r2, [r4, #4]
 8008ed8:	0853      	lsrs	r3, r2, #1
 8008eda:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8008ede:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ee2:	b29b      	uxth	r3, r3
    brrtemp = usartdiv & 0xFFF0U;
 8008ee4:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008ee8:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8008eec:	4313      	orrs	r3, r2
    huart->Instance->BRR = brrtemp;
 8008eee:	6822      	ldr	r2, [r4, #0]
 8008ef0:	60d3      	str	r3, [r2, #12]
    }
  }

  return ret;

}
 8008ef2:	4628      	mov	r0, r5
 8008ef4:	bd38      	pop	{r3, r4, r5, pc}
 8008ef6:	bf00      	nop
 8008ef8:	efff69f3 	.word	0xefff69f3
 8008efc:	40011000 	.word	0x40011000
 8008f00:	40004400 	.word	0x40004400
 8008f04:	40004800 	.word	0x40004800
 8008f08:	40004c00 	.word	0x40004c00
 8008f0c:	40005000 	.word	0x40005000
 8008f10:	40011400 	.word	0x40011400
 8008f14:	40007800 	.word	0x40007800
 8008f18:	40007c00 	.word	0x40007c00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8008f1c:	f7fd fed4 	bl	8006cc8 <HAL_RCC_GetPCLK2Freq>
 8008f20:	6862      	ldr	r2, [r4, #4]
 8008f22:	0853      	lsrs	r3, r2, #1
 8008f24:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8008f28:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f2c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8008f2e:	2500      	movs	r5, #0
      break;
 8008f30:	e7d8      	b.n	8008ee4 <UART_SetConfig+0x284>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008f32:	6862      	ldr	r2, [r4, #4]
 8008f34:	4b2b      	ldr	r3, [pc, #172]	; (8008fe4 <UART_SetConfig+0x384>)
 8008f36:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8008f3a:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f3e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8008f40:	2500      	movs	r5, #0
      break;
 8008f42:	e7cf      	b.n	8008ee4 <UART_SetConfig+0x284>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008f44:	f7fd fd96 	bl	8006a74 <HAL_RCC_GetSysClockFreq>
 8008f48:	6862      	ldr	r2, [r4, #4]
 8008f4a:	0853      	lsrs	r3, r2, #1
 8008f4c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8008f50:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f54:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8008f56:	2500      	movs	r5, #0
      break;
 8008f58:	e7c4      	b.n	8008ee4 <UART_SetConfig+0x284>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008f5a:	6862      	ldr	r2, [r4, #4]
 8008f5c:	0853      	lsrs	r3, r2, #1
 8008f5e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8008f62:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f66:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8008f68:	2500      	movs	r5, #0
      break;
 8008f6a:	e7bb      	b.n	8008ee4 <UART_SetConfig+0x284>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f6c:	2501      	movs	r5, #1
 8008f6e:	2300      	movs	r3, #0
 8008f70:	e7b8      	b.n	8008ee4 <UART_SetConfig+0x284>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008f72:	f7fd fe93 	bl	8006c9c <HAL_RCC_GetPCLK1Freq>
 8008f76:	6862      	ldr	r2, [r4, #4]
 8008f78:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8008f7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f80:	6822      	ldr	r2, [r4, #0]
 8008f82:	b29b      	uxth	r3, r3
 8008f84:	60d3      	str	r3, [r2, #12]
      break;
 8008f86:	e7b4      	b.n	8008ef2 <UART_SetConfig+0x292>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8008f88:	f7fd fe9e 	bl	8006cc8 <HAL_RCC_GetPCLK2Freq>
 8008f8c:	6862      	ldr	r2, [r4, #4]
 8008f8e:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8008f92:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f96:	6822      	ldr	r2, [r4, #0]
 8008f98:	b29b      	uxth	r3, r3
 8008f9a:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008f9c:	2500      	movs	r5, #0
      break;
 8008f9e:	e7a8      	b.n	8008ef2 <UART_SetConfig+0x292>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008fa0:	6861      	ldr	r1, [r4, #4]
 8008fa2:	4a11      	ldr	r2, [pc, #68]	; (8008fe8 <UART_SetConfig+0x388>)
 8008fa4:	eb02 0251 	add.w	r2, r2, r1, lsr #1
 8008fa8:	fbb2 f2f1 	udiv	r2, r2, r1
 8008fac:	b292      	uxth	r2, r2
 8008fae:	60da      	str	r2, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008fb0:	2500      	movs	r5, #0
      break;
 8008fb2:	e79e      	b.n	8008ef2 <UART_SetConfig+0x292>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008fb4:	f7fd fd5e 	bl	8006a74 <HAL_RCC_GetSysClockFreq>
 8008fb8:	6862      	ldr	r2, [r4, #4]
 8008fba:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8008fbe:	fbb3 f3f2 	udiv	r3, r3, r2
 8008fc2:	6822      	ldr	r2, [r4, #0]
 8008fc4:	b29b      	uxth	r3, r3
 8008fc6:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008fc8:	2500      	movs	r5, #0
      break;
 8008fca:	e792      	b.n	8008ef2 <UART_SetConfig+0x292>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008fcc:	6861      	ldr	r1, [r4, #4]
 8008fce:	084a      	lsrs	r2, r1, #1
 8008fd0:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8008fd4:	fbb2 f2f1 	udiv	r2, r2, r1
 8008fd8:	b292      	uxth	r2, r2
 8008fda:	60da      	str	r2, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008fdc:	2500      	movs	r5, #0
      break;
 8008fde:	e788      	b.n	8008ef2 <UART_SetConfig+0x292>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008fe0:	2501      	movs	r5, #1
 8008fe2:	e786      	b.n	8008ef2 <UART_SetConfig+0x292>
 8008fe4:	01e84800 	.word	0x01e84800
 8008fe8:	00f42400 	.word	0x00f42400

08008fec <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008fec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008fee:	f013 0f01 	tst.w	r3, #1
 8008ff2:	d006      	beq.n	8009002 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008ff4:	6802      	ldr	r2, [r0, #0]
 8008ff6:	6853      	ldr	r3, [r2, #4]
 8008ff8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008ffc:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8008ffe:	430b      	orrs	r3, r1
 8009000:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009002:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009004:	f013 0f02 	tst.w	r3, #2
 8009008:	d006      	beq.n	8009018 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800900a:	6802      	ldr	r2, [r0, #0]
 800900c:	6853      	ldr	r3, [r2, #4]
 800900e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009012:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8009014:	430b      	orrs	r3, r1
 8009016:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009018:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800901a:	f013 0f04 	tst.w	r3, #4
 800901e:	d006      	beq.n	800902e <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009020:	6802      	ldr	r2, [r0, #0]
 8009022:	6853      	ldr	r3, [r2, #4]
 8009024:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009028:	6b01      	ldr	r1, [r0, #48]	; 0x30
 800902a:	430b      	orrs	r3, r1
 800902c:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800902e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009030:	f013 0f08 	tst.w	r3, #8
 8009034:	d006      	beq.n	8009044 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009036:	6802      	ldr	r2, [r0, #0]
 8009038:	6853      	ldr	r3, [r2, #4]
 800903a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800903e:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8009040:	430b      	orrs	r3, r1
 8009042:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009044:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009046:	f013 0f10 	tst.w	r3, #16
 800904a:	d006      	beq.n	800905a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800904c:	6802      	ldr	r2, [r0, #0]
 800904e:	6893      	ldr	r3, [r2, #8]
 8009050:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009054:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8009056:	430b      	orrs	r3, r1
 8009058:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800905a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800905c:	f013 0f20 	tst.w	r3, #32
 8009060:	d006      	beq.n	8009070 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009062:	6802      	ldr	r2, [r0, #0]
 8009064:	6893      	ldr	r3, [r2, #8]
 8009066:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800906a:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800906c:	430b      	orrs	r3, r1
 800906e:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009070:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009072:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009076:	d00a      	beq.n	800908e <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009078:	6802      	ldr	r2, [r0, #0]
 800907a:	6853      	ldr	r3, [r2, #4]
 800907c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009080:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8009082:	430b      	orrs	r3, r1
 8009084:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009086:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009088:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800908c:	d00b      	beq.n	80090a6 <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800908e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009090:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009094:	d006      	beq.n	80090a4 <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009096:	6802      	ldr	r2, [r0, #0]
 8009098:	6853      	ldr	r3, [r2, #4]
 800909a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800909e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80090a0:	430b      	orrs	r3, r1
 80090a2:	6053      	str	r3, [r2, #4]
  }
}
 80090a4:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80090a6:	6802      	ldr	r2, [r0, #0]
 80090a8:	6853      	ldr	r3, [r2, #4]
 80090aa:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80090ae:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80090b0:	430b      	orrs	r3, r1
 80090b2:	6053      	str	r3, [r2, #4]
 80090b4:	e7eb      	b.n	800908e <UART_AdvFeatureConfig+0xa2>

080090b6 <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart: uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80090b6:	b510      	push	{r4, lr}
 80090b8:	b082      	sub	sp, #8
 80090ba:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090bc:	2300      	movs	r3, #0
 80090be:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80090c0:	f7fa fda6 	bl	8003c10 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80090c4:	6823      	ldr	r3, [r4, #0]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f013 0f08 	tst.w	r3, #8
 80090cc:	d109      	bne.n	80090e2 <UART_CheckIdleState+0x2c>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 80090ce:	2320      	movs	r3, #32
 80090d0:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;
 80090d4:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090d8:	2000      	movs	r0, #0
 80090da:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68

  return HAL_OK;
}
 80090de:	b002      	add	sp, #8
 80090e0:	bd10      	pop	{r4, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80090e2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80090e6:	9300      	str	r3, [sp, #0]
 80090e8:	4603      	mov	r3, r0
 80090ea:	2200      	movs	r2, #0
 80090ec:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80090f0:	4620      	mov	r0, r4
 80090f2:	f7ff fc8e 	bl	8008a12 <UART_WaitOnFlagUntilTimeout>
 80090f6:	2800      	cmp	r0, #0
 80090f8:	d0e9      	beq.n	80090ce <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 80090fa:	2003      	movs	r0, #3
 80090fc:	e7ef      	b.n	80090de <UART_CheckIdleState+0x28>

080090fe <HAL_UART_Init>:
  if(huart == NULL)
 80090fe:	b378      	cbz	r0, 8009160 <HAL_UART_Init+0x62>
{
 8009100:	b510      	push	{r4, lr}
 8009102:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 8009104:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8009108:	b30b      	cbz	r3, 800914e <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800910a:	2324      	movs	r3, #36	; 0x24
 800910c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8009110:	6822      	ldr	r2, [r4, #0]
 8009112:	6813      	ldr	r3, [r2, #0]
 8009114:	f023 0301 	bic.w	r3, r3, #1
 8009118:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800911a:	4620      	mov	r0, r4
 800911c:	f7ff fda0 	bl	8008c60 <UART_SetConfig>
 8009120:	2801      	cmp	r0, #1
 8009122:	d013      	beq.n	800914c <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009124:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009126:	b9bb      	cbnz	r3, 8009158 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009128:	6822      	ldr	r2, [r4, #0]
 800912a:	6853      	ldr	r3, [r2, #4]
 800912c:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8009130:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009132:	6822      	ldr	r2, [r4, #0]
 8009134:	6893      	ldr	r3, [r2, #8]
 8009136:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800913a:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800913c:	6822      	ldr	r2, [r4, #0]
 800913e:	6813      	ldr	r3, [r2, #0]
 8009140:	f043 0301 	orr.w	r3, r3, #1
 8009144:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8009146:	4620      	mov	r0, r4
 8009148:	f7ff ffb5 	bl	80090b6 <UART_CheckIdleState>
}
 800914c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800914e:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8009152:	f001 ffe1 	bl	800b118 <HAL_UART_MspInit>
 8009156:	e7d8      	b.n	800910a <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8009158:	4620      	mov	r0, r4
 800915a:	f7ff ff47 	bl	8008fec <UART_AdvFeatureConfig>
 800915e:	e7e3      	b.n	8009128 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8009160:	2001      	movs	r0, #1
}
 8009162:	4770      	bx	lr

08009164 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8009164:	b430      	push	{r4, r5}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8009166:	680b      	ldr	r3, [r1, #0]
 8009168:	2b01      	cmp	r3, #1
 800916a:	d018      	beq.n	800919e <FMC_SDRAM_Init+0x3a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800916c:	6803      	ldr	r3, [r0, #0]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800916e:	4a19      	ldr	r2, [pc, #100]	; (80091d4 <FMC_SDRAM_Init+0x70>)
 8009170:	401a      	ands	r2, r3
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009172:	684b      	ldr	r3, [r1, #4]
                        Init->RowBitsNumber      |\
 8009174:	688c      	ldr	r4, [r1, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009176:	4323      	orrs	r3, r4
                        Init->MemoryDataWidth    |\
 8009178:	68cc      	ldr	r4, [r1, #12]
                        Init->RowBitsNumber      |\
 800917a:	4323      	orrs	r3, r4
                        Init->InternalBankNumber |\
 800917c:	690c      	ldr	r4, [r1, #16]
                        Init->MemoryDataWidth    |\
 800917e:	4323      	orrs	r3, r4
                        Init->CASLatency         |\
 8009180:	694c      	ldr	r4, [r1, #20]
                        Init->InternalBankNumber |\
 8009182:	4323      	orrs	r3, r4
                        Init->WriteProtection    |\
 8009184:	698c      	ldr	r4, [r1, #24]
                        Init->CASLatency         |\
 8009186:	4323      	orrs	r3, r4
                        Init->SDClockPeriod      |\
 8009188:	69cc      	ldr	r4, [r1, #28]
                        Init->WriteProtection    |\
 800918a:	4323      	orrs	r3, r4
                        Init->ReadBurst          |\
 800918c:	6a0c      	ldr	r4, [r1, #32]
                        Init->SDClockPeriod      |\
 800918e:	4323      	orrs	r3, r4
                        Init->ReadPipeDelay
 8009190:	6a49      	ldr	r1, [r1, #36]	; 0x24
                        Init->ReadBurst          |\
 8009192:	430b      	orrs	r3, r1
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009194:	4313      	orrs	r3, r2
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8009196:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 8009198:	2000      	movs	r0, #0
 800919a:	bc30      	pop	{r4, r5}
 800919c:	4770      	bx	lr
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800919e:	6804      	ldr	r4, [r0, #0]
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80091a0:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80091a4:	69cb      	ldr	r3, [r1, #28]
                        Init->ReadBurst          |\
 80091a6:	6a0a      	ldr	r2, [r1, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80091a8:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 80091aa:	6a4b      	ldr	r3, [r1, #36]	; 0x24
                        Init->ReadBurst          |\
 80091ac:	431a      	orrs	r2, r3
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80091ae:	4322      	orrs	r2, r4
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 80091b0:	6843      	ldr	r3, [r0, #4]
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80091b2:	4c08      	ldr	r4, [pc, #32]	; (80091d4 <FMC_SDRAM_Init+0x70>)
 80091b4:	401c      	ands	r4, r3
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80091b6:	684b      	ldr	r3, [r1, #4]
                       Init->RowBitsNumber       |\
 80091b8:	688d      	ldr	r5, [r1, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80091ba:	432b      	orrs	r3, r5
                       Init->MemoryDataWidth     |\
 80091bc:	68cd      	ldr	r5, [r1, #12]
                       Init->RowBitsNumber       |\
 80091be:	432b      	orrs	r3, r5
                       Init->InternalBankNumber  |\
 80091c0:	690d      	ldr	r5, [r1, #16]
                       Init->MemoryDataWidth     |\
 80091c2:	432b      	orrs	r3, r5
                       Init->CASLatency          |\
 80091c4:	694d      	ldr	r5, [r1, #20]
                       Init->InternalBankNumber  |\
 80091c6:	432b      	orrs	r3, r5
                       Init->WriteProtection);
 80091c8:	6989      	ldr	r1, [r1, #24]
                       Init->CASLatency          |\
 80091ca:	430b      	orrs	r3, r1
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80091cc:	4323      	orrs	r3, r4
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80091ce:	6002      	str	r2, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 80091d0:	6043      	str	r3, [r0, #4]
 80091d2:	e7e1      	b.n	8009198 <FMC_SDRAM_Init+0x34>
 80091d4:	ffff8000 	.word	0xffff8000

080091d8 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80091d8:	b430      	push	{r4, r5}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 80091da:	2a01      	cmp	r2, #1
 80091dc:	d021      	beq.n	8009222 <FMC_SDRAM_Timing_Init+0x4a>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80091de:	6882      	ldr	r2, [r0, #8]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80091e0:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80091e4:	680b      	ldr	r3, [r1, #0]
 80091e6:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 80091e8:	684c      	ldr	r4, [r1, #4]
 80091ea:	3c01      	subs	r4, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80091ec:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 80091f0:	688c      	ldr	r4, [r1, #8]
 80091f2:	3c01      	subs	r4, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 80091f4:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 80091f8:	68cc      	ldr	r4, [r1, #12]
 80091fa:	3c01      	subs	r4, #1
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 80091fc:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8009200:	690c      	ldr	r4, [r1, #16]
 8009202:	3c01      	subs	r4, #1
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8009204:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
                       (((Timing->RPDelay)-1) << 20)             |\
 8009208:	694c      	ldr	r4, [r1, #20]
 800920a:	3c01      	subs	r4, #1
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800920c:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
                       (((Timing->RCDDelay)-1) << 24));
 8009210:	6989      	ldr	r1, [r1, #24]
 8009212:	3901      	subs	r1, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009214:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8009218:	4313      	orrs	r3, r2
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800921a:	6083      	str	r3, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 800921c:	2000      	movs	r0, #0
 800921e:	bc30      	pop	{r4, r5}
 8009220:	4770      	bx	lr
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8009222:	6883      	ldr	r3, [r0, #8]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8009224:	4c11      	ldr	r4, [pc, #68]	; (800926c <FMC_SDRAM_Timing_Init+0x94>)
 8009226:	401c      	ands	r4, r3
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8009228:	68ca      	ldr	r2, [r1, #12]
 800922a:	1e55      	subs	r5, r2, #1
                        (((Timing->RPDelay)-1) << 20)); 
 800922c:	694b      	ldr	r3, [r1, #20]
 800922e:	1e5a      	subs	r2, r3, #1
 8009230:	0512      	lsls	r2, r2, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8009232:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
 8009236:	4322      	orrs	r2, r4
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8009238:	68c4      	ldr	r4, [r0, #12]
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800923a:	f004 4470 	and.w	r4, r4, #4026531840	; 0xf0000000
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800923e:	680b      	ldr	r3, [r1, #0]
 8009240:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8009242:	684d      	ldr	r5, [r1, #4]
 8009244:	3d01      	subs	r5, #1
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009246:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800924a:	688d      	ldr	r5, [r1, #8]
 800924c:	3d01      	subs	r5, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800924e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8009252:	690d      	ldr	r5, [r1, #16]
 8009254:	3d01      	subs	r5, #1
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8009256:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
                       (((Timing->RCDDelay)-1) << 24));   
 800925a:	6989      	ldr	r1, [r1, #24]
 800925c:	3901      	subs	r1, #1
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800925e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8009262:	4323      	orrs	r3, r4
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8009264:	6082      	str	r2, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8009266:	60c3      	str	r3, [r0, #12]
 8009268:	e7d8      	b.n	800921c <FMC_SDRAM_Timing_Init+0x44>
 800926a:	bf00      	nop
 800926c:	ff0f0fff 	.word	0xff0f0fff

08009270 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009270:	b410      	push	{r4}
 8009272:	b083      	sub	sp, #12
 8009274:	4602      	mov	r2, r0
  __IO uint32_t tmpr = 0;
 8009276:	2000      	movs	r0, #0
 8009278:	9001      	str	r0, [sp, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800927a:	680b      	ldr	r3, [r1, #0]
                    (Command->CommandTarget)                |\
 800927c:	684c      	ldr	r4, [r1, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800927e:	4323      	orrs	r3, r4
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 8009280:	688c      	ldr	r4, [r1, #8]
 8009282:	3c01      	subs	r4, #1
                    (Command->CommandTarget)                |\
 8009284:	ea43 1344 	orr.w	r3, r3, r4, lsl #5
                    ((Command->ModeRegisterDefinition) << 9)
 8009288:	68c9      	ldr	r1, [r1, #12]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800928a:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 800928e:	9301      	str	r3, [sp, #4]
                    );
    
  Device->SDCMR = tmpr;
 8009290:	9b01      	ldr	r3, [sp, #4]
 8009292:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
}
 8009294:	b003      	add	sp, #12
 8009296:	f85d 4b04 	ldr.w	r4, [sp], #4
 800929a:	4770      	bx	lr

0800929c <FMC_SDRAM_ProgramRefreshRate>:
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 800929c:	6943      	ldr	r3, [r0, #20]
 800929e:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 80092a2:	6143      	str	r3, [r0, #20]
  
  return HAL_OK;   
}
 80092a4:	2000      	movs	r0, #0
 80092a6:	4770      	bx	lr

080092a8 <SDMMC_GetCmdError>:
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80092a8:	4b0b      	ldr	r3, [pc, #44]	; (80092d8 <SDMMC_GetCmdError+0x30>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	4a0b      	ldr	r2, [pc, #44]	; (80092dc <SDMMC_GetCmdError+0x34>)
 80092ae:	fba2 2303 	umull	r2, r3, r2, r3
 80092b2:	0a5a      	lsrs	r2, r3, #9
 80092b4:	f241 3388 	movw	r3, #5000	; 0x1388
 80092b8:	fb03 f302 	mul.w	r3, r3, r2
  
  do
  {
    if (count-- == 0U)
 80092bc:	461a      	mov	r2, r3
 80092be:	3b01      	subs	r3, #1
 80092c0:	b13a      	cbz	r2, 80092d2 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80092c2:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80092c4:	f012 0f80 	tst.w	r2, #128	; 0x80
 80092c8:	d0f8      	beq.n	80092bc <SDMMC_GetCmdError+0x14>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80092ca:	23c5      	movs	r3, #197	; 0xc5
 80092cc:	6383      	str	r3, [r0, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80092ce:	2000      	movs	r0, #0
 80092d0:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80092d2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 80092d6:	4770      	bx	lr
 80092d8:	200000b0 	.word	0x200000b0
 80092dc:	10624dd3 	.word	0x10624dd3

080092e0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 80092e0:	4601      	mov	r1, r0
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80092e2:	4b14      	ldr	r3, [pc, #80]	; (8009334 <SDMMC_GetCmdResp2+0x54>)
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	4a14      	ldr	r2, [pc, #80]	; (8009338 <SDMMC_GetCmdResp2+0x58>)
 80092e8:	fba2 2303 	umull	r2, r3, r2, r3
 80092ec:	0a5a      	lsrs	r2, r3, #9
 80092ee:	f241 3388 	movw	r3, #5000	; 0x1388
 80092f2:	fb03 f302 	mul.w	r3, r3, r2
  
  do
  {
    if (count-- == 0U)
 80092f6:	461a      	mov	r2, r3
 80092f8:	3b01      	subs	r3, #1
 80092fa:	b1ba      	cbz	r2, 800932c <SDMMC_GetCmdResp2+0x4c>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
 80092fc:	6b4a      	ldr	r2, [r1, #52]	; 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80092fe:	f012 0f45 	tst.w	r2, #69	; 0x45
 8009302:	d0f8      	beq.n	80092f6 <SDMMC_GetCmdResp2+0x16>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009304:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8009308:	d1f5      	bne.n	80092f6 <SDMMC_GetCmdResp2+0x16>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800930a:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800930c:	f013 0f04 	tst.w	r3, #4
 8009310:	d106      	bne.n	8009320 <SDMMC_GetCmdResp2+0x40>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009312:	6b48      	ldr	r0, [r1, #52]	; 0x34
 8009314:	f010 0001 	ands.w	r0, r0, #1
 8009318:	d105      	bne.n	8009326 <SDMMC_GetCmdResp2+0x46>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800931a:	23c5      	movs	r3, #197	; 0xc5
 800931c:	638b      	str	r3, [r1, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800931e:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009320:	2004      	movs	r0, #4
 8009322:	6388      	str	r0, [r1, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009324:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009326:	2001      	movs	r0, #1
 8009328:	6388      	str	r0, [r1, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800932a:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 800932c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8009330:	4770      	bx	lr
 8009332:	bf00      	nop
 8009334:	200000b0 	.word	0x200000b0
 8009338:	10624dd3 	.word	0x10624dd3

0800933c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800933c:	4601      	mov	r1, r0
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800933e:	4b10      	ldr	r3, [pc, #64]	; (8009380 <SDMMC_GetCmdResp3+0x44>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	4a10      	ldr	r2, [pc, #64]	; (8009384 <SDMMC_GetCmdResp3+0x48>)
 8009344:	fba2 2303 	umull	r2, r3, r2, r3
 8009348:	0a5a      	lsrs	r2, r3, #9
 800934a:	f241 3388 	movw	r3, #5000	; 0x1388
 800934e:	fb03 f302 	mul.w	r3, r3, r2
  
  do
  {
    if (count-- == 0U)
 8009352:	461a      	mov	r2, r3
 8009354:	3b01      	subs	r3, #1
 8009356:	b182      	cbz	r2, 800937a <SDMMC_GetCmdResp3+0x3e>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
 8009358:	6b4a      	ldr	r2, [r1, #52]	; 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800935a:	f012 0f45 	tst.w	r2, #69	; 0x45
 800935e:	d0f8      	beq.n	8009352 <SDMMC_GetCmdResp3+0x16>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009360:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8009364:	d1f5      	bne.n	8009352 <SDMMC_GetCmdResp3+0x16>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009366:	6b48      	ldr	r0, [r1, #52]	; 0x34
 8009368:	f010 0004 	ands.w	r0, r0, #4
 800936c:	d102      	bne.n	8009374 <SDMMC_GetCmdResp3+0x38>
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800936e:	23c5      	movs	r3, #197	; 0xc5
 8009370:	638b      	str	r3, [r1, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009372:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009374:	2004      	movs	r0, #4
 8009376:	6388      	str	r0, [r1, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009378:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 800937a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800937e:	4770      	bx	lr
 8009380:	200000b0 	.word	0x200000b0
 8009384:	10624dd3 	.word	0x10624dd3

08009388 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8009388:	4601      	mov	r1, r0
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800938a:	4b16      	ldr	r3, [pc, #88]	; (80093e4 <SDMMC_GetCmdResp7+0x5c>)
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	4a16      	ldr	r2, [pc, #88]	; (80093e8 <SDMMC_GetCmdResp7+0x60>)
 8009390:	fba2 2303 	umull	r2, r3, r2, r3
 8009394:	0a5a      	lsrs	r2, r3, #9
 8009396:	f241 3388 	movw	r3, #5000	; 0x1388
 800939a:	fb03 f302 	mul.w	r3, r3, r2
  
  do
  {
    if (count-- == 0U)
 800939e:	461a      	mov	r2, r3
 80093a0:	3b01      	subs	r3, #1
 80093a2:	b1e2      	cbz	r2, 80093de <SDMMC_GetCmdResp7+0x56>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
 80093a4:	6b4a      	ldr	r2, [r1, #52]	; 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80093a6:	f012 0f45 	tst.w	r2, #69	; 0x45
 80093aa:	d0f8      	beq.n	800939e <SDMMC_GetCmdResp7+0x16>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80093ac:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80093b0:	d1f5      	bne.n	800939e <SDMMC_GetCmdResp7+0x16>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80093b2:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80093b4:	f013 0f04 	tst.w	r3, #4
 80093b8:	d10b      	bne.n	80093d2 <SDMMC_GetCmdResp7+0x4a>
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80093ba:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80093bc:	f013 0301 	ands.w	r3, r3, #1
 80093c0:	d10a      	bne.n	80093d8 <SDMMC_GetCmdResp7+0x50>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80093c2:	6b48      	ldr	r0, [r1, #52]	; 0x34
 80093c4:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 80093c8:	d00b      	beq.n	80093e2 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80093ca:	2240      	movs	r2, #64	; 0x40
 80093cc:	638a      	str	r2, [r1, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80093ce:	4618      	mov	r0, r3
 80093d0:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80093d2:	2004      	movs	r0, #4
 80093d4:	6388      	str	r0, [r1, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80093d6:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80093d8:	2001      	movs	r0, #1
 80093da:	6388      	str	r0, [r1, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80093dc:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80093de:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  
}
 80093e2:	4770      	bx	lr
 80093e4:	200000b0 	.word	0x200000b0
 80093e8:	10624dd3 	.word	0x10624dd3

080093ec <SDMMC_Init>:
{
 80093ec:	b084      	sub	sp, #16
 80093ee:	b410      	push	{r4}
 80093f0:	ac02      	add	r4, sp, #8
 80093f2:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 80093f6:	460b      	mov	r3, r1
 80093f8:	9a03      	ldr	r2, [sp, #12]
 80093fa:	4313      	orrs	r3, r2
             Init.ClockPowerSave      |\
 80093fc:	9a04      	ldr	r2, [sp, #16]
             Init.ClockBypass         |\
 80093fe:	4313      	orrs	r3, r2
             Init.BusWide             |\
 8009400:	9a05      	ldr	r2, [sp, #20]
             Init.ClockPowerSave      |\
 8009402:	4313      	orrs	r3, r2
             Init.HardwareFlowControl |\
 8009404:	9a06      	ldr	r2, [sp, #24]
             Init.BusWide             |\
 8009406:	4313      	orrs	r3, r2
             Init.ClockDiv
 8009408:	9a07      	ldr	r2, [sp, #28]
             Init.HardwareFlowControl |\
 800940a:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800940c:	6841      	ldr	r1, [r0, #4]
 800940e:	4a04      	ldr	r2, [pc, #16]	; (8009420 <SDMMC_Init+0x34>)
 8009410:	400a      	ands	r2, r1
 8009412:	4313      	orrs	r3, r2
 8009414:	6043      	str	r3, [r0, #4]
}
 8009416:	2000      	movs	r0, #0
 8009418:	f85d 4b04 	ldr.w	r4, [sp], #4
 800941c:	b004      	add	sp, #16
 800941e:	4770      	bx	lr
 8009420:	ffff8100 	.word	0xffff8100

08009424 <SDMMC_ReadFIFO>:
  return (SDMMCx->FIFO);
 8009424:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
}
 8009428:	4770      	bx	lr

0800942a <SDMMC_WriteFIFO>:
  SDMMCx->FIFO = *pWriteData;
 800942a:	680b      	ldr	r3, [r1, #0]
 800942c:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 8009430:	2000      	movs	r0, #0
 8009432:	4770      	bx	lr

08009434 <SDMMC_PowerState_ON>:
{  
 8009434:	b508      	push	{r3, lr}
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8009436:	2303      	movs	r3, #3
 8009438:	6003      	str	r3, [r0, #0]
  HAL_Delay(2);
 800943a:	2002      	movs	r0, #2
 800943c:	f7fa fbee 	bl	8003c1c <HAL_Delay>
}
 8009440:	2000      	movs	r0, #0
 8009442:	bd08      	pop	{r3, pc}

08009444 <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8009444:	6800      	ldr	r0, [r0, #0]
}
 8009446:	f000 0003 	and.w	r0, r0, #3
 800944a:	4770      	bx	lr

0800944c <SDMMC_SendCommand>:
  SDMMCx->ARG = Command->Argument;
 800944c:	680b      	ldr	r3, [r1, #0]
 800944e:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009450:	684b      	ldr	r3, [r1, #4]
                       Command->Response         |\
 8009452:	688a      	ldr	r2, [r1, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009454:	4313      	orrs	r3, r2
                       Command->WaitForInterrupt |\
 8009456:	68ca      	ldr	r2, [r1, #12]
                       Command->Response         |\
 8009458:	4313      	orrs	r3, r2
                       Command->CPSM);
 800945a:	690a      	ldr	r2, [r1, #16]
                       Command->WaitForInterrupt |\
 800945c:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800945e:	68c1      	ldr	r1, [r0, #12]
 8009460:	4a02      	ldr	r2, [pc, #8]	; (800946c <SDMMC_SendCommand+0x20>)
 8009462:	400a      	ands	r2, r1
 8009464:	4313      	orrs	r3, r2
 8009466:	60c3      	str	r3, [r0, #12]
}
 8009468:	2000      	movs	r0, #0
 800946a:	4770      	bx	lr
 800946c:	fffff000 	.word	0xfffff000

08009470 <SDMMC_GetCommandResponse>:
  return (uint8_t)(SDMMCx->RESPCMD);
 8009470:	6900      	ldr	r0, [r0, #16]
}
 8009472:	b2c0      	uxtb	r0, r0
 8009474:	4770      	bx	lr

08009476 <SDMMC_GetResponse>:
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8009476:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 8009478:	5840      	ldr	r0, [r0, r1]
}  
 800947a:	4770      	bx	lr

0800947c <SDMMC_GetCmdResp1>:
{
 800947c:	b538      	push	{r3, r4, r5, lr}
 800947e:	4604      	mov	r4, r0
 8009480:	460d      	mov	r5, r1
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009482:	4b50      	ldr	r3, [pc, #320]	; (80095c4 <SDMMC_GetCmdResp1+0x148>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	4950      	ldr	r1, [pc, #320]	; (80095c8 <SDMMC_GetCmdResp1+0x14c>)
 8009488:	fba1 1303 	umull	r1, r3, r1, r3
 800948c:	0a5b      	lsrs	r3, r3, #9
 800948e:	fb02 f203 	mul.w	r2, r2, r3
    if (count-- == 0U)
 8009492:	4613      	mov	r3, r2
 8009494:	3a01      	subs	r2, #1
 8009496:	2b00      	cmp	r3, #0
 8009498:	d05d      	beq.n	8009556 <SDMMC_GetCmdResp1+0xda>
    sta_reg = SDMMCx->STA;
 800949a:	6b63      	ldr	r3, [r4, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800949c:	f013 0f45 	tst.w	r3, #69	; 0x45
 80094a0:	d0f7      	beq.n	8009492 <SDMMC_GetCmdResp1+0x16>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80094a2:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80094a6:	d1f4      	bne.n	8009492 <SDMMC_GetCmdResp1+0x16>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80094a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80094aa:	f013 0f04 	tst.w	r3, #4
 80094ae:	d106      	bne.n	80094be <SDMMC_GetCmdResp1+0x42>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80094b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80094b2:	f013 0f01 	tst.w	r3, #1
 80094b6:	d005      	beq.n	80094c4 <SDMMC_GetCmdResp1+0x48>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80094b8:	2001      	movs	r0, #1
 80094ba:	63a0      	str	r0, [r4, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80094bc:	e04d      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80094be:	2004      	movs	r0, #4
 80094c0:	63a0      	str	r0, [r4, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80094c2:	e04a      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80094c4:	23c5      	movs	r3, #197	; 0xc5
 80094c6:	63a3      	str	r3, [r4, #56]	; 0x38
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80094c8:	4620      	mov	r0, r4
 80094ca:	f7ff ffd1 	bl	8009470 <SDMMC_GetCommandResponse>
 80094ce:	42a8      	cmp	r0, r5
 80094d0:	d001      	beq.n	80094d6 <SDMMC_GetCmdResp1+0x5a>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80094d2:	2001      	movs	r0, #1
 80094d4:	e041      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80094d6:	2100      	movs	r1, #0
 80094d8:	4620      	mov	r0, r4
 80094da:	f7ff ffcc 	bl	8009476 <SDMMC_GetResponse>
 80094de:	4603      	mov	r3, r0
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80094e0:	483a      	ldr	r0, [pc, #232]	; (80095cc <SDMMC_GetCmdResp1+0x150>)
 80094e2:	4018      	ands	r0, r3
 80094e4:	b3c8      	cbz	r0, 800955a <SDMMC_GetCmdResp1+0xde>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	db38      	blt.n	800955c <SDMMC_GetCmdResp1+0xe0>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80094ea:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80094ee:	d138      	bne.n	8009562 <SDMMC_GetCmdResp1+0xe6>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80094f0:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80094f4:	d137      	bne.n	8009566 <SDMMC_GetCmdResp1+0xea>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80094f6:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80094fa:	d136      	bne.n	800956a <SDMMC_GetCmdResp1+0xee>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80094fc:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8009500:	d136      	bne.n	8009570 <SDMMC_GetCmdResp1+0xf4>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009502:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 8009506:	d136      	bne.n	8009576 <SDMMC_GetCmdResp1+0xfa>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009508:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800950c:	d136      	bne.n	800957c <SDMMC_GetCmdResp1+0x100>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800950e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8009512:	d136      	bne.n	8009582 <SDMMC_GetCmdResp1+0x106>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009514:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8009518:	d136      	bne.n	8009588 <SDMMC_GetCmdResp1+0x10c>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800951a:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 800951e:	d136      	bne.n	800958e <SDMMC_GetCmdResp1+0x112>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009520:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8009524:	d136      	bne.n	8009594 <SDMMC_GetCmdResp1+0x118>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009526:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800952a:	d136      	bne.n	800959a <SDMMC_GetCmdResp1+0x11e>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800952c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8009530:	d136      	bne.n	80095a0 <SDMMC_GetCmdResp1+0x124>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009532:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8009536:	d136      	bne.n	80095a6 <SDMMC_GetCmdResp1+0x12a>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009538:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800953c:	d136      	bne.n	80095ac <SDMMC_GetCmdResp1+0x130>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800953e:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8009542:	d136      	bne.n	80095b2 <SDMMC_GetCmdResp1+0x136>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009544:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8009548:	d136      	bne.n	80095b8 <SDMMC_GetCmdResp1+0x13c>
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800954a:	f013 0f08 	tst.w	r3, #8
 800954e:	d036      	beq.n	80095be <SDMMC_GetCmdResp1+0x142>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009550:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8009554:	e001      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
      return SDMMC_ERROR_TIMEOUT;
 8009556:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800955a:	bd38      	pop	{r3, r4, r5, pc}
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800955c:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8009560:	e7fb      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009562:	2040      	movs	r0, #64	; 0x40
 8009564:	e7f9      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009566:	2080      	movs	r0, #128	; 0x80
 8009568:	e7f7      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800956a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800956e:	e7f4      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009570:	f44f 7000 	mov.w	r0, #512	; 0x200
 8009574:	e7f1      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009576:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800957a:	e7ee      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800957c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009580:	e7eb      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009582:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8009586:	e7e8      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009588:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800958c:	e7e5      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800958e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8009592:	e7e2      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_CC_ERR;
 8009594:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8009598:	e7df      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800959a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800959e:	e7dc      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80095a0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80095a4:	e7d9      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80095a6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80095aa:	e7d6      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80095ac:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80095b0:	e7d3      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80095b2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80095b6:	e7d0      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_ERASE_RESET;
 80095b8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80095bc:	e7cd      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80095be:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80095c2:	e7ca      	b.n	800955a <SDMMC_GetCmdResp1+0xde>
 80095c4:	200000b0 	.word	0x200000b0
 80095c8:	10624dd3 	.word	0x10624dd3
 80095cc:	fdffe008 	.word	0xfdffe008

080095d0 <SDMMC_GetCmdResp6>:
{
 80095d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095d2:	4605      	mov	r5, r0
 80095d4:	460e      	mov	r6, r1
 80095d6:	4617      	mov	r7, r2
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80095d8:	4b23      	ldr	r3, [pc, #140]	; (8009668 <SDMMC_GetCmdResp6+0x98>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	4823      	ldr	r0, [pc, #140]	; (800966c <SDMMC_GetCmdResp6+0x9c>)
 80095de:	fba0 2303 	umull	r2, r3, r0, r3
 80095e2:	0a58      	lsrs	r0, r3, #9
 80095e4:	f241 3388 	movw	r3, #5000	; 0x1388
 80095e8:	fb03 f300 	mul.w	r3, r3, r0
    if (count-- == 0U)
 80095ec:	461c      	mov	r4, r3
 80095ee:	3b01      	subs	r3, #1
 80095f0:	b38c      	cbz	r4, 8009656 <SDMMC_GetCmdResp6+0x86>
    sta_reg = SDMMCx->STA;
 80095f2:	6b6c      	ldr	r4, [r5, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80095f4:	f014 0f45 	tst.w	r4, #69	; 0x45
 80095f8:	d0f8      	beq.n	80095ec <SDMMC_GetCmdResp6+0x1c>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80095fa:	f414 6f00 	tst.w	r4, #2048	; 0x800
 80095fe:	d1f5      	bne.n	80095ec <SDMMC_GetCmdResp6+0x1c>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009600:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8009602:	f013 0f04 	tst.w	r3, #4
 8009606:	d106      	bne.n	8009616 <SDMMC_GetCmdResp6+0x46>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009608:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800960a:	f013 0f01 	tst.w	r3, #1
 800960e:	d005      	beq.n	800961c <SDMMC_GetCmdResp6+0x4c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009610:	2001      	movs	r0, #1
 8009612:	63a8      	str	r0, [r5, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009614:	e021      	b.n	800965a <SDMMC_GetCmdResp6+0x8a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009616:	2004      	movs	r0, #4
 8009618:	63a8      	str	r0, [r5, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800961a:	e01e      	b.n	800965a <SDMMC_GetCmdResp6+0x8a>
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800961c:	4628      	mov	r0, r5
 800961e:	f7ff ff27 	bl	8009470 <SDMMC_GetCommandResponse>
 8009622:	42b0      	cmp	r0, r6
 8009624:	d001      	beq.n	800962a <SDMMC_GetCmdResp6+0x5a>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009626:	2001      	movs	r0, #1
 8009628:	e017      	b.n	800965a <SDMMC_GetCmdResp6+0x8a>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800962a:	23c5      	movs	r3, #197	; 0xc5
 800962c:	63ab      	str	r3, [r5, #56]	; 0x38
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800962e:	2100      	movs	r1, #0
 8009630:	4628      	mov	r0, r5
 8009632:	f7ff ff20 	bl	8009476 <SDMMC_GetResponse>
 8009636:	4603      	mov	r3, r0
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8009638:	f410 4060 	ands.w	r0, r0, #57344	; 0xe000
 800963c:	d008      	beq.n	8009650 <SDMMC_GetCmdResp6+0x80>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800963e:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8009642:	d10b      	bne.n	800965c <SDMMC_GetCmdResp6+0x8c>
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009644:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8009648:	d00b      	beq.n	8009662 <SDMMC_GetCmdResp6+0x92>
    return SDMMC_ERROR_COM_CRC_FAILED;
 800964a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800964e:	e004      	b.n	800965a <SDMMC_GetCmdResp6+0x8a>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009650:	0c1b      	lsrs	r3, r3, #16
 8009652:	803b      	strh	r3, [r7, #0]
    return SDMMC_ERROR_NONE;
 8009654:	e001      	b.n	800965a <SDMMC_GetCmdResp6+0x8a>
      return SDMMC_ERROR_TIMEOUT;
 8009656:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800965a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 800965c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8009660:	e7fb      	b.n	800965a <SDMMC_GetCmdResp6+0x8a>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009662:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8009666:	e7f8      	b.n	800965a <SDMMC_GetCmdResp6+0x8a>
 8009668:	200000b0 	.word	0x200000b0
 800966c:	10624dd3 	.word	0x10624dd3

08009670 <SDMMC_ConfigData>:
  SDMMCx->DTIMER = Data->DataTimeOut;
 8009670:	680b      	ldr	r3, [r1, #0]
 8009672:	6243      	str	r3, [r0, #36]	; 0x24
  SDMMCx->DLEN = Data->DataLength;
 8009674:	684b      	ldr	r3, [r1, #4]
 8009676:	6283      	str	r3, [r0, #40]	; 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009678:	688b      	ldr	r3, [r1, #8]
                       Data->TransferDir   |\
 800967a:	68ca      	ldr	r2, [r1, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800967c:	4313      	orrs	r3, r2
                       Data->TransferMode  |\
 800967e:	690a      	ldr	r2, [r1, #16]
                       Data->TransferDir   |\
 8009680:	4313      	orrs	r3, r2
                       Data->DPSM);
 8009682:	694a      	ldr	r2, [r1, #20]
                       Data->TransferMode  |\
 8009684:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009686:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8009688:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
 800968c:	4313      	orrs	r3, r2
 800968e:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8009690:	2000      	movs	r0, #0
 8009692:	4770      	bx	lr

08009694 <SDMMC_CmdBlockLength>:
{
 8009694:	b530      	push	{r4, r5, lr}
 8009696:	b087      	sub	sp, #28
 8009698:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800969a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800969c:	2510      	movs	r5, #16
 800969e:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80096a0:	2340      	movs	r3, #64	; 0x40
 80096a2:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80096a4:	2300      	movs	r3, #0
 80096a6:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80096a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096ac:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80096ae:	a901      	add	r1, sp, #4
 80096b0:	f7ff fecc 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80096b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80096b8:	4629      	mov	r1, r5
 80096ba:	4620      	mov	r0, r4
 80096bc:	f7ff fede 	bl	800947c <SDMMC_GetCmdResp1>
}
 80096c0:	b007      	add	sp, #28
 80096c2:	bd30      	pop	{r4, r5, pc}

080096c4 <SDMMC_CmdReadSingleBlock>:
{
 80096c4:	b530      	push	{r4, r5, lr}
 80096c6:	b087      	sub	sp, #28
 80096c8:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80096ca:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80096cc:	2511      	movs	r5, #17
 80096ce:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80096d0:	2340      	movs	r3, #64	; 0x40
 80096d2:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80096d4:	2300      	movs	r3, #0
 80096d6:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80096d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096dc:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80096de:	a901      	add	r1, sp, #4
 80096e0:	f7ff feb4 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80096e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80096e8:	4629      	mov	r1, r5
 80096ea:	4620      	mov	r0, r4
 80096ec:	f7ff fec6 	bl	800947c <SDMMC_GetCmdResp1>
}
 80096f0:	b007      	add	sp, #28
 80096f2:	bd30      	pop	{r4, r5, pc}

080096f4 <SDMMC_CmdReadMultiBlock>:
{
 80096f4:	b530      	push	{r4, r5, lr}
 80096f6:	b087      	sub	sp, #28
 80096f8:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80096fa:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80096fc:	2512      	movs	r5, #18
 80096fe:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009700:	2340      	movs	r3, #64	; 0x40
 8009702:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009704:	2300      	movs	r3, #0
 8009706:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009708:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800970c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800970e:	a901      	add	r1, sp, #4
 8009710:	f7ff fe9c 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8009714:	f241 3288 	movw	r2, #5000	; 0x1388
 8009718:	4629      	mov	r1, r5
 800971a:	4620      	mov	r0, r4
 800971c:	f7ff feae 	bl	800947c <SDMMC_GetCmdResp1>
}
 8009720:	b007      	add	sp, #28
 8009722:	bd30      	pop	{r4, r5, pc}

08009724 <SDMMC_CmdWriteSingleBlock>:
{
 8009724:	b530      	push	{r4, r5, lr}
 8009726:	b087      	sub	sp, #28
 8009728:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800972a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800972c:	2518      	movs	r5, #24
 800972e:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009730:	2340      	movs	r3, #64	; 0x40
 8009732:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009734:	2300      	movs	r3, #0
 8009736:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009738:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800973c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800973e:	a901      	add	r1, sp, #4
 8009740:	f7ff fe84 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8009744:	f241 3288 	movw	r2, #5000	; 0x1388
 8009748:	4629      	mov	r1, r5
 800974a:	4620      	mov	r0, r4
 800974c:	f7ff fe96 	bl	800947c <SDMMC_GetCmdResp1>
}
 8009750:	b007      	add	sp, #28
 8009752:	bd30      	pop	{r4, r5, pc}

08009754 <SDMMC_CmdWriteMultiBlock>:
{
 8009754:	b530      	push	{r4, r5, lr}
 8009756:	b087      	sub	sp, #28
 8009758:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800975a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800975c:	2519      	movs	r5, #25
 800975e:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009760:	2340      	movs	r3, #64	; 0x40
 8009762:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009764:	2300      	movs	r3, #0
 8009766:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009768:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800976c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800976e:	a901      	add	r1, sp, #4
 8009770:	f7ff fe6c 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8009774:	f241 3288 	movw	r2, #5000	; 0x1388
 8009778:	4629      	mov	r1, r5
 800977a:	4620      	mov	r0, r4
 800977c:	f7ff fe7e 	bl	800947c <SDMMC_GetCmdResp1>
}
 8009780:	b007      	add	sp, #28
 8009782:	bd30      	pop	{r4, r5, pc}

08009784 <SDMMC_CmdStopTransfer>:
{
 8009784:	b530      	push	{r4, r5, lr}
 8009786:	b087      	sub	sp, #28
 8009788:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 800978a:	2300      	movs	r3, #0
 800978c:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800978e:	250c      	movs	r5, #12
 8009790:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009792:	2240      	movs	r2, #64	; 0x40
 8009794:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009796:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009798:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800979c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800979e:	a901      	add	r1, sp, #4
 80097a0:	f7ff fe54 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80097a4:	4a03      	ldr	r2, [pc, #12]	; (80097b4 <SDMMC_CmdStopTransfer+0x30>)
 80097a6:	4629      	mov	r1, r5
 80097a8:	4620      	mov	r0, r4
 80097aa:	f7ff fe67 	bl	800947c <SDMMC_GetCmdResp1>
}
 80097ae:	b007      	add	sp, #28
 80097b0:	bd30      	pop	{r4, r5, pc}
 80097b2:	bf00      	nop
 80097b4:	05f5e100 	.word	0x05f5e100

080097b8 <SDMMC_CmdSelDesel>:
{
 80097b8:	b530      	push	{r4, r5, lr}
 80097ba:	b087      	sub	sp, #28
 80097bc:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80097be:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80097c0:	2507      	movs	r5, #7
 80097c2:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80097c4:	2340      	movs	r3, #64	; 0x40
 80097c6:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80097c8:	2300      	movs	r3, #0
 80097ca:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80097cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097d0:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80097d2:	a901      	add	r1, sp, #4
 80097d4:	f7ff fe3a 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80097d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80097dc:	4629      	mov	r1, r5
 80097de:	4620      	mov	r0, r4
 80097e0:	f7ff fe4c 	bl	800947c <SDMMC_GetCmdResp1>
}
 80097e4:	b007      	add	sp, #28
 80097e6:	bd30      	pop	{r4, r5, pc}

080097e8 <SDMMC_CmdGoIdleState>:
{
 80097e8:	b510      	push	{r4, lr}
 80097ea:	b086      	sub	sp, #24
 80097ec:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 80097ee:	2300      	movs	r3, #0
 80097f0:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80097f2:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80097f4:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80097f6:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80097f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097fc:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80097fe:	a901      	add	r1, sp, #4
 8009800:	f7ff fe24 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8009804:	4620      	mov	r0, r4
 8009806:	f7ff fd4f 	bl	80092a8 <SDMMC_GetCmdError>
}
 800980a:	b006      	add	sp, #24
 800980c:	bd10      	pop	{r4, pc}

0800980e <SDMMC_CmdOperCond>:
{
 800980e:	b510      	push	{r4, lr}
 8009810:	b086      	sub	sp, #24
 8009812:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009814:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8009818:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800981a:	2308      	movs	r3, #8
 800981c:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800981e:	2340      	movs	r3, #64	; 0x40
 8009820:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009822:	2300      	movs	r3, #0
 8009824:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009826:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800982a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800982c:	a901      	add	r1, sp, #4
 800982e:	f7ff fe0d 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8009832:	4620      	mov	r0, r4
 8009834:	f7ff fda8 	bl	8009388 <SDMMC_GetCmdResp7>
}
 8009838:	b006      	add	sp, #24
 800983a:	bd10      	pop	{r4, pc}

0800983c <SDMMC_CmdAppCommand>:
{
 800983c:	b530      	push	{r4, r5, lr}
 800983e:	b087      	sub	sp, #28
 8009840:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009842:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009844:	2537      	movs	r5, #55	; 0x37
 8009846:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009848:	2340      	movs	r3, #64	; 0x40
 800984a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800984c:	2300      	movs	r3, #0
 800984e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009850:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009854:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009856:	a901      	add	r1, sp, #4
 8009858:	f7ff fdf8 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800985c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009860:	4629      	mov	r1, r5
 8009862:	4620      	mov	r0, r4
 8009864:	f7ff fe0a 	bl	800947c <SDMMC_GetCmdResp1>
}
 8009868:	b007      	add	sp, #28
 800986a:	bd30      	pop	{r4, r5, pc}

0800986c <SDMMC_CmdAppOperCommand>:
{
 800986c:	b510      	push	{r4, lr}
 800986e:	b086      	sub	sp, #24
 8009870:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009872:	4b0a      	ldr	r3, [pc, #40]	; (800989c <SDMMC_CmdAppOperCommand+0x30>)
 8009874:	430b      	orrs	r3, r1
 8009876:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009878:	2329      	movs	r3, #41	; 0x29
 800987a:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800987c:	2340      	movs	r3, #64	; 0x40
 800987e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009880:	2300      	movs	r3, #0
 8009882:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009884:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009888:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800988a:	a901      	add	r1, sp, #4
 800988c:	f7ff fdde 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8009890:	4620      	mov	r0, r4
 8009892:	f7ff fd53 	bl	800933c <SDMMC_GetCmdResp3>
}
 8009896:	b006      	add	sp, #24
 8009898:	bd10      	pop	{r4, pc}
 800989a:	bf00      	nop
 800989c:	80100000 	.word	0x80100000

080098a0 <SDMMC_CmdBusWidth>:
{
 80098a0:	b530      	push	{r4, r5, lr}
 80098a2:	b087      	sub	sp, #28
 80098a4:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80098a6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80098a8:	2506      	movs	r5, #6
 80098aa:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80098ac:	2340      	movs	r3, #64	; 0x40
 80098ae:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80098b0:	2300      	movs	r3, #0
 80098b2:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80098b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098b8:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80098ba:	a901      	add	r1, sp, #4
 80098bc:	f7ff fdc6 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 80098c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80098c4:	4629      	mov	r1, r5
 80098c6:	4620      	mov	r0, r4
 80098c8:	f7ff fdd8 	bl	800947c <SDMMC_GetCmdResp1>
}
 80098cc:	b007      	add	sp, #28
 80098ce:	bd30      	pop	{r4, r5, pc}

080098d0 <SDMMC_CmdSendSCR>:
{
 80098d0:	b530      	push	{r4, r5, lr}
 80098d2:	b087      	sub	sp, #28
 80098d4:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 80098d6:	2300      	movs	r3, #0
 80098d8:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80098da:	2533      	movs	r5, #51	; 0x33
 80098dc:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80098de:	2240      	movs	r2, #64	; 0x40
 80098e0:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80098e2:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80098e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098e8:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80098ea:	a901      	add	r1, sp, #4
 80098ec:	f7ff fdae 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 80098f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80098f4:	4629      	mov	r1, r5
 80098f6:	4620      	mov	r0, r4
 80098f8:	f7ff fdc0 	bl	800947c <SDMMC_GetCmdResp1>
}
 80098fc:	b007      	add	sp, #28
 80098fe:	bd30      	pop	{r4, r5, pc}

08009900 <SDMMC_CmdSendCID>:
{
 8009900:	b510      	push	{r4, lr}
 8009902:	b086      	sub	sp, #24
 8009904:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8009906:	2300      	movs	r3, #0
 8009908:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800990a:	2202      	movs	r2, #2
 800990c:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800990e:	22c0      	movs	r2, #192	; 0xc0
 8009910:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009912:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009914:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009918:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800991a:	a901      	add	r1, sp, #4
 800991c:	f7ff fd96 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8009920:	4620      	mov	r0, r4
 8009922:	f7ff fcdd 	bl	80092e0 <SDMMC_GetCmdResp2>
}
 8009926:	b006      	add	sp, #24
 8009928:	bd10      	pop	{r4, pc}

0800992a <SDMMC_CmdSendCSD>:
{
 800992a:	b510      	push	{r4, lr}
 800992c:	b086      	sub	sp, #24
 800992e:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8009930:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009932:	2309      	movs	r3, #9
 8009934:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009936:	23c0      	movs	r3, #192	; 0xc0
 8009938:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800993a:	2300      	movs	r3, #0
 800993c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800993e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009942:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009944:	a901      	add	r1, sp, #4
 8009946:	f7ff fd81 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800994a:	4620      	mov	r0, r4
 800994c:	f7ff fcc8 	bl	80092e0 <SDMMC_GetCmdResp2>
}
 8009950:	b006      	add	sp, #24
 8009952:	bd10      	pop	{r4, pc}

08009954 <SDMMC_CmdSetRelAdd>:
{
 8009954:	b570      	push	{r4, r5, r6, lr}
 8009956:	b086      	sub	sp, #24
 8009958:	4604      	mov	r4, r0
 800995a:	460d      	mov	r5, r1
  sdmmc_cmdinit.Argument         = 0U;
 800995c:	2300      	movs	r3, #0
 800995e:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009960:	2603      	movs	r6, #3
 8009962:	9602      	str	r6, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009964:	2240      	movs	r2, #64	; 0x40
 8009966:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009968:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800996a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800996e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009970:	a901      	add	r1, sp, #4
 8009972:	f7ff fd6b 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009976:	462a      	mov	r2, r5
 8009978:	4631      	mov	r1, r6
 800997a:	4620      	mov	r0, r4
 800997c:	f7ff fe28 	bl	80095d0 <SDMMC_GetCmdResp6>
}
 8009980:	b006      	add	sp, #24
 8009982:	bd70      	pop	{r4, r5, r6, pc}

08009984 <SDMMC_CmdSendStatus>:
{
 8009984:	b530      	push	{r4, r5, lr}
 8009986:	b087      	sub	sp, #28
 8009988:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 800998a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800998c:	250d      	movs	r5, #13
 800998e:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009990:	2340      	movs	r3, #64	; 0x40
 8009992:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009994:	2300      	movs	r3, #0
 8009996:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009998:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800999c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800999e:	a901      	add	r1, sp, #4
 80099a0:	f7ff fd54 	bl	800944c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80099a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80099a8:	4629      	mov	r1, r5
 80099aa:	4620      	mov	r0, r4
 80099ac:	f7ff fd66 	bl	800947c <SDMMC_GetCmdResp1>
}
 80099b0:	b007      	add	sp, #28
 80099b2:	bd30      	pop	{r4, r5, pc}

080099b4 <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks>:
static uint32_t JPEG_MCU_YCbCr420_ARGB_ConvertBlocks(uint8_t *pInBuffer, 
                                      uint8_t *pOutBuffer, 
                                      uint32_t BlockIndex,
                                      uint32_t DataCount,
                                      uint32_t *ConvertedDataCount)
{  
 80099b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099b8:	b089      	sub	sp, #36	; 0x24
 80099ba:	9003      	str	r0, [sp, #12]
 80099bc:	9105      	str	r1, [sp, #20]
 80099be:	4611      	mov	r1, r2
 80099c0:	9207      	str	r2, [sp, #28]
  int32_t c_red, c_blue, c_green;
  
  uint8_t *pOutAddr, *pOutAddr2;
  uint8_t *pChrom, *pLum;
  
  numberMCU = DataCount / YCBCR_420_BLOCK_SIZE;
 80099c2:	4a67      	ldr	r2, [pc, #412]	; (8009b60 <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x1ac>)
 80099c4:	fba2 2303 	umull	r2, r3, r2, r3
 80099c8:	0a1b      	lsrs	r3, r3, #8
 80099ca:	9306      	str	r3, [sp, #24]
  currentMCU = BlockIndex;
 80099cc:	9104      	str	r1, [sp, #16]
  

  while(currentMCU < (numberMCU + BlockIndex))
 80099ce:	e0a4      	b.n	8009b1a <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x166>
    
    for(i= 0; i <  16; i+=2)
    {
      if(i == 8)
      {
        pLum = pInBuffer + 128;
 80099d0:	9b03      	ldr	r3, [sp, #12]
 80099d2:	f103 0780 	add.w	r7, r3, #128	; 0x80
 80099d6:	e08e      	b.n	8009af6 <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x142>
        
        for(k= 0; k<2; k++)
        {
          for(j=0; j < 8; j+=2)
          {           
            cbcomp = (int32_t)(*(pChrom));
 80099d8:	f898 5000 	ldrb.w	r5, [r8]
            c_blue = (int32_t)(*(CB_BLUE_LUT + cbcomp));
 80099dc:	4b61      	ldr	r3, [pc, #388]	; (8009b64 <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x1b0>)
 80099de:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80099e2:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
            
            crcomp = (int32_t)(*(pChrom + 64));
 80099e6:	f898 2040 	ldrb.w	r2, [r8, #64]	; 0x40
            c_red = (int32_t)(*(CR_RED_LUT + crcomp));          
 80099ea:	f503 6188 	add.w	r1, r3, #1088	; 0x440
 80099ee:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
            
            c_green = ((int32_t)(*(CR_GREEN_LUT + crcomp)) + (int32_t)(*(CB_GREEN_LUT + cbcomp))) >> 16;      
 80099f2:	f503 6604 	add.w	r6, r3, #2112	; 0x840
 80099f6:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 80099fa:	f503 6344 	add.w	r3, r3, #3136	; 0xc40
 80099fe:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8009a02:	441a      	add	r2, r3
          
            
            
#if (JPEG_RGB_FORMAT == JPEG_ARGB8888)
          
            ycomp = (int32_t)(*(pLum +j));
 8009a04:	5d3e      	ldrb	r6, [r7, r4]
            
            *(__IO uint32_t *)pOutAddr = 
              (CLAMP(ycomp + c_red) << JPEG_RED_OFFSET)     | \
 8009a06:	198d      	adds	r5, r1, r6
 8009a08:	f505 7580 	add.w	r5, r5, #256	; 0x100
 8009a0c:	4b56      	ldr	r3, [pc, #344]	; (8009b68 <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x1b4>)
 8009a0e:	f813 9005 	ldrb.w	r9, [r3, r5]
              (CLAMP( ycomp + c_green) << JPEG_GREEN_OFFSET) | \
 8009a12:	eb06 4522 	add.w	r5, r6, r2, asr #16
 8009a16:	f505 7580 	add.w	r5, r5, #256	; 0x100
 8009a1a:	5d5d      	ldrb	r5, [r3, r5]
 8009a1c:	022d      	lsls	r5, r5, #8
              (CLAMP(ycomp + c_red) << JPEG_RED_OFFSET)     | \
 8009a1e:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
              (CLAMP(ycomp + c_blue) << JPEG_BLUE_OFFSET);
 8009a22:	4406      	add	r6, r0
 8009a24:	f506 7680 	add.w	r6, r6, #256	; 0x100
 8009a28:	5d9e      	ldrb	r6, [r3, r6]
              (CLAMP( ycomp + c_green) << JPEG_GREEN_OFFSET) | \
 8009a2a:	4335      	orrs	r5, r6
            *(__IO uint32_t *)pOutAddr = 
 8009a2c:	f8cc 5000 	str.w	r5, [ip]
            /**********/
            ycomp = (int32_t)(*(pLum +j +1));
 8009a30:	1c65      	adds	r5, r4, #1
 8009a32:	5d7e      	ldrb	r6, [r7, r5]
            
            *((__IO uint32_t *)(pOutAddr + 4)) = 
              (CLAMP(ycomp + c_red) << JPEG_RED_OFFSET)     | \
 8009a34:	198d      	adds	r5, r1, r6
 8009a36:	f505 7580 	add.w	r5, r5, #256	; 0x100
 8009a3a:	f813 9005 	ldrb.w	r9, [r3, r5]
              (CLAMP( ycomp + c_green) << JPEG_GREEN_OFFSET) | \
 8009a3e:	eb06 4522 	add.w	r5, r6, r2, asr #16
 8009a42:	f505 7580 	add.w	r5, r5, #256	; 0x100
 8009a46:	5d5d      	ldrb	r5, [r3, r5]
 8009a48:	022d      	lsls	r5, r5, #8
              (CLAMP(ycomp + c_red) << JPEG_RED_OFFSET)     | \
 8009a4a:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
              (CLAMP(ycomp + c_blue) << JPEG_BLUE_OFFSET);
 8009a4e:	4406      	add	r6, r0
 8009a50:	f506 7680 	add.w	r6, r6, #256	; 0x100
 8009a54:	5d9e      	ldrb	r6, [r3, r6]
              (CLAMP( ycomp + c_green) << JPEG_GREEN_OFFSET) | \
 8009a56:	4335      	orrs	r5, r6
            *((__IO uint32_t *)(pOutAddr + 4)) = 
 8009a58:	f8cc 5004 	str.w	r5, [ip, #4]
            
            /**********/
            ycomp = (int32_t)(*(pLum +j +8));
 8009a5c:	f104 0508 	add.w	r5, r4, #8
 8009a60:	5d7e      	ldrb	r6, [r7, r5]
            
            *(__IO uint32_t *)pOutAddr2 = 
              (CLAMP(ycomp + c_red) << JPEG_RED_OFFSET)     | \
 8009a62:	198d      	adds	r5, r1, r6
 8009a64:	f505 7580 	add.w	r5, r5, #256	; 0x100
 8009a68:	f813 9005 	ldrb.w	r9, [r3, r5]
              (CLAMP( ycomp + c_green) << JPEG_GREEN_OFFSET) | \
 8009a6c:	eb06 4522 	add.w	r5, r6, r2, asr #16
 8009a70:	f505 7580 	add.w	r5, r5, #256	; 0x100
 8009a74:	5d5d      	ldrb	r5, [r3, r5]
 8009a76:	022d      	lsls	r5, r5, #8
              (CLAMP(ycomp + c_red) << JPEG_RED_OFFSET)     | \
 8009a78:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
              (CLAMP(ycomp + c_blue) << JPEG_BLUE_OFFSET);
 8009a7c:	4406      	add	r6, r0
 8009a7e:	f506 7680 	add.w	r6, r6, #256	; 0x100
 8009a82:	5d9e      	ldrb	r6, [r3, r6]
              (CLAMP( ycomp + c_green) << JPEG_GREEN_OFFSET) | \
 8009a84:	4335      	orrs	r5, r6
            *(__IO uint32_t *)pOutAddr2 = 
 8009a86:	f8ce 5000 	str.w	r5, [lr]
            
            /**********/
            ycomp = (int32_t)(*(pLum +j +8 +1));
 8009a8a:	f104 0509 	add.w	r5, r4, #9
 8009a8e:	5d7d      	ldrb	r5, [r7, r5]
            
            *((__IO uint32_t *)(pOutAddr2 +4)) = 
              (CLAMP(ycomp + c_red) << JPEG_RED_OFFSET)     | \
 8009a90:	4429      	add	r1, r5
 8009a92:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8009a96:	5c5e      	ldrb	r6, [r3, r1]
              (CLAMP( ycomp + c_green) << JPEG_GREEN_OFFSET) | \
 8009a98:	eb05 4122 	add.w	r1, r5, r2, asr #16
 8009a9c:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8009aa0:	5c59      	ldrb	r1, [r3, r1]
 8009aa2:	0209      	lsls	r1, r1, #8
              (CLAMP(ycomp + c_red) << JPEG_RED_OFFSET)     | \
 8009aa4:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
              (CLAMP(ycomp + c_blue) << JPEG_BLUE_OFFSET);
 8009aa8:	1942      	adds	r2, r0, r5
 8009aaa:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8009aae:	5c9b      	ldrb	r3, [r3, r2]
              (CLAMP( ycomp + c_green) << JPEG_GREEN_OFFSET) | \
 8009ab0:	430b      	orrs	r3, r1
            *((__IO uint32_t *)(pOutAddr2 +4)) = 
 8009ab2:	f8ce 3004 	str.w	r3, [lr, #4]
              ((CLAMP(ycomp + c_red) >> 3) << JPEG_RED_OFFSET)     | \
              ((CLAMP( ycomp + c_green) >> 2) << JPEG_GREEN_OFFSET) | \
              ((CLAMP(ycomp + c_blue) >> 3) << JPEG_BLUE_OFFSET);         
#endif /* JPEG_RGB_FORMAT */          
          
            pOutAddr += JPEG_BYTES_PER_PIXEL * 2;
 8009ab6:	f10c 0c08 	add.w	ip, ip, #8
            pOutAddr2 += JPEG_BYTES_PER_PIXEL * 2;
 8009aba:	f10e 0e08 	add.w	lr, lr, #8
          
            pChrom++;
 8009abe:	f108 0801 	add.w	r8, r8, #1
          for(j=0; j < 8; j+=2)
 8009ac2:	3402      	adds	r4, #2
 8009ac4:	2c07      	cmp	r4, #7
 8009ac6:	d987      	bls.n	80099d8 <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x24>
          }
          pLum += 64;                      
 8009ac8:	3740      	adds	r7, #64	; 0x40
        for(k= 0; k<2; k++)
 8009aca:	f10b 0b01 	add.w	fp, fp, #1
 8009ace:	f1bb 0f01 	cmp.w	fp, #1
 8009ad2:	d801      	bhi.n	8009ad8 <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x124>
          for(j=0; j < 8; j+=2)
 8009ad4:	2400      	movs	r4, #0
 8009ad6:	e7f5      	b.n	8009ac4 <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x110>
        }

        pLum = pLum - 128 + 16;
 8009ad8:	3f70      	subs	r7, #112	; 0x70
        
        refline += 2*JPEG_ConvertorParams.ScaledWidth;          
 8009ada:	9b01      	ldr	r3, [sp, #4]
 8009adc:	9a02      	ldr	r2, [sp, #8]
 8009ade:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8009ae2:	9301      	str	r3, [sp, #4]
    for(i= 0; i <  16; i+=2)
 8009ae4:	f10a 0a02 	add.w	sl, sl, #2
 8009ae8:	f1ba 0f0f 	cmp.w	sl, #15
 8009aec:	d811      	bhi.n	8009b12 <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x15e>
      if(i == 8)
 8009aee:	f1ba 0f08 	cmp.w	sl, #8
 8009af2:	f43f af6d 	beq.w	80099d0 <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x1c>
      if(refline < JPEG_ConvertorParams.ImageSize_Bytes)
 8009af6:	4b1b      	ldr	r3, [pc, #108]	; (8009b64 <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x1b0>)
 8009af8:	691b      	ldr	r3, [r3, #16]
 8009afa:	9a01      	ldr	r2, [sp, #4]
 8009afc:	4293      	cmp	r3, r2
 8009afe:	d9f1      	bls.n	8009ae4 <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x130>
        pOutAddr = pOutBuffer + refline;
 8009b00:	9b05      	ldr	r3, [sp, #20]
 8009b02:	eb03 0c02 	add.w	ip, r3, r2
        pOutAddr2 = pOutAddr + JPEG_ConvertorParams.ScaledWidth;
 8009b06:	9b02      	ldr	r3, [sp, #8]
 8009b08:	eb0c 0e03 	add.w	lr, ip, r3
        for(k= 0; k<2; k++)
 8009b0c:	f04f 0b00 	mov.w	fp, #0
 8009b10:	e7dd      	b.n	8009ace <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x11a>
      }
    }   
    
    pInBuffer +=  YCBCR_420_BLOCK_SIZE;
 8009b12:	9b03      	ldr	r3, [sp, #12]
 8009b14:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8009b18:	9303      	str	r3, [sp, #12]
  while(currentMCU < (numberMCU + BlockIndex))
 8009b1a:	9b06      	ldr	r3, [sp, #24]
 8009b1c:	9a07      	ldr	r2, [sp, #28]
 8009b1e:	4413      	add	r3, r2
 8009b20:	9a04      	ldr	r2, [sp, #16]
 8009b22:	4293      	cmp	r3, r2
 8009b24:	d917      	bls.n	8009b56 <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x1a2>
    xRef = ((currentMCU *16) / JPEG_ConvertorParams.WidthExtend)*16;
 8009b26:	9c04      	ldr	r4, [sp, #16]
 8009b28:	0120      	lsls	r0, r4, #4
 8009b2a:	490e      	ldr	r1, [pc, #56]	; (8009b64 <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x1b0>)
 8009b2c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8009b2e:	fbb0 f2f3 	udiv	r2, r0, r3
    yRef = ((currentMCU *16) % JPEG_ConvertorParams.WidthExtend);
 8009b32:	fb03 0312 	mls	r3, r3, r2, r0
    refline = JPEG_ConvertorParams.ScaledWidth * xRef + (JPEG_BYTES_PER_PIXEL*yRef);
 8009b36:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8009b38:	9102      	str	r1, [sp, #8]
 8009b3a:	fb01 f202 	mul.w	r2, r1, r2
 8009b3e:	009b      	lsls	r3, r3, #2
 8009b40:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8009b44:	9301      	str	r3, [sp, #4]
    currentMCU++;
 8009b46:	1c63      	adds	r3, r4, #1
 8009b48:	9304      	str	r3, [sp, #16]
    pChrom = pInBuffer + 256; /* pChroma = pInBuffer + 4*64 */
 8009b4a:	9f03      	ldr	r7, [sp, #12]
 8009b4c:	f507 7880 	add.w	r8, r7, #256	; 0x100
    for(i= 0; i <  16; i+=2)
 8009b50:	f04f 0a00 	mov.w	sl, #0
 8009b54:	e7c8      	b.n	8009ae8 <JPEG_MCU_YCbCr420_ARGB_ConvertBlocks+0x134>
  }
  return numberMCU;
}
 8009b56:	9806      	ldr	r0, [sp, #24]
 8009b58:	b009      	add	sp, #36	; 0x24
 8009b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b5e:	bf00      	nop
 8009b60:	aaaaaaab 	.word	0xaaaaaaab
 8009b64:	200006b8 	.word	0x200006b8
 8009b68:	08010540 	.word	0x08010540

08009b6c <JPEG_MCU_YCbCr422_ARGB_ConvertBlocks>:
static uint32_t JPEG_MCU_YCbCr422_ARGB_ConvertBlocks(uint8_t *pInBuffer, 
                                      uint8_t *pOutBuffer,
                                      uint32_t BlockIndex,
                                      uint32_t DataCount,
                                      uint32_t *ConvertedDataCount)
{  
 8009b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b70:	b087      	sub	sp, #28
 8009b72:	9002      	str	r0, [sp, #8]
 8009b74:	9103      	str	r1, [sp, #12]
 8009b76:	9205      	str	r2, [sp, #20]
  int32_t c_red, c_blue, c_green;
  
  uint8_t *pOutAddr;
  uint8_t *pChrom, *pLum;
  
  numberMCU = DataCount / YCBCR_422_BLOCK_SIZE;
 8009b78:	0a1b      	lsrs	r3, r3, #8
 8009b7a:	9304      	str	r3, [sp, #16]
  currentMCU = BlockIndex;
 8009b7c:	9200      	str	r2, [sp, #0]
  

  while(currentMCU < (numberMCU + BlockIndex))
 8009b7e:	e066      	b.n	8009c4e <JPEG_MCU_YCbCr422_ARGB_ConvertBlocks+0xe2>
        
        for(k= 0; k<2; k++)
        {
          for(j=0; j < 8; j+=2)
          {           
            cbcomp = (int32_t)(*(pChrom));
 8009b80:	f89c 4000 	ldrb.w	r4, [ip]
            c_blue = (int32_t)(*(CB_BLUE_LUT + cbcomp));
 8009b84:	4a44      	ldr	r2, [pc, #272]	; (8009c98 <JPEG_MCU_YCbCr422_ARGB_ConvertBlocks+0x12c>)
 8009b86:	f102 0340 	add.w	r3, r2, #64	; 0x40
 8009b8a:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
            
            crcomp = (int32_t)(*(pChrom + 64));
 8009b8e:	f89c 3040 	ldrb.w	r3, [ip, #64]	; 0x40
            c_red = (int32_t)(*(CR_RED_LUT + crcomp));          
 8009b92:	f502 6588 	add.w	r5, r2, #1088	; 0x440
 8009b96:	f855 6023 	ldr.w	r6, [r5, r3, lsl #2]
            
            c_green = ((int32_t)(*(CR_GREEN_LUT + crcomp)) + (int32_t)(*(CB_GREEN_LUT + cbcomp))) >> 16;      
 8009b9a:	f502 6504 	add.w	r5, r2, #2112	; 0x840
 8009b9e:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
 8009ba2:	f502 6244 	add.w	r2, r2, #3136	; 0xc40
 8009ba6:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 8009baa:	442b      	add	r3, r5
          
            
            
#if (JPEG_RGB_FORMAT == JPEG_ARGB8888) 
          
            ycomp = (int32_t)(*(pLum +j));
 8009bac:	f81e 5000 	ldrb.w	r5, [lr, r0]
            
            *(__IO uint32_t *)pOutAddr = 
              (CLAMP(ycomp + c_red) << JPEG_RED_OFFSET)     | \
 8009bb0:	1972      	adds	r2, r6, r5
 8009bb2:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8009bb6:	4c39      	ldr	r4, [pc, #228]	; (8009c9c <JPEG_MCU_YCbCr422_ARGB_ConvertBlocks+0x130>)
 8009bb8:	f814 8002 	ldrb.w	r8, [r4, r2]
              (CLAMP( ycomp + c_green) << JPEG_GREEN_OFFSET) | \
 8009bbc:	eb05 4223 	add.w	r2, r5, r3, asr #16
 8009bc0:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8009bc4:	5ca2      	ldrb	r2, [r4, r2]
 8009bc6:	0212      	lsls	r2, r2, #8
              (CLAMP(ycomp + c_red) << JPEG_RED_OFFSET)     | \
 8009bc8:	ea42 4208 	orr.w	r2, r2, r8, lsl #16
              (CLAMP(ycomp + c_blue) << JPEG_BLUE_OFFSET);
 8009bcc:	440d      	add	r5, r1
 8009bce:	f505 7580 	add.w	r5, r5, #256	; 0x100
 8009bd2:	5d65      	ldrb	r5, [r4, r5]
              (CLAMP( ycomp + c_green) << JPEG_GREEN_OFFSET) | \
 8009bd4:	432a      	orrs	r2, r5
            *(__IO uint32_t *)pOutAddr = 
 8009bd6:	603a      	str	r2, [r7, #0]
            /**********/
            ycomp = (int32_t)(*(pLum +j +1));
 8009bd8:	1c42      	adds	r2, r0, #1
 8009bda:	f81e 2002 	ldrb.w	r2, [lr, r2]
            
            *((__IO uint32_t *)(pOutAddr + 4)) = 
              (CLAMP(ycomp + c_red) << JPEG_RED_OFFSET)     | \
 8009bde:	4416      	add	r6, r2
 8009be0:	f506 7680 	add.w	r6, r6, #256	; 0x100
 8009be4:	5da5      	ldrb	r5, [r4, r6]
              (CLAMP( ycomp + c_green) << JPEG_GREEN_OFFSET) | \
 8009be6:	eb02 4323 	add.w	r3, r2, r3, asr #16
 8009bea:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8009bee:	5ce3      	ldrb	r3, [r4, r3]
 8009bf0:	021b      	lsls	r3, r3, #8
              (CLAMP(ycomp + c_red) << JPEG_RED_OFFSET)     | \
 8009bf2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
              (CLAMP(ycomp + c_blue) << JPEG_BLUE_OFFSET);         
 8009bf6:	4411      	add	r1, r2
 8009bf8:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8009bfc:	5c62      	ldrb	r2, [r4, r1]
              (CLAMP( ycomp + c_green) << JPEG_GREEN_OFFSET) | \
 8009bfe:	4313      	orrs	r3, r2
            *((__IO uint32_t *)(pOutAddr + 4)) = 
 8009c00:	607b      	str	r3, [r7, #4]
              ((CLAMP( ycomp + c_green) >> 2) << JPEG_GREEN_OFFSET) | \
              ((CLAMP(ycomp + c_blue) >> 3) << JPEG_BLUE_OFFSET);         
          
#endif /* JPEG_RGB_FORMAT*/          
          
            pOutAddr += JPEG_BYTES_PER_PIXEL * 2;
 8009c02:	3708      	adds	r7, #8
          
            pChrom++;
 8009c04:	f10c 0c01 	add.w	ip, ip, #1
          for(j=0; j < 8; j+=2)
 8009c08:	3002      	adds	r0, #2
 8009c0a:	2807      	cmp	r0, #7
 8009c0c:	d9b8      	bls.n	8009b80 <JPEG_MCU_YCbCr422_ARGB_ConvertBlocks+0x14>
          }
          pLum += 64;                      
 8009c0e:	f10e 0e40 	add.w	lr, lr, #64	; 0x40
        for(k= 0; k<2; k++)
 8009c12:	f10b 0b01 	add.w	fp, fp, #1
 8009c16:	f1bb 0f01 	cmp.w	fp, #1
 8009c1a:	d801      	bhi.n	8009c20 <JPEG_MCU_YCbCr422_ARGB_ConvertBlocks+0xb4>
          for(j=0; j < 8; j+=2)
 8009c1c:	2000      	movs	r0, #0
 8009c1e:	e7f4      	b.n	8009c0a <JPEG_MCU_YCbCr422_ARGB_ConvertBlocks+0x9e>
        }
        
        pLum = pLum - 128 + 8;
 8009c20:	f1ae 0e78 	sub.w	lr, lr, #120	; 0x78
        
        refline += JPEG_ConvertorParams.ScaledWidth;          
 8009c24:	9b01      	ldr	r3, [sp, #4]
 8009c26:	449a      	add	sl, r3
    for(i= 0; i <  8; i++)
 8009c28:	f109 0901 	add.w	r9, r9, #1
 8009c2c:	f1b9 0f07 	cmp.w	r9, #7
 8009c30:	d809      	bhi.n	8009c46 <JPEG_MCU_YCbCr422_ARGB_ConvertBlocks+0xda>
       if(refline < JPEG_ConvertorParams.ImageSize_Bytes)
 8009c32:	4b19      	ldr	r3, [pc, #100]	; (8009c98 <JPEG_MCU_YCbCr422_ARGB_ConvertBlocks+0x12c>)
 8009c34:	691b      	ldr	r3, [r3, #16]
 8009c36:	4553      	cmp	r3, sl
 8009c38:	d9f6      	bls.n	8009c28 <JPEG_MCU_YCbCr422_ARGB_ConvertBlocks+0xbc>
        pOutAddr = pOutBuffer + refline;
 8009c3a:	9b03      	ldr	r3, [sp, #12]
 8009c3c:	eb03 070a 	add.w	r7, r3, sl
        for(k= 0; k<2; k++)
 8009c40:	f04f 0b00 	mov.w	fp, #0
 8009c44:	e7e7      	b.n	8009c16 <JPEG_MCU_YCbCr422_ARGB_ConvertBlocks+0xaa>
      }
    }   
    
    pInBuffer +=  YCBCR_422_BLOCK_SIZE;
 8009c46:	9b02      	ldr	r3, [sp, #8]
 8009c48:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8009c4c:	9302      	str	r3, [sp, #8]
  while(currentMCU < (numberMCU + BlockIndex))
 8009c4e:	9b04      	ldr	r3, [sp, #16]
 8009c50:	9a05      	ldr	r2, [sp, #20]
 8009c52:	4413      	add	r3, r2
 8009c54:	9a00      	ldr	r2, [sp, #0]
 8009c56:	4293      	cmp	r3, r2
 8009c58:	d919      	bls.n	8009c8e <JPEG_MCU_YCbCr422_ARGB_ConvertBlocks+0x122>
    xRef = ((currentMCU *16) / JPEG_ConvertorParams.WidthExtend)*8;
 8009c5a:	9800      	ldr	r0, [sp, #0]
 8009c5c:	ea4f 1a00 	mov.w	sl, r0, lsl #4
 8009c60:	490d      	ldr	r1, [pc, #52]	; (8009c98 <JPEG_MCU_YCbCr422_ARGB_ConvertBlocks+0x12c>)
 8009c62:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8009c64:	fbba f2f3 	udiv	r2, sl, r3
    yRef = ((currentMCU *16) % JPEG_ConvertorParams.WidthExtend);
 8009c68:	fb03 aa12 	mls	sl, r3, r2, sl
    refline = JPEG_ConvertorParams.ScaledWidth * xRef + (JPEG_BYTES_PER_PIXEL*yRef);
 8009c6c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8009c6e:	9301      	str	r3, [sp, #4]
 8009c70:	fb03 f202 	mul.w	r2, r3, r2
 8009c74:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8009c78:	eb0a 0ac2 	add.w	sl, sl, r2, lsl #3
    currentMCU++;
 8009c7c:	1c43      	adds	r3, r0, #1
 8009c7e:	9300      	str	r3, [sp, #0]
    pChrom = pInBuffer + 128; /* pChroma = pInBuffer + 2*64 */
 8009c80:	9b02      	ldr	r3, [sp, #8]
 8009c82:	f103 0c80 	add.w	ip, r3, #128	; 0x80
    pLum = pInBuffer;
 8009c86:	469e      	mov	lr, r3
    for(i= 0; i <  8; i++)
 8009c88:	f04f 0900 	mov.w	r9, #0
 8009c8c:	e7ce      	b.n	8009c2c <JPEG_MCU_YCbCr422_ARGB_ConvertBlocks+0xc0>
  }
  return numberMCU;
}
 8009c8e:	9804      	ldr	r0, [sp, #16]
 8009c90:	b007      	add	sp, #28
 8009c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c96:	bf00      	nop
 8009c98:	200006b8 	.word	0x200006b8
 8009c9c:	08010540 	.word	0x08010540

08009ca0 <JPEG_MCU_YCbCr444_ARGB_ConvertBlocks>:
static uint32_t JPEG_MCU_YCbCr444_ARGB_ConvertBlocks(uint8_t *pInBuffer, 
                                      uint8_t *pOutBuffer,
                                      uint32_t BlockIndex,
                                      uint32_t DataCount,
                                      uint32_t *ConvertedDataCount)
{  
 8009ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ca4:	b085      	sub	sp, #20
 8009ca6:	9000      	str	r0, [sp, #0]
 8009ca8:	9101      	str	r1, [sp, #4]
 8009caa:	4692      	mov	sl, r2
 8009cac:	9203      	str	r2, [sp, #12]
  int32_t c_red, c_blue, c_green;
  
  uint8_t *pOutAddr;
  uint8_t *pChrom, *pLum;
  
  numberMCU = DataCount / YCBCR_444_BLOCK_SIZE;
 8009cae:	4a35      	ldr	r2, [pc, #212]	; (8009d84 <JPEG_MCU_YCbCr444_ARGB_ConvertBlocks+0xe4>)
 8009cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8009cb4:	09db      	lsrs	r3, r3, #7
 8009cb6:	9302      	str	r3, [sp, #8]
  currentMCU = BlockIndex;
  

  while(currentMCU < (numberMCU + BlockIndex))
 8009cb8:	e042      	b.n	8009d40 <JPEG_MCU_YCbCr444_ARGB_ConvertBlocks+0xa0>
        pOutAddr = pOutBuffer+ refline;
        

          for(j=0; j < 8; j++)
          {           
            cbcomp = (int32_t)(*pChrom);
 8009cba:	7825      	ldrb	r5, [r4, #0]
            c_blue = (int32_t)(*(CB_BLUE_LUT + cbcomp));
 8009cbc:	4b32      	ldr	r3, [pc, #200]	; (8009d88 <JPEG_MCU_YCbCr444_ARGB_ConvertBlocks+0xe8>)
 8009cbe:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8009cc2:	f852 1025 	ldr.w	r1, [r2, r5, lsl #2]
            
            crcomp = (int32_t)(*(pChrom + 64));
 8009cc6:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
            c_red = (int32_t)(*(CR_RED_LUT + crcomp));          
 8009cca:	f503 6688 	add.w	r6, r3, #1088	; 0x440
 8009cce:	f856 6022 	ldr.w	r6, [r6, r2, lsl #2]
            
            c_green = ((int32_t)(*(CR_GREEN_LUT + crcomp)) + (int32_t)(*(CB_GREEN_LUT + cbcomp))) >> 16;      
 8009cd2:	f503 6c04 	add.w	ip, r3, #2112	; 0x840
 8009cd6:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 8009cda:	f503 6344 	add.w	r3, r3, #3136	; 0xc40
 8009cde:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8009ce2:	441a      	add	r2, r3
                      
#if (JPEG_RGB_FORMAT == JPEG_ARGB8888)
          
            ycomp = (int32_t)(*(pLum +j));
 8009ce4:	f818 3000 	ldrb.w	r3, [r8, r0]
            
            *(__IO uint32_t *)pOutAddr = 
              (CLAMP(ycomp + c_red) << JPEG_RED_OFFSET)     | \
 8009ce8:	441e      	add	r6, r3
 8009cea:	f506 7680 	add.w	r6, r6, #256	; 0x100
 8009cee:	4d27      	ldr	r5, [pc, #156]	; (8009d8c <JPEG_MCU_YCbCr444_ARGB_ConvertBlocks+0xec>)
 8009cf0:	5dae      	ldrb	r6, [r5, r6]
              (CLAMP( ycomp + c_green) << JPEG_GREEN_OFFSET) | \
 8009cf2:	eb03 4222 	add.w	r2, r3, r2, asr #16
 8009cf6:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8009cfa:	5caa      	ldrb	r2, [r5, r2]
 8009cfc:	0212      	lsls	r2, r2, #8
              (CLAMP(ycomp + c_red) << JPEG_RED_OFFSET)     | \
 8009cfe:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
              (CLAMP(ycomp + c_blue) << JPEG_BLUE_OFFSET);       
 8009d02:	440b      	add	r3, r1
 8009d04:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8009d08:	5ceb      	ldrb	r3, [r5, r3]
              (CLAMP( ycomp + c_green) << JPEG_GREEN_OFFSET) | \
 8009d0a:	431e      	orrs	r6, r3
            *(__IO uint32_t *)pOutAddr = 
 8009d0c:	f847 6b04 	str.w	r6, [r7], #4
            
#endif /* JPEG_RGB_FORMAT */          
          
            pOutAddr += JPEG_BYTES_PER_PIXEL;
          
            pChrom++;
 8009d10:	3401      	adds	r4, #1
          for(j=0; j < 8; j++)
 8009d12:	3001      	adds	r0, #1
 8009d14:	2807      	cmp	r0, #7
 8009d16:	d9d0      	bls.n	8009cba <JPEG_MCU_YCbCr444_ARGB_ConvertBlocks+0x1a>
          }
          pLum += 8;
 8009d18:	f108 0808 	add.w	r8, r8, #8

        refline += JPEG_ConvertorParams.ScaledWidth;          
 8009d1c:	44d9      	add	r9, fp
    for(i= 0; i <  8; i++)
 8009d1e:	f10e 0e01 	add.w	lr, lr, #1
 8009d22:	f1be 0f07 	cmp.w	lr, #7
 8009d26:	d808      	bhi.n	8009d3a <JPEG_MCU_YCbCr444_ARGB_ConvertBlocks+0x9a>
      if(refline < JPEG_ConvertorParams.ImageSize_Bytes)
 8009d28:	4b17      	ldr	r3, [pc, #92]	; (8009d88 <JPEG_MCU_YCbCr444_ARGB_ConvertBlocks+0xe8>)
 8009d2a:	691b      	ldr	r3, [r3, #16]
 8009d2c:	454b      	cmp	r3, r9
 8009d2e:	d9f6      	bls.n	8009d1e <JPEG_MCU_YCbCr444_ARGB_ConvertBlocks+0x7e>
        pOutAddr = pOutBuffer+ refline;
 8009d30:	9b01      	ldr	r3, [sp, #4]
 8009d32:	eb03 0709 	add.w	r7, r3, r9
          for(j=0; j < 8; j++)
 8009d36:	2000      	movs	r0, #0
 8009d38:	e7ec      	b.n	8009d14 <JPEG_MCU_YCbCr444_ARGB_ConvertBlocks+0x74>
      }
    }   
    
    pInBuffer +=  YCBCR_444_BLOCK_SIZE;
 8009d3a:	9b00      	ldr	r3, [sp, #0]
 8009d3c:	33c0      	adds	r3, #192	; 0xc0
 8009d3e:	9300      	str	r3, [sp, #0]
  while(currentMCU < (numberMCU + BlockIndex))
 8009d40:	9b02      	ldr	r3, [sp, #8]
 8009d42:	9a03      	ldr	r2, [sp, #12]
 8009d44:	4413      	add	r3, r2
 8009d46:	4553      	cmp	r3, sl
 8009d48:	d918      	bls.n	8009d7c <JPEG_MCU_YCbCr444_ARGB_ConvertBlocks+0xdc>
    xRef = ((currentMCU *8) / JPEG_ConvertorParams.WidthExtend)*8;
 8009d4a:	ea4f 09ca 	mov.w	r9, sl, lsl #3
 8009d4e:	490e      	ldr	r1, [pc, #56]	; (8009d88 <JPEG_MCU_YCbCr444_ARGB_ConvertBlocks+0xe8>)
 8009d50:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8009d52:	fbb9 f2f3 	udiv	r2, r9, r3
    yRef = ((currentMCU *8) % JPEG_ConvertorParams.WidthExtend);
 8009d56:	fb03 9912 	mls	r9, r3, r2, r9
    refline = JPEG_ConvertorParams.ScaledWidth * xRef + (JPEG_BYTES_PER_PIXEL*yRef);
 8009d5a:	f8d1 b028 	ldr.w	fp, [r1, #40]	; 0x28
 8009d5e:	fb0b f202 	mul.w	r2, fp, r2
 8009d62:	ea4f 0989 	mov.w	r9, r9, lsl #2
 8009d66:	eb09 09c2 	add.w	r9, r9, r2, lsl #3
    currentMCU++;   
 8009d6a:	f10a 0a01 	add.w	sl, sl, #1
    pChrom = pInBuffer + 64; /* pChroma = pInBuffer + 4*64 */
 8009d6e:	9b00      	ldr	r3, [sp, #0]
 8009d70:	f103 0440 	add.w	r4, r3, #64	; 0x40
    pLum = pInBuffer;
 8009d74:	4698      	mov	r8, r3
    for(i= 0; i <  8; i++)
 8009d76:	f04f 0e00 	mov.w	lr, #0
 8009d7a:	e7d2      	b.n	8009d22 <JPEG_MCU_YCbCr444_ARGB_ConvertBlocks+0x82>
  }
  return numberMCU;
}
 8009d7c:	9802      	ldr	r0, [sp, #8]
 8009d7e:	b005      	add	sp, #20
 8009d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d84:	aaaaaaab 	.word	0xaaaaaaab
 8009d88:	200006b8 	.word	0x200006b8
 8009d8c:	08010540 	.word	0x08010540

08009d90 <JPEG_MCU_Gray_ARGB_ConvertBlocks>:
static uint32_t JPEG_MCU_Gray_ARGB_ConvertBlocks(uint8_t *pInBuffer, 
                                      uint8_t *pOutBuffer,
                                      uint32_t BlockIndex,
                                      uint32_t DataCount,
                                      uint32_t *ConvertedDataCount)
{
 8009d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d94:	4681      	mov	r9, r0
 8009d96:	4692      	mov	sl, r2

  uint32_t i,j, ySample;
  uint8_t *pOutAddr,  *pLum;

  
  numberMCU = DataCount / GRAY_444_BLOCK_SIZE;
 8009d98:	0998      	lsrs	r0, r3, #6
  currentMCU = BlockIndex;
 8009d9a:	4690      	mov	r8, r2
  
  while(currentMCU < (numberMCU + BlockIndex))
 8009d9c:	e01a      	b.n	8009dd4 <JPEG_MCU_Gray_ARGB_ConvertBlocks+0x44>
      pOutAddr = pOutBuffer + refline;
      if(refline < JPEG_ConvertorParams.ImageSize_Bytes)
      {  
        for(j=0; j < 8; j++)
        { 
          ySample =   (uint32_t)(*pLum);
 8009d9e:	f817 4b01 	ldrb.w	r4, [r7], #1

#if (JPEG_RGB_FORMAT == JPEG_ARGB8888)
          
          *(__IO uint32_t *)pOutAddr = ySample |  (ySample << 8) | (ySample << 16);
 8009da2:	ea44 2304 	orr.w	r3, r4, r4, lsl #8
 8009da6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009daa:	f846 3b04 	str.w	r3, [r6], #4
        for(j=0; j < 8; j++)
 8009dae:	3501      	adds	r5, #1
 8009db0:	2d07      	cmp	r5, #7
 8009db2:	d9f4      	bls.n	8009d9e <JPEG_MCU_Gray_ARGB_ConvertBlocks+0xe>
          
          pOutAddr += JPEG_BYTES_PER_PIXEL;
          pLum++;
        }

        refline += JPEG_ConvertorParams.ScaledWidth;        
 8009db4:	4494      	add	ip, r2
    for(i= 0; i <  8; i++)
 8009db6:	f10e 0e01 	add.w	lr, lr, #1
 8009dba:	f1be 0f07 	cmp.w	lr, #7
 8009dbe:	d807      	bhi.n	8009dd0 <JPEG_MCU_Gray_ARGB_ConvertBlocks+0x40>
      pOutAddr = pOutBuffer + refline;
 8009dc0:	eb01 060c 	add.w	r6, r1, ip
      if(refline < JPEG_ConvertorParams.ImageSize_Bytes)
 8009dc4:	4b11      	ldr	r3, [pc, #68]	; (8009e0c <JPEG_MCU_Gray_ARGB_ConvertBlocks+0x7c>)
 8009dc6:	691b      	ldr	r3, [r3, #16]
 8009dc8:	4563      	cmp	r3, ip
 8009dca:	d9f4      	bls.n	8009db6 <JPEG_MCU_Gray_ARGB_ConvertBlocks+0x26>
        for(j=0; j < 8; j++)
 8009dcc:	2500      	movs	r5, #0
 8009dce:	e7ef      	b.n	8009db0 <JPEG_MCU_Gray_ARGB_ConvertBlocks+0x20>
      }
    }
    
    pInBuffer +=  GRAY_444_BLOCK_SIZE;    
 8009dd0:	f109 0940 	add.w	r9, r9, #64	; 0x40
  while(currentMCU < (numberMCU + BlockIndex))
 8009dd4:	eb00 030a 	add.w	r3, r0, sl
 8009dd8:	4543      	cmp	r3, r8
 8009dda:	d914      	bls.n	8009e06 <JPEG_MCU_Gray_ARGB_ConvertBlocks+0x76>
    xRef = ((currentMCU *8) / JPEG_ConvertorParams.WidthExtend)*8;
 8009ddc:	ea4f 0cc8 	mov.w	ip, r8, lsl #3
 8009de0:	4a0a      	ldr	r2, [pc, #40]	; (8009e0c <JPEG_MCU_Gray_ARGB_ConvertBlocks+0x7c>)
 8009de2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8009de4:	fbbc f4f3 	udiv	r4, ip, r3
    yRef = ((currentMCU *8) % JPEG_ConvertorParams.WidthExtend);
 8009de8:	fb03 cc14 	mls	ip, r3, r4, ip
    refline = JPEG_ConvertorParams.ScaledWidth * xRef + (JPEG_BYTES_PER_PIXEL*yRef);
 8009dec:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8009dee:	fb02 f404 	mul.w	r4, r2, r4
 8009df2:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8009df6:	eb0c 0cc4 	add.w	ip, ip, r4, lsl #3
    currentMCU++;
 8009dfa:	f108 0801 	add.w	r8, r8, #1
    pLum = pInBuffer;
 8009dfe:	464f      	mov	r7, r9
    for(i= 0; i <  8; i++)
 8009e00:	f04f 0e00 	mov.w	lr, #0
 8009e04:	e7d9      	b.n	8009dba <JPEG_MCU_Gray_ARGB_ConvertBlocks+0x2a>
  }
  return numberMCU;
}
 8009e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e0a:	bf00      	nop
 8009e0c:	200006b8 	.word	0x200006b8

08009e10 <JPEG_MCU_YCCK_ARGB_ConvertBlocks>:
static uint32_t JPEG_MCU_YCCK_ARGB_ConvertBlocks(uint8_t *pInBuffer, 
                                      uint8_t *pOutBuffer, 
                                      uint32_t BlockIndex,
                                      uint32_t DataCount,
                                      uint32_t *ConvertedDataCount)
{  
 8009e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e14:	b085      	sub	sp, #20
 8009e16:	9203      	str	r2, [sp, #12]
  
  int32_t c_red, c_blue, c_green;
  
  uint8_t *pOutAddr, *pChrom;
  
  numberMCU = DataCount / CMYK_444_BLOCK_SIZE;
 8009e18:	0a1b      	lsrs	r3, r3, #8
 8009e1a:	9302      	str	r3, [sp, #8]
  currentMCU = BlockIndex;
 8009e1c:	4691      	mov	r9, r2
 8009e1e:	468a      	mov	sl, r1
  

  while(currentMCU < (numberMCU + BlockIndex))
 8009e20:	e035      	b.n	8009e8e <JPEG_MCU_YCCK_ARGB_ConvertBlocks+0x7e>
      {
        pOutAddr = pOutBuffer+ refline;        

          for(j=0; j < 8; j++)
          {           
            color_k = (int32_t)(*(pChrom + 192));
 8009e22:	f894 c0c0 	ldrb.w	ip, [r4, #192]	; 0xc0
            c_red = (color_k * ((int32_t)(*pChrom)))/255;
 8009e26:	7823      	ldrb	r3, [r4, #0]
 8009e28:	fb0c f303 	mul.w	r3, ip, r3
 8009e2c:	4a27      	ldr	r2, [pc, #156]	; (8009ecc <JPEG_MCU_YCCK_ARGB_ConvertBlocks+0xbc>)
 8009e2e:	fb82 b703 	smull	fp, r7, r2, r3
 8009e32:	443b      	add	r3, r7
 8009e34:	11df      	asrs	r7, r3, #7
            
            c_green = (color_k * (int32_t)(*(pChrom + 64)))/255;
 8009e36:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8009e3a:	fb0c f303 	mul.w	r3, ip, r3
 8009e3e:	fb82 1b03 	smull	r1, fp, r2, r3
 8009e42:	445b      	add	r3, fp
 8009e44:	11db      	asrs	r3, r3, #7
            
            c_blue = (color_k * (int32_t)(*(pChrom + 128)))/255;
 8009e46:	f894 b080 	ldrb.w	fp, [r4, #128]	; 0x80
 8009e4a:	fb0c fc0b 	mul.w	ip, ip, fp
 8009e4e:	fb82 120c 	smull	r1, r2, r2, ip
 8009e52:	4462      	add	r2, ip
                      
#if (JPEG_RGB_FORMAT == JPEG_ARGB8888)
          
          *(__IO uint32_t *)pOutAddr = 
            (c_red << JPEG_RED_OFFSET) | \
            (c_green << JPEG_GREEN_OFFSET) | \
 8009e54:	021b      	lsls	r3, r3, #8
            (c_red << JPEG_RED_OFFSET) | \
 8009e56:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
            (c_green << JPEG_GREEN_OFFSET) | \
 8009e5a:	ea43 13e2 	orr.w	r3, r3, r2, asr #7
          *(__IO uint32_t *)pOutAddr = 
 8009e5e:	f846 3b04 	str.w	r3, [r6], #4
            
#endif /* JPEG_RGB_FORMAT */          
          
            pOutAddr += JPEG_BYTES_PER_PIXEL;
          
            pChrom++;
 8009e62:	3401      	adds	r4, #1
          for(j=0; j < 8; j++)
 8009e64:	3501      	adds	r5, #1
 8009e66:	2d07      	cmp	r5, #7
 8009e68:	d9db      	bls.n	8009e22 <JPEG_MCU_YCCK_ARGB_ConvertBlocks+0x12>
 8009e6a:	9901      	ldr	r1, [sp, #4]
          }

        refline += JPEG_ConvertorParams.ScaledWidth;          
 8009e6c:	4488      	add	r8, r1
    for(i= 0; i <  8; i++)
 8009e6e:	f10e 0e01 	add.w	lr, lr, #1
 8009e72:	f1be 0f07 	cmp.w	lr, #7
 8009e76:	d808      	bhi.n	8009e8a <JPEG_MCU_YCCK_ARGB_ConvertBlocks+0x7a>
      if(refline < JPEG_ConvertorParams.ImageSize_Bytes)
 8009e78:	4b15      	ldr	r3, [pc, #84]	; (8009ed0 <JPEG_MCU_YCCK_ARGB_ConvertBlocks+0xc0>)
 8009e7a:	691b      	ldr	r3, [r3, #16]
 8009e7c:	4543      	cmp	r3, r8
 8009e7e:	d9f6      	bls.n	8009e6e <JPEG_MCU_YCCK_ARGB_ConvertBlocks+0x5e>
        pOutAddr = pOutBuffer+ refline;        
 8009e80:	eb0a 0608 	add.w	r6, sl, r8
          for(j=0; j < 8; j++)
 8009e84:	2500      	movs	r5, #0
 8009e86:	9101      	str	r1, [sp, #4]
 8009e88:	e7ed      	b.n	8009e66 <JPEG_MCU_YCCK_ARGB_ConvertBlocks+0x56>
      }
    }   
    
    pInBuffer +=  CMYK_444_BLOCK_SIZE;
 8009e8a:	f500 7080 	add.w	r0, r0, #256	; 0x100
  while(currentMCU < (numberMCU + BlockIndex))
 8009e8e:	9b02      	ldr	r3, [sp, #8]
 8009e90:	9a03      	ldr	r2, [sp, #12]
 8009e92:	4413      	add	r3, r2
 8009e94:	454b      	cmp	r3, r9
 8009e96:	d914      	bls.n	8009ec2 <JPEG_MCU_YCCK_ARGB_ConvertBlocks+0xb2>
    xRef = ((currentMCU *8) / JPEG_ConvertorParams.WidthExtend)*8;
 8009e98:	ea4f 08c9 	mov.w	r8, r9, lsl #3
 8009e9c:	490c      	ldr	r1, [pc, #48]	; (8009ed0 <JPEG_MCU_YCCK_ARGB_ConvertBlocks+0xc0>)
 8009e9e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8009ea0:	fbb8 f2f3 	udiv	r2, r8, r3
    yRef = ((currentMCU *8) % JPEG_ConvertorParams.WidthExtend);
 8009ea4:	fb03 8812 	mls	r8, r3, r2, r8
    refline = JPEG_ConvertorParams.ScaledWidth * xRef + (JPEG_BYTES_PER_PIXEL*yRef);
 8009ea8:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8009eaa:	fb01 f202 	mul.w	r2, r1, r2
 8009eae:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8009eb2:	eb08 08c2 	add.w	r8, r8, r2, lsl #3
    currentMCU++;
 8009eb6:	f109 0901 	add.w	r9, r9, #1
    pChrom = pInBuffer;
 8009eba:	4604      	mov	r4, r0
    for(i= 0; i <  8; i++)
 8009ebc:	f04f 0e00 	mov.w	lr, #0
 8009ec0:	e7d7      	b.n	8009e72 <JPEG_MCU_YCCK_ARGB_ConvertBlocks+0x62>
  }
  return numberMCU;
}
 8009ec2:	9802      	ldr	r0, [sp, #8]
 8009ec4:	b005      	add	sp, #20
 8009ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eca:	bf00      	nop
 8009ecc:	80808081 	.word	0x80808081
 8009ed0:	200006b8 	.word	0x200006b8

08009ed4 <JPEG_InitPostProcColorTables>:
  */
void JPEG_InitPostProcColorTables(void)
{
  int32_t index, i; 
    
  for (i = 0; i <= 255; i++) 
 8009ed4:	2100      	movs	r1, #0
 8009ed6:	29ff      	cmp	r1, #255	; 0xff
 8009ed8:	dc1f      	bgt.n	8009f1a <JPEG_InitPostProcColorTables+0x46>
  {
    index = (i * 2) - 256;
 8009eda:	f1a1 0080 	sub.w	r0, r1, #128	; 0x80
    CR_RED_LUT[i] = ( (((int32_t) ((1.40200 / 2) * (1L << 16)))  * index) + ((int32_t) 1 << (16 - 1))) >> 16;
 8009ede:	4b0f      	ldr	r3, [pc, #60]	; (8009f1c <JPEG_InitPostProcColorTables+0x48>)
 8009ee0:	fb03 f300 	mul.w	r3, r3, r0
 8009ee4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009ee8:	141b      	asrs	r3, r3, #16
 8009eea:	4a0d      	ldr	r2, [pc, #52]	; (8009f20 <JPEG_InitPostProcColorTables+0x4c>)
 8009eec:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8009ef0:	f8c2 3440 	str.w	r3, [r2, #1088]	; 0x440
    
    CB_BLUE_LUT[i] = ( (((int32_t) ((1.77200 / 2) * (1L << 16)))  * index) + ((int32_t) 1 << (16 - 1))) >> 16;
 8009ef4:	4b0b      	ldr	r3, [pc, #44]	; (8009f24 <JPEG_InitPostProcColorTables+0x50>)
 8009ef6:	fb03 f300 	mul.w	r3, r3, r0
 8009efa:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009efe:	141b      	asrs	r3, r3, #16
 8009f00:	6413      	str	r3, [r2, #64]	; 0x40
    
    CR_GREEN_LUT[i] = (-((int32_t) ((0.71414 / 2) * (1L << 16)))) * index;
 8009f02:	4b09      	ldr	r3, [pc, #36]	; (8009f28 <JPEG_InitPostProcColorTables+0x54>)
 8009f04:	fb03 f300 	mul.w	r3, r3, r0
 8009f08:	f8c2 3840 	str.w	r3, [r2, #2112]	; 0x840
    CB_GREEN_LUT[i] = (-((int32_t) ((0.34414 / 2) * (1L << 16)))) * index;
 8009f0c:	4b07      	ldr	r3, [pc, #28]	; (8009f2c <JPEG_InitPostProcColorTables+0x58>)
 8009f0e:	fb03 f000 	mul.w	r0, r3, r0
 8009f12:	f8c2 0c40 	str.w	r0, [r2, #3136]	; 0xc40
  for (i = 0; i <= 255; i++) 
 8009f16:	3101      	adds	r1, #1
 8009f18:	e7dd      	b.n	8009ed6 <JPEG_InitPostProcColorTables+0x2>
  }  
}
 8009f1a:	4770      	bx	lr
 8009f1c:	000166e8 	.word	0x000166e8
 8009f20:	200006b8 	.word	0x200006b8
 8009f24:	0001c5a0 	.word	0x0001c5a0
 8009f28:	ffff4930 	.word	0xffff4930
 8009f2c:	ffffa7e8 	.word	0xffffa7e8

08009f30 <JPEG_GetDecodeColorConvertFunc>:
{
 8009f30:	b4f0      	push	{r4, r5, r6, r7}
  JPEG_ConvertorParams.ColorSpace = pJpegInfo->ColorSpace;
 8009f32:	6807      	ldr	r7, [r0, #0]
 8009f34:	4c3f      	ldr	r4, [pc, #252]	; (800a034 <JPEG_GetDecodeColorConvertFunc+0x104>)
 8009f36:	6027      	str	r7, [r4, #0]
  JPEG_ConvertorParams.ImageWidth = pJpegInfo->ImageWidth;
 8009f38:	68c3      	ldr	r3, [r0, #12]
 8009f3a:	60a3      	str	r3, [r4, #8]
  JPEG_ConvertorParams.ImageHeight = pJpegInfo->ImageHeight;
 8009f3c:	6885      	ldr	r5, [r0, #8]
 8009f3e:	60e5      	str	r5, [r4, #12]
  JPEG_ConvertorParams.ImageSize_Bytes = pJpegInfo->ImageWidth * pJpegInfo->ImageHeight * JPEG_BYTES_PER_PIXEL;
 8009f40:	fb05 f603 	mul.w	r6, r5, r3
 8009f44:	00b6      	lsls	r6, r6, #2
 8009f46:	6126      	str	r6, [r4, #16]
  JPEG_ConvertorParams.ChromaSubsampling = pJpegInfo->ChromaSubsampling;  
 8009f48:	6840      	ldr	r0, [r0, #4]
 8009f4a:	6060      	str	r0, [r4, #4]
  if(JPEG_ConvertorParams.ColorSpace == JPEG_YCBCR_COLORSPACE)
 8009f4c:	2f10      	cmp	r7, #16
 8009f4e:	d02c      	beq.n	8009faa <JPEG_GetDecodeColorConvertFunc+0x7a>
  else if(JPEG_ConvertorParams.ColorSpace == JPEG_GRAYSCALE_COLORSPACE)
 8009f50:	2f00      	cmp	r7, #0
 8009f52:	d15b      	bne.n	800a00c <JPEG_GetDecodeColorConvertFunc+0xdc>
    *pFunction =  JPEG_MCU_Gray_ARGB_ConvertBlocks;
 8009f54:	4838      	ldr	r0, [pc, #224]	; (800a038 <JPEG_GetDecodeColorConvertFunc+0x108>)
 8009f56:	6008      	str	r0, [r1, #0]
    JPEG_ConvertorParams.LineOffset = JPEG_ConvertorParams.ImageWidth % 8;
 8009f58:	f003 0107 	and.w	r1, r3, #7
 8009f5c:	4835      	ldr	r0, [pc, #212]	; (800a034 <JPEG_GetDecodeColorConvertFunc+0x104>)
 8009f5e:	6141      	str	r1, [r0, #20]
    if(JPEG_ConvertorParams.LineOffset != 0)
 8009f60:	b111      	cbz	r1, 8009f68 <JPEG_GetDecodeColorConvertFunc+0x38>
      JPEG_ConvertorParams.LineOffset = 8 - JPEG_ConvertorParams.LineOffset;  
 8009f62:	f1c1 0108 	rsb	r1, r1, #8
 8009f66:	6141      	str	r1, [r0, #20]
    JPEG_ConvertorParams.H_factor = 8;
 8009f68:	4932      	ldr	r1, [pc, #200]	; (800a034 <JPEG_GetDecodeColorConvertFunc+0x104>)
 8009f6a:	2008      	movs	r0, #8
 8009f6c:	61c8      	str	r0, [r1, #28]
    JPEG_ConvertorParams.V_factor  = 8;
 8009f6e:	6208      	str	r0, [r1, #32]
  JPEG_ConvertorParams.WidthExtend = JPEG_ConvertorParams.ImageWidth + JPEG_ConvertorParams.LineOffset;
 8009f70:	4930      	ldr	r1, [pc, #192]	; (800a034 <JPEG_GetDecodeColorConvertFunc+0x104>)
 8009f72:	6948      	ldr	r0, [r1, #20]
 8009f74:	4418      	add	r0, r3
 8009f76:	6248      	str	r0, [r1, #36]	; 0x24
  JPEG_ConvertorParams.ScaledWidth = JPEG_BYTES_PER_PIXEL * JPEG_ConvertorParams.ImageWidth; 
 8009f78:	0098      	lsls	r0, r3, #2
 8009f7a:	6288      	str	r0, [r1, #40]	; 0x28
  hMCU = (JPEG_ConvertorParams.ImageWidth / JPEG_ConvertorParams.H_factor);
 8009f7c:	69c9      	ldr	r1, [r1, #28]
 8009f7e:	fbb3 f0f1 	udiv	r0, r3, r1
  if((JPEG_ConvertorParams.ImageWidth % JPEG_ConvertorParams.H_factor) != 0)
 8009f82:	fb01 3110 	mls	r1, r1, r0, r3
 8009f86:	b101      	cbz	r1, 8009f8a <JPEG_GetDecodeColorConvertFunc+0x5a>
    hMCU++; /*+1 for horizenatl incomplete MCU */                
 8009f88:	3001      	adds	r0, #1
  vMCU = (JPEG_ConvertorParams.ImageHeight / JPEG_ConvertorParams.V_factor);
 8009f8a:	4b2a      	ldr	r3, [pc, #168]	; (800a034 <JPEG_GetDecodeColorConvertFunc+0x104>)
 8009f8c:	6a19      	ldr	r1, [r3, #32]
 8009f8e:	fbb5 f3f1 	udiv	r3, r5, r1
  if((JPEG_ConvertorParams.ImageHeight % JPEG_ConvertorParams.V_factor) != 0)
 8009f92:	fb01 5513 	mls	r5, r1, r3, r5
 8009f96:	b105      	cbz	r5, 8009f9a <JPEG_GetDecodeColorConvertFunc+0x6a>
    vMCU++; /*+1 for vertical incomplete MCU */                
 8009f98:	3301      	adds	r3, #1
  JPEG_ConvertorParams.MCU_Total_Nb = (hMCU * vMCU);
 8009f9a:	fb03 f300 	mul.w	r3, r3, r0
 8009f9e:	4925      	ldr	r1, [pc, #148]	; (800a034 <JPEG_GetDecodeColorConvertFunc+0x104>)
 8009fa0:	62cb      	str	r3, [r1, #44]	; 0x2c
  *ImageNbMCUs = JPEG_ConvertorParams.MCU_Total_Nb;
 8009fa2:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8009fa4:	2000      	movs	r0, #0
}
 8009fa6:	bcf0      	pop	{r4, r5, r6, r7}
 8009fa8:	4770      	bx	lr
    if(JPEG_ConvertorParams.ChromaSubsampling == JPEG_420_SUBSAMPLING)
 8009faa:	2801      	cmp	r0, #1
 8009fac:	d010      	beq.n	8009fd0 <JPEG_GetDecodeColorConvertFunc+0xa0>
    else if(JPEG_ConvertorParams.ChromaSubsampling == JPEG_422_SUBSAMPLING)
 8009fae:	2802      	cmp	r0, #2
 8009fb0:	d01c      	beq.n	8009fec <JPEG_GetDecodeColorConvertFunc+0xbc>
      *pFunction =  JPEG_MCU_YCbCr444_ARGB_ConvertBlocks;
 8009fb2:	4822      	ldr	r0, [pc, #136]	; (800a03c <JPEG_GetDecodeColorConvertFunc+0x10c>)
 8009fb4:	6008      	str	r0, [r1, #0]
      JPEG_ConvertorParams.LineOffset = JPEG_ConvertorParams.ImageWidth % 8;
 8009fb6:	f003 0107 	and.w	r1, r3, #7
 8009fba:	481e      	ldr	r0, [pc, #120]	; (800a034 <JPEG_GetDecodeColorConvertFunc+0x104>)
 8009fbc:	6141      	str	r1, [r0, #20]
      if(JPEG_ConvertorParams.LineOffset != 0)
 8009fbe:	b111      	cbz	r1, 8009fc6 <JPEG_GetDecodeColorConvertFunc+0x96>
        JPEG_ConvertorParams.LineOffset = 8 - JPEG_ConvertorParams.LineOffset;  
 8009fc0:	f1c1 0108 	rsb	r1, r1, #8
 8009fc4:	6141      	str	r1, [r0, #20]
      JPEG_ConvertorParams.H_factor = 8;
 8009fc6:	491b      	ldr	r1, [pc, #108]	; (800a034 <JPEG_GetDecodeColorConvertFunc+0x104>)
 8009fc8:	2008      	movs	r0, #8
 8009fca:	61c8      	str	r0, [r1, #28]
      JPEG_ConvertorParams.V_factor  = 8;
 8009fcc:	6208      	str	r0, [r1, #32]
 8009fce:	e7cf      	b.n	8009f70 <JPEG_GetDecodeColorConvertFunc+0x40>
      *pFunction = JPEG_MCU_YCbCr420_ARGB_ConvertBlocks;
 8009fd0:	481b      	ldr	r0, [pc, #108]	; (800a040 <JPEG_GetDecodeColorConvertFunc+0x110>)
 8009fd2:	6008      	str	r0, [r1, #0]
      JPEG_ConvertorParams.LineOffset = JPEG_ConvertorParams.ImageWidth % 16;
 8009fd4:	f003 010f 	and.w	r1, r3, #15
 8009fd8:	6161      	str	r1, [r4, #20]
      if(JPEG_ConvertorParams.LineOffset != 0)
 8009fda:	b111      	cbz	r1, 8009fe2 <JPEG_GetDecodeColorConvertFunc+0xb2>
        JPEG_ConvertorParams.LineOffset = 16 - JPEG_ConvertorParams.LineOffset;  
 8009fdc:	f1c1 0110 	rsb	r1, r1, #16
 8009fe0:	6161      	str	r1, [r4, #20]
      JPEG_ConvertorParams.H_factor = 16;
 8009fe2:	4914      	ldr	r1, [pc, #80]	; (800a034 <JPEG_GetDecodeColorConvertFunc+0x104>)
 8009fe4:	2010      	movs	r0, #16
 8009fe6:	61c8      	str	r0, [r1, #28]
      JPEG_ConvertorParams.V_factor  = 16;
 8009fe8:	6208      	str	r0, [r1, #32]
 8009fea:	e7c1      	b.n	8009f70 <JPEG_GetDecodeColorConvertFunc+0x40>
      *pFunction =  JPEG_MCU_YCbCr422_ARGB_ConvertBlocks;
 8009fec:	4815      	ldr	r0, [pc, #84]	; (800a044 <JPEG_GetDecodeColorConvertFunc+0x114>)
 8009fee:	6008      	str	r0, [r1, #0]
      JPEG_ConvertorParams.LineOffset = JPEG_ConvertorParams.ImageWidth % 16;
 8009ff0:	f003 010f 	and.w	r1, r3, #15
 8009ff4:	480f      	ldr	r0, [pc, #60]	; (800a034 <JPEG_GetDecodeColorConvertFunc+0x104>)
 8009ff6:	6141      	str	r1, [r0, #20]
      if(JPEG_ConvertorParams.LineOffset != 0)
 8009ff8:	b111      	cbz	r1, 800a000 <JPEG_GetDecodeColorConvertFunc+0xd0>
        JPEG_ConvertorParams.LineOffset = 16 - JPEG_ConvertorParams.LineOffset;  
 8009ffa:	f1c1 0110 	rsb	r1, r1, #16
 8009ffe:	6141      	str	r1, [r0, #20]
      JPEG_ConvertorParams.H_factor = 16;
 800a000:	490c      	ldr	r1, [pc, #48]	; (800a034 <JPEG_GetDecodeColorConvertFunc+0x104>)
 800a002:	2010      	movs	r0, #16
 800a004:	61c8      	str	r0, [r1, #28]
      JPEG_ConvertorParams.V_factor  = 8;
 800a006:	2008      	movs	r0, #8
 800a008:	6208      	str	r0, [r1, #32]
 800a00a:	e7b1      	b.n	8009f70 <JPEG_GetDecodeColorConvertFunc+0x40>
  else if(JPEG_ConvertorParams.ColorSpace == JPEG_CMYK_COLORSPACE)
 800a00c:	2f30      	cmp	r7, #48	; 0x30
 800a00e:	d10e      	bne.n	800a02e <JPEG_GetDecodeColorConvertFunc+0xfe>
    *pFunction =  JPEG_MCU_YCCK_ARGB_ConvertBlocks;
 800a010:	480d      	ldr	r0, [pc, #52]	; (800a048 <JPEG_GetDecodeColorConvertFunc+0x118>)
 800a012:	6008      	str	r0, [r1, #0]
    JPEG_ConvertorParams.LineOffset = JPEG_ConvertorParams.ImageWidth % 8;
 800a014:	f003 0107 	and.w	r1, r3, #7
 800a018:	4806      	ldr	r0, [pc, #24]	; (800a034 <JPEG_GetDecodeColorConvertFunc+0x104>)
 800a01a:	6141      	str	r1, [r0, #20]
    if(JPEG_ConvertorParams.LineOffset != 0)
 800a01c:	b111      	cbz	r1, 800a024 <JPEG_GetDecodeColorConvertFunc+0xf4>
      JPEG_ConvertorParams.LineOffset = 8 - JPEG_ConvertorParams.LineOffset;  
 800a01e:	f1c1 0108 	rsb	r1, r1, #8
 800a022:	6141      	str	r1, [r0, #20]
    JPEG_ConvertorParams.H_factor = 8;
 800a024:	4903      	ldr	r1, [pc, #12]	; (800a034 <JPEG_GetDecodeColorConvertFunc+0x104>)
 800a026:	2008      	movs	r0, #8
 800a028:	61c8      	str	r0, [r1, #28]
    JPEG_ConvertorParams.V_factor  = 8;
 800a02a:	6208      	str	r0, [r1, #32]
 800a02c:	e7a0      	b.n	8009f70 <JPEG_GetDecodeColorConvertFunc+0x40>
    return HAL_ERROR; /* Color space Not supported*/
 800a02e:	2001      	movs	r0, #1
 800a030:	e7b9      	b.n	8009fa6 <JPEG_GetDecodeColorConvertFunc+0x76>
 800a032:	bf00      	nop
 800a034:	200006b8 	.word	0x200006b8
 800a038:	08009d91 	.word	0x08009d91
 800a03c:	08009ca1 	.word	0x08009ca1
 800a040:	080099b5 	.word	0x080099b5
 800a044:	08009b6d 	.word	0x08009b6d
 800a048:	08009e11 	.word	0x08009e11

0800a04c <JPEG_InitColorTables>:
  * @brief  Initializes the colors conversion Look Up Tables  
  * @param  None
  * @retval None
  */
void JPEG_InitColorTables(void)
{
 800a04c:	b508      	push	{r3, lr}
  JPEG_InitPreProcColorTables();
  JPEG_Init_MCU_LUT();
#endif

#if (USE_JPEG_DECODER == 1)
  JPEG_InitPostProcColorTables();
 800a04e:	f7ff ff41 	bl	8009ed4 <JPEG_InitPostProcColorTables>
#endif

}
 800a052:	bd08      	pop	{r3, pc}

0800a054 <Audio_Init>:

#include "audio.h"


void Audio_Init(void)
     {
 800a054:	b508      	push	{r3, lr}

	 /* Initialize Audio Recorder with 4 channels to be used */
	 if (BSP_AUDIO_IN_OUT_Init(BSP_AUDIO_FREQUENCY_48K) == AUDIO_OK)
 800a056:	f64b 3080 	movw	r0, #48000	; 0xbb80
 800a05a:	f000 f977 	bl	800a34c <BSP_AUDIO_IN_OUT_Init>
 800a05e:	bb00      	cbnz	r0, 800a0a2 <Audio_Init+0x4e>
	 {
		 printf("Audio I/O initialization OK\r\n");
 800a060:	4816      	ldr	r0, [pc, #88]	; (800a0bc <Audio_Init+0x68>)
 800a062:	f001 fc4f 	bl	800b904 <puts>
	 } else {
		 printf("Audio I/O initialization failed.\r\n");
	 }

	 /* Start Recording */
	 HAL_StatusTypeDef res = HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)audio_in_buffer, RECORD_BUFFER_SIZE);
 800a066:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a06a:	4915      	ldr	r1, [pc, #84]	; (800a0c0 <Audio_Init+0x6c>)
 800a06c:	4815      	ldr	r0, [pc, #84]	; (800a0c4 <Audio_Init+0x70>)
 800a06e:	f7fd fe05 	bl	8007c7c <HAL_SAI_Receive_DMA>
	 if (HAL_OK == res)
 800a072:	4601      	mov	r1, r0
 800a074:	b9c8      	cbnz	r0, 800a0aa <Audio_Init+0x56>
	 {
		 printf("SAI receive begin OK\r\n");
 800a076:	4814      	ldr	r0, [pc, #80]	; (800a0c8 <Audio_Init+0x74>)
 800a078:	f001 fc44 	bl	800b904 <puts>
	 } else {
		 printf("SAI receive error: %d\r\n", res);
	 }

	 printf("Copying Record buffer to Playback buffer\r\n");
 800a07c:	4813      	ldr	r0, [pc, #76]	; (800a0cc <Audio_Init+0x78>)
 800a07e:	f001 fc41 	bl	800b904 <puts>

	 /* Play the recorded buffer */
	 if (_BSP_AUDIO_OUT_Play((uint16_t *) &audio_out_buffer[0], RECORD_BUFFER_SIZE) == AUDIO_OK)
 800a082:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800a086:	4812      	ldr	r0, [pc, #72]	; (800a0d0 <Audio_Init+0x7c>)
 800a088:	f000 f9a4 	bl	800a3d4 <_BSP_AUDIO_OUT_Play>
 800a08c:	b988      	cbnz	r0, 800a0b2 <Audio_Init+0x5e>
	 {
		 printf("Audio output OK\r\n");
 800a08e:	4811      	ldr	r0, [pc, #68]	; (800a0d4 <Audio_Init+0x80>)
 800a090:	f001 fc38 	bl	800b904 <puts>
	 } else {
		 printf("Audio output error\r\n");
	 }
	 printf("\r\n");
 800a094:	4810      	ldr	r0, [pc, #64]	; (800a0d8 <Audio_Init+0x84>)
 800a096:	f001 fc35 	bl	800b904 <puts>

	 audio_rec_buffer_state = BUFFER_OFFSET_NONE;
 800a09a:	4b10      	ldr	r3, [pc, #64]	; (800a0dc <Audio_Init+0x88>)
 800a09c:	2200      	movs	r2, #0
 800a09e:	601a      	str	r2, [r3, #0]

 } // end AUDIO_LOOPBACK
 800a0a0:	bd08      	pop	{r3, pc}
		 printf("Audio I/O initialization failed.\r\n");
 800a0a2:	480f      	ldr	r0, [pc, #60]	; (800a0e0 <Audio_Init+0x8c>)
 800a0a4:	f001 fc2e 	bl	800b904 <puts>
 800a0a8:	e7dd      	b.n	800a066 <Audio_Init+0x12>
		 printf("SAI receive error: %d\r\n", res);
 800a0aa:	480e      	ldr	r0, [pc, #56]	; (800a0e4 <Audio_Init+0x90>)
 800a0ac:	f001 fba4 	bl	800b7f8 <iprintf>
 800a0b0:	e7e4      	b.n	800a07c <Audio_Init+0x28>
		 printf("Audio output error\r\n");
 800a0b2:	480d      	ldr	r0, [pc, #52]	; (800a0e8 <Audio_Init+0x94>)
 800a0b4:	f001 fc26 	bl	800b904 <puts>
 800a0b8:	e7ec      	b.n	800a094 <Audio_Init+0x40>
 800a0ba:	bf00      	nop
 800a0bc:	0801089c 	.word	0x0801089c
 800a0c0:	20003e1c 	.word	0x20003e1c
 800a0c4:	200017d0 	.word	0x200017d0
 800a0c8:	080108e0 	.word	0x080108e0
 800a0cc:	08010910 	.word	0x08010910
 800a0d0:	20001e18 	.word	0x20001e18
 800a0d4:	0801093c 	.word	0x0801093c
 800a0d8:	080108dc 	.word	0x080108dc
 800a0dc:	20005e1c 	.word	0x20005e1c
 800a0e0:	080108bc 	.word	0x080108bc
 800a0e4:	080108f8 	.word	0x080108f8
 800a0e8:	08010950 	.word	0x08010950

0800a0ec <BSP_AUDIO_OUT_HalfTransfer_CallBack>:



 void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
 {
	 audio_tx_buffer_state = 1;
 800a0ec:	4b01      	ldr	r3, [pc, #4]	; (800a0f4 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x8>)
 800a0ee:	2201      	movs	r2, #1
 800a0f0:	601a      	str	r2, [r3, #0]
 }
 800a0f2:	4770      	bx	lr
 800a0f4:	20003e18 	.word	0x20003e18

0800a0f8 <BSP_AUDIO_IN_TransferComplete_CallBack>:
   * @param None
   * @retval None
   */
 void BSP_AUDIO_IN_TransferComplete_CallBack(void)
 {
	 audio_rec_buffer_state = BUFFER_OFFSET_FULL;
 800a0f8:	4b01      	ldr	r3, [pc, #4]	; (800a100 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8>)
 800a0fa:	2202      	movs	r2, #2
 800a0fc:	601a      	str	r2, [r3, #0]
 }
 800a0fe:	4770      	bx	lr
 800a100:	20005e1c 	.word	0x20005e1c

0800a104 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
   * @param  None
   * @retval None
   */
 void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
 {
	 audio_rec_buffer_state = BUFFER_OFFSET_HALF;
 800a104:	4b01      	ldr	r3, [pc, #4]	; (800a10c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8>)
 800a106:	2201      	movs	r2, #1
 800a108:	601a      	str	r2, [r3, #0]
 }
 800a10a:	4770      	bx	lr
 800a10c:	20005e1c 	.word	0x20005e1c

0800a110 <BSP_AUDIO_IN_Error_CallBack>:
	 }
	 */

	 /* could also generate a system reset to recover from the error */
	 /* .... */
 }
 800a110:	4770      	bx	lr
	...

0800a114 <SAIx_In_DeInit>:
     /**
       * @brief  Deinitializes the output Audio Codec audio interface (SAI).
       * @retval None
       */
     static void SAIx_In_DeInit(void)
     {
 800a114:	b510      	push	{r4, lr}
         /* Initialize the haudio_in_sai Instance parameter */
         haudio_in_sai.Instance = AUDIO_IN_SAIx;
 800a116:	4808      	ldr	r0, [pc, #32]	; (800a138 <SAIx_In_DeInit+0x24>)
 800a118:	4b08      	ldr	r3, [pc, #32]	; (800a13c <SAIx_In_DeInit+0x28>)
 800a11a:	6003      	str	r3, [r0, #0]
         haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 800a11c:	4c08      	ldr	r4, [pc, #32]	; (800a140 <SAIx_In_DeInit+0x2c>)
 800a11e:	4a09      	ldr	r2, [pc, #36]	; (800a144 <SAIx_In_DeInit+0x30>)
 800a120:	6022      	str	r2, [r4, #0]
         /* Disable SAI peripheral */
         __HAL_SAI_DISABLE(&haudio_in_sai);
 800a122:	681a      	ldr	r2, [r3, #0]
 800a124:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a128:	601a      	str	r2, [r3, #0]

         HAL_SAI_DeInit(&haudio_in_sai);
 800a12a:	f7fd fd22 	bl	8007b72 <HAL_SAI_DeInit>
         HAL_SAI_DeInit(&haudio_out_sai);
 800a12e:	4620      	mov	r0, r4
 800a130:	f7fd fd1f 	bl	8007b72 <HAL_SAI_DeInit>
     }
 800a134:	bd10      	pop	{r4, pc}
 800a136:	bf00      	nop
 800a138:	200017d0 	.word	0x200017d0
 800a13c:	40015824 	.word	0x40015824
 800a140:	200018b4 	.word	0x200018b4
 800a144:	40015804 	.word	0x40015804

0800a148 <SAI_AUDIO_IN_MspInit>:
       * @brief  Initializes SAI Audio IN MSP.
       * @param  hsai: SAI handle
       * @retval None
       */
     static void SAI_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
     {
 800a148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a14a:	b08b      	sub	sp, #44	; 0x2c
 800a14c:	4605      	mov	r5, r0
         static DMA_HandleTypeDef hdma_sai_rx;
         GPIO_InitTypeDef  gpio_init_structure;

         /* Enable SAI clock */
         AUDIO_IN_SAIx_CLK_ENABLE();
 800a14e:	4c3b      	ldr	r4, [pc, #236]	; (800a23c <SAI_AUDIO_IN_MspInit+0xf4>)
 800a150:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800a152:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a156:	6463      	str	r3, [r4, #68]	; 0x44
 800a158:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800a15a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a15e:	9301      	str	r3, [sp, #4]
 800a160:	9b01      	ldr	r3, [sp, #4]

         /* Enable SD GPIO clock */
         AUDIO_IN_SAIx_SD_ENABLE();
 800a162:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a164:	f043 0310 	orr.w	r3, r3, #16
 800a168:	6323      	str	r3, [r4, #48]	; 0x30
 800a16a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a16c:	f003 0310 	and.w	r3, r3, #16
 800a170:	9302      	str	r3, [sp, #8]
 800a172:	9b02      	ldr	r3, [sp, #8]
         /* CODEC_SAI pin configuration: SD pin */
         gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 800a174:	2308      	movs	r3, #8
 800a176:	9305      	str	r3, [sp, #20]
         gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800a178:	2602      	movs	r6, #2
 800a17a:	9606      	str	r6, [sp, #24]
         gpio_init_structure.Pull = GPIO_NOPULL;
 800a17c:	2700      	movs	r7, #0
 800a17e:	9707      	str	r7, [sp, #28]
         gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800a180:	9608      	str	r6, [sp, #32]
         gpio_init_structure.Alternate = AUDIO_IN_SAIx_AF;
 800a182:	2306      	movs	r3, #6
 800a184:	9309      	str	r3, [sp, #36]	; 0x24
         HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 800a186:	a905      	add	r1, sp, #20
 800a188:	482d      	ldr	r0, [pc, #180]	; (800a240 <SAI_AUDIO_IN_MspInit+0xf8>)
 800a18a:	f7fa fcbd 	bl	8004b08 <HAL_GPIO_Init>

         /* Enable Audio INT GPIO clock */
         AUDIO_IN_INT_GPIO_ENABLE();
 800a18e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a190:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a194:	6323      	str	r3, [r4, #48]	; 0x30
 800a196:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a198:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a19c:	9303      	str	r3, [sp, #12]
 800a19e:	9b03      	ldr	r3, [sp, #12]
         /* Audio INT pin configuration: input */
         gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 800a1a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a1a4:	9305      	str	r3, [sp, #20]
         gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800a1a6:	9706      	str	r7, [sp, #24]
         gpio_init_structure.Pull = GPIO_NOPULL;
 800a1a8:	9707      	str	r7, [sp, #28]
         gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800a1aa:	9608      	str	r6, [sp, #32]
         HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 800a1ac:	a905      	add	r1, sp, #20
 800a1ae:	4825      	ldr	r0, [pc, #148]	; (800a244 <SAI_AUDIO_IN_MspInit+0xfc>)
 800a1b0:	f7fa fcaa 	bl	8004b08 <HAL_GPIO_Init>

         /* Enable the DMA clock */
         AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 800a1b4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a1b6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a1ba:	6323      	str	r3, [r4, #48]	; 0x30
 800a1bc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a1be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a1c2:	9304      	str	r3, [sp, #16]
 800a1c4:	9b04      	ldr	r3, [sp, #16]

         if (hsai->Instance == AUDIO_IN_SAIx)
 800a1c6:	682a      	ldr	r2, [r5, #0]
 800a1c8:	4b1f      	ldr	r3, [pc, #124]	; (800a248 <SAI_AUDIO_IN_MspInit+0x100>)
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	d011      	beq.n	800a1f2 <SAI_AUDIO_IN_MspInit+0xaa>
             /* Configure the DMA Stream */
             HAL_DMA_Init(&hdma_sai_rx);
         }

         /* SAI DMA IRQ Channel configuration */
         HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	210f      	movs	r1, #15
 800a1d2:	203c      	movs	r0, #60	; 0x3c
 800a1d4:	f7f9 fd42 	bl	8003c5c <HAL_NVIC_SetPriority>
         HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 800a1d8:	203c      	movs	r0, #60	; 0x3c
 800a1da:	f7f9 fd71 	bl	8003cc0 <HAL_NVIC_EnableIRQ>

         /* Audio INT IRQ Channel configuration */
         HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 800a1de:	2200      	movs	r2, #0
 800a1e0:	210f      	movs	r1, #15
 800a1e2:	2028      	movs	r0, #40	; 0x28
 800a1e4:	f7f9 fd3a 	bl	8003c5c <HAL_NVIC_SetPriority>
         HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 800a1e8:	2028      	movs	r0, #40	; 0x28
 800a1ea:	f7f9 fd69 	bl	8003cc0 <HAL_NVIC_EnableIRQ>
     }
 800a1ee:	b00b      	add	sp, #44	; 0x2c
 800a1f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
             hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 800a1f2:	4c16      	ldr	r4, [pc, #88]	; (800a24c <SAI_AUDIO_IN_MspInit+0x104>)
 800a1f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a1f8:	6063      	str	r3, [r4, #4]
             hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 800a1fa:	60a7      	str	r7, [r4, #8]
             hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800a1fc:	60e7      	str	r7, [r4, #12]
             hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 800a1fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a202:	6122      	str	r2, [r4, #16]
             hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 800a204:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a208:	6162      	str	r2, [r4, #20]
             hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 800a20a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a20e:	61a2      	str	r2, [r4, #24]
             hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 800a210:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a214:	61e2      	str	r2, [r4, #28]
             hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 800a216:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a21a:	6222      	str	r2, [r4, #32]
             hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 800a21c:	6267      	str	r7, [r4, #36]	; 0x24
             hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800a21e:	2203      	movs	r2, #3
 800a220:	62a2      	str	r2, [r4, #40]	; 0x28
             hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 800a222:	62e7      	str	r7, [r4, #44]	; 0x2c
             hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 800a224:	6327      	str	r7, [r4, #48]	; 0x30
             hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 800a226:	4b0a      	ldr	r3, [pc, #40]	; (800a250 <SAI_AUDIO_IN_MspInit+0x108>)
 800a228:	6023      	str	r3, [r4, #0]
             __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 800a22a:	672c      	str	r4, [r5, #112]	; 0x70
 800a22c:	63a5      	str	r5, [r4, #56]	; 0x38
             HAL_DMA_DeInit(&hdma_sai_rx);
 800a22e:	4620      	mov	r0, r4
 800a230:	f7f9 fe4c 	bl	8003ecc <HAL_DMA_DeInit>
             HAL_DMA_Init(&hdma_sai_rx);
 800a234:	4620      	mov	r0, r4
 800a236:	f7f9 fde3 	bl	8003e00 <HAL_DMA_Init>
 800a23a:	e7c8      	b.n	800a1ce <SAI_AUDIO_IN_MspInit+0x86>
 800a23c:	40023800 	.word	0x40023800
 800a240:	40021000 	.word	0x40021000
 800a244:	40022400 	.word	0x40022400
 800a248:	40015824 	.word	0x40015824
 800a24c:	200016f8 	.word	0x200016f8
 800a250:	40026470 	.word	0x40026470

0800a254 <SAIx_In_Init>:
     {
 800a254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a258:	b083      	sub	sp, #12
         haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 800a25a:	4c38      	ldr	r4, [pc, #224]	; (800a33c <SAIx_In_Init+0xe8>)
 800a25c:	4b38      	ldr	r3, [pc, #224]	; (800a340 <SAIx_In_Init+0xec>)
 800a25e:	6023      	str	r3, [r4, #0]
         __HAL_SAI_DISABLE(&haudio_out_sai);
 800a260:	681a      	ldr	r2, [r3, #0]
 800a262:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a266:	601a      	str	r2, [r3, #0]
         haudio_out_sai.Init.MonoStereoMode = SAI_STEREOMODE;
 800a268:	2600      	movs	r6, #0
 800a26a:	6266      	str	r6, [r4, #36]	; 0x24
         haudio_out_sai.Init.AudioFrequency = AudioFreq;
 800a26c:	9001      	str	r0, [sp, #4]
 800a26e:	61e0      	str	r0, [r4, #28]
         haudio_out_sai.Init.AudioMode      = SAI_MODEMASTER_TX;
 800a270:	6066      	str	r6, [r4, #4]
         haudio_out_sai.Init.NoDivider      = SAI_MASTERDIVIDER_ENABLE;
 800a272:	6166      	str	r6, [r4, #20]
         haudio_out_sai.Init.Protocol       = SAI_FREE_PROTOCOL;
 800a274:	6326      	str	r6, [r4, #48]	; 0x30
         haudio_out_sai.Init.DataSize       = SAI_DATASIZE_16;
 800a276:	f04f 0b80 	mov.w	fp, #128	; 0x80
 800a27a:	f8c4 b034 	str.w	fp, [r4, #52]	; 0x34
         haudio_out_sai.Init.FirstBit       = SAI_FIRSTBIT_MSB;
 800a27e:	63a6      	str	r6, [r4, #56]	; 0x38
         haudio_out_sai.Init.ClockStrobing  = SAI_CLOCKSTROBING_FALLINGEDGE;
 800a280:	63e6      	str	r6, [r4, #60]	; 0x3c
         haudio_out_sai.Init.Synchro        = SAI_ASYNCHRONOUS;
 800a282:	60a6      	str	r6, [r4, #8]
         haudio_out_sai.Init.OutputDrive    = SAI_OUTPUTDRIVE_ENABLE;
 800a284:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a288:	6123      	str	r3, [r4, #16]
         haudio_out_sai.Init.FIFOThreshold  = SAI_FIFOTHRESHOLD_1QF;
 800a28a:	2701      	movs	r7, #1
 800a28c:	61a7      	str	r7, [r4, #24]
         haudio_out_sai.Init.SynchroExt     = SAI_SYNCEXT_DISABLE;
 800a28e:	60e6      	str	r6, [r4, #12]
         haudio_out_sai.Init.CompandingMode = SAI_NOCOMPANDING;
 800a290:	62a6      	str	r6, [r4, #40]	; 0x28
         haudio_out_sai.Init.TriState       = SAI_OUTPUT_NOTRELEASED;
 800a292:	62e6      	str	r6, [r4, #44]	; 0x2c
         haudio_out_sai.Init.Mckdiv         = 0;
 800a294:	6226      	str	r6, [r4, #32]
         haudio_out_sai.FrameInit.FrameLength       = 64;
 800a296:	f04f 0a40 	mov.w	sl, #64	; 0x40
 800a29a:	f8c4 a040 	str.w	sl, [r4, #64]	; 0x40
         haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 800a29e:	f04f 0920 	mov.w	r9, #32
 800a2a2:	f8c4 9044 	str.w	r9, [r4, #68]	; 0x44
         haudio_out_sai.FrameInit.FSDefinition      = SAI_FS_CHANNEL_IDENTIFICATION;
 800a2a6:	f44f 3880 	mov.w	r8, #65536	; 0x10000
 800a2aa:	f8c4 8048 	str.w	r8, [r4, #72]	; 0x48
         haudio_out_sai.FrameInit.FSPolarity        = SAI_FS_ACTIVE_LOW;
 800a2ae:	64e6      	str	r6, [r4, #76]	; 0x4c
         haudio_out_sai.FrameInit.FSOffset          = SAI_FS_BEFOREFIRSTBIT;
 800a2b0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800a2b4:	6522      	str	r2, [r4, #80]	; 0x50
         haudio_out_sai.SlotInit.FirstBitOffset = 0;
 800a2b6:	6566      	str	r6, [r4, #84]	; 0x54
         haudio_out_sai.SlotInit.SlotSize       = SAI_SLOTSIZE_DATASIZE;
 800a2b8:	65a6      	str	r6, [r4, #88]	; 0x58
         haudio_out_sai.SlotInit.SlotNumber     = 4;
 800a2ba:	2204      	movs	r2, #4
 800a2bc:	65e2      	str	r2, [r4, #92]	; 0x5c
         haudio_out_sai.SlotInit.SlotActive     = CODEC_AUDIOFRAME_SLOT_0123;
 800a2be:	220f      	movs	r2, #15
 800a2c0:	6622      	str	r2, [r4, #96]	; 0x60
         HAL_SAI_Init(&haudio_out_sai);
 800a2c2:	4620      	mov	r0, r4
 800a2c4:	f7fd fb50 	bl	8007968 <HAL_SAI_Init>
         haudio_in_sai.Instance = AUDIO_IN_SAIx;
 800a2c8:	4d1e      	ldr	r5, [pc, #120]	; (800a344 <SAIx_In_Init+0xf0>)
 800a2ca:	4b1f      	ldr	r3, [pc, #124]	; (800a348 <SAIx_In_Init+0xf4>)
 800a2cc:	602b      	str	r3, [r5, #0]
         __HAL_SAI_DISABLE(&haudio_in_sai);
 800a2ce:	681a      	ldr	r2, [r3, #0]
 800a2d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a2d4:	601a      	str	r2, [r3, #0]
         haudio_in_sai.Init.MonoStereoMode = SAI_STEREOMODE;
 800a2d6:	626e      	str	r6, [r5, #36]	; 0x24
         haudio_in_sai.Init.AudioFrequency = AudioFreq;
 800a2d8:	9b01      	ldr	r3, [sp, #4]
 800a2da:	61eb      	str	r3, [r5, #28]
         haudio_in_sai.Init.AudioMode      = SAI_MODESLAVE_RX;
 800a2dc:	2303      	movs	r3, #3
 800a2de:	606b      	str	r3, [r5, #4]
         haudio_in_sai.Init.NoDivider      = SAI_MASTERDIVIDER_ENABLE;
 800a2e0:	616e      	str	r6, [r5, #20]
         haudio_in_sai.Init.Protocol       = SAI_FREE_PROTOCOL;
 800a2e2:	632e      	str	r6, [r5, #48]	; 0x30
         haudio_in_sai.Init.DataSize       = SAI_DATASIZE_16;
 800a2e4:	f8c5 b034 	str.w	fp, [r5, #52]	; 0x34
         haudio_in_sai.Init.FirstBit       = SAI_FIRSTBIT_MSB;
 800a2e8:	63ae      	str	r6, [r5, #56]	; 0x38
         haudio_in_sai.Init.ClockStrobing  = SAI_CLOCKSTROBING_FALLINGEDGE;
 800a2ea:	63ee      	str	r6, [r5, #60]	; 0x3c
         haudio_in_sai.Init.Synchro        = SAI_SYNCHRONOUS;
 800a2ec:	60af      	str	r7, [r5, #8]
         haudio_in_sai.Init.OutputDrive    = SAI_OUTPUTDRIVE_DISABLE;
 800a2ee:	612e      	str	r6, [r5, #16]
         haudio_in_sai.Init.FIFOThreshold  = SAI_FIFOTHRESHOLD_1QF;
 800a2f0:	61af      	str	r7, [r5, #24]
         haudio_in_sai.Init.SynchroExt     = SAI_SYNCEXT_DISABLE;
 800a2f2:	60ee      	str	r6, [r5, #12]
         haudio_in_sai.Init.CompandingMode = SAI_NOCOMPANDING;
 800a2f4:	62ae      	str	r6, [r5, #40]	; 0x28
         haudio_in_sai.Init.TriState       = SAI_OUTPUT_RELEASED;
 800a2f6:	2310      	movs	r3, #16
 800a2f8:	62eb      	str	r3, [r5, #44]	; 0x2c
         haudio_in_sai.Init.Mckdiv         = 0;
 800a2fa:	622e      	str	r6, [r5, #32]
         haudio_in_sai.FrameInit.FrameLength       = 64;
 800a2fc:	f8c5 a040 	str.w	sl, [r5, #64]	; 0x40
         haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 800a300:	f8c5 9044 	str.w	r9, [r5, #68]	; 0x44
         haudio_in_sai.FrameInit.FSDefinition      = SAI_FS_CHANNEL_IDENTIFICATION;
 800a304:	f8c5 8048 	str.w	r8, [r5, #72]	; 0x48
         haudio_in_sai.FrameInit.FSPolarity        = SAI_FS_ACTIVE_LOW;
 800a308:	64ee      	str	r6, [r5, #76]	; 0x4c
         haudio_in_sai.FrameInit.FSOffset          = SAI_FS_BEFOREFIRSTBIT;
 800a30a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800a30e:	652b      	str	r3, [r5, #80]	; 0x50
         haudio_in_sai.SlotInit.FirstBitOffset = 0;
 800a310:	656e      	str	r6, [r5, #84]	; 0x54
         haudio_in_sai.SlotInit.SlotSize       = SAI_SLOTSIZE_DATASIZE;
 800a312:	65ae      	str	r6, [r5, #88]	; 0x58
         haudio_in_sai.SlotInit.SlotNumber     = 4;
 800a314:	2304      	movs	r3, #4
 800a316:	65eb      	str	r3, [r5, #92]	; 0x5c
         haudio_in_sai.SlotInit.SlotActive     = CODEC_AUDIOFRAME_SLOT_0123;
 800a318:	230f      	movs	r3, #15
 800a31a:	662b      	str	r3, [r5, #96]	; 0x60
         HAL_SAI_Init(&haudio_in_sai);
 800a31c:	4628      	mov	r0, r5
 800a31e:	f7fd fb23 	bl	8007968 <HAL_SAI_Init>
         __HAL_SAI_ENABLE(&haudio_in_sai);
 800a322:	682a      	ldr	r2, [r5, #0]
 800a324:	6813      	ldr	r3, [r2, #0]
 800a326:	ea43 0308 	orr.w	r3, r3, r8
 800a32a:	6013      	str	r3, [r2, #0]
         __HAL_SAI_ENABLE(&haudio_out_sai);
 800a32c:	6822      	ldr	r2, [r4, #0]
 800a32e:	6813      	ldr	r3, [r2, #0]
 800a330:	ea43 0308 	orr.w	r3, r3, r8
 800a334:	6013      	str	r3, [r2, #0]
     }
 800a336:	b003      	add	sp, #12
 800a338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a33c:	200018b4 	.word	0x200018b4
 800a340:	40015804 	.word	0x40015804
 800a344:	200017d0 	.word	0x200017d0
 800a348:	40015824 	.word	0x40015824

0800a34c <BSP_AUDIO_IN_OUT_Init>:



uint8_t BSP_AUDIO_IN_OUT_Init(uint32_t AudioFreq)
     {
 800a34c:	b538      	push	{r3, r4, r5, lr}
 800a34e:	4604      	mov	r4, r0
         uint8_t ret = AUDIO_ERROR;

         /* Disable SAI */
         SAIx_In_DeInit();
 800a350:	f7ff fee0 	bl	800a114 <SAIx_In_DeInit>

         /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */
         BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL);
 800a354:	4d19      	ldr	r5, [pc, #100]	; (800a3bc <BSP_AUDIO_IN_OUT_Init+0x70>)
 800a356:	2200      	movs	r2, #0
 800a358:	4621      	mov	r1, r4
 800a35a:	4628      	mov	r0, r5
 800a35c:	f7f7 fa2c 	bl	80017b8 <BSP_AUDIO_OUT_ClockConfig>
         haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 800a360:	4b17      	ldr	r3, [pc, #92]	; (800a3c0 <BSP_AUDIO_IN_OUT_Init+0x74>)
 800a362:	4a18      	ldr	r2, [pc, #96]	; (800a3c4 <BSP_AUDIO_IN_OUT_Init+0x78>)
 800a364:	601a      	str	r2, [r3, #0]
         haudio_in_sai.Instance = AUDIO_IN_SAIx;
 800a366:	4b18      	ldr	r3, [pc, #96]	; (800a3c8 <BSP_AUDIO_IN_OUT_Init+0x7c>)
 800a368:	602b      	str	r3, [r5, #0]
         if (HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 800a36a:	4628      	mov	r0, r5
 800a36c:	f7fd fd53 	bl	8007e16 <HAL_SAI_GetState>
 800a370:	b160      	cbz	r0, 800a38c <BSP_AUDIO_IN_OUT_Init+0x40>
             BSP_AUDIO_OUT_MspInit(&haudio_out_sai, NULL);
             SAI_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
         }


         SAIx_In_Init(AudioFreq); // inclu déja le code de SAIx_Out_Init()
 800a372:	4620      	mov	r0, r4
 800a374:	f7ff ff6e 	bl	800a254 <SAIx_In_Init>


         if ((wm8994_drv.ReadID(AUDIO_I2C_ADDRESS)) == WM8994_ID)
 800a378:	4b14      	ldr	r3, [pc, #80]	; (800a3cc <BSP_AUDIO_IN_OUT_Init+0x80>)
 800a37a:	689b      	ldr	r3, [r3, #8]
 800a37c:	2034      	movs	r0, #52	; 0x34
 800a37e:	4798      	blx	r3
 800a380:	f648 1394 	movw	r3, #35220	; 0x8994
 800a384:	4298      	cmp	r0, r3
 800a386:	d00a      	beq.n	800a39e <BSP_AUDIO_IN_OUT_Init+0x52>
             wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
             /* Initialize the audio driver structure */
             audio_drv = &wm8994_drv;
             ret = AUDIO_OK;
         } else {
             ret = AUDIO_ERROR;
 800a388:	2001      	movs	r0, #1
             audio_drv->Init(AUDIO_I2C_ADDRESS, INPUT_DEVICE_ANALOG_MIC | OUTPUT_DEVICE_HEADPHONE , 100, AudioFreq);
         }

         /* Return AUDIO_OK when all operations are correctly done */
         return ret;
     }
 800a38a:	bd38      	pop	{r3, r4, r5, pc}
             BSP_AUDIO_OUT_MspInit(&haudio_out_sai, NULL);
 800a38c:	2100      	movs	r1, #0
 800a38e:	480c      	ldr	r0, [pc, #48]	; (800a3c0 <BSP_AUDIO_IN_OUT_Init+0x74>)
 800a390:	f7f7 f98e 	bl	80016b0 <BSP_AUDIO_OUT_MspInit>
             SAI_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 800a394:	2100      	movs	r1, #0
 800a396:	4628      	mov	r0, r5
 800a398:	f7ff fed6 	bl	800a148 <SAI_AUDIO_IN_MspInit>
 800a39c:	e7e9      	b.n	800a372 <BSP_AUDIO_IN_OUT_Init+0x26>
             wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 800a39e:	4d0b      	ldr	r5, [pc, #44]	; (800a3cc <BSP_AUDIO_IN_OUT_Init+0x80>)
 800a3a0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a3a2:	2034      	movs	r0, #52	; 0x34
 800a3a4:	4798      	blx	r3
             audio_drv = &wm8994_drv;
 800a3a6:	4b0a      	ldr	r3, [pc, #40]	; (800a3d0 <BSP_AUDIO_IN_OUT_Init+0x84>)
 800a3a8:	661d      	str	r5, [r3, #96]	; 0x60
             audio_drv->Init(AUDIO_I2C_ADDRESS, INPUT_DEVICE_ANALOG_MIC | OUTPUT_DEVICE_HEADPHONE , 100, AudioFreq);
 800a3aa:	682d      	ldr	r5, [r5, #0]
 800a3ac:	4623      	mov	r3, r4
 800a3ae:	2264      	movs	r2, #100	; 0x64
 800a3b0:	f240 3102 	movw	r1, #770	; 0x302
 800a3b4:	2034      	movs	r0, #52	; 0x34
 800a3b6:	47a8      	blx	r5
             ret = AUDIO_OK;
 800a3b8:	2000      	movs	r0, #0
 800a3ba:	e7e6      	b.n	800a38a <BSP_AUDIO_IN_OUT_Init+0x3e>
 800a3bc:	200017d0 	.word	0x200017d0
 800a3c0:	200018b4 	.word	0x200018b4
 800a3c4:	40015804 	.word	0x40015804
 800a3c8:	40015824 	.word	0x40015824
 800a3cc:	20000028 	.word	0x20000028
 800a3d0:	200016f8 	.word	0x200016f8

0800a3d4 <_BSP_AUDIO_OUT_Play>:


     uint8_t _BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
     {
 800a3d4:	b538      	push	{r3, r4, r5, lr}
 800a3d6:	4604      	mov	r4, r0
         /* Call the audio Codec Play function */
         if (audio_drv->Play(AUDIO_I2C_ADDRESS, (uint16_t *)pBuffer, Size) != 0)
 800a3d8:	4b09      	ldr	r3, [pc, #36]	; (800a400 <_BSP_AUDIO_OUT_Play+0x2c>)
 800a3da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a3dc:	68db      	ldr	r3, [r3, #12]
 800a3de:	b28d      	uxth	r5, r1
 800a3e0:	462a      	mov	r2, r5
 800a3e2:	4601      	mov	r1, r0
 800a3e4:	2034      	movs	r0, #52	; 0x34
 800a3e6:	4798      	blx	r3
 800a3e8:	b108      	cbz	r0, 800a3ee <_BSP_AUDIO_OUT_Play+0x1a>
         {
             return AUDIO_ERROR;
 800a3ea:	2001      	movs	r0, #1
             //if (HAL_SAI_Transmit_DMA(&haudio_out_sai, (uint8_t*) pBuffer, DMA_MAX(Size / AUDIODATA_SIZE)) !=  HAL_OK)
             if (HAL_SAI_Transmit_DMA(&haudio_out_sai, (uint8_t*) pBuffer, Size) !=  HAL_OK)
                 return AUDIO_ERROR;
             return AUDIO_OK;
         }
     }
 800a3ec:	bd38      	pop	{r3, r4, r5, pc}
             if (HAL_SAI_Transmit_DMA(&haudio_out_sai, (uint8_t*) pBuffer, Size) !=  HAL_OK)
 800a3ee:	462a      	mov	r2, r5
 800a3f0:	4621      	mov	r1, r4
 800a3f2:	4804      	ldr	r0, [pc, #16]	; (800a404 <_BSP_AUDIO_OUT_Play+0x30>)
 800a3f4:	f7fd fbde 	bl	8007bb4 <HAL_SAI_Transmit_DMA>
 800a3f8:	2800      	cmp	r0, #0
 800a3fa:	d0f7      	beq.n	800a3ec <_BSP_AUDIO_OUT_Play+0x18>
                 return AUDIO_ERROR;
 800a3fc:	2001      	movs	r0, #1
 800a3fe:	e7f5      	b.n	800a3ec <_BSP_AUDIO_OUT_Play+0x18>
 800a400:	200016f8 	.word	0x200016f8
 800a404:	200018b4 	.word	0x200018b4

0800a408 <UI_Config_SV>:
		displayJPEG(iconName_FX4, iconPosX_FX4, iconPosY_FX4);
	}
}

/* Display Signal Viewer Screen */
void UI_Config_SV() {
 800a408:	b508      	push	{r3, lr}
	// Clear LCD
	BSP_LCD_Clear(LCD_COLOR_LIGHTGRAY);
 800a40a:	4807      	ldr	r0, [pc, #28]	; (800a428 <UI_Config_SV+0x20>)
 800a40c:	f7f7 faee 	bl	80019ec <BSP_LCD_Clear>
	// More Stuff
	BSP_LCD_DisplayStringAt(650, ySize_LCD/2, (uint8_t *)"WIP", CENTER_MODE);
 800a410:	4b06      	ldr	r3, [pc, #24]	; (800a42c <UI_Config_SV+0x24>)
 800a412:	6819      	ldr	r1, [r3, #0]
 800a414:	2301      	movs	r3, #1
 800a416:	4a06      	ldr	r2, [pc, #24]	; (800a430 <UI_Config_SV+0x28>)
 800a418:	f3c1 014f 	ubfx	r1, r1, #1, #16
 800a41c:	f240 208a 	movw	r0, #650	; 0x28a
 800a420:	f7f7 fd84 	bl	8001f2c <BSP_LCD_DisplayStringAt>
}
 800a424:	bd08      	pop	{r3, pc}
 800a426:	bf00      	nop
 800a428:	ffd3d3d3 	.word	0xffd3d3d3
 800a42c:	200464e0 	.word	0x200464e0
 800a430:	08010964 	.word	0x08010964

0800a434 <colorConversion>:

//
//
// -- JPEG Functions -----
//
uint8_t *colorConversion(uint8_t *jpeg_addr, uint32_t num_bytes) {
 800a434:	b530      	push	{r4, r5, lr}
 800a436:	b085      	sub	sp, #20
 800a438:	460b      	mov	r3, r1
	uint8_t *raw_out_buf = jpeg_addr + num_bytes;
 800a43a:	1844      	adds	r4, r0, r1
	uint32_t total_raw_data;
	pConvert_Function(jpeg_addr, raw_out_buf, 0, num_bytes, &total_raw_data);
 800a43c:	aa03      	add	r2, sp, #12
 800a43e:	9200      	str	r2, [sp, #0]
 800a440:	4a03      	ldr	r2, [pc, #12]	; (800a450 <colorConversion+0x1c>)
 800a442:	6815      	ldr	r5, [r2, #0]
 800a444:	2200      	movs	r2, #0
 800a446:	4621      	mov	r1, r4
 800a448:	47a8      	blx	r5

	return raw_out_buf;
}
 800a44a:	4620      	mov	r0, r4
 800a44c:	b005      	add	sp, #20
 800a44e:	bd30      	pop	{r4, r5, pc}
 800a450:	200463a0 	.word	0x200463a0

0800a454 <DMA2D_CopyBuffer>:

void DMA2D_CopyBuffer(uint32_t *pSrc, uint32_t *pDst, uint16_t x, uint16_t y, JPEG_ConfTypeDef *jpeg_info)
{
 800a454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a458:	b087      	sub	sp, #28
 800a45a:	9003      	str	r0, [sp, #12]
 800a45c:	4688      	mov	r8, r1
 800a45e:	4617      	mov	r7, r2
 800a460:	461e      	mov	r6, r3
 800a462:	9d10      	ldr	r5, [sp, #64]	; 0x40
	uint32_t destination = (uint32_t)pDst;
	uint32_t source = (uint32_t)pSrc;

	// DMA2D Clock Enable
	__HAL_RCC_DMA2D_CLK_ENABLE();
 800a464:	4b2c      	ldr	r3, [pc, #176]	; (800a518 <DMA2D_CopyBuffer+0xc4>)
 800a466:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a468:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800a46c:	631a      	str	r2, [r3, #48]	; 0x30
 800a46e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a470:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a474:	9305      	str	r3, [sp, #20]
 800a476:	9b05      	ldr	r3, [sp, #20]

	// Width offset calculation (from STM32 examples)
	uint32_t width_offset = 0;
	if(jpeg_info->ChromaSubsampling == JPEG_420_SUBSAMPLING) {
 800a478:	686b      	ldr	r3, [r5, #4]
 800a47a:	2b01      	cmp	r3, #1
 800a47c:	d03e      	beq.n	800a4fc <DMA2D_CopyBuffer+0xa8>
	uint32_t width_offset = 0;
 800a47e:	f04f 0900 	mov.w	r9, #0
		if((jpeg_info->ImageWidth % 16) != 0)
			width_offset = 16 - (jpeg_info->ImageWidth % 16);
	}

	if(jpeg_info->ChromaSubsampling == JPEG_422_SUBSAMPLING) {
 800a482:	2b02      	cmp	r3, #2
 800a484:	d041      	beq.n	800a50a <DMA2D_CopyBuffer+0xb6>
		if((jpeg_info->ImageWidth % 16) != 0)
			width_offset = 16 - (jpeg_info->ImageWidth % 16);
	}

	if(jpeg_info->ChromaSubsampling == JPEG_444_SUBSAMPLING) {
 800a486:	b92b      	cbnz	r3, 800a494 <DMA2D_CopyBuffer+0x40>
		if((jpeg_info->ImageWidth % 8) != 0)
 800a488:	68eb      	ldr	r3, [r5, #12]
 800a48a:	f013 0307 	ands.w	r3, r3, #7
 800a48e:	d001      	beq.n	800a494 <DMA2D_CopyBuffer+0x40>
			width_offset = 8 - (jpeg_info->ImageWidth % 8);
 800a490:	f1c3 0908 	rsb	r9, r3, #8
	}

	/*##-1- Configure the DMA2D Mode, Color Mode and output offset #############*/
	hdma2d.Instance 		  = DMA2D;
 800a494:	4c21      	ldr	r4, [pc, #132]	; (800a51c <DMA2D_CopyBuffer+0xc8>)
 800a496:	4b22      	ldr	r3, [pc, #136]	; (800a520 <DMA2D_CopyBuffer+0xcc>)
 800a498:	6023      	str	r3, [r4, #0]
	hdma2d.Init.Mode          = DMA2D_M2M_PFC;
 800a49a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a49e:	6063      	str	r3, [r4, #4]
	hdma2d.Init.ColorMode     = DMA2D_OUTPUT_ARGB8888;
 800a4a0:	f04f 0b00 	mov.w	fp, #0
 800a4a4:	f8c4 b008 	str.w	fp, [r4, #8]
	hdma2d.Init.OutputOffset  = BSP_LCD_GetXSize() - jpeg_info->ImageWidth;
 800a4a8:	f7f7 fa32 	bl	8001910 <BSP_LCD_GetXSize>
 800a4ac:	68eb      	ldr	r3, [r5, #12]
 800a4ae:	1ac0      	subs	r0, r0, r3
 800a4b0:	60e0      	str	r0, [r4, #12]

	/*##-2- Foreground Configuration ###########################################*/
	hdma2d.LayerCfg[1].AlphaMode 		= DMA2D_REPLACE_ALPHA;
 800a4b2:	f04f 0a01 	mov.w	sl, #1
 800a4b6:	f8c4 a040 	str.w	sl, [r4, #64]	; 0x40
	hdma2d.LayerCfg[1].InputAlpha 		= 0xFF;
 800a4ba:	23ff      	movs	r3, #255	; 0xff
 800a4bc:	6463      	str	r3, [r4, #68]	; 0x44
	hdma2d.LayerCfg[1].InputColorMode 	= DMA2D_INPUT_ARGB8888;
 800a4be:	f8c4 b03c 	str.w	fp, [r4, #60]	; 0x3c
	hdma2d.LayerCfg[1].InputOffset 		= width_offset;
 800a4c2:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38

	/* DMA2D Initialization */
	HAL_DMA2D_Init(&hdma2d);
 800a4c6:	4620      	mov	r0, r4
 800a4c8:	f7f9 feb2 	bl	8004230 <HAL_DMA2D_Init>

	/* DMA2D Config Layer */
	HAL_DMA2D_ConfigLayer(&hdma2d, 1);
 800a4cc:	4651      	mov	r1, sl
 800a4ce:	4620      	mov	r0, r4
 800a4d0:	f7f9 ffa4 	bl	800441c <HAL_DMA2D_ConfigLayer>

	/* DMA2D Start */
	HAL_DMA2D_Start(&hdma2d, source, destination + ((y * BSP_LCD_GetXSize() + x) * 4),
 800a4d4:	f7f7 fa1c 	bl	8001910 <BSP_LCD_GetXSize>
 800a4d8:	fb00 7206 	mla	r2, r0, r6, r7
 800a4dc:	68ab      	ldr	r3, [r5, #8]
 800a4de:	9300      	str	r3, [sp, #0]
 800a4e0:	68eb      	ldr	r3, [r5, #12]
 800a4e2:	eb08 0282 	add.w	r2, r8, r2, lsl #2
 800a4e6:	9903      	ldr	r1, [sp, #12]
 800a4e8:	4620      	mov	r0, r4
 800a4ea:	f7f9 fedb 	bl	80042a4 <HAL_DMA2D_Start>
					jpeg_info->ImageWidth, jpeg_info->ImageHeight);

	/* DMA2D Poll for Transfer */
	HAL_DMA2D_PollForTransfer(&hdma2d, 10);
 800a4ee:	210a      	movs	r1, #10
 800a4f0:	4620      	mov	r0, r4
 800a4f2:	f7f9 fef3 	bl	80042dc <HAL_DMA2D_PollForTransfer>
}
 800a4f6:	b007      	add	sp, #28
 800a4f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if((jpeg_info->ImageWidth % 16) != 0)
 800a4fc:	68ea      	ldr	r2, [r5, #12]
 800a4fe:	f012 090f 	ands.w	r9, r2, #15
 800a502:	d0be      	beq.n	800a482 <DMA2D_CopyBuffer+0x2e>
			width_offset = 16 - (jpeg_info->ImageWidth % 16);
 800a504:	f1c9 0910 	rsb	r9, r9, #16
 800a508:	e7bb      	b.n	800a482 <DMA2D_CopyBuffer+0x2e>
		if((jpeg_info->ImageWidth % 16) != 0)
 800a50a:	68ea      	ldr	r2, [r5, #12]
 800a50c:	f012 020f 	ands.w	r2, r2, #15
 800a510:	d0b9      	beq.n	800a486 <DMA2D_CopyBuffer+0x32>
			width_offset = 16 - (jpeg_info->ImageWidth % 16);
 800a512:	f1c2 0910 	rsb	r9, r2, #16
 800a516:	e7b6      	b.n	800a486 <DMA2D_CopyBuffer+0x32>
 800a518:	40023800 	.word	0x40023800
 800a51c:	20046478 	.word	0x20046478
 800a520:	4002b000 	.word	0x4002b000

0800a524 <displayJPEG>:
void displayJPEG(char* fileName, uint32_t xPos, uint32_t yPos) {
 800a524:	b570      	push	{r4, r5, r6, lr}
 800a526:	b082      	sub	sp, #8
 800a528:	4606      	mov	r6, r0
 800a52a:	460c      	mov	r4, r1
 800a52c:	4615      	mov	r5, r2
	f_opendir(&dir, path);
 800a52e:	4b1b      	ldr	r3, [pc, #108]	; (800a59c <displayJPEG+0x78>)
 800a530:	6819      	ldr	r1, [r3, #0]
 800a532:	481b      	ldr	r0, [pc, #108]	; (800a5a0 <displayJPEG+0x7c>)
 800a534:	f7f9 fa56 	bl	80039e4 <f_opendir>
	if (f_open(&file, (TCHAR*)fileName, FA_OPEN_ALWAYS | FA_READ | FA_WRITE) == FR_OK) {
 800a538:	2213      	movs	r2, #19
 800a53a:	4631      	mov	r1, r6
 800a53c:	4819      	ldr	r0, [pc, #100]	; (800a5a4 <displayJPEG+0x80>)
 800a53e:	f7f9 f857 	bl	80035f0 <f_open>
 800a542:	b318      	cbz	r0, 800a58c <displayJPEG+0x68>
	HAL_JPEG_Decode_IT(&hjpeg, (uint8_t*)jpeg_input_buffer, JPEG_BUFFER_SIZE,
 800a544:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a548:	9200      	str	r2, [sp, #0]
 800a54a:	4b14      	ldr	r3, [pc, #80]	; (800a59c <displayJPEG+0x78>)
 800a54c:	685b      	ldr	r3, [r3, #4]
 800a54e:	4916      	ldr	r1, [pc, #88]	; (800a5a8 <displayJPEG+0x84>)
 800a550:	4816      	ldr	r0, [pc, #88]	; (800a5ac <displayJPEG+0x88>)
 800a552:	f7fb fb74 	bl	8005c3e <HAL_JPEG_Decode_IT>
	while (JPEG_DECODE_COMPLETE == 0); // Wait for Decode Completion
 800a556:	4b16      	ldr	r3, [pc, #88]	; (800a5b0 <displayJPEG+0x8c>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d0fb      	beq.n	800a556 <displayJPEG+0x32>
	JPEG_DECODE_COMPLETE = 0;
 800a55e:	4b14      	ldr	r3, [pc, #80]	; (800a5b0 <displayJPEG+0x8c>)
 800a560:	2200      	movs	r2, #0
 800a562:	601a      	str	r2, [r3, #0]
	HAL_JPEG_GetInfo(&hjpeg, &jpeg_info);
 800a564:	4e13      	ldr	r6, [pc, #76]	; (800a5b4 <displayJPEG+0x90>)
 800a566:	4631      	mov	r1, r6
 800a568:	4810      	ldr	r0, [pc, #64]	; (800a5ac <displayJPEG+0x88>)
 800a56a:	f7fb faff 	bl	8005b6c <HAL_JPEG_GetInfo>
	uint8_t *raw_output = colorConversion((uint8_t *)jpeg_output_buffer, JPEG_BUFFER_SIZE);
 800a56e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800a572:	4b0a      	ldr	r3, [pc, #40]	; (800a59c <displayJPEG+0x78>)
 800a574:	6858      	ldr	r0, [r3, #4]
 800a576:	f7ff ff5d 	bl	800a434 <colorConversion>
	DMA2D_CopyBuffer((uint32_t *)raw_output, (uint32_t *)LCD_FRAME_BUFFER,
 800a57a:	9600      	str	r6, [sp, #0]
 800a57c:	b2ab      	uxth	r3, r5
 800a57e:	b2a2      	uxth	r2, r4
 800a580:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800a584:	f7ff ff66 	bl	800a454 <DMA2D_CopyBuffer>
}
 800a588:	b002      	add	sp, #8
 800a58a:	bd70      	pop	{r4, r5, r6, pc}
		f_read(&file, jpeg_input_buffer, JPEG_BUFFER_SIZE, &br);
 800a58c:	4b0a      	ldr	r3, [pc, #40]	; (800a5b8 <displayJPEG+0x94>)
 800a58e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a592:	4905      	ldr	r1, [pc, #20]	; (800a5a8 <displayJPEG+0x84>)
 800a594:	4803      	ldr	r0, [pc, #12]	; (800a5a4 <displayJPEG+0x80>)
 800a596:	f7f9 f943 	bl	8003820 <f_read>
 800a59a:	e7d3      	b.n	800a544 <displayJPEG+0x20>
 800a59c:	2000008c 	.word	0x2000008c
 800a5a0:	200463c0 	.word	0x200463c0
 800a5a4:	2000610c 	.word	0x2000610c
 800a5a8:	200063a0 	.word	0x200063a0
 800a5ac:	20006344 	.word	0x20006344
 800a5b0:	2000175c 	.word	0x2000175c
 800a5b4:	20006074 	.word	0x20006074
 800a5b8:	20006090 	.word	0x20006090

0800a5bc <UI_Config_Main>:
void UI_Config_Main() {
 800a5bc:	b538      	push	{r3, r4, r5, lr}
	BSP_LCD_Clear(LCD_COLOR_LIGHTGRAY);
 800a5be:	4826      	ldr	r0, [pc, #152]	; (800a658 <UI_Config_Main+0x9c>)
 800a5c0:	f7f7 fa14 	bl	80019ec <BSP_LCD_Clear>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800a5c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a5c8:	f7f7 f9f2 	bl	80019b0 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(iconPosX_FX, iconPosY_SV, iconSize, iconSize);
 800a5cc:	4c23      	ldr	r4, [pc, #140]	; (800a65c <UI_Config_Main+0xa0>)
 800a5ce:	8822      	ldrh	r2, [r4, #0]
 800a5d0:	4d23      	ldr	r5, [pc, #140]	; (800a660 <UI_Config_Main+0xa4>)
 800a5d2:	4613      	mov	r3, r2
 800a5d4:	8829      	ldrh	r1, [r5, #0]
 800a5d6:	4823      	ldr	r0, [pc, #140]	; (800a664 <UI_Config_Main+0xa8>)
 800a5d8:	8800      	ldrh	r0, [r0, #0]
 800a5da:	f7f7 fa91 	bl	8001b00 <BSP_LCD_FillRect>
	BSP_LCD_FillRect(iconPosX_SV, iconPosY_SV, iconSize, iconSize);
 800a5de:	8822      	ldrh	r2, [r4, #0]
 800a5e0:	4613      	mov	r3, r2
 800a5e2:	8829      	ldrh	r1, [r5, #0]
 800a5e4:	4820      	ldr	r0, [pc, #128]	; (800a668 <UI_Config_Main+0xac>)
 800a5e6:	8800      	ldrh	r0, [r0, #0]
 800a5e8:	f7f7 fa8a 	bl	8001b00 <BSP_LCD_FillRect>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800a5ec:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800a5f0:	f7f7 f9de 	bl	80019b0 <BSP_LCD_SetTextColor>
	BSP_LCD_DisplayStringAt(650, ySize_LCD/2 + 3*iconSize/4,
 800a5f4:	4d1d      	ldr	r5, [pc, #116]	; (800a66c <UI_Config_Main+0xb0>)
 800a5f6:	682a      	ldr	r2, [r5, #0]
 800a5f8:	6821      	ldr	r1, [r4, #0]
 800a5fa:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800a5fe:	0889      	lsrs	r1, r1, #2
 800a600:	eb01 0152 	add.w	r1, r1, r2, lsr #1
 800a604:	2301      	movs	r3, #1
 800a606:	4a1a      	ldr	r2, [pc, #104]	; (800a670 <UI_Config_Main+0xb4>)
 800a608:	b289      	uxth	r1, r1
 800a60a:	f240 208a 	movw	r0, #650	; 0x28a
 800a60e:	f7f7 fc8d 	bl	8001f2c <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(150, ySize_LCD/2 + 3*iconSize/4,
 800a612:	682a      	ldr	r2, [r5, #0]
 800a614:	6821      	ldr	r1, [r4, #0]
 800a616:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800a61a:	0889      	lsrs	r1, r1, #2
 800a61c:	eb01 0152 	add.w	r1, r1, r2, lsr #1
 800a620:	2301      	movs	r3, #1
 800a622:	4a14      	ldr	r2, [pc, #80]	; (800a674 <UI_Config_Main+0xb8>)
 800a624:	b289      	uxth	r1, r1
 800a626:	2096      	movs	r0, #150	; 0x96
 800a628:	f7f7 fc80 	bl	8001f2c <BSP_LCD_DisplayStringAt>
	if (SD_CARD_ENABLED == 1) {
 800a62c:	4b12      	ldr	r3, [pc, #72]	; (800a678 <UI_Config_Main+0xbc>)
 800a62e:	685b      	ldr	r3, [r3, #4]
 800a630:	2b01      	cmp	r3, #1
 800a632:	d000      	beq.n	800a636 <UI_Config_Main+0x7a>
}
 800a634:	bd38      	pop	{r3, r4, r5, pc}
		displayJPEG(iconName_FX, iconPosX_FX, iconPosY_FX); // Sound Effects
 800a636:	4c11      	ldr	r4, [pc, #68]	; (800a67c <UI_Config_Main+0xc0>)
 800a638:	4b11      	ldr	r3, [pc, #68]	; (800a680 <UI_Config_Main+0xc4>)
 800a63a:	681a      	ldr	r2, [r3, #0]
 800a63c:	4b09      	ldr	r3, [pc, #36]	; (800a664 <UI_Config_Main+0xa8>)
 800a63e:	6819      	ldr	r1, [r3, #0]
 800a640:	68a0      	ldr	r0, [r4, #8]
 800a642:	f7ff ff6f 	bl	800a524 <displayJPEG>
		displayJPEG(iconName_SV, iconPosX_SV, iconPosY_SV); // Signal Viewer
 800a646:	4b06      	ldr	r3, [pc, #24]	; (800a660 <UI_Config_Main+0xa4>)
 800a648:	681a      	ldr	r2, [r3, #0]
 800a64a:	4b07      	ldr	r3, [pc, #28]	; (800a668 <UI_Config_Main+0xac>)
 800a64c:	6819      	ldr	r1, [r3, #0]
 800a64e:	68e0      	ldr	r0, [r4, #12]
 800a650:	f7ff ff68 	bl	800a524 <displayJPEG>
}
 800a654:	e7ee      	b.n	800a634 <UI_Config_Main+0x78>
 800a656:	bf00      	nop
 800a658:	ffd3d3d3 	.word	0xffd3d3d3
 800a65c:	20006088 	.word	0x20006088
 800a660:	20046474 	.word	0x20046474
 800a664:	200463a8 	.word	0x200463a8
 800a668:	20006094 	.word	0x20006094
 800a66c:	200464e0 	.word	0x200464e0
 800a670:	08010968 	.word	0x08010968
 800a674:	08010978 	.word	0x08010978
 800a678:	2000175c 	.word	0x2000175c
 800a67c:	2000008c 	.word	0x2000008c
 800a680:	20006340 	.word	0x20006340

0800a684 <UI_Init>:
void UI_Init() {
 800a684:	b570      	push	{r4, r5, r6, lr}
 800a686:	b082      	sub	sp, #8
	if (FATFS_LinkDriver(&SD_Driver, path) == 0) {
 800a688:	4b56      	ldr	r3, [pc, #344]	; (800a7e4 <UI_Init+0x160>)
 800a68a:	6819      	ldr	r1, [r3, #0]
 800a68c:	4856      	ldr	r0, [pc, #344]	; (800a7e8 <UI_Init+0x164>)
 800a68e:	f7f9 fa13 	bl	8003ab8 <FATFS_LinkDriver>
 800a692:	2800      	cmp	r0, #0
 800a694:	f000 8088 	beq.w	800a7a8 <UI_Init+0x124>
    BSP_LCD_Init();
 800a698:	f7f7 fba4 	bl	8001de4 <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER);
 800a69c:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800a6a0:	2000      	movs	r0, #0
 800a6a2:	f7f7 f941 	bl	8001928 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(0);
 800a6a6:	2000      	movs	r0, #0
 800a6a8:	f7f7 f97c 	bl	80019a4 <BSP_LCD_SelectLayer>
	BSP_LCD_SetBackColor(LCD_COLOR_LIGHTGRAY);
 800a6ac:	484f      	ldr	r0, [pc, #316]	; (800a7ec <UI_Init+0x168>)
 800a6ae:	f7f7 f989 	bl	80019c4 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800a6b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a6b6:	f7f7 f97b 	bl	80019b0 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font24);
 800a6ba:	484d      	ldr	r0, [pc, #308]	; (800a7f0 <UI_Init+0x16c>)
 800a6bc:	f7f7 f98c 	bl	80019d8 <BSP_LCD_SetFont>
	xSize_LCD = BSP_LCD_GetXSize(); // 800 pixels
 800a6c0:	f7f7 f926 	bl	8001910 <BSP_LCD_GetXSize>
 800a6c4:	4c4b      	ldr	r4, [pc, #300]	; (800a7f4 <UI_Init+0x170>)
 800a6c6:	6020      	str	r0, [r4, #0]
	ySize_LCD = BSP_LCD_GetYSize(); // 480 pixels
 800a6c8:	f7f7 f928 	bl	800191c <BSP_LCD_GetYSize>
 800a6cc:	4b4a      	ldr	r3, [pc, #296]	; (800a7f8 <UI_Init+0x174>)
 800a6ce:	6018      	str	r0, [r3, #0]
	iconSize = xSize_LCD/8; // 100 pixels
 800a6d0:	6823      	ldr	r3, [r4, #0]
 800a6d2:	08da      	lsrs	r2, r3, #3
 800a6d4:	4949      	ldr	r1, [pc, #292]	; (800a7fc <UI_Init+0x178>)
 800a6d6:	600a      	str	r2, [r1, #0]
	iconPosX_FX = xSize_LCD/4;
 800a6d8:	089d      	lsrs	r5, r3, #2
 800a6da:	4949      	ldr	r1, [pc, #292]	; (800a800 <UI_Init+0x17c>)
 800a6dc:	600d      	str	r5, [r1, #0]
	iconPosY_FX = ySize_LCD/2-iconSize/2;
 800a6de:	091c      	lsrs	r4, r3, #4
 800a6e0:	ebc4 0450 	rsb	r4, r4, r0, lsr #1
 800a6e4:	4947      	ldr	r1, [pc, #284]	; (800a804 <UI_Init+0x180>)
 800a6e6:	600c      	str	r4, [r1, #0]
	iconPosX_SV = 5*xSize_LCD/8;
 800a6e8:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800a6ec:	08c9      	lsrs	r1, r1, #3
 800a6ee:	4e46      	ldr	r6, [pc, #280]	; (800a808 <UI_Init+0x184>)
 800a6f0:	6031      	str	r1, [r6, #0]
	iconPosY_SV = ySize_LCD/2-iconSize/2;
 800a6f2:	4e46      	ldr	r6, [pc, #280]	; (800a80c <UI_Init+0x188>)
 800a6f4:	6034      	str	r4, [r6, #0]
	iconPosX_FX1 = xSize_LCD/4;
 800a6f6:	4c46      	ldr	r4, [pc, #280]	; (800a810 <UI_Init+0x18c>)
 800a6f8:	6025      	str	r5, [r4, #0]
	iconPosY_FX1 = ySize_LCD/4-iconSize/4;
 800a6fa:	095b      	lsrs	r3, r3, #5
 800a6fc:	ebc3 0390 	rsb	r3, r3, r0, lsr #2
 800a700:	4c44      	ldr	r4, [pc, #272]	; (800a814 <UI_Init+0x190>)
 800a702:	6023      	str	r3, [r4, #0]
	iconPosX_FX2 = 5*xSize_LCD/8;
 800a704:	4c44      	ldr	r4, [pc, #272]	; (800a818 <UI_Init+0x194>)
 800a706:	6021      	str	r1, [r4, #0]
	iconPosY_FX2 = iconPosY_FX1;
 800a708:	4c44      	ldr	r4, [pc, #272]	; (800a81c <UI_Init+0x198>)
 800a70a:	6023      	str	r3, [r4, #0]
	iconPosX_FX3 = iconPosX_FX1;
 800a70c:	4b44      	ldr	r3, [pc, #272]	; (800a820 <UI_Init+0x19c>)
 800a70e:	601d      	str	r5, [r3, #0]
	iconPosY_FX3 = 3*ySize_LCD/4-3*iconSize/4;
 800a710:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800a714:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800a718:	0892      	lsrs	r2, r2, #2
 800a71a:	ebc2 0290 	rsb	r2, r2, r0, lsr #2
 800a71e:	4b41      	ldr	r3, [pc, #260]	; (800a824 <UI_Init+0x1a0>)
 800a720:	601a      	str	r2, [r3, #0]
	iconPosX_FX4 = iconPosX_FX2;
 800a722:	4b41      	ldr	r3, [pc, #260]	; (800a828 <UI_Init+0x1a4>)
 800a724:	6019      	str	r1, [r3, #0]
	iconPosY_FX4 = iconPosY_FX3;
 800a726:	4b41      	ldr	r3, [pc, #260]	; (800a82c <UI_Init+0x1a8>)
 800a728:	601a      	str	r2, [r3, #0]
	__HAL_RCC_JPEG_CLK_ENABLE(); // Enable CLK
 800a72a:	4c41      	ldr	r4, [pc, #260]	; (800a830 <UI_Init+0x1ac>)
 800a72c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a72e:	f043 0302 	orr.w	r3, r3, #2
 800a732:	6363      	str	r3, [r4, #52]	; 0x34
 800a734:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a736:	f003 0302 	and.w	r3, r3, #2
 800a73a:	9300      	str	r3, [sp, #0]
 800a73c:	9b00      	ldr	r3, [sp, #0]
	hjpeg.Instance = JPEG;
 800a73e:	483d      	ldr	r0, [pc, #244]	; (800a834 <UI_Init+0x1b0>)
 800a740:	4b3d      	ldr	r3, [pc, #244]	; (800a838 <UI_Init+0x1b4>)
 800a742:	6003      	str	r3, [r0, #0]
	HAL_JPEG_Init(&hjpeg); // Initialize
 800a744:	f7fb f9bc 	bl	8005ac0 <HAL_JPEG_Init>
	HAL_NVIC_SetPriority(JPEG_IRQn, 7, 15); // Enable Interrupts
 800a748:	220f      	movs	r2, #15
 800a74a:	2107      	movs	r1, #7
 800a74c:	206c      	movs	r0, #108	; 0x6c
 800a74e:	f7f9 fa85 	bl	8003c5c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(JPEG_IRQn);
 800a752:	206c      	movs	r0, #108	; 0x6c
 800a754:	f7f9 fab4 	bl	8003cc0 <HAL_NVIC_EnableIRQ>
	UI_Config_Main();
 800a758:	f7ff ff30 	bl	800a5bc <UI_Config_Main>
	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 800a75c:	f7f7 f8d8 	bl	8001910 <BSP_LCD_GetXSize>
 800a760:	4605      	mov	r5, r0
 800a762:	f7f7 f8db 	bl	800191c <BSP_LCD_GetYSize>
 800a766:	b281      	uxth	r1, r0
 800a768:	b2a8      	uxth	r0, r5
 800a76a:	f7f7 fef5 	bl	8002558 <BSP_TS_Init>
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Enable CLK
 800a76e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a770:	f043 0301 	orr.w	r3, r3, #1
 800a774:	6323      	str	r3, [r4, #48]	; 0x30
 800a776:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a778:	f003 0301 	and.w	r3, r3, #1
 800a77c:	9301      	str	r3, [sp, #4]
 800a77e:	9b01      	ldr	r3, [sp, #4]
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800a780:	492e      	ldr	r1, [pc, #184]	; (800a83c <UI_Init+0x1b8>)
 800a782:	2301      	movs	r3, #1
 800a784:	600b      	str	r3, [r1, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a786:	2300      	movs	r3, #0
 800a788:	604b      	str	r3, [r1, #4]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800a78a:	2302      	movs	r3, #2
 800a78c:	608b      	str	r3, [r1, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); // Initialize
 800a78e:	482c      	ldr	r0, [pc, #176]	; (800a840 <UI_Init+0x1bc>)
 800a790:	f7fa f9ba 	bl	8004b08 <HAL_GPIO_Init>
	printf("\033[2J\033[;H\033c");
 800a794:	482b      	ldr	r0, [pc, #172]	; (800a844 <UI_Init+0x1c0>)
 800a796:	f001 f82f 	bl	800b7f8 <iprintf>
	fflush(stdout);
 800a79a:	4b2b      	ldr	r3, [pc, #172]	; (800a848 <UI_Init+0x1c4>)
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	6898      	ldr	r0, [r3, #8]
 800a7a0:	f000 fe48 	bl	800b434 <fflush>
}
 800a7a4:	b002      	add	sp, #8
 800a7a6:	bd70      	pop	{r4, r5, r6, pc}
		if (f_mount(&fs, path, 1) == FR_OK) {
 800a7a8:	2201      	movs	r2, #1
 800a7aa:	4b0e      	ldr	r3, [pc, #56]	; (800a7e4 <UI_Init+0x160>)
 800a7ac:	6819      	ldr	r1, [r3, #0]
 800a7ae:	4827      	ldr	r0, [pc, #156]	; (800a84c <UI_Init+0x1c8>)
 800a7b0:	f7f8 feec 	bl	800358c <f_mount>
 800a7b4:	2800      	cmp	r0, #0
 800a7b6:	f47f af6f 	bne.w	800a698 <UI_Init+0x14>
			if (f_opendir(&dir, path) == FR_OK) {
 800a7ba:	4b0a      	ldr	r3, [pc, #40]	; (800a7e4 <UI_Init+0x160>)
 800a7bc:	6819      	ldr	r1, [r3, #0]
 800a7be:	4824      	ldr	r0, [pc, #144]	; (800a850 <UI_Init+0x1cc>)
 800a7c0:	f7f9 f910 	bl	80039e4 <f_opendir>
 800a7c4:	2800      	cmp	r0, #0
 800a7c6:	f47f af67 	bne.w	800a698 <UI_Init+0x14>
				printf("SD Card Initialization Failure\r\n");
 800a7ca:	4822      	ldr	r0, [pc, #136]	; (800a854 <UI_Init+0x1d0>)
 800a7cc:	f001 f89a 	bl	800b904 <puts>
				fflush(stdout);
 800a7d0:	4b1d      	ldr	r3, [pc, #116]	; (800a848 <UI_Init+0x1c4>)
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	6898      	ldr	r0, [r3, #8]
 800a7d6:	f000 fe2d 	bl	800b434 <fflush>
				SD_CARD_ENABLED = 1;
 800a7da:	4b1f      	ldr	r3, [pc, #124]	; (800a858 <UI_Init+0x1d4>)
 800a7dc:	2201      	movs	r2, #1
 800a7de:	605a      	str	r2, [r3, #4]
 800a7e0:	e75a      	b.n	800a698 <UI_Init+0x14>
 800a7e2:	bf00      	nop
 800a7e4:	2000008c 	.word	0x2000008c
 800a7e8:	080102c4 	.word	0x080102c4
 800a7ec:	ffd3d3d3 	.word	0xffd3d3d3
 800a7f0:	20000060 	.word	0x20000060
 800a7f4:	20005e20 	.word	0x20005e20
 800a7f8:	200464e0 	.word	0x200464e0
 800a7fc:	20006088 	.word	0x20006088
 800a800:	200463a8 	.word	0x200463a8
 800a804:	20006340 	.word	0x20006340
 800a808:	20006094 	.word	0x20006094
 800a80c:	20046474 	.word	0x20046474
 800a810:	20006070 	.word	0x20006070
 800a814:	200463a4 	.word	0x200463a4
 800a818:	200464dc 	.word	0x200464dc
 800a81c:	2000608c 	.word	0x2000608c
 800a820:	2000639c 	.word	0x2000639c
 800a824:	20006108 	.word	0x20006108
 800a828:	2000633c 	.word	0x2000633c
 800a82c:	20005e24 	.word	0x20005e24
 800a830:	40023800 	.word	0x40023800
 800a834:	20006344 	.word	0x20006344
 800a838:	50051000 	.word	0x50051000
 800a83c:	200463ac 	.word	0x200463ac
 800a840:	40020000 	.word	0x40020000
 800a844:	080109a8 	.word	0x080109a8
 800a848:	200000b4 	.word	0x200000b4
 800a84c:	20005e40 	.word	0x20005e40
 800a850:	200463c0 	.word	0x200463c0
 800a854:	08010988 	.word	0x08010988
 800a858:	2000175c 	.word	0x2000175c

0800a85c <Button_Handler>:
void Button_Handler() {
 800a85c:	b508      	push	{r3, lr}
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1 && menu_state != MAIN_MENU_STATE) {
 800a85e:	2101      	movs	r1, #1
 800a860:	4807      	ldr	r0, [pc, #28]	; (800a880 <Button_Handler+0x24>)
 800a862:	f7fa fa41 	bl	8004ce8 <HAL_GPIO_ReadPin>
 800a866:	2801      	cmp	r0, #1
 800a868:	d000      	beq.n	800a86c <Button_Handler+0x10>
}
 800a86a:	bd08      	pop	{r3, pc}
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1 && menu_state != MAIN_MENU_STATE) {
 800a86c:	4b05      	ldr	r3, [pc, #20]	; (800a884 <Button_Handler+0x28>)
 800a86e:	689b      	ldr	r3, [r3, #8]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d0fa      	beq.n	800a86a <Button_Handler+0xe>
		UI_Config_Main(); // Return to Main Menu on Button Press (if outside of main menu)
 800a874:	f7ff fea2 	bl	800a5bc <UI_Config_Main>
		menu_state = MAIN_MENU_STATE;
 800a878:	4b02      	ldr	r3, [pc, #8]	; (800a884 <Button_Handler+0x28>)
 800a87a:	2200      	movs	r2, #0
 800a87c:	609a      	str	r2, [r3, #8]
}
 800a87e:	e7f4      	b.n	800a86a <Button_Handler+0xe>
 800a880:	40020000 	.word	0x40020000
 800a884:	2000175c 	.word	0x2000175c

0800a888 <UI_Config_FX>:
void UI_Config_FX() {
 800a888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	BSP_LCD_Clear(LCD_COLOR_LIGHTGRAY);
 800a88c:	483e      	ldr	r0, [pc, #248]	; (800a988 <UI_Config_FX+0x100>)
 800a88e:	f7f7 f8ad 	bl	80019ec <BSP_LCD_Clear>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800a892:	f04f 30ff 	mov.w	r0, #4294967295
 800a896:	f7f7 f88b 	bl	80019b0 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(iconPosX_FX1, iconPosY_FX1, iconSize, iconSize);
 800a89a:	4c3c      	ldr	r4, [pc, #240]	; (800a98c <UI_Config_FX+0x104>)
 800a89c:	8822      	ldrh	r2, [r4, #0]
 800a89e:	f8df 8124 	ldr.w	r8, [pc, #292]	; 800a9c4 <UI_Config_FX+0x13c>
 800a8a2:	4613      	mov	r3, r2
 800a8a4:	f8b8 1000 	ldrh.w	r1, [r8]
 800a8a8:	4839      	ldr	r0, [pc, #228]	; (800a990 <UI_Config_FX+0x108>)
 800a8aa:	8800      	ldrh	r0, [r0, #0]
 800a8ac:	f7f7 f928 	bl	8001b00 <BSP_LCD_FillRect>
	BSP_LCD_FillRect(iconPosX_FX2, iconPosY_FX2, iconSize, iconSize);
 800a8b0:	8822      	ldrh	r2, [r4, #0]
 800a8b2:	4f38      	ldr	r7, [pc, #224]	; (800a994 <UI_Config_FX+0x10c>)
 800a8b4:	4613      	mov	r3, r2
 800a8b6:	8839      	ldrh	r1, [r7, #0]
 800a8b8:	4837      	ldr	r0, [pc, #220]	; (800a998 <UI_Config_FX+0x110>)
 800a8ba:	8800      	ldrh	r0, [r0, #0]
 800a8bc:	f7f7 f920 	bl	8001b00 <BSP_LCD_FillRect>
	BSP_LCD_FillRect(iconPosX_FX3, iconPosY_FX3, iconSize, iconSize);
 800a8c0:	8822      	ldrh	r2, [r4, #0]
 800a8c2:	4e36      	ldr	r6, [pc, #216]	; (800a99c <UI_Config_FX+0x114>)
 800a8c4:	4613      	mov	r3, r2
 800a8c6:	8831      	ldrh	r1, [r6, #0]
 800a8c8:	4835      	ldr	r0, [pc, #212]	; (800a9a0 <UI_Config_FX+0x118>)
 800a8ca:	8800      	ldrh	r0, [r0, #0]
 800a8cc:	f7f7 f918 	bl	8001b00 <BSP_LCD_FillRect>
	BSP_LCD_FillRect(iconPosX_FX4, iconPosY_FX4, iconSize, iconSize);
 800a8d0:	8822      	ldrh	r2, [r4, #0]
 800a8d2:	4d34      	ldr	r5, [pc, #208]	; (800a9a4 <UI_Config_FX+0x11c>)
 800a8d4:	4613      	mov	r3, r2
 800a8d6:	8829      	ldrh	r1, [r5, #0]
 800a8d8:	4833      	ldr	r0, [pc, #204]	; (800a9a8 <UI_Config_FX+0x120>)
 800a8da:	8800      	ldrh	r0, [r0, #0]
 800a8dc:	f7f7 f910 	bl	8001b00 <BSP_LCD_FillRect>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800a8e0:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800a8e4:	f7f7 f864 	bl	80019b0 <BSP_LCD_SetTextColor>
	BSP_LCD_DisplayStringAt(650, iconPosY_FX1+iconSize+20, (uint8_t *)"FX1", CENTER_MODE);
 800a8e8:	f8d8 1000 	ldr.w	r1, [r8]
 800a8ec:	6823      	ldr	r3, [r4, #0]
 800a8ee:	4419      	add	r1, r3
 800a8f0:	b289      	uxth	r1, r1
 800a8f2:	3114      	adds	r1, #20
 800a8f4:	2301      	movs	r3, #1
 800a8f6:	4a2d      	ldr	r2, [pc, #180]	; (800a9ac <UI_Config_FX+0x124>)
 800a8f8:	b289      	uxth	r1, r1
 800a8fa:	f240 208a 	movw	r0, #650	; 0x28a
 800a8fe:	f7f7 fb15 	bl	8001f2c <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(150, iconPosY_FX2+iconSize+20, (uint8_t *)"FX2", CENTER_MODE);
 800a902:	6839      	ldr	r1, [r7, #0]
 800a904:	6823      	ldr	r3, [r4, #0]
 800a906:	4419      	add	r1, r3
 800a908:	b289      	uxth	r1, r1
 800a90a:	3114      	adds	r1, #20
 800a90c:	2301      	movs	r3, #1
 800a90e:	4a28      	ldr	r2, [pc, #160]	; (800a9b0 <UI_Config_FX+0x128>)
 800a910:	b289      	uxth	r1, r1
 800a912:	2096      	movs	r0, #150	; 0x96
 800a914:	f7f7 fb0a 	bl	8001f2c <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(650, iconPosY_FX3+iconSize+20, (uint8_t *)"FX3", CENTER_MODE);
 800a918:	6831      	ldr	r1, [r6, #0]
 800a91a:	6823      	ldr	r3, [r4, #0]
 800a91c:	4419      	add	r1, r3
 800a91e:	b289      	uxth	r1, r1
 800a920:	3114      	adds	r1, #20
 800a922:	2301      	movs	r3, #1
 800a924:	4a23      	ldr	r2, [pc, #140]	; (800a9b4 <UI_Config_FX+0x12c>)
 800a926:	b289      	uxth	r1, r1
 800a928:	f240 208a 	movw	r0, #650	; 0x28a
 800a92c:	f7f7 fafe 	bl	8001f2c <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(150, iconPosY_FX4+iconSize+20, (uint8_t *)"FX4", CENTER_MODE);
 800a930:	6829      	ldr	r1, [r5, #0]
 800a932:	6823      	ldr	r3, [r4, #0]
 800a934:	4419      	add	r1, r3
 800a936:	b289      	uxth	r1, r1
 800a938:	3114      	adds	r1, #20
 800a93a:	2301      	movs	r3, #1
 800a93c:	4a1e      	ldr	r2, [pc, #120]	; (800a9b8 <UI_Config_FX+0x130>)
 800a93e:	b289      	uxth	r1, r1
 800a940:	2096      	movs	r0, #150	; 0x96
 800a942:	f7f7 faf3 	bl	8001f2c <BSP_LCD_DisplayStringAt>
	if (SD_CARD_ENABLED == 1) {
 800a946:	4b1d      	ldr	r3, [pc, #116]	; (800a9bc <UI_Config_FX+0x134>)
 800a948:	685b      	ldr	r3, [r3, #4]
 800a94a:	2b01      	cmp	r3, #1
 800a94c:	d001      	beq.n	800a952 <UI_Config_FX+0xca>
}
 800a94e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		displayJPEG(iconName_FX1, iconPosX_FX1, iconPosY_FX1);
 800a952:	4c1b      	ldr	r4, [pc, #108]	; (800a9c0 <UI_Config_FX+0x138>)
 800a954:	f8d8 2000 	ldr.w	r2, [r8]
 800a958:	4b0d      	ldr	r3, [pc, #52]	; (800a990 <UI_Config_FX+0x108>)
 800a95a:	6819      	ldr	r1, [r3, #0]
 800a95c:	6920      	ldr	r0, [r4, #16]
 800a95e:	f7ff fde1 	bl	800a524 <displayJPEG>
		displayJPEG(iconName_FX2, iconPosX_FX2, iconPosY_FX2);
 800a962:	683a      	ldr	r2, [r7, #0]
 800a964:	4b0c      	ldr	r3, [pc, #48]	; (800a998 <UI_Config_FX+0x110>)
 800a966:	6819      	ldr	r1, [r3, #0]
 800a968:	6960      	ldr	r0, [r4, #20]
 800a96a:	f7ff fddb 	bl	800a524 <displayJPEG>
		displayJPEG(iconName_FX3, iconPosX_FX3, iconPosY_FX3);
 800a96e:	6832      	ldr	r2, [r6, #0]
 800a970:	4b0b      	ldr	r3, [pc, #44]	; (800a9a0 <UI_Config_FX+0x118>)
 800a972:	6819      	ldr	r1, [r3, #0]
 800a974:	69a0      	ldr	r0, [r4, #24]
 800a976:	f7ff fdd5 	bl	800a524 <displayJPEG>
		displayJPEG(iconName_FX4, iconPosX_FX4, iconPosY_FX4);
 800a97a:	682a      	ldr	r2, [r5, #0]
 800a97c:	4b0a      	ldr	r3, [pc, #40]	; (800a9a8 <UI_Config_FX+0x120>)
 800a97e:	6819      	ldr	r1, [r3, #0]
 800a980:	69e0      	ldr	r0, [r4, #28]
 800a982:	f7ff fdcf 	bl	800a524 <displayJPEG>
}
 800a986:	e7e2      	b.n	800a94e <UI_Config_FX+0xc6>
 800a988:	ffd3d3d3 	.word	0xffd3d3d3
 800a98c:	20006088 	.word	0x20006088
 800a990:	20006070 	.word	0x20006070
 800a994:	2000608c 	.word	0x2000608c
 800a998:	200464dc 	.word	0x200464dc
 800a99c:	20006108 	.word	0x20006108
 800a9a0:	2000639c 	.word	0x2000639c
 800a9a4:	20005e24 	.word	0x20005e24
 800a9a8:	2000633c 	.word	0x2000633c
 800a9ac:	080109b4 	.word	0x080109b4
 800a9b0:	080109b8 	.word	0x080109b8
 800a9b4:	080109bc 	.word	0x080109bc
 800a9b8:	080109c0 	.word	0x080109c0
 800a9bc:	2000175c 	.word	0x2000175c
 800a9c0:	2000008c 	.word	0x2000008c
 800a9c4:	200463a4 	.word	0x200463a4

0800a9c8 <TouchScreen_Handler>:
int TouchScreen_Handler() {
 800a9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	BSP_TS_GetState(&TS_State);
 800a9ca:	4c9e      	ldr	r4, [pc, #632]	; (800ac44 <TouchScreen_Handler+0x27c>)
 800a9cc:	4620      	mov	r0, r4
 800a9ce:	f7f7 fdff 	bl	80025d0 <BSP_TS_GetState>
	if (TS_State.touchDetected == 1) {
 800a9d2:	7823      	ldrb	r3, [r4, #0]
 800a9d4:	2b01      	cmp	r3, #1
 800a9d6:	f000 8201 	beq.w	800addc <TouchScreen_Handler+0x414>
	int fx_selection_state = 0;
 800a9da:	2500      	movs	r5, #0
}
 800a9dc:	4628      	mov	r0, r5
 800a9de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			    else if ((TS_State.touchX[0] > iconPosX_SV) && (TS_State.touchX[0] < iconPosX_SV+iconSize) &&
 800a9e0:	4a99      	ldr	r2, [pc, #612]	; (800ac48 <TouchScreen_Handler+0x280>)
 800a9e2:	6810      	ldr	r0, [r2, #0]
 800a9e4:	4283      	cmp	r3, r0
 800a9e6:	d90d      	bls.n	800aa04 <TouchScreen_Handler+0x3c>
 800a9e8:	4a98      	ldr	r2, [pc, #608]	; (800ac4c <TouchScreen_Handler+0x284>)
 800a9ea:	6812      	ldr	r2, [r2, #0]
 800a9ec:	1881      	adds	r1, r0, r2
 800a9ee:	428b      	cmp	r3, r1
 800a9f0:	d208      	bcs.n	800aa04 <TouchScreen_Handler+0x3c>
			  	    (TS_State.touchY[0] > iconPosY_SV) && (TS_State.touchY[0] < iconPosY_SV+iconSize))
 800a9f2:	4b94      	ldr	r3, [pc, #592]	; (800ac44 <TouchScreen_Handler+0x27c>)
 800a9f4:	88db      	ldrh	r3, [r3, #6]
 800a9f6:	4996      	ldr	r1, [pc, #600]	; (800ac50 <TouchScreen_Handler+0x288>)
 800a9f8:	6809      	ldr	r1, [r1, #0]
			    else if ((TS_State.touchX[0] > iconPosX_SV) && (TS_State.touchX[0] < iconPosX_SV+iconSize) &&
 800a9fa:	428b      	cmp	r3, r1
 800a9fc:	d902      	bls.n	800aa04 <TouchScreen_Handler+0x3c>
			  	    (TS_State.touchY[0] > iconPosY_SV) && (TS_State.touchY[0] < iconPosY_SV+iconSize))
 800a9fe:	1856      	adds	r6, r2, r1
 800aa00:	42b3      	cmp	r3, r6
 800aa02:	d34e      	bcc.n	800aaa2 <TouchScreen_Handler+0xda>
					BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 800aa04:	4893      	ldr	r0, [pc, #588]	; (800ac54 <TouchScreen_Handler+0x28c>)
 800aa06:	f7f6 ffd3 	bl	80019b0 <BSP_LCD_SetTextColor>
					BSP_LCD_DrawRect(iconPosX_FX - 10, iconPosY_FX - 10, iconSize + 20, iconSize + 20);
 800aa0a:	4e90      	ldr	r6, [pc, #576]	; (800ac4c <TouchScreen_Handler+0x284>)
 800aa0c:	6832      	ldr	r2, [r6, #0]
 800aa0e:	3214      	adds	r2, #20
 800aa10:	b292      	uxth	r2, r2
 800aa12:	4b91      	ldr	r3, [pc, #580]	; (800ac58 <TouchScreen_Handler+0x290>)
 800aa14:	6819      	ldr	r1, [r3, #0]
 800aa16:	390a      	subs	r1, #10
 800aa18:	4b90      	ldr	r3, [pc, #576]	; (800ac5c <TouchScreen_Handler+0x294>)
 800aa1a:	6818      	ldr	r0, [r3, #0]
 800aa1c:	380a      	subs	r0, #10
 800aa1e:	4613      	mov	r3, r2
 800aa20:	b289      	uxth	r1, r1
 800aa22:	b280      	uxth	r0, r0
 800aa24:	f7f7 f852 	bl	8001acc <BSP_LCD_DrawRect>
				    BSP_LCD_DrawRect(iconPosX_SV - 10, iconPosY_SV - 10, iconSize + 20, iconSize + 20);
 800aa28:	6832      	ldr	r2, [r6, #0]
 800aa2a:	3214      	adds	r2, #20
 800aa2c:	b292      	uxth	r2, r2
 800aa2e:	4b88      	ldr	r3, [pc, #544]	; (800ac50 <TouchScreen_Handler+0x288>)
 800aa30:	6819      	ldr	r1, [r3, #0]
 800aa32:	390a      	subs	r1, #10
 800aa34:	4b84      	ldr	r3, [pc, #528]	; (800ac48 <TouchScreen_Handler+0x280>)
 800aa36:	6818      	ldr	r0, [r3, #0]
 800aa38:	380a      	subs	r0, #10
 800aa3a:	4613      	mov	r3, r2
 800aa3c:	b289      	uxth	r1, r1
 800aa3e:	b280      	uxth	r0, r0
 800aa40:	f7f7 f844 	bl	8001acc <BSP_LCD_DrawRect>
				    menu_selection_state = 0;
 800aa44:	4626      	mov	r6, r4
		while(TS_State.touchDetected > 0) {
 800aa46:	4b7f      	ldr	r3, [pc, #508]	; (800ac44 <TouchScreen_Handler+0x27c>)
 800aa48:	781b      	ldrb	r3, [r3, #0]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	f000 81c9 	beq.w	800ade2 <TouchScreen_Handler+0x41a>
		    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800aa50:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800aa54:	f7f6 ffac 	bl	80019b0 <BSP_LCD_SetTextColor>
		    BSP_TS_GetState(&TS_State);
 800aa58:	487a      	ldr	r0, [pc, #488]	; (800ac44 <TouchScreen_Handler+0x27c>)
 800aa5a:	f7f7 fdb9 	bl	80025d0 <BSP_TS_GetState>
		    if (menu_state == MAIN_MENU_STATE) {
 800aa5e:	4b80      	ldr	r3, [pc, #512]	; (800ac60 <TouchScreen_Handler+0x298>)
 800aa60:	689c      	ldr	r4, [r3, #8]
 800aa62:	bb4c      	cbnz	r4, 800aab8 <TouchScreen_Handler+0xf0>
			    if ((TS_State.touchX[0] > iconPosX_FX) && (TS_State.touchX[0] < iconPosX_FX+iconSize) &&
 800aa64:	4b77      	ldr	r3, [pc, #476]	; (800ac44 <TouchScreen_Handler+0x27c>)
 800aa66:	885b      	ldrh	r3, [r3, #2]
 800aa68:	4a7c      	ldr	r2, [pc, #496]	; (800ac5c <TouchScreen_Handler+0x294>)
 800aa6a:	6810      	ldr	r0, [r2, #0]
 800aa6c:	4283      	cmp	r3, r0
 800aa6e:	d9b7      	bls.n	800a9e0 <TouchScreen_Handler+0x18>
 800aa70:	4a76      	ldr	r2, [pc, #472]	; (800ac4c <TouchScreen_Handler+0x284>)
 800aa72:	6812      	ldr	r2, [r2, #0]
 800aa74:	1881      	adds	r1, r0, r2
 800aa76:	428b      	cmp	r3, r1
 800aa78:	d2b2      	bcs.n	800a9e0 <TouchScreen_Handler+0x18>
				    (TS_State.touchY[0] > iconPosY_FX) && (TS_State.touchY[0] < iconPosY_FX+iconSize))
 800aa7a:	4972      	ldr	r1, [pc, #456]	; (800ac44 <TouchScreen_Handler+0x27c>)
 800aa7c:	88ce      	ldrh	r6, [r1, #6]
 800aa7e:	4976      	ldr	r1, [pc, #472]	; (800ac58 <TouchScreen_Handler+0x290>)
 800aa80:	6809      	ldr	r1, [r1, #0]
			    if ((TS_State.touchX[0] > iconPosX_FX) && (TS_State.touchX[0] < iconPosX_FX+iconSize) &&
 800aa82:	428e      	cmp	r6, r1
 800aa84:	d9ac      	bls.n	800a9e0 <TouchScreen_Handler+0x18>
				    (TS_State.touchY[0] > iconPosY_FX) && (TS_State.touchY[0] < iconPosY_FX+iconSize))
 800aa86:	1857      	adds	r7, r2, r1
 800aa88:	42be      	cmp	r6, r7
 800aa8a:	d2a9      	bcs.n	800a9e0 <TouchScreen_Handler+0x18>
				    BSP_LCD_DrawRect(iconPosX_FX - 10, iconPosY_FX - 10, iconSize + 20, iconSize + 20);
 800aa8c:	3214      	adds	r2, #20
 800aa8e:	b292      	uxth	r2, r2
 800aa90:	390a      	subs	r1, #10
 800aa92:	380a      	subs	r0, #10
 800aa94:	4613      	mov	r3, r2
 800aa96:	b289      	uxth	r1, r1
 800aa98:	b280      	uxth	r0, r0
 800aa9a:	f7f7 f817 	bl	8001acc <BSP_LCD_DrawRect>
				    menu_selection_state = 1;
 800aa9e:	2601      	movs	r6, #1
 800aaa0:	e7d1      	b.n	800aa46 <TouchScreen_Handler+0x7e>
				    BSP_LCD_DrawRect(iconPosX_SV - 10, iconPosY_SV - 10, iconSize + 20, iconSize + 20);
 800aaa2:	3214      	adds	r2, #20
 800aaa4:	b292      	uxth	r2, r2
 800aaa6:	390a      	subs	r1, #10
 800aaa8:	380a      	subs	r0, #10
 800aaaa:	4613      	mov	r3, r2
 800aaac:	b289      	uxth	r1, r1
 800aaae:	b280      	uxth	r0, r0
 800aab0:	f7f7 f80c 	bl	8001acc <BSP_LCD_DrawRect>
				    menu_selection_state = 2;
 800aab4:	2602      	movs	r6, #2
 800aab6:	e7c6      	b.n	800aa46 <TouchScreen_Handler+0x7e>
		    else if (menu_state == FX_MENU_STATE) {
 800aab8:	2c01      	cmp	r4, #1
 800aaba:	d1c4      	bne.n	800aa46 <TouchScreen_Handler+0x7e>
				if ((TS_State.touchX[0] > iconPosX_FX1) && (TS_State.touchX[0] < iconPosX_FX1+iconSize) &&
 800aabc:	4b61      	ldr	r3, [pc, #388]	; (800ac44 <TouchScreen_Handler+0x27c>)
 800aabe:	885b      	ldrh	r3, [r3, #2]
 800aac0:	4a68      	ldr	r2, [pc, #416]	; (800ac64 <TouchScreen_Handler+0x29c>)
 800aac2:	6810      	ldr	r0, [r2, #0]
 800aac4:	4283      	cmp	r3, r0
 800aac6:	d90d      	bls.n	800aae4 <TouchScreen_Handler+0x11c>
 800aac8:	4a60      	ldr	r2, [pc, #384]	; (800ac4c <TouchScreen_Handler+0x284>)
 800aaca:	6812      	ldr	r2, [r2, #0]
 800aacc:	1881      	adds	r1, r0, r2
 800aace:	428b      	cmp	r3, r1
 800aad0:	d208      	bcs.n	800aae4 <TouchScreen_Handler+0x11c>
					(TS_State.touchY[0] > iconPosY_FX1) && (TS_State.touchY[0] < iconPosY_FX1+iconSize))
 800aad2:	495c      	ldr	r1, [pc, #368]	; (800ac44 <TouchScreen_Handler+0x27c>)
 800aad4:	88cd      	ldrh	r5, [r1, #6]
 800aad6:	4964      	ldr	r1, [pc, #400]	; (800ac68 <TouchScreen_Handler+0x2a0>)
 800aad8:	6809      	ldr	r1, [r1, #0]
				if ((TS_State.touchX[0] > iconPosX_FX1) && (TS_State.touchX[0] < iconPosX_FX1+iconSize) &&
 800aada:	428d      	cmp	r5, r1
 800aadc:	d902      	bls.n	800aae4 <TouchScreen_Handler+0x11c>
					(TS_State.touchY[0] > iconPosY_FX1) && (TS_State.touchY[0] < iconPosY_FX1+iconSize))
 800aade:	1857      	adds	r7, r2, r1
 800aae0:	42bd      	cmp	r5, r7
 800aae2:	d376      	bcc.n	800abd2 <TouchScreen_Handler+0x20a>
				else if ((TS_State.touchX[0] > iconPosX_FX2) && (TS_State.touchX[0] < iconPosX_FX2+iconSize) &&
 800aae4:	4a61      	ldr	r2, [pc, #388]	; (800ac6c <TouchScreen_Handler+0x2a4>)
 800aae6:	6810      	ldr	r0, [r2, #0]
 800aae8:	4283      	cmp	r3, r0
 800aaea:	d90e      	bls.n	800ab0a <TouchScreen_Handler+0x142>
 800aaec:	4a57      	ldr	r2, [pc, #348]	; (800ac4c <TouchScreen_Handler+0x284>)
 800aaee:	6812      	ldr	r2, [r2, #0]
 800aaf0:	1881      	adds	r1, r0, r2
 800aaf2:	428b      	cmp	r3, r1
 800aaf4:	d209      	bcs.n	800ab0a <TouchScreen_Handler+0x142>
						(TS_State.touchY[0] > iconPosY_FX2) && (TS_State.touchY[0] < iconPosY_FX2+iconSize))
 800aaf6:	4953      	ldr	r1, [pc, #332]	; (800ac44 <TouchScreen_Handler+0x27c>)
 800aaf8:	88cc      	ldrh	r4, [r1, #6]
 800aafa:	495d      	ldr	r1, [pc, #372]	; (800ac70 <TouchScreen_Handler+0x2a8>)
 800aafc:	6809      	ldr	r1, [r1, #0]
				else if ((TS_State.touchX[0] > iconPosX_FX2) && (TS_State.touchX[0] < iconPosX_FX2+iconSize) &&
 800aafe:	428c      	cmp	r4, r1
 800ab00:	d903      	bls.n	800ab0a <TouchScreen_Handler+0x142>
						(TS_State.touchY[0] > iconPosY_FX2) && (TS_State.touchY[0] < iconPosY_FX2+iconSize))
 800ab02:	1855      	adds	r5, r2, r1
 800ab04:	42ac      	cmp	r4, r5
 800ab06:	f0c0 80bd 	bcc.w	800ac84 <TouchScreen_Handler+0x2bc>
				else if ((TS_State.touchX[0] > iconPosX_FX3) && (TS_State.touchX[0] < iconPosX_FX3+iconSize) &&
 800ab0a:	4a5a      	ldr	r2, [pc, #360]	; (800ac74 <TouchScreen_Handler+0x2ac>)
 800ab0c:	6810      	ldr	r0, [r2, #0]
 800ab0e:	4283      	cmp	r3, r0
 800ab10:	d90e      	bls.n	800ab30 <TouchScreen_Handler+0x168>
 800ab12:	4a4e      	ldr	r2, [pc, #312]	; (800ac4c <TouchScreen_Handler+0x284>)
 800ab14:	6812      	ldr	r2, [r2, #0]
 800ab16:	1881      	adds	r1, r0, r2
 800ab18:	428b      	cmp	r3, r1
 800ab1a:	d209      	bcs.n	800ab30 <TouchScreen_Handler+0x168>
						(TS_State.touchY[0] > iconPosY_FX3) && (TS_State.touchY[0] < iconPosY_FX3+iconSize))
 800ab1c:	4949      	ldr	r1, [pc, #292]	; (800ac44 <TouchScreen_Handler+0x27c>)
 800ab1e:	88cc      	ldrh	r4, [r1, #6]
 800ab20:	4955      	ldr	r1, [pc, #340]	; (800ac78 <TouchScreen_Handler+0x2b0>)
 800ab22:	6809      	ldr	r1, [r1, #0]
				else if ((TS_State.touchX[0] > iconPosX_FX3) && (TS_State.touchX[0] < iconPosX_FX3+iconSize) &&
 800ab24:	428c      	cmp	r4, r1
 800ab26:	d903      	bls.n	800ab30 <TouchScreen_Handler+0x168>
						(TS_State.touchY[0] > iconPosY_FX3) && (TS_State.touchY[0] < iconPosY_FX3+iconSize))
 800ab28:	1855      	adds	r5, r2, r1
 800ab2a:	42ac      	cmp	r4, r5
 800ab2c:	f0c0 80e3 	bcc.w	800acf6 <TouchScreen_Handler+0x32e>
				else if ((TS_State.touchX[0] > iconPosX_FX4) && (TS_State.touchX[0] < iconPosX_FX4+iconSize) &&
 800ab30:	4a52      	ldr	r2, [pc, #328]	; (800ac7c <TouchScreen_Handler+0x2b4>)
 800ab32:	6810      	ldr	r0, [r2, #0]
 800ab34:	4283      	cmp	r3, r0
 800ab36:	d90e      	bls.n	800ab56 <TouchScreen_Handler+0x18e>
 800ab38:	4a44      	ldr	r2, [pc, #272]	; (800ac4c <TouchScreen_Handler+0x284>)
 800ab3a:	6812      	ldr	r2, [r2, #0]
 800ab3c:	1881      	adds	r1, r0, r2
 800ab3e:	428b      	cmp	r3, r1
 800ab40:	d209      	bcs.n	800ab56 <TouchScreen_Handler+0x18e>
						(TS_State.touchY[0] > iconPosY_FX4) && (TS_State.touchY[0] < iconPosY_FX4+iconSize))
 800ab42:	4b40      	ldr	r3, [pc, #256]	; (800ac44 <TouchScreen_Handler+0x27c>)
 800ab44:	88d9      	ldrh	r1, [r3, #6]
 800ab46:	4b4e      	ldr	r3, [pc, #312]	; (800ac80 <TouchScreen_Handler+0x2b8>)
 800ab48:	681b      	ldr	r3, [r3, #0]
				else if ((TS_State.touchX[0] > iconPosX_FX4) && (TS_State.touchX[0] < iconPosX_FX4+iconSize) &&
 800ab4a:	4299      	cmp	r1, r3
 800ab4c:	d903      	bls.n	800ab56 <TouchScreen_Handler+0x18e>
						(TS_State.touchY[0] > iconPosY_FX4) && (TS_State.touchY[0] < iconPosY_FX4+iconSize))
 800ab4e:	18d4      	adds	r4, r2, r3
 800ab50:	42a1      	cmp	r1, r4
 800ab52:	f0c0 8109 	bcc.w	800ad68 <TouchScreen_Handler+0x3a0>
					BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 800ab56:	483f      	ldr	r0, [pc, #252]	; (800ac54 <TouchScreen_Handler+0x28c>)
 800ab58:	f7f6 ff2a 	bl	80019b0 <BSP_LCD_SetTextColor>
					BSP_LCD_DrawRect(iconPosX_FX1 - 10, iconPosY_FX1 - 10, iconSize + 20, iconSize + 20);
 800ab5c:	4c3b      	ldr	r4, [pc, #236]	; (800ac4c <TouchScreen_Handler+0x284>)
 800ab5e:	6822      	ldr	r2, [r4, #0]
 800ab60:	3214      	adds	r2, #20
 800ab62:	b292      	uxth	r2, r2
 800ab64:	4b40      	ldr	r3, [pc, #256]	; (800ac68 <TouchScreen_Handler+0x2a0>)
 800ab66:	6819      	ldr	r1, [r3, #0]
 800ab68:	390a      	subs	r1, #10
 800ab6a:	4b3e      	ldr	r3, [pc, #248]	; (800ac64 <TouchScreen_Handler+0x29c>)
 800ab6c:	6818      	ldr	r0, [r3, #0]
 800ab6e:	380a      	subs	r0, #10
 800ab70:	4613      	mov	r3, r2
 800ab72:	b289      	uxth	r1, r1
 800ab74:	b280      	uxth	r0, r0
 800ab76:	f7f6 ffa9 	bl	8001acc <BSP_LCD_DrawRect>
					BSP_LCD_DrawRect(iconPosX_FX2 - 10, iconPosY_FX2 - 10, iconSize + 20, iconSize + 20);
 800ab7a:	6822      	ldr	r2, [r4, #0]
 800ab7c:	3214      	adds	r2, #20
 800ab7e:	b292      	uxth	r2, r2
 800ab80:	4b3b      	ldr	r3, [pc, #236]	; (800ac70 <TouchScreen_Handler+0x2a8>)
 800ab82:	6819      	ldr	r1, [r3, #0]
 800ab84:	390a      	subs	r1, #10
 800ab86:	4b39      	ldr	r3, [pc, #228]	; (800ac6c <TouchScreen_Handler+0x2a4>)
 800ab88:	6818      	ldr	r0, [r3, #0]
 800ab8a:	380a      	subs	r0, #10
 800ab8c:	4613      	mov	r3, r2
 800ab8e:	b289      	uxth	r1, r1
 800ab90:	b280      	uxth	r0, r0
 800ab92:	f7f6 ff9b 	bl	8001acc <BSP_LCD_DrawRect>
					BSP_LCD_DrawRect(iconPosX_FX3 - 10, iconPosY_FX3 - 10, iconSize + 20, iconSize + 20);
 800ab96:	6822      	ldr	r2, [r4, #0]
 800ab98:	3214      	adds	r2, #20
 800ab9a:	b292      	uxth	r2, r2
 800ab9c:	4b36      	ldr	r3, [pc, #216]	; (800ac78 <TouchScreen_Handler+0x2b0>)
 800ab9e:	6819      	ldr	r1, [r3, #0]
 800aba0:	390a      	subs	r1, #10
 800aba2:	4b34      	ldr	r3, [pc, #208]	; (800ac74 <TouchScreen_Handler+0x2ac>)
 800aba4:	6818      	ldr	r0, [r3, #0]
 800aba6:	380a      	subs	r0, #10
 800aba8:	4613      	mov	r3, r2
 800abaa:	b289      	uxth	r1, r1
 800abac:	b280      	uxth	r0, r0
 800abae:	f7f6 ff8d 	bl	8001acc <BSP_LCD_DrawRect>
					BSP_LCD_DrawRect(iconPosX_FX4 - 10, iconPosY_FX4 - 10, iconSize + 20, iconSize + 20);
 800abb2:	6822      	ldr	r2, [r4, #0]
 800abb4:	3214      	adds	r2, #20
 800abb6:	b292      	uxth	r2, r2
 800abb8:	4b31      	ldr	r3, [pc, #196]	; (800ac80 <TouchScreen_Handler+0x2b8>)
 800abba:	6819      	ldr	r1, [r3, #0]
 800abbc:	390a      	subs	r1, #10
 800abbe:	4b2f      	ldr	r3, [pc, #188]	; (800ac7c <TouchScreen_Handler+0x2b4>)
 800abc0:	6818      	ldr	r0, [r3, #0]
 800abc2:	380a      	subs	r0, #10
 800abc4:	4613      	mov	r3, r2
 800abc6:	b289      	uxth	r1, r1
 800abc8:	b280      	uxth	r0, r0
 800abca:	f7f6 ff7f 	bl	8001acc <BSP_LCD_DrawRect>
					fx_selection_state = FX_STATE_NONE;
 800abce:	2500      	movs	r5, #0
 800abd0:	e739      	b.n	800aa46 <TouchScreen_Handler+0x7e>
					BSP_LCD_DrawRect(iconPosX_FX1 - 10, iconPosY_FX1 - 10, iconSize + 20, iconSize + 20);
 800abd2:	3214      	adds	r2, #20
 800abd4:	b292      	uxth	r2, r2
 800abd6:	390a      	subs	r1, #10
 800abd8:	380a      	subs	r0, #10
 800abda:	4613      	mov	r3, r2
 800abdc:	b289      	uxth	r1, r1
 800abde:	b280      	uxth	r0, r0
 800abe0:	f7f6 ff74 	bl	8001acc <BSP_LCD_DrawRect>
					BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 800abe4:	481b      	ldr	r0, [pc, #108]	; (800ac54 <TouchScreen_Handler+0x28c>)
 800abe6:	f7f6 fee3 	bl	80019b0 <BSP_LCD_SetTextColor>
					BSP_LCD_DrawRect(iconPosX_FX2 - 10, iconPosY_FX2 - 10, iconSize + 20, iconSize + 20);
 800abea:	4d18      	ldr	r5, [pc, #96]	; (800ac4c <TouchScreen_Handler+0x284>)
 800abec:	682b      	ldr	r3, [r5, #0]
 800abee:	3314      	adds	r3, #20
 800abf0:	b29a      	uxth	r2, r3
 800abf2:	4b1f      	ldr	r3, [pc, #124]	; (800ac70 <TouchScreen_Handler+0x2a8>)
 800abf4:	6819      	ldr	r1, [r3, #0]
 800abf6:	390a      	subs	r1, #10
 800abf8:	4b1c      	ldr	r3, [pc, #112]	; (800ac6c <TouchScreen_Handler+0x2a4>)
 800abfa:	6818      	ldr	r0, [r3, #0]
 800abfc:	380a      	subs	r0, #10
 800abfe:	4613      	mov	r3, r2
 800ac00:	b289      	uxth	r1, r1
 800ac02:	b280      	uxth	r0, r0
 800ac04:	f7f6 ff62 	bl	8001acc <BSP_LCD_DrawRect>
					BSP_LCD_DrawRect(iconPosX_FX3 - 10, iconPosY_FX3 - 10, iconSize + 20, iconSize + 20);
 800ac08:	682b      	ldr	r3, [r5, #0]
 800ac0a:	3314      	adds	r3, #20
 800ac0c:	b29a      	uxth	r2, r3
 800ac0e:	4b1a      	ldr	r3, [pc, #104]	; (800ac78 <TouchScreen_Handler+0x2b0>)
 800ac10:	6819      	ldr	r1, [r3, #0]
 800ac12:	390a      	subs	r1, #10
 800ac14:	4b17      	ldr	r3, [pc, #92]	; (800ac74 <TouchScreen_Handler+0x2ac>)
 800ac16:	6818      	ldr	r0, [r3, #0]
 800ac18:	380a      	subs	r0, #10
 800ac1a:	4613      	mov	r3, r2
 800ac1c:	b289      	uxth	r1, r1
 800ac1e:	b280      	uxth	r0, r0
 800ac20:	f7f6 ff54 	bl	8001acc <BSP_LCD_DrawRect>
					BSP_LCD_DrawRect(iconPosX_FX4 - 10, iconPosY_FX4 - 10, iconSize + 20, iconSize + 20);
 800ac24:	682a      	ldr	r2, [r5, #0]
 800ac26:	3214      	adds	r2, #20
 800ac28:	b292      	uxth	r2, r2
 800ac2a:	4b15      	ldr	r3, [pc, #84]	; (800ac80 <TouchScreen_Handler+0x2b8>)
 800ac2c:	6819      	ldr	r1, [r3, #0]
 800ac2e:	390a      	subs	r1, #10
 800ac30:	4b12      	ldr	r3, [pc, #72]	; (800ac7c <TouchScreen_Handler+0x2b4>)
 800ac32:	6818      	ldr	r0, [r3, #0]
 800ac34:	380a      	subs	r0, #10
 800ac36:	4613      	mov	r3, r2
 800ac38:	b289      	uxth	r1, r1
 800ac3a:	b280      	uxth	r0, r0
 800ac3c:	f7f6 ff46 	bl	8001acc <BSP_LCD_DrawRect>
					fx_selection_state = FX_STATE_1;
 800ac40:	4625      	mov	r5, r4
 800ac42:	e700      	b.n	800aa46 <TouchScreen_Handler+0x7e>
 800ac44:	200464d0 	.word	0x200464d0
 800ac48:	20006094 	.word	0x20006094
 800ac4c:	20006088 	.word	0x20006088
 800ac50:	20046474 	.word	0x20046474
 800ac54:	ffd3d3d3 	.word	0xffd3d3d3
 800ac58:	20006340 	.word	0x20006340
 800ac5c:	200463a8 	.word	0x200463a8
 800ac60:	2000175c 	.word	0x2000175c
 800ac64:	20006070 	.word	0x20006070
 800ac68:	200463a4 	.word	0x200463a4
 800ac6c:	200464dc 	.word	0x200464dc
 800ac70:	2000608c 	.word	0x2000608c
 800ac74:	2000639c 	.word	0x2000639c
 800ac78:	20006108 	.word	0x20006108
 800ac7c:	2000633c 	.word	0x2000633c
 800ac80:	20005e24 	.word	0x20005e24
					BSP_LCD_DrawRect(iconPosX_FX2 - 10, iconPosY_FX2 - 10, iconSize + 20, iconSize + 20);
 800ac84:	3214      	adds	r2, #20
 800ac86:	b292      	uxth	r2, r2
 800ac88:	390a      	subs	r1, #10
 800ac8a:	380a      	subs	r0, #10
 800ac8c:	4613      	mov	r3, r2
 800ac8e:	b289      	uxth	r1, r1
 800ac90:	b280      	uxth	r0, r0
 800ac92:	f7f6 ff1b 	bl	8001acc <BSP_LCD_DrawRect>
					BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 800ac96:	485c      	ldr	r0, [pc, #368]	; (800ae08 <TouchScreen_Handler+0x440>)
 800ac98:	f7f6 fe8a 	bl	80019b0 <BSP_LCD_SetTextColor>
					BSP_LCD_DrawRect(iconPosX_FX1 - 10, iconPosY_FX1 - 10, iconSize + 20, iconSize + 20);
 800ac9c:	4c5b      	ldr	r4, [pc, #364]	; (800ae0c <TouchScreen_Handler+0x444>)
 800ac9e:	6823      	ldr	r3, [r4, #0]
 800aca0:	3314      	adds	r3, #20
 800aca2:	b29a      	uxth	r2, r3
 800aca4:	4b5a      	ldr	r3, [pc, #360]	; (800ae10 <TouchScreen_Handler+0x448>)
 800aca6:	6819      	ldr	r1, [r3, #0]
 800aca8:	390a      	subs	r1, #10
 800acaa:	4b5a      	ldr	r3, [pc, #360]	; (800ae14 <TouchScreen_Handler+0x44c>)
 800acac:	6818      	ldr	r0, [r3, #0]
 800acae:	380a      	subs	r0, #10
 800acb0:	4613      	mov	r3, r2
 800acb2:	b289      	uxth	r1, r1
 800acb4:	b280      	uxth	r0, r0
 800acb6:	f7f6 ff09 	bl	8001acc <BSP_LCD_DrawRect>
					BSP_LCD_DrawRect(iconPosX_FX3 - 10, iconPosY_FX3 - 10, iconSize + 20, iconSize + 20);
 800acba:	6823      	ldr	r3, [r4, #0]
 800acbc:	3314      	adds	r3, #20
 800acbe:	b29a      	uxth	r2, r3
 800acc0:	4b55      	ldr	r3, [pc, #340]	; (800ae18 <TouchScreen_Handler+0x450>)
 800acc2:	6819      	ldr	r1, [r3, #0]
 800acc4:	390a      	subs	r1, #10
 800acc6:	4b55      	ldr	r3, [pc, #340]	; (800ae1c <TouchScreen_Handler+0x454>)
 800acc8:	6818      	ldr	r0, [r3, #0]
 800acca:	380a      	subs	r0, #10
 800accc:	4613      	mov	r3, r2
 800acce:	b289      	uxth	r1, r1
 800acd0:	b280      	uxth	r0, r0
 800acd2:	f7f6 fefb 	bl	8001acc <BSP_LCD_DrawRect>
					BSP_LCD_DrawRect(iconPosX_FX4 - 10, iconPosY_FX4 - 10, iconSize + 20, iconSize + 20);
 800acd6:	6822      	ldr	r2, [r4, #0]
 800acd8:	3214      	adds	r2, #20
 800acda:	b292      	uxth	r2, r2
 800acdc:	4b50      	ldr	r3, [pc, #320]	; (800ae20 <TouchScreen_Handler+0x458>)
 800acde:	6819      	ldr	r1, [r3, #0]
 800ace0:	390a      	subs	r1, #10
 800ace2:	4b50      	ldr	r3, [pc, #320]	; (800ae24 <TouchScreen_Handler+0x45c>)
 800ace4:	6818      	ldr	r0, [r3, #0]
 800ace6:	380a      	subs	r0, #10
 800ace8:	4613      	mov	r3, r2
 800acea:	b289      	uxth	r1, r1
 800acec:	b280      	uxth	r0, r0
 800acee:	f7f6 feed 	bl	8001acc <BSP_LCD_DrawRect>
					fx_selection_state = FX_STATE_2;
 800acf2:	2502      	movs	r5, #2
 800acf4:	e6a7      	b.n	800aa46 <TouchScreen_Handler+0x7e>
					BSP_LCD_DrawRect(iconPosX_FX3 - 10, iconPosY_FX3 - 10, iconSize + 20, iconSize + 20);
 800acf6:	3214      	adds	r2, #20
 800acf8:	b292      	uxth	r2, r2
 800acfa:	390a      	subs	r1, #10
 800acfc:	380a      	subs	r0, #10
 800acfe:	4613      	mov	r3, r2
 800ad00:	b289      	uxth	r1, r1
 800ad02:	b280      	uxth	r0, r0
 800ad04:	f7f6 fee2 	bl	8001acc <BSP_LCD_DrawRect>
					BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 800ad08:	483f      	ldr	r0, [pc, #252]	; (800ae08 <TouchScreen_Handler+0x440>)
 800ad0a:	f7f6 fe51 	bl	80019b0 <BSP_LCD_SetTextColor>
					BSP_LCD_DrawRect(iconPosX_FX1 - 10, iconPosY_FX1 - 10, iconSize + 20, iconSize + 20);
 800ad0e:	4c3f      	ldr	r4, [pc, #252]	; (800ae0c <TouchScreen_Handler+0x444>)
 800ad10:	6823      	ldr	r3, [r4, #0]
 800ad12:	3314      	adds	r3, #20
 800ad14:	b29a      	uxth	r2, r3
 800ad16:	4b3e      	ldr	r3, [pc, #248]	; (800ae10 <TouchScreen_Handler+0x448>)
 800ad18:	6819      	ldr	r1, [r3, #0]
 800ad1a:	390a      	subs	r1, #10
 800ad1c:	4b3d      	ldr	r3, [pc, #244]	; (800ae14 <TouchScreen_Handler+0x44c>)
 800ad1e:	6818      	ldr	r0, [r3, #0]
 800ad20:	380a      	subs	r0, #10
 800ad22:	4613      	mov	r3, r2
 800ad24:	b289      	uxth	r1, r1
 800ad26:	b280      	uxth	r0, r0
 800ad28:	f7f6 fed0 	bl	8001acc <BSP_LCD_DrawRect>
					BSP_LCD_DrawRect(iconPosX_FX2 - 10, iconPosY_FX2 - 10, iconSize + 20, iconSize + 20);
 800ad2c:	6823      	ldr	r3, [r4, #0]
 800ad2e:	3314      	adds	r3, #20
 800ad30:	b29a      	uxth	r2, r3
 800ad32:	4b3d      	ldr	r3, [pc, #244]	; (800ae28 <TouchScreen_Handler+0x460>)
 800ad34:	6819      	ldr	r1, [r3, #0]
 800ad36:	390a      	subs	r1, #10
 800ad38:	4b3c      	ldr	r3, [pc, #240]	; (800ae2c <TouchScreen_Handler+0x464>)
 800ad3a:	6818      	ldr	r0, [r3, #0]
 800ad3c:	380a      	subs	r0, #10
 800ad3e:	4613      	mov	r3, r2
 800ad40:	b289      	uxth	r1, r1
 800ad42:	b280      	uxth	r0, r0
 800ad44:	f7f6 fec2 	bl	8001acc <BSP_LCD_DrawRect>
					BSP_LCD_DrawRect(iconPosX_FX4 - 10, iconPosY_FX4 - 10, iconSize + 20, iconSize + 20);
 800ad48:	6822      	ldr	r2, [r4, #0]
 800ad4a:	3214      	adds	r2, #20
 800ad4c:	b292      	uxth	r2, r2
 800ad4e:	4b34      	ldr	r3, [pc, #208]	; (800ae20 <TouchScreen_Handler+0x458>)
 800ad50:	6819      	ldr	r1, [r3, #0]
 800ad52:	390a      	subs	r1, #10
 800ad54:	4b33      	ldr	r3, [pc, #204]	; (800ae24 <TouchScreen_Handler+0x45c>)
 800ad56:	6818      	ldr	r0, [r3, #0]
 800ad58:	380a      	subs	r0, #10
 800ad5a:	4613      	mov	r3, r2
 800ad5c:	b289      	uxth	r1, r1
 800ad5e:	b280      	uxth	r0, r0
 800ad60:	f7f6 feb4 	bl	8001acc <BSP_LCD_DrawRect>
					fx_selection_state = FX_STATE_3;
 800ad64:	2503      	movs	r5, #3
 800ad66:	e66e      	b.n	800aa46 <TouchScreen_Handler+0x7e>
					BSP_LCD_DrawRect(iconPosX_FX4 - 10, iconPosY_FX4 - 10, iconSize + 20, iconSize + 20);
 800ad68:	3214      	adds	r2, #20
 800ad6a:	b292      	uxth	r2, r2
 800ad6c:	f1a3 010a 	sub.w	r1, r3, #10
 800ad70:	380a      	subs	r0, #10
 800ad72:	4613      	mov	r3, r2
 800ad74:	b289      	uxth	r1, r1
 800ad76:	b280      	uxth	r0, r0
 800ad78:	f7f6 fea8 	bl	8001acc <BSP_LCD_DrawRect>
					BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 800ad7c:	4822      	ldr	r0, [pc, #136]	; (800ae08 <TouchScreen_Handler+0x440>)
 800ad7e:	f7f6 fe17 	bl	80019b0 <BSP_LCD_SetTextColor>
					BSP_LCD_DrawRect(iconPosX_FX1 - 10, iconPosY_FX1 - 10, iconSize + 20, iconSize + 20);
 800ad82:	4c22      	ldr	r4, [pc, #136]	; (800ae0c <TouchScreen_Handler+0x444>)
 800ad84:	6823      	ldr	r3, [r4, #0]
 800ad86:	3314      	adds	r3, #20
 800ad88:	b29a      	uxth	r2, r3
 800ad8a:	4b21      	ldr	r3, [pc, #132]	; (800ae10 <TouchScreen_Handler+0x448>)
 800ad8c:	6819      	ldr	r1, [r3, #0]
 800ad8e:	390a      	subs	r1, #10
 800ad90:	4b20      	ldr	r3, [pc, #128]	; (800ae14 <TouchScreen_Handler+0x44c>)
 800ad92:	6818      	ldr	r0, [r3, #0]
 800ad94:	380a      	subs	r0, #10
 800ad96:	4613      	mov	r3, r2
 800ad98:	b289      	uxth	r1, r1
 800ad9a:	b280      	uxth	r0, r0
 800ad9c:	f7f6 fe96 	bl	8001acc <BSP_LCD_DrawRect>
					BSP_LCD_DrawRect(iconPosX_FX2 - 10, iconPosY_FX2 - 10, iconSize + 20, iconSize + 20);
 800ada0:	6823      	ldr	r3, [r4, #0]
 800ada2:	3314      	adds	r3, #20
 800ada4:	b29a      	uxth	r2, r3
 800ada6:	4b20      	ldr	r3, [pc, #128]	; (800ae28 <TouchScreen_Handler+0x460>)
 800ada8:	6819      	ldr	r1, [r3, #0]
 800adaa:	390a      	subs	r1, #10
 800adac:	4b1f      	ldr	r3, [pc, #124]	; (800ae2c <TouchScreen_Handler+0x464>)
 800adae:	6818      	ldr	r0, [r3, #0]
 800adb0:	380a      	subs	r0, #10
 800adb2:	4613      	mov	r3, r2
 800adb4:	b289      	uxth	r1, r1
 800adb6:	b280      	uxth	r0, r0
 800adb8:	f7f6 fe88 	bl	8001acc <BSP_LCD_DrawRect>
					BSP_LCD_DrawRect(iconPosX_FX3 - 10, iconPosY_FX3 - 10, iconSize + 20, iconSize + 20);
 800adbc:	6822      	ldr	r2, [r4, #0]
 800adbe:	3214      	adds	r2, #20
 800adc0:	b292      	uxth	r2, r2
 800adc2:	4b15      	ldr	r3, [pc, #84]	; (800ae18 <TouchScreen_Handler+0x450>)
 800adc4:	6819      	ldr	r1, [r3, #0]
 800adc6:	390a      	subs	r1, #10
 800adc8:	4b14      	ldr	r3, [pc, #80]	; (800ae1c <TouchScreen_Handler+0x454>)
 800adca:	6818      	ldr	r0, [r3, #0]
 800adcc:	380a      	subs	r0, #10
 800adce:	4613      	mov	r3, r2
 800add0:	b289      	uxth	r1, r1
 800add2:	b280      	uxth	r0, r0
 800add4:	f7f6 fe7a 	bl	8001acc <BSP_LCD_DrawRect>
					fx_selection_state = FX_STATE_4;
 800add8:	2504      	movs	r5, #4
 800adda:	e634      	b.n	800aa46 <TouchScreen_Handler+0x7e>
	int fx_selection_state = 0;
 800addc:	2500      	movs	r5, #0
	int menu_selection_state = 0;
 800adde:	462e      	mov	r6, r5
 800ade0:	e631      	b.n	800aa46 <TouchScreen_Handler+0x7e>
		if (menu_selection_state == 1) { // FX Menu
 800ade2:	2e01      	cmp	r6, #1
 800ade4:	d009      	beq.n	800adfa <TouchScreen_Handler+0x432>
		} else if (menu_selection_state == 2) { // Signal Viewer
 800ade6:	2e02      	cmp	r6, #2
 800ade8:	f47f adf8 	bne.w	800a9dc <TouchScreen_Handler+0x14>
			UI_Config_SV();
 800adec:	f7ff fb0c 	bl	800a408 <UI_Config_SV>
			menu_state = SV_MENU_STATE;
 800adf0:	4b0f      	ldr	r3, [pc, #60]	; (800ae30 <TouchScreen_Handler+0x468>)
 800adf2:	2202      	movs	r2, #2
 800adf4:	609a      	str	r2, [r3, #8]
			fx_selection_state = FX_STATE_NONE;
 800adf6:	2500      	movs	r5, #0
	return fx_selection_state;
 800adf8:	e5f0      	b.n	800a9dc <TouchScreen_Handler+0x14>
			UI_Config_FX();
 800adfa:	f7ff fd45 	bl	800a888 <UI_Config_FX>
			menu_state = FX_MENU_STATE;
 800adfe:	4b0c      	ldr	r3, [pc, #48]	; (800ae30 <TouchScreen_Handler+0x468>)
 800ae00:	2201      	movs	r2, #1
 800ae02:	609a      	str	r2, [r3, #8]
			fx_selection_state = FX_STATE_NONE;
 800ae04:	2500      	movs	r5, #0
 800ae06:	e5e9      	b.n	800a9dc <TouchScreen_Handler+0x14>
 800ae08:	ffd3d3d3 	.word	0xffd3d3d3
 800ae0c:	20006088 	.word	0x20006088
 800ae10:	200463a4 	.word	0x200463a4
 800ae14:	20006070 	.word	0x20006070
 800ae18:	20006108 	.word	0x20006108
 800ae1c:	2000639c 	.word	0x2000639c
 800ae20:	20005e24 	.word	0x20005e24
 800ae24:	2000633c 	.word	0x2000633c
 800ae28:	2000608c 	.word	0x2000608c
 800ae2c:	200464dc 	.word	0x200464dc
 800ae30:	2000175c 	.word	0x2000175c

0800ae34 <UI_Handler>:
int UI_Handler() {
 800ae34:	b508      	push	{r3, lr}
	Button_Handler();
 800ae36:	f7ff fd11 	bl	800a85c <Button_Handler>
	return TouchScreen_Handler();
 800ae3a:	f7ff fdc5 	bl	800a9c8 <TouchScreen_Handler>
}
 800ae3e:	bd08      	pop	{r3, pc}

0800ae40 <JPEG_IRQHandler>:

//
//
// -- Interrupt & Callback FUnctions -----
//
void JPEG_IRQHandler(void) {
 800ae40:	b508      	push	{r3, lr}
	HAL_JPEG_IRQHandler(&hjpeg); // Pass to HAL
 800ae42:	4802      	ldr	r0, [pc, #8]	; (800ae4c <JPEG_IRQHandler+0xc>)
 800ae44:	f7fb fa05 	bl	8006252 <HAL_JPEG_IRQHandler>
}
 800ae48:	bd08      	pop	{r3, pc}
 800ae4a:	bf00      	nop
 800ae4c:	20006344 	.word	0x20006344

0800ae50 <HAL_JPEG_GetDataCallback>:

void HAL_JPEG_GetDataCallback(JPEG_HandleTypeDef *hjpeg, uint32_t NbDecodedData) {
 800ae50:	b508      	push	{r3, lr}
	HAL_JPEG_ConfigInputBuffer(hjpeg,(uint8_t *)jpeg_input_buffer, JPEG_BUFFER_SIZE);
 800ae52:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800ae56:	4902      	ldr	r1, [pc, #8]	; (800ae60 <HAL_JPEG_GetDataCallback+0x10>)
 800ae58:	f7fa ff6a 	bl	8005d30 <HAL_JPEG_ConfigInputBuffer>
}
 800ae5c:	bd08      	pop	{r3, pc}
 800ae5e:	bf00      	nop
 800ae60:	200063a0 	.word	0x200063a0

0800ae64 <HAL_JPEG_DataReadyCallback>:

void HAL_JPEG_DataReadyCallback(JPEG_HandleTypeDef *hjpeg, uint8_t *pDataOut, uint32_t OutDataLength) {
 800ae64:	b508      	push	{r3, lr}
	OutputBufferAddress += JPEG_BUFFER_SIZE;
 800ae66:	4b04      	ldr	r3, [pc, #16]	; (800ae78 <HAL_JPEG_DataReadyCallback+0x14>)
 800ae68:	6a1a      	ldr	r2, [r3, #32]
 800ae6a:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae6e:	621a      	str	r2, [r3, #32]
	HAL_JPEG_ConfigOutputBuffer(hjpeg, (uint8_t *)jpeg_output_buffer, OutputBufferAddress);
 800ae70:	6859      	ldr	r1, [r3, #4]
 800ae72:	f7fa ff60 	bl	8005d36 <HAL_JPEG_ConfigOutputBuffer>
}
 800ae76:	bd08      	pop	{r3, pc}
 800ae78:	2000008c 	.word	0x2000008c

0800ae7c <HAL_JPEG_DecodeCpltCallback>:

void HAL_JPEG_DecodeCpltCallback(JPEG_HandleTypeDef *hjpeg) {
	JPEG_DECODE_COMPLETE = 1;
 800ae7c:	4b01      	ldr	r3, [pc, #4]	; (800ae84 <HAL_JPEG_DecodeCpltCallback+0x8>)
 800ae7e:	2201      	movs	r2, #1
 800ae80:	601a      	str	r2, [r3, #0]
}
 800ae82:	4770      	bx	lr
 800ae84:	2000175c 	.word	0x2000175c

0800ae88 <HAL_JPEG_InfoReadyCallback>:
		printf("\r\nError Code: Unknown");
	fflush(stdout);
}

// Adjust the width to be a multiple of 8 or 16 when JPEG header has been parsed
void HAL_JPEG_InfoReadyCallback(JPEG_HandleTypeDef *hjpeg, JPEG_ConfTypeDef *pInfo) {
 800ae88:	b508      	push	{r3, lr}
 800ae8a:	4608      	mov	r0, r1
	// Have to add padding for DMA2D
	if(pInfo->ChromaSubsampling == JPEG_420_SUBSAMPLING) {
 800ae8c:	684a      	ldr	r2, [r1, #4]
 800ae8e:	2a01      	cmp	r2, #1
 800ae90:	d018      	beq.n	800aec4 <HAL_JPEG_InfoReadyCallback+0x3c>

		if((pInfo->ImageHeight % 16) != 0)
			pInfo->ImageHeight += (16 - (pInfo->ImageHeight % 16));
	}

	if(pInfo->ChromaSubsampling == JPEG_422_SUBSAMPLING) {
 800ae92:	2a02      	cmp	r2, #2
 800ae94:	d027      	beq.n	800aee6 <HAL_JPEG_InfoReadyCallback+0x5e>

		if((pInfo->ImageHeight % 8) != 0)
			pInfo->ImageHeight += (8 - (pInfo->ImageHeight % 8));
	}

	if(pInfo->ChromaSubsampling == JPEG_444_SUBSAMPLING) {
 800ae96:	b97a      	cbnz	r2, 800aeb8 <HAL_JPEG_InfoReadyCallback+0x30>
		if((pInfo->ImageWidth % 8) != 0)
 800ae98:	68c3      	ldr	r3, [r0, #12]
 800ae9a:	f013 0f07 	tst.w	r3, #7
 800ae9e:	d003      	beq.n	800aea8 <HAL_JPEG_InfoReadyCallback+0x20>
			pInfo->ImageWidth += (8 - (pInfo->ImageWidth % 8));
 800aea0:	f023 0307 	bic.w	r3, r3, #7
 800aea4:	3308      	adds	r3, #8
 800aea6:	60c3      	str	r3, [r0, #12]

		if((pInfo->ImageHeight % 8) != 0)
 800aea8:	6883      	ldr	r3, [r0, #8]
 800aeaa:	f013 0f07 	tst.w	r3, #7
 800aeae:	d003      	beq.n	800aeb8 <HAL_JPEG_InfoReadyCallback+0x30>
			pInfo->ImageHeight += (8 - (pInfo->ImageHeight % 8));
 800aeb0:	f023 0307 	bic.w	r3, r3, #7
 800aeb4:	3308      	adds	r3, #8
 800aeb6:	6083      	str	r3, [r0, #8]
	}

	if(JPEG_GetDecodeColorConvertFunc(pInfo, &pConvert_Function, &MCU_TotalNb) != HAL_OK) {
 800aeb8:	4a15      	ldr	r2, [pc, #84]	; (800af10 <HAL_JPEG_InfoReadyCallback+0x88>)
 800aeba:	4916      	ldr	r1, [pc, #88]	; (800af14 <HAL_JPEG_InfoReadyCallback+0x8c>)
 800aebc:	f7ff f838 	bl	8009f30 <JPEG_GetDecodeColorConvertFunc>
 800aec0:	bb10      	cbnz	r0, 800af08 <HAL_JPEG_InfoReadyCallback+0x80>
		printf("Error getting DecodeColorConvertFunct\r\n");
		while(1);
	}
}
 800aec2:	bd08      	pop	{r3, pc}
		if((pInfo->ImageWidth % 16) != 0)
 800aec4:	68cb      	ldr	r3, [r1, #12]
 800aec6:	f013 0f0f 	tst.w	r3, #15
 800aeca:	d003      	beq.n	800aed4 <HAL_JPEG_InfoReadyCallback+0x4c>
			pInfo->ImageWidth += (16 - (pInfo->ImageWidth % 16));
 800aecc:	f023 030f 	bic.w	r3, r3, #15
 800aed0:	3310      	adds	r3, #16
 800aed2:	60cb      	str	r3, [r1, #12]
		if((pInfo->ImageHeight % 16) != 0)
 800aed4:	6883      	ldr	r3, [r0, #8]
 800aed6:	f013 0f0f 	tst.w	r3, #15
 800aeda:	d0da      	beq.n	800ae92 <HAL_JPEG_InfoReadyCallback+0xa>
			pInfo->ImageHeight += (16 - (pInfo->ImageHeight % 16));
 800aedc:	f023 030f 	bic.w	r3, r3, #15
 800aee0:	3310      	adds	r3, #16
 800aee2:	6083      	str	r3, [r0, #8]
 800aee4:	e7d5      	b.n	800ae92 <HAL_JPEG_InfoReadyCallback+0xa>
		if((pInfo->ImageWidth % 16) != 0)
 800aee6:	68c3      	ldr	r3, [r0, #12]
 800aee8:	f013 0f0f 	tst.w	r3, #15
 800aeec:	d003      	beq.n	800aef6 <HAL_JPEG_InfoReadyCallback+0x6e>
			pInfo->ImageWidth += (16 - (pInfo->ImageWidth % 16));
 800aeee:	f023 030f 	bic.w	r3, r3, #15
 800aef2:	3310      	adds	r3, #16
 800aef4:	60c3      	str	r3, [r0, #12]
		if((pInfo->ImageHeight % 8) != 0)
 800aef6:	6883      	ldr	r3, [r0, #8]
 800aef8:	f013 0f07 	tst.w	r3, #7
 800aefc:	d0cb      	beq.n	800ae96 <HAL_JPEG_InfoReadyCallback+0xe>
			pInfo->ImageHeight += (8 - (pInfo->ImageHeight % 8));
 800aefe:	f023 0307 	bic.w	r3, r3, #7
 800af02:	3308      	adds	r3, #8
 800af04:	6083      	str	r3, [r0, #8]
 800af06:	e7c6      	b.n	800ae96 <HAL_JPEG_InfoReadyCallback+0xe>
		printf("Error getting DecodeColorConvertFunct\r\n");
 800af08:	4803      	ldr	r0, [pc, #12]	; (800af18 <HAL_JPEG_InfoReadyCallback+0x90>)
 800af0a:	f000 fcfb 	bl	800b904 <puts>
		while(1);
 800af0e:	e7fe      	b.n	800af0e <HAL_JPEG_InfoReadyCallback+0x86>
 800af10:	20001768 	.word	0x20001768
 800af14:	200463a0 	.word	0x200463a0
 800af18:	08010a94 	.word	0x08010a94

0800af1c <SystemClock_Config>:
  *            Main regulator output voltage  = Scale1 mode
  *            Flash Latency(WS)              = 7
  * @param  None
  * @retval None
  */
void SystemClock_Config(void) {
 800af1c:	b500      	push	{lr}
 800af1e:	b093      	sub	sp, #76	; 0x4c
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800af20:	2301      	movs	r3, #1
 800af22:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800af24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800af28:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800af2a:	2302      	movs	r3, #2
 800af2c:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800af2e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800af32:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.PLL.PLLM = 25;
 800af34:	2219      	movs	r2, #25
 800af36:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.PLL.PLLN = 432;
 800af38:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 800af3c:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800af3e:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800af40:	2309      	movs	r3, #9
 800af42:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = 7;
 800af44:	2307      	movs	r3, #7
 800af46:	930c      	str	r3, [sp, #48]	; 0x30

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800af48:	4668      	mov	r0, sp
 800af4a:	f7fb fb85 	bl	8006658 <HAL_RCC_OscConfig>
  if(ret != HAL_OK) {
 800af4e:	b100      	cbz	r0, 800af52 <SystemClock_Config+0x36>
    while(1) { ; }
 800af50:	e7fe      	b.n	800af50 <SystemClock_Config+0x34>
  }

  /* Activate the OverDrive to reach the 216 MHz Frequency */
  ret = HAL_PWREx_EnableOverDrive();
 800af52:	f7fb fb43 	bl	80065dc <HAL_PWREx_EnableOverDrive>
  if(ret != HAL_OK) {
 800af56:	b100      	cbz	r0, 800af5a <SystemClock_Config+0x3e>
    while(1) { ; }
 800af58:	e7fe      	b.n	800af58 <SystemClock_Config+0x3c>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800af5a:	230f      	movs	r3, #15
 800af5c:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800af5e:	2302      	movs	r3, #2
 800af60:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800af62:	2300      	movs	r3, #0
 800af64:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800af66:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800af6a:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800af6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800af70:	9311      	str	r3, [sp, #68]	; 0x44

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 800af72:	2107      	movs	r1, #7
 800af74:	a80d      	add	r0, sp, #52	; 0x34
 800af76:	f7fb fdc7 	bl	8006b08 <HAL_RCC_ClockConfig>
  if(ret != HAL_OK) {
 800af7a:	b100      	cbz	r0, 800af7e <SystemClock_Config+0x62>
    while(1) { ; }
 800af7c:	e7fe      	b.n	800af7c <SystemClock_Config+0x60>
  }
}
 800af7e:	b013      	add	sp, #76	; 0x4c
 800af80:	f85d fb04 	ldr.w	pc, [sp], #4

0800af84 <CPU_CACHE_Enable>:

// Enables CPU Instruction and Data Caches
void CPU_CACHE_Enable(void) {
 800af84:	b410      	push	{r4}
  __ASM volatile ("dsb 0xF":::"memory");
 800af86:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800af8a:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800af8e:	4b1a      	ldr	r3, [pc, #104]	; (800aff8 <CPU_CACHE_Enable+0x74>)
 800af90:	2100      	movs	r1, #0
 800af92:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800af96:	695a      	ldr	r2, [r3, #20]
 800af98:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800af9c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800af9e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800afa2:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
 800afa6:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800afaa:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 800afae:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800afb2:	f3c0 324e 	ubfx	r2, r0, #13, #15
 800afb6:	e000      	b.n	800afba <CPU_CACHE_Enable+0x36>
    } while(sets--);
 800afb8:	461a      	mov	r2, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800afba:	f3c0 01c9 	ubfx	r1, r0, #3, #10
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800afbe:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800afc2:	ea03 1342 	and.w	r3, r3, r2, lsl #5
 800afc6:	ea43 7381 	orr.w	r3, r3, r1, lsl #30
 800afca:	4c0b      	ldr	r4, [pc, #44]	; (800aff8 <CPU_CACHE_Enable+0x74>)
 800afcc:	f8c4 3260 	str.w	r3, [r4, #608]	; 0x260
      } while (ways--);
 800afd0:	460b      	mov	r3, r1
 800afd2:	3901      	subs	r1, #1
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d1f2      	bne.n	800afbe <CPU_CACHE_Enable+0x3a>
    } while(sets--);
 800afd8:	1e53      	subs	r3, r2, #1
 800afda:	2a00      	cmp	r2, #0
 800afdc:	d1ec      	bne.n	800afb8 <CPU_CACHE_Enable+0x34>
 800afde:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800afe2:	6963      	ldr	r3, [r4, #20]
 800afe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800afe8:	6163      	str	r3, [r4, #20]
 800afea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800afee:	f3bf 8f6f 	isb	sy
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
 800aff2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aff6:	4770      	bx	lr
 800aff8:	e000ed00 	.word	0xe000ed00

0800affc <Sys_Init>:

// Unified System Initialization (equivalent of current MPS Sys_Init())
void Sys_Init(void) {
 800affc:	b508      	push	{r3, lr}
	//Initialize the system
	CPU_CACHE_Enable();		// Enable CPU Caching
 800affe:	f7ff ffc1 	bl	800af84 <CPU_CACHE_Enable>
	HAL_Init();				// Initialize HAL
 800b002:	f7f8 fdf1 	bl	8003be8 <HAL_Init>
	SystemClock_Config(); 	// Configure the system clock to 216 MHz
 800b006:	f7ff ff89 	bl	800af1c <SystemClock_Config>
		- Stop Bit = No Stop bits
		- Parity = None
		- BaudRate = 115200 baud
		- Hardware flow control disabled (RTS and CTS signals)
	*/
	initUart(&USB_UART, 115200, USART1);
 800b00a:	4a04      	ldr	r2, [pc, #16]	; (800b01c <Sys_Init+0x20>)
 800b00c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800b010:	4803      	ldr	r0, [pc, #12]	; (800b020 <Sys_Init+0x24>)
 800b012:	f000 f8eb 	bl	800b1ec <initUart>

	/* Initialization for setting up JPEG Color Conversion */
	JPEG_InitColorTables();
 800b016:	f7ff f819 	bl	800a04c <JPEG_InitColorTables>

}
 800b01a:	bd08      	pop	{r3, pc}
 800b01c:	40011000 	.word	0x40011000
 800b020:	20006098 	.word	0x20006098

0800b024 <SysTick_Handler>:

// This function is what makes everything work
// Don't touch it...
// (Increments the system clock)
void SysTick_Handler(void) {
 800b024:	b508      	push	{r3, lr}
  HAL_IncTick();
 800b026:	f7f8 fdeb 	bl	8003c00 <HAL_IncTick>
}
 800b02a:	bd08      	pop	{r3, pc}

0800b02c <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 800b02c:	b508      	push	{r3, lr}

  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/
	Sys_Init();
 800b02e:	f7ff ffe5 	bl	800affc <Sys_Init>
	UI_Init();
 800b032:	f7ff fb27 	bl	800a684 <UI_Init>
	  Audio_Init();
 800b036:	f7ff f80d 	bl	800a054 <Audio_Init>
  /* Initialize all configured peripherals */


  /* USER CODE BEGIN 2 */

  printf("Connected to STM32F769I-Discovery USART 1\r\n");
 800b03a:	4813      	ldr	r0, [pc, #76]	; (800b088 <main+0x5c>)
 800b03c:	f000 fc62 	bl	800b904 <puts>
  printf("\r\n");
 800b040:	4812      	ldr	r0, [pc, #72]	; (800b08c <main+0x60>)
 800b042:	f000 fc5f 	bl	800b904 <puts>
 800b046:	e00e      	b.n	800b066 <main+0x3a>
  			 if (audio_rec_buffer_state == BUFFER_OFFSET_HALF)
  			 {
  				 CopyBuffer(&audio_out_buffer[0], &audio_in_buffer[0], RECORD_BUFFER_SIZE / 2);
  			 } else {
  				 /* if(audio_rec_buffer_state == BUFFER_OFFSET_FULL)*/
  				 CopyBuffer(&audio_out_buffer[RECORD_BUFFER_SIZE / 2],
 800b048:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b04c:	4910      	ldr	r1, [pc, #64]	; (800b090 <main+0x64>)
 800b04e:	4811      	ldr	r0, [pc, #68]	; (800b094 <main+0x68>)
 800b050:	f000 f8f4 	bl	800b23c <CopyBuffer>
  							  &audio_in_buffer[RECORD_BUFFER_SIZE / 2],
  											RECORD_BUFFER_SIZE / 2);
  			 }
  			 /* Wait for next data */
  			 audio_rec_buffer_state = BUFFER_OFFSET_NONE;
 800b054:	4b10      	ldr	r3, [pc, #64]	; (800b098 <main+0x6c>)
 800b056:	2200      	movs	r2, #0
 800b058:	601a      	str	r2, [r3, #0]
  		 }
  		 if (audio_tx_buffer_state)
 800b05a:	4b10      	ldr	r3, [pc, #64]	; (800b09c <main+0x70>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	b113      	cbz	r3, 800b066 <main+0x3a>
  		 {
  			 audio_tx_buffer_state = 0;
 800b060:	4b0e      	ldr	r3, [pc, #56]	; (800b09c <main+0x70>)
 800b062:	2200      	movs	r2, #0
 800b064:	601a      	str	r2, [r3, #0]
	  	  fx_state = UI_Handler();
 800b066:	f7ff fee5 	bl	800ae34 <UI_Handler>
  		 if (audio_rec_buffer_state != BUFFER_OFFSET_NONE)
 800b06a:	4b0b      	ldr	r3, [pc, #44]	; (800b098 <main+0x6c>)
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d0f3      	beq.n	800b05a <main+0x2e>
  			 if (audio_rec_buffer_state == BUFFER_OFFSET_HALF)
 800b072:	4b09      	ldr	r3, [pc, #36]	; (800b098 <main+0x6c>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	2b01      	cmp	r3, #1
 800b078:	d1e6      	bne.n	800b048 <main+0x1c>
  				 CopyBuffer(&audio_out_buffer[0], &audio_in_buffer[0], RECORD_BUFFER_SIZE / 2);
 800b07a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b07e:	4908      	ldr	r1, [pc, #32]	; (800b0a0 <main+0x74>)
 800b080:	4808      	ldr	r0, [pc, #32]	; (800b0a4 <main+0x78>)
 800b082:	f000 f8db 	bl	800b23c <CopyBuffer>
 800b086:	e7e5      	b.n	800b054 <main+0x28>
 800b088:	08010ad8 	.word	0x08010ad8
 800b08c:	080108dc 	.word	0x080108dc
 800b090:	20004e1c 	.word	0x20004e1c
 800b094:	20002e18 	.word	0x20002e18
 800b098:	20005e1c 	.word	0x20005e1c
 800b09c:	20003e18 	.word	0x20003e18
 800b0a0:	20003e1c 	.word	0x20003e1c
 800b0a4:	20001e18 	.word	0x20001e18

0800b0a8 <DMA2_Stream4_IRQHandler>:
/* please refer to the startup file (startup_stm32f7xx.s).                    */
/******************************************************************************/

/* ISR Handlers */
void DMA2_Stream4_IRQHandler(void)
{
 800b0a8:	b508      	push	{r3, lr}
	HAL_DMA_IRQHandler(haudio_in_sai.hdmarx);
 800b0aa:	4b02      	ldr	r3, [pc, #8]	; (800b0b4 <DMA2_Stream4_IRQHandler+0xc>)
 800b0ac:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800b0ae:	f7f8 ff85 	bl	8003fbc <HAL_DMA_IRQHandler>
}
 800b0b2:	bd08      	pop	{r3, pc}
 800b0b4:	200017d0 	.word	0x200017d0

0800b0b8 <DMA2_Stream1_IRQHandler>:

void DMA2_Stream1_IRQHandler(void)
{
 800b0b8:	b508      	push	{r3, lr}
	HAL_DMA_IRQHandler(haudio_out_sai.hdmatx);
 800b0ba:	4b02      	ldr	r3, [pc, #8]	; (800b0c4 <DMA2_Stream1_IRQHandler+0xc>)
 800b0bc:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800b0be:	f7f8 ff7d 	bl	8003fbc <HAL_DMA_IRQHandler>
}
 800b0c2:	bd08      	pop	{r3, pc}
 800b0c4:	200018b4 	.word	0x200018b4

0800b0c8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800b0c8:	b410      	push	{r4}
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800b0ca:	4a0f      	ldr	r2, [pc, #60]	; (800b108 <SystemInit+0x40>)
 800b0cc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b0d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b0d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800b0d8:	4b0c      	ldr	r3, [pc, #48]	; (800b10c <SystemInit+0x44>)
 800b0da:	6819      	ldr	r1, [r3, #0]
 800b0dc:	f041 0101 	orr.w	r1, r1, #1
 800b0e0:	6019      	str	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800b0e2:	2000      	movs	r0, #0
 800b0e4:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800b0e6:	681c      	ldr	r4, [r3, #0]
 800b0e8:	4909      	ldr	r1, [pc, #36]	; (800b110 <SystemInit+0x48>)
 800b0ea:	4021      	ands	r1, r4
 800b0ec:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800b0ee:	4909      	ldr	r1, [pc, #36]	; (800b114 <SystemInit+0x4c>)
 800b0f0:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800b0f2:	6819      	ldr	r1, [r3, #0]
 800b0f4:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 800b0f8:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800b0fa:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800b0fc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b100:	6093      	str	r3, [r2, #8]
#endif
}
 800b102:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b106:	4770      	bx	lr
 800b108:	e000ed00 	.word	0xe000ed00
 800b10c:	40023800 	.word	0x40023800
 800b110:	fef6ffff 	.word	0xfef6ffff
 800b114:	24003010 	.word	0x24003010

0800b118 <HAL_UART_MspInit>:
#include "uart.h"

// Initialize Hardware Resources
// Peripheral's clock enable
// Peripheral's GPIO Configuration
void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 800b118:	b530      	push	{r4, r5, lr}
 800b11a:	b08b      	sub	sp, #44	; 0x2c
	GPIO_InitTypeDef  GPIO_InitStruct;

	if (huart->Instance == USART1) {
 800b11c:	6803      	ldr	r3, [r0, #0]
 800b11e:	4a2e      	ldr	r2, [pc, #184]	; (800b1d8 <HAL_UART_MspInit+0xc0>)
 800b120:	4293      	cmp	r3, r2
 800b122:	d004      	beq.n	800b12e <HAL_UART_MspInit+0x16>
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //RX Config

		// Enable UART Clocking
		__USART1_CLK_ENABLE();

	} else if (huart->Instance == USART6) {
 800b124:	4a2d      	ldr	r2, [pc, #180]	; (800b1dc <HAL_UART_MspInit+0xc4>)
 800b126:	4293      	cmp	r3, r2
 800b128:	d02c      	beq.n	800b184 <HAL_UART_MspInit+0x6c>

		// Enable UART Clocking
		__USART6_CLK_ENABLE();

	}
}
 800b12a:	b00b      	add	sp, #44	; 0x2c
 800b12c:	bd30      	pop	{r4, r5, pc}
		__GPIOA_CLK_ENABLE();
 800b12e:	4c2c      	ldr	r4, [pc, #176]	; (800b1e0 <HAL_UART_MspInit+0xc8>)
 800b130:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b132:	f043 0301 	orr.w	r3, r3, #1
 800b136:	6323      	str	r3, [r4, #48]	; 0x30
 800b138:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b13a:	f003 0301 	and.w	r3, r3, #1
 800b13e:	9301      	str	r3, [sp, #4]
 800b140:	9b01      	ldr	r3, [sp, #4]
		GPIO_InitStruct.Pin       = GPIO_PIN_9;
 800b142:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b146:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800b148:	2302      	movs	r3, #2
 800b14a:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800b14c:	2301      	movs	r3, #1
 800b14e:	9307      	str	r3, [sp, #28]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 800b150:	2303      	movs	r3, #3
 800b152:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800b154:	2307      	movs	r3, #7
 800b156:	9309      	str	r3, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //TX Config
 800b158:	4d22      	ldr	r5, [pc, #136]	; (800b1e4 <HAL_UART_MspInit+0xcc>)
 800b15a:	a905      	add	r1, sp, #20
 800b15c:	4628      	mov	r0, r5
 800b15e:	f7f9 fcd3 	bl	8004b08 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_10;
 800b162:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b166:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //RX Config
 800b168:	a905      	add	r1, sp, #20
 800b16a:	4628      	mov	r0, r5
 800b16c:	f7f9 fccc 	bl	8004b08 <HAL_GPIO_Init>
		__USART1_CLK_ENABLE();
 800b170:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800b172:	f043 0310 	orr.w	r3, r3, #16
 800b176:	6463      	str	r3, [r4, #68]	; 0x44
 800b178:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800b17a:	f003 0310 	and.w	r3, r3, #16
 800b17e:	9302      	str	r3, [sp, #8]
 800b180:	9b02      	ldr	r3, [sp, #8]
 800b182:	e7d2      	b.n	800b12a <HAL_UART_MspInit+0x12>
		__GPIOC_CLK_ENABLE();
 800b184:	4c16      	ldr	r4, [pc, #88]	; (800b1e0 <HAL_UART_MspInit+0xc8>)
 800b186:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b188:	f043 0304 	orr.w	r3, r3, #4
 800b18c:	6323      	str	r3, [r4, #48]	; 0x30
 800b18e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b190:	f003 0304 	and.w	r3, r3, #4
 800b194:	9303      	str	r3, [sp, #12]
 800b196:	9b03      	ldr	r3, [sp, #12]
		GPIO_InitStruct.Pin       = GPIO_PIN_6;
 800b198:	2340      	movs	r3, #64	; 0x40
 800b19a:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800b19c:	2302      	movs	r3, #2
 800b19e:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800b1a0:	2301      	movs	r3, #1
 800b1a2:	9307      	str	r3, [sp, #28]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 800b1a4:	2303      	movs	r3, #3
 800b1a6:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800b1a8:	2308      	movs	r3, #8
 800b1aa:	9309      	str	r3, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //TX Config
 800b1ac:	4d0e      	ldr	r5, [pc, #56]	; (800b1e8 <HAL_UART_MspInit+0xd0>)
 800b1ae:	a905      	add	r1, sp, #20
 800b1b0:	4628      	mov	r0, r5
 800b1b2:	f7f9 fca9 	bl	8004b08 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 800b1b6:	2380      	movs	r3, #128	; 0x80
 800b1b8:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //RX Config
 800b1ba:	a905      	add	r1, sp, #20
 800b1bc:	4628      	mov	r0, r5
 800b1be:	f7f9 fca3 	bl	8004b08 <HAL_GPIO_Init>
		__USART6_CLK_ENABLE();
 800b1c2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800b1c4:	f043 0320 	orr.w	r3, r3, #32
 800b1c8:	6463      	str	r3, [r4, #68]	; 0x44
 800b1ca:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800b1cc:	f003 0320 	and.w	r3, r3, #32
 800b1d0:	9304      	str	r3, [sp, #16]
 800b1d2:	9b04      	ldr	r3, [sp, #16]
}
 800b1d4:	e7a9      	b.n	800b12a <HAL_UART_MspInit+0x12>
 800b1d6:	bf00      	nop
 800b1d8:	40011000 	.word	0x40011000
 800b1dc:	40011400 	.word	0x40011400
 800b1e0:	40023800 	.word	0x40023800
 800b1e4:	40020000 	.word	0x40020000
 800b1e8:	40020800 	.word	0x40020800

0800b1ec <initUart>:

//UART Initialization
void initUart(UART_HandleTypeDef* Uhand, uint32_t Baud, USART_TypeDef* Tgt) {
 800b1ec:	b508      	push	{r3, lr}
	Uhand->Instance        = Tgt;
 800b1ee:	6002      	str	r2, [r0, #0]

	Uhand->Init.BaudRate   = Baud;
 800b1f0:	6041      	str	r1, [r0, #4]
	Uhand->Init.WordLength = UART_WORDLENGTH_8B;
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	6082      	str	r2, [r0, #8]
	Uhand->Init.StopBits   = UART_STOPBITS_1;
 800b1f6:	60c2      	str	r2, [r0, #12]
	Uhand->Init.Parity     = UART_PARITY_NONE;
 800b1f8:	6102      	str	r2, [r0, #16]
	Uhand->Init.Mode       = UART_MODE_TX_RX;
 800b1fa:	210c      	movs	r1, #12
 800b1fc:	6141      	str	r1, [r0, #20]
	Uhand->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 800b1fe:	6182      	str	r2, [r0, #24]

	HAL_UART_Init(Uhand);
 800b200:	f7fd ff7d 	bl	80090fe <HAL_UART_Init>
}
 800b204:	bd08      	pop	{r3, pc}
	...

0800b208 <_write>:

============================================================================= */


// Make printf(), putchar(), etc. default to work over USB UART
int _write(int file, char *ptr, int len) {
 800b208:	b510      	push	{r4, lr}
 800b20a:	4614      	mov	r4, r2
	HAL_UART_Transmit(&USB_UART, (uint8_t*) ptr, len, 1000);
 800b20c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b210:	b292      	uxth	r2, r2
 800b212:	4802      	ldr	r0, [pc, #8]	; (800b21c <_write+0x14>)
 800b214:	f7fd fc31 	bl	8008a7a <HAL_UART_Transmit>
	return len;
}
 800b218:	4620      	mov	r0, r4
 800b21a:	bd10      	pop	{r4, pc}
 800b21c:	20006098 	.word	0x20006098

0800b220 <_read>:

// Make scanf(), getchar(), etc. default to work over USB UART
int _read(int file, char *ptr, int len) {
 800b220:	b508      	push	{r3, lr}
	*ptr = 0x00; // Clear the character buffer because scanf() is finicky
 800b222:	2200      	movs	r2, #0
 800b224:	700a      	strb	r2, [r1, #0]
	len = 1; // Again because of scanf's finickiness, len must = 1
	HAL_UART_Receive(&USB_UART, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 800b226:	f04f 33ff 	mov.w	r3, #4294967295
 800b22a:	2201      	movs	r2, #1
 800b22c:	4802      	ldr	r0, [pc, #8]	; (800b238 <_read+0x18>)
 800b22e:	f7fd fc8c 	bl	8008b4a <HAL_UART_Receive>
	return len;
}
 800b232:	2001      	movs	r0, #1
 800b234:	bd08      	pop	{r3, pc}
 800b236:	bf00      	nop
 800b238:	20006098 	.word	0x20006098

0800b23c <CopyBuffer>:

#include "util.h"

void CopyBuffer(int16_t *pbuffer1, int16_t *pbuffer2, uint16_t BufferSize){
	 uint32_t i = 0;
	 for (i = 0; i < BufferSize; i++) {
 800b23c:	2300      	movs	r3, #0
 800b23e:	429a      	cmp	r2, r3
 800b240:	d90a      	bls.n	800b258 <CopyBuffer+0x1c>
void CopyBuffer(int16_t *pbuffer1, int16_t *pbuffer2, uint16_t BufferSize){
 800b242:	b410      	push	{r4}
		 pbuffer1[i] = pbuffer2[i];
 800b244:	f931 4013 	ldrsh.w	r4, [r1, r3, lsl #1]
 800b248:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
	 for (i = 0; i < BufferSize; i++) {
 800b24c:	3301      	adds	r3, #1
 800b24e:	429a      	cmp	r2, r3
 800b250:	d8f8      	bhi.n	800b244 <CopyBuffer+0x8>
	 }
}
 800b252:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b256:	4770      	bx	lr
 800b258:	4770      	bx	lr
	...

0800b25c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800b25c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b294 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800b260:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800b262:	e003      	b.n	800b26c <LoopCopyDataInit>

0800b264 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800b264:	4b0c      	ldr	r3, [pc, #48]	; (800b298 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800b266:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800b268:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800b26a:	3104      	adds	r1, #4

0800b26c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800b26c:	480b      	ldr	r0, [pc, #44]	; (800b29c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800b26e:	4b0c      	ldr	r3, [pc, #48]	; (800b2a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800b270:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800b272:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800b274:	d3f6      	bcc.n	800b264 <CopyDataInit>
  ldr  r2, =_sbss
 800b276:	4a0b      	ldr	r2, [pc, #44]	; (800b2a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800b278:	e002      	b.n	800b280 <LoopFillZerobss>

0800b27a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800b27a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800b27c:	f842 3b04 	str.w	r3, [r2], #4

0800b280 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800b280:	4b09      	ldr	r3, [pc, #36]	; (800b2a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800b282:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800b284:	d3f9      	bcc.n	800b27a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800b286:	f7ff ff1f 	bl	800b0c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b28a:	f000 f9db 	bl	800b644 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b28e:	f7ff fecd 	bl	800b02c <main>
  bx  lr    
 800b292:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800b294:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 800b298:	08010ba4 	.word	0x08010ba4
  ldr  r0, =_sdata
 800b29c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800b2a0:	20000118 	.word	0x20000118
  ldr  r2, =_sbss
 800b2a4:	20000118 	.word	0x20000118
  ldr  r3, = _ebss
 800b2a8:	200464f4 	.word	0x200464f4

0800b2ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b2ac:	e7fe      	b.n	800b2ac <ADC_IRQHandler>
	...

0800b2b0 <__sflush_r>:
 800b2b0:	898a      	ldrh	r2, [r1, #12]
 800b2b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2b6:	4605      	mov	r5, r0
 800b2b8:	0710      	lsls	r0, r2, #28
 800b2ba:	460c      	mov	r4, r1
 800b2bc:	d458      	bmi.n	800b370 <__sflush_r+0xc0>
 800b2be:	684b      	ldr	r3, [r1, #4]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	dc05      	bgt.n	800b2d0 <__sflush_r+0x20>
 800b2c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	dc02      	bgt.n	800b2d0 <__sflush_r+0x20>
 800b2ca:	2000      	movs	r0, #0
 800b2cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b2d2:	2e00      	cmp	r6, #0
 800b2d4:	d0f9      	beq.n	800b2ca <__sflush_r+0x1a>
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b2dc:	682f      	ldr	r7, [r5, #0]
 800b2de:	602b      	str	r3, [r5, #0]
 800b2e0:	d032      	beq.n	800b348 <__sflush_r+0x98>
 800b2e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b2e4:	89a3      	ldrh	r3, [r4, #12]
 800b2e6:	075a      	lsls	r2, r3, #29
 800b2e8:	d505      	bpl.n	800b2f6 <__sflush_r+0x46>
 800b2ea:	6863      	ldr	r3, [r4, #4]
 800b2ec:	1ac0      	subs	r0, r0, r3
 800b2ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b2f0:	b10b      	cbz	r3, 800b2f6 <__sflush_r+0x46>
 800b2f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b2f4:	1ac0      	subs	r0, r0, r3
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	4602      	mov	r2, r0
 800b2fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b2fc:	6a21      	ldr	r1, [r4, #32]
 800b2fe:	4628      	mov	r0, r5
 800b300:	47b0      	blx	r6
 800b302:	1c43      	adds	r3, r0, #1
 800b304:	89a3      	ldrh	r3, [r4, #12]
 800b306:	d106      	bne.n	800b316 <__sflush_r+0x66>
 800b308:	6829      	ldr	r1, [r5, #0]
 800b30a:	291d      	cmp	r1, #29
 800b30c:	d82c      	bhi.n	800b368 <__sflush_r+0xb8>
 800b30e:	4a2a      	ldr	r2, [pc, #168]	; (800b3b8 <__sflush_r+0x108>)
 800b310:	40ca      	lsrs	r2, r1
 800b312:	07d6      	lsls	r6, r2, #31
 800b314:	d528      	bpl.n	800b368 <__sflush_r+0xb8>
 800b316:	2200      	movs	r2, #0
 800b318:	6062      	str	r2, [r4, #4]
 800b31a:	04d9      	lsls	r1, r3, #19
 800b31c:	6922      	ldr	r2, [r4, #16]
 800b31e:	6022      	str	r2, [r4, #0]
 800b320:	d504      	bpl.n	800b32c <__sflush_r+0x7c>
 800b322:	1c42      	adds	r2, r0, #1
 800b324:	d101      	bne.n	800b32a <__sflush_r+0x7a>
 800b326:	682b      	ldr	r3, [r5, #0]
 800b328:	b903      	cbnz	r3, 800b32c <__sflush_r+0x7c>
 800b32a:	6560      	str	r0, [r4, #84]	; 0x54
 800b32c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b32e:	602f      	str	r7, [r5, #0]
 800b330:	2900      	cmp	r1, #0
 800b332:	d0ca      	beq.n	800b2ca <__sflush_r+0x1a>
 800b334:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b338:	4299      	cmp	r1, r3
 800b33a:	d002      	beq.n	800b342 <__sflush_r+0x92>
 800b33c:	4628      	mov	r0, r5
 800b33e:	f000 f9b1 	bl	800b6a4 <_free_r>
 800b342:	2000      	movs	r0, #0
 800b344:	6360      	str	r0, [r4, #52]	; 0x34
 800b346:	e7c1      	b.n	800b2cc <__sflush_r+0x1c>
 800b348:	6a21      	ldr	r1, [r4, #32]
 800b34a:	2301      	movs	r3, #1
 800b34c:	4628      	mov	r0, r5
 800b34e:	47b0      	blx	r6
 800b350:	1c41      	adds	r1, r0, #1
 800b352:	d1c7      	bne.n	800b2e4 <__sflush_r+0x34>
 800b354:	682b      	ldr	r3, [r5, #0]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d0c4      	beq.n	800b2e4 <__sflush_r+0x34>
 800b35a:	2b1d      	cmp	r3, #29
 800b35c:	d001      	beq.n	800b362 <__sflush_r+0xb2>
 800b35e:	2b16      	cmp	r3, #22
 800b360:	d101      	bne.n	800b366 <__sflush_r+0xb6>
 800b362:	602f      	str	r7, [r5, #0]
 800b364:	e7b1      	b.n	800b2ca <__sflush_r+0x1a>
 800b366:	89a3      	ldrh	r3, [r4, #12]
 800b368:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b36c:	81a3      	strh	r3, [r4, #12]
 800b36e:	e7ad      	b.n	800b2cc <__sflush_r+0x1c>
 800b370:	690f      	ldr	r7, [r1, #16]
 800b372:	2f00      	cmp	r7, #0
 800b374:	d0a9      	beq.n	800b2ca <__sflush_r+0x1a>
 800b376:	0793      	lsls	r3, r2, #30
 800b378:	680e      	ldr	r6, [r1, #0]
 800b37a:	bf08      	it	eq
 800b37c:	694b      	ldreq	r3, [r1, #20]
 800b37e:	600f      	str	r7, [r1, #0]
 800b380:	bf18      	it	ne
 800b382:	2300      	movne	r3, #0
 800b384:	eba6 0807 	sub.w	r8, r6, r7
 800b388:	608b      	str	r3, [r1, #8]
 800b38a:	f1b8 0f00 	cmp.w	r8, #0
 800b38e:	dd9c      	ble.n	800b2ca <__sflush_r+0x1a>
 800b390:	6a21      	ldr	r1, [r4, #32]
 800b392:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b394:	4643      	mov	r3, r8
 800b396:	463a      	mov	r2, r7
 800b398:	4628      	mov	r0, r5
 800b39a:	47b0      	blx	r6
 800b39c:	2800      	cmp	r0, #0
 800b39e:	dc06      	bgt.n	800b3ae <__sflush_r+0xfe>
 800b3a0:	89a3      	ldrh	r3, [r4, #12]
 800b3a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3a6:	81a3      	strh	r3, [r4, #12]
 800b3a8:	f04f 30ff 	mov.w	r0, #4294967295
 800b3ac:	e78e      	b.n	800b2cc <__sflush_r+0x1c>
 800b3ae:	4407      	add	r7, r0
 800b3b0:	eba8 0800 	sub.w	r8, r8, r0
 800b3b4:	e7e9      	b.n	800b38a <__sflush_r+0xda>
 800b3b6:	bf00      	nop
 800b3b8:	20400001 	.word	0x20400001

0800b3bc <_fflush_r>:
 800b3bc:	b538      	push	{r3, r4, r5, lr}
 800b3be:	690b      	ldr	r3, [r1, #16]
 800b3c0:	4605      	mov	r5, r0
 800b3c2:	460c      	mov	r4, r1
 800b3c4:	b913      	cbnz	r3, 800b3cc <_fflush_r+0x10>
 800b3c6:	2500      	movs	r5, #0
 800b3c8:	4628      	mov	r0, r5
 800b3ca:	bd38      	pop	{r3, r4, r5, pc}
 800b3cc:	b118      	cbz	r0, 800b3d6 <_fflush_r+0x1a>
 800b3ce:	6983      	ldr	r3, [r0, #24]
 800b3d0:	b90b      	cbnz	r3, 800b3d6 <_fflush_r+0x1a>
 800b3d2:	f000 f899 	bl	800b508 <__sinit>
 800b3d6:	4b14      	ldr	r3, [pc, #80]	; (800b428 <_fflush_r+0x6c>)
 800b3d8:	429c      	cmp	r4, r3
 800b3da:	d11b      	bne.n	800b414 <_fflush_r+0x58>
 800b3dc:	686c      	ldr	r4, [r5, #4]
 800b3de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d0ef      	beq.n	800b3c6 <_fflush_r+0xa>
 800b3e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b3e8:	07d0      	lsls	r0, r2, #31
 800b3ea:	d404      	bmi.n	800b3f6 <_fflush_r+0x3a>
 800b3ec:	0599      	lsls	r1, r3, #22
 800b3ee:	d402      	bmi.n	800b3f6 <_fflush_r+0x3a>
 800b3f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b3f2:	f000 f94c 	bl	800b68e <__retarget_lock_acquire_recursive>
 800b3f6:	4628      	mov	r0, r5
 800b3f8:	4621      	mov	r1, r4
 800b3fa:	f7ff ff59 	bl	800b2b0 <__sflush_r>
 800b3fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b400:	07da      	lsls	r2, r3, #31
 800b402:	4605      	mov	r5, r0
 800b404:	d4e0      	bmi.n	800b3c8 <_fflush_r+0xc>
 800b406:	89a3      	ldrh	r3, [r4, #12]
 800b408:	059b      	lsls	r3, r3, #22
 800b40a:	d4dd      	bmi.n	800b3c8 <_fflush_r+0xc>
 800b40c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b40e:	f000 f93f 	bl	800b690 <__retarget_lock_release_recursive>
 800b412:	e7d9      	b.n	800b3c8 <_fflush_r+0xc>
 800b414:	4b05      	ldr	r3, [pc, #20]	; (800b42c <_fflush_r+0x70>)
 800b416:	429c      	cmp	r4, r3
 800b418:	d101      	bne.n	800b41e <_fflush_r+0x62>
 800b41a:	68ac      	ldr	r4, [r5, #8]
 800b41c:	e7df      	b.n	800b3de <_fflush_r+0x22>
 800b41e:	4b04      	ldr	r3, [pc, #16]	; (800b430 <_fflush_r+0x74>)
 800b420:	429c      	cmp	r4, r3
 800b422:	bf08      	it	eq
 800b424:	68ec      	ldreq	r4, [r5, #12]
 800b426:	e7da      	b.n	800b3de <_fflush_r+0x22>
 800b428:	08010b24 	.word	0x08010b24
 800b42c:	08010b44 	.word	0x08010b44
 800b430:	08010b04 	.word	0x08010b04

0800b434 <fflush>:
 800b434:	4601      	mov	r1, r0
 800b436:	b920      	cbnz	r0, 800b442 <fflush+0xe>
 800b438:	4b04      	ldr	r3, [pc, #16]	; (800b44c <fflush+0x18>)
 800b43a:	4905      	ldr	r1, [pc, #20]	; (800b450 <fflush+0x1c>)
 800b43c:	6818      	ldr	r0, [r3, #0]
 800b43e:	f000 b8e1 	b.w	800b604 <_fwalk_reent>
 800b442:	4b04      	ldr	r3, [pc, #16]	; (800b454 <fflush+0x20>)
 800b444:	6818      	ldr	r0, [r3, #0]
 800b446:	f7ff bfb9 	b.w	800b3bc <_fflush_r>
 800b44a:	bf00      	nop
 800b44c:	08010b64 	.word	0x08010b64
 800b450:	0800b3bd 	.word	0x0800b3bd
 800b454:	200000b4 	.word	0x200000b4

0800b458 <std>:
 800b458:	2300      	movs	r3, #0
 800b45a:	b510      	push	{r4, lr}
 800b45c:	4604      	mov	r4, r0
 800b45e:	e9c0 3300 	strd	r3, r3, [r0]
 800b462:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b466:	6083      	str	r3, [r0, #8]
 800b468:	8181      	strh	r1, [r0, #12]
 800b46a:	6643      	str	r3, [r0, #100]	; 0x64
 800b46c:	81c2      	strh	r2, [r0, #14]
 800b46e:	6183      	str	r3, [r0, #24]
 800b470:	4619      	mov	r1, r3
 800b472:	2208      	movs	r2, #8
 800b474:	305c      	adds	r0, #92	; 0x5c
 800b476:	f000 f90c 	bl	800b692 <memset>
 800b47a:	4b05      	ldr	r3, [pc, #20]	; (800b490 <std+0x38>)
 800b47c:	6263      	str	r3, [r4, #36]	; 0x24
 800b47e:	4b05      	ldr	r3, [pc, #20]	; (800b494 <std+0x3c>)
 800b480:	62a3      	str	r3, [r4, #40]	; 0x28
 800b482:	4b05      	ldr	r3, [pc, #20]	; (800b498 <std+0x40>)
 800b484:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b486:	4b05      	ldr	r3, [pc, #20]	; (800b49c <std+0x44>)
 800b488:	6224      	str	r4, [r4, #32]
 800b48a:	6323      	str	r3, [r4, #48]	; 0x30
 800b48c:	bd10      	pop	{r4, pc}
 800b48e:	bf00      	nop
 800b490:	0800b935 	.word	0x0800b935
 800b494:	0800b957 	.word	0x0800b957
 800b498:	0800b98f 	.word	0x0800b98f
 800b49c:	0800b9b3 	.word	0x0800b9b3

0800b4a0 <_cleanup_r>:
 800b4a0:	4901      	ldr	r1, [pc, #4]	; (800b4a8 <_cleanup_r+0x8>)
 800b4a2:	f000 b8af 	b.w	800b604 <_fwalk_reent>
 800b4a6:	bf00      	nop
 800b4a8:	0800b3bd 	.word	0x0800b3bd

0800b4ac <__sfmoreglue>:
 800b4ac:	b570      	push	{r4, r5, r6, lr}
 800b4ae:	1e4a      	subs	r2, r1, #1
 800b4b0:	2568      	movs	r5, #104	; 0x68
 800b4b2:	4355      	muls	r5, r2
 800b4b4:	460e      	mov	r6, r1
 800b4b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b4ba:	f000 f943 	bl	800b744 <_malloc_r>
 800b4be:	4604      	mov	r4, r0
 800b4c0:	b140      	cbz	r0, 800b4d4 <__sfmoreglue+0x28>
 800b4c2:	2100      	movs	r1, #0
 800b4c4:	e9c0 1600 	strd	r1, r6, [r0]
 800b4c8:	300c      	adds	r0, #12
 800b4ca:	60a0      	str	r0, [r4, #8]
 800b4cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b4d0:	f000 f8df 	bl	800b692 <memset>
 800b4d4:	4620      	mov	r0, r4
 800b4d6:	bd70      	pop	{r4, r5, r6, pc}

0800b4d8 <__sfp_lock_acquire>:
 800b4d8:	4801      	ldr	r0, [pc, #4]	; (800b4e0 <__sfp_lock_acquire+0x8>)
 800b4da:	f000 b8d8 	b.w	800b68e <__retarget_lock_acquire_recursive>
 800b4de:	bf00      	nop
 800b4e0:	200464ec 	.word	0x200464ec

0800b4e4 <__sfp_lock_release>:
 800b4e4:	4801      	ldr	r0, [pc, #4]	; (800b4ec <__sfp_lock_release+0x8>)
 800b4e6:	f000 b8d3 	b.w	800b690 <__retarget_lock_release_recursive>
 800b4ea:	bf00      	nop
 800b4ec:	200464ec 	.word	0x200464ec

0800b4f0 <__sinit_lock_acquire>:
 800b4f0:	4801      	ldr	r0, [pc, #4]	; (800b4f8 <__sinit_lock_acquire+0x8>)
 800b4f2:	f000 b8cc 	b.w	800b68e <__retarget_lock_acquire_recursive>
 800b4f6:	bf00      	nop
 800b4f8:	200464e7 	.word	0x200464e7

0800b4fc <__sinit_lock_release>:
 800b4fc:	4801      	ldr	r0, [pc, #4]	; (800b504 <__sinit_lock_release+0x8>)
 800b4fe:	f000 b8c7 	b.w	800b690 <__retarget_lock_release_recursive>
 800b502:	bf00      	nop
 800b504:	200464e7 	.word	0x200464e7

0800b508 <__sinit>:
 800b508:	b510      	push	{r4, lr}
 800b50a:	4604      	mov	r4, r0
 800b50c:	f7ff fff0 	bl	800b4f0 <__sinit_lock_acquire>
 800b510:	69a3      	ldr	r3, [r4, #24]
 800b512:	b11b      	cbz	r3, 800b51c <__sinit+0x14>
 800b514:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b518:	f7ff bff0 	b.w	800b4fc <__sinit_lock_release>
 800b51c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b520:	6523      	str	r3, [r4, #80]	; 0x50
 800b522:	4b13      	ldr	r3, [pc, #76]	; (800b570 <__sinit+0x68>)
 800b524:	4a13      	ldr	r2, [pc, #76]	; (800b574 <__sinit+0x6c>)
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	62a2      	str	r2, [r4, #40]	; 0x28
 800b52a:	42a3      	cmp	r3, r4
 800b52c:	bf04      	itt	eq
 800b52e:	2301      	moveq	r3, #1
 800b530:	61a3      	streq	r3, [r4, #24]
 800b532:	4620      	mov	r0, r4
 800b534:	f000 f820 	bl	800b578 <__sfp>
 800b538:	6060      	str	r0, [r4, #4]
 800b53a:	4620      	mov	r0, r4
 800b53c:	f000 f81c 	bl	800b578 <__sfp>
 800b540:	60a0      	str	r0, [r4, #8]
 800b542:	4620      	mov	r0, r4
 800b544:	f000 f818 	bl	800b578 <__sfp>
 800b548:	2200      	movs	r2, #0
 800b54a:	60e0      	str	r0, [r4, #12]
 800b54c:	2104      	movs	r1, #4
 800b54e:	6860      	ldr	r0, [r4, #4]
 800b550:	f7ff ff82 	bl	800b458 <std>
 800b554:	68a0      	ldr	r0, [r4, #8]
 800b556:	2201      	movs	r2, #1
 800b558:	2109      	movs	r1, #9
 800b55a:	f7ff ff7d 	bl	800b458 <std>
 800b55e:	68e0      	ldr	r0, [r4, #12]
 800b560:	2202      	movs	r2, #2
 800b562:	2112      	movs	r1, #18
 800b564:	f7ff ff78 	bl	800b458 <std>
 800b568:	2301      	movs	r3, #1
 800b56a:	61a3      	str	r3, [r4, #24]
 800b56c:	e7d2      	b.n	800b514 <__sinit+0xc>
 800b56e:	bf00      	nop
 800b570:	08010b64 	.word	0x08010b64
 800b574:	0800b4a1 	.word	0x0800b4a1

0800b578 <__sfp>:
 800b578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b57a:	4607      	mov	r7, r0
 800b57c:	f7ff ffac 	bl	800b4d8 <__sfp_lock_acquire>
 800b580:	4b1e      	ldr	r3, [pc, #120]	; (800b5fc <__sfp+0x84>)
 800b582:	681e      	ldr	r6, [r3, #0]
 800b584:	69b3      	ldr	r3, [r6, #24]
 800b586:	b913      	cbnz	r3, 800b58e <__sfp+0x16>
 800b588:	4630      	mov	r0, r6
 800b58a:	f7ff ffbd 	bl	800b508 <__sinit>
 800b58e:	3648      	adds	r6, #72	; 0x48
 800b590:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b594:	3b01      	subs	r3, #1
 800b596:	d503      	bpl.n	800b5a0 <__sfp+0x28>
 800b598:	6833      	ldr	r3, [r6, #0]
 800b59a:	b30b      	cbz	r3, 800b5e0 <__sfp+0x68>
 800b59c:	6836      	ldr	r6, [r6, #0]
 800b59e:	e7f7      	b.n	800b590 <__sfp+0x18>
 800b5a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b5a4:	b9d5      	cbnz	r5, 800b5dc <__sfp+0x64>
 800b5a6:	4b16      	ldr	r3, [pc, #88]	; (800b600 <__sfp+0x88>)
 800b5a8:	60e3      	str	r3, [r4, #12]
 800b5aa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b5ae:	6665      	str	r5, [r4, #100]	; 0x64
 800b5b0:	f000 f86c 	bl	800b68c <__retarget_lock_init_recursive>
 800b5b4:	f7ff ff96 	bl	800b4e4 <__sfp_lock_release>
 800b5b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b5bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b5c0:	6025      	str	r5, [r4, #0]
 800b5c2:	61a5      	str	r5, [r4, #24]
 800b5c4:	2208      	movs	r2, #8
 800b5c6:	4629      	mov	r1, r5
 800b5c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b5cc:	f000 f861 	bl	800b692 <memset>
 800b5d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b5d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b5d8:	4620      	mov	r0, r4
 800b5da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5dc:	3468      	adds	r4, #104	; 0x68
 800b5de:	e7d9      	b.n	800b594 <__sfp+0x1c>
 800b5e0:	2104      	movs	r1, #4
 800b5e2:	4638      	mov	r0, r7
 800b5e4:	f7ff ff62 	bl	800b4ac <__sfmoreglue>
 800b5e8:	4604      	mov	r4, r0
 800b5ea:	6030      	str	r0, [r6, #0]
 800b5ec:	2800      	cmp	r0, #0
 800b5ee:	d1d5      	bne.n	800b59c <__sfp+0x24>
 800b5f0:	f7ff ff78 	bl	800b4e4 <__sfp_lock_release>
 800b5f4:	230c      	movs	r3, #12
 800b5f6:	603b      	str	r3, [r7, #0]
 800b5f8:	e7ee      	b.n	800b5d8 <__sfp+0x60>
 800b5fa:	bf00      	nop
 800b5fc:	08010b64 	.word	0x08010b64
 800b600:	ffff0001 	.word	0xffff0001

0800b604 <_fwalk_reent>:
 800b604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b608:	4606      	mov	r6, r0
 800b60a:	4688      	mov	r8, r1
 800b60c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b610:	2700      	movs	r7, #0
 800b612:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b616:	f1b9 0901 	subs.w	r9, r9, #1
 800b61a:	d505      	bpl.n	800b628 <_fwalk_reent+0x24>
 800b61c:	6824      	ldr	r4, [r4, #0]
 800b61e:	2c00      	cmp	r4, #0
 800b620:	d1f7      	bne.n	800b612 <_fwalk_reent+0xe>
 800b622:	4638      	mov	r0, r7
 800b624:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b628:	89ab      	ldrh	r3, [r5, #12]
 800b62a:	2b01      	cmp	r3, #1
 800b62c:	d907      	bls.n	800b63e <_fwalk_reent+0x3a>
 800b62e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b632:	3301      	adds	r3, #1
 800b634:	d003      	beq.n	800b63e <_fwalk_reent+0x3a>
 800b636:	4629      	mov	r1, r5
 800b638:	4630      	mov	r0, r6
 800b63a:	47c0      	blx	r8
 800b63c:	4307      	orrs	r7, r0
 800b63e:	3568      	adds	r5, #104	; 0x68
 800b640:	e7e9      	b.n	800b616 <_fwalk_reent+0x12>
	...

0800b644 <__libc_init_array>:
 800b644:	b570      	push	{r4, r5, r6, lr}
 800b646:	4d0d      	ldr	r5, [pc, #52]	; (800b67c <__libc_init_array+0x38>)
 800b648:	4c0d      	ldr	r4, [pc, #52]	; (800b680 <__libc_init_array+0x3c>)
 800b64a:	1b64      	subs	r4, r4, r5
 800b64c:	10a4      	asrs	r4, r4, #2
 800b64e:	2600      	movs	r6, #0
 800b650:	42a6      	cmp	r6, r4
 800b652:	d109      	bne.n	800b668 <__libc_init_array+0x24>
 800b654:	4d0b      	ldr	r5, [pc, #44]	; (800b684 <__libc_init_array+0x40>)
 800b656:	4c0c      	ldr	r4, [pc, #48]	; (800b688 <__libc_init_array+0x44>)
 800b658:	f000 fe64 	bl	800c324 <_init>
 800b65c:	1b64      	subs	r4, r4, r5
 800b65e:	10a4      	asrs	r4, r4, #2
 800b660:	2600      	movs	r6, #0
 800b662:	42a6      	cmp	r6, r4
 800b664:	d105      	bne.n	800b672 <__libc_init_array+0x2e>
 800b666:	bd70      	pop	{r4, r5, r6, pc}
 800b668:	f855 3b04 	ldr.w	r3, [r5], #4
 800b66c:	4798      	blx	r3
 800b66e:	3601      	adds	r6, #1
 800b670:	e7ee      	b.n	800b650 <__libc_init_array+0xc>
 800b672:	f855 3b04 	ldr.w	r3, [r5], #4
 800b676:	4798      	blx	r3
 800b678:	3601      	adds	r6, #1
 800b67a:	e7f2      	b.n	800b662 <__libc_init_array+0x1e>
 800b67c:	08010b9c 	.word	0x08010b9c
 800b680:	08010b9c 	.word	0x08010b9c
 800b684:	08010b9c 	.word	0x08010b9c
 800b688:	08010ba0 	.word	0x08010ba0

0800b68c <__retarget_lock_init_recursive>:
 800b68c:	4770      	bx	lr

0800b68e <__retarget_lock_acquire_recursive>:
 800b68e:	4770      	bx	lr

0800b690 <__retarget_lock_release_recursive>:
 800b690:	4770      	bx	lr

0800b692 <memset>:
 800b692:	4402      	add	r2, r0
 800b694:	4603      	mov	r3, r0
 800b696:	4293      	cmp	r3, r2
 800b698:	d100      	bne.n	800b69c <memset+0xa>
 800b69a:	4770      	bx	lr
 800b69c:	f803 1b01 	strb.w	r1, [r3], #1
 800b6a0:	e7f9      	b.n	800b696 <memset+0x4>
	...

0800b6a4 <_free_r>:
 800b6a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b6a6:	2900      	cmp	r1, #0
 800b6a8:	d048      	beq.n	800b73c <_free_r+0x98>
 800b6aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6ae:	9001      	str	r0, [sp, #4]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	f1a1 0404 	sub.w	r4, r1, #4
 800b6b6:	bfb8      	it	lt
 800b6b8:	18e4      	addlt	r4, r4, r3
 800b6ba:	f000 fad7 	bl	800bc6c <__malloc_lock>
 800b6be:	4a20      	ldr	r2, [pc, #128]	; (800b740 <_free_r+0x9c>)
 800b6c0:	9801      	ldr	r0, [sp, #4]
 800b6c2:	6813      	ldr	r3, [r2, #0]
 800b6c4:	4615      	mov	r5, r2
 800b6c6:	b933      	cbnz	r3, 800b6d6 <_free_r+0x32>
 800b6c8:	6063      	str	r3, [r4, #4]
 800b6ca:	6014      	str	r4, [r2, #0]
 800b6cc:	b003      	add	sp, #12
 800b6ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b6d2:	f000 bad1 	b.w	800bc78 <__malloc_unlock>
 800b6d6:	42a3      	cmp	r3, r4
 800b6d8:	d90b      	bls.n	800b6f2 <_free_r+0x4e>
 800b6da:	6821      	ldr	r1, [r4, #0]
 800b6dc:	1862      	adds	r2, r4, r1
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	bf04      	itt	eq
 800b6e2:	681a      	ldreq	r2, [r3, #0]
 800b6e4:	685b      	ldreq	r3, [r3, #4]
 800b6e6:	6063      	str	r3, [r4, #4]
 800b6e8:	bf04      	itt	eq
 800b6ea:	1852      	addeq	r2, r2, r1
 800b6ec:	6022      	streq	r2, [r4, #0]
 800b6ee:	602c      	str	r4, [r5, #0]
 800b6f0:	e7ec      	b.n	800b6cc <_free_r+0x28>
 800b6f2:	461a      	mov	r2, r3
 800b6f4:	685b      	ldr	r3, [r3, #4]
 800b6f6:	b10b      	cbz	r3, 800b6fc <_free_r+0x58>
 800b6f8:	42a3      	cmp	r3, r4
 800b6fa:	d9fa      	bls.n	800b6f2 <_free_r+0x4e>
 800b6fc:	6811      	ldr	r1, [r2, #0]
 800b6fe:	1855      	adds	r5, r2, r1
 800b700:	42a5      	cmp	r5, r4
 800b702:	d10b      	bne.n	800b71c <_free_r+0x78>
 800b704:	6824      	ldr	r4, [r4, #0]
 800b706:	4421      	add	r1, r4
 800b708:	1854      	adds	r4, r2, r1
 800b70a:	42a3      	cmp	r3, r4
 800b70c:	6011      	str	r1, [r2, #0]
 800b70e:	d1dd      	bne.n	800b6cc <_free_r+0x28>
 800b710:	681c      	ldr	r4, [r3, #0]
 800b712:	685b      	ldr	r3, [r3, #4]
 800b714:	6053      	str	r3, [r2, #4]
 800b716:	4421      	add	r1, r4
 800b718:	6011      	str	r1, [r2, #0]
 800b71a:	e7d7      	b.n	800b6cc <_free_r+0x28>
 800b71c:	d902      	bls.n	800b724 <_free_r+0x80>
 800b71e:	230c      	movs	r3, #12
 800b720:	6003      	str	r3, [r0, #0]
 800b722:	e7d3      	b.n	800b6cc <_free_r+0x28>
 800b724:	6825      	ldr	r5, [r4, #0]
 800b726:	1961      	adds	r1, r4, r5
 800b728:	428b      	cmp	r3, r1
 800b72a:	bf04      	itt	eq
 800b72c:	6819      	ldreq	r1, [r3, #0]
 800b72e:	685b      	ldreq	r3, [r3, #4]
 800b730:	6063      	str	r3, [r4, #4]
 800b732:	bf04      	itt	eq
 800b734:	1949      	addeq	r1, r1, r5
 800b736:	6021      	streq	r1, [r4, #0]
 800b738:	6054      	str	r4, [r2, #4]
 800b73a:	e7c7      	b.n	800b6cc <_free_r+0x28>
 800b73c:	b003      	add	sp, #12
 800b73e:	bd30      	pop	{r4, r5, pc}
 800b740:	20001770 	.word	0x20001770

0800b744 <_malloc_r>:
 800b744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b746:	1ccd      	adds	r5, r1, #3
 800b748:	f025 0503 	bic.w	r5, r5, #3
 800b74c:	3508      	adds	r5, #8
 800b74e:	2d0c      	cmp	r5, #12
 800b750:	bf38      	it	cc
 800b752:	250c      	movcc	r5, #12
 800b754:	2d00      	cmp	r5, #0
 800b756:	4606      	mov	r6, r0
 800b758:	db01      	blt.n	800b75e <_malloc_r+0x1a>
 800b75a:	42a9      	cmp	r1, r5
 800b75c:	d903      	bls.n	800b766 <_malloc_r+0x22>
 800b75e:	230c      	movs	r3, #12
 800b760:	6033      	str	r3, [r6, #0]
 800b762:	2000      	movs	r0, #0
 800b764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b766:	f000 fa81 	bl	800bc6c <__malloc_lock>
 800b76a:	4921      	ldr	r1, [pc, #132]	; (800b7f0 <_malloc_r+0xac>)
 800b76c:	680a      	ldr	r2, [r1, #0]
 800b76e:	4614      	mov	r4, r2
 800b770:	b99c      	cbnz	r4, 800b79a <_malloc_r+0x56>
 800b772:	4f20      	ldr	r7, [pc, #128]	; (800b7f4 <_malloc_r+0xb0>)
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	b923      	cbnz	r3, 800b782 <_malloc_r+0x3e>
 800b778:	4621      	mov	r1, r4
 800b77a:	4630      	mov	r0, r6
 800b77c:	f000 f8ca 	bl	800b914 <_sbrk_r>
 800b780:	6038      	str	r0, [r7, #0]
 800b782:	4629      	mov	r1, r5
 800b784:	4630      	mov	r0, r6
 800b786:	f000 f8c5 	bl	800b914 <_sbrk_r>
 800b78a:	1c43      	adds	r3, r0, #1
 800b78c:	d123      	bne.n	800b7d6 <_malloc_r+0x92>
 800b78e:	230c      	movs	r3, #12
 800b790:	6033      	str	r3, [r6, #0]
 800b792:	4630      	mov	r0, r6
 800b794:	f000 fa70 	bl	800bc78 <__malloc_unlock>
 800b798:	e7e3      	b.n	800b762 <_malloc_r+0x1e>
 800b79a:	6823      	ldr	r3, [r4, #0]
 800b79c:	1b5b      	subs	r3, r3, r5
 800b79e:	d417      	bmi.n	800b7d0 <_malloc_r+0x8c>
 800b7a0:	2b0b      	cmp	r3, #11
 800b7a2:	d903      	bls.n	800b7ac <_malloc_r+0x68>
 800b7a4:	6023      	str	r3, [r4, #0]
 800b7a6:	441c      	add	r4, r3
 800b7a8:	6025      	str	r5, [r4, #0]
 800b7aa:	e004      	b.n	800b7b6 <_malloc_r+0x72>
 800b7ac:	6863      	ldr	r3, [r4, #4]
 800b7ae:	42a2      	cmp	r2, r4
 800b7b0:	bf0c      	ite	eq
 800b7b2:	600b      	streq	r3, [r1, #0]
 800b7b4:	6053      	strne	r3, [r2, #4]
 800b7b6:	4630      	mov	r0, r6
 800b7b8:	f000 fa5e 	bl	800bc78 <__malloc_unlock>
 800b7bc:	f104 000b 	add.w	r0, r4, #11
 800b7c0:	1d23      	adds	r3, r4, #4
 800b7c2:	f020 0007 	bic.w	r0, r0, #7
 800b7c6:	1ac2      	subs	r2, r0, r3
 800b7c8:	d0cc      	beq.n	800b764 <_malloc_r+0x20>
 800b7ca:	1a1b      	subs	r3, r3, r0
 800b7cc:	50a3      	str	r3, [r4, r2]
 800b7ce:	e7c9      	b.n	800b764 <_malloc_r+0x20>
 800b7d0:	4622      	mov	r2, r4
 800b7d2:	6864      	ldr	r4, [r4, #4]
 800b7d4:	e7cc      	b.n	800b770 <_malloc_r+0x2c>
 800b7d6:	1cc4      	adds	r4, r0, #3
 800b7d8:	f024 0403 	bic.w	r4, r4, #3
 800b7dc:	42a0      	cmp	r0, r4
 800b7de:	d0e3      	beq.n	800b7a8 <_malloc_r+0x64>
 800b7e0:	1a21      	subs	r1, r4, r0
 800b7e2:	4630      	mov	r0, r6
 800b7e4:	f000 f896 	bl	800b914 <_sbrk_r>
 800b7e8:	3001      	adds	r0, #1
 800b7ea:	d1dd      	bne.n	800b7a8 <_malloc_r+0x64>
 800b7ec:	e7cf      	b.n	800b78e <_malloc_r+0x4a>
 800b7ee:	bf00      	nop
 800b7f0:	20001770 	.word	0x20001770
 800b7f4:	20001774 	.word	0x20001774

0800b7f8 <iprintf>:
 800b7f8:	b40f      	push	{r0, r1, r2, r3}
 800b7fa:	4b0a      	ldr	r3, [pc, #40]	; (800b824 <iprintf+0x2c>)
 800b7fc:	b513      	push	{r0, r1, r4, lr}
 800b7fe:	681c      	ldr	r4, [r3, #0]
 800b800:	b124      	cbz	r4, 800b80c <iprintf+0x14>
 800b802:	69a3      	ldr	r3, [r4, #24]
 800b804:	b913      	cbnz	r3, 800b80c <iprintf+0x14>
 800b806:	4620      	mov	r0, r4
 800b808:	f7ff fe7e 	bl	800b508 <__sinit>
 800b80c:	ab05      	add	r3, sp, #20
 800b80e:	9a04      	ldr	r2, [sp, #16]
 800b810:	68a1      	ldr	r1, [r4, #8]
 800b812:	9301      	str	r3, [sp, #4]
 800b814:	4620      	mov	r0, r4
 800b816:	f000 fa5f 	bl	800bcd8 <_vfiprintf_r>
 800b81a:	b002      	add	sp, #8
 800b81c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b820:	b004      	add	sp, #16
 800b822:	4770      	bx	lr
 800b824:	200000b4 	.word	0x200000b4

0800b828 <_puts_r>:
 800b828:	b570      	push	{r4, r5, r6, lr}
 800b82a:	460e      	mov	r6, r1
 800b82c:	4605      	mov	r5, r0
 800b82e:	b118      	cbz	r0, 800b838 <_puts_r+0x10>
 800b830:	6983      	ldr	r3, [r0, #24]
 800b832:	b90b      	cbnz	r3, 800b838 <_puts_r+0x10>
 800b834:	f7ff fe68 	bl	800b508 <__sinit>
 800b838:	69ab      	ldr	r3, [r5, #24]
 800b83a:	68ac      	ldr	r4, [r5, #8]
 800b83c:	b913      	cbnz	r3, 800b844 <_puts_r+0x1c>
 800b83e:	4628      	mov	r0, r5
 800b840:	f7ff fe62 	bl	800b508 <__sinit>
 800b844:	4b2c      	ldr	r3, [pc, #176]	; (800b8f8 <_puts_r+0xd0>)
 800b846:	429c      	cmp	r4, r3
 800b848:	d120      	bne.n	800b88c <_puts_r+0x64>
 800b84a:	686c      	ldr	r4, [r5, #4]
 800b84c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b84e:	07db      	lsls	r3, r3, #31
 800b850:	d405      	bmi.n	800b85e <_puts_r+0x36>
 800b852:	89a3      	ldrh	r3, [r4, #12]
 800b854:	0598      	lsls	r0, r3, #22
 800b856:	d402      	bmi.n	800b85e <_puts_r+0x36>
 800b858:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b85a:	f7ff ff18 	bl	800b68e <__retarget_lock_acquire_recursive>
 800b85e:	89a3      	ldrh	r3, [r4, #12]
 800b860:	0719      	lsls	r1, r3, #28
 800b862:	d51d      	bpl.n	800b8a0 <_puts_r+0x78>
 800b864:	6923      	ldr	r3, [r4, #16]
 800b866:	b1db      	cbz	r3, 800b8a0 <_puts_r+0x78>
 800b868:	3e01      	subs	r6, #1
 800b86a:	68a3      	ldr	r3, [r4, #8]
 800b86c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b870:	3b01      	subs	r3, #1
 800b872:	60a3      	str	r3, [r4, #8]
 800b874:	bb39      	cbnz	r1, 800b8c6 <_puts_r+0x9e>
 800b876:	2b00      	cmp	r3, #0
 800b878:	da38      	bge.n	800b8ec <_puts_r+0xc4>
 800b87a:	4622      	mov	r2, r4
 800b87c:	210a      	movs	r1, #10
 800b87e:	4628      	mov	r0, r5
 800b880:	f000 f89c 	bl	800b9bc <__swbuf_r>
 800b884:	3001      	adds	r0, #1
 800b886:	d011      	beq.n	800b8ac <_puts_r+0x84>
 800b888:	250a      	movs	r5, #10
 800b88a:	e011      	b.n	800b8b0 <_puts_r+0x88>
 800b88c:	4b1b      	ldr	r3, [pc, #108]	; (800b8fc <_puts_r+0xd4>)
 800b88e:	429c      	cmp	r4, r3
 800b890:	d101      	bne.n	800b896 <_puts_r+0x6e>
 800b892:	68ac      	ldr	r4, [r5, #8]
 800b894:	e7da      	b.n	800b84c <_puts_r+0x24>
 800b896:	4b1a      	ldr	r3, [pc, #104]	; (800b900 <_puts_r+0xd8>)
 800b898:	429c      	cmp	r4, r3
 800b89a:	bf08      	it	eq
 800b89c:	68ec      	ldreq	r4, [r5, #12]
 800b89e:	e7d5      	b.n	800b84c <_puts_r+0x24>
 800b8a0:	4621      	mov	r1, r4
 800b8a2:	4628      	mov	r0, r5
 800b8a4:	f000 f8ee 	bl	800ba84 <__swsetup_r>
 800b8a8:	2800      	cmp	r0, #0
 800b8aa:	d0dd      	beq.n	800b868 <_puts_r+0x40>
 800b8ac:	f04f 35ff 	mov.w	r5, #4294967295
 800b8b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b8b2:	07da      	lsls	r2, r3, #31
 800b8b4:	d405      	bmi.n	800b8c2 <_puts_r+0x9a>
 800b8b6:	89a3      	ldrh	r3, [r4, #12]
 800b8b8:	059b      	lsls	r3, r3, #22
 800b8ba:	d402      	bmi.n	800b8c2 <_puts_r+0x9a>
 800b8bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b8be:	f7ff fee7 	bl	800b690 <__retarget_lock_release_recursive>
 800b8c2:	4628      	mov	r0, r5
 800b8c4:	bd70      	pop	{r4, r5, r6, pc}
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	da04      	bge.n	800b8d4 <_puts_r+0xac>
 800b8ca:	69a2      	ldr	r2, [r4, #24]
 800b8cc:	429a      	cmp	r2, r3
 800b8ce:	dc06      	bgt.n	800b8de <_puts_r+0xb6>
 800b8d0:	290a      	cmp	r1, #10
 800b8d2:	d004      	beq.n	800b8de <_puts_r+0xb6>
 800b8d4:	6823      	ldr	r3, [r4, #0]
 800b8d6:	1c5a      	adds	r2, r3, #1
 800b8d8:	6022      	str	r2, [r4, #0]
 800b8da:	7019      	strb	r1, [r3, #0]
 800b8dc:	e7c5      	b.n	800b86a <_puts_r+0x42>
 800b8de:	4622      	mov	r2, r4
 800b8e0:	4628      	mov	r0, r5
 800b8e2:	f000 f86b 	bl	800b9bc <__swbuf_r>
 800b8e6:	3001      	adds	r0, #1
 800b8e8:	d1bf      	bne.n	800b86a <_puts_r+0x42>
 800b8ea:	e7df      	b.n	800b8ac <_puts_r+0x84>
 800b8ec:	6823      	ldr	r3, [r4, #0]
 800b8ee:	250a      	movs	r5, #10
 800b8f0:	1c5a      	adds	r2, r3, #1
 800b8f2:	6022      	str	r2, [r4, #0]
 800b8f4:	701d      	strb	r5, [r3, #0]
 800b8f6:	e7db      	b.n	800b8b0 <_puts_r+0x88>
 800b8f8:	08010b24 	.word	0x08010b24
 800b8fc:	08010b44 	.word	0x08010b44
 800b900:	08010b04 	.word	0x08010b04

0800b904 <puts>:
 800b904:	4b02      	ldr	r3, [pc, #8]	; (800b910 <puts+0xc>)
 800b906:	4601      	mov	r1, r0
 800b908:	6818      	ldr	r0, [r3, #0]
 800b90a:	f7ff bf8d 	b.w	800b828 <_puts_r>
 800b90e:	bf00      	nop
 800b910:	200000b4 	.word	0x200000b4

0800b914 <_sbrk_r>:
 800b914:	b538      	push	{r3, r4, r5, lr}
 800b916:	4d06      	ldr	r5, [pc, #24]	; (800b930 <_sbrk_r+0x1c>)
 800b918:	2300      	movs	r3, #0
 800b91a:	4604      	mov	r4, r0
 800b91c:	4608      	mov	r0, r1
 800b91e:	602b      	str	r3, [r5, #0]
 800b920:	f000 fcf2 	bl	800c308 <_sbrk>
 800b924:	1c43      	adds	r3, r0, #1
 800b926:	d102      	bne.n	800b92e <_sbrk_r+0x1a>
 800b928:	682b      	ldr	r3, [r5, #0]
 800b92a:	b103      	cbz	r3, 800b92e <_sbrk_r+0x1a>
 800b92c:	6023      	str	r3, [r4, #0]
 800b92e:	bd38      	pop	{r3, r4, r5, pc}
 800b930:	200464f0 	.word	0x200464f0

0800b934 <__sread>:
 800b934:	b510      	push	{r4, lr}
 800b936:	460c      	mov	r4, r1
 800b938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b93c:	f000 fc90 	bl	800c260 <_read_r>
 800b940:	2800      	cmp	r0, #0
 800b942:	bfab      	itete	ge
 800b944:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b946:	89a3      	ldrhlt	r3, [r4, #12]
 800b948:	181b      	addge	r3, r3, r0
 800b94a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b94e:	bfac      	ite	ge
 800b950:	6563      	strge	r3, [r4, #84]	; 0x54
 800b952:	81a3      	strhlt	r3, [r4, #12]
 800b954:	bd10      	pop	{r4, pc}

0800b956 <__swrite>:
 800b956:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b95a:	461f      	mov	r7, r3
 800b95c:	898b      	ldrh	r3, [r1, #12]
 800b95e:	05db      	lsls	r3, r3, #23
 800b960:	4605      	mov	r5, r0
 800b962:	460c      	mov	r4, r1
 800b964:	4616      	mov	r6, r2
 800b966:	d505      	bpl.n	800b974 <__swrite+0x1e>
 800b968:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b96c:	2302      	movs	r3, #2
 800b96e:	2200      	movs	r2, #0
 800b970:	f000 f906 	bl	800bb80 <_lseek_r>
 800b974:	89a3      	ldrh	r3, [r4, #12]
 800b976:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b97a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b97e:	81a3      	strh	r3, [r4, #12]
 800b980:	4632      	mov	r2, r6
 800b982:	463b      	mov	r3, r7
 800b984:	4628      	mov	r0, r5
 800b986:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b98a:	f000 b869 	b.w	800ba60 <_write_r>

0800b98e <__sseek>:
 800b98e:	b510      	push	{r4, lr}
 800b990:	460c      	mov	r4, r1
 800b992:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b996:	f000 f8f3 	bl	800bb80 <_lseek_r>
 800b99a:	1c43      	adds	r3, r0, #1
 800b99c:	89a3      	ldrh	r3, [r4, #12]
 800b99e:	bf15      	itete	ne
 800b9a0:	6560      	strne	r0, [r4, #84]	; 0x54
 800b9a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b9a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b9aa:	81a3      	strheq	r3, [r4, #12]
 800b9ac:	bf18      	it	ne
 800b9ae:	81a3      	strhne	r3, [r4, #12]
 800b9b0:	bd10      	pop	{r4, pc}

0800b9b2 <__sclose>:
 800b9b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9b6:	f000 b8d3 	b.w	800bb60 <_close_r>
	...

0800b9bc <__swbuf_r>:
 800b9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9be:	460e      	mov	r6, r1
 800b9c0:	4614      	mov	r4, r2
 800b9c2:	4605      	mov	r5, r0
 800b9c4:	b118      	cbz	r0, 800b9ce <__swbuf_r+0x12>
 800b9c6:	6983      	ldr	r3, [r0, #24]
 800b9c8:	b90b      	cbnz	r3, 800b9ce <__swbuf_r+0x12>
 800b9ca:	f7ff fd9d 	bl	800b508 <__sinit>
 800b9ce:	4b21      	ldr	r3, [pc, #132]	; (800ba54 <__swbuf_r+0x98>)
 800b9d0:	429c      	cmp	r4, r3
 800b9d2:	d12b      	bne.n	800ba2c <__swbuf_r+0x70>
 800b9d4:	686c      	ldr	r4, [r5, #4]
 800b9d6:	69a3      	ldr	r3, [r4, #24]
 800b9d8:	60a3      	str	r3, [r4, #8]
 800b9da:	89a3      	ldrh	r3, [r4, #12]
 800b9dc:	071a      	lsls	r2, r3, #28
 800b9de:	d52f      	bpl.n	800ba40 <__swbuf_r+0x84>
 800b9e0:	6923      	ldr	r3, [r4, #16]
 800b9e2:	b36b      	cbz	r3, 800ba40 <__swbuf_r+0x84>
 800b9e4:	6923      	ldr	r3, [r4, #16]
 800b9e6:	6820      	ldr	r0, [r4, #0]
 800b9e8:	1ac0      	subs	r0, r0, r3
 800b9ea:	6963      	ldr	r3, [r4, #20]
 800b9ec:	b2f6      	uxtb	r6, r6
 800b9ee:	4283      	cmp	r3, r0
 800b9f0:	4637      	mov	r7, r6
 800b9f2:	dc04      	bgt.n	800b9fe <__swbuf_r+0x42>
 800b9f4:	4621      	mov	r1, r4
 800b9f6:	4628      	mov	r0, r5
 800b9f8:	f7ff fce0 	bl	800b3bc <_fflush_r>
 800b9fc:	bb30      	cbnz	r0, 800ba4c <__swbuf_r+0x90>
 800b9fe:	68a3      	ldr	r3, [r4, #8]
 800ba00:	3b01      	subs	r3, #1
 800ba02:	60a3      	str	r3, [r4, #8]
 800ba04:	6823      	ldr	r3, [r4, #0]
 800ba06:	1c5a      	adds	r2, r3, #1
 800ba08:	6022      	str	r2, [r4, #0]
 800ba0a:	701e      	strb	r6, [r3, #0]
 800ba0c:	6963      	ldr	r3, [r4, #20]
 800ba0e:	3001      	adds	r0, #1
 800ba10:	4283      	cmp	r3, r0
 800ba12:	d004      	beq.n	800ba1e <__swbuf_r+0x62>
 800ba14:	89a3      	ldrh	r3, [r4, #12]
 800ba16:	07db      	lsls	r3, r3, #31
 800ba18:	d506      	bpl.n	800ba28 <__swbuf_r+0x6c>
 800ba1a:	2e0a      	cmp	r6, #10
 800ba1c:	d104      	bne.n	800ba28 <__swbuf_r+0x6c>
 800ba1e:	4621      	mov	r1, r4
 800ba20:	4628      	mov	r0, r5
 800ba22:	f7ff fccb 	bl	800b3bc <_fflush_r>
 800ba26:	b988      	cbnz	r0, 800ba4c <__swbuf_r+0x90>
 800ba28:	4638      	mov	r0, r7
 800ba2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba2c:	4b0a      	ldr	r3, [pc, #40]	; (800ba58 <__swbuf_r+0x9c>)
 800ba2e:	429c      	cmp	r4, r3
 800ba30:	d101      	bne.n	800ba36 <__swbuf_r+0x7a>
 800ba32:	68ac      	ldr	r4, [r5, #8]
 800ba34:	e7cf      	b.n	800b9d6 <__swbuf_r+0x1a>
 800ba36:	4b09      	ldr	r3, [pc, #36]	; (800ba5c <__swbuf_r+0xa0>)
 800ba38:	429c      	cmp	r4, r3
 800ba3a:	bf08      	it	eq
 800ba3c:	68ec      	ldreq	r4, [r5, #12]
 800ba3e:	e7ca      	b.n	800b9d6 <__swbuf_r+0x1a>
 800ba40:	4621      	mov	r1, r4
 800ba42:	4628      	mov	r0, r5
 800ba44:	f000 f81e 	bl	800ba84 <__swsetup_r>
 800ba48:	2800      	cmp	r0, #0
 800ba4a:	d0cb      	beq.n	800b9e4 <__swbuf_r+0x28>
 800ba4c:	f04f 37ff 	mov.w	r7, #4294967295
 800ba50:	e7ea      	b.n	800ba28 <__swbuf_r+0x6c>
 800ba52:	bf00      	nop
 800ba54:	08010b24 	.word	0x08010b24
 800ba58:	08010b44 	.word	0x08010b44
 800ba5c:	08010b04 	.word	0x08010b04

0800ba60 <_write_r>:
 800ba60:	b538      	push	{r3, r4, r5, lr}
 800ba62:	4d07      	ldr	r5, [pc, #28]	; (800ba80 <_write_r+0x20>)
 800ba64:	4604      	mov	r4, r0
 800ba66:	4608      	mov	r0, r1
 800ba68:	4611      	mov	r1, r2
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	602a      	str	r2, [r5, #0]
 800ba6e:	461a      	mov	r2, r3
 800ba70:	f7ff fbca 	bl	800b208 <_write>
 800ba74:	1c43      	adds	r3, r0, #1
 800ba76:	d102      	bne.n	800ba7e <_write_r+0x1e>
 800ba78:	682b      	ldr	r3, [r5, #0]
 800ba7a:	b103      	cbz	r3, 800ba7e <_write_r+0x1e>
 800ba7c:	6023      	str	r3, [r4, #0]
 800ba7e:	bd38      	pop	{r3, r4, r5, pc}
 800ba80:	200464f0 	.word	0x200464f0

0800ba84 <__swsetup_r>:
 800ba84:	4b32      	ldr	r3, [pc, #200]	; (800bb50 <__swsetup_r+0xcc>)
 800ba86:	b570      	push	{r4, r5, r6, lr}
 800ba88:	681d      	ldr	r5, [r3, #0]
 800ba8a:	4606      	mov	r6, r0
 800ba8c:	460c      	mov	r4, r1
 800ba8e:	b125      	cbz	r5, 800ba9a <__swsetup_r+0x16>
 800ba90:	69ab      	ldr	r3, [r5, #24]
 800ba92:	b913      	cbnz	r3, 800ba9a <__swsetup_r+0x16>
 800ba94:	4628      	mov	r0, r5
 800ba96:	f7ff fd37 	bl	800b508 <__sinit>
 800ba9a:	4b2e      	ldr	r3, [pc, #184]	; (800bb54 <__swsetup_r+0xd0>)
 800ba9c:	429c      	cmp	r4, r3
 800ba9e:	d10f      	bne.n	800bac0 <__swsetup_r+0x3c>
 800baa0:	686c      	ldr	r4, [r5, #4]
 800baa2:	89a3      	ldrh	r3, [r4, #12]
 800baa4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800baa8:	0719      	lsls	r1, r3, #28
 800baaa:	d42c      	bmi.n	800bb06 <__swsetup_r+0x82>
 800baac:	06dd      	lsls	r5, r3, #27
 800baae:	d411      	bmi.n	800bad4 <__swsetup_r+0x50>
 800bab0:	2309      	movs	r3, #9
 800bab2:	6033      	str	r3, [r6, #0]
 800bab4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bab8:	81a3      	strh	r3, [r4, #12]
 800baba:	f04f 30ff 	mov.w	r0, #4294967295
 800babe:	e03e      	b.n	800bb3e <__swsetup_r+0xba>
 800bac0:	4b25      	ldr	r3, [pc, #148]	; (800bb58 <__swsetup_r+0xd4>)
 800bac2:	429c      	cmp	r4, r3
 800bac4:	d101      	bne.n	800baca <__swsetup_r+0x46>
 800bac6:	68ac      	ldr	r4, [r5, #8]
 800bac8:	e7eb      	b.n	800baa2 <__swsetup_r+0x1e>
 800baca:	4b24      	ldr	r3, [pc, #144]	; (800bb5c <__swsetup_r+0xd8>)
 800bacc:	429c      	cmp	r4, r3
 800bace:	bf08      	it	eq
 800bad0:	68ec      	ldreq	r4, [r5, #12]
 800bad2:	e7e6      	b.n	800baa2 <__swsetup_r+0x1e>
 800bad4:	0758      	lsls	r0, r3, #29
 800bad6:	d512      	bpl.n	800bafe <__swsetup_r+0x7a>
 800bad8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bada:	b141      	cbz	r1, 800baee <__swsetup_r+0x6a>
 800badc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bae0:	4299      	cmp	r1, r3
 800bae2:	d002      	beq.n	800baea <__swsetup_r+0x66>
 800bae4:	4630      	mov	r0, r6
 800bae6:	f7ff fddd 	bl	800b6a4 <_free_r>
 800baea:	2300      	movs	r3, #0
 800baec:	6363      	str	r3, [r4, #52]	; 0x34
 800baee:	89a3      	ldrh	r3, [r4, #12]
 800baf0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800baf4:	81a3      	strh	r3, [r4, #12]
 800baf6:	2300      	movs	r3, #0
 800baf8:	6063      	str	r3, [r4, #4]
 800bafa:	6923      	ldr	r3, [r4, #16]
 800bafc:	6023      	str	r3, [r4, #0]
 800bafe:	89a3      	ldrh	r3, [r4, #12]
 800bb00:	f043 0308 	orr.w	r3, r3, #8
 800bb04:	81a3      	strh	r3, [r4, #12]
 800bb06:	6923      	ldr	r3, [r4, #16]
 800bb08:	b94b      	cbnz	r3, 800bb1e <__swsetup_r+0x9a>
 800bb0a:	89a3      	ldrh	r3, [r4, #12]
 800bb0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bb10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bb14:	d003      	beq.n	800bb1e <__swsetup_r+0x9a>
 800bb16:	4621      	mov	r1, r4
 800bb18:	4630      	mov	r0, r6
 800bb1a:	f000 f867 	bl	800bbec <__smakebuf_r>
 800bb1e:	89a0      	ldrh	r0, [r4, #12]
 800bb20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bb24:	f010 0301 	ands.w	r3, r0, #1
 800bb28:	d00a      	beq.n	800bb40 <__swsetup_r+0xbc>
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	60a3      	str	r3, [r4, #8]
 800bb2e:	6963      	ldr	r3, [r4, #20]
 800bb30:	425b      	negs	r3, r3
 800bb32:	61a3      	str	r3, [r4, #24]
 800bb34:	6923      	ldr	r3, [r4, #16]
 800bb36:	b943      	cbnz	r3, 800bb4a <__swsetup_r+0xc6>
 800bb38:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bb3c:	d1ba      	bne.n	800bab4 <__swsetup_r+0x30>
 800bb3e:	bd70      	pop	{r4, r5, r6, pc}
 800bb40:	0781      	lsls	r1, r0, #30
 800bb42:	bf58      	it	pl
 800bb44:	6963      	ldrpl	r3, [r4, #20]
 800bb46:	60a3      	str	r3, [r4, #8]
 800bb48:	e7f4      	b.n	800bb34 <__swsetup_r+0xb0>
 800bb4a:	2000      	movs	r0, #0
 800bb4c:	e7f7      	b.n	800bb3e <__swsetup_r+0xba>
 800bb4e:	bf00      	nop
 800bb50:	200000b4 	.word	0x200000b4
 800bb54:	08010b24 	.word	0x08010b24
 800bb58:	08010b44 	.word	0x08010b44
 800bb5c:	08010b04 	.word	0x08010b04

0800bb60 <_close_r>:
 800bb60:	b538      	push	{r3, r4, r5, lr}
 800bb62:	4d06      	ldr	r5, [pc, #24]	; (800bb7c <_close_r+0x1c>)
 800bb64:	2300      	movs	r3, #0
 800bb66:	4604      	mov	r4, r0
 800bb68:	4608      	mov	r0, r1
 800bb6a:	602b      	str	r3, [r5, #0]
 800bb6c:	f000 fbac 	bl	800c2c8 <_close>
 800bb70:	1c43      	adds	r3, r0, #1
 800bb72:	d102      	bne.n	800bb7a <_close_r+0x1a>
 800bb74:	682b      	ldr	r3, [r5, #0]
 800bb76:	b103      	cbz	r3, 800bb7a <_close_r+0x1a>
 800bb78:	6023      	str	r3, [r4, #0]
 800bb7a:	bd38      	pop	{r3, r4, r5, pc}
 800bb7c:	200464f0 	.word	0x200464f0

0800bb80 <_lseek_r>:
 800bb80:	b538      	push	{r3, r4, r5, lr}
 800bb82:	4d07      	ldr	r5, [pc, #28]	; (800bba0 <_lseek_r+0x20>)
 800bb84:	4604      	mov	r4, r0
 800bb86:	4608      	mov	r0, r1
 800bb88:	4611      	mov	r1, r2
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	602a      	str	r2, [r5, #0]
 800bb8e:	461a      	mov	r2, r3
 800bb90:	f000 fbb2 	bl	800c2f8 <_lseek>
 800bb94:	1c43      	adds	r3, r0, #1
 800bb96:	d102      	bne.n	800bb9e <_lseek_r+0x1e>
 800bb98:	682b      	ldr	r3, [r5, #0]
 800bb9a:	b103      	cbz	r3, 800bb9e <_lseek_r+0x1e>
 800bb9c:	6023      	str	r3, [r4, #0]
 800bb9e:	bd38      	pop	{r3, r4, r5, pc}
 800bba0:	200464f0 	.word	0x200464f0

0800bba4 <__swhatbuf_r>:
 800bba4:	b570      	push	{r4, r5, r6, lr}
 800bba6:	460e      	mov	r6, r1
 800bba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbac:	2900      	cmp	r1, #0
 800bbae:	b096      	sub	sp, #88	; 0x58
 800bbb0:	4614      	mov	r4, r2
 800bbb2:	461d      	mov	r5, r3
 800bbb4:	da07      	bge.n	800bbc6 <__swhatbuf_r+0x22>
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	602b      	str	r3, [r5, #0]
 800bbba:	89b3      	ldrh	r3, [r6, #12]
 800bbbc:	061a      	lsls	r2, r3, #24
 800bbbe:	d410      	bmi.n	800bbe2 <__swhatbuf_r+0x3e>
 800bbc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bbc4:	e00e      	b.n	800bbe4 <__swhatbuf_r+0x40>
 800bbc6:	466a      	mov	r2, sp
 800bbc8:	f000 fb5c 	bl	800c284 <_fstat_r>
 800bbcc:	2800      	cmp	r0, #0
 800bbce:	dbf2      	blt.n	800bbb6 <__swhatbuf_r+0x12>
 800bbd0:	9a01      	ldr	r2, [sp, #4]
 800bbd2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bbd6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bbda:	425a      	negs	r2, r3
 800bbdc:	415a      	adcs	r2, r3
 800bbde:	602a      	str	r2, [r5, #0]
 800bbe0:	e7ee      	b.n	800bbc0 <__swhatbuf_r+0x1c>
 800bbe2:	2340      	movs	r3, #64	; 0x40
 800bbe4:	2000      	movs	r0, #0
 800bbe6:	6023      	str	r3, [r4, #0]
 800bbe8:	b016      	add	sp, #88	; 0x58
 800bbea:	bd70      	pop	{r4, r5, r6, pc}

0800bbec <__smakebuf_r>:
 800bbec:	898b      	ldrh	r3, [r1, #12]
 800bbee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bbf0:	079d      	lsls	r5, r3, #30
 800bbf2:	4606      	mov	r6, r0
 800bbf4:	460c      	mov	r4, r1
 800bbf6:	d507      	bpl.n	800bc08 <__smakebuf_r+0x1c>
 800bbf8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bbfc:	6023      	str	r3, [r4, #0]
 800bbfe:	6123      	str	r3, [r4, #16]
 800bc00:	2301      	movs	r3, #1
 800bc02:	6163      	str	r3, [r4, #20]
 800bc04:	b002      	add	sp, #8
 800bc06:	bd70      	pop	{r4, r5, r6, pc}
 800bc08:	ab01      	add	r3, sp, #4
 800bc0a:	466a      	mov	r2, sp
 800bc0c:	f7ff ffca 	bl	800bba4 <__swhatbuf_r>
 800bc10:	9900      	ldr	r1, [sp, #0]
 800bc12:	4605      	mov	r5, r0
 800bc14:	4630      	mov	r0, r6
 800bc16:	f7ff fd95 	bl	800b744 <_malloc_r>
 800bc1a:	b948      	cbnz	r0, 800bc30 <__smakebuf_r+0x44>
 800bc1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc20:	059a      	lsls	r2, r3, #22
 800bc22:	d4ef      	bmi.n	800bc04 <__smakebuf_r+0x18>
 800bc24:	f023 0303 	bic.w	r3, r3, #3
 800bc28:	f043 0302 	orr.w	r3, r3, #2
 800bc2c:	81a3      	strh	r3, [r4, #12]
 800bc2e:	e7e3      	b.n	800bbf8 <__smakebuf_r+0xc>
 800bc30:	4b0d      	ldr	r3, [pc, #52]	; (800bc68 <__smakebuf_r+0x7c>)
 800bc32:	62b3      	str	r3, [r6, #40]	; 0x28
 800bc34:	89a3      	ldrh	r3, [r4, #12]
 800bc36:	6020      	str	r0, [r4, #0]
 800bc38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc3c:	81a3      	strh	r3, [r4, #12]
 800bc3e:	9b00      	ldr	r3, [sp, #0]
 800bc40:	6163      	str	r3, [r4, #20]
 800bc42:	9b01      	ldr	r3, [sp, #4]
 800bc44:	6120      	str	r0, [r4, #16]
 800bc46:	b15b      	cbz	r3, 800bc60 <__smakebuf_r+0x74>
 800bc48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc4c:	4630      	mov	r0, r6
 800bc4e:	f000 fb2b 	bl	800c2a8 <_isatty_r>
 800bc52:	b128      	cbz	r0, 800bc60 <__smakebuf_r+0x74>
 800bc54:	89a3      	ldrh	r3, [r4, #12]
 800bc56:	f023 0303 	bic.w	r3, r3, #3
 800bc5a:	f043 0301 	orr.w	r3, r3, #1
 800bc5e:	81a3      	strh	r3, [r4, #12]
 800bc60:	89a0      	ldrh	r0, [r4, #12]
 800bc62:	4305      	orrs	r5, r0
 800bc64:	81a5      	strh	r5, [r4, #12]
 800bc66:	e7cd      	b.n	800bc04 <__smakebuf_r+0x18>
 800bc68:	0800b4a1 	.word	0x0800b4a1

0800bc6c <__malloc_lock>:
 800bc6c:	4801      	ldr	r0, [pc, #4]	; (800bc74 <__malloc_lock+0x8>)
 800bc6e:	f7ff bd0e 	b.w	800b68e <__retarget_lock_acquire_recursive>
 800bc72:	bf00      	nop
 800bc74:	200464e8 	.word	0x200464e8

0800bc78 <__malloc_unlock>:
 800bc78:	4801      	ldr	r0, [pc, #4]	; (800bc80 <__malloc_unlock+0x8>)
 800bc7a:	f7ff bd09 	b.w	800b690 <__retarget_lock_release_recursive>
 800bc7e:	bf00      	nop
 800bc80:	200464e8 	.word	0x200464e8

0800bc84 <__sfputc_r>:
 800bc84:	6893      	ldr	r3, [r2, #8]
 800bc86:	3b01      	subs	r3, #1
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	b410      	push	{r4}
 800bc8c:	6093      	str	r3, [r2, #8]
 800bc8e:	da08      	bge.n	800bca2 <__sfputc_r+0x1e>
 800bc90:	6994      	ldr	r4, [r2, #24]
 800bc92:	42a3      	cmp	r3, r4
 800bc94:	db01      	blt.n	800bc9a <__sfputc_r+0x16>
 800bc96:	290a      	cmp	r1, #10
 800bc98:	d103      	bne.n	800bca2 <__sfputc_r+0x1e>
 800bc9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc9e:	f7ff be8d 	b.w	800b9bc <__swbuf_r>
 800bca2:	6813      	ldr	r3, [r2, #0]
 800bca4:	1c58      	adds	r0, r3, #1
 800bca6:	6010      	str	r0, [r2, #0]
 800bca8:	7019      	strb	r1, [r3, #0]
 800bcaa:	4608      	mov	r0, r1
 800bcac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcb0:	4770      	bx	lr

0800bcb2 <__sfputs_r>:
 800bcb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcb4:	4606      	mov	r6, r0
 800bcb6:	460f      	mov	r7, r1
 800bcb8:	4614      	mov	r4, r2
 800bcba:	18d5      	adds	r5, r2, r3
 800bcbc:	42ac      	cmp	r4, r5
 800bcbe:	d101      	bne.n	800bcc4 <__sfputs_r+0x12>
 800bcc0:	2000      	movs	r0, #0
 800bcc2:	e007      	b.n	800bcd4 <__sfputs_r+0x22>
 800bcc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcc8:	463a      	mov	r2, r7
 800bcca:	4630      	mov	r0, r6
 800bccc:	f7ff ffda 	bl	800bc84 <__sfputc_r>
 800bcd0:	1c43      	adds	r3, r0, #1
 800bcd2:	d1f3      	bne.n	800bcbc <__sfputs_r+0xa>
 800bcd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bcd8 <_vfiprintf_r>:
 800bcd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcdc:	460d      	mov	r5, r1
 800bcde:	b09d      	sub	sp, #116	; 0x74
 800bce0:	4614      	mov	r4, r2
 800bce2:	4698      	mov	r8, r3
 800bce4:	4606      	mov	r6, r0
 800bce6:	b118      	cbz	r0, 800bcf0 <_vfiprintf_r+0x18>
 800bce8:	6983      	ldr	r3, [r0, #24]
 800bcea:	b90b      	cbnz	r3, 800bcf0 <_vfiprintf_r+0x18>
 800bcec:	f7ff fc0c 	bl	800b508 <__sinit>
 800bcf0:	4b89      	ldr	r3, [pc, #548]	; (800bf18 <_vfiprintf_r+0x240>)
 800bcf2:	429d      	cmp	r5, r3
 800bcf4:	d11b      	bne.n	800bd2e <_vfiprintf_r+0x56>
 800bcf6:	6875      	ldr	r5, [r6, #4]
 800bcf8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bcfa:	07d9      	lsls	r1, r3, #31
 800bcfc:	d405      	bmi.n	800bd0a <_vfiprintf_r+0x32>
 800bcfe:	89ab      	ldrh	r3, [r5, #12]
 800bd00:	059a      	lsls	r2, r3, #22
 800bd02:	d402      	bmi.n	800bd0a <_vfiprintf_r+0x32>
 800bd04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd06:	f7ff fcc2 	bl	800b68e <__retarget_lock_acquire_recursive>
 800bd0a:	89ab      	ldrh	r3, [r5, #12]
 800bd0c:	071b      	lsls	r3, r3, #28
 800bd0e:	d501      	bpl.n	800bd14 <_vfiprintf_r+0x3c>
 800bd10:	692b      	ldr	r3, [r5, #16]
 800bd12:	b9eb      	cbnz	r3, 800bd50 <_vfiprintf_r+0x78>
 800bd14:	4629      	mov	r1, r5
 800bd16:	4630      	mov	r0, r6
 800bd18:	f7ff feb4 	bl	800ba84 <__swsetup_r>
 800bd1c:	b1c0      	cbz	r0, 800bd50 <_vfiprintf_r+0x78>
 800bd1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd20:	07dc      	lsls	r4, r3, #31
 800bd22:	d50e      	bpl.n	800bd42 <_vfiprintf_r+0x6a>
 800bd24:	f04f 30ff 	mov.w	r0, #4294967295
 800bd28:	b01d      	add	sp, #116	; 0x74
 800bd2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd2e:	4b7b      	ldr	r3, [pc, #492]	; (800bf1c <_vfiprintf_r+0x244>)
 800bd30:	429d      	cmp	r5, r3
 800bd32:	d101      	bne.n	800bd38 <_vfiprintf_r+0x60>
 800bd34:	68b5      	ldr	r5, [r6, #8]
 800bd36:	e7df      	b.n	800bcf8 <_vfiprintf_r+0x20>
 800bd38:	4b79      	ldr	r3, [pc, #484]	; (800bf20 <_vfiprintf_r+0x248>)
 800bd3a:	429d      	cmp	r5, r3
 800bd3c:	bf08      	it	eq
 800bd3e:	68f5      	ldreq	r5, [r6, #12]
 800bd40:	e7da      	b.n	800bcf8 <_vfiprintf_r+0x20>
 800bd42:	89ab      	ldrh	r3, [r5, #12]
 800bd44:	0598      	lsls	r0, r3, #22
 800bd46:	d4ed      	bmi.n	800bd24 <_vfiprintf_r+0x4c>
 800bd48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd4a:	f7ff fca1 	bl	800b690 <__retarget_lock_release_recursive>
 800bd4e:	e7e9      	b.n	800bd24 <_vfiprintf_r+0x4c>
 800bd50:	2300      	movs	r3, #0
 800bd52:	9309      	str	r3, [sp, #36]	; 0x24
 800bd54:	2320      	movs	r3, #32
 800bd56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd5a:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd5e:	2330      	movs	r3, #48	; 0x30
 800bd60:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bf24 <_vfiprintf_r+0x24c>
 800bd64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd68:	f04f 0901 	mov.w	r9, #1
 800bd6c:	4623      	mov	r3, r4
 800bd6e:	469a      	mov	sl, r3
 800bd70:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd74:	b10a      	cbz	r2, 800bd7a <_vfiprintf_r+0xa2>
 800bd76:	2a25      	cmp	r2, #37	; 0x25
 800bd78:	d1f9      	bne.n	800bd6e <_vfiprintf_r+0x96>
 800bd7a:	ebba 0b04 	subs.w	fp, sl, r4
 800bd7e:	d00b      	beq.n	800bd98 <_vfiprintf_r+0xc0>
 800bd80:	465b      	mov	r3, fp
 800bd82:	4622      	mov	r2, r4
 800bd84:	4629      	mov	r1, r5
 800bd86:	4630      	mov	r0, r6
 800bd88:	f7ff ff93 	bl	800bcb2 <__sfputs_r>
 800bd8c:	3001      	adds	r0, #1
 800bd8e:	f000 80aa 	beq.w	800bee6 <_vfiprintf_r+0x20e>
 800bd92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd94:	445a      	add	r2, fp
 800bd96:	9209      	str	r2, [sp, #36]	; 0x24
 800bd98:	f89a 3000 	ldrb.w	r3, [sl]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	f000 80a2 	beq.w	800bee6 <_vfiprintf_r+0x20e>
 800bda2:	2300      	movs	r3, #0
 800bda4:	f04f 32ff 	mov.w	r2, #4294967295
 800bda8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bdac:	f10a 0a01 	add.w	sl, sl, #1
 800bdb0:	9304      	str	r3, [sp, #16]
 800bdb2:	9307      	str	r3, [sp, #28]
 800bdb4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bdb8:	931a      	str	r3, [sp, #104]	; 0x68
 800bdba:	4654      	mov	r4, sl
 800bdbc:	2205      	movs	r2, #5
 800bdbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdc2:	4858      	ldr	r0, [pc, #352]	; (800bf24 <_vfiprintf_r+0x24c>)
 800bdc4:	f7f4 fa3c 	bl	8000240 <memchr>
 800bdc8:	9a04      	ldr	r2, [sp, #16]
 800bdca:	b9d8      	cbnz	r0, 800be04 <_vfiprintf_r+0x12c>
 800bdcc:	06d1      	lsls	r1, r2, #27
 800bdce:	bf44      	itt	mi
 800bdd0:	2320      	movmi	r3, #32
 800bdd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdd6:	0713      	lsls	r3, r2, #28
 800bdd8:	bf44      	itt	mi
 800bdda:	232b      	movmi	r3, #43	; 0x2b
 800bddc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bde0:	f89a 3000 	ldrb.w	r3, [sl]
 800bde4:	2b2a      	cmp	r3, #42	; 0x2a
 800bde6:	d015      	beq.n	800be14 <_vfiprintf_r+0x13c>
 800bde8:	9a07      	ldr	r2, [sp, #28]
 800bdea:	4654      	mov	r4, sl
 800bdec:	2000      	movs	r0, #0
 800bdee:	f04f 0c0a 	mov.w	ip, #10
 800bdf2:	4621      	mov	r1, r4
 800bdf4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bdf8:	3b30      	subs	r3, #48	; 0x30
 800bdfa:	2b09      	cmp	r3, #9
 800bdfc:	d94e      	bls.n	800be9c <_vfiprintf_r+0x1c4>
 800bdfe:	b1b0      	cbz	r0, 800be2e <_vfiprintf_r+0x156>
 800be00:	9207      	str	r2, [sp, #28]
 800be02:	e014      	b.n	800be2e <_vfiprintf_r+0x156>
 800be04:	eba0 0308 	sub.w	r3, r0, r8
 800be08:	fa09 f303 	lsl.w	r3, r9, r3
 800be0c:	4313      	orrs	r3, r2
 800be0e:	9304      	str	r3, [sp, #16]
 800be10:	46a2      	mov	sl, r4
 800be12:	e7d2      	b.n	800bdba <_vfiprintf_r+0xe2>
 800be14:	9b03      	ldr	r3, [sp, #12]
 800be16:	1d19      	adds	r1, r3, #4
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	9103      	str	r1, [sp, #12]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	bfbb      	ittet	lt
 800be20:	425b      	neglt	r3, r3
 800be22:	f042 0202 	orrlt.w	r2, r2, #2
 800be26:	9307      	strge	r3, [sp, #28]
 800be28:	9307      	strlt	r3, [sp, #28]
 800be2a:	bfb8      	it	lt
 800be2c:	9204      	strlt	r2, [sp, #16]
 800be2e:	7823      	ldrb	r3, [r4, #0]
 800be30:	2b2e      	cmp	r3, #46	; 0x2e
 800be32:	d10c      	bne.n	800be4e <_vfiprintf_r+0x176>
 800be34:	7863      	ldrb	r3, [r4, #1]
 800be36:	2b2a      	cmp	r3, #42	; 0x2a
 800be38:	d135      	bne.n	800bea6 <_vfiprintf_r+0x1ce>
 800be3a:	9b03      	ldr	r3, [sp, #12]
 800be3c:	1d1a      	adds	r2, r3, #4
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	9203      	str	r2, [sp, #12]
 800be42:	2b00      	cmp	r3, #0
 800be44:	bfb8      	it	lt
 800be46:	f04f 33ff 	movlt.w	r3, #4294967295
 800be4a:	3402      	adds	r4, #2
 800be4c:	9305      	str	r3, [sp, #20]
 800be4e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bf34 <_vfiprintf_r+0x25c>
 800be52:	7821      	ldrb	r1, [r4, #0]
 800be54:	2203      	movs	r2, #3
 800be56:	4650      	mov	r0, sl
 800be58:	f7f4 f9f2 	bl	8000240 <memchr>
 800be5c:	b140      	cbz	r0, 800be70 <_vfiprintf_r+0x198>
 800be5e:	2340      	movs	r3, #64	; 0x40
 800be60:	eba0 000a 	sub.w	r0, r0, sl
 800be64:	fa03 f000 	lsl.w	r0, r3, r0
 800be68:	9b04      	ldr	r3, [sp, #16]
 800be6a:	4303      	orrs	r3, r0
 800be6c:	3401      	adds	r4, #1
 800be6e:	9304      	str	r3, [sp, #16]
 800be70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be74:	482c      	ldr	r0, [pc, #176]	; (800bf28 <_vfiprintf_r+0x250>)
 800be76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800be7a:	2206      	movs	r2, #6
 800be7c:	f7f4 f9e0 	bl	8000240 <memchr>
 800be80:	2800      	cmp	r0, #0
 800be82:	d03f      	beq.n	800bf04 <_vfiprintf_r+0x22c>
 800be84:	4b29      	ldr	r3, [pc, #164]	; (800bf2c <_vfiprintf_r+0x254>)
 800be86:	bb1b      	cbnz	r3, 800bed0 <_vfiprintf_r+0x1f8>
 800be88:	9b03      	ldr	r3, [sp, #12]
 800be8a:	3307      	adds	r3, #7
 800be8c:	f023 0307 	bic.w	r3, r3, #7
 800be90:	3308      	adds	r3, #8
 800be92:	9303      	str	r3, [sp, #12]
 800be94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be96:	443b      	add	r3, r7
 800be98:	9309      	str	r3, [sp, #36]	; 0x24
 800be9a:	e767      	b.n	800bd6c <_vfiprintf_r+0x94>
 800be9c:	fb0c 3202 	mla	r2, ip, r2, r3
 800bea0:	460c      	mov	r4, r1
 800bea2:	2001      	movs	r0, #1
 800bea4:	e7a5      	b.n	800bdf2 <_vfiprintf_r+0x11a>
 800bea6:	2300      	movs	r3, #0
 800bea8:	3401      	adds	r4, #1
 800beaa:	9305      	str	r3, [sp, #20]
 800beac:	4619      	mov	r1, r3
 800beae:	f04f 0c0a 	mov.w	ip, #10
 800beb2:	4620      	mov	r0, r4
 800beb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800beb8:	3a30      	subs	r2, #48	; 0x30
 800beba:	2a09      	cmp	r2, #9
 800bebc:	d903      	bls.n	800bec6 <_vfiprintf_r+0x1ee>
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d0c5      	beq.n	800be4e <_vfiprintf_r+0x176>
 800bec2:	9105      	str	r1, [sp, #20]
 800bec4:	e7c3      	b.n	800be4e <_vfiprintf_r+0x176>
 800bec6:	fb0c 2101 	mla	r1, ip, r1, r2
 800beca:	4604      	mov	r4, r0
 800becc:	2301      	movs	r3, #1
 800bece:	e7f0      	b.n	800beb2 <_vfiprintf_r+0x1da>
 800bed0:	ab03      	add	r3, sp, #12
 800bed2:	9300      	str	r3, [sp, #0]
 800bed4:	462a      	mov	r2, r5
 800bed6:	4b16      	ldr	r3, [pc, #88]	; (800bf30 <_vfiprintf_r+0x258>)
 800bed8:	a904      	add	r1, sp, #16
 800beda:	4630      	mov	r0, r6
 800bedc:	f3af 8000 	nop.w
 800bee0:	4607      	mov	r7, r0
 800bee2:	1c78      	adds	r0, r7, #1
 800bee4:	d1d6      	bne.n	800be94 <_vfiprintf_r+0x1bc>
 800bee6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bee8:	07d9      	lsls	r1, r3, #31
 800beea:	d405      	bmi.n	800bef8 <_vfiprintf_r+0x220>
 800beec:	89ab      	ldrh	r3, [r5, #12]
 800beee:	059a      	lsls	r2, r3, #22
 800bef0:	d402      	bmi.n	800bef8 <_vfiprintf_r+0x220>
 800bef2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bef4:	f7ff fbcc 	bl	800b690 <__retarget_lock_release_recursive>
 800bef8:	89ab      	ldrh	r3, [r5, #12]
 800befa:	065b      	lsls	r3, r3, #25
 800befc:	f53f af12 	bmi.w	800bd24 <_vfiprintf_r+0x4c>
 800bf00:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf02:	e711      	b.n	800bd28 <_vfiprintf_r+0x50>
 800bf04:	ab03      	add	r3, sp, #12
 800bf06:	9300      	str	r3, [sp, #0]
 800bf08:	462a      	mov	r2, r5
 800bf0a:	4b09      	ldr	r3, [pc, #36]	; (800bf30 <_vfiprintf_r+0x258>)
 800bf0c:	a904      	add	r1, sp, #16
 800bf0e:	4630      	mov	r0, r6
 800bf10:	f000 f880 	bl	800c014 <_printf_i>
 800bf14:	e7e4      	b.n	800bee0 <_vfiprintf_r+0x208>
 800bf16:	bf00      	nop
 800bf18:	08010b24 	.word	0x08010b24
 800bf1c:	08010b44 	.word	0x08010b44
 800bf20:	08010b04 	.word	0x08010b04
 800bf24:	08010b68 	.word	0x08010b68
 800bf28:	08010b72 	.word	0x08010b72
 800bf2c:	00000000 	.word	0x00000000
 800bf30:	0800bcb3 	.word	0x0800bcb3
 800bf34:	08010b6e 	.word	0x08010b6e

0800bf38 <_printf_common>:
 800bf38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf3c:	4616      	mov	r6, r2
 800bf3e:	4699      	mov	r9, r3
 800bf40:	688a      	ldr	r2, [r1, #8]
 800bf42:	690b      	ldr	r3, [r1, #16]
 800bf44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bf48:	4293      	cmp	r3, r2
 800bf4a:	bfb8      	it	lt
 800bf4c:	4613      	movlt	r3, r2
 800bf4e:	6033      	str	r3, [r6, #0]
 800bf50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bf54:	4607      	mov	r7, r0
 800bf56:	460c      	mov	r4, r1
 800bf58:	b10a      	cbz	r2, 800bf5e <_printf_common+0x26>
 800bf5a:	3301      	adds	r3, #1
 800bf5c:	6033      	str	r3, [r6, #0]
 800bf5e:	6823      	ldr	r3, [r4, #0]
 800bf60:	0699      	lsls	r1, r3, #26
 800bf62:	bf42      	ittt	mi
 800bf64:	6833      	ldrmi	r3, [r6, #0]
 800bf66:	3302      	addmi	r3, #2
 800bf68:	6033      	strmi	r3, [r6, #0]
 800bf6a:	6825      	ldr	r5, [r4, #0]
 800bf6c:	f015 0506 	ands.w	r5, r5, #6
 800bf70:	d106      	bne.n	800bf80 <_printf_common+0x48>
 800bf72:	f104 0a19 	add.w	sl, r4, #25
 800bf76:	68e3      	ldr	r3, [r4, #12]
 800bf78:	6832      	ldr	r2, [r6, #0]
 800bf7a:	1a9b      	subs	r3, r3, r2
 800bf7c:	42ab      	cmp	r3, r5
 800bf7e:	dc26      	bgt.n	800bfce <_printf_common+0x96>
 800bf80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bf84:	1e13      	subs	r3, r2, #0
 800bf86:	6822      	ldr	r2, [r4, #0]
 800bf88:	bf18      	it	ne
 800bf8a:	2301      	movne	r3, #1
 800bf8c:	0692      	lsls	r2, r2, #26
 800bf8e:	d42b      	bmi.n	800bfe8 <_printf_common+0xb0>
 800bf90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bf94:	4649      	mov	r1, r9
 800bf96:	4638      	mov	r0, r7
 800bf98:	47c0      	blx	r8
 800bf9a:	3001      	adds	r0, #1
 800bf9c:	d01e      	beq.n	800bfdc <_printf_common+0xa4>
 800bf9e:	6823      	ldr	r3, [r4, #0]
 800bfa0:	68e5      	ldr	r5, [r4, #12]
 800bfa2:	6832      	ldr	r2, [r6, #0]
 800bfa4:	f003 0306 	and.w	r3, r3, #6
 800bfa8:	2b04      	cmp	r3, #4
 800bfaa:	bf08      	it	eq
 800bfac:	1aad      	subeq	r5, r5, r2
 800bfae:	68a3      	ldr	r3, [r4, #8]
 800bfb0:	6922      	ldr	r2, [r4, #16]
 800bfb2:	bf0c      	ite	eq
 800bfb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bfb8:	2500      	movne	r5, #0
 800bfba:	4293      	cmp	r3, r2
 800bfbc:	bfc4      	itt	gt
 800bfbe:	1a9b      	subgt	r3, r3, r2
 800bfc0:	18ed      	addgt	r5, r5, r3
 800bfc2:	2600      	movs	r6, #0
 800bfc4:	341a      	adds	r4, #26
 800bfc6:	42b5      	cmp	r5, r6
 800bfc8:	d11a      	bne.n	800c000 <_printf_common+0xc8>
 800bfca:	2000      	movs	r0, #0
 800bfcc:	e008      	b.n	800bfe0 <_printf_common+0xa8>
 800bfce:	2301      	movs	r3, #1
 800bfd0:	4652      	mov	r2, sl
 800bfd2:	4649      	mov	r1, r9
 800bfd4:	4638      	mov	r0, r7
 800bfd6:	47c0      	blx	r8
 800bfd8:	3001      	adds	r0, #1
 800bfda:	d103      	bne.n	800bfe4 <_printf_common+0xac>
 800bfdc:	f04f 30ff 	mov.w	r0, #4294967295
 800bfe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfe4:	3501      	adds	r5, #1
 800bfe6:	e7c6      	b.n	800bf76 <_printf_common+0x3e>
 800bfe8:	18e1      	adds	r1, r4, r3
 800bfea:	1c5a      	adds	r2, r3, #1
 800bfec:	2030      	movs	r0, #48	; 0x30
 800bfee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bff2:	4422      	add	r2, r4
 800bff4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bff8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bffc:	3302      	adds	r3, #2
 800bffe:	e7c7      	b.n	800bf90 <_printf_common+0x58>
 800c000:	2301      	movs	r3, #1
 800c002:	4622      	mov	r2, r4
 800c004:	4649      	mov	r1, r9
 800c006:	4638      	mov	r0, r7
 800c008:	47c0      	blx	r8
 800c00a:	3001      	adds	r0, #1
 800c00c:	d0e6      	beq.n	800bfdc <_printf_common+0xa4>
 800c00e:	3601      	adds	r6, #1
 800c010:	e7d9      	b.n	800bfc6 <_printf_common+0x8e>
	...

0800c014 <_printf_i>:
 800c014:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c018:	460c      	mov	r4, r1
 800c01a:	4691      	mov	r9, r2
 800c01c:	7e27      	ldrb	r7, [r4, #24]
 800c01e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c020:	2f78      	cmp	r7, #120	; 0x78
 800c022:	4680      	mov	r8, r0
 800c024:	469a      	mov	sl, r3
 800c026:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c02a:	d807      	bhi.n	800c03c <_printf_i+0x28>
 800c02c:	2f62      	cmp	r7, #98	; 0x62
 800c02e:	d80a      	bhi.n	800c046 <_printf_i+0x32>
 800c030:	2f00      	cmp	r7, #0
 800c032:	f000 80d8 	beq.w	800c1e6 <_printf_i+0x1d2>
 800c036:	2f58      	cmp	r7, #88	; 0x58
 800c038:	f000 80a3 	beq.w	800c182 <_printf_i+0x16e>
 800c03c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c040:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c044:	e03a      	b.n	800c0bc <_printf_i+0xa8>
 800c046:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c04a:	2b15      	cmp	r3, #21
 800c04c:	d8f6      	bhi.n	800c03c <_printf_i+0x28>
 800c04e:	a001      	add	r0, pc, #4	; (adr r0, 800c054 <_printf_i+0x40>)
 800c050:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800c054:	0800c0ad 	.word	0x0800c0ad
 800c058:	0800c0c1 	.word	0x0800c0c1
 800c05c:	0800c03d 	.word	0x0800c03d
 800c060:	0800c03d 	.word	0x0800c03d
 800c064:	0800c03d 	.word	0x0800c03d
 800c068:	0800c03d 	.word	0x0800c03d
 800c06c:	0800c0c1 	.word	0x0800c0c1
 800c070:	0800c03d 	.word	0x0800c03d
 800c074:	0800c03d 	.word	0x0800c03d
 800c078:	0800c03d 	.word	0x0800c03d
 800c07c:	0800c03d 	.word	0x0800c03d
 800c080:	0800c1cd 	.word	0x0800c1cd
 800c084:	0800c0f1 	.word	0x0800c0f1
 800c088:	0800c1af 	.word	0x0800c1af
 800c08c:	0800c03d 	.word	0x0800c03d
 800c090:	0800c03d 	.word	0x0800c03d
 800c094:	0800c1ef 	.word	0x0800c1ef
 800c098:	0800c03d 	.word	0x0800c03d
 800c09c:	0800c0f1 	.word	0x0800c0f1
 800c0a0:	0800c03d 	.word	0x0800c03d
 800c0a4:	0800c03d 	.word	0x0800c03d
 800c0a8:	0800c1b7 	.word	0x0800c1b7
 800c0ac:	680b      	ldr	r3, [r1, #0]
 800c0ae:	1d1a      	adds	r2, r3, #4
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	600a      	str	r2, [r1, #0]
 800c0b4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c0b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c0bc:	2301      	movs	r3, #1
 800c0be:	e0a3      	b.n	800c208 <_printf_i+0x1f4>
 800c0c0:	6825      	ldr	r5, [r4, #0]
 800c0c2:	6808      	ldr	r0, [r1, #0]
 800c0c4:	062e      	lsls	r6, r5, #24
 800c0c6:	f100 0304 	add.w	r3, r0, #4
 800c0ca:	d50a      	bpl.n	800c0e2 <_printf_i+0xce>
 800c0cc:	6805      	ldr	r5, [r0, #0]
 800c0ce:	600b      	str	r3, [r1, #0]
 800c0d0:	2d00      	cmp	r5, #0
 800c0d2:	da03      	bge.n	800c0dc <_printf_i+0xc8>
 800c0d4:	232d      	movs	r3, #45	; 0x2d
 800c0d6:	426d      	negs	r5, r5
 800c0d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c0dc:	485e      	ldr	r0, [pc, #376]	; (800c258 <_printf_i+0x244>)
 800c0de:	230a      	movs	r3, #10
 800c0e0:	e019      	b.n	800c116 <_printf_i+0x102>
 800c0e2:	f015 0f40 	tst.w	r5, #64	; 0x40
 800c0e6:	6805      	ldr	r5, [r0, #0]
 800c0e8:	600b      	str	r3, [r1, #0]
 800c0ea:	bf18      	it	ne
 800c0ec:	b22d      	sxthne	r5, r5
 800c0ee:	e7ef      	b.n	800c0d0 <_printf_i+0xbc>
 800c0f0:	680b      	ldr	r3, [r1, #0]
 800c0f2:	6825      	ldr	r5, [r4, #0]
 800c0f4:	1d18      	adds	r0, r3, #4
 800c0f6:	6008      	str	r0, [r1, #0]
 800c0f8:	0628      	lsls	r0, r5, #24
 800c0fa:	d501      	bpl.n	800c100 <_printf_i+0xec>
 800c0fc:	681d      	ldr	r5, [r3, #0]
 800c0fe:	e002      	b.n	800c106 <_printf_i+0xf2>
 800c100:	0669      	lsls	r1, r5, #25
 800c102:	d5fb      	bpl.n	800c0fc <_printf_i+0xe8>
 800c104:	881d      	ldrh	r5, [r3, #0]
 800c106:	4854      	ldr	r0, [pc, #336]	; (800c258 <_printf_i+0x244>)
 800c108:	2f6f      	cmp	r7, #111	; 0x6f
 800c10a:	bf0c      	ite	eq
 800c10c:	2308      	moveq	r3, #8
 800c10e:	230a      	movne	r3, #10
 800c110:	2100      	movs	r1, #0
 800c112:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c116:	6866      	ldr	r6, [r4, #4]
 800c118:	60a6      	str	r6, [r4, #8]
 800c11a:	2e00      	cmp	r6, #0
 800c11c:	bfa2      	ittt	ge
 800c11e:	6821      	ldrge	r1, [r4, #0]
 800c120:	f021 0104 	bicge.w	r1, r1, #4
 800c124:	6021      	strge	r1, [r4, #0]
 800c126:	b90d      	cbnz	r5, 800c12c <_printf_i+0x118>
 800c128:	2e00      	cmp	r6, #0
 800c12a:	d04d      	beq.n	800c1c8 <_printf_i+0x1b4>
 800c12c:	4616      	mov	r6, r2
 800c12e:	fbb5 f1f3 	udiv	r1, r5, r3
 800c132:	fb03 5711 	mls	r7, r3, r1, r5
 800c136:	5dc7      	ldrb	r7, [r0, r7]
 800c138:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c13c:	462f      	mov	r7, r5
 800c13e:	42bb      	cmp	r3, r7
 800c140:	460d      	mov	r5, r1
 800c142:	d9f4      	bls.n	800c12e <_printf_i+0x11a>
 800c144:	2b08      	cmp	r3, #8
 800c146:	d10b      	bne.n	800c160 <_printf_i+0x14c>
 800c148:	6823      	ldr	r3, [r4, #0]
 800c14a:	07df      	lsls	r7, r3, #31
 800c14c:	d508      	bpl.n	800c160 <_printf_i+0x14c>
 800c14e:	6923      	ldr	r3, [r4, #16]
 800c150:	6861      	ldr	r1, [r4, #4]
 800c152:	4299      	cmp	r1, r3
 800c154:	bfde      	ittt	le
 800c156:	2330      	movle	r3, #48	; 0x30
 800c158:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c15c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c160:	1b92      	subs	r2, r2, r6
 800c162:	6122      	str	r2, [r4, #16]
 800c164:	f8cd a000 	str.w	sl, [sp]
 800c168:	464b      	mov	r3, r9
 800c16a:	aa03      	add	r2, sp, #12
 800c16c:	4621      	mov	r1, r4
 800c16e:	4640      	mov	r0, r8
 800c170:	f7ff fee2 	bl	800bf38 <_printf_common>
 800c174:	3001      	adds	r0, #1
 800c176:	d14c      	bne.n	800c212 <_printf_i+0x1fe>
 800c178:	f04f 30ff 	mov.w	r0, #4294967295
 800c17c:	b004      	add	sp, #16
 800c17e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c182:	4835      	ldr	r0, [pc, #212]	; (800c258 <_printf_i+0x244>)
 800c184:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c188:	6823      	ldr	r3, [r4, #0]
 800c18a:	680e      	ldr	r6, [r1, #0]
 800c18c:	061f      	lsls	r7, r3, #24
 800c18e:	f856 5b04 	ldr.w	r5, [r6], #4
 800c192:	600e      	str	r6, [r1, #0]
 800c194:	d514      	bpl.n	800c1c0 <_printf_i+0x1ac>
 800c196:	07d9      	lsls	r1, r3, #31
 800c198:	bf44      	itt	mi
 800c19a:	f043 0320 	orrmi.w	r3, r3, #32
 800c19e:	6023      	strmi	r3, [r4, #0]
 800c1a0:	b91d      	cbnz	r5, 800c1aa <_printf_i+0x196>
 800c1a2:	6823      	ldr	r3, [r4, #0]
 800c1a4:	f023 0320 	bic.w	r3, r3, #32
 800c1a8:	6023      	str	r3, [r4, #0]
 800c1aa:	2310      	movs	r3, #16
 800c1ac:	e7b0      	b.n	800c110 <_printf_i+0xfc>
 800c1ae:	6823      	ldr	r3, [r4, #0]
 800c1b0:	f043 0320 	orr.w	r3, r3, #32
 800c1b4:	6023      	str	r3, [r4, #0]
 800c1b6:	2378      	movs	r3, #120	; 0x78
 800c1b8:	4828      	ldr	r0, [pc, #160]	; (800c25c <_printf_i+0x248>)
 800c1ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c1be:	e7e3      	b.n	800c188 <_printf_i+0x174>
 800c1c0:	065e      	lsls	r6, r3, #25
 800c1c2:	bf48      	it	mi
 800c1c4:	b2ad      	uxthmi	r5, r5
 800c1c6:	e7e6      	b.n	800c196 <_printf_i+0x182>
 800c1c8:	4616      	mov	r6, r2
 800c1ca:	e7bb      	b.n	800c144 <_printf_i+0x130>
 800c1cc:	680b      	ldr	r3, [r1, #0]
 800c1ce:	6826      	ldr	r6, [r4, #0]
 800c1d0:	6960      	ldr	r0, [r4, #20]
 800c1d2:	1d1d      	adds	r5, r3, #4
 800c1d4:	600d      	str	r5, [r1, #0]
 800c1d6:	0635      	lsls	r5, r6, #24
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	d501      	bpl.n	800c1e0 <_printf_i+0x1cc>
 800c1dc:	6018      	str	r0, [r3, #0]
 800c1de:	e002      	b.n	800c1e6 <_printf_i+0x1d2>
 800c1e0:	0671      	lsls	r1, r6, #25
 800c1e2:	d5fb      	bpl.n	800c1dc <_printf_i+0x1c8>
 800c1e4:	8018      	strh	r0, [r3, #0]
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	6123      	str	r3, [r4, #16]
 800c1ea:	4616      	mov	r6, r2
 800c1ec:	e7ba      	b.n	800c164 <_printf_i+0x150>
 800c1ee:	680b      	ldr	r3, [r1, #0]
 800c1f0:	1d1a      	adds	r2, r3, #4
 800c1f2:	600a      	str	r2, [r1, #0]
 800c1f4:	681e      	ldr	r6, [r3, #0]
 800c1f6:	6862      	ldr	r2, [r4, #4]
 800c1f8:	2100      	movs	r1, #0
 800c1fa:	4630      	mov	r0, r6
 800c1fc:	f7f4 f820 	bl	8000240 <memchr>
 800c200:	b108      	cbz	r0, 800c206 <_printf_i+0x1f2>
 800c202:	1b80      	subs	r0, r0, r6
 800c204:	6060      	str	r0, [r4, #4]
 800c206:	6863      	ldr	r3, [r4, #4]
 800c208:	6123      	str	r3, [r4, #16]
 800c20a:	2300      	movs	r3, #0
 800c20c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c210:	e7a8      	b.n	800c164 <_printf_i+0x150>
 800c212:	6923      	ldr	r3, [r4, #16]
 800c214:	4632      	mov	r2, r6
 800c216:	4649      	mov	r1, r9
 800c218:	4640      	mov	r0, r8
 800c21a:	47d0      	blx	sl
 800c21c:	3001      	adds	r0, #1
 800c21e:	d0ab      	beq.n	800c178 <_printf_i+0x164>
 800c220:	6823      	ldr	r3, [r4, #0]
 800c222:	079b      	lsls	r3, r3, #30
 800c224:	d413      	bmi.n	800c24e <_printf_i+0x23a>
 800c226:	68e0      	ldr	r0, [r4, #12]
 800c228:	9b03      	ldr	r3, [sp, #12]
 800c22a:	4298      	cmp	r0, r3
 800c22c:	bfb8      	it	lt
 800c22e:	4618      	movlt	r0, r3
 800c230:	e7a4      	b.n	800c17c <_printf_i+0x168>
 800c232:	2301      	movs	r3, #1
 800c234:	4632      	mov	r2, r6
 800c236:	4649      	mov	r1, r9
 800c238:	4640      	mov	r0, r8
 800c23a:	47d0      	blx	sl
 800c23c:	3001      	adds	r0, #1
 800c23e:	d09b      	beq.n	800c178 <_printf_i+0x164>
 800c240:	3501      	adds	r5, #1
 800c242:	68e3      	ldr	r3, [r4, #12]
 800c244:	9903      	ldr	r1, [sp, #12]
 800c246:	1a5b      	subs	r3, r3, r1
 800c248:	42ab      	cmp	r3, r5
 800c24a:	dcf2      	bgt.n	800c232 <_printf_i+0x21e>
 800c24c:	e7eb      	b.n	800c226 <_printf_i+0x212>
 800c24e:	2500      	movs	r5, #0
 800c250:	f104 0619 	add.w	r6, r4, #25
 800c254:	e7f5      	b.n	800c242 <_printf_i+0x22e>
 800c256:	bf00      	nop
 800c258:	08010b79 	.word	0x08010b79
 800c25c:	08010b8a 	.word	0x08010b8a

0800c260 <_read_r>:
 800c260:	b538      	push	{r3, r4, r5, lr}
 800c262:	4d07      	ldr	r5, [pc, #28]	; (800c280 <_read_r+0x20>)
 800c264:	4604      	mov	r4, r0
 800c266:	4608      	mov	r0, r1
 800c268:	4611      	mov	r1, r2
 800c26a:	2200      	movs	r2, #0
 800c26c:	602a      	str	r2, [r5, #0]
 800c26e:	461a      	mov	r2, r3
 800c270:	f7fe ffd6 	bl	800b220 <_read>
 800c274:	1c43      	adds	r3, r0, #1
 800c276:	d102      	bne.n	800c27e <_read_r+0x1e>
 800c278:	682b      	ldr	r3, [r5, #0]
 800c27a:	b103      	cbz	r3, 800c27e <_read_r+0x1e>
 800c27c:	6023      	str	r3, [r4, #0]
 800c27e:	bd38      	pop	{r3, r4, r5, pc}
 800c280:	200464f0 	.word	0x200464f0

0800c284 <_fstat_r>:
 800c284:	b538      	push	{r3, r4, r5, lr}
 800c286:	4d07      	ldr	r5, [pc, #28]	; (800c2a4 <_fstat_r+0x20>)
 800c288:	2300      	movs	r3, #0
 800c28a:	4604      	mov	r4, r0
 800c28c:	4608      	mov	r0, r1
 800c28e:	4611      	mov	r1, r2
 800c290:	602b      	str	r3, [r5, #0]
 800c292:	f000 f821 	bl	800c2d8 <_fstat>
 800c296:	1c43      	adds	r3, r0, #1
 800c298:	d102      	bne.n	800c2a0 <_fstat_r+0x1c>
 800c29a:	682b      	ldr	r3, [r5, #0]
 800c29c:	b103      	cbz	r3, 800c2a0 <_fstat_r+0x1c>
 800c29e:	6023      	str	r3, [r4, #0]
 800c2a0:	bd38      	pop	{r3, r4, r5, pc}
 800c2a2:	bf00      	nop
 800c2a4:	200464f0 	.word	0x200464f0

0800c2a8 <_isatty_r>:
 800c2a8:	b538      	push	{r3, r4, r5, lr}
 800c2aa:	4d06      	ldr	r5, [pc, #24]	; (800c2c4 <_isatty_r+0x1c>)
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	4604      	mov	r4, r0
 800c2b0:	4608      	mov	r0, r1
 800c2b2:	602b      	str	r3, [r5, #0]
 800c2b4:	f000 f818 	bl	800c2e8 <_isatty>
 800c2b8:	1c43      	adds	r3, r0, #1
 800c2ba:	d102      	bne.n	800c2c2 <_isatty_r+0x1a>
 800c2bc:	682b      	ldr	r3, [r5, #0]
 800c2be:	b103      	cbz	r3, 800c2c2 <_isatty_r+0x1a>
 800c2c0:	6023      	str	r3, [r4, #0]
 800c2c2:	bd38      	pop	{r3, r4, r5, pc}
 800c2c4:	200464f0 	.word	0x200464f0

0800c2c8 <_close>:
 800c2c8:	4b02      	ldr	r3, [pc, #8]	; (800c2d4 <_close+0xc>)
 800c2ca:	2258      	movs	r2, #88	; 0x58
 800c2cc:	601a      	str	r2, [r3, #0]
 800c2ce:	f04f 30ff 	mov.w	r0, #4294967295
 800c2d2:	4770      	bx	lr
 800c2d4:	200464f0 	.word	0x200464f0

0800c2d8 <_fstat>:
 800c2d8:	4b02      	ldr	r3, [pc, #8]	; (800c2e4 <_fstat+0xc>)
 800c2da:	2258      	movs	r2, #88	; 0x58
 800c2dc:	601a      	str	r2, [r3, #0]
 800c2de:	f04f 30ff 	mov.w	r0, #4294967295
 800c2e2:	4770      	bx	lr
 800c2e4:	200464f0 	.word	0x200464f0

0800c2e8 <_isatty>:
 800c2e8:	4b02      	ldr	r3, [pc, #8]	; (800c2f4 <_isatty+0xc>)
 800c2ea:	2258      	movs	r2, #88	; 0x58
 800c2ec:	601a      	str	r2, [r3, #0]
 800c2ee:	2000      	movs	r0, #0
 800c2f0:	4770      	bx	lr
 800c2f2:	bf00      	nop
 800c2f4:	200464f0 	.word	0x200464f0

0800c2f8 <_lseek>:
 800c2f8:	4b02      	ldr	r3, [pc, #8]	; (800c304 <_lseek+0xc>)
 800c2fa:	2258      	movs	r2, #88	; 0x58
 800c2fc:	601a      	str	r2, [r3, #0]
 800c2fe:	f04f 30ff 	mov.w	r0, #4294967295
 800c302:	4770      	bx	lr
 800c304:	200464f0 	.word	0x200464f0

0800c308 <_sbrk>:
 800c308:	4b04      	ldr	r3, [pc, #16]	; (800c31c <_sbrk+0x14>)
 800c30a:	6819      	ldr	r1, [r3, #0]
 800c30c:	4602      	mov	r2, r0
 800c30e:	b909      	cbnz	r1, 800c314 <_sbrk+0xc>
 800c310:	4903      	ldr	r1, [pc, #12]	; (800c320 <_sbrk+0x18>)
 800c312:	6019      	str	r1, [r3, #0]
 800c314:	6818      	ldr	r0, [r3, #0]
 800c316:	4402      	add	r2, r0
 800c318:	601a      	str	r2, [r3, #0]
 800c31a:	4770      	bx	lr
 800c31c:	20001778 	.word	0x20001778
 800c320:	200464f8 	.word	0x200464f8

0800c324 <_init>:
 800c324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c326:	bf00      	nop
 800c328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c32a:	bc08      	pop	{r3}
 800c32c:	469e      	mov	lr, r3
 800c32e:	4770      	bx	lr

0800c330 <_fini>:
 800c330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c332:	bf00      	nop
 800c334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c336:	bc08      	pop	{r3}
 800c338:	469e      	mov	lr, r3
 800c33a:	4770      	bx	lr
