;redcode
;assert 1
	SPL 0, <802
	CMP -247, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT #624, #150
	DAT <572, <260
	ADD <290, -60
	JMZ 7, @20
	SUB @-127, @100
	DJN @42, #200
	ADD 290, 60
	SUB @0, 2
	SUB #27, 3
	SUB @27, 6
	SUB 72, 200
	ADD 290, 60
	SUB @127, 106
	SUB @-127, @100
	MOV -1, <-20
	SUB @12, @17
	SUB @125, 106
	SUB @127, 106
	SUB #12, @200
	SPL 0, #2
	SUB 612, @15
	DJN @42, #200
	SUB @124, 150
	SUB @124, 150
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	JMP @72, #200
	SPL <27, 6
	CMP -247, <-120
	SUB @127, 106
	SPL -5, <862
	SUB @100, 32
	SUB #72, @200
	CMP 121, 0
	SUB @127, 106
	DAT <72, <260
	SUB @-127, @100
	MOV -7, <-20
	SPL 0, <802
	SPL 0, <802
	MOV -7, <-20
	CMP -207, <-120
	SPL 0, <802
	SPL 0, <802
	JMZ 7, @20
	SPL 0, <802
