{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 14:51:11 2011 " "Info: Processing started: Thu Jul 14 14:51:11 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PSM -c PSM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PSM -c PSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PSM.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file PSM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PSM " "Info: Found entity 1: PSM" {  } { { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM64x16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ROM64x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom64x16-SYN " "Info: Found design unit 1: rom64x16-SYN" {  } { { "ROM64x16.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/ROM64x16.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM64x16 " "Info: Found entity 1: ROM64x16" {  } { { "ROM64x16.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/ROM64x16.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-rtl " "Info: Found design unit 1: clk_divider-rtl" {  } { { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Info: Found entity 1: clk_divider" {  } { { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PSM " "Info: Elaborating entity \"PSM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst1\"" {  } { { "PSM.bdf" "inst1" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 72 352 472 256 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst1 " "Info: Elaborated megafunction instantiation \"74161:inst1\"" {  } { { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 72 352 472 256 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst1\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst1\|f74161:sub 74161:inst1 " "Info: Elaborated megafunction instantiation \"74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"74161:inst1\"" {  } { { "74161.tdf" "" { Text "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 72 352 472 256 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:inst3 " "Info: Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:inst3\"" {  } { { "PSM.bdf" "inst3" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 232 168 280 328 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst " "Info: Elaborating entity \"74151\" for hierarchy \"74151:inst\"" {  } { { "PSM.bdf" "inst" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 320 352 472 544 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst " "Info: Elaborated megafunction instantiation \"74151:inst\"" {  } { { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 320 352 472 544 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 74151:inst\|f74151:sub " "Info: Elaborating entity \"f74151\" for hierarchy \"74151:inst\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74151:inst\|f74151:sub 74151:inst " "Info: Elaborated megafunction instantiation \"74151:inst\|f74151:sub\", which is child of megafunction instantiation \"74151:inst\"" {  } { { "74151.tdf" "" { Text "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 320 352 472 544 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM64x16 ROM64x16:inst4 " "Info: Elaborating entity \"ROM64x16\" for hierarchy \"ROM64x16:inst4\"" {  } { { "PSM.bdf" "inst4" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 96 672 768 416 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM64x16:inst4\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ROM64x16:inst4\|altsyncram:altsyncram_component\"" {  } { { "ROM64x16.vhd" "altsyncram_component" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/ROM64x16.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM64x16:inst4\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ROM64x16:inst4\|altsyncram:altsyncram_component\"" {  } { { "ROM64x16.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/ROM64x16.vhd" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM64x16:inst4\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ROM64x16:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PSM_Program.mif " "Info: Parameter \"init_file\" = \"PSM_Program.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ROM64x16.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/ROM64x16.vhd" 72 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nk71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nk71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nk71 " "Info: Found entity 1: altsyncram_nk71" {  } { { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nk71 ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated " "Info: Elaborating entity \"altsyncram_nk71\" for hierarchy \"ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "6 " "Info: Ignored 6 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "4 " "Info: Ignored 4 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1} { "Info" "IOPT_MLS_IGNORED_CASCADE" "2 " "Info: Ignored 2 CASCADE buffer(s)" {  } {  } 0 0 "Ignored %1!d! CASCADE buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/programs/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "ROM64x16.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/ROM64x16.vhd" 72 0 0 } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 96 672 768 416 "inst4" "" } } } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Info: Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Info: Implemented 52 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 14:51:14 2011 " "Info: Processing ended: Thu Jul 14 14:51:14 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
