{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727580341207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727580341208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 21:25:41 2024 " "Processing started: Sat Sep 28 21:25:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727580341208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727580341208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rng -c rng " "Command: quartus_map --read_settings_files=on --write_settings_files=off rng -c rng" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727580341208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727580341666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727580341666 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rng.vhd 2 1 " "Using design file rng.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rng-behavioral " "Found design unit 1: rng-behavioral" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727580349538 ""} { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727580349538 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727580349538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rng " "Elaborating entity \"rng\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727580349543 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 rng.vhd(33) " "VHDL Signal Declaration warning at rng.vhd(33): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727580349544 "|rng"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "start rng.vhd(44) " "VHDL Signal Declaration warning at rng.vhd(44): used explicit default value for signal \"start\" because signal was never assigned a value" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1727580349544 "|rng"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start rng.vhd(55) " "VHDL Process Statement warning at rng.vhd(55): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727580349544 "|rng"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr rng.vhd(58) " "VHDL Process Statement warning at rng.vhd(58): signal \"lfsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727580349544 "|rng"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr rng.vhd(59) " "VHDL Process Statement warning at rng.vhd(59): signal \"lfsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727580349544 "|rng"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "place1 rng.vhd(60) " "VHDL Process Statement warning at rng.vhd(60): signal \"place1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727580349544 "|rng"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "place2 rng.vhd(61) " "VHDL Process Statement warning at rng.vhd(61): signal \"place2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727580349544 "|rng"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[7\] GND " "Pin \"HEX6\[7\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727580349862 "|rng|HEX6[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727580349862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727580349995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727580349995 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADK_CLK_10 " "No output dependent on input pin \"ADK_CLK_10\"" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727580350036 "|rng|ADK_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727580350036 "|rng|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727580350036 "|rng|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727580350036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727580350036 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727580350036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727580350036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727580350062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 28 21:25:50 2024 " "Processing ended: Sat Sep 28 21:25:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727580350062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727580350062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727580350062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727580350062 ""}
