Release 13.4 Drc O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

MON 11 MAY 14:21:34 2015

drc -z system.ncd system.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_0_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/labal_enable_arraycopy_0.HW_acc1/next_aryBufLen_no
   t0001 is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_0_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_1_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N20/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage9/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N32/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage15/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N48/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage23/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N16/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage7/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N20/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage9/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N44/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage21/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N24/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage11/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_T
   C/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER/jaip_0/jaip_0/USER_LOGIC_I/Cache_control
   ler1/G1[1].bramobj/Mram_Astroage3/DP.HIGH> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N40/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage19/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N28/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage13/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N4/jaip_0/jaip_0/
   USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage1/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N12/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage5/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N36/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage17/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_cmd
   _is_valid/jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Ast
   roage3/DP.HIGH> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N66/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage32/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N52/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage25/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/tri
   gCondIn/jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astro
   age7/DP.HIGH> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N64/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage31/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N24/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage11/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N28/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage13/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/flush_index<0>/jaip_0/jaip_0/US
   ER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage23/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_P
   LBV46_PIM.PIM_WRITE_MODULE/end_padding_reg/jaip_0/jaip_0/USER_LOGIC_I/Cache_c
   ontroller1/G1[0].bramobj/Mram_Astroage5/DP.HIGH> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud/jaip_0/jai
   p_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage1/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2/jaip_0/jaip_0/U
   SER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage19/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/
   rdAck_sync2sysclk_int/jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bram
   obj/Mram_Astroage21/DP.HIGH> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N32/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage15/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N52/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage25/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N64/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage31/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N36/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage17/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N66/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage32/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 36 warnings.  Please see the previously displayed
individual error or warning messages for more details.
