==============================================================
Guild: wafer.space Community
Channel: ğŸ—ï¸ - Designing / project-template
After: 12/19/2025 13:36
==============================================================

[12/19/2025 15:29] logic_anarchy
I donâ€™t have any issues with Verilog and find it quite pleasant to work with. SystemVerilog is, of course, even better.


[12/19/2025 15:29] logic_anarchy
I started doing logic design in 2021.


[12/19/2025 15:36] ravenslofty
VHDL doesn't have an official synthesisable subset either, which doesn't help.

{Reactions}
ğŸ˜®

==============================================================
Exported 3 message(s)
==============================================================
