\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Digital Radio Frequency Memory}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{FPGA based Architecture}{section.1}% 3
\BOOKMARK [2][-]{subsection.1.3}{Plan of Development}{section.1}% 4
\BOOKMARK [1][-]{section.2}{Overview}{}% 5
\BOOKMARK [2][-]{subsection.2.1}{Interface}{section.2}% 6
\BOOKMARK [3][-]{subsubsection.2.1.1}{JTAG Interface}{subsection.2.1}% 7
\BOOKMARK [3][-]{subsubsection.2.1.2}{User Interface}{subsection.2.1}% 8
\BOOKMARK [2][-]{subsection.2.2}{External Peripherals}{section.2}% 9
\BOOKMARK [2][-]{subsection.2.3}{Digital Signal Processing}{section.2}% 10
\BOOKMARK [3][-]{subsubsection.2.3.1}{Signal Processing Model}{subsection.2.3}% 11
\BOOKMARK [3][-]{subsubsection.2.3.2}{Time Delay}{subsection.2.3}% 12
\BOOKMARK [3][-]{subsubsection.2.3.3}{Frequency shifting}{subsection.2.3}% 13
\BOOKMARK [3][-]{subsubsection.2.3.4}{Amplitude Scaling}{subsection.2.3}% 14
\BOOKMARK [3][-]{subsubsection.2.3.5}{Complete Signal Model}{subsection.2.3}% 15
\BOOKMARK [1][-]{section.3}{Detailed Design}{}% 16
\BOOKMARK [2][-]{subsection.3.1}{Interface}{section.3}% 17
\BOOKMARK [3][-]{subsubsection.3.1.1}{User Interface}{subsection.3.1}% 18
\BOOKMARK [3][-]{subsubsection.3.1.2}{JTAG Interface}{subsection.3.1}% 19
\BOOKMARK [3][-]{subsubsection.3.1.3}{Controller}{subsection.3.1}% 20
\BOOKMARK [2][-]{subsection.3.2}{Peripheral Interfacing}{section.3}% 21
\BOOKMARK [3][-]{subsubsection.3.2.1}{SDRAM Subsystem}{subsection.3.2}% 22
\BOOKMARK [3][-]{subsubsection.3.2.2}{PLL}{subsection.3.2}% 23
\BOOKMARK [3][-]{subsubsection.3.2.3}{PWM Module}{subsection.3.2}% 24
\BOOKMARK [2][-]{subsection.3.3}{Digital Signal Processing Subsystems}{section.3}% 25
\BOOKMARK [3][-]{subsubsection.3.3.1}{Delay}{subsection.3.3}% 26
\BOOKMARK [3][-]{subsubsection.3.3.2}{Arbiter}{subsection.3.3}% 27
\BOOKMARK [3][-]{subsubsection.3.3.3}{Frequency Shifter}{subsection.3.3}% 28
\BOOKMARK [3][-]{subsubsection.3.3.4}{Scaler}{subsection.3.3}% 29
\BOOKMARK [1][-]{section.4}{Results}{}% 30
\BOOKMARK [2][-]{subsection.4.1}{Delay}{section.4}% 31
\BOOKMARK [2][-]{subsection.4.2}{Frequency Shift}{section.4}% 32
\BOOKMARK [2][-]{subsection.4.3}{Amplitude Scaling}{section.4}% 33
\BOOKMARK [1][-]{section.5}{Conclusions}{}% 34
\BOOKMARK [2][-]{subsection.5.1}{Increased Delay Functionality}{section.5}% 35
\BOOKMARK [2][-]{subsection.5.2}{Improved Frequency Measurement}{section.5}% 36
\BOOKMARK [2][-]{subsection.5.3}{Integration into a RF Front-end}{section.5}% 37
\BOOKMARK [2][-]{subsection.5.4}{Extension to Multiple Targets}{section.5}% 38
\BOOKMARK [1][-]{section*.14}{References}{}% 39
