module together
(
  input clk,
  input rst,
  input equal,
  input [3:0]in,
  input come,

  output reg order,
  output reg[3:0]out
);

  parameter N3=5; //存N3+1个数

  parameter N1=4;
  parameter N2=2**N1;

  
  reg [3:0]ram[N2-1:0];  
  reg [N2-1:0]read_ptr,write_ptr;
  
  reg[N1:0]state;
  integer K;
  
always @( posedge come or negedge rst)
  begin
    if (!rst)
	   begin
		  write_ptr<=0;
		  for (K=0;K<N3+1;K=K+1)
		     begin 
			    ram[K]=4'b1111;
			  end
		end
	 else
	   begin
		  ram[write_ptr]=in;
        write_ptr=(write_ptr==N3)?0:write_ptr+1;
		end
  end
  
always @(posedge clk  or negedge rst)
  begin
    if (!rst)
	   begin
		  read_ptr<=0;
		  out<=0;
		end
	 else if (equal==1)
	   begin
		  out=ram[read_ptr];
        read_ptr=(read_ptr==N3)?0:read_ptr+1;
		end
	 else 
	   begin
		  out<=out;
		  read_ptr<=read_ptr;
	   end
	end

always @	(clk)
	begin 
	  if (clk==1&&equal==1)
	    order<=1;
	  else if (clk==0&&equal==1)
	    order=0;
	  else if (equal==0)
	    order<=0;	 
	end
	
	
endmodule
	      
		  
	   
		  