INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Projects_H/UV_Logger/main_board/FPGA/uvl_comm/sources/com_adc_dec.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Projects_H/UV_Logger/main_board/FPGA/uvl_comm/sources/com_adc_dec.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
