=====
SETUP
6.753
14.208
20.961
uCpu/uRam/ramMem_ramMem_0_0_s
1.361
4.821
uCpu/aluOpaSrc_0_s1
6.616
7.438
uCpu/uAlu/n19_s
8.748
9.298
uCpu/uAlu/n18_s
9.298
9.355
uCpu/uAlu/n17_s
9.355
9.412
uCpu/uAlu/n16_s
9.412
9.469
uCpu/uDecoder/n303_s42
11.338
12.140
uCpu/uDecoder/n303_s40
12.559
13.381
uCpu/uDecoder/n303_s36
13.386
14.208
uCpu/uDecoder/carryFlag_s1
14.208
=====
SETUP
7.501
14.412
21.913
uMux/uClkDiv/n53_s2
13.313
14.412
uMux/uClkDiv/count_3_s0
14.412
=====
SETUP
7.510
14.403
21.913
uMux/uClkDiv/n52_s2
13.304
14.403
uMux/uClkDiv/count_4_s0
14.403
=====
SETUP
7.568
14.345
21.913
uMux/uClkDiv/n49_s2
13.313
14.345
uMux/uClkDiv/count_7_s0
14.345
=====
SETUP
7.577
14.336
21.913
uMux/uClkDiv/n50_s2
13.304
14.336
uMux/uClkDiv/count_6_s0
14.336
=====
SETUP
8.315
13.599
21.913
uMux/uClkDiv/n54_s2
12.973
13.599
uMux/uClkDiv/count_2_s0
13.599
=====
SETUP
8.315
13.599
21.913
uMux/uClkDiv/n48_s2
12.973
13.599
uMux/uClkDiv/count_8_s0
13.599
=====
SETUP
8.324
13.589
21.913
uMux/uClkDiv/n51_s2
12.963
13.589
uMux/uClkDiv/count_5_s0
13.589
=====
SETUP
8.357
12.604
20.961
uCpu/uRam/ramMem_ramMem_0_0_s
1.361
4.821
uCpu/aluOpaSrc_0_s1
6.616
7.438
uCpu/uAlu/n19_s
8.748
9.298
uCpu/uAlu/n18_s
9.298
9.861
uCpu/uAlu/aluResult_Z_1_s0
10.352
11.154
uCpu/uAlu/aluResult_Z_1_s
11.572
12.604
uCpu/uAccTemp/accOut_1_s0
12.604
=====
SETUP
8.379
12.582
20.961
uCpu/uRam/ramMem_ramMem_0_0_s
1.361
4.821
uCpu/aluOpaSrc_0_s1
6.616
7.438
uCpu/uAlu/n19_s
8.748
9.298
uCpu/uAlu/n18_s
9.298
9.355
uCpu/uAlu/n17_s
9.355
9.918
uCpu/uAlu/aluResult_Z_2_s1
10.723
11.755
uCpu/uAlu/aluResult_Z_2_s
11.760
12.582
uCpu/uAccTemp/accOut_2_s0
12.582
=====
SETUP
8.898
12.063
20.961
uCpu/uRam/ramMem_ramMem_0_0_s
1.361
4.821
uCpu/aluOpaSrc_3_s1
6.924
8.023
uCpu/uAlu/n38_s1
9.323
10.024
uCpu/uAlu/aluResult_Z_3_s0
10.393
11.018
uCpu/uAlu/aluResult_Z_3_s
11.437
12.063
uCpu/uAccTemp/accOut_3_s0
12.063
=====
SETUP
8.942
12.019
20.961
uCpu/uRam/ramMem_ramMem_0_0_s
1.361
4.821
uCpu/aluOpaSrc_0_s1
6.616
7.438
uCpu/uAlu/n19_s
8.748
9.449
uCpu/uAlu/aluResult_Z_0_s0
10.153
10.778
uCpu/uAlu/aluResult_Z_0_s
11.197
12.019
uCpu/uAccTemp/accOut_0_s0
12.019
=====
SETUP
9.405
12.508
21.913
uDebounce/clkDivInst/n56_s2
11.409
12.508
uDebounce/clkDivInst/count_0_s0
12.508
=====
SETUP
9.405
12.508
21.913
uDebounce/clkDivInst/n42_s2
11.409
12.508
uDebounce/clkDivInst/count_14_s0
12.508
=====
SETUP
9.472
12.441
21.913
uDebounce/clkDivInst/n49_s2
11.409
12.441
uDebounce/clkDivInst/count_7_s0
12.441
=====
SETUP
9.472
12.441
21.913
uDebounce/clkDivInst/n45_s2
11.409
12.441
uDebounce/clkDivInst/count_11_s0
12.441
=====
SETUP
9.472
12.441
21.913
uDebounce/clkDivInst/n44_s2
11.409
12.441
uDebounce/clkDivInst/count_12_s0
12.441
=====
SETUP
9.483
12.430
21.913
uDebounce/clkDivInst/n54_s2
11.398
12.430
uDebounce/clkDivInst/count_2_s0
12.430
=====
SETUP
9.483
12.430
21.913
uDebounce/clkDivInst/n52_s2
11.398
12.430
uDebounce/clkDivInst/count_4_s0
12.430
=====
SETUP
9.483
12.430
21.913
uDebounce/clkDivInst/n51_s2
11.398
12.430
uDebounce/clkDivInst/count_5_s0
12.430
=====
SETUP
9.495
12.419
21.913
uDebounce/clkDivInst/n50_s2
11.387
12.419
uDebounce/clkDivInst/count_6_s0
12.419
=====
SETUP
9.693
12.220
21.913
uDebounce/clkDivInst/n53_s2
11.398
12.220
uDebounce/clkDivInst/count_3_s0
12.220
=====
SETUP
9.878
12.035
21.913
uDebounce/clkDivInst/n43_s2
11.409
12.035
uDebounce/clkDivInst/count_13_s0
12.035
=====
SETUP
9.889
12.024
21.913
uDebounce/clkDivInst/n55_s2
11.398
12.024
uDebounce/clkDivInst/count_1_s0
12.024
=====
SETUP
9.889
12.024
21.913
uDebounce/clkDivInst/n48_s2
11.398
12.024
uDebounce/clkDivInst/count_8_s0
12.024
=====
HOLD
-1.112
0.729
1.841
uDebounce/clkDivInst/n47_s2
0.005
0.729
uDebounce/clkDivInst/count_9_s0
0.729
=====
HOLD
-1.112
0.729
1.841
uDebounce/clkDivInst/n46_s2
0.005
0.729
uDebounce/clkDivInst/count_10_s0
0.729
=====
HOLD
-1.108
0.732
1.841
uMux/uClkDiv/n55_s2
0.006
0.732
uMux/uClkDiv/count_1_s0
0.732
=====
HOLD
-1.108
0.732
1.841
uMux/uClkDiv/n47_s2
0.006
0.732
uMux/uClkDiv/count_9_s0
0.732
=====
HOLD
-1.108
0.732
1.841
uMux/uClkDiv/n46_s2
0.006
0.732
uMux/uClkDiv/count_10_s0
0.732
=====
HOLD
-0.405
1.436
1.841
uDebounce/clkDivInst/n55_s2
1.064
1.436
uDebounce/clkDivInst/count_1_s0
1.436
=====
HOLD
-0.405
1.436
1.841
uDebounce/clkDivInst/n48_s2
1.064
1.436
uDebounce/clkDivInst/count_8_s0
1.436
=====
HOLD
-0.403
1.437
1.841
uDebounce/clkDivInst/n43_s2
1.065
1.437
uDebounce/clkDivInst/count_13_s0
1.437
=====
HOLD
-0.221
1.620
1.841
uDebounce/clkDivInst/n53_s2
1.064
1.620
uDebounce/clkDivInst/count_3_s0
1.620
=====
HOLD
-0.052
1.788
1.841
uDebounce/clkDivInst/n50_s2
1.062
1.788
uDebounce/clkDivInst/count_6_s0
1.788
=====
HOLD
-0.051
1.789
1.841
uDebounce/clkDivInst/n56_s2
1.065
1.789
uDebounce/clkDivInst/count_0_s0
1.789
=====
HOLD
-0.051
1.789
1.841
uDebounce/clkDivInst/n42_s2
1.065
1.789
uDebounce/clkDivInst/count_14_s0
1.789
=====
HOLD
-0.051
1.790
1.841
uDebounce/clkDivInst/n54_s2
1.064
1.790
uDebounce/clkDivInst/count_2_s0
1.790
=====
HOLD
-0.051
1.790
1.841
uDebounce/clkDivInst/n52_s2
1.064
1.790
uDebounce/clkDivInst/count_4_s0
1.790
=====
HOLD
-0.051
1.790
1.841
uDebounce/clkDivInst/n51_s2
1.064
1.790
uDebounce/clkDivInst/count_5_s0
1.790
=====
HOLD
-0.049
1.791
1.841
uDebounce/clkDivInst/n49_s2
1.065
1.791
uDebounce/clkDivInst/count_7_s0
1.791
=====
HOLD
-0.049
1.791
1.841
uDebounce/clkDivInst/n45_s2
1.065
1.791
uDebounce/clkDivInst/count_11_s0
1.791
=====
HOLD
-0.049
1.791
1.841
uDebounce/clkDivInst/n44_s2
1.065
1.791
uDebounce/clkDivInst/count_12_s0
1.791
=====
HOLD
0.363
2.204
1.841
uMux/uClkDiv/n51_s2
1.832
2.204
uMux/uClkDiv/count_5_s0
2.204
=====
HOLD
0.371
2.212
1.841
uMux/uClkDiv/n54_s2
1.840
2.212
uMux/uClkDiv/count_2_s0
2.212
=====
HOLD
0.371
2.212
1.841
uMux/uClkDiv/n48_s2
1.840
2.212
uMux/uClkDiv/count_8_s0
2.212
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uMux/uClkDiv/count_3_s0
1.811
2.144
uMux/uClkDiv/n53_s2
2.146
2.518
uMux/uClkDiv/count_3_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_toggle10Hz/out_s0
1.811
2.144
u_toggle10Hz/n10_s0
2.146
2.518
u_toggle10Hz/out_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv10Hz/count_1_s0
1.811
2.144
u_clkDiv10Hz/n55_s2
2.146
2.518
u_clkDiv10Hz/count_1_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv10Hz/count_10_s0
1.811
2.144
u_clkDiv10Hz/n46_s2
2.146
2.518
u_clkDiv10Hz/count_10_s0
2.518
