

================================================================
== Vivado HLS Report for 'aes_ha'
================================================================
* Date:           Tue Jul  4 10:47:48 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_ha_basic_prj
* Solution:       sol1
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.100|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  446|  22846|  446|  22846|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-------+-----+-------+---------+
        |                                 |                      |   Latency   |   Interval  | Pipeline|
        |             Instance            |        Module        | min |  max  | min |  max  |   Type  |
        +---------------------------------+----------------------+-----+-------+-----+-------+---------+
        |grp_AES_CTR_xcrypt_buffe_fu_198  |AES_CTR_xcrypt_buffe  |   49|  22449|   49|  22449|   none  |
        |grp_KeyExpansion_fu_207          |KeyExpansion          |  262|    262|  262|    262|   none  |
        +---------------------------------+----------------------+-----+-------+-----+-------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 2  |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 3  |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 4  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|   104|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        9|      -|    807|  2272|    0|
|Memory           |        1|      -|     32|     4|    0|
|Multiplexer      |        -|      -|      -|   311|    -|
|Register         |        -|      -|     74|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |       10|      0|    913|  2691|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       20|     20|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |       50|      0|      5|    33|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |grp_AES_CTR_xcrypt_buffe_fu_198  |AES_CTR_xcrypt_buffe  |        2|      0|  408|  1482|    0|
    |grp_KeyExpansion_fu_207          |KeyExpansion          |        1|      0|  123|   540|    0|
    |aes_ha_slv_s_axi_U               |aes_ha_slv_s_axi      |        6|      0|  276|   250|    0|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                            |                      |        9|      0|  807|  2272|    0|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |ctx_Iv_U        |AES_CTR_xcrypt_buffe_buffer  |        0|  16|   2|    0|    16|    8|     1|          128|
    |text_U          |AES_CTR_xcrypt_buffe_buffer  |        0|  16|   2|    0|    16|    8|     1|          128|
    |ctx_RoundKey_U  |aes_ha_ctx_RoundKey          |        1|   0|   0|    0|   176|    8|     1|         1408|
    +----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                             |        1|  32|   4|    0|   208|   24|     3|         1664|
    +----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_225_p2          |     +    |      0|  0|  15|           5|           1|
    |i_2_fu_259_p2          |     +    |      0|  0|  15|           5|           1|
    |i_3_fu_276_p2          |     +    |      0|  0|  15|           5|           1|
    |i_fu_242_p2            |     +    |      0|  0|  15|           5|           1|
    |icmp_ln54_1_fu_253_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln54_2_fu_270_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln54_3_fu_219_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln54_fu_236_p2    |   icmp   |      0|  0|  11|           5|           6|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 104|          40|          28|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  56|         13|    1|         13|
    |ctx_Iv_address0        |  21|          4|    4|         16|
    |ctx_Iv_ce0             |  15|          3|    1|          3|
    |ctx_Iv_d0              |  15|          3|    8|         24|
    |ctx_Iv_we0             |  15|          3|    1|          3|
    |ctx_RoundKey_address0  |  15|          3|    8|         24|
    |ctx_RoundKey_ce0       |  15|          3|    1|          3|
    |ctx_RoundKey_ce1       |   9|          2|    1|          2|
    |ctx_RoundKey_we0       |   9|          2|    1|          2|
    |ctx_RoundKey_we1       |   9|          2|    1|          2|
    |i_0_i1_reg_176         |   9|          2|    5|         10|
    |i_0_i4_reg_187         |   9|          2|    5|         10|
    |i_0_i_i_reg_154        |   9|          2|    5|         10|
    |i_0_i_reg_165          |   9|          2|    5|         10|
    |inout_r_address0       |  15|          3|    4|         12|
    |iv_address0            |  15|          3|    4|         12|
    |text_address0          |  21|          4|    4|         16|
    |text_ce0               |  15|          3|    1|          3|
    |text_d0                |  15|          3|    8|         24|
    |text_we0               |  15|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 311|         65|   69|        202|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  12|   0|   12|          0|
    |grp_AES_CTR_xcrypt_buffe_fu_198_ap_start_reg  |   1|   0|    1|          0|
    |grp_KeyExpansion_fu_207_ap_start_reg          |   1|   0|    1|          0|
    |i_0_i1_reg_176                                |   5|   0|    5|          0|
    |i_0_i4_reg_187                                |   5|   0|    5|          0|
    |i_0_i_i_reg_154                               |   5|   0|    5|          0|
    |i_0_i_reg_165                                 |   5|   0|    5|          0|
    |i_1_reg_290                                   |   5|   0|    5|          0|
    |i_2_reg_326                                   |   5|   0|    5|          0|
    |i_3_reg_344                                   |   5|   0|    5|          0|
    |i_reg_308                                     |   5|   0|    5|          0|
    |zext_ln55_1_reg_331                           |   5|   0|   64|         59|
    |zext_ln55_2_reg_349                           |   5|   0|   64|         59|
    |zext_ln55_3_reg_295                           |   5|   0|   64|         59|
    |zext_ln55_reg_313                             |   5|   0|   64|         59|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |  74|   0|  310|        236|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|s_axi_slv_AWVALID  |  in |    1|    s_axi   |      slv     |     array    |
|s_axi_slv_AWREADY  | out |    1|    s_axi   |      slv     |     array    |
|s_axi_slv_AWADDR   |  in |    6|    s_axi   |      slv     |     array    |
|s_axi_slv_WVALID   |  in |    1|    s_axi   |      slv     |     array    |
|s_axi_slv_WREADY   | out |    1|    s_axi   |      slv     |     array    |
|s_axi_slv_WDATA    |  in |   32|    s_axi   |      slv     |     array    |
|s_axi_slv_WSTRB    |  in |    4|    s_axi   |      slv     |     array    |
|s_axi_slv_ARVALID  |  in |    1|    s_axi   |      slv     |     array    |
|s_axi_slv_ARREADY  | out |    1|    s_axi   |      slv     |     array    |
|s_axi_slv_ARADDR   |  in |    6|    s_axi   |      slv     |     array    |
|s_axi_slv_RVALID   | out |    1|    s_axi   |      slv     |     array    |
|s_axi_slv_RREADY   |  in |    1|    s_axi   |      slv     |     array    |
|s_axi_slv_RDATA    | out |   32|    s_axi   |      slv     |     array    |
|s_axi_slv_RRESP    | out |    2|    s_axi   |      slv     |     array    |
|s_axi_slv_BVALID   | out |    1|    s_axi   |      slv     |     array    |
|s_axi_slv_BREADY   |  in |    1|    s_axi   |      slv     |     array    |
|s_axi_slv_BRESP    | out |    2|    s_axi   |      slv     |     array    |
|ap_clk             |  in |    1| ap_ctrl_hs |    aes_ha    | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |    aes_ha    | return value |
|interrupt          | out |    1| ap_ctrl_hs |    aes_ha    | return value |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 7 
6 --> 5 
7 --> 8 
8 --> 9 10 
9 --> 8 
10 --> 11 12 
11 --> 10 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 13 [1/1] (2.77ns)   --->   "%ctx_RoundKey = alloca [176 x i8], align 1" [hls/basic/aes_ha.c:11]   --->   Operation 13 'alloca' 'ctx_RoundKey' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "%ctx_Iv = alloca [16 x i8], align 1" [hls/basic/aes_ha.c:11]   --->   Operation 14 'alloca' 'ctx_Iv' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "%text = alloca [16 x i8], align 16" [hls/basic/aes_ha.c:12]   --->   Operation 15 'alloca' 'text' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "call fastcc void @KeyExpansion([176 x i8]* %ctx_RoundKey, [16 x i8]* %key) nounwind" [c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %key) nounwind, !map !57"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %iv) nounwind, !map !63"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %inout_r) nounwind, !map !67"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @aes_ha_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %inout_r, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [hls/basic/aes_ha.c:6]   --->   Operation 21 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %inout_r, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls/basic/aes_ha.c:6]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %iv, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [hls/basic/aes_ha.c:7]   --->   Operation 23 'specmemcore' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %iv, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls/basic/aes_ha.c:7]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %key, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [hls/basic/aes_ha.c:8]   --->   Operation 25 'specmemcore' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %key, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls/basic/aes_ha.c:8]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls/basic/aes_ha.c:9]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "call fastcc void @KeyExpansion([176 x i8]* %ctx_RoundKey, [16 x i8]* %key) nounwind" [c_src/aes.c:259->hls/basic/aes_ha.c:15]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (1.39ns)   --->   "br label %1" [c_src/aes.c:54->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.39>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i5 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 30 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.20ns)   --->   "%icmp_ln54_3 = icmp eq i5 %i_0_i_i, -16" [c_src/aes.c:54->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 31 'icmp' 'icmp_ln54_3' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 32 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.58ns)   --->   "%i_1 = add i5 %i_0_i_i, 1" [c_src/aes.c:54->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 33 'add' 'i_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54_3, label %AES_init_ctx_iv.exit.preheader, label %2" [c_src/aes.c:54->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i5 %i_0_i_i to i64" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 35 'zext' 'zext_ln55_3' <Predicate = (!icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%iv_addr_1 = getelementptr [16 x i8]* %iv, i64 0, i64 %zext_ln55_3" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 36 'getelementptr' 'iv_addr_1' <Predicate = (!icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.76ns)   --->   "%iv_load = load i8* %iv_addr_1, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 37 'load' 'iv_load' <Predicate = (!icmp_ln54_3)> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/1] (1.39ns)   --->   "br label %AES_init_ctx_iv.exit" [c_src/aes.c:54->hls/basic/aes_ha.c:17]   --->   Operation 38 'br' <Predicate = (icmp_ln54_3)> <Delay = 1.39>

State 4 <SV = 3> <Delay = 3.53>
ST_4 : Operation 39 [1/2] (1.76ns)   --->   "%iv_load = load i8* %iv_addr_1, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 39 'load' 'iv_load' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%ctx_Iv_addr = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55_3" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 40 'getelementptr' 'ctx_Iv_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "store i8 %iv_load, i8* %ctx_Iv_addr, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 41 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [c_src/aes.c:54->c_src/aes.c:260->hls/basic/aes_ha.c:15]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ %i, %3 ], [ 0, %AES_init_ctx_iv.exit.preheader ]"   --->   Operation 43 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.20ns)   --->   "%icmp_ln54 = icmp eq i5 %i_0_i, -16" [c_src/aes.c:54->hls/basic/aes_ha.c:17]   --->   Operation 44 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 45 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.58ns)   --->   "%i = add i5 %i_0_i, 1" [c_src/aes.c:54->hls/basic/aes_ha.c:17]   --->   Operation 46 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %_memcpy.exit, label %3" [c_src/aes.c:54->hls/basic/aes_ha.c:17]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i5 %i_0_i to i64" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 48 'zext' 'zext_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%inout_addr = getelementptr [16 x i8]* %inout_r, i64 0, i64 %zext_ln55" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 49 'getelementptr' 'inout_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (1.76ns)   --->   "%inout_load = load i8* %inout_addr, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 50 'load' 'inout_load' <Predicate = (!icmp_ln54)> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 51 [2/2] (0.00ns)   --->   "call fastcc void @AES_CTR_xcrypt_buffe([176 x i8]* %ctx_RoundKey, [16 x i8]* %ctx_Iv, [16 x i8]* %text) nounwind" [hls/basic/aes_ha.c:19]   --->   Operation 51 'call' <Predicate = (icmp_ln54)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 3.53>
ST_6 : Operation 52 [1/2] (1.76ns)   --->   "%inout_load = load i8* %inout_addr, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 52 'load' 'inout_load' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%text_addr = getelementptr inbounds [16 x i8]* %text, i64 0, i64 %zext_ln55" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 53 'getelementptr' 'text_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.76ns)   --->   "store i8 %inout_load, i8* %text_addr, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:17]   --->   Operation 54 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br label %AES_init_ctx_iv.exit" [c_src/aes.c:54->hls/basic/aes_ha.c:17]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.39>
ST_7 : Operation 56 [1/2] (0.00ns)   --->   "call fastcc void @AES_CTR_xcrypt_buffe([176 x i8]* %ctx_RoundKey, [16 x i8]* %ctx_Iv, [16 x i8]* %text) nounwind" [hls/basic/aes_ha.c:19]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 57 [1/1] (1.39ns)   --->   "br label %4" [c_src/aes.c:54->hls/basic/aes_ha.c:21]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.39>

State 8 <SV = 5> <Delay = 1.76>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i5 [ 0, %_memcpy.exit ], [ %i_2, %5 ]"   --->   Operation 58 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (1.20ns)   --->   "%icmp_ln54_1 = icmp eq i5 %i_0_i1, -16" [c_src/aes.c:54->hls/basic/aes_ha.c:21]   --->   Operation 59 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 60 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (1.58ns)   --->   "%i_2 = add i5 %i_0_i1, 1" [c_src/aes.c:54->hls/basic/aes_ha.c:21]   --->   Operation 61 'add' 'i_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54_1, label %_memcpy.exit3.preheader, label %5" [c_src/aes.c:54->hls/basic/aes_ha.c:21]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i5 %i_0_i1 to i64" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 63 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%text_addr_1 = getelementptr inbounds [16 x i8]* %text, i64 0, i64 %zext_ln55_1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 64 'getelementptr' 'text_addr_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 65 [2/2] (1.76ns)   --->   "%text_load = load i8* %text_addr_1, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 65 'load' 'text_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 66 [1/1] (1.39ns)   --->   "br label %_memcpy.exit3" [c_src/aes.c:54->hls/basic/aes_ha.c:23]   --->   Operation 66 'br' <Predicate = (icmp_ln54_1)> <Delay = 1.39>

State 9 <SV = 6> <Delay = 3.53>
ST_9 : Operation 67 [1/2] (1.76ns)   --->   "%text_load = load i8* %text_addr_1, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 67 'load' 'text_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%inout_addr_1 = getelementptr [16 x i8]* %inout_r, i64 0, i64 %zext_ln55_1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 68 'getelementptr' 'inout_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (1.76ns)   --->   "store i8 %text_load, i8* %inout_addr_1, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:21]   --->   Operation 69 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "br label %4" [c_src/aes.c:54->hls/basic/aes_ha.c:21]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 1.76>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%i_0_i4 = phi i5 [ %i_3, %6 ], [ 0, %_memcpy.exit3.preheader ]"   --->   Operation 71 'phi' 'i_0_i4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (1.20ns)   --->   "%icmp_ln54_2 = icmp eq i5 %i_0_i4, -16" [c_src/aes.c:54->hls/basic/aes_ha.c:23]   --->   Operation 72 'icmp' 'icmp_ln54_2' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 73 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (1.58ns)   --->   "%i_3 = add i5 %i_0_i4, 1" [c_src/aes.c:54->hls/basic/aes_ha.c:23]   --->   Operation 74 'add' 'i_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54_2, label %_memcpy.exit6, label %6" [c_src/aes.c:54->hls/basic/aes_ha.c:23]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i5 %i_0_i4 to i64" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 76 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln54_2)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_1 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55_2" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 77 'getelementptr' 'ctx_Iv_addr_1' <Predicate = (!icmp_ln54_2)> <Delay = 0.00>
ST_10 : Operation 78 [2/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 78 'load' 'ctx_Iv_load' <Predicate = (!icmp_ln54_2)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 79 [2/2] (0.00ns)   --->   "ret void" [hls/basic/aes_ha.c:24]   --->   Operation 79 'ret' <Predicate = (icmp_ln54_2)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 3.53>
ST_11 : Operation 80 [1/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 80 'load' 'ctx_Iv_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%iv_addr = getelementptr [16 x i8]* %iv, i64 0, i64 %zext_ln55_2" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 81 'getelementptr' 'iv_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load, i8* %iv_addr, align 1" [c_src/aes.c:55->hls/basic/aes_ha.c:23]   --->   Operation 82 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "br label %_memcpy.exit3" [c_src/aes.c:54->hls/basic/aes_ha.c:23]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 84 [1/2] (0.00ns)   --->   "ret void" [hls/basic/aes_ha.c:24]   --->   Operation 84 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ iv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ inout_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctx_RoundKey      (alloca           ) [ 0011111100000]
ctx_Iv            (alloca           ) [ 0011111111110]
text              (alloca           ) [ 0011111111000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000]
empty             (specmemcore      ) [ 0000000000000]
specinterface_ln6 (specinterface    ) [ 0000000000000]
empty_5           (specmemcore      ) [ 0000000000000]
specinterface_ln7 (specinterface    ) [ 0000000000000]
empty_6           (specmemcore      ) [ 0000000000000]
specinterface_ln8 (specinterface    ) [ 0000000000000]
specinterface_ln9 (specinterface    ) [ 0000000000000]
call_ln259        (call             ) [ 0000000000000]
br_ln54           (br               ) [ 0011100000000]
i_0_i_i           (phi              ) [ 0001000000000]
icmp_ln54_3       (icmp             ) [ 0001100000000]
empty_7           (speclooptripcount) [ 0000000000000]
i_1               (add              ) [ 0011100000000]
br_ln54           (br               ) [ 0000000000000]
zext_ln55_3       (zext             ) [ 0000100000000]
iv_addr_1         (getelementptr    ) [ 0000100000000]
br_ln54           (br               ) [ 0001111000000]
iv_load           (load             ) [ 0000000000000]
ctx_Iv_addr       (getelementptr    ) [ 0000000000000]
store_ln55        (store            ) [ 0000000000000]
br_ln54           (br               ) [ 0011100000000]
i_0_i             (phi              ) [ 0000010000000]
icmp_ln54         (icmp             ) [ 0000011000000]
empty_8           (speclooptripcount) [ 0000000000000]
i                 (add              ) [ 0001011000000]
br_ln54           (br               ) [ 0000000000000]
zext_ln55         (zext             ) [ 0000001000000]
inout_addr        (getelementptr    ) [ 0000001000000]
inout_load        (load             ) [ 0000000000000]
text_addr         (getelementptr    ) [ 0000000000000]
store_ln55        (store            ) [ 0000000000000]
br_ln54           (br               ) [ 0001011000000]
call_ln19         (call             ) [ 0000000000000]
br_ln54           (br               ) [ 0000000111000]
i_0_i1            (phi              ) [ 0000000010000]
icmp_ln54_1       (icmp             ) [ 0000000011000]
empty_9           (speclooptripcount) [ 0000000000000]
i_2               (add              ) [ 0000000111000]
br_ln54           (br               ) [ 0000000000000]
zext_ln55_1       (zext             ) [ 0000000001000]
text_addr_1       (getelementptr    ) [ 0000000001000]
br_ln54           (br               ) [ 0000000011110]
text_load         (load             ) [ 0000000000000]
inout_addr_1      (getelementptr    ) [ 0000000000000]
store_ln55        (store            ) [ 0000000000000]
br_ln54           (br               ) [ 0000000111000]
i_0_i4            (phi              ) [ 0000000000100]
icmp_ln54_2       (icmp             ) [ 0000000000110]
empty_10          (speclooptripcount) [ 0000000000000]
i_3               (add              ) [ 0000000010110]
br_ln54           (br               ) [ 0000000000000]
zext_ln55_2       (zext             ) [ 0000000000010]
ctx_Iv_addr_1     (getelementptr    ) [ 0000000000010]
ctx_Iv_load       (load             ) [ 0000000000000]
iv_addr           (getelementptr    ) [ 0000000000000]
store_ln55        (store            ) [ 0000000000000]
br_ln54           (br               ) [ 0000000010110]
ret_ln24          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="iv">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iv"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inout_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sbox">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Rcon">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeyExpansion"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_ha_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_CTR_xcrypt_buffe"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="ctx_RoundKey_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_RoundKey/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="ctx_Iv_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_Iv/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="text_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="text/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="iv_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iv_addr_1/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="iv_load/3 store_ln55/11 "/>
</bind>
</comp>

<comp id="83" class="1004" name="ctx_Iv_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="5" slack="1"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_Iv_addr/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln55/4 ctx_Iv_load/10 "/>
</bind>
</comp>

<comp id="96" class="1004" name="inout_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_addr/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inout_load/5 store_ln55/9 "/>
</bind>
</comp>

<comp id="109" class="1004" name="text_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="1"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="text_addr/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln55/6 text_load/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="text_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="text_addr_1/8 "/>
</bind>
</comp>

<comp id="129" class="1004" name="inout_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="1"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_addr_1/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="ctx_Iv_addr_1_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_Iv_addr_1/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="iv_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="1"/>
<pin id="149" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iv_addr/11 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_0_i_i_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="1"/>
<pin id="156" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_0_i_i_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/3 "/>
</bind>
</comp>

<comp id="165" class="1005" name="i_0_i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="1"/>
<pin id="167" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_0_i_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/5 "/>
</bind>
</comp>

<comp id="176" class="1005" name="i_0_i1_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="1"/>
<pin id="178" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_0_i1_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/8 "/>
</bind>
</comp>

<comp id="187" class="1005" name="i_0_i4_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i4 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_0_i4_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i4/10 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_AES_CTR_xcrypt_buffe_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="8" slack="0"/>
<pin id="204" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_KeyExpansion_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="0" index="3" bw="8" slack="0"/>
<pin id="212" dir="0" index="4" bw="8" slack="0"/>
<pin id="213" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln259/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln54_3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="0" index="1" bw="5" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_3/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln55_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_3/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln54_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="5" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln55_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln54_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_1/8 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln55_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln54_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="5" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_2/10 "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln55_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_2/10 "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="zext_ln55_3_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="1"/>
<pin id="297" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="iv_addr_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="1"/>
<pin id="302" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="iv_addr_1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="313" class="1005" name="zext_ln55_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55 "/>
</bind>
</comp>

<comp id="318" class="1005" name="inout_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inout_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_2_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="zext_ln55_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_1 "/>
</bind>
</comp>

<comp id="336" class="1005" name="text_addr_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="text_addr_1 "/>
</bind>
</comp>

<comp id="344" class="1005" name="i_3_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="349" class="1005" name="zext_ln55_2_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_2 "/>
</bind>
</comp>

<comp id="354" class="1005" name="ctx_Iv_addr_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="1"/>
<pin id="356" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_Iv_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="54" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="54" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="77" pin="3"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="54" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="103" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="122" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="115" pin="3"/><net_sink comp="103" pin=1"/></net>

<net id="137"><net_src comp="129" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="143"><net_src comp="54" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="138" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="89" pin="3"/><net_sink comp="77" pin=1"/></net>

<net id="153"><net_src comp="145" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="58" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="223"><net_src comp="158" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="158" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="158" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="240"><net_src comp="169" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="169" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="169" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="257"><net_src comp="180" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="180" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="180" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="274"><net_src comp="191" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="191" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="191" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="293"><net_src comp="225" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="298"><net_src comp="231" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="303"><net_src comp="70" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="311"><net_src comp="242" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="316"><net_src comp="248" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="321"><net_src comp="96" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="329"><net_src comp="259" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="334"><net_src comp="265" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="339"><net_src comp="122" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="347"><net_src comp="276" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="352"><net_src comp="282" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="357"><net_src comp="138" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="89" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: iv | {11 }
	Port: inout_r | {9 }
 - Input state : 
	Port: aes_ha : key | {1 2 }
	Port: aes_ha : iv | {3 4 }
	Port: aes_ha : inout_r | {5 6 }
	Port: aes_ha : sbox | {1 2 5 7 }
	Port: aes_ha : Rcon | {1 2 }
  - Chain level:
	State 1
		call_ln259 : 1
	State 2
	State 3
		icmp_ln54_3 : 1
		i_1 : 1
		br_ln54 : 2
		zext_ln55_3 : 1
		iv_addr_1 : 2
		iv_load : 3
	State 4
		store_ln55 : 1
	State 5
		icmp_ln54 : 1
		i : 1
		br_ln54 : 2
		zext_ln55 : 1
		inout_addr : 2
		inout_load : 3
	State 6
		store_ln55 : 1
	State 7
	State 8
		icmp_ln54_1 : 1
		i_2 : 1
		br_ln54 : 2
		zext_ln55_1 : 1
		text_addr_1 : 2
		text_load : 3
	State 9
		store_ln55 : 1
	State 10
		icmp_ln54_2 : 1
		i_3 : 1
		br_ln54 : 2
		zext_ln55_2 : 1
		ctx_Iv_addr_1 : 2
		ctx_Iv_load : 3
	State 11
		store_ln55 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_AES_CTR_xcrypt_buffe_fu_198 |    1    | 30.1232 |   543   |   1024  |    0    |
|          |     grp_KeyExpansion_fu_207     |    0    | 12.8383 |   471   |   469   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            i_1_fu_225           |    0    |    0    |    0    |    15   |    0    |
|    add   |             i_fu_242            |    0    |    0    |    0    |    15   |    0    |
|          |            i_2_fu_259           |    0    |    0    |    0    |    15   |    0    |
|          |            i_3_fu_276           |    0    |    0    |    0    |    15   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        icmp_ln54_3_fu_219       |    0    |    0    |    0    |    11   |    0    |
|   icmp   |         icmp_ln54_fu_236        |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln54_1_fu_253       |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln54_2_fu_270       |    0    |    0    |    0    |    11   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        zext_ln55_3_fu_231       |    0    |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln55_fu_248        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln55_1_fu_265       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln55_2_fu_282       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    1    | 42.9615 |   1014  |   1597  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|    Rcon    |    0   |    8   |    2   |    -   |
|   ctx_Iv   |    0   |   16   |    2   |    0   |
|ctx_RoundKey|    1   |    0   |    0   |    0   |
|    sbox    |    1   |    0   |    0   |    -   |
|    text    |    0   |   16   |    2   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    2   |   40   |    6   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|ctx_Iv_addr_1_reg_354|    4   |
|    i_0_i1_reg_176   |    5   |
|    i_0_i4_reg_187   |    5   |
|   i_0_i_i_reg_154   |    5   |
|    i_0_i_reg_165    |    5   |
|     i_1_reg_290     |    5   |
|     i_2_reg_326     |    5   |
|     i_3_reg_344     |    5   |
|      i_reg_308      |    5   |
|  inout_addr_reg_318 |    4   |
|  iv_addr_1_reg_300  |    4   |
| text_addr_1_reg_336 |    4   |
| zext_ln55_1_reg_331 |   64   |
| zext_ln55_2_reg_349 |   64   |
| zext_ln55_3_reg_295 |   64   |
|  zext_ln55_reg_313  |   64   |
+---------------------+--------+
|        Total        |   312  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   3  |   4  |   12   ||    15   |
|  grp_access_fu_89 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_103 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_115 |  p0  |   3  |   4  |   12   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  5.858  ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |   42   |  1014  |  1597  |    0   |
|   Memory  |    2   |    -   |   40   |    6   |    0   |
|Multiplexer|    -   |    5   |    -   |   60   |    -   |
|  Register |    -   |    -   |   312  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |   48   |  1366  |  1663  |    0   |
+-----------+--------+--------+--------+--------+--------+
