
*** Running vivado
    with args -log memdis_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source memdis_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source memdis_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/CRExamples2017/AT5/Repository'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'k:/CRExamples2017/AT5/Repository' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'k:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top memdis_wrapper -part xc7a100tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/memdis.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5788 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 321.539 ; gain = 110.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'memdis_wrapper' [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/hdl/memdis_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'memdis' declared at 'K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/hdl/memdis.vhd:14' bound to instance 'memdis_i' of component 'memdis' [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/hdl/memdis_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'memdis' [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/hdl/memdis.vhd:28]
INFO: [Synth 8-3491] module 'memdis_FirstBlock_wrapper_0_0' declared at 'K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/synth_1/.Xil/Vivado-1312-DETI-PC0018/realtime/memdis_FirstBlock_wrapper_0_0_stub.vhdl:5' bound to instance 'FirstBlock_wrapper_0' of component 'memdis_FirstBlock_wrapper_0_0' [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/hdl/memdis.vhd:57]
INFO: [Synth 8-638] synthesizing module 'memdis_FirstBlock_wrapper_0_0' [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/synth_1/.Xil/Vivado-1312-DETI-PC0018/realtime/memdis_FirstBlock_wrapper_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'memdis_blk_mem_gen_0_0' declared at 'K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/synth_1/.Xil/Vivado-1312-DETI-PC0018/realtime/memdis_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'memdis_blk_mem_gen_0_0' [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/hdl/memdis.vhd:65]
INFO: [Synth 8-638] synthesizing module 'memdis_blk_mem_gen_0_0' [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/synth_1/.Xil/Vivado-1312-DETI-PC0018/realtime/memdis_blk_mem_gen_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'memdis' (1#1) [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/hdl/memdis.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'memdis_wrapper' (2#1) [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/hdl/memdis_wrapper.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 358.625 ; gain = 147.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 358.625 ; gain = 147.480
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'memdis_FirstBlock_wrapper_0_0' instantiated as 'memdis_i/FirstBlock_wrapper_0' [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/hdl/memdis.vhd:57]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'memdis_blk_mem_gen_0_0' instantiated as 'memdis_i/blk_mem_gen_0' [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/hdl/memdis.vhd:65]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/synth_1/.Xil/Vivado-1312-DETI-PC0018/dcp/memdis_FirstBlock_wrapper_0_0_in_context.xdc] for cell 'memdis_i/FirstBlock_wrapper_0'
Finished Parsing XDC File [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/synth_1/.Xil/Vivado-1312-DETI-PC0018/dcp/memdis_FirstBlock_wrapper_0_0_in_context.xdc] for cell 'memdis_i/FirstBlock_wrapper_0'
Parsing XDC File [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/synth_1/.Xil/Vivado-1312-DETI-PC0018/dcp_2/memdis_blk_mem_gen_0_0_in_context.xdc] for cell 'memdis_i/blk_mem_gen_0'
Finished Parsing XDC File [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/synth_1/.Xil/Vivado-1312-DETI-PC0018/dcp_2/memdis_blk_mem_gen_0_0_in_context.xdc] for cell 'memdis_i/blk_mem_gen_0'
Parsing XDC File [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/constrs_1/imports/Aula1_2017/Nexys4_Master.xdc]
Finished Parsing XDC File [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/constrs_1/imports/Aula1_2017/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/constrs_1/imports/Aula1_2017/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/memdis_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/memdis_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 586.625 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'memdis_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 586.625 ; gain = 375.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 586.625 ; gain = 375.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for memdis_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for memdis_i/FirstBlock_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for memdis_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 586.625 ; gain = 375.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 586.625 ; gain = 375.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 586.625 ; gain = 375.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 599.941 ; gain = 388.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 599.941 ; gain = 388.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 609.559 ; gain = 398.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 609.559 ; gain = 398.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 609.559 ; gain = 398.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 609.559 ; gain = 398.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 609.559 ; gain = 398.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 609.559 ; gain = 398.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 609.559 ; gain = 398.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |memdis_FirstBlock_wrapper_0_0 |         1|
|2     |memdis_blk_mem_gen_0_0        |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |memdis_FirstBlock_wrapper_0_0_bbox |     1|
|2     |memdis_blk_mem_gen_0_0_bbox        |     1|
|3     |IBUF                               |    18|
|4     |OBUF                               |    15|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |    64|
|2     |  memdis_i |memdis |    31|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 609.559 ; gain = 398.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 609.559 ; gain = 133.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 609.559 ; gain = 398.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 624.723 ; gain = 384.777
INFO: [Common 17-1381] The checkpoint 'K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/synth_1/memdis_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 624.723 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 09 20:52:33 2017...
