void SetupVTG ( volatile STG4000REG __iomem * pSTGReg , const struct kyrofb_info * pTiming ) { u32 tmp = 0 ; u32 margins = 0 ; u32 ulBorder ; u32 xRes = pTiming -> XRES ; u32 yRes = pTiming -> YRES ; u32 HAddrTime , HRightBorder , HLeftBorder ; u32 HBackPorcStrt , HFrontPorchStrt , HTotal , HLeftBorderStrt , HRightBorderStrt , HDisplayStrt ; u32 VDisplayStrt , VBottomBorder , VTopBorder ; u32 VBackPorchStrt , VTotal , VTopBorderStrt , VFrontPorchStrt , VBottomBorderStrt , VAddrTime ; if ( ( xRes == 640 ) && ( yRes == 480 ) ) { if ( ( pTiming -> VFREQ == 60 ) || ( pTiming -> VFREQ == 72 ) ) { margins = 8 ; } } VBottomBorder = HLeftBorder = VTopBorder = HRightBorder = ulBorder ; HAddrTime = xRes ; HBackPorcStrt = pTiming -> HST ; HTotal = pTiming -> HTot ; HDisplayStrt = pTiming -> HST + ( pTiming -> HBP - margins ) + HLeftBorder ; HLeftBorderStrt = HDisplayStrt - HLeftBorder ; HFrontPorchStrt = pTiming -> HST + ( pTiming -> HBP - margins ) + HLeftBorder + HAddrTime + HRightBorder ; HRightBorderStrt = HFrontPorchStrt - HRightBorder ; VAddrTime = yRes ; VBackPorchStrt = pTiming -> VST ; VTotal = pTiming -> VTot ; VDisplayStrt = pTiming -> VST + ( pTiming -> VBP - margins ) + VTopBorder ; VTopBorderStrt = VDisplayStrt - VTopBorder ; VFrontPorchStrt = pTiming -> VST + ( pTiming -> VBP - margins ) + VTopBorder + VAddrTime + VBottomBorder ; VBottomBorderStrt = VFrontPorchStrt - VBottomBorder ; tmp = STG_READ_REG ( DACHorTim1 ) ; CLEAR_BITS_FRM_TO ( 0 , 11 ) ; CLEAR_BITS_FRM_TO ( 16 , 27 ) ; tmp |= ( HTotal ) | ( HBackPorcStrt << 16 ) ; STG_WRITE_REG ( DACHorTim1 , tmp ) ; tmp = STG_READ_REG ( DACHorTim2 ) ; CLEAR_BITS_FRM_TO ( 0 , 11 ) ; CLEAR_BITS_FRM_TO ( 16 , 27 ) ; tmp |= ( HDisplayStrt << 16 ) | HLeftBorderStrt ; STG_WRITE_REG ( DACHorTim2 , tmp ) ; tmp = STG_READ_REG ( DACHorTim3 ) ; CLEAR_BITS_FRM_TO ( 0 , 11 ) ; CLEAR_BITS_FRM_TO ( 16 , 27 ) ; tmp |= ( HFrontPorchStrt << 16 ) | HRightBorderStrt ; STG_WRITE_REG ( DACHorTim3 , tmp ) ; tmp = STG_READ_REG ( DACVerTim1 ) ; CLEAR_BITS_FRM_TO ( 0 , 11 ) ; CLEAR_BITS_FRM_TO ( 16 , 27 ) ; tmp |= ( VBackPorchStrt << 16 ) | ( VTotal ) ; STG_WRITE_REG ( DACVerTim1 , tmp ) ; tmp = STG_READ_REG ( DACVerTim2 ) ; CLEAR_BITS_FRM_TO ( 0 , 11 ) ; CLEAR_BITS_FRM_TO ( 16 , 27 ) ; tmp |= ( VDisplayStrt << 16 ) | VTopBorderStrt ; STG_WRITE_REG ( DACVerTim2 , tmp ) ; tmp = STG_READ_REG ( DACVerTim3 ) ; CLEAR_BITS_FRM_TO ( 0 , 11 ) ; CLEAR_BITS_FRM_TO ( 16 , 27 ) ; tmp |= ( VFrontPorchStrt << 16 ) | VBottomBorderStrt ; STG_WRITE_REG ( DACVerTim3 , tmp ) ; tmp = STG_READ_REG ( DACSyncCtrl ) | SET_BIT ( 3 ) | SET_BIT ( 1 ) ; if ( ( pTiming -> HSP > 0 ) && ( pTiming -> VSP < 0 ) ) { tmp &= ~ 0x8 ; } if ( ( pTiming -> HSP < 0 ) && ( pTiming -> VSP > 0 ) ) { tmp &= ~ 0x2 ; } if ( ( pTiming -> HSP < 0 ) && ( pTiming -> VSP < 0 ) ) { tmp &= ~ 0xA ; } if ( ( pTiming -> HSP > 0 ) && ( pTiming -> VSP > 0 ) ) { tmp &= ~ 0x0 ; } STG_WRITE_REG ( DACSyncCtrl , tmp ) ; } 