{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 16:42:14 2022 " "Info: Processing started: Thu Mar 17 16:42:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clkm " "Info: Assuming node \"clkm\" is an undefined clock" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 224 16 184 240 "clkm" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkm" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register phase:inst1\|N\[11\] register phase:inst1\|N\[17\] 109.52 MHz 9.131 ns Internal " "Info: Clock \"clk\" has Internal fmax of 109.52 MHz between source register \"phase:inst1\|N\[11\]\" and destination register \"phase:inst1\|N\[17\]\" (period= 9.131 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.865 ns + Longest register register " "Info: + Longest register to register delay is 8.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase:inst1\|N\[11\] 1 REG LCFF_X10_Y4_N23 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y4_N23; Fanout = 22; REG Node = 'phase:inst1\|N\[11\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase:inst1|N[11] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.706 ns) 2.663 ns phase:inst1\|Add5~13 2 COMB LCCOMB_X17_Y5_N14 2 " "Info: 2: + IC(1.957 ns) + CELL(0.706 ns) = 2.663 ns; Loc. = LCCOMB_X17_Y5_N14; Fanout = 2; COMB Node = 'phase:inst1\|Add5~13'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { phase:inst1|N[11] phase:inst1|Add5~13 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.749 ns phase:inst1\|Add5~15 3 COMB LCCOMB_X17_Y5_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.749 ns; Loc. = LCCOMB_X17_Y5_N16; Fanout = 2; COMB Node = 'phase:inst1\|Add5~15'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add5~13 phase:inst1|Add5~15 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.835 ns phase:inst1\|Add5~17 4 COMB LCCOMB_X17_Y5_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.835 ns; Loc. = LCCOMB_X17_Y5_N18; Fanout = 2; COMB Node = 'phase:inst1\|Add5~17'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add5~15 phase:inst1|Add5~17 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.921 ns phase:inst1\|Add5~19 5 COMB LCCOMB_X17_Y5_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.921 ns; Loc. = LCCOMB_X17_Y5_N20; Fanout = 2; COMB Node = 'phase:inst1\|Add5~19'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add5~17 phase:inst1|Add5~19 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.007 ns phase:inst1\|Add5~21 6 COMB LCCOMB_X17_Y5_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.007 ns; Loc. = LCCOMB_X17_Y5_N22; Fanout = 2; COMB Node = 'phase:inst1\|Add5~21'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add5~19 phase:inst1|Add5~21 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.093 ns phase:inst1\|Add5~23 7 COMB LCCOMB_X17_Y5_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.093 ns; Loc. = LCCOMB_X17_Y5_N24; Fanout = 2; COMB Node = 'phase:inst1\|Add5~23'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase:inst1|Add5~21 phase:inst1|Add5~23 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.599 ns phase:inst1\|Add5~24 8 COMB LCCOMB_X17_Y5_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 3.599 ns; Loc. = LCCOMB_X17_Y5_N26; Fanout = 1; COMB Node = 'phase:inst1\|Add5~24'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { phase:inst1|Add5~23 phase:inst1|Add5~24 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.206 ns) 5.222 ns phase:inst1\|Mux2~2 9 COMB LCCOMB_X14_Y4_N22 1 " "Info: 9: + IC(1.417 ns) + CELL(0.206 ns) = 5.222 ns; Loc. = LCCOMB_X14_Y4_N22; Fanout = 1; COMB Node = 'phase:inst1\|Mux2~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { phase:inst1|Add5~24 phase:inst1|Mux2~2 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.366 ns) 6.890 ns phase:inst1\|Mux2~3 10 COMB LCCOMB_X13_Y5_N22 1 " "Info: 10: + IC(1.302 ns) + CELL(0.366 ns) = 6.890 ns; Loc. = LCCOMB_X13_Y5_N22; Fanout = 1; COMB Node = 'phase:inst1\|Mux2~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { phase:inst1|Mux2~2 phase:inst1|Mux2~3 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.206 ns) 7.446 ns phase:inst1\|Mux2~4 11 COMB LCCOMB_X13_Y5_N24 1 " "Info: 11: + IC(0.350 ns) + CELL(0.206 ns) = 7.446 ns; Loc. = LCCOMB_X13_Y5_N24; Fanout = 1; COMB Node = 'phase:inst1\|Mux2~4'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { phase:inst1|Mux2~3 phase:inst1|Mux2~4 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 8.187 ns phase:inst1\|Mux2~7 12 COMB LCCOMB_X13_Y5_N30 1 " "Info: 12: + IC(0.371 ns) + CELL(0.370 ns) = 8.187 ns; Loc. = LCCOMB_X13_Y5_N30; Fanout = 1; COMB Node = 'phase:inst1\|Mux2~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { phase:inst1|Mux2~4 phase:inst1|Mux2~7 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 8.757 ns phase:inst1\|Mux2~8 13 COMB LCCOMB_X13_Y5_N28 1 " "Info: 13: + IC(0.364 ns) + CELL(0.206 ns) = 8.757 ns; Loc. = LCCOMB_X13_Y5_N28; Fanout = 1; COMB Node = 'phase:inst1\|Mux2~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { phase:inst1|Mux2~7 phase:inst1|Mux2~8 } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.865 ns phase:inst1\|N\[17\] 14 REG LCFF_X13_Y5_N29 29 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 8.865 ns; Loc. = LCFF_X13_Y5_N29; Fanout = 29; REG Node = 'phase:inst1\|N\[17\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { phase:inst1|Mux2~8 phase:inst1|N[17] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.104 ns ( 35.01 % ) " "Info: Total cell delay = 3.104 ns ( 35.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.761 ns ( 64.99 % ) " "Info: Total interconnect delay = 5.761 ns ( 64.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.865 ns" { phase:inst1|N[11] phase:inst1|Add5~13 phase:inst1|Add5~15 phase:inst1|Add5~17 phase:inst1|Add5~19 phase:inst1|Add5~21 phase:inst1|Add5~23 phase:inst1|Add5~24 phase:inst1|Mux2~2 phase:inst1|Mux2~3 phase:inst1|Mux2~4 phase:inst1|Mux2~7 phase:inst1|Mux2~8 phase:inst1|N[17] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.865 ns" { phase:inst1|N[11] {} phase:inst1|Add5~13 {} phase:inst1|Add5~15 {} phase:inst1|Add5~17 {} phase:inst1|Add5~19 {} phase:inst1|Add5~21 {} phase:inst1|Add5~23 {} phase:inst1|Add5~24 {} phase:inst1|Mux2~2 {} phase:inst1|Mux2~3 {} phase:inst1|Mux2~4 {} phase:inst1|Mux2~7 {} phase:inst1|Mux2~8 {} phase:inst1|N[17] {} } { 0.000ns 1.957ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.417ns 1.302ns 0.350ns 0.371ns 0.364ns 0.000ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.366ns 0.206ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.754 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G6 46 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.754 ns phase:inst1\|N\[17\] 3 REG LCFF_X13_Y5_N29 29 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X13_Y5_N29; Fanout = 29; REG Node = 'phase:inst1\|N\[17\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { clk~clkctrl phase:inst1|N[17] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.49 % ) " "Info: Total cell delay = 1.776 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.51 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl phase:inst1|N[17] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|N[17] {} } { 0.000ns 0.000ns 0.140ns 0.838ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.756 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G6 46 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.756 ns phase:inst1\|N\[11\] 3 REG LCFF_X10_Y4_N23 22 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.756 ns; Loc. = LCFF_X10_Y4_N23; Fanout = 22; REG Node = 'phase:inst1\|N\[11\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk~clkctrl phase:inst1|N[11] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.44 % ) " "Info: Total cell delay = 1.776 ns ( 64.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 35.56 % ) " "Info: Total interconnect delay = 0.980 ns ( 35.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { clk clk~clkctrl phase:inst1|N[11] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|N[11] {} } { 0.000ns 0.000ns 0.140ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl phase:inst1|N[17] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|N[17] {} } { 0.000ns 0.000ns 0.140ns 0.838ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { clk clk~clkctrl phase:inst1|N[11] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|N[11] {} } { 0.000ns 0.000ns 0.140ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.865 ns" { phase:inst1|N[11] phase:inst1|Add5~13 phase:inst1|Add5~15 phase:inst1|Add5~17 phase:inst1|Add5~19 phase:inst1|Add5~21 phase:inst1|Add5~23 phase:inst1|Add5~24 phase:inst1|Mux2~2 phase:inst1|Mux2~3 phase:inst1|Mux2~4 phase:inst1|Mux2~7 phase:inst1|Mux2~8 phase:inst1|N[17] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.865 ns" { phase:inst1|N[11] {} phase:inst1|Add5~13 {} phase:inst1|Add5~15 {} phase:inst1|Add5~17 {} phase:inst1|Add5~19 {} phase:inst1|Add5~21 {} phase:inst1|Add5~23 {} phase:inst1|Add5~24 {} phase:inst1|Mux2~2 {} phase:inst1|Mux2~3 {} phase:inst1|Mux2~4 {} phase:inst1|Mux2~7 {} phase:inst1|Mux2~8 {} phase:inst1|N[17] {} } { 0.000ns 1.957ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.417ns 1.302ns 0.350ns 0.371ns 0.364ns 0.000ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.366ns 0.206ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl phase:inst1|N[17] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|N[17] {} } { 0.000ns 0.000ns 0.140ns 0.838ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { clk clk~clkctrl phase:inst1|N[11] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|N[11] {} } { 0.000ns 0.000ns 0.140ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clkm register register count:inst2\|num\[1\] count:inst2\|num\[3\] 360.1 MHz Internal " "Info: Clock \"clkm\" Internal fmax is restricted to 360.1 MHz between source register \"count:inst2\|num\[1\]\" and destination register \"count:inst2\|num\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.615 ns + Longest register register " "Info: + Longest register to register delay is 1.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:inst2\|num\[1\] 1 REG LCFF_X10_Y7_N29 67 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N29; Fanout = 67; REG Node = 'count:inst2\|num\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst2|num[1] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.651 ns) 1.507 ns count:inst2\|num\[3\]~0 2 COMB LCCOMB_X10_Y7_N16 1 " "Info: 2: + IC(0.856 ns) + CELL(0.651 ns) = 1.507 ns; Loc. = LCCOMB_X10_Y7_N16; Fanout = 1; COMB Node = 'count:inst2\|num\[3\]~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { count:inst2|num[1] count:inst2|num[3]~0 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.615 ns count:inst2\|num\[3\] 3 REG LCFF_X10_Y7_N17 59 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.615 ns; Loc. = LCFF_X10_Y7_N17; Fanout = 59; REG Node = 'count:inst2\|num\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count:inst2|num[3]~0 count:inst2|num[3] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 47.00 % ) " "Info: Total cell delay = 0.759 ns ( 47.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.856 ns ( 53.00 % ) " "Info: Total interconnect delay = 0.856 ns ( 53.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { count:inst2|num[1] count:inst2|num[3]~0 count:inst2|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.615 ns" { count:inst2|num[1] {} count:inst2|num[3]~0 {} count:inst2|num[3] {} } { 0.000ns 0.856ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkm destination 4.076 ns + Shortest register " "Info: + Shortest clock path from clock \"clkm\" to destination register is 4.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clkm 1 CLK PIN_43 4 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 4; CLK Node = 'clkm'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 224 16 184 240 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.456 ns) + CELL(0.666 ns) 4.076 ns count:inst2\|num\[3\] 2 REG LCFF_X10_Y7_N17 59 " "Info: 2: + IC(2.456 ns) + CELL(0.666 ns) = 4.076 ns; Loc. = LCFF_X10_Y7_N17; Fanout = 59; REG Node = 'count:inst2\|num\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.122 ns" { clkm count:inst2|num[3] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 39.74 % ) " "Info: Total cell delay = 1.620 ns ( 39.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.456 ns ( 60.26 % ) " "Info: Total interconnect delay = 2.456 ns ( 60.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.076 ns" { clkm count:inst2|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.076 ns" { clkm {} clkm~combout {} count:inst2|num[3] {} } { 0.000ns 0.000ns 2.456ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkm source 4.076 ns - Longest register " "Info: - Longest clock path from clock \"clkm\" to source register is 4.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clkm 1 CLK PIN_43 4 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 4; CLK Node = 'clkm'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 224 16 184 240 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.456 ns) + CELL(0.666 ns) 4.076 ns count:inst2\|num\[1\] 2 REG LCFF_X10_Y7_N29 67 " "Info: 2: + IC(2.456 ns) + CELL(0.666 ns) = 4.076 ns; Loc. = LCFF_X10_Y7_N29; Fanout = 67; REG Node = 'count:inst2\|num\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.122 ns" { clkm count:inst2|num[1] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 39.74 % ) " "Info: Total cell delay = 1.620 ns ( 39.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.456 ns ( 60.26 % ) " "Info: Total interconnect delay = 2.456 ns ( 60.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.076 ns" { clkm count:inst2|num[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.076 ns" { clkm {} clkm~combout {} count:inst2|num[1] {} } { 0.000ns 0.000ns 2.456ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.076 ns" { clkm count:inst2|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.076 ns" { clkm {} clkm~combout {} count:inst2|num[3] {} } { 0.000ns 0.000ns 2.456ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.076 ns" { clkm count:inst2|num[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.076 ns" { clkm {} clkm~combout {} count:inst2|num[1] {} } { 0.000ns 0.000ns 2.456ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { count:inst2|num[1] count:inst2|num[3]~0 count:inst2|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.615 ns" { count:inst2|num[1] {} count:inst2|num[3]~0 {} count:inst2|num[3] {} } { 0.000ns 0.856ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.076 ns" { clkm count:inst2|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.076 ns" { clkm {} clkm~combout {} count:inst2|num[3] {} } { 0.000ns 0.000ns 2.456ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.076 ns" { clkm count:inst2|num[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.076 ns" { clkm {} clkm~combout {} count:inst2|num[1] {} } { 0.000ns 0.000ns 2.456ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst2|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { count:inst2|num[3] {} } {  } {  } "" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "phase:inst1\|fre\[3\] rst clk 5.712 ns register " "Info: tsu for register \"phase:inst1\|fre\[3\]\" (data pin = \"rst\", clock pin = \"clk\") is 5.712 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.494 ns + Longest pin register " "Info: + Longest pin to register delay is 8.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns rst 1 PIN PIN_25 32 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 32; PIN Node = 'rst'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 152 16 184 168 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.694 ns) + CELL(0.855 ns) 8.494 ns phase:inst1\|fre\[3\] 2 REG LCFF_X12_Y6_N13 1 " "Info: 2: + IC(6.694 ns) + CELL(0.855 ns) = 8.494 ns; Loc. = LCFF_X12_Y6_N13; Fanout = 1; REG Node = 'phase:inst1\|fre\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { rst phase:inst1|fre[3] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 21.19 % ) " "Info: Total cell delay = 1.800 ns ( 21.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.694 ns ( 78.81 % ) " "Info: Total interconnect delay = 6.694 ns ( 78.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.494 ns" { rst phase:inst1|fre[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.494 ns" { rst {} rst~combout {} phase:inst1|fre[3] {} } { 0.000ns 0.000ns 6.694ns } { 0.000ns 0.945ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.742 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G6 46 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 2.742 ns phase:inst1\|fre\[3\] 3 REG LCFF_X12_Y6_N13 1 " "Info: 3: + IC(0.826 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X12_Y6_N13; Fanout = 1; REG Node = 'phase:inst1\|fre\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk~clkctrl phase:inst1|fre[3] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.77 % ) " "Info: Total cell delay = 1.776 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl phase:inst1|fre[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|fre[3] {} } { 0.000ns 0.000ns 0.140ns 0.826ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.494 ns" { rst phase:inst1|fre[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.494 ns" { rst {} rst~combout {} phase:inst1|fre[3] {} } { 0.000ns 0.000ns 6.694ns } { 0.000ns 0.945ns 0.855ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl phase:inst1|fre[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|fre[3] {} } { 0.000ns 0.000ns 0.140ns 0.826ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkm M\[0\] count:inst2\|num\[0\] 10.230 ns register " "Info: tco from clock \"clkm\" to destination pin \"M\[0\]\" through register \"count:inst2\|num\[0\]\" is 10.230 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkm source 4.076 ns + Longest register " "Info: + Longest clock path from clock \"clkm\" to source register is 4.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clkm 1 CLK PIN_43 4 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 4; CLK Node = 'clkm'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 224 16 184 240 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.456 ns) + CELL(0.666 ns) 4.076 ns count:inst2\|num\[0\] 2 REG LCFF_X10_Y7_N7 67 " "Info: 2: + IC(2.456 ns) + CELL(0.666 ns) = 4.076 ns; Loc. = LCFF_X10_Y7_N7; Fanout = 67; REG Node = 'count:inst2\|num\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.122 ns" { clkm count:inst2|num[0] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 39.74 % ) " "Info: Total cell delay = 1.620 ns ( 39.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.456 ns ( 60.26 % ) " "Info: Total interconnect delay = 2.456 ns ( 60.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.076 ns" { clkm count:inst2|num[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.076 ns" { clkm {} clkm~combout {} count:inst2|num[0] {} } { 0.000ns 0.000ns 2.456ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.850 ns + Longest register pin " "Info: + Longest register to pin delay is 5.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:inst2\|num\[0\] 1 REG LCFF_X10_Y7_N7 67 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N7; Fanout = 67; REG Node = 'count:inst2\|num\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst2|num[0] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/ex2/1/count.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.614 ns) + CELL(3.236 ns) 5.850 ns M\[0\] 2 PIN PIN_121 0 " "Info: 2: + IC(2.614 ns) + CELL(3.236 ns) = 5.850 ns; Loc. = PIN_121; Fanout = 0; PIN Node = 'M\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.850 ns" { count:inst2|num[0] M[0] } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 232 424 600 248 "M\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 55.32 % ) " "Info: Total cell delay = 3.236 ns ( 55.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.614 ns ( 44.68 % ) " "Info: Total interconnect delay = 2.614 ns ( 44.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.850 ns" { count:inst2|num[0] M[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.850 ns" { count:inst2|num[0] {} M[0] {} } { 0.000ns 2.614ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.076 ns" { clkm count:inst2|num[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.076 ns" { clkm {} clkm~combout {} count:inst2|num[0] {} } { 0.000ns 0.000ns 2.456ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.850 ns" { count:inst2|num[0] M[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.850 ns" { count:inst2|num[0] {} M[0] {} } { 0.000ns 2.614ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "phase:inst1\|fre\[0\] rst clk -4.965 ns register " "Info: th for register \"phase:inst1\|fre\[0\]\" (data pin = \"rst\", clock pin = \"clk\") is -4.965 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.730 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G6 46 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.666 ns) 2.730 ns phase:inst1\|fre\[0\] 3 REG LCFF_X9_Y7_N29 1 " "Info: 3: + IC(0.814 ns) + CELL(0.666 ns) = 2.730 ns; Loc. = LCFF_X9_Y7_N29; Fanout = 1; REG Node = 'phase:inst1\|fre\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { clk~clkctrl phase:inst1|fre[0] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 65.05 % ) " "Info: Total cell delay = 1.776 ns ( 65.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 34.95 % ) " "Info: Total interconnect delay = 0.954 ns ( 34.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk clk~clkctrl phase:inst1|fre[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|fre[0] {} } { 0.000ns 0.000ns 0.140ns 0.814ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.001 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns rst 1 PIN PIN_25 32 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 32; PIN Node = 'rst'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/ex2/1/demo.bdf" { { 152 16 184 168 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.201 ns) + CELL(0.855 ns) 8.001 ns phase:inst1\|fre\[0\] 2 REG LCFF_X9_Y7_N29 1 " "Info: 2: + IC(6.201 ns) + CELL(0.855 ns) = 8.001 ns; Loc. = LCFF_X9_Y7_N29; Fanout = 1; REG Node = 'phase:inst1\|fre\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.056 ns" { rst phase:inst1|fre[0] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/ex2/1/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 22.50 % ) " "Info: Total cell delay = 1.800 ns ( 22.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.201 ns ( 77.50 % ) " "Info: Total interconnect delay = 6.201 ns ( 77.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.001 ns" { rst phase:inst1|fre[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.001 ns" { rst {} rst~combout {} phase:inst1|fre[0] {} } { 0.000ns 0.000ns 6.201ns } { 0.000ns 0.945ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk clk~clkctrl phase:inst1|fre[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|fre[0] {} } { 0.000ns 0.000ns 0.140ns 0.814ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.001 ns" { rst phase:inst1|fre[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.001 ns" { rst {} rst~combout {} phase:inst1|fre[0] {} } { 0.000ns 0.000ns 6.201ns } { 0.000ns 0.945ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 16:42:14 2022 " "Info: Processing ended: Thu Mar 17 16:42:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
