// Seed: 3734781429
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  `define pp_4 (  pp_5  ,  pp_6  ,  pp_7  )  0
  assign `pp_5 = `pp_6;
  assign `pp_5[1] = `pp_7;
  wire id_8 = `pp_4;
  id_9(
      .id_0(1 == `pp_7),
      .id_1(1),
      .id_2(1'd0),
      .id_3(id_1),
      .id_4(1),
      .id_5(id_1),
      .id_6(),
      .id_7(`pp_5),
      .id_8(1 - id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0] id_5 = id_5[1];
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3
  );
  wire id_6;
endmodule
