<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/85028842778</prism:url><dc:identifier>SCOPUS_ID:85028842778</dc:identifier><eid>2-s2.0-85028842778</eid><dc:title>Using parallel simulated annealing in the mapping problem</dc:title><prism:aggregationType>Book Series</prism:aggregationType><srctype>k</srctype><subtype>cp</subtype><subtypeDescription>Conference Paper</subtypeDescription><citedby-count>0</citedby-count><prism:publicationName>Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)</prism:publicationName><dc:publisher> Springer Verlag service@springer.de </dc:publisher><source-id>25674</source-id><prism:isbn>9783540581840</prism:isbn><prism:issn>16113349 03029743</prism:issn><prism:volume>817 LNCS</prism:volume><prism:startingPage>797</prism:startingPage><prism:endingPage>800</prism:endingPage><prism:pageRange>797-800</prism:pageRange><prism:coverDate>1994-01-01</prism:coverDate><openaccess/><openaccessFlag/><dc:creator><author seq="1" auid="55947972500"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55947972500</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"> <publishercopyright>© Springer-Verlag Berlin Heidelberg 1994.</publishercopyright> <ce:para>This paper presents a parallel simulated annealing algorithm for solving the problem of mapping irregular parallel programs onto homogeneous processor arrays with regular topology. The algorithm constructs and uses joint transformations. These transformations guarantee degree of parallelism that is bounded below by (Formula Presented), where |N<inf>p</inf>| is the number of task nodes in the mapped program graph G<inf>p</inf> and deg(G<inf>p</inf>) is the maximal degree of a node in G<inf>p</inf>. The mapping algorithm provides good program mappings (in terms of program execution time and the number of processors used) in a reasonable number of steps.</ce:para> </abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/85028842778" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=85028842778&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=85028842778&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"><affilname>Jozef Stefan Institute</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="55947972500"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55947972500</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author><author seq="2" auid="6602885301"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Šilc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6602885301</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author></authors><language xml:lang="eng"/><authkeywords/><idxterms><mainterm weight="b" candidate="n">Degree of parallelism</mainterm><mainterm weight="b" candidate="n">Homogeneous processors</mainterm><mainterm weight="b" candidate="n">Mapping algorithms</mainterm><mainterm weight="b" candidate="n">Parallel program</mainterm><mainterm weight="b" candidate="n">Parallel simulated annealing</mainterm><mainterm weight="b" candidate="n">Parallel simulated annealing algorithm</mainterm><mainterm weight="b" candidate="n">Program execution</mainterm><mainterm weight="b" candidate="n">Regular topology</mainterm></idxterms><subject-areas><subject-area code="2614" abbrev="MATH">Theoretical Computer Science</subject-area><subject-area code="1700" abbrev="COMP">Computer Science (all)</subject-area></subject-areas><item xmlns=""><xocs:meta><xocs:funding-list has-funding-info="1" pui-match="primary"><xocs:funding-addon-generated-timestamp>2018-05-16T14:35:52.404Z</xocs:funding-addon-generated-timestamp></xocs:funding-list></xocs:meta><ait:process-info><ait:date-delivered day="25" month="01" timestamp="2018-01-25T02:29:17.000017-05:00" year="2018"/><ait:date-sort day="01" month="01" year="1994"/><ait:status stage="S300" state="update" type="core"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2017 Elsevier B.V., All rights reserved.</copyright><itemidlist> <itemid idtype="PUI">618194876</itemid> <itemid idtype="CAR-ID">686113799</itemid> <itemid idtype="CPX">20173704140068</itemid> <itemid idtype="SCOPUS">20170381110</itemid> <itemid idtype="SCP">85028842778</itemid> <itemid idtype="SGR">85028842778</itemid> </itemidlist><history> <date-created day="10" month="09" timestamp="BST 07:01:36" year="2017"/> </history><dbcollection>CPX</dbcollection><dbcollection>SCOPUS</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="cp"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/></citation-info><citation-title><titletext original="y" xml:lang="eng" language="English">Using parallel simulated annealing in the mapping problem</titletext></citation-title><author-group><author auid="55947972500" seq="1" type="auth"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name> <ce:initials>B.</ce:initials> <ce:indexed-name>Robič B.</ce:indexed-name> <ce:surname>Robič</ce:surname> <ce:given-name>Borut</ce:given-name> </preferred-name></author><author auid="6602885301" seq="2" type="auth"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name> <ce:initials>J.</ce:initials> <ce:indexed-name>Šilc J.</ce:indexed-name> <ce:surname>Šilc</ce:surname> <ce:given-name>Jurij</ce:given-name> </preferred-name></author><affiliation afid="60023955" country="svn"><organization>Institute Jožef Stefan</organization><organization>Laboratory for Computer Architectures</organization><address-part>Jamova 39</address-part><city>Ljubljana</city><postal-code>61111</postal-code><affiliation-id afid="60023955"/><country>Slovenia</country></affiliation></author-group><correspondence><person> <ce:initials>B.</ce:initials> <ce:indexed-name>Robic B.</ce:indexed-name> <ce:surname>Robič</ce:surname> <ce:given-name>Borut</ce:given-name> </person><affiliation country="svn"><organization>Institute Jožef Stefan</organization><organization>Laboratory for Computer Architectures</organization><address-part>Jamova 39</address-part><city>Ljubljana</city><postal-code>61111</postal-code><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"> <publishercopyright>© Springer-Verlag Berlin Heidelberg 1994.</publishercopyright> <ce:para>This paper presents a parallel simulated annealing algorithm for solving the problem of mapping irregular parallel programs onto homogeneous processor arrays with regular topology. The algorithm constructs and uses joint transformations. These transformations guarantee degree of parallelism that is bounded below by (Formula Presented), where |N<inf>p</inf>| is the number of task nodes in the mapped program graph G<inf>p</inf> and deg(G<inf>p</inf>) is the maximal degree of a node in G<inf>p</inf>. The mapping algorithm provides good program mappings (in terms of program execution time and the number of processors used) in a reasonable number of steps.</ce:para> </abstract></abstracts><source country="deu" srcid="25674" type="k"><sourcetitle>Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)</sourcetitle><sourcetitle-abbrev>Lect. Notes Comput. Sci.</sourcetitle-abbrev><translated-sourcetitle xml:lang="eng">Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)</translated-sourcetitle><issuetitle>PARLE 1994 – Parallel Architectures and Languages Europe - 6th International PARLE Conference, Proceedings</issuetitle><issn type="electronic">16113349</issn><issn type="print">03029743</issn><isbn length="13" level="volume" type="print">9783540581840</isbn><volisspag> <voliss volume="817 LNCS"/> <pagerange first="797" last="800"/> </volisspag><publicationyear first="1994"/><publicationdate> <year>1994</year> <date-text xfab-added="true">1994</date-text></publicationdate><website> <ce:e-address type="email">http://springerlink.com/content/0302-9743/copyright/2005/</ce:e-address> </website><contributor-group> <affiliation country="grc"> <organization>Computer Technology Institute</organization> <address-part>3, Kolokotroni str.</address-part> <city>Patras</city> <postal-code>GR-26221</postal-code> </affiliation> </contributor-group><contributor-group> <contributor role="edit" seq="1"> <ce:initials>D.</ce:initials> <ce:indexed-name>Maritsas D.</ce:indexed-name> <ce:surname>Maritsas</ce:surname> <ce:given-name>Dimitrios</ce:given-name> </contributor> </contributor-group><contributor-group> <contributor role="edit" seq="2"> <ce:initials>S.</ce:initials> <ce:indexed-name>Theodoridis S.</ce:indexed-name> <ce:surname>Theodoridis</ce:surname> <ce:given-name>Sergios</ce:given-name> </contributor> </contributor-group><contributor-group> <affiliation country="grc"> <organization>Department of Informatics, University of Athens</organization> <address-part>Panepistimiopolis, Ilisia</address-part> <city>Athens</city> <postal-code>GR-15771</postal-code> </affiliation> </contributor-group><contributor-group> <contributor role="edit" seq="1"> <ce:initials>C.</ce:initials> <ce:indexed-name>Halatsis C.</ce:indexed-name> <ce:surname>Halatsis</ce:surname> <ce:given-name>Costas</ce:given-name> </contributor> </contributor-group><contributor-group> <contributor role="edit" seq="2"> <ce:initials>G.</ce:initials> <ce:indexed-name>Philokyprou G.</ce:indexed-name> <ce:surname>Philokyprou</ce:surname> <ce:given-name>George</ce:given-name> </contributor> </contributor-group><publisher> <publishername>Springer Verlag</publishername> <ce:e-address type="email">service@springer.de</ce:e-address> </publisher><additional-srcinfo> <conferenceinfo> <confevent> <confname>6th International Conference on Parallel Architectures and Languages Europe, PARLE 1994 </confname> <confnumber>6th</confnumber> <confseriestitle>International Conference on Parallel Architectures and Languages Europe</confseriestitle> <conflocation country="grc"> <city>Athens</city> </conflocation> <confdate> <startdate day="04" month="07" year="1994"/> <enddate day="08" month="07" year="1994"/> </confdate> <confcode>171209</confcode> <confsponsors complete="n"> <confsponsor>Commision of the European Union</confsponsor> <confsponsor>et al.</confsponsor> <confsponsor>General Secretariat of Research and Technology</confsponsor> <confsponsor>Greek Ministry of Cultural Affairs</confsponsor> <confsponsor>Intracom</confsponsor> <confsponsor>Ministry of Education</confsponsor> </confsponsors> </confevent> <confpublication> <procpartno>1 of 1</procpartno> </confpublication> </conferenceinfo> </additional-srcinfo></source><enhancement><classificationgroup><classifications type="CPXCLASS"> <classification> <classification-code>405.3</classification-code> <classification-description>Surveying</classification-description> </classification> <classification> <classification-code>537.1</classification-code> <classification-description>Heat Treatment Processes</classification-description> </classification> <classification> <classification-code>722.4</classification-code> <classification-description>Digital Computers and Systems</classification-description> </classification> </classifications><classifications type="FLXCLASS"> <classification> <classification-code>902</classification-code> <classification-description>FLUIDEX; Related Topics</classification-description> </classification> </classifications><classifications type="ASJC"> <classification>2614</classification> <classification>1700</classification> </classifications><classifications type="SUBJABBR"><classification>MATH</classification><classification>COMP</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="5"> <reference id="1"> <ref-info> <ref-title> <ref-titletext>A parallel simulated annealing algorithm</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">38249003815</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>N.</ce:initials> <ce:indexed-name>Boissin N.</ce:indexed-name> <ce:surname>Boissin</ce:surname> </author> <author seq="2"> <ce:initials>J.-L.</ce:initials> <ce:indexed-name>Lutton J.-L.</ce:indexed-name> <ce:surname>Lutton</ce:surname> </author> </ref-authors> <ref-sourcetitle>Parallel Computing</ref-sourcetitle> <ref-publicationyear first="1993"/> <ref-volisspag> <voliss issue="8" volume="19"/> <pagerange first="859" last="872"/> </ref-volisspag> <ref-text>August</ref-text> </ref-info> <ref-fulltext>N. Boissin and J.-L. Lutton. A parallel simulated annealing algorithm. Parallel Computing, 19(8):859-872, August 1993.</ref-fulltext> </reference> <reference id="2"> <ref-info> <ref-title> <ref-titletext>A data-driven VLSI array for arbitrary algorithms</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0024088366</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>I.</ce:initials> <ce:indexed-name>Koren I.</ce:indexed-name> <ce:surname>Koren</ce:surname> </author> <author seq="2"> <ce:initials>B.</ce:initials> <ce:indexed-name>Mendelson B.</ce:indexed-name> <ce:surname>Mendelson</ce:surname> </author> <author seq="3"> <ce:initials>I.</ce:initials> <ce:indexed-name>Peled I.</ce:indexed-name> <ce:surname>Peled</ce:surname> </author> <author seq="4"> <ce:initials>G.M.</ce:initials> <ce:indexed-name>Silberman G.M.</ce:indexed-name> <ce:surname>Silberman</ce:surname> </author> </ref-authors> <ref-sourcetitle>IEEE Computer</ref-sourcetitle> <ref-publicationyear first="1988"/> <ref-volisspag> <voliss issue="1" volume="21"/> <pagerange first="30" last="43"/> </ref-volisspag> <ref-text>October</ref-text> </ref-info> <ref-fulltext>I. Koren, B. Mendelson, I. Peled and G. M. Silberman. A data-driven VLSI array for arbitrary algorithms. IEEE Computer, 21(1):30-43, October 1988.</ref-fulltext> </reference> <reference id="3"> <ref-info> <ref-title> <ref-titletext>Area optimization of dataflow-graph mappings</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0026825925</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>B.</ce:initials> <ce:indexed-name>Robic B.</ce:indexed-name> <ce:surname>Robič</ce:surname> </author> <author seq="2"> <ce:initials>P.</ce:initials> <ce:indexed-name>Kolbezen P.</ce:indexed-name> <ce:surname>Kolbezen</ce:surname> </author> <author seq="3"> <ce:initials>J.</ce:initials> <ce:indexed-name>Silc J.</ce:indexed-name> <ce:surname>Šilc</ce:surname> </author> </ref-authors> <ref-sourcetitle>Parallel Computing</ref-sourcetitle> <ref-publicationyear first="1992"/> <ref-volisspag> <voliss issue="3" volume="18"/> <pagerange first="297" last="311"/> </ref-volisspag> </ref-info> <ref-fulltext>B. Robič, P. Kolbezen and J. Šilc. Area optimization of dataflow-graph mappings. Parallel Computing, 18(3):297-311, March 1992.</ref-fulltext> </reference> <reference id="4"> <ref-info> <ref-title> <ref-titletext>High-performance computing on a honeycomb architecture</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">84960381696</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>B.</ce:initials> <ce:indexed-name>Robic B.</ce:indexed-name> <ce:surname>Robič</ce:surname> </author> <author seq="2"> <ce:initials>J.</ce:initials> <ce:indexed-name>Silc J.</ce:indexed-name> <ce:surname>Šilc</ce:surname> </author> </ref-authors> <ref-sourcetitle>Lecture Notes in Computer Science</ref-sourcetitle> <ref-publicationyear first="1993"/> <ref-volisspag> <voliss volume="734"/> <pagerange first="1" last="13"/> </ref-volisspag> <ref-text>Springer-Verlag</ref-text> </ref-info> <ref-fulltext>B. Robič and J. Šilc. High-performance computing on a honeycomb architecture. Lecture Notes in Computer Science 734, pp. 1-13, Springer-Verlag, 1993.</ref-fulltext> </reference> <reference id="5"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">85028812670</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>B.</ce:initials> <ce:indexed-name>Robic B.</ce:indexed-name> <ce:surname>Robič</ce:surname> </author> </ref-authors> <ref-sourcetitle>Optimization of Parallel Algorithm Mappings onto Regular Processor Arrays</ref-sourcetitle> <ref-publicationyear first="1993"/> <ref-text>PhD Thesis, University of Ljubljana</ref-text> </ref-info> <ref-fulltext>B. Robič. Optimization of parallel algorithm mappings onto regular processor arrays. PhD Thesis, University of Ljubljana, 1993.</ref-fulltext> </reference> </bibliography></tail></bibrecord></item></abstracts-retrieval-response>