#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000231168e8320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000231169b2530 .scope module, "tb_rca" "tb_rca" 3 7;
 .timescale -9 -12;
P_000002311698f0b0 .param/l "NUM_TESTS" 1 3 9, +C4<00000000000000000000000000001000>;
v000002311695a4a0_0 .var "A16", 15 0;
v000002311695b260_0 .var "A32", 31 0;
v000002311695b300_0 .var "A64", 63 0;
v000002311695b940_0 .var "A8", 7 0;
v000002311695aae0_0 .var "B16", 15 0;
v000002311695ae00_0 .var "B32", 31 0;
v000002311695a0e0_0 .var "B64", 63 0;
v000002311695b6c0_0 .var "B8", 7 0;
v000002311695ac20_0 .var "Cin_local", 0 0;
v000002311695aea0_0 .net "cout16", 0 0, L_000002311695ca20;  1 drivers
v000002311695a5e0_0 .net "cout32", 0 0, L_0000023116a5e500;  1 drivers
v000002311695af40_0 .net "cout64", 0 0, L_0000023116a68000;  1 drivers
v000002311695afe0_0 .net "cout8", 0 0, L_000002311695e320;  1 drivers
v000002311695b080_0 .var "exp16", 16 0;
v000002311695a180_0 .var "exp32", 32 0;
v000002311695b120_0 .var "exp64", 64 0;
v000002311695a2c0_0 .var "exp8", 8 0;
v000002311695b760_0 .var/i "i", 31 0;
v000002311695bbc0_0 .net "sum16", 15 0, L_000002311695c840;  1 drivers
v000002311695b800_0 .net "sum32", 31 0, L_0000023116a601c0;  1 drivers
v000002311695a400_0 .net "sum64", 63 0, L_0000023116a66160;  1 drivers
v000002311695c020_0 .net "sum8", 7 0, L_000002311695ce80;  1 drivers
v0000023116959960 .array "testA", 7 0, 63 0;
v000002311695b8a0 .array "testB", 7 0, 63 0;
v000002311695a040 .array "testCin", 7 0, 0 0;
S_00000231169b77e0 .scope task, "check16" "check16" 3 100, 3 100 0, S_00000231169b2530;
 .timescale -9 -12;
v000002311699a6b0_0 .var "expected", 16 0;
v000002311699af70_0 .var "got", 16 0;
TD_tb_rca.check16 ;
    %load/vec4 v000002311699af70_0;
    %load/vec4 v000002311699a6b0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 102 "$display", "16-bit mismatch | Got=%h | Exp=%h", v000002311699af70_0, v000002311699a6b0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 104 "$display", "16-bit OK | Sum=%h", &PV<v000002311699a6b0_0, 0, 16> {0 0 0};
T_0.1 ;
    %end;
S_00000231169b7f70 .scope task, "check32" "check32" 3 107, 3 107 0, S_00000231169b2530;
 .timescale -9 -12;
v000002311699b3d0_0 .var "expected", 32 0;
v000002311699b510_0 .var "got", 32 0;
TD_tb_rca.check32 ;
    %load/vec4 v000002311699b510_0;
    %load/vec4 v000002311699b3d0_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 6;
    %vpi_call/w 3 109 "$display", "32-bit mismatch | Got=%h | Exp=%h", v000002311699b510_0, v000002311699b3d0_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 3 111 "$display", "32-bit OK | Sum=%h", &PV<v000002311699b3d0_0, 0, 32> {0 0 0};
T_1.3 ;
    %end;
S_00000231169b8100 .scope task, "check64" "check64" 3 114, 3 114 0, S_00000231169b2530;
 .timescale -9 -12;
v000002311699bbf0_0 .var "expected", 64 0;
v000002311699b650_0 .var "got", 64 0;
TD_tb_rca.check64 ;
    %load/vec4 v000002311699b650_0;
    %load/vec4 v000002311699bbf0_0;
    %cmp/ne;
    %jmp/0xz  T_2.4, 6;
    %vpi_call/w 3 116 "$display", "64-bit mismatch | Got=%h | Exp=%h", v000002311699b650_0, v000002311699bbf0_0 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call/w 3 118 "$display", "64-bit OK | Sum=%h", &PV<v000002311699bbf0_0, 0, 64> {0 0 0};
T_2.5 ;
    %end;
S_00000231169bb630 .scope task, "check8" "check8" 3 93, 3 93 0, S_00000231169b2530;
 .timescale -9 -12;
v000002311699b830_0 .var "expected", 8 0;
v000002311699be70_0 .var "got", 8 0;
TD_tb_rca.check8 ;
    %load/vec4 v000002311699be70_0;
    %load/vec4 v000002311699b830_0;
    %cmp/ne;
    %jmp/0xz  T_3.6, 6;
    %vpi_call/w 3 95 "$display", "8-bit mismatch | Got=%h | Exp=%h", v000002311699be70_0, v000002311699b830_0 {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call/w 3 97 "$display", "8-bit OK | Sum=%h", &PV<v000002311699b830_0, 0, 8> {0 0 0};
T_3.7 ;
    %end;
S_00000231169bb7c0 .scope module, "dut16" "rca" 3 37, 4 13 0, S_00000231169b2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
P_000002311698e170 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
L_0000023116a59d30 .functor BUFZ 1, v000002311695ac20_0, C4<0>, C4<0>, C4<0>;
v00000231169a0dd0_0 .net "A", 15 0, v000002311695a4a0_0;  1 drivers
v00000231169a1550_0 .net "B", 15 0, v000002311695aae0_0;  1 drivers
v00000231169a05b0_0 .net "Cin", 0 0, v000002311695ac20_0;  1 drivers
v00000231169a15f0_0 .net "Cout", 0 0, L_000002311695ca20;  alias, 1 drivers
v00000231169a0fb0_0 .net "Sum", 15 0, L_000002311695c840;  alias, 1 drivers
v000002311699fd90_0 .net *"_ivl_117", 0 0, L_0000023116a59d30;  1 drivers
v00000231169a1690_0 .net "carry", 16 0, L_000002311695c8e0;  1 drivers
L_000002311695d240 .part v000002311695a4a0_0, 0, 1;
L_000002311695cd40 .part v000002311695aae0_0, 0, 1;
L_000002311695de20 .part L_000002311695c8e0, 0, 1;
L_000002311695db00 .part v000002311695a4a0_0, 1, 1;
L_000002311695da60 .part v000002311695aae0_0, 1, 1;
L_000002311695d6a0 .part L_000002311695c8e0, 1, 1;
L_000002311695d740 .part v000002311695a4a0_0, 2, 1;
L_000002311695dba0 .part v000002311695aae0_0, 2, 1;
L_000002311695d420 .part L_000002311695c8e0, 2, 1;
L_000002311695e500 .part v000002311695a4a0_0, 3, 1;
L_000002311695d2e0 .part v000002311695aae0_0, 3, 1;
L_000002311695c200 .part L_000002311695c8e0, 3, 1;
L_000002311695cf20 .part v000002311695a4a0_0, 4, 1;
L_000002311695e5a0 .part v000002311695aae0_0, 4, 1;
L_000002311695e1e0 .part L_000002311695c8e0, 4, 1;
L_000002311695cfc0 .part v000002311695a4a0_0, 5, 1;
L_000002311695d880 .part v000002311695aae0_0, 5, 1;
L_000002311695d920 .part L_000002311695c8e0, 5, 1;
L_000002311695d380 .part v000002311695a4a0_0, 6, 1;
L_000002311695d4c0 .part v000002311695aae0_0, 6, 1;
L_000002311695df60 .part L_000002311695c8e0, 6, 1;
L_000002311695d9c0 .part v000002311695a4a0_0, 7, 1;
L_000002311695dc40 .part v000002311695aae0_0, 7, 1;
L_000002311695cde0 .part L_000002311695c8e0, 7, 1;
L_000002311695dec0 .part v000002311695a4a0_0, 8, 1;
L_000002311695d060 .part v000002311695aae0_0, 8, 1;
L_000002311695c7a0 .part L_000002311695c8e0, 8, 1;
L_000002311695d1a0 .part v000002311695a4a0_0, 9, 1;
L_000002311695d100 .part v000002311695aae0_0, 9, 1;
L_000002311695d7e0 .part L_000002311695c8e0, 9, 1;
L_000002311695e000 .part v000002311695a4a0_0, 10, 1;
L_000002311695cb60 .part v000002311695aae0_0, 10, 1;
L_000002311695e0a0 .part L_000002311695c8e0, 10, 1;
L_000002311695e140 .part v000002311695a4a0_0, 11, 1;
L_000002311695e280 .part v000002311695aae0_0, 11, 1;
L_000002311695c2a0 .part L_000002311695c8e0, 11, 1;
L_000002311695e640 .part v000002311695a4a0_0, 12, 1;
L_000002311695e6e0 .part v000002311695aae0_0, 12, 1;
L_000002311695e820 .part L_000002311695c8e0, 12, 1;
L_000002311695c0c0 .part v000002311695a4a0_0, 13, 1;
L_000002311695c160 .part v000002311695aae0_0, 13, 1;
L_000002311695c340 .part L_000002311695c8e0, 13, 1;
L_000002311695c3e0 .part v000002311695a4a0_0, 14, 1;
L_000002311695c480 .part v000002311695aae0_0, 14, 1;
L_000002311695c520 .part L_000002311695c8e0, 14, 1;
L_000002311695c5c0 .part v000002311695a4a0_0, 15, 1;
L_000002311695c660 .part v000002311695aae0_0, 15, 1;
L_000002311695c700 .part L_000002311695c8e0, 15, 1;
LS_000002311695c840_0_0 .concat8 [ 1 1 1 1], L_00000231169956c0, L_0000023116994930, L_00000231169947e0, L_0000023116995650;
LS_000002311695c840_0_4 .concat8 [ 1 1 1 1], L_0000023116994f50, L_0000023116995030, L_00000231169959d0, L_0000023116995b20;
LS_000002311695c840_0_8 .concat8 [ 1 1 1 1], L_0000023116995ff0, L_0000023116996370, L_0000023116996140, L_0000023116996450;
LS_000002311695c840_0_12 .concat8 [ 1 1 1 1], L_0000023116a5a040, L_0000023116a59fd0, L_0000023116a59400, L_0000023116a599b0;
L_000002311695c840 .concat8 [ 4 4 4 4], LS_000002311695c840_0_0, LS_000002311695c840_0_4, LS_000002311695c840_0_8, LS_000002311695c840_0_12;
LS_000002311695c8e0_0_0 .concat8 [ 1 1 1 1], L_0000023116a59d30, L_0000023116995340, L_00000231169949a0, L_00000231169941c0;
LS_000002311695c8e0_0_4 .concat8 [ 1 1 1 1], L_0000023116995ce0, L_0000023116995810, L_0000023116994540, L_0000023116994460;
LS_000002311695c8e0_0_8 .concat8 [ 1 1 1 1], L_0000023116994690, L_0000023116996220, L_0000023116996290, L_00000231169960d0;
LS_000002311695c8e0_0_12 .concat8 [ 1 1 1 1], L_0000023116a59f60, L_0000023116a58a60, L_0000023116a59630, L_0000023116a5a510;
LS_000002311695c8e0_0_16 .concat8 [ 1 0 0 0], L_0000023116a59470;
LS_000002311695c8e0_1_0 .concat8 [ 4 4 4 4], LS_000002311695c8e0_0_0, LS_000002311695c8e0_0_4, LS_000002311695c8e0_0_8, LS_000002311695c8e0_0_12;
LS_000002311695c8e0_1_4 .concat8 [ 1 0 0 0], LS_000002311695c8e0_0_16;
L_000002311695c8e0 .concat8 [ 16 1 0 0], LS_000002311695c8e0_1_0, LS_000002311695c8e0_1_4;
L_000002311695ca20 .part L_000002311695c8e0, 16, 1;
S_00000231167f63c0 .scope generate, "adderStage[0]" "adderStage[0]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698e5b0 .param/l "i" 0 4 26, +C4<00>;
S_00000231167f6550 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000231167f63c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116994d20 .functor XOR 1, L_000002311695d240, L_000002311695cd40, C4<0>, C4<0>;
L_0000023116994bd0 .functor AND 1, L_000002311695d240, L_000002311695cd40, C4<1>, C4<1>;
L_00000231169956c0 .functor XOR 1, L_0000023116994d20, L_000002311695de20, C4<0>, C4<0>;
L_0000023116994cb0 .functor AND 1, L_0000023116994d20, L_000002311695de20, C4<1>, C4<1>;
L_0000023116995340 .functor OR 1, L_0000023116994cb0, L_0000023116994bd0, C4<0>, C4<0>;
v000002311699b8d0_0 .net "a", 0 0, L_000002311695d240;  1 drivers
v000002311699ca50_0 .net "b", 0 0, L_000002311695cd40;  1 drivers
v000002311699b970_0 .net "cin", 0 0, L_000002311695de20;  1 drivers
v000002311699ccd0_0 .net "cout", 0 0, L_0000023116995340;  1 drivers
v000002311699c730_0 .net "sum", 0 0, L_00000231169956c0;  1 drivers
v000002311699caf0_0 .net "w1", 0 0, L_0000023116994d20;  1 drivers
v000002311699bc90_0 .net "w2", 0 0, L_0000023116994bd0;  1 drivers
v000002311699ba10_0 .net "w3", 0 0, L_0000023116994cb0;  1 drivers
S_00000231167f66e0 .scope generate, "adderStage[1]" "adderStage[1]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698e630 .param/l "i" 0 4 26, +C4<01>;
S_00000231167c2d20 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000231167f66e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116994c40 .functor XOR 1, L_000002311695db00, L_000002311695da60, C4<0>, C4<0>;
L_0000023116994a10 .functor AND 1, L_000002311695db00, L_000002311695da60, C4<1>, C4<1>;
L_0000023116994930 .functor XOR 1, L_0000023116994c40, L_000002311695d6a0, C4<0>, C4<0>;
L_0000023116995ab0 .functor AND 1, L_0000023116994c40, L_000002311695d6a0, C4<1>, C4<1>;
L_00000231169949a0 .functor OR 1, L_0000023116995ab0, L_0000023116994a10, C4<0>, C4<0>;
v000002311699bab0_0 .net "a", 0 0, L_000002311695db00;  1 drivers
v000002311699bd30_0 .net "b", 0 0, L_000002311695da60;  1 drivers
v000002311699bf10_0 .net "cin", 0 0, L_000002311695d6a0;  1 drivers
v000002311699a570_0 .net "cout", 0 0, L_00000231169949a0;  1 drivers
v000002311699c050_0 .net "sum", 0 0, L_0000023116994930;  1 drivers
v000002311699cb90_0 .net "w1", 0 0, L_0000023116994c40;  1 drivers
v000002311699cc30_0 .net "w2", 0 0, L_0000023116994a10;  1 drivers
v000002311699a610_0 .net "w3", 0 0, L_0000023116995ab0;  1 drivers
S_00000231167c2eb0 .scope generate, "adderStage[2]" "adderStage[2]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698e7b0 .param/l "i" 0 4 26, +C4<010>;
S_00000231167c3040 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_00000231167c2eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116994e00 .functor XOR 1, L_000002311695d740, L_000002311695dba0, C4<0>, C4<0>;
L_00000231169950a0 .functor AND 1, L_000002311695d740, L_000002311695dba0, C4<1>, C4<1>;
L_00000231169947e0 .functor XOR 1, L_0000023116994e00, L_000002311695d420, C4<0>, C4<0>;
L_0000023116994af0 .functor AND 1, L_0000023116994e00, L_000002311695d420, C4<1>, C4<1>;
L_00000231169941c0 .functor OR 1, L_0000023116994af0, L_00000231169950a0, C4<0>, C4<0>;
v000002311699a750_0 .net "a", 0 0, L_000002311695d740;  1 drivers
v000002311699a890_0 .net "b", 0 0, L_000002311695dba0;  1 drivers
v000002311699ab10_0 .net "cin", 0 0, L_000002311695d420;  1 drivers
v000002311699a9d0_0 .net "cout", 0 0, L_00000231169941c0;  1 drivers
v000002311699e850_0 .net "sum", 0 0, L_00000231169947e0;  1 drivers
v000002311699f2f0_0 .net "w1", 0 0, L_0000023116994e00;  1 drivers
v000002311699ddb0_0 .net "w2", 0 0, L_00000231169950a0;  1 drivers
v000002311699d1d0_0 .net "w3", 0 0, L_0000023116994af0;  1 drivers
S_0000023116a10e90 .scope generate, "adderStage[3]" "adderStage[3]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698e1b0 .param/l "i" 0 4 26, +C4<011>;
S_0000023116a11020 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a10e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116994e70 .functor XOR 1, L_000002311695e500, L_000002311695d2e0, C4<0>, C4<0>;
L_0000023116994380 .functor AND 1, L_000002311695e500, L_000002311695d2e0, C4<1>, C4<1>;
L_0000023116995650 .functor XOR 1, L_0000023116994e70, L_000002311695c200, C4<0>, C4<0>;
L_0000023116995730 .functor AND 1, L_0000023116994e70, L_000002311695c200, C4<1>, C4<1>;
L_0000023116995ce0 .functor OR 1, L_0000023116995730, L_0000023116994380, C4<0>, C4<0>;
v000002311699f430_0 .net "a", 0 0, L_000002311695e500;  1 drivers
v000002311699cf50_0 .net "b", 0 0, L_000002311695d2e0;  1 drivers
v000002311699e530_0 .net "cin", 0 0, L_000002311695c200;  1 drivers
v000002311699d270_0 .net "cout", 0 0, L_0000023116995ce0;  1 drivers
v000002311699d090_0 .net "sum", 0 0, L_0000023116995650;  1 drivers
v000002311699cff0_0 .net "w1", 0 0, L_0000023116994e70;  1 drivers
v000002311699db30_0 .net "w2", 0 0, L_0000023116994380;  1 drivers
v000002311699e0d0_0 .net "w3", 0 0, L_0000023116995730;  1 drivers
S_0000023116a111b0 .scope generate, "adderStage[4]" "adderStage[4]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698e7f0 .param/l "i" 0 4 26, +C4<0100>;
S_0000023116a11340 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a111b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116995c70 .functor XOR 1, L_000002311695cf20, L_000002311695e5a0, C4<0>, C4<0>;
L_0000023116994150 .functor AND 1, L_000002311695cf20, L_000002311695e5a0, C4<1>, C4<1>;
L_0000023116994f50 .functor XOR 1, L_0000023116995c70, L_000002311695e1e0, C4<0>, C4<0>;
L_0000023116994fc0 .functor AND 1, L_0000023116995c70, L_000002311695e1e0, C4<1>, C4<1>;
L_0000023116995810 .functor OR 1, L_0000023116994fc0, L_0000023116994150, C4<0>, C4<0>;
v000002311699e170_0 .net "a", 0 0, L_000002311695cf20;  1 drivers
v000002311699ce10_0 .net "b", 0 0, L_000002311695e5a0;  1 drivers
v000002311699e5d0_0 .net "cin", 0 0, L_000002311695e1e0;  1 drivers
v000002311699edf0_0 .net "cout", 0 0, L_0000023116995810;  1 drivers
v000002311699e030_0 .net "sum", 0 0, L_0000023116994f50;  1 drivers
v000002311699de50_0 .net "w1", 0 0, L_0000023116995c70;  1 drivers
v000002311699da90_0 .net "w2", 0 0, L_0000023116994150;  1 drivers
v000002311699dbd0_0 .net "w3", 0 0, L_0000023116994fc0;  1 drivers
S_0000023116a12010 .scope generate, "adderStage[5]" "adderStage[5]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698e370 .param/l "i" 0 4 26, +C4<0101>;
S_0000023116a119d0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a12010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000231169943f0 .functor XOR 1, L_000002311695cfc0, L_000002311695d880, C4<0>, C4<0>;
L_0000023116995490 .functor AND 1, L_000002311695cfc0, L_000002311695d880, C4<1>, C4<1>;
L_0000023116995030 .functor XOR 1, L_00000231169943f0, L_000002311695d920, C4<0>, C4<0>;
L_0000023116995110 .functor AND 1, L_00000231169943f0, L_000002311695d920, C4<1>, C4<1>;
L_0000023116994540 .functor OR 1, L_0000023116995110, L_0000023116995490, C4<0>, C4<0>;
v000002311699dd10_0 .net "a", 0 0, L_000002311695cfc0;  1 drivers
v000002311699ee90_0 .net "b", 0 0, L_000002311695d880;  1 drivers
v000002311699f390_0 .net "cin", 0 0, L_000002311695d920;  1 drivers
v000002311699e350_0 .net "cout", 0 0, L_0000023116994540;  1 drivers
v000002311699f4d0_0 .net "sum", 0 0, L_0000023116995030;  1 drivers
v000002311699dc70_0 .net "w1", 0 0, L_00000231169943f0;  1 drivers
v000002311699cd70_0 .net "w2", 0 0, L_0000023116995490;  1 drivers
v000002311699e8f0_0 .net "w3", 0 0, L_0000023116995110;  1 drivers
S_0000023116a121a0 .scope generate, "adderStage[6]" "adderStage[6]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698e330 .param/l "i" 0 4 26, +C4<0110>;
S_0000023116a11b60 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a121a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116995180 .functor XOR 1, L_000002311695d380, L_000002311695d4c0, C4<0>, C4<0>;
L_00000231169951f0 .functor AND 1, L_000002311695d380, L_000002311695d4c0, C4<1>, C4<1>;
L_00000231169959d0 .functor XOR 1, L_0000023116995180, L_000002311695df60, C4<0>, C4<0>;
L_00000231169945b0 .functor AND 1, L_0000023116995180, L_000002311695df60, C4<1>, C4<1>;
L_0000023116994460 .functor OR 1, L_00000231169945b0, L_00000231169951f0, C4<0>, C4<0>;
v000002311699e2b0_0 .net "a", 0 0, L_000002311695d380;  1 drivers
v000002311699d450_0 .net "b", 0 0, L_000002311695d4c0;  1 drivers
v000002311699ceb0_0 .net "cin", 0 0, L_000002311695df60;  1 drivers
v000002311699def0_0 .net "cout", 0 0, L_0000023116994460;  1 drivers
v000002311699d590_0 .net "sum", 0 0, L_00000231169959d0;  1 drivers
v000002311699e990_0 .net "w1", 0 0, L_0000023116995180;  1 drivers
v000002311699e670_0 .net "w2", 0 0, L_00000231169951f0;  1 drivers
v000002311699df90_0 .net "w3", 0 0, L_00000231169945b0;  1 drivers
S_0000023116a11840 .scope generate, "adderStage[7]" "adderStage[7]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698e4f0 .param/l "i" 0 4 26, +C4<0111>;
S_0000023116a11cf0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a11840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116995500 .functor XOR 1, L_000002311695d9c0, L_000002311695dc40, C4<0>, C4<0>;
L_0000023116995260 .functor AND 1, L_000002311695d9c0, L_000002311695dc40, C4<1>, C4<1>;
L_0000023116995b20 .functor XOR 1, L_0000023116995500, L_000002311695cde0, C4<0>, C4<0>;
L_0000023116994620 .functor AND 1, L_0000023116995500, L_000002311695cde0, C4<1>, C4<1>;
L_0000023116994690 .functor OR 1, L_0000023116994620, L_0000023116995260, C4<0>, C4<0>;
v000002311699ea30_0 .net "a", 0 0, L_000002311695d9c0;  1 drivers
v000002311699e710_0 .net "b", 0 0, L_000002311695dc40;  1 drivers
v000002311699ead0_0 .net "cin", 0 0, L_000002311695cde0;  1 drivers
v000002311699e7b0_0 .net "cout", 0 0, L_0000023116994690;  1 drivers
v000002311699e210_0 .net "sum", 0 0, L_0000023116995b20;  1 drivers
v000002311699ef30_0 .net "w1", 0 0, L_0000023116995500;  1 drivers
v000002311699eb70_0 .net "w2", 0 0, L_0000023116995260;  1 drivers
v000002311699f250_0 .net "w3", 0 0, L_0000023116994620;  1 drivers
S_0000023116a11e80 .scope generate, "adderStage[8]" "adderStage[8]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698e530 .param/l "i" 0 4 26, +C4<01000>;
S_0000023116a12330 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a11e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116994700 .functor XOR 1, L_000002311695dec0, L_000002311695d060, C4<0>, C4<0>;
L_0000023116995b90 .functor AND 1, L_000002311695dec0, L_000002311695d060, C4<1>, C4<1>;
L_0000023116995ff0 .functor XOR 1, L_0000023116994700, L_000002311695c7a0, C4<0>, C4<0>;
L_0000023116995f80 .functor AND 1, L_0000023116994700, L_000002311695c7a0, C4<1>, C4<1>;
L_0000023116996220 .functor OR 1, L_0000023116995f80, L_0000023116995b90, C4<0>, C4<0>;
v000002311699d810_0 .net "a", 0 0, L_000002311695dec0;  1 drivers
v000002311699ec10_0 .net "b", 0 0, L_000002311695d060;  1 drivers
v000002311699e3f0_0 .net "cin", 0 0, L_000002311695c7a0;  1 drivers
v000002311699d3b0_0 .net "cout", 0 0, L_0000023116996220;  1 drivers
v000002311699f1b0_0 .net "sum", 0 0, L_0000023116995ff0;  1 drivers
v000002311699d130_0 .net "w1", 0 0, L_0000023116994700;  1 drivers
v000002311699e490_0 .net "w2", 0 0, L_0000023116995b90;  1 drivers
v000002311699d6d0_0 .net "w3", 0 0, L_0000023116995f80;  1 drivers
S_0000023116a11520 .scope generate, "adderStage[9]" "adderStage[9]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698ecb0 .param/l "i" 0 4 26, +C4<01001>;
S_0000023116a116b0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a11520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116995e30 .functor XOR 1, L_000002311695d1a0, L_000002311695d100, C4<0>, C4<0>;
L_0000023116996060 .functor AND 1, L_000002311695d1a0, L_000002311695d100, C4<1>, C4<1>;
L_0000023116996370 .functor XOR 1, L_0000023116995e30, L_000002311695d7e0, C4<0>, C4<0>;
L_0000023116995ea0 .functor AND 1, L_0000023116995e30, L_000002311695d7e0, C4<1>, C4<1>;
L_0000023116996290 .functor OR 1, L_0000023116995ea0, L_0000023116996060, C4<0>, C4<0>;
v000002311699d770_0 .net "a", 0 0, L_000002311695d1a0;  1 drivers
v000002311699d310_0 .net "b", 0 0, L_000002311695d100;  1 drivers
v000002311699d4f0_0 .net "cin", 0 0, L_000002311695d7e0;  1 drivers
v000002311699ecb0_0 .net "cout", 0 0, L_0000023116996290;  1 drivers
v000002311699d950_0 .net "sum", 0 0, L_0000023116996370;  1 drivers
v000002311699ed50_0 .net "w1", 0 0, L_0000023116995e30;  1 drivers
v000002311699f110_0 .net "w2", 0 0, L_0000023116996060;  1 drivers
v000002311699d630_0 .net "w3", 0 0, L_0000023116995ea0;  1 drivers
S_0000023116a129e0 .scope generate, "adderStage[10]" "adderStage[10]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698e3f0 .param/l "i" 0 4 26, +C4<01010>;
S_0000023116a13340 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a129e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000231169963e0 .functor XOR 1, L_000002311695e000, L_000002311695cb60, C4<0>, C4<0>;
L_0000023116995d50 .functor AND 1, L_000002311695e000, L_000002311695cb60, C4<1>, C4<1>;
L_0000023116996140 .functor XOR 1, L_00000231169963e0, L_000002311695e0a0, C4<0>, C4<0>;
L_0000023116995f10 .functor AND 1, L_00000231169963e0, L_000002311695e0a0, C4<1>, C4<1>;
L_00000231169960d0 .functor OR 1, L_0000023116995f10, L_0000023116995d50, C4<0>, C4<0>;
v000002311699efd0_0 .net "a", 0 0, L_000002311695e000;  1 drivers
v000002311699d8b0_0 .net "b", 0 0, L_000002311695cb60;  1 drivers
v000002311699f070_0 .net "cin", 0 0, L_000002311695e0a0;  1 drivers
v000002311699d9f0_0 .net "cout", 0 0, L_00000231169960d0;  1 drivers
v00000231169a1190_0 .net "sum", 0 0, L_0000023116996140;  1 drivers
v00000231169a0f10_0 .net "w1", 0 0, L_00000231169963e0;  1 drivers
v00000231169a0a10_0 .net "w2", 0 0, L_0000023116995d50;  1 drivers
v00000231169a1cd0_0 .net "w3", 0 0, L_0000023116995f10;  1 drivers
S_0000023116a134d0 .scope generate, "adderStage[11]" "adderStage[11]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698e270 .param/l "i" 0 4 26, +C4<01011>;
S_0000023116a13660 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a134d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000231169961b0 .functor XOR 1, L_000002311695e140, L_000002311695e280, C4<0>, C4<0>;
L_0000023116996300 .functor AND 1, L_000002311695e140, L_000002311695e280, C4<1>, C4<1>;
L_0000023116996450 .functor XOR 1, L_00000231169961b0, L_000002311695c2a0, C4<0>, C4<0>;
L_0000023116995dc0 .functor AND 1, L_00000231169961b0, L_000002311695c2a0, C4<1>, C4<1>;
L_0000023116a59f60 .functor OR 1, L_0000023116995dc0, L_0000023116996300, C4<0>, C4<0>;
v00000231169a0650_0 .net "a", 0 0, L_000002311695e140;  1 drivers
v00000231169a0790_0 .net "b", 0 0, L_000002311695e280;  1 drivers
v00000231169a0010_0 .net "cin", 0 0, L_000002311695c2a0;  1 drivers
v00000231169a1230_0 .net "cout", 0 0, L_0000023116a59f60;  1 drivers
v00000231169a0150_0 .net "sum", 0 0, L_0000023116996450;  1 drivers
v000002311699ff70_0 .net "w1", 0 0, L_00000231169961b0;  1 drivers
v000002311699f6b0_0 .net "w2", 0 0, L_0000023116996300;  1 drivers
v00000231169a12d0_0 .net "w3", 0 0, L_0000023116995dc0;  1 drivers
S_0000023116a12b70 .scope generate, "adderStage[12]" "adderStage[12]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698ea30 .param/l "i" 0 4 26, +C4<01100>;
S_0000023116a13e30 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a12b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a59940 .functor XOR 1, L_000002311695e640, L_000002311695e6e0, C4<0>, C4<0>;
L_0000023116a5a270 .functor AND 1, L_000002311695e640, L_000002311695e6e0, C4<1>, C4<1>;
L_0000023116a5a040 .functor XOR 1, L_0000023116a59940, L_000002311695e820, C4<0>, C4<0>;
L_0000023116a59780 .functor AND 1, L_0000023116a59940, L_000002311695e820, C4<1>, C4<1>;
L_0000023116a58a60 .functor OR 1, L_0000023116a59780, L_0000023116a5a270, C4<0>, C4<0>;
v00000231169a06f0_0 .net "a", 0 0, L_000002311695e640;  1 drivers
v00000231169a03d0_0 .net "b", 0 0, L_000002311695e6e0;  1 drivers
v00000231169a00b0_0 .net "cin", 0 0, L_000002311695e820;  1 drivers
v000002311699fb10_0 .net "cout", 0 0, L_0000023116a58a60;  1 drivers
v00000231169a1b90_0 .net "sum", 0 0, L_0000023116a5a040;  1 drivers
v00000231169a08d0_0 .net "w1", 0 0, L_0000023116a59940;  1 drivers
v00000231169a1370_0 .net "w2", 0 0, L_0000023116a5a270;  1 drivers
v000002311699f750_0 .net "w3", 0 0, L_0000023116a59780;  1 drivers
S_0000023116a12e90 .scope generate, "adderStage[13]" "adderStage[13]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698e2f0 .param/l "i" 0 4 26, +C4<01101>;
S_0000023116a13ca0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a12e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a5a2e0 .functor XOR 1, L_000002311695c0c0, L_000002311695c160, C4<0>, C4<0>;
L_0000023116a592b0 .functor AND 1, L_000002311695c0c0, L_000002311695c160, C4<1>, C4<1>;
L_0000023116a59fd0 .functor XOR 1, L_0000023116a5a2e0, L_000002311695c340, C4<0>, C4<0>;
L_0000023116a597f0 .functor AND 1, L_0000023116a5a2e0, L_000002311695c340, C4<1>, C4<1>;
L_0000023116a59630 .functor OR 1, L_0000023116a597f0, L_0000023116a592b0, C4<0>, C4<0>;
v00000231169a01f0_0 .net "a", 0 0, L_000002311695c0c0;  1 drivers
v00000231169a0830_0 .net "b", 0 0, L_000002311695c160;  1 drivers
v00000231169a1410_0 .net "cin", 0 0, L_000002311695c340;  1 drivers
v00000231169a0970_0 .net "cout", 0 0, L_0000023116a59630;  1 drivers
v00000231169a10f0_0 .net "sum", 0 0, L_0000023116a59fd0;  1 drivers
v00000231169a0ab0_0 .net "w1", 0 0, L_0000023116a5a2e0;  1 drivers
v00000231169a0b50_0 .net "w2", 0 0, L_0000023116a592b0;  1 drivers
v000002311699f7f0_0 .net "w3", 0 0, L_0000023116a597f0;  1 drivers
S_0000023116a126c0 .scope generate, "adderStage[14]" "adderStage[14]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698e830 .param/l "i" 0 4 26, +C4<01110>;
S_0000023116a137f0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a126c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a5a4a0 .functor XOR 1, L_000002311695c3e0, L_000002311695c480, C4<0>, C4<0>;
L_0000023116a59a20 .functor AND 1, L_000002311695c3e0, L_000002311695c480, C4<1>, C4<1>;
L_0000023116a59400 .functor XOR 1, L_0000023116a5a4a0, L_000002311695c520, C4<0>, C4<0>;
L_0000023116a59860 .functor AND 1, L_0000023116a5a4a0, L_000002311695c520, C4<1>, C4<1>;
L_0000023116a5a510 .functor OR 1, L_0000023116a59860, L_0000023116a59a20, C4<0>, C4<0>;
v000002311699f570_0 .net "a", 0 0, L_000002311695c3e0;  1 drivers
v000002311699f890_0 .net "b", 0 0, L_000002311695c480;  1 drivers
v00000231169a1730_0 .net "cin", 0 0, L_000002311695c520;  1 drivers
v00000231169a0290_0 .net "cout", 0 0, L_0000023116a5a510;  1 drivers
v00000231169a0470_0 .net "sum", 0 0, L_0000023116a59400;  1 drivers
v00000231169a0bf0_0 .net "w1", 0 0, L_0000023116a5a4a0;  1 drivers
v00000231169a1050_0 .net "w2", 0 0, L_0000023116a59a20;  1 drivers
v000002311699fe30_0 .net "w3", 0 0, L_0000023116a59860;  1 drivers
S_0000023116a13980 .scope generate, "adderStage[15]" "adderStage[15]" 4 26, 4 26 0, S_00000231169bb7c0;
 .timescale -9 -12;
P_000002311698e570 .param/l "i" 0 4 26, +C4<01111>;
S_0000023116a12530 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a13980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a59320 .functor XOR 1, L_000002311695c5c0, L_000002311695c660, C4<0>, C4<0>;
L_0000023116a598d0 .functor AND 1, L_000002311695c5c0, L_000002311695c660, C4<1>, C4<1>;
L_0000023116a599b0 .functor XOR 1, L_0000023116a59320, L_000002311695c700, C4<0>, C4<0>;
L_0000023116a59390 .functor AND 1, L_0000023116a59320, L_000002311695c700, C4<1>, C4<1>;
L_0000023116a59470 .functor OR 1, L_0000023116a59390, L_0000023116a598d0, C4<0>, C4<0>;
v00000231169a1af0_0 .net "a", 0 0, L_000002311695c5c0;  1 drivers
v00000231169a0c90_0 .net "b", 0 0, L_000002311695c660;  1 drivers
v00000231169a0d30_0 .net "cin", 0 0, L_000002311695c700;  1 drivers
v000002311699fcf0_0 .net "cout", 0 0, L_0000023116a59470;  1 drivers
v00000231169a0e70_0 .net "sum", 0 0, L_0000023116a599b0;  1 drivers
v00000231169a14b0_0 .net "w1", 0 0, L_0000023116a59320;  1 drivers
v00000231169a0510_0 .net "w2", 0 0, L_0000023116a598d0;  1 drivers
v00000231169a0330_0 .net "w3", 0 0, L_0000023116a59390;  1 drivers
S_0000023116a13020 .scope module, "dut32" "rca" 3 38, 4 13 0, S_00000231169b2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
P_000002311698ef70 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
L_0000023116a6f900 .functor BUFZ 1, v000002311695ac20_0, C4<0>, C4<0>, C4<0>;
v0000023116a28710_0 .net "A", 31 0, v000002311695b260_0;  1 drivers
v0000023116a299d0_0 .net "B", 31 0, v000002311695ae00_0;  1 drivers
v0000023116a27bd0_0 .net "Cin", 0 0, v000002311695ac20_0;  alias, 1 drivers
v0000023116a280d0_0 .net "Cout", 0 0, L_0000023116a5e500;  alias, 1 drivers
v0000023116a29a70_0 .net "Sum", 31 0, L_0000023116a601c0;  alias, 1 drivers
v0000023116a29b10_0 .net *"_ivl_229", 0 0, L_0000023116a6f900;  1 drivers
v0000023116a29cf0_0 .net "carry", 32 0, L_0000023116a5fcc0;  1 drivers
L_000002311695cac0 .part v000002311695b260_0, 0, 1;
L_000002311695cc00 .part v000002311695ae00_0, 0, 1;
L_0000023116a5bd00 .part L_0000023116a5fcc0, 0, 1;
L_0000023116a5c840 .part v000002311695b260_0, 1, 1;
L_0000023116a5c160 .part v000002311695ae00_0, 1, 1;
L_0000023116a5d2e0 .part L_0000023116a5fcc0, 1, 1;
L_0000023116a5c8e0 .part v000002311695b260_0, 2, 1;
L_0000023116a5c0c0 .part v000002311695ae00_0, 2, 1;
L_0000023116a5cfc0 .part L_0000023116a5fcc0, 2, 1;
L_0000023116a5da60 .part v000002311695b260_0, 3, 1;
L_0000023116a5cb60 .part v000002311695ae00_0, 3, 1;
L_0000023116a5d7e0 .part L_0000023116a5fcc0, 3, 1;
L_0000023116a5db00 .part v000002311695b260_0, 4, 1;
L_0000023116a5c020 .part v000002311695ae00_0, 4, 1;
L_0000023116a5be40 .part L_0000023116a5fcc0, 4, 1;
L_0000023116a5c980 .part v000002311695b260_0, 5, 1;
L_0000023116a5c200 .part v000002311695ae00_0, 5, 1;
L_0000023116a5cd40 .part L_0000023116a5fcc0, 5, 1;
L_0000023116a5cc00 .part v000002311695b260_0, 6, 1;
L_0000023116a5c2a0 .part v000002311695ae00_0, 6, 1;
L_0000023116a5bee0 .part L_0000023116a5fcc0, 6, 1;
L_0000023116a5bf80 .part v000002311695b260_0, 7, 1;
L_0000023116a5ca20 .part v000002311695ae00_0, 7, 1;
L_0000023116a5dc40 .part L_0000023116a5fcc0, 7, 1;
L_0000023116a5cca0 .part v000002311695b260_0, 8, 1;
L_0000023116a5c520 .part v000002311695ae00_0, 8, 1;
L_0000023116a5bc60 .part L_0000023116a5fcc0, 8, 1;
L_0000023116a5c340 .part v000002311695b260_0, 9, 1;
L_0000023116a5d240 .part v000002311695ae00_0, 9, 1;
L_0000023116a5d4c0 .part L_0000023116a5fcc0, 9, 1;
L_0000023116a5dba0 .part v000002311695b260_0, 10, 1;
L_0000023116a5e140 .part v000002311695ae00_0, 10, 1;
L_0000023116a5c3e0 .part L_0000023116a5fcc0, 10, 1;
L_0000023116a5d380 .part v000002311695b260_0, 11, 1;
L_0000023116a5dec0 .part v000002311695ae00_0, 11, 1;
L_0000023116a5cde0 .part L_0000023116a5fcc0, 11, 1;
L_0000023116a5d6a0 .part v000002311695b260_0, 12, 1;
L_0000023116a5c5c0 .part v000002311695ae00_0, 12, 1;
L_0000023116a5bbc0 .part L_0000023116a5fcc0, 12, 1;
L_0000023116a5c480 .part v000002311695b260_0, 13, 1;
L_0000023116a5e0a0 .part v000002311695ae00_0, 13, 1;
L_0000023116a5c660 .part L_0000023116a5fcc0, 13, 1;
L_0000023116a5c700 .part v000002311695b260_0, 14, 1;
L_0000023116a5cac0 .part v000002311695ae00_0, 14, 1;
L_0000023116a5dce0 .part L_0000023116a5fcc0, 14, 1;
L_0000023116a5dd80 .part v000002311695b260_0, 15, 1;
L_0000023116a5ce80 .part v000002311695ae00_0, 15, 1;
L_0000023116a5c7a0 .part L_0000023116a5fcc0, 15, 1;
L_0000023116a5cf20 .part v000002311695b260_0, 16, 1;
L_0000023116a5d060 .part v000002311695ae00_0, 16, 1;
L_0000023116a5bda0 .part L_0000023116a5fcc0, 16, 1;
L_0000023116a5ba80 .part v000002311695b260_0, 17, 1;
L_0000023116a5d100 .part v000002311695ae00_0, 17, 1;
L_0000023116a5d1a0 .part L_0000023116a5fcc0, 17, 1;
L_0000023116a5de20 .part v000002311695b260_0, 18, 1;
L_0000023116a5d420 .part v000002311695ae00_0, 18, 1;
L_0000023116a5d560 .part L_0000023116a5fcc0, 18, 1;
L_0000023116a5d600 .part v000002311695b260_0, 19, 1;
L_0000023116a5d740 .part v000002311695ae00_0, 19, 1;
L_0000023116a5d880 .part L_0000023116a5fcc0, 19, 1;
L_0000023116a5d920 .part v000002311695b260_0, 20, 1;
L_0000023116a5d9c0 .part v000002311695ae00_0, 20, 1;
L_0000023116a5b9e0 .part L_0000023116a5fcc0, 20, 1;
L_0000023116a5e000 .part v000002311695b260_0, 21, 1;
L_0000023116a5df60 .part v000002311695ae00_0, 21, 1;
L_0000023116a5bb20 .part L_0000023116a5fcc0, 21, 1;
L_0000023116a5e780 .part v000002311695b260_0, 22, 1;
L_0000023116a60300 .part v000002311695ae00_0, 22, 1;
L_0000023116a5ef00 .part L_0000023116a5fcc0, 22, 1;
L_0000023116a5efa0 .part v000002311695b260_0, 23, 1;
L_0000023116a5e3c0 .part v000002311695ae00_0, 23, 1;
L_0000023116a5f9a0 .part L_0000023116a5fcc0, 23, 1;
L_0000023116a5eaa0 .part v000002311695b260_0, 24, 1;
L_0000023116a5f0e0 .part v000002311695ae00_0, 24, 1;
L_0000023116a5f4a0 .part L_0000023116a5fcc0, 24, 1;
L_0000023116a5f5e0 .part v000002311695b260_0, 25, 1;
L_0000023116a5eb40 .part v000002311695ae00_0, 25, 1;
L_0000023116a60080 .part L_0000023116a5fcc0, 25, 1;
L_0000023116a5fae0 .part v000002311695b260_0, 26, 1;
L_0000023116a5fd60 .part v000002311695ae00_0, 26, 1;
L_0000023116a5ee60 .part L_0000023116a5fcc0, 26, 1;
L_0000023116a5f040 .part v000002311695b260_0, 27, 1;
L_0000023116a5fa40 .part v000002311695ae00_0, 27, 1;
L_0000023116a5edc0 .part L_0000023116a5fcc0, 27, 1;
L_0000023116a5fb80 .part v000002311695b260_0, 28, 1;
L_0000023116a5f2c0 .part v000002311695ae00_0, 28, 1;
L_0000023116a5f180 .part L_0000023116a5fcc0, 28, 1;
L_0000023116a5ebe0 .part v000002311695b260_0, 29, 1;
L_0000023116a60440 .part v000002311695ae00_0, 29, 1;
L_0000023116a5f860 .part L_0000023116a5fcc0, 29, 1;
L_0000023116a5e820 .part v000002311695b260_0, 30, 1;
L_0000023116a5f360 .part v000002311695ae00_0, 30, 1;
L_0000023116a5f220 .part L_0000023116a5fcc0, 30, 1;
L_0000023116a5fe00 .part v000002311695b260_0, 31, 1;
L_0000023116a5f720 .part v000002311695ae00_0, 31, 1;
L_0000023116a5fc20 .part L_0000023116a5fcc0, 31, 1;
LS_0000023116a601c0_0_0 .concat8 [ 1 1 1 1], L_0000023116a5a190, L_0000023116a59ef0, L_0000023116a5a200, L_0000023116a59c50;
LS_0000023116a601c0_0_4 .concat8 [ 1 1 1 1], L_0000023116a59240, L_0000023116a59710, L_0000023116a59be0, L_0000023116a58d70;
LS_0000023116a601c0_0_8 .concat8 [ 1 1 1 1], L_0000023116a5ab30, L_0000023116a5aac0, L_0000023116a5a900, L_0000023116a5a5f0;
LS_0000023116a601c0_0_12 .concat8 [ 1 1 1 1], L_0000023116a571e0, L_0000023116a58130, L_0000023116a57100, L_0000023116a57410;
LS_0000023116a601c0_0_16 .concat8 [ 1 1 1 1], L_0000023116a580c0, L_0000023116a57cd0, L_0000023116a583d0, L_0000023116a57c60;
LS_0000023116a601c0_0_20 .concat8 [ 1 1 1 1], L_0000023116a58360, L_0000023116a58440, L_0000023116a57020, L_0000023116a58750;
LS_0000023116a601c0_0_24 .concat8 [ 1 1 1 1], L_0000023116a56df0, L_0000023116a6e550, L_0000023116a6e9b0, L_0000023116a6f6d0;
LS_0000023116a601c0_0_28 .concat8 [ 1 1 1 1], L_0000023116a6e4e0, L_0000023116a6ea90, L_0000023116a6df30, L_0000023116a6ee10;
LS_0000023116a601c0_1_0 .concat8 [ 4 4 4 4], LS_0000023116a601c0_0_0, LS_0000023116a601c0_0_4, LS_0000023116a601c0_0_8, LS_0000023116a601c0_0_12;
LS_0000023116a601c0_1_4 .concat8 [ 4 4 4 4], LS_0000023116a601c0_0_16, LS_0000023116a601c0_0_20, LS_0000023116a601c0_0_24, LS_0000023116a601c0_0_28;
L_0000023116a601c0 .concat8 [ 16 16 0 0], LS_0000023116a601c0_1_0, LS_0000023116a601c0_1_4;
LS_0000023116a5fcc0_0_0 .concat8 [ 1 1 1 1], L_0000023116a6f900, L_0000023116a59da0, L_0000023116a590f0, L_0000023116a5a350;
LS_0000023116a5fcc0_0_4 .concat8 [ 1 1 1 1], L_0000023116a59cc0, L_0000023116a595c0, L_0000023116a59b70, L_0000023116a59080;
LS_0000023116a5fcc0_0_8 .concat8 [ 1 1 1 1], L_0000023116a58e50, L_0000023116a5a9e0, L_0000023116a5a6d0, L_0000023116a5ac80;
LS_0000023116a5fcc0_0_12 .concat8 [ 1 1 1 1], L_0000023116a56e60, L_0000023116a57870, L_0000023116a58600, L_0000023116a58210;
LS_0000023116a5fcc0_0_16 .concat8 [ 1 1 1 1], L_0000023116a57250, L_0000023116a578e0, L_0000023116a57560, L_0000023116a56fb0;
LS_0000023116a5fcc0_0_20 .concat8 [ 1 1 1 1], L_0000023116a58050, L_0000023116a57640, L_0000023116a57e90, L_0000023116a57f70;
LS_0000023116a5fcc0_0_24 .concat8 [ 1 1 1 1], L_0000023116a588a0, L_0000023116a6f5f0, L_0000023116a6e860, L_0000023116a6dec0;
LS_0000023116a5fcc0_0_28 .concat8 [ 1 1 1 1], L_0000023116a6f740, L_0000023116a6e6a0, L_0000023116a6f190, L_0000023116a6eb70;
LS_0000023116a5fcc0_0_32 .concat8 [ 1 0 0 0], L_0000023116a6f890;
LS_0000023116a5fcc0_1_0 .concat8 [ 4 4 4 4], LS_0000023116a5fcc0_0_0, LS_0000023116a5fcc0_0_4, LS_0000023116a5fcc0_0_8, LS_0000023116a5fcc0_0_12;
LS_0000023116a5fcc0_1_4 .concat8 [ 4 4 4 4], LS_0000023116a5fcc0_0_16, LS_0000023116a5fcc0_0_20, LS_0000023116a5fcc0_0_24, LS_0000023116a5fcc0_0_28;
LS_0000023116a5fcc0_1_8 .concat8 [ 1 0 0 0], LS_0000023116a5fcc0_0_32;
L_0000023116a5fcc0 .concat8 [ 16 16 1 0], LS_0000023116a5fcc0_1_0, LS_0000023116a5fcc0_1_4, LS_0000023116a5fcc0_1_8;
L_0000023116a5e500 .part L_0000023116a5fcc0, 32, 1;
S_0000023116a13fc0 .scope generate, "adderStage[0]" "adderStage[0]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698ed30 .param/l "i" 0 4 26, +C4<00>;
S_0000023116a14150 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a13fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a58d00 .functor XOR 1, L_000002311695cac0, L_000002311695cc00, C4<0>, C4<0>;
L_0000023116a594e0 .functor AND 1, L_000002311695cac0, L_000002311695cc00, C4<1>, C4<1>;
L_0000023116a5a190 .functor XOR 1, L_0000023116a58d00, L_0000023116a5bd00, C4<0>, C4<0>;
L_0000023116a58fa0 .functor AND 1, L_0000023116a58d00, L_0000023116a5bd00, C4<1>, C4<1>;
L_0000023116a59da0 .functor OR 1, L_0000023116a58fa0, L_0000023116a594e0, C4<0>, C4<0>;
v00000231169a17d0_0 .net "a", 0 0, L_000002311695cac0;  1 drivers
v00000231169a1870_0 .net "b", 0 0, L_000002311695cc00;  1 drivers
v000002311699fed0_0 .net "cin", 0 0, L_0000023116a5bd00;  1 drivers
v00000231169a1910_0 .net "cout", 0 0, L_0000023116a59da0;  1 drivers
v00000231169a19b0_0 .net "sum", 0 0, L_0000023116a5a190;  1 drivers
v00000231169a1a50_0 .net "w1", 0 0, L_0000023116a58d00;  1 drivers
v00000231169a1c30_0 .net "w2", 0 0, L_0000023116a594e0;  1 drivers
v000002311699f610_0 .net "w3", 0 0, L_0000023116a58fa0;  1 drivers
S_0000023116a13b10 .scope generate, "adderStage[1]" "adderStage[1]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698e870 .param/l "i" 0 4 26, +C4<01>;
S_0000023116a142e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a13b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a59a90 .functor XOR 1, L_0000023116a5c840, L_0000023116a5c160, C4<0>, C4<0>;
L_0000023116a59e80 .functor AND 1, L_0000023116a5c840, L_0000023116a5c160, C4<1>, C4<1>;
L_0000023116a59ef0 .functor XOR 1, L_0000023116a59a90, L_0000023116a5d2e0, C4<0>, C4<0>;
L_0000023116a59010 .functor AND 1, L_0000023116a59a90, L_0000023116a5d2e0, C4<1>, C4<1>;
L_0000023116a590f0 .functor OR 1, L_0000023116a59010, L_0000023116a59e80, C4<0>, C4<0>;
v000002311699f930_0 .net "a", 0 0, L_0000023116a5c840;  1 drivers
v000002311699f9d0_0 .net "b", 0 0, L_0000023116a5c160;  1 drivers
v000002311699fa70_0 .net "cin", 0 0, L_0000023116a5d2e0;  1 drivers
v000002311699fbb0_0 .net "cout", 0 0, L_0000023116a590f0;  1 drivers
v000002311699fc50_0 .net "sum", 0 0, L_0000023116a59ef0;  1 drivers
v00000231169a1ff0_0 .net "w1", 0 0, L_0000023116a59a90;  1 drivers
v00000231169a1e10_0 .net "w2", 0 0, L_0000023116a59e80;  1 drivers
v00000231169a2310_0 .net "w3", 0 0, L_0000023116a59010;  1 drivers
S_0000023116a131b0 .scope generate, "adderStage[2]" "adderStage[2]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698ecf0 .param/l "i" 0 4 26, +C4<010>;
S_0000023116a12850 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a131b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a59e10 .functor XOR 1, L_0000023116a5c8e0, L_0000023116a5c0c0, C4<0>, C4<0>;
L_0000023116a5a0b0 .functor AND 1, L_0000023116a5c8e0, L_0000023116a5c0c0, C4<1>, C4<1>;
L_0000023116a5a200 .functor XOR 1, L_0000023116a59e10, L_0000023116a5cfc0, C4<0>, C4<0>;
L_0000023116a5a120 .functor AND 1, L_0000023116a59e10, L_0000023116a5cfc0, C4<1>, C4<1>;
L_0000023116a5a350 .functor OR 1, L_0000023116a5a120, L_0000023116a5a0b0, C4<0>, C4<0>;
v00000231169a2270_0 .net "a", 0 0, L_0000023116a5c8e0;  1 drivers
v00000231169a2130_0 .net "b", 0 0, L_0000023116a5c0c0;  1 drivers
v00000231169a21d0_0 .net "cin", 0 0, L_0000023116a5cfc0;  1 drivers
v00000231169a1eb0_0 .net "cout", 0 0, L_0000023116a5a350;  1 drivers
v00000231169a23b0_0 .net "sum", 0 0, L_0000023116a5a200;  1 drivers
v00000231169a2450_0 .net "w1", 0 0, L_0000023116a59e10;  1 drivers
v00000231169a1d70_0 .net "w2", 0 0, L_0000023116a5a0b0;  1 drivers
v00000231169a1f50_0 .net "w3", 0 0, L_0000023116a5a120;  1 drivers
S_0000023116a12d00 .scope generate, "adderStage[3]" "adderStage[3]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698e970 .param/l "i" 0 4 26, +C4<011>;
S_0000023116a1d360 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a12d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a59b00 .functor XOR 1, L_0000023116a5da60, L_0000023116a5cb60, C4<0>, C4<0>;
L_0000023116a5a3c0 .functor AND 1, L_0000023116a5da60, L_0000023116a5cb60, C4<1>, C4<1>;
L_0000023116a59c50 .functor XOR 1, L_0000023116a59b00, L_0000023116a5d7e0, C4<0>, C4<0>;
L_0000023116a591d0 .functor AND 1, L_0000023116a59b00, L_0000023116a5d7e0, C4<1>, C4<1>;
L_0000023116a59cc0 .functor OR 1, L_0000023116a591d0, L_0000023116a5a3c0, C4<0>, C4<0>;
v00000231169a2090_0 .net "a", 0 0, L_0000023116a5da60;  1 drivers
v000002311697aaf0_0 .net "b", 0 0, L_0000023116a5cb60;  1 drivers
v000002311697bf90_0 .net "cin", 0 0, L_0000023116a5d7e0;  1 drivers
v000002311697ad70_0 .net "cout", 0 0, L_0000023116a59cc0;  1 drivers
v000002311697c530_0 .net "sum", 0 0, L_0000023116a59c50;  1 drivers
v000002311697c710_0 .net "w1", 0 0, L_0000023116a59b00;  1 drivers
v000002311697c210_0 .net "w2", 0 0, L_0000023116a5a3c0;  1 drivers
v000002311697c5d0_0 .net "w3", 0 0, L_0000023116a591d0;  1 drivers
S_0000023116a1d1d0 .scope generate, "adderStage[4]" "adderStage[4]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698e770 .param/l "i" 0 4 26, +C4<0100>;
S_0000023116a1c550 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1d1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a5a430 .functor XOR 1, L_0000023116a5db00, L_0000023116a5c020, C4<0>, C4<0>;
L_0000023116a58980 .functor AND 1, L_0000023116a5db00, L_0000023116a5c020, C4<1>, C4<1>;
L_0000023116a59240 .functor XOR 1, L_0000023116a5a430, L_0000023116a5be40, C4<0>, C4<0>;
L_0000023116a59550 .functor AND 1, L_0000023116a5a430, L_0000023116a5be40, C4<1>, C4<1>;
L_0000023116a595c0 .functor OR 1, L_0000023116a59550, L_0000023116a58980, C4<0>, C4<0>;
v000002311697c7b0_0 .net "a", 0 0, L_0000023116a5db00;  1 drivers
v000002311697c8f0_0 .net "b", 0 0, L_0000023116a5c020;  1 drivers
v000002311697cc10_0 .net "cin", 0 0, L_0000023116a5be40;  1 drivers
v000002311697b1d0_0 .net "cout", 0 0, L_0000023116a595c0;  1 drivers
v000002311697b090_0 .net "sum", 0 0, L_0000023116a59240;  1 drivers
v000002311697ee70_0 .net "w1", 0 0, L_0000023116a5a430;  1 drivers
v000002311697d930_0 .net "w2", 0 0, L_0000023116a58980;  1 drivers
v000002311697e1f0_0 .net "w3", 0 0, L_0000023116a59550;  1 drivers
S_0000023116a1cb90 .scope generate, "adderStage[5]" "adderStage[5]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698e5f0 .param/l "i" 0 4 26, +C4<0101>;
S_0000023116a1dcc0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a589f0 .functor XOR 1, L_0000023116a5c980, L_0000023116a5c200, C4<0>, C4<0>;
L_0000023116a596a0 .functor AND 1, L_0000023116a5c980, L_0000023116a5c200, C4<1>, C4<1>;
L_0000023116a59710 .functor XOR 1, L_0000023116a589f0, L_0000023116a5cd40, C4<0>, C4<0>;
L_0000023116a58de0 .functor AND 1, L_0000023116a589f0, L_0000023116a5cd40, C4<1>, C4<1>;
L_0000023116a59b70 .functor OR 1, L_0000023116a58de0, L_0000023116a596a0, C4<0>, C4<0>;
v000002311697e790_0 .net "a", 0 0, L_0000023116a5c980;  1 drivers
v000002311697ef10_0 .net "b", 0 0, L_0000023116a5c200;  1 drivers
v000002311697d430_0 .net "cin", 0 0, L_0000023116a5cd40;  1 drivers
v000002311697d570_0 .net "cout", 0 0, L_0000023116a59b70;  1 drivers
v000002311697f050_0 .net "sum", 0 0, L_0000023116a59710;  1 drivers
v000002311697f190_0 .net "w1", 0 0, L_0000023116a589f0;  1 drivers
v000002311697d610_0 .net "w2", 0 0, L_0000023116a596a0;  1 drivers
v000002311697f370_0 .net "w3", 0 0, L_0000023116a58de0;  1 drivers
S_0000023116a1c6e0 .scope generate, "adderStage[6]" "adderStage[6]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698ed70 .param/l "i" 0 4 26, +C4<0110>;
S_0000023116a1c870 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1c6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a58ad0 .functor XOR 1, L_0000023116a5cc00, L_0000023116a5c2a0, C4<0>, C4<0>;
L_0000023116a58b40 .functor AND 1, L_0000023116a5cc00, L_0000023116a5c2a0, C4<1>, C4<1>;
L_0000023116a59be0 .functor XOR 1, L_0000023116a58ad0, L_0000023116a5bee0, C4<0>, C4<0>;
L_0000023116a58bb0 .functor AND 1, L_0000023116a58ad0, L_0000023116a5bee0, C4<1>, C4<1>;
L_0000023116a59080 .functor OR 1, L_0000023116a58bb0, L_0000023116a58b40, C4<0>, C4<0>;
v000002311697f550_0 .net "a", 0 0, L_0000023116a5cc00;  1 drivers
v000002311697faf0_0 .net "b", 0 0, L_0000023116a5c2a0;  1 drivers
v000002311697fc30_0 .net "cin", 0 0, L_0000023116a5bee0;  1 drivers
v00000231169793d0_0 .net "cout", 0 0, L_0000023116a59080;  1 drivers
v0000023116979650_0 .net "sum", 0 0, L_0000023116a59be0;  1 drivers
v00000231169782f0_0 .net "w1", 0 0, L_0000023116a58ad0;  1 drivers
v0000023116979830_0 .net "w2", 0 0, L_0000023116a58b40;  1 drivers
v0000023116978a70_0 .net "w3", 0 0, L_0000023116a58bb0;  1 drivers
S_0000023116a1d4f0 .scope generate, "adderStage[7]" "adderStage[7]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698e670 .param/l "i" 0 4 26, +C4<0111>;
S_0000023116a1d040 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1d4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a58c20 .functor XOR 1, L_0000023116a5bf80, L_0000023116a5ca20, C4<0>, C4<0>;
L_0000023116a58c90 .functor AND 1, L_0000023116a5bf80, L_0000023116a5ca20, C4<1>, C4<1>;
L_0000023116a58d70 .functor XOR 1, L_0000023116a58c20, L_0000023116a5dc40, C4<0>, C4<0>;
L_0000023116a59160 .functor AND 1, L_0000023116a58c20, L_0000023116a5dc40, C4<1>, C4<1>;
L_0000023116a58e50 .functor OR 1, L_0000023116a59160, L_0000023116a58c90, C4<0>, C4<0>;
v0000023116978c50_0 .net "a", 0 0, L_0000023116a5bf80;  1 drivers
v0000023116979dd0_0 .net "b", 0 0, L_0000023116a5ca20;  1 drivers
v0000023116979e70_0 .net "cin", 0 0, L_0000023116a5dc40;  1 drivers
v0000023116978e30_0 .net "cout", 0 0, L_0000023116a58e50;  1 drivers
v000002311697a550_0 .net "sum", 0 0, L_0000023116a58d70;  1 drivers
v000002311697a050_0 .net "w1", 0 0, L_0000023116a58c20;  1 drivers
v000002311697a230_0 .net "w2", 0 0, L_0000023116a58c90;  1 drivers
v000002311697a2d0_0 .net "w3", 0 0, L_0000023116a59160;  1 drivers
S_0000023116a1e300 .scope generate, "adderStage[8]" "adderStage[8]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698e6b0 .param/l "i" 0 4 26, +C4<01000>;
S_0000023116a1ca00 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1e300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a58ec0 .functor XOR 1, L_0000023116a5cca0, L_0000023116a5c520, C4<0>, C4<0>;
L_0000023116a58f30 .functor AND 1, L_0000023116a5cca0, L_0000023116a5c520, C4<1>, C4<1>;
L_0000023116a5ab30 .functor XOR 1, L_0000023116a58ec0, L_0000023116a5bc60, C4<0>, C4<0>;
L_0000023116a5a890 .functor AND 1, L_0000023116a58ec0, L_0000023116a5bc60, C4<1>, C4<1>;
L_0000023116a5a9e0 .functor OR 1, L_0000023116a5a890, L_0000023116a58f30, C4<0>, C4<0>;
v000002311697a5f0_0 .net "a", 0 0, L_0000023116a5cca0;  1 drivers
v0000023116948620_0 .net "b", 0 0, L_0000023116a5c520;  1 drivers
v0000023116947a40_0 .net "cin", 0 0, L_0000023116a5bc60;  1 drivers
v0000023116948a80_0 .net "cout", 0 0, L_0000023116a5a9e0;  1 drivers
v0000023116947fe0_0 .net "sum", 0 0, L_0000023116a5ab30;  1 drivers
v0000023116948c60_0 .net "w1", 0 0, L_0000023116a58ec0;  1 drivers
v0000023116948d00_0 .net "w2", 0 0, L_0000023116a58f30;  1 drivers
v0000023116947900_0 .net "w3", 0 0, L_0000023116a5a890;  1 drivers
S_0000023116a1dfe0 .scope generate, "adderStage[9]" "adderStage[9]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698e6f0 .param/l "i" 0 4 26, +C4<01001>;
S_0000023116a1db30 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1dfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a5a7b0 .functor XOR 1, L_0000023116a5c340, L_0000023116a5d240, C4<0>, C4<0>;
L_0000023116a5aa50 .functor AND 1, L_0000023116a5c340, L_0000023116a5d240, C4<1>, C4<1>;
L_0000023116a5aac0 .functor XOR 1, L_0000023116a5a7b0, L_0000023116a5d4c0, C4<0>, C4<0>;
L_0000023116a5a820 .functor AND 1, L_0000023116a5a7b0, L_0000023116a5d4c0, C4<1>, C4<1>;
L_0000023116a5a6d0 .functor OR 1, L_0000023116a5a820, L_0000023116a5aa50, C4<0>, C4<0>;
v0000023116946e60_0 .net "a", 0 0, L_0000023116a5c340;  1 drivers
v0000023116946be0_0 .net "b", 0 0, L_0000023116a5d240;  1 drivers
v0000023116946d20_0 .net "cin", 0 0, L_0000023116a5d4c0;  1 drivers
v0000023116945100_0 .net "cout", 0 0, L_0000023116a5a6d0;  1 drivers
v0000023116945e20_0 .net "sum", 0 0, L_0000023116a5aac0;  1 drivers
v0000023116945f60_0 .net "w1", 0 0, L_0000023116a5a7b0;  1 drivers
v0000023116945380_0 .net "w2", 0 0, L_0000023116a5aa50;  1 drivers
v0000023116945560_0 .net "w3", 0 0, L_0000023116a5a820;  1 drivers
S_0000023116a1d9a0 .scope generate, "adderStage[10]" "adderStage[10]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698edb0 .param/l "i" 0 4 26, +C4<01010>;
S_0000023116a1cd20 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1d9a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a5aba0 .functor XOR 1, L_0000023116a5dba0, L_0000023116a5e140, C4<0>, C4<0>;
L_0000023116a5ac10 .functor AND 1, L_0000023116a5dba0, L_0000023116a5e140, C4<1>, C4<1>;
L_0000023116a5a900 .functor XOR 1, L_0000023116a5aba0, L_0000023116a5c3e0, C4<0>, C4<0>;
L_0000023116a5a970 .functor AND 1, L_0000023116a5aba0, L_0000023116a5c3e0, C4<1>, C4<1>;
L_0000023116a5ac80 .functor OR 1, L_0000023116a5a970, L_0000023116a5ac10, C4<0>, C4<0>;
v00000231169475e0_0 .net "a", 0 0, L_0000023116a5dba0;  1 drivers
v0000023116945d80_0 .net "b", 0 0, L_0000023116a5e140;  1 drivers
v0000023116945920_0 .net "cin", 0 0, L_0000023116a5c3e0;  1 drivers
v00000231169454c0_0 .net "cout", 0 0, L_0000023116a5ac80;  1 drivers
v0000023116945740_0 .net "sum", 0 0, L_0000023116a5a900;  1 drivers
v0000023116945ba0_0 .net "w1", 0 0, L_0000023116a5aba0;  1 drivers
v000002311696adf0_0 .net "w2", 0 0, L_0000023116a5ac10;  1 drivers
v0000023116969f90_0 .net "w3", 0 0, L_0000023116a5a970;  1 drivers
S_0000023116a1de50 .scope generate, "adderStage[11]" "adderStage[11]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698ee70 .param/l "i" 0 4 26, +C4<01011>;
S_0000023116a1ceb0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1de50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a5a580 .functor XOR 1, L_0000023116a5d380, L_0000023116a5dec0, C4<0>, C4<0>;
L_0000023116a5a740 .functor AND 1, L_0000023116a5d380, L_0000023116a5dec0, C4<1>, C4<1>;
L_0000023116a5a5f0 .functor XOR 1, L_0000023116a5a580, L_0000023116a5cde0, C4<0>, C4<0>;
L_0000023116a5a660 .functor AND 1, L_0000023116a5a580, L_0000023116a5cde0, C4<1>, C4<1>;
L_0000023116a56e60 .functor OR 1, L_0000023116a5a660, L_0000023116a5a740, C4<0>, C4<0>;
v000002311696af30_0 .net "a", 0 0, L_0000023116a5d380;  1 drivers
v000002311696a030_0 .net "b", 0 0, L_0000023116a5dec0;  1 drivers
v00000231169699f0_0 .net "cin", 0 0, L_0000023116a5cde0;  1 drivers
v000002311696a350_0 .net "cout", 0 0, L_0000023116a56e60;  1 drivers
v0000023116969d10_0 .net "sum", 0 0, L_0000023116a5a5f0;  1 drivers
v0000023116969db0_0 .net "w1", 0 0, L_0000023116a5a580;  1 drivers
v00000231169678d0_0 .net "w2", 0 0, L_0000023116a5a740;  1 drivers
v0000023116968050_0 .net "w3", 0 0, L_0000023116a5a660;  1 drivers
S_0000023116a1d680 .scope generate, "adderStage[12]" "adderStage[12]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698e730 .param/l "i" 0 4 26, +C4<01100>;
S_0000023116a1e170 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1d680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a57a30 .functor XOR 1, L_0000023116a5d6a0, L_0000023116a5c5c0, C4<0>, C4<0>;
L_0000023116a57aa0 .functor AND 1, L_0000023116a5d6a0, L_0000023116a5c5c0, C4<1>, C4<1>;
L_0000023116a571e0 .functor XOR 1, L_0000023116a57a30, L_0000023116a5bbc0, C4<0>, C4<0>;
L_0000023116a57170 .functor AND 1, L_0000023116a57a30, L_0000023116a5bbc0, C4<1>, C4<1>;
L_0000023116a57870 .functor OR 1, L_0000023116a57170, L_0000023116a57aa0, C4<0>, C4<0>;
v0000023116967330_0 .net "a", 0 0, L_0000023116a5d6a0;  1 drivers
v00000231169696d0_0 .net "b", 0 0, L_0000023116a5c5c0;  1 drivers
v0000023116968410_0 .net "cin", 0 0, L_0000023116a5bbc0;  1 drivers
v0000023116968870_0 .net "cout", 0 0, L_0000023116a57870;  1 drivers
v0000023116968a50_0 .net "sum", 0 0, L_0000023116a571e0;  1 drivers
v0000023116968cd0_0 .net "w1", 0 0, L_0000023116a57a30;  1 drivers
v0000023116968d70_0 .net "w2", 0 0, L_0000023116a57aa0;  1 drivers
v0000023116968eb0_0 .net "w3", 0 0, L_0000023116a57170;  1 drivers
S_0000023116a1d810 .scope generate, "adderStage[13]" "adderStage[13]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698ebf0 .param/l "i" 0 4 26, +C4<01101>;
S_0000023116a1eba0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1d810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a57790 .functor XOR 1, L_0000023116a5c480, L_0000023116a5e0a0, C4<0>, C4<0>;
L_0000023116a584b0 .functor AND 1, L_0000023116a5c480, L_0000023116a5e0a0, C4<1>, C4<1>;
L_0000023116a58130 .functor XOR 1, L_0000023116a57790, L_0000023116a5c660, C4<0>, C4<0>;
L_0000023116a57b10 .functor AND 1, L_0000023116a57790, L_0000023116a5c660, C4<1>, C4<1>;
L_0000023116a58600 .functor OR 1, L_0000023116a57b10, L_0000023116a584b0, C4<0>, C4<0>;
v0000023116967510_0 .net "a", 0 0, L_0000023116a5c480;  1 drivers
v0000023116968f50_0 .net "b", 0 0, L_0000023116a5e0a0;  1 drivers
v0000023116969090_0 .net "cin", 0 0, L_0000023116a5c660;  1 drivers
v0000023116970690_0 .net "cout", 0 0, L_0000023116a58600;  1 drivers
v0000023116970af0_0 .net "sum", 0 0, L_0000023116a58130;  1 drivers
v000002311696fd30_0 .net "w1", 0 0, L_0000023116a57790;  1 drivers
v0000023116970230_0 .net "w2", 0 0, L_0000023116a584b0;  1 drivers
v000002311696fe70_0 .net "w3", 0 0, L_0000023116a57b10;  1 drivers
S_0000023116a1f050 .scope generate, "adderStage[14]" "adderStage[14]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698e8b0 .param/l "i" 0 4 26, +C4<01110>;
S_0000023116a1fe60 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1f050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a57b80 .functor XOR 1, L_0000023116a5c700, L_0000023116a5cac0, C4<0>, C4<0>;
L_0000023116a56ed0 .functor AND 1, L_0000023116a5c700, L_0000023116a5cac0, C4<1>, C4<1>;
L_0000023116a57100 .functor XOR 1, L_0000023116a57b80, L_0000023116a5dce0, C4<0>, C4<0>;
L_0000023116a574f0 .functor AND 1, L_0000023116a57b80, L_0000023116a5dce0, C4<1>, C4<1>;
L_0000023116a58210 .functor OR 1, L_0000023116a574f0, L_0000023116a56ed0, C4<0>, C4<0>;
v0000023116970910_0 .net "a", 0 0, L_0000023116a5c700;  1 drivers
v00000231169700f0_0 .net "b", 0 0, L_0000023116a5cac0;  1 drivers
v0000023116970e10_0 .net "cin", 0 0, L_0000023116a5dce0;  1 drivers
v000002311696eb10_0 .net "cout", 0 0, L_0000023116a58210;  1 drivers
v000002311696e430_0 .net "sum", 0 0, L_0000023116a57100;  1 drivers
v000002311696d350_0 .net "w1", 0 0, L_0000023116a57b80;  1 drivers
v000002311696eed0_0 .net "w2", 0 0, L_0000023116a56ed0;  1 drivers
v000002311696ec50_0 .net "w3", 0 0, L_0000023116a574f0;  1 drivers
S_0000023116a1fff0 .scope generate, "adderStage[15]" "adderStage[15]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698e8f0 .param/l "i" 0 4 26, +C4<01111>;
S_0000023116a1f500 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1fff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a58520 .functor XOR 1, L_0000023116a5dd80, L_0000023116a5ce80, C4<0>, C4<0>;
L_0000023116a573a0 .functor AND 1, L_0000023116a5dd80, L_0000023116a5ce80, C4<1>, C4<1>;
L_0000023116a57410 .functor XOR 1, L_0000023116a58520, L_0000023116a5c7a0, C4<0>, C4<0>;
L_0000023116a57480 .functor AND 1, L_0000023116a58520, L_0000023116a5c7a0, C4<1>, C4<1>;
L_0000023116a57250 .functor OR 1, L_0000023116a57480, L_0000023116a573a0, C4<0>, C4<0>;
v000002311696da30_0 .net "a", 0 0, L_0000023116a5dd80;  1 drivers
v000002311696f290_0 .net "b", 0 0, L_0000023116a5ce80;  1 drivers
v000002311696f330_0 .net "cin", 0 0, L_0000023116a5c7a0;  1 drivers
v000002311696f790_0 .net "cout", 0 0, L_0000023116a57250;  1 drivers
v000002311696d0d0_0 .net "sum", 0 0, L_0000023116a57410;  1 drivers
v000002311696dad0_0 .net "w1", 0 0, L_0000023116a58520;  1 drivers
v000002311696db70_0 .net "w2", 0 0, L_0000023116a573a0;  1 drivers
v000002311693cac0_0 .net "w3", 0 0, L_0000023116a57480;  1 drivers
S_0000023116a1e880 .scope generate, "adderStage[16]" "adderStage[16]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698e9b0 .param/l "i" 0 4 26, +C4<010000>;
S_0000023116a1f1e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a56f40 .functor XOR 1, L_0000023116a5cf20, L_0000023116a5d060, C4<0>, C4<0>;
L_0000023116a57720 .functor AND 1, L_0000023116a5cf20, L_0000023116a5d060, C4<1>, C4<1>;
L_0000023116a580c0 .functor XOR 1, L_0000023116a56f40, L_0000023116a5bda0, C4<0>, C4<0>;
L_0000023116a572c0 .functor AND 1, L_0000023116a56f40, L_0000023116a5bda0, C4<1>, C4<1>;
L_0000023116a578e0 .functor OR 1, L_0000023116a572c0, L_0000023116a57720, C4<0>, C4<0>;
v000002311693b800_0 .net "a", 0 0, L_0000023116a5cf20;  1 drivers
v000002311693be40_0 .net "b", 0 0, L_0000023116a5d060;  1 drivers
v000002311693cde0_0 .net "cin", 0 0, L_0000023116a5bda0;  1 drivers
v000002311693e780_0 .net "cout", 0 0, L_0000023116a578e0;  1 drivers
v000002311693f0e0_0 .net "sum", 0 0, L_0000023116a580c0;  1 drivers
v000002311693f180_0 .net "w1", 0 0, L_0000023116a56f40;  1 drivers
v000002311693dec0_0 .net "w2", 0 0, L_0000023116a57720;  1 drivers
v000002311691e230_0 .net "w3", 0 0, L_0000023116a572c0;  1 drivers
S_0000023116a1f690 .scope generate, "adderStage[17]" "adderStage[17]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698e930 .param/l "i" 0 4 26, +C4<010001>;
S_0000023116a1e560 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1f690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a582f0 .functor XOR 1, L_0000023116a5ba80, L_0000023116a5d100, C4<0>, C4<0>;
L_0000023116a581a0 .functor AND 1, L_0000023116a5ba80, L_0000023116a5d100, C4<1>, C4<1>;
L_0000023116a57cd0 .functor XOR 1, L_0000023116a582f0, L_0000023116a5d1a0, C4<0>, C4<0>;
L_0000023116a57950 .functor AND 1, L_0000023116a582f0, L_0000023116a5d1a0, C4<1>, C4<1>;
L_0000023116a57560 .functor OR 1, L_0000023116a57950, L_0000023116a581a0, C4<0>, C4<0>;
v000002311691cf70_0 .net "a", 0 0, L_0000023116a5ba80;  1 drivers
v0000023116928300_0 .net "b", 0 0, L_0000023116a5d100;  1 drivers
v0000023116929160_0 .net "cin", 0 0, L_0000023116a5d1a0;  1 drivers
v0000023116931910_0 .net "cout", 0 0, L_0000023116a57560;  1 drivers
v0000023116931af0_0 .net "sum", 0 0, L_0000023116a57cd0;  1 drivers
v0000023116933710_0 .net "w1", 0 0, L_0000023116a582f0;  1 drivers
v00000231169338f0_0 .net "w2", 0 0, L_0000023116a581a0;  1 drivers
v0000023116a25790_0 .net "w3", 0 0, L_0000023116a57950;  1 drivers
S_0000023116a1f820 .scope generate, "adderStage[18]" "adderStage[18]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698ee30 .param/l "i" 0 4 26, +C4<010010>;
S_0000023116a1f370 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1f820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a57800 .functor XOR 1, L_0000023116a5de20, L_0000023116a5d420, C4<0>, C4<0>;
L_0000023116a58280 .functor AND 1, L_0000023116a5de20, L_0000023116a5d420, C4<1>, C4<1>;
L_0000023116a583d0 .functor XOR 1, L_0000023116a57800, L_0000023116a5d560, C4<0>, C4<0>;
L_0000023116a58590 .functor AND 1, L_0000023116a57800, L_0000023116a5d560, C4<1>, C4<1>;
L_0000023116a56fb0 .functor OR 1, L_0000023116a58590, L_0000023116a58280, C4<0>, C4<0>;
v0000023116a25830_0 .net "a", 0 0, L_0000023116a5de20;  1 drivers
v0000023116a25dd0_0 .net "b", 0 0, L_0000023116a5d420;  1 drivers
v0000023116a25470_0 .net "cin", 0 0, L_0000023116a5d560;  1 drivers
v0000023116a26550_0 .net "cout", 0 0, L_0000023116a56fb0;  1 drivers
v0000023116a25b50_0 .net "sum", 0 0, L_0000023116a583d0;  1 drivers
v0000023116a25bf0_0 .net "w1", 0 0, L_0000023116a57800;  1 drivers
v0000023116a25650_0 .net "w2", 0 0, L_0000023116a58280;  1 drivers
v0000023116a27090_0 .net "w3", 0 0, L_0000023116a58590;  1 drivers
S_0000023116a1ed30 .scope generate, "adderStage[19]" "adderStage[19]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698e9f0 .param/l "i" 0 4 26, +C4<010011>;
S_0000023116a20180 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1ed30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a57d40 .functor XOR 1, L_0000023116a5d600, L_0000023116a5d740, C4<0>, C4<0>;
L_0000023116a57330 .functor AND 1, L_0000023116a5d600, L_0000023116a5d740, C4<1>, C4<1>;
L_0000023116a57c60 .functor XOR 1, L_0000023116a57d40, L_0000023116a5d880, C4<0>, C4<0>;
L_0000023116a575d0 .functor AND 1, L_0000023116a57d40, L_0000023116a5d880, C4<1>, C4<1>;
L_0000023116a58050 .functor OR 1, L_0000023116a575d0, L_0000023116a57330, C4<0>, C4<0>;
v0000023116a26c30_0 .net "a", 0 0, L_0000023116a5d600;  1 drivers
v0000023116a26050_0 .net "b", 0 0, L_0000023116a5d740;  1 drivers
v0000023116a25010_0 .net "cin", 0 0, L_0000023116a5d880;  1 drivers
v0000023116a24e30_0 .net "cout", 0 0, L_0000023116a58050;  1 drivers
v0000023116a27270_0 .net "sum", 0 0, L_0000023116a57c60;  1 drivers
v0000023116a260f0_0 .net "w1", 0 0, L_0000023116a57d40;  1 drivers
v0000023116a26eb0_0 .net "w2", 0 0, L_0000023116a57330;  1 drivers
v0000023116a258d0_0 .net "w3", 0 0, L_0000023116a575d0;  1 drivers
S_0000023116a1f9b0 .scope generate, "adderStage[20]" "adderStage[20]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698eeb0 .param/l "i" 0 4 26, +C4<010100>;
S_0000023116a1ea10 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1f9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a57db0 .functor XOR 1, L_0000023116a5d920, L_0000023116a5d9c0, C4<0>, C4<0>;
L_0000023116a57bf0 .functor AND 1, L_0000023116a5d920, L_0000023116a5d9c0, C4<1>, C4<1>;
L_0000023116a58360 .functor XOR 1, L_0000023116a57db0, L_0000023116a5b9e0, C4<0>, C4<0>;
L_0000023116a579c0 .functor AND 1, L_0000023116a57db0, L_0000023116a5b9e0, C4<1>, C4<1>;
L_0000023116a57640 .functor OR 1, L_0000023116a579c0, L_0000023116a57bf0, C4<0>, C4<0>;
v0000023116a26910_0 .net "a", 0 0, L_0000023116a5d920;  1 drivers
v0000023116a27130_0 .net "b", 0 0, L_0000023116a5d9c0;  1 drivers
v0000023116a26190_0 .net "cin", 0 0, L_0000023116a5b9e0;  1 drivers
v0000023116a25970_0 .net "cout", 0 0, L_0000023116a57640;  1 drivers
v0000023116a24d90_0 .net "sum", 0 0, L_0000023116a58360;  1 drivers
v0000023116a271d0_0 .net "w1", 0 0, L_0000023116a57db0;  1 drivers
v0000023116a265f0_0 .net "w2", 0 0, L_0000023116a57bf0;  1 drivers
v0000023116a25c90_0 .net "w3", 0 0, L_0000023116a579c0;  1 drivers
S_0000023116a20310 .scope generate, "adderStage[21]" "adderStage[21]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698ea70 .param/l "i" 0 4 26, +C4<010101>;
S_0000023116a1fb40 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a20310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a576b0 .functor XOR 1, L_0000023116a5e000, L_0000023116a5df60, C4<0>, C4<0>;
L_0000023116a57e20 .functor AND 1, L_0000023116a5e000, L_0000023116a5df60, C4<1>, C4<1>;
L_0000023116a58440 .functor XOR 1, L_0000023116a576b0, L_0000023116a5bb20, C4<0>, C4<0>;
L_0000023116a58670 .functor AND 1, L_0000023116a576b0, L_0000023116a5bb20, C4<1>, C4<1>;
L_0000023116a57e90 .functor OR 1, L_0000023116a58670, L_0000023116a57e20, C4<0>, C4<0>;
v0000023116a26f50_0 .net "a", 0 0, L_0000023116a5e000;  1 drivers
v0000023116a269b0_0 .net "b", 0 0, L_0000023116a5df60;  1 drivers
v0000023116a25a10_0 .net "cin", 0 0, L_0000023116a5bb20;  1 drivers
v0000023116a26a50_0 .net "cout", 0 0, L_0000023116a57e90;  1 drivers
v0000023116a25ab0_0 .net "sum", 0 0, L_0000023116a58440;  1 drivers
v0000023116a25e70_0 .net "w1", 0 0, L_0000023116a576b0;  1 drivers
v0000023116a24ed0_0 .net "w2", 0 0, L_0000023116a57e20;  1 drivers
v0000023116a26af0_0 .net "w3", 0 0, L_0000023116a58670;  1 drivers
S_0000023116a1e6f0 .scope generate, "adderStage[22]" "adderStage[22]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698efb0 .param/l "i" 0 4 26, +C4<010110>;
S_0000023116a1fcd0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1e6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a586e0 .functor XOR 1, L_0000023116a5e780, L_0000023116a60300, C4<0>, C4<0>;
L_0000023116a57f00 .functor AND 1, L_0000023116a5e780, L_0000023116a60300, C4<1>, C4<1>;
L_0000023116a57020 .functor XOR 1, L_0000023116a586e0, L_0000023116a5ef00, C4<0>, C4<0>;
L_0000023116a57090 .functor AND 1, L_0000023116a586e0, L_0000023116a5ef00, C4<1>, C4<1>;
L_0000023116a57f70 .functor OR 1, L_0000023116a57090, L_0000023116a57f00, C4<0>, C4<0>;
v0000023116a24f70_0 .net "a", 0 0, L_0000023116a5e780;  1 drivers
v0000023116a25d30_0 .net "b", 0 0, L_0000023116a60300;  1 drivers
v0000023116a26ff0_0 .net "cin", 0 0, L_0000023116a5ef00;  1 drivers
v0000023116a253d0_0 .net "cout", 0 0, L_0000023116a57f70;  1 drivers
v0000023116a26cd0_0 .net "sum", 0 0, L_0000023116a57020;  1 drivers
v0000023116a26230_0 .net "w1", 0 0, L_0000023116a586e0;  1 drivers
v0000023116a256f0_0 .net "w2", 0 0, L_0000023116a57f00;  1 drivers
v0000023116a26690_0 .net "w3", 0 0, L_0000023116a57090;  1 drivers
S_0000023116a1eec0 .scope generate, "adderStage[23]" "adderStage[23]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698eab0 .param/l "i" 0 4 26, +C4<010111>;
S_0000023116a2b530 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a1eec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a58830 .functor XOR 1, L_0000023116a5efa0, L_0000023116a5e3c0, C4<0>, C4<0>;
L_0000023116a57fe0 .functor AND 1, L_0000023116a5efa0, L_0000023116a5e3c0, C4<1>, C4<1>;
L_0000023116a58750 .functor XOR 1, L_0000023116a58830, L_0000023116a5f9a0, C4<0>, C4<0>;
L_0000023116a587c0 .functor AND 1, L_0000023116a58830, L_0000023116a5f9a0, C4<1>, C4<1>;
L_0000023116a588a0 .functor OR 1, L_0000023116a587c0, L_0000023116a57fe0, C4<0>, C4<0>;
v0000023116a25f10_0 .net "a", 0 0, L_0000023116a5efa0;  1 drivers
v0000023116a26410_0 .net "b", 0 0, L_0000023116a5e3c0;  1 drivers
v0000023116a25fb0_0 .net "cin", 0 0, L_0000023116a5f9a0;  1 drivers
v0000023116a262d0_0 .net "cout", 0 0, L_0000023116a588a0;  1 drivers
v0000023116a26e10_0 .net "sum", 0 0, L_0000023116a58750;  1 drivers
v0000023116a250b0_0 .net "w1", 0 0, L_0000023116a58830;  1 drivers
v0000023116a26b90_0 .net "w2", 0 0, L_0000023116a57fe0;  1 drivers
v0000023116a27450_0 .net "w3", 0 0, L_0000023116a587c0;  1 drivers
S_0000023116a2c340 .scope generate, "adderStage[24]" "adderStage[24]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698eaf0 .param/l "i" 0 4 26, +C4<011000>;
S_0000023116a2b9e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2c340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a58910 .functor XOR 1, L_0000023116a5eaa0, L_0000023116a5f0e0, C4<0>, C4<0>;
L_0000023116a56d80 .functor AND 1, L_0000023116a5eaa0, L_0000023116a5f0e0, C4<1>, C4<1>;
L_0000023116a56df0 .functor XOR 1, L_0000023116a58910, L_0000023116a5f4a0, C4<0>, C4<0>;
L_0000023116a6e940 .functor AND 1, L_0000023116a58910, L_0000023116a5f4a0, C4<1>, C4<1>;
L_0000023116a6f5f0 .functor OR 1, L_0000023116a6e940, L_0000023116a56d80, C4<0>, C4<0>;
v0000023116a27310_0 .net "a", 0 0, L_0000023116a5eaa0;  1 drivers
v0000023116a25330_0 .net "b", 0 0, L_0000023116a5f0e0;  1 drivers
v0000023116a26370_0 .net "cin", 0 0, L_0000023116a5f4a0;  1 drivers
v0000023116a273b0_0 .net "cout", 0 0, L_0000023116a6f5f0;  1 drivers
v0000023116a25150_0 .net "sum", 0 0, L_0000023116a56df0;  1 drivers
v0000023116a26d70_0 .net "w1", 0 0, L_0000023116a58910;  1 drivers
v0000023116a251f0_0 .net "w2", 0 0, L_0000023116a56d80;  1 drivers
v0000023116a274f0_0 .net "w3", 0 0, L_0000023116a6e940;  1 drivers
S_0000023116a2aef0 .scope generate, "adderStage[25]" "adderStage[25]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698eef0 .param/l "i" 0 4 26, +C4<011001>;
S_0000023116a2b080 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2aef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6ecc0 .functor XOR 1, L_0000023116a5f5e0, L_0000023116a5eb40, C4<0>, C4<0>;
L_0000023116a6ea20 .functor AND 1, L_0000023116a5f5e0, L_0000023116a5eb40, C4<1>, C4<1>;
L_0000023116a6e550 .functor XOR 1, L_0000023116a6ecc0, L_0000023116a60080, C4<0>, C4<0>;
L_0000023116a6f660 .functor AND 1, L_0000023116a6ecc0, L_0000023116a60080, C4<1>, C4<1>;
L_0000023116a6e860 .functor OR 1, L_0000023116a6f660, L_0000023116a6ea20, C4<0>, C4<0>;
v0000023116a264b0_0 .net "a", 0 0, L_0000023116a5f5e0;  1 drivers
v0000023116a26870_0 .net "b", 0 0, L_0000023116a5eb40;  1 drivers
v0000023116a25290_0 .net "cin", 0 0, L_0000023116a60080;  1 drivers
v0000023116a26730_0 .net "cout", 0 0, L_0000023116a6e860;  1 drivers
v0000023116a267d0_0 .net "sum", 0 0, L_0000023116a6e550;  1 drivers
v0000023116a25510_0 .net "w1", 0 0, L_0000023116a6ecc0;  1 drivers
v0000023116a255b0_0 .net "w2", 0 0, L_0000023116a6ea20;  1 drivers
v0000023116a28d50_0 .net "w3", 0 0, L_0000023116a6f660;  1 drivers
S_0000023116a2b210 .scope generate, "adderStage[26]" "adderStage[26]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698eb30 .param/l "i" 0 4 26, +C4<011010>;
S_0000023116a2a590 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2b210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6f200 .functor XOR 1, L_0000023116a5fae0, L_0000023116a5fd60, C4<0>, C4<0>;
L_0000023116a6eda0 .functor AND 1, L_0000023116a5fae0, L_0000023116a5fd60, C4<1>, C4<1>;
L_0000023116a6e9b0 .functor XOR 1, L_0000023116a6f200, L_0000023116a5ee60, C4<0>, C4<0>;
L_0000023116a6e010 .functor AND 1, L_0000023116a6f200, L_0000023116a5ee60, C4<1>, C4<1>;
L_0000023116a6dec0 .functor OR 1, L_0000023116a6e010, L_0000023116a6eda0, C4<0>, C4<0>;
v0000023116a29070_0 .net "a", 0 0, L_0000023116a5fae0;  1 drivers
v0000023116a283f0_0 .net "b", 0 0, L_0000023116a5fd60;  1 drivers
v0000023116a28670_0 .net "cin", 0 0, L_0000023116a5ee60;  1 drivers
v0000023116a279f0_0 .net "cout", 0 0, L_0000023116a6dec0;  1 drivers
v0000023116a27e50_0 .net "sum", 0 0, L_0000023116a6e9b0;  1 drivers
v0000023116a28a30_0 .net "w1", 0 0, L_0000023116a6f200;  1 drivers
v0000023116a29c50_0 .net "w2", 0 0, L_0000023116a6eda0;  1 drivers
v0000023116a28850_0 .net "w3", 0 0, L_0000023116a6e010;  1 drivers
S_0000023116a2ad60 .scope generate, "adderStage[27]" "adderStage[27]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698ef30 .param/l "i" 0 4 26, +C4<011011>;
S_0000023116a2abd0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2ad60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6f270 .functor XOR 1, L_0000023116a5f040, L_0000023116a5fa40, C4<0>, C4<0>;
L_0000023116a6f4a0 .functor AND 1, L_0000023116a5f040, L_0000023116a5fa40, C4<1>, C4<1>;
L_0000023116a6f6d0 .functor XOR 1, L_0000023116a6f270, L_0000023116a5edc0, C4<0>, C4<0>;
L_0000023116a6f3c0 .functor AND 1, L_0000023116a6f270, L_0000023116a5edc0, C4<1>, C4<1>;
L_0000023116a6f740 .functor OR 1, L_0000023116a6f3c0, L_0000023116a6f4a0, C4<0>, C4<0>;
v0000023116a288f0_0 .net "a", 0 0, L_0000023116a5f040;  1 drivers
v0000023116a27810_0 .net "b", 0 0, L_0000023116a5fa40;  1 drivers
v0000023116a28530_0 .net "cin", 0 0, L_0000023116a5edc0;  1 drivers
v0000023116a276d0_0 .net "cout", 0 0, L_0000023116a6f740;  1 drivers
v0000023116a292f0_0 .net "sum", 0 0, L_0000023116a6f6d0;  1 drivers
v0000023116a27770_0 .net "w1", 0 0, L_0000023116a6f270;  1 drivers
v0000023116a29250_0 .net "w2", 0 0, L_0000023116a6f4a0;  1 drivers
v0000023116a29930_0 .net "w3", 0 0, L_0000023116a6f3c0;  1 drivers
S_0000023116a2a720 .scope generate, "adderStage[28]" "adderStage[28]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_000002311698f070 .param/l "i" 0 4 26, +C4<011100>;
S_0000023116a2aa40 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6e320 .functor XOR 1, L_0000023116a5fb80, L_0000023116a5f2c0, C4<0>, C4<0>;
L_0000023116a6ed30 .functor AND 1, L_0000023116a5fb80, L_0000023116a5f2c0, C4<1>, C4<1>;
L_0000023116a6e4e0 .functor XOR 1, L_0000023116a6e320, L_0000023116a5f180, C4<0>, C4<0>;
L_0000023116a6f510 .functor AND 1, L_0000023116a6e320, L_0000023116a5f180, C4<1>, C4<1>;
L_0000023116a6e6a0 .functor OR 1, L_0000023116a6f510, L_0000023116a6ed30, C4<0>, C4<0>;
v0000023116a287b0_0 .net "a", 0 0, L_0000023116a5fb80;  1 drivers
v0000023116a29390_0 .net "b", 0 0, L_0000023116a5f2c0;  1 drivers
v0000023116a28990_0 .net "cin", 0 0, L_0000023116a5f180;  1 drivers
v0000023116a28ad0_0 .net "cout", 0 0, L_0000023116a6e6a0;  1 drivers
v0000023116a28b70_0 .net "sum", 0 0, L_0000023116a6e4e0;  1 drivers
v0000023116a28350_0 .net "w1", 0 0, L_0000023116a6e320;  1 drivers
v0000023116a28df0_0 .net "w2", 0 0, L_0000023116a6ed30;  1 drivers
v0000023116a28e90_0 .net "w3", 0 0, L_0000023116a6f510;  1 drivers
S_0000023116a2b6c0 .scope generate, "adderStage[29]" "adderStage[29]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_0000023116990830 .param/l "i" 0 4 26, +C4<011101>;
S_0000023116a2b3a0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2b6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6ebe0 .functor XOR 1, L_0000023116a5ebe0, L_0000023116a60440, C4<0>, C4<0>;
L_0000023116a6f350 .functor AND 1, L_0000023116a5ebe0, L_0000023116a60440, C4<1>, C4<1>;
L_0000023116a6ea90 .functor XOR 1, L_0000023116a6ebe0, L_0000023116a5f860, C4<0>, C4<0>;
L_0000023116a6f2e0 .functor AND 1, L_0000023116a6ebe0, L_0000023116a5f860, C4<1>, C4<1>;
L_0000023116a6f190 .functor OR 1, L_0000023116a6f2e0, L_0000023116a6f350, C4<0>, C4<0>;
v0000023116a27a90_0 .net "a", 0 0, L_0000023116a5ebe0;  1 drivers
v0000023116a29750_0 .net "b", 0 0, L_0000023116a60440;  1 drivers
v0000023116a282b0_0 .net "cin", 0 0, L_0000023116a5f860;  1 drivers
v0000023116a27ef0_0 .net "cout", 0 0, L_0000023116a6f190;  1 drivers
v0000023116a28c10_0 .net "sum", 0 0, L_0000023116a6ea90;  1 drivers
v0000023116a28cb0_0 .net "w1", 0 0, L_0000023116a6ebe0;  1 drivers
v0000023116a29430_0 .net "w2", 0 0, L_0000023116a6f350;  1 drivers
v0000023116a28f30_0 .net "w3", 0 0, L_0000023116a6f2e0;  1 drivers
S_0000023116a2b850 .scope generate, "adderStage[30]" "adderStage[30]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_00000231169907f0 .param/l "i" 0 4 26, +C4<011110>;
S_0000023116a2bb70 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2b850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6f7b0 .functor XOR 1, L_0000023116a5e820, L_0000023116a5f360, C4<0>, C4<0>;
L_0000023116a6e5c0 .functor AND 1, L_0000023116a5e820, L_0000023116a5f360, C4<1>, C4<1>;
L_0000023116a6df30 .functor XOR 1, L_0000023116a6f7b0, L_0000023116a5f220, C4<0>, C4<0>;
L_0000023116a6f820 .functor AND 1, L_0000023116a6f7b0, L_0000023116a5f220, C4<1>, C4<1>;
L_0000023116a6eb70 .functor OR 1, L_0000023116a6f820, L_0000023116a6e5c0, C4<0>, C4<0>;
v0000023116a28fd0_0 .net "a", 0 0, L_0000023116a5e820;  1 drivers
v0000023116a29110_0 .net "b", 0 0, L_0000023116a5f360;  1 drivers
v0000023116a27d10_0 .net "cin", 0 0, L_0000023116a5f220;  1 drivers
v0000023116a291b0_0 .net "cout", 0 0, L_0000023116a6eb70;  1 drivers
v0000023116a294d0_0 .net "sum", 0 0, L_0000023116a6df30;  1 drivers
v0000023116a29570_0 .net "w1", 0 0, L_0000023116a6f7b0;  1 drivers
v0000023116a27f90_0 .net "w2", 0 0, L_0000023116a6e5c0;  1 drivers
v0000023116a29610_0 .net "w3", 0 0, L_0000023116a6f820;  1 drivers
S_0000023116a2bd00 .scope generate, "adderStage[31]" "adderStage[31]" 4 26, 4 26 0, S_0000023116a13020;
 .timescale -9 -12;
P_00000231169909f0 .param/l "i" 0 4 26, +C4<011111>;
S_0000023116a2be90 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2bd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6f580 .functor XOR 1, L_0000023116a5fe00, L_0000023116a5f720, C4<0>, C4<0>;
L_0000023116a6ec50 .functor AND 1, L_0000023116a5fe00, L_0000023116a5f720, C4<1>, C4<1>;
L_0000023116a6ee10 .functor XOR 1, L_0000023116a6f580, L_0000023116a5fc20, C4<0>, C4<0>;
L_0000023116a6f430 .functor AND 1, L_0000023116a6f580, L_0000023116a5fc20, C4<1>, C4<1>;
L_0000023116a6f890 .functor OR 1, L_0000023116a6f430, L_0000023116a6ec50, C4<0>, C4<0>;
v0000023116a28490_0 .net "a", 0 0, L_0000023116a5fe00;  1 drivers
v0000023116a27590_0 .net "b", 0 0, L_0000023116a5f720;  1 drivers
v0000023116a29bb0_0 .net "cin", 0 0, L_0000023116a5fc20;  1 drivers
v0000023116a285d0_0 .net "cout", 0 0, L_0000023116a6f890;  1 drivers
v0000023116a296b0_0 .net "sum", 0 0, L_0000023116a6ee10;  1 drivers
v0000023116a28030_0 .net "w1", 0 0, L_0000023116a6f580;  1 drivers
v0000023116a29890_0 .net "w2", 0 0, L_0000023116a6ec50;  1 drivers
v0000023116a297f0_0 .net "w3", 0 0, L_0000023116a6f430;  1 drivers
S_0000023116a2c020 .scope module, "dut64" "rca" 3 39, 4 13 0, S_00000231169b2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 64 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
P_0000023116990d70 .param/l "N" 0 4 13, +C4<00000000000000000000000001000000>;
L_0000023116a80bb0 .functor BUFZ 1, v000002311695ac20_0, C4<0>, C4<0>, C4<0>;
v0000023116957660_0 .net "A", 63 0, v000002311695b300_0;  1 drivers
v0000023116957160_0 .net "B", 63 0, v000002311695a0e0_0;  1 drivers
v0000023116957c00_0 .net "Cin", 0 0, v000002311695ac20_0;  alias, 1 drivers
v00000231169596e0_0 .net "Cout", 0 0, L_0000023116a68000;  alias, 1 drivers
v0000023116958ce0_0 .net "Sum", 63 0, L_0000023116a66160;  alias, 1 drivers
v0000023116957e80_0 .net *"_ivl_453", 0 0, L_0000023116a80bb0;  1 drivers
v00000231169589c0_0 .net "carry", 64 0, L_0000023116a67c40;  1 drivers
L_0000023116a5f400 .part v000002311695b300_0, 0, 1;
L_0000023116a5ec80 .part v000002311695a0e0_0, 0, 1;
L_0000023116a5e640 .part L_0000023116a67c40, 0, 1;
L_0000023116a60800 .part v000002311695b300_0, 1, 1;
L_0000023116a5e320 .part v000002311695a0e0_0, 1, 1;
L_0000023116a5ff40 .part L_0000023116a67c40, 1, 1;
L_0000023116a5fea0 .part v000002311695b300_0, 2, 1;
L_0000023116a5e6e0 .part v000002311695a0e0_0, 2, 1;
L_0000023116a5f7c0 .part L_0000023116a67c40, 2, 1;
L_0000023116a5f540 .part v000002311695b300_0, 3, 1;
L_0000023116a5f680 .part v000002311695a0e0_0, 3, 1;
L_0000023116a5f900 .part L_0000023116a67c40, 3, 1;
L_0000023116a5e280 .part v000002311695b300_0, 4, 1;
L_0000023116a5ffe0 .part v000002311695a0e0_0, 4, 1;
L_0000023116a5e960 .part L_0000023116a67c40, 4, 1;
L_0000023116a60120 .part v000002311695b300_0, 5, 1;
L_0000023116a60260 .part v000002311695a0e0_0, 5, 1;
L_0000023116a603a0 .part L_0000023116a67c40, 5, 1;
L_0000023116a60580 .part v000002311695b300_0, 6, 1;
L_0000023116a5e8c0 .part v000002311695a0e0_0, 6, 1;
L_0000023116a5e460 .part L_0000023116a67c40, 6, 1;
L_0000023116a604e0 .part v000002311695b300_0, 7, 1;
L_0000023116a60620 .part v000002311695a0e0_0, 7, 1;
L_0000023116a5ed20 .part L_0000023116a67c40, 7, 1;
L_0000023116a606c0 .part v000002311695b300_0, 8, 1;
L_0000023116a60760 .part v000002311695a0e0_0, 8, 1;
L_0000023116a608a0 .part L_0000023116a67c40, 8, 1;
L_0000023116a60940 .part v000002311695b300_0, 9, 1;
L_0000023116a5e1e0 .part v000002311695a0e0_0, 9, 1;
L_0000023116a5e5a0 .part L_0000023116a67c40, 9, 1;
L_0000023116a5ea00 .part v000002311695b300_0, 10, 1;
L_0000023116a629c0 .part v000002311695a0e0_0, 10, 1;
L_0000023116a624c0 .part L_0000023116a67c40, 10, 1;
L_0000023116a61e80 .part v000002311695b300_0, 11, 1;
L_0000023116a61f20 .part v000002311695a0e0_0, 11, 1;
L_0000023116a617a0 .part L_0000023116a67c40, 11, 1;
L_0000023116a60d00 .part v000002311695b300_0, 12, 1;
L_0000023116a627e0 .part v000002311695a0e0_0, 12, 1;
L_0000023116a62880 .part L_0000023116a67c40, 12, 1;
L_0000023116a61840 .part v000002311695b300_0, 13, 1;
L_0000023116a61d40 .part v000002311695a0e0_0, 13, 1;
L_0000023116a60f80 .part L_0000023116a67c40, 13, 1;
L_0000023116a62b00 .part v000002311695b300_0, 14, 1;
L_0000023116a62ba0 .part v000002311695a0e0_0, 14, 1;
L_0000023116a61de0 .part L_0000023116a67c40, 14, 1;
L_0000023116a61fc0 .part v000002311695b300_0, 15, 1;
L_0000023116a61a20 .part v000002311695a0e0_0, 15, 1;
L_0000023116a61480 .part L_0000023116a67c40, 15, 1;
L_0000023116a62240 .part v000002311695b300_0, 16, 1;
L_0000023116a60ee0 .part v000002311695a0e0_0, 16, 1;
L_0000023116a613e0 .part L_0000023116a67c40, 16, 1;
L_0000023116a62c40 .part v000002311695b300_0, 17, 1;
L_0000023116a622e0 .part v000002311695a0e0_0, 17, 1;
L_0000023116a610c0 .part L_0000023116a67c40, 17, 1;
L_0000023116a621a0 .part v000002311695b300_0, 18, 1;
L_0000023116a62060 .part v000002311695a0e0_0, 18, 1;
L_0000023116a618e0 .part L_0000023116a67c40, 18, 1;
L_0000023116a62a60 .part v000002311695b300_0, 19, 1;
L_0000023116a60e40 .part v000002311695a0e0_0, 19, 1;
L_0000023116a61b60 .part L_0000023116a67c40, 19, 1;
L_0000023116a626a0 .part v000002311695b300_0, 20, 1;
L_0000023116a62100 .part v000002311695a0e0_0, 20, 1;
L_0000023116a615c0 .part L_0000023116a67c40, 20, 1;
L_0000023116a62380 .part v000002311695b300_0, 21, 1;
L_0000023116a62f60 .part v000002311695a0e0_0, 21, 1;
L_0000023116a62ec0 .part L_0000023116a67c40, 21, 1;
L_0000023116a61020 .part v000002311695b300_0, 22, 1;
L_0000023116a60b20 .part v000002311695a0e0_0, 22, 1;
L_0000023116a61160 .part L_0000023116a67c40, 22, 1;
L_0000023116a61200 .part v000002311695b300_0, 23, 1;
L_0000023116a61980 .part v000002311695a0e0_0, 23, 1;
L_0000023116a63000 .part L_0000023116a67c40, 23, 1;
L_0000023116a62420 .part v000002311695b300_0, 24, 1;
L_0000023116a62ce0 .part v000002311695a0e0_0, 24, 1;
L_0000023116a630a0 .part L_0000023116a67c40, 24, 1;
L_0000023116a60a80 .part v000002311695b300_0, 25, 1;
L_0000023116a62740 .part v000002311695a0e0_0, 25, 1;
L_0000023116a61ac0 .part L_0000023116a67c40, 25, 1;
L_0000023116a62560 .part v000002311695b300_0, 26, 1;
L_0000023116a612a0 .part v000002311695a0e0_0, 26, 1;
L_0000023116a62600 .part L_0000023116a67c40, 26, 1;
L_0000023116a62920 .part v000002311695b300_0, 27, 1;
L_0000023116a61c00 .part v000002311695a0e0_0, 27, 1;
L_0000023116a62d80 .part L_0000023116a67c40, 27, 1;
L_0000023116a60bc0 .part v000002311695b300_0, 28, 1;
L_0000023116a61340 .part v000002311695a0e0_0, 28, 1;
L_0000023116a62e20 .part L_0000023116a67c40, 28, 1;
L_0000023116a61520 .part v000002311695b300_0, 29, 1;
L_0000023116a63140 .part v000002311695a0e0_0, 29, 1;
L_0000023116a609e0 .part L_0000023116a67c40, 29, 1;
L_0000023116a61660 .part v000002311695b300_0, 30, 1;
L_0000023116a61ca0 .part v000002311695a0e0_0, 30, 1;
L_0000023116a60c60 .part L_0000023116a67c40, 30, 1;
L_0000023116a60da0 .part v000002311695b300_0, 31, 1;
L_0000023116a61700 .part v000002311695a0e0_0, 31, 1;
L_0000023116a64ae0 .part L_0000023116a67c40, 31, 1;
L_0000023116a636e0 .part v000002311695b300_0, 32, 1;
L_0000023116a65760 .part v000002311695a0e0_0, 32, 1;
L_0000023116a63500 .part L_0000023116a67c40, 32, 1;
L_0000023116a63aa0 .part v000002311695b300_0, 33, 1;
L_0000023116a65080 .part v000002311695a0e0_0, 33, 1;
L_0000023116a64e00 .part L_0000023116a67c40, 33, 1;
L_0000023116a64d60 .part v000002311695b300_0, 34, 1;
L_0000023116a63e60 .part v000002311695a0e0_0, 34, 1;
L_0000023116a64ea0 .part L_0000023116a67c40, 34, 1;
L_0000023116a64a40 .part v000002311695b300_0, 35, 1;
L_0000023116a63dc0 .part v000002311695a0e0_0, 35, 1;
L_0000023116a638c0 .part L_0000023116a67c40, 35, 1;
L_0000023116a642c0 .part v000002311695b300_0, 36, 1;
L_0000023116a64040 .part v000002311695a0e0_0, 36, 1;
L_0000023116a64540 .part L_0000023116a67c40, 36, 1;
L_0000023116a65800 .part v000002311695b300_0, 37, 1;
L_0000023116a65620 .part v000002311695a0e0_0, 37, 1;
L_0000023116a64f40 .part L_0000023116a67c40, 37, 1;
L_0000023116a64b80 .part v000002311695b300_0, 38, 1;
L_0000023116a63fa0 .part v000002311695a0e0_0, 38, 1;
L_0000023116a64c20 .part L_0000023116a67c40, 38, 1;
L_0000023116a63280 .part v000002311695b300_0, 39, 1;
L_0000023116a64360 .part v000002311695a0e0_0, 39, 1;
L_0000023116a631e0 .part L_0000023116a67c40, 39, 1;
L_0000023116a64fe0 .part v000002311695b300_0, 40, 1;
L_0000023116a63f00 .part v000002311695a0e0_0, 40, 1;
L_0000023116a645e0 .part L_0000023116a67c40, 40, 1;
L_0000023116a63b40 .part v000002311695b300_0, 41, 1;
L_0000023116a64680 .part v000002311695a0e0_0, 41, 1;
L_0000023116a65260 .part L_0000023116a67c40, 41, 1;
L_0000023116a640e0 .part v000002311695b300_0, 42, 1;
L_0000023116a65580 .part v000002311695a0e0_0, 42, 1;
L_0000023116a65440 .part L_0000023116a67c40, 42, 1;
L_0000023116a64720 .part v000002311695b300_0, 43, 1;
L_0000023116a658a0 .part v000002311695a0e0_0, 43, 1;
L_0000023116a64400 .part L_0000023116a67c40, 43, 1;
L_0000023116a63320 .part v000002311695b300_0, 44, 1;
L_0000023116a64180 .part v000002311695a0e0_0, 44, 1;
L_0000023116a63640 .part L_0000023116a67c40, 44, 1;
L_0000023116a633c0 .part v000002311695b300_0, 45, 1;
L_0000023116a65120 .part v000002311695a0e0_0, 45, 1;
L_0000023116a64220 .part L_0000023116a67c40, 45, 1;
L_0000023116a651c0 .part v000002311695b300_0, 46, 1;
L_0000023116a63780 .part v000002311695a0e0_0, 46, 1;
L_0000023116a64cc0 .part L_0000023116a67c40, 46, 1;
L_0000023116a647c0 .part v000002311695b300_0, 47, 1;
L_0000023116a644a0 .part v000002311695a0e0_0, 47, 1;
L_0000023116a65300 .part L_0000023116a67c40, 47, 1;
L_0000023116a63460 .part v000002311695b300_0, 48, 1;
L_0000023116a63be0 .part v000002311695a0e0_0, 48, 1;
L_0000023116a653a0 .part L_0000023116a67c40, 48, 1;
L_0000023116a654e0 .part v000002311695b300_0, 49, 1;
L_0000023116a65940 .part v000002311695a0e0_0, 49, 1;
L_0000023116a656c0 .part L_0000023116a67c40, 49, 1;
L_0000023116a635a0 .part v000002311695b300_0, 50, 1;
L_0000023116a63820 .part v000002311695a0e0_0, 50, 1;
L_0000023116a63960 .part L_0000023116a67c40, 50, 1;
L_0000023116a64860 .part v000002311695b300_0, 51, 1;
L_0000023116a63a00 .part v000002311695a0e0_0, 51, 1;
L_0000023116a63c80 .part L_0000023116a67c40, 51, 1;
L_0000023116a63d20 .part v000002311695b300_0, 52, 1;
L_0000023116a64900 .part v000002311695a0e0_0, 52, 1;
L_0000023116a649a0 .part L_0000023116a67c40, 52, 1;
L_0000023116a66020 .part v000002311695b300_0, 53, 1;
L_0000023116a665c0 .part v000002311695a0e0_0, 53, 1;
L_0000023116a65d00 .part L_0000023116a67c40, 53, 1;
L_0000023116a67240 .part v000002311695b300_0, 54, 1;
L_0000023116a674c0 .part v000002311695a0e0_0, 54, 1;
L_0000023116a67a60 .part L_0000023116a67c40, 54, 1;
L_0000023116a68140 .part v000002311695b300_0, 55, 1;
L_0000023116a663e0 .part v000002311695a0e0_0, 55, 1;
L_0000023116a66a20 .part L_0000023116a67c40, 55, 1;
L_0000023116a67ec0 .part v000002311695b300_0, 56, 1;
L_0000023116a66de0 .part v000002311695a0e0_0, 56, 1;
L_0000023116a67380 .part L_0000023116a67c40, 56, 1;
L_0000023116a66660 .part v000002311695b300_0, 57, 1;
L_0000023116a65bc0 .part v000002311695a0e0_0, 57, 1;
L_0000023116a66840 .part L_0000023116a67c40, 57, 1;
L_0000023116a680a0 .part v000002311695b300_0, 58, 1;
L_0000023116a65ee0 .part v000002311695a0e0_0, 58, 1;
L_0000023116a66d40 .part L_0000023116a67c40, 58, 1;
L_0000023116a65c60 .part v000002311695b300_0, 59, 1;
L_0000023116a65da0 .part v000002311695a0e0_0, 59, 1;
L_0000023116a67ba0 .part L_0000023116a67c40, 59, 1;
L_0000023116a66b60 .part v000002311695b300_0, 60, 1;
L_0000023116a66520 .part v000002311695a0e0_0, 60, 1;
L_0000023116a65e40 .part L_0000023116a67c40, 60, 1;
L_0000023116a659e0 .part v000002311695b300_0, 61, 1;
L_0000023116a660c0 .part v000002311695a0e0_0, 61, 1;
L_0000023116a66c00 .part L_0000023116a67c40, 61, 1;
L_0000023116a65a80 .part v000002311695b300_0, 62, 1;
L_0000023116a67600 .part v000002311695a0e0_0, 62, 1;
L_0000023116a66f20 .part L_0000023116a67c40, 62, 1;
L_0000023116a66980 .part v000002311695b300_0, 63, 1;
L_0000023116a65f80 .part v000002311695a0e0_0, 63, 1;
L_0000023116a67f60 .part L_0000023116a67c40, 63, 1;
LS_0000023116a66160_0_0 .concat8 [ 1 1 1 1], L_0000023116a6e470, L_0000023116a6e080, L_0000023116a6e160, L_0000023116a6ef60;
LS_0000023116a66160_0_4 .concat8 [ 1 1 1 1], L_0000023116a6f120, L_0000023116a6fcf0, L_0000023116a700e0, L_0000023116a70070;
LS_0000023116a66160_0_8 .concat8 [ 1 1 1 1], L_0000023116a6d130, L_0000023116a6c250, L_0000023116a6dd00, L_0000023116a6d440;
LS_0000023116a66160_0_12 .concat8 [ 1 1 1 1], L_0000023116a6c3a0, L_0000023116a6d830, L_0000023116a6c410, L_0000023116a6c5d0;
LS_0000023116a66160_0_16 .concat8 [ 1 1 1 1], L_0000023116a6c480, L_0000023116a6ca30, L_0000023116a6c6b0, L_0000023116a6d8a0;
LS_0000023116a66160_0_20 .concat8 [ 1 1 1 1], L_0000023116a6cfe0, L_0000023116a7d400, L_0000023116a7d470, L_0000023116a7d390;
LS_0000023116a66160_0_24 .concat8 [ 1 1 1 1], L_0000023116a7d1d0, L_0000023116a7a0d0, L_0000023116a7a140, L_0000023116a797a0;
LS_0000023116a66160_0_28 .concat8 [ 1 1 1 1], L_0000023116a7af40, L_0000023116a79f80, L_0000023116a79810, L_0000023116a7a4c0;
LS_0000023116a66160_0_32 .concat8 [ 1 1 1 1], L_0000023116a79880, L_0000023116a7a300, L_0000023116a79b20, L_0000023116a7ac30;
LS_0000023116a66160_0_36 .concat8 [ 1 1 1 1], L_0000023116a7b2c0, L_0000023116a79ea0, L_0000023116a7c520, L_0000023116a7c280;
LS_0000023116a66160_0_40 .concat8 [ 1 1 1 1], L_0000023116a7b640, L_0000023116a7c2f0, L_0000023116a7c0c0, L_0000023116a7ca60;
LS_0000023116a66160_0_44 .concat8 [ 1 1 1 1], L_0000023116a7c130, L_0000023116a7b6b0, L_0000023116a7c750, L_0000023116a7b560;
LS_0000023116a66160_0_48 .concat8 [ 1 1 1 1], L_0000023116a7cd00, L_0000023116a7bbf0, L_0000023116a7fbf0, L_0000023116a7efb0;
LS_0000023116a66160_0_52 .concat8 [ 1 1 1 1], L_0000023116a7faa0, L_0000023116a7e4c0, L_0000023116a7f480, L_0000023116a7edf0;
LS_0000023116a66160_0_56 .concat8 [ 1 1 1 1], L_0000023116a7fb80, L_0000023116a7f090, L_0000023116a7f250, L_0000023116a7fe90;
LS_0000023116a66160_0_60 .concat8 [ 1 1 1 1], L_0000023116a7fcd0, L_0000023116a7ec30, L_0000023116a7e760, L_0000023116a80c20;
LS_0000023116a66160_1_0 .concat8 [ 4 4 4 4], LS_0000023116a66160_0_0, LS_0000023116a66160_0_4, LS_0000023116a66160_0_8, LS_0000023116a66160_0_12;
LS_0000023116a66160_1_4 .concat8 [ 4 4 4 4], LS_0000023116a66160_0_16, LS_0000023116a66160_0_20, LS_0000023116a66160_0_24, LS_0000023116a66160_0_28;
LS_0000023116a66160_1_8 .concat8 [ 4 4 4 4], LS_0000023116a66160_0_32, LS_0000023116a66160_0_36, LS_0000023116a66160_0_40, LS_0000023116a66160_0_44;
LS_0000023116a66160_1_12 .concat8 [ 4 4 4 4], LS_0000023116a66160_0_48, LS_0000023116a66160_0_52, LS_0000023116a66160_0_56, LS_0000023116a66160_0_60;
L_0000023116a66160 .concat8 [ 16 16 16 16], LS_0000023116a66160_1_0, LS_0000023116a66160_1_4, LS_0000023116a66160_1_8, LS_0000023116a66160_1_12;
LS_0000023116a67c40_0_0 .concat8 [ 1 1 1 1], L_0000023116a80bb0, L_0000023116a6e630, L_0000023116a6e240, L_0000023116a6efd0;
LS_0000023116a67c40_0_4 .concat8 [ 1 1 1 1], L_0000023116a6f040, L_0000023116a6e7f0, L_0000023116a6ff90, L_0000023116a70150;
LS_0000023116a67c40_0_8 .concat8 [ 1 1 1 1], L_0000023116a6fa50, L_0000023116a6dc90, L_0000023116a6d7c0, L_0000023116a6cb10;
LS_0000023116a67c40_0_12 .concat8 [ 1 1 1 1], L_0000023116a6caa0, L_0000023116a6cdb0, L_0000023116a6da60, L_0000023116a6d4b0;
LS_0000023116a67c40_0_16 .concat8 [ 1 1 1 1], L_0000023116a6dde0, L_0000023116a6d670, L_0000023116a6dd70, L_0000023116a6d910;
LS_0000023116a67c40_0_20 .concat8 [ 1 1 1 1], L_0000023116a6d980, L_0000023116a6c870, L_0000023116a7d630, L_0000023116a7d4e0;
LS_0000023116a67c40_0_24 .concat8 [ 1 1 1 1], L_0000023116a7d5c0, L_0000023116a7ae60, L_0000023116a7a5a0, L_0000023116a7a840;
LS_0000023116a67c40_0_28 .concat8 [ 1 1 1 1], L_0000023116a7aed0, L_0000023116a7a7d0, L_0000023116a7adf0, L_0000023116a7a370;
LS_0000023116a67c40_0_32 .concat8 [ 1 1 1 1], L_0000023116a7b1e0, L_0000023116a799d0, L_0000023116a79d50, L_0000023116a7aa70;
LS_0000023116a67c40_0_36 .concat8 [ 1 1 1 1], L_0000023116a7aca0, L_0000023116a79730, L_0000023116a7b800, L_0000023116a7be20;
LS_0000023116a67c40_0_40 .concat8 [ 1 1 1 1], L_0000023116a7c360, L_0000023116a7c830, L_0000023116a7c6e0, L_0000023116a7c7c0;
LS_0000023116a67c40_0_44 .concat8 [ 1 1 1 1], L_0000023116a7c600, L_0000023116a7bdb0, L_0000023116a7c3d0, L_0000023116a7c980;
LS_0000023116a67c40_0_48 .concat8 [ 1 1 1 1], L_0000023116a7cb40, L_0000023116a7ce50, L_0000023116a7ba30, L_0000023116a7f330;
LS_0000023116a67c40_0_52 .concat8 [ 1 1 1 1], L_0000023116a7f100, L_0000023116a7fb10, L_0000023116a7eed0, L_0000023116a7f9c0;
LS_0000023116a67c40_0_56 .concat8 [ 1 1 1 1], L_0000023116a7fd40, L_0000023116a7e680, L_0000023116a7fe20, L_0000023116a7fdb0;
LS_0000023116a67c40_0_60 .concat8 [ 1 1 1 1], L_0000023116a7ef40, L_0000023116a7ff00, L_0000023116a7e3e0, L_0000023116a7e8b0;
LS_0000023116a67c40_0_64 .concat8 [ 1 0 0 0], L_0000023116a80910;
LS_0000023116a67c40_1_0 .concat8 [ 4 4 4 4], LS_0000023116a67c40_0_0, LS_0000023116a67c40_0_4, LS_0000023116a67c40_0_8, LS_0000023116a67c40_0_12;
LS_0000023116a67c40_1_4 .concat8 [ 4 4 4 4], LS_0000023116a67c40_0_16, LS_0000023116a67c40_0_20, LS_0000023116a67c40_0_24, LS_0000023116a67c40_0_28;
LS_0000023116a67c40_1_8 .concat8 [ 4 4 4 4], LS_0000023116a67c40_0_32, LS_0000023116a67c40_0_36, LS_0000023116a67c40_0_40, LS_0000023116a67c40_0_44;
LS_0000023116a67c40_1_12 .concat8 [ 4 4 4 4], LS_0000023116a67c40_0_48, LS_0000023116a67c40_0_52, LS_0000023116a67c40_0_56, LS_0000023116a67c40_0_60;
LS_0000023116a67c40_1_16 .concat8 [ 1 0 0 0], LS_0000023116a67c40_0_64;
LS_0000023116a67c40_2_0 .concat8 [ 16 16 16 16], LS_0000023116a67c40_1_0, LS_0000023116a67c40_1_4, LS_0000023116a67c40_1_8, LS_0000023116a67c40_1_12;
LS_0000023116a67c40_2_4 .concat8 [ 1 0 0 0], LS_0000023116a67c40_1_16;
L_0000023116a67c40 .concat8 [ 64 1 0 0], LS_0000023116a67c40_2_0, LS_0000023116a67c40_2_4;
L_0000023116a68000 .part L_0000023116a67c40, 64, 1;
S_0000023116a2c1b0 .scope generate, "adderStage[0]" "adderStage[0]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990ab0 .param/l "i" 0 4 26, +C4<00>;
S_0000023116a2a8b0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2c1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6f970 .functor XOR 1, L_0000023116a5f400, L_0000023116a5ec80, C4<0>, C4<0>;
L_0000023116a6ee80 .functor AND 1, L_0000023116a5f400, L_0000023116a5ec80, C4<1>, C4<1>;
L_0000023116a6e470 .functor XOR 1, L_0000023116a6f970, L_0000023116a5e640, C4<0>, C4<0>;
L_0000023116a6f9e0 .functor AND 1, L_0000023116a6f970, L_0000023116a5e640, C4<1>, C4<1>;
L_0000023116a6e630 .functor OR 1, L_0000023116a6f9e0, L_0000023116a6ee80, C4<0>, C4<0>;
v0000023116a28170_0 .net "a", 0 0, L_0000023116a5f400;  1 drivers
v0000023116a27630_0 .net "b", 0 0, L_0000023116a5ec80;  1 drivers
v0000023116a278b0_0 .net "cin", 0 0, L_0000023116a5e640;  1 drivers
v0000023116a27b30_0 .net "cout", 0 0, L_0000023116a6e630;  1 drivers
v0000023116a27950_0 .net "sum", 0 0, L_0000023116a6e470;  1 drivers
v0000023116a27c70_0 .net "w1", 0 0, L_0000023116a6f970;  1 drivers
v0000023116a27db0_0 .net "w2", 0 0, L_0000023116a6ee80;  1 drivers
v0000023116a28210_0 .net "w3", 0 0, L_0000023116a6f9e0;  1 drivers
S_0000023116a2e1c0 .scope generate, "adderStage[1]" "adderStage[1]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990730 .param/l "i" 0 4 26, +C4<01>;
S_0000023116a2d860 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2e1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6dfa0 .functor XOR 1, L_0000023116a60800, L_0000023116a5e320, C4<0>, C4<0>;
L_0000023116a6de50 .functor AND 1, L_0000023116a60800, L_0000023116a5e320, C4<1>, C4<1>;
L_0000023116a6e080 .functor XOR 1, L_0000023116a6dfa0, L_0000023116a5ff40, C4<0>, C4<0>;
L_0000023116a6eb00 .functor AND 1, L_0000023116a6dfa0, L_0000023116a5ff40, C4<1>, C4<1>;
L_0000023116a6e240 .functor OR 1, L_0000023116a6eb00, L_0000023116a6de50, C4<0>, C4<0>;
v0000023116a2a3d0_0 .net "a", 0 0, L_0000023116a60800;  1 drivers
v0000023116a29f70_0 .net "b", 0 0, L_0000023116a5e320;  1 drivers
v0000023116a2a150_0 .net "cin", 0 0, L_0000023116a5ff40;  1 drivers
v0000023116a2a330_0 .net "cout", 0 0, L_0000023116a6e240;  1 drivers
v0000023116a2a0b0_0 .net "sum", 0 0, L_0000023116a6e080;  1 drivers
v0000023116a2a290_0 .net "w1", 0 0, L_0000023116a6dfa0;  1 drivers
v0000023116a2a1f0_0 .net "w2", 0 0, L_0000023116a6de50;  1 drivers
v0000023116a2a010_0 .net "w3", 0 0, L_0000023116a6eb00;  1 drivers
S_0000023116a2d220 .scope generate, "adderStage[2]" "adderStage[2]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990d30 .param/l "i" 0 4 26, +C4<010>;
S_0000023116a2d090 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2d220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6e0f0 .functor XOR 1, L_0000023116a5fea0, L_0000023116a5e6e0, C4<0>, C4<0>;
L_0000023116a6e2b0 .functor AND 1, L_0000023116a5fea0, L_0000023116a5e6e0, C4<1>, C4<1>;
L_0000023116a6e160 .functor XOR 1, L_0000023116a6e0f0, L_0000023116a5f7c0, C4<0>, C4<0>;
L_0000023116a6e1d0 .functor AND 1, L_0000023116a6e0f0, L_0000023116a5f7c0, C4<1>, C4<1>;
L_0000023116a6efd0 .functor OR 1, L_0000023116a6e1d0, L_0000023116a6e2b0, C4<0>, C4<0>;
v0000023116a29ed0_0 .net "a", 0 0, L_0000023116a5fea0;  1 drivers
v0000023116a2a470_0 .net "b", 0 0, L_0000023116a5e6e0;  1 drivers
v0000023116a29d90_0 .net "cin", 0 0, L_0000023116a5f7c0;  1 drivers
v0000023116a29e30_0 .net "cout", 0 0, L_0000023116a6efd0;  1 drivers
v0000023116a22630_0 .net "sum", 0 0, L_0000023116a6e160;  1 drivers
v0000023116a23170_0 .net "w1", 0 0, L_0000023116a6e0f0;  1 drivers
v0000023116a23f30_0 .net "w2", 0 0, L_0000023116a6e2b0;  1 drivers
v0000023116a23df0_0 .net "w3", 0 0, L_0000023116a6e1d0;  1 drivers
S_0000023116a2cbe0 .scope generate, "adderStage[3]" "adderStage[3]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990b30 .param/l "i" 0 4 26, +C4<011>;
S_0000023116a2e350 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2cbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6eef0 .functor XOR 1, L_0000023116a5f540, L_0000023116a5f680, C4<0>, C4<0>;
L_0000023116a6e390 .functor AND 1, L_0000023116a5f540, L_0000023116a5f680, C4<1>, C4<1>;
L_0000023116a6ef60 .functor XOR 1, L_0000023116a6eef0, L_0000023116a5f900, C4<0>, C4<0>;
L_0000023116a6e400 .functor AND 1, L_0000023116a6eef0, L_0000023116a5f900, C4<1>, C4<1>;
L_0000023116a6f040 .functor OR 1, L_0000023116a6e400, L_0000023116a6e390, C4<0>, C4<0>;
v0000023116a246b0_0 .net "a", 0 0, L_0000023116a5f540;  1 drivers
v0000023116a241b0_0 .net "b", 0 0, L_0000023116a5f680;  1 drivers
v0000023116a23210_0 .net "cin", 0 0, L_0000023116a5f900;  1 drivers
v0000023116a22c70_0 .net "cout", 0 0, L_0000023116a6f040;  1 drivers
v0000023116a22e50_0 .net "sum", 0 0, L_0000023116a6ef60;  1 drivers
v0000023116a23850_0 .net "w1", 0 0, L_0000023116a6eef0;  1 drivers
v0000023116a23030_0 .net "w2", 0 0, L_0000023116a6e390;  1 drivers
v0000023116a235d0_0 .net "w3", 0 0, L_0000023116a6e400;  1 drivers
S_0000023116a2c5a0 .scope generate, "adderStage[4]" "adderStage[4]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169901b0 .param/l "i" 0 4 26, +C4<0100>;
S_0000023116a2cd70 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2c5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6f0b0 .functor XOR 1, L_0000023116a5e280, L_0000023116a5ffe0, C4<0>, C4<0>;
L_0000023116a6e710 .functor AND 1, L_0000023116a5e280, L_0000023116a5ffe0, C4<1>, C4<1>;
L_0000023116a6f120 .functor XOR 1, L_0000023116a6f0b0, L_0000023116a5e960, C4<0>, C4<0>;
L_0000023116a6e780 .functor AND 1, L_0000023116a6f0b0, L_0000023116a5e960, C4<1>, C4<1>;
L_0000023116a6e7f0 .functor OR 1, L_0000023116a6e780, L_0000023116a6e710, C4<0>, C4<0>;
v0000023116a23b70_0 .net "a", 0 0, L_0000023116a5e280;  1 drivers
v0000023116a24750_0 .net "b", 0 0, L_0000023116a5ffe0;  1 drivers
v0000023116a24070_0 .net "cin", 0 0, L_0000023116a5e960;  1 drivers
v0000023116a23710_0 .net "cout", 0 0, L_0000023116a6e7f0;  1 drivers
v0000023116a24610_0 .net "sum", 0 0, L_0000023116a6f120;  1 drivers
v0000023116a22b30_0 .net "w1", 0 0, L_0000023116a6f0b0;  1 drivers
v0000023116a22810_0 .net "w2", 0 0, L_0000023116a6e710;  1 drivers
v0000023116a22bd0_0 .net "w3", 0 0, L_0000023116a6e780;  1 drivers
S_0000023116a2d3b0 .scope generate, "adderStage[5]" "adderStage[5]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990db0 .param/l "i" 0 4 26, +C4<0101>;
S_0000023116a2ca50 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2d3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6feb0 .functor XOR 1, L_0000023116a60120, L_0000023116a60260, C4<0>, C4<0>;
L_0000023116a6ff20 .functor AND 1, L_0000023116a60120, L_0000023116a60260, C4<1>, C4<1>;
L_0000023116a6fcf0 .functor XOR 1, L_0000023116a6feb0, L_0000023116a603a0, C4<0>, C4<0>;
L_0000023116a6fb30 .functor AND 1, L_0000023116a6feb0, L_0000023116a603a0, C4<1>, C4<1>;
L_0000023116a6ff90 .functor OR 1, L_0000023116a6fb30, L_0000023116a6ff20, C4<0>, C4<0>;
v0000023116a23fd0_0 .net "a", 0 0, L_0000023116a60120;  1 drivers
v0000023116a23ad0_0 .net "b", 0 0, L_0000023116a60260;  1 drivers
v0000023116a247f0_0 .net "cin", 0 0, L_0000023116a603a0;  1 drivers
v0000023116a22ef0_0 .net "cout", 0 0, L_0000023116a6ff90;  1 drivers
v0000023116a23e90_0 .net "sum", 0 0, L_0000023116a6fcf0;  1 drivers
v0000023116a24890_0 .net "w1", 0 0, L_0000023116a6feb0;  1 drivers
v0000023116a24c50_0 .net "w2", 0 0, L_0000023116a6ff20;  1 drivers
v0000023116a23990_0 .net "w3", 0 0, L_0000023116a6fb30;  1 drivers
S_0000023116a2d540 .scope generate, "adderStage[6]" "adderStage[6]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990770 .param/l "i" 0 4 26, +C4<0110>;
S_0000023116a2cf00 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2d540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6fc80 .functor XOR 1, L_0000023116a60580, L_0000023116a5e8c0, C4<0>, C4<0>;
L_0000023116a6fac0 .functor AND 1, L_0000023116a60580, L_0000023116a5e8c0, C4<1>, C4<1>;
L_0000023116a700e0 .functor XOR 1, L_0000023116a6fc80, L_0000023116a5e460, C4<0>, C4<0>;
L_0000023116a70000 .functor AND 1, L_0000023116a6fc80, L_0000023116a5e460, C4<1>, C4<1>;
L_0000023116a70150 .functor OR 1, L_0000023116a70000, L_0000023116a6fac0, C4<0>, C4<0>;
v0000023116a23670_0 .net "a", 0 0, L_0000023116a60580;  1 drivers
v0000023116a237b0_0 .net "b", 0 0, L_0000023116a5e8c0;  1 drivers
v0000023116a242f0_0 .net "cin", 0 0, L_0000023116a5e460;  1 drivers
v0000023116a24cf0_0 .net "cout", 0 0, L_0000023116a70150;  1 drivers
v0000023116a238f0_0 .net "sum", 0 0, L_0000023116a700e0;  1 drivers
v0000023116a24930_0 .net "w1", 0 0, L_0000023116a6fc80;  1 drivers
v0000023116a23a30_0 .net "w2", 0 0, L_0000023116a6fac0;  1 drivers
v0000023116a232b0_0 .net "w3", 0 0, L_0000023116a70000;  1 drivers
S_0000023116a2d6d0 .scope generate, "adderStage[7]" "adderStage[7]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169905b0 .param/l "i" 0 4 26, +C4<0111>;
S_0000023116a2d9f0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2d6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6fdd0 .functor XOR 1, L_0000023116a604e0, L_0000023116a60620, C4<0>, C4<0>;
L_0000023116a6fe40 .functor AND 1, L_0000023116a604e0, L_0000023116a60620, C4<1>, C4<1>;
L_0000023116a70070 .functor XOR 1, L_0000023116a6fdd0, L_0000023116a5ed20, C4<0>, C4<0>;
L_0000023116a6fd60 .functor AND 1, L_0000023116a6fdd0, L_0000023116a5ed20, C4<1>, C4<1>;
L_0000023116a6fa50 .functor OR 1, L_0000023116a6fd60, L_0000023116a6fe40, C4<0>, C4<0>;
v0000023116a24390_0 .net "a", 0 0, L_0000023116a604e0;  1 drivers
v0000023116a22770_0 .net "b", 0 0, L_0000023116a60620;  1 drivers
v0000023116a233f0_0 .net "cin", 0 0, L_0000023116a5ed20;  1 drivers
v0000023116a22d10_0 .net "cout", 0 0, L_0000023116a6fa50;  1 drivers
v0000023116a23350_0 .net "sum", 0 0, L_0000023116a70070;  1 drivers
v0000023116a24110_0 .net "w1", 0 0, L_0000023116a6fdd0;  1 drivers
v0000023116a24250_0 .net "w2", 0 0, L_0000023116a6fe40;  1 drivers
v0000023116a24430_0 .net "w3", 0 0, L_0000023116a6fd60;  1 drivers
S_0000023116a2db80 .scope generate, "adderStage[8]" "adderStage[8]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990e30 .param/l "i" 0 4 26, +C4<01000>;
S_0000023116a2dd10 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2db80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6fba0 .functor XOR 1, L_0000023116a606c0, L_0000023116a60760, C4<0>, C4<0>;
L_0000023116a6fc10 .functor AND 1, L_0000023116a606c0, L_0000023116a60760, C4<1>, C4<1>;
L_0000023116a6d130 .functor XOR 1, L_0000023116a6fba0, L_0000023116a608a0, C4<0>, C4<0>;
L_0000023116a6cbf0 .functor AND 1, L_0000023116a6fba0, L_0000023116a608a0, C4<1>, C4<1>;
L_0000023116a6dc90 .functor OR 1, L_0000023116a6cbf0, L_0000023116a6fc10, C4<0>, C4<0>;
v0000023116a22590_0 .net "a", 0 0, L_0000023116a606c0;  1 drivers
v0000023116a228b0_0 .net "b", 0 0, L_0000023116a60760;  1 drivers
v0000023116a23d50_0 .net "cin", 0 0, L_0000023116a608a0;  1 drivers
v0000023116a22a90_0 .net "cout", 0 0, L_0000023116a6dc90;  1 drivers
v0000023116a22950_0 .net "sum", 0 0, L_0000023116a6d130;  1 drivers
v0000023116a23c10_0 .net "w1", 0 0, L_0000023116a6fba0;  1 drivers
v0000023116a23cb0_0 .net "w2", 0 0, L_0000023116a6fc10;  1 drivers
v0000023116a244d0_0 .net "w3", 0 0, L_0000023116a6cbf0;  1 drivers
S_0000023116a2dea0 .scope generate, "adderStage[9]" "adderStage[9]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990ef0 .param/l "i" 0 4 26, +C4<01001>;
S_0000023116a2e030 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2dea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6c2c0 .functor XOR 1, L_0000023116a60940, L_0000023116a5e1e0, C4<0>, C4<0>;
L_0000023116a6ccd0 .functor AND 1, L_0000023116a60940, L_0000023116a5e1e0, C4<1>, C4<1>;
L_0000023116a6c250 .functor XOR 1, L_0000023116a6c2c0, L_0000023116a5e5a0, C4<0>, C4<0>;
L_0000023116a6cf70 .functor AND 1, L_0000023116a6c2c0, L_0000023116a5e5a0, C4<1>, C4<1>;
L_0000023116a6d7c0 .functor OR 1, L_0000023116a6cf70, L_0000023116a6ccd0, C4<0>, C4<0>;
v0000023116a24570_0 .net "a", 0 0, L_0000023116a60940;  1 drivers
v0000023116a22f90_0 .net "b", 0 0, L_0000023116a5e1e0;  1 drivers
v0000023116a249d0_0 .net "cin", 0 0, L_0000023116a5e5a0;  1 drivers
v0000023116a230d0_0 .net "cout", 0 0, L_0000023116a6d7c0;  1 drivers
v0000023116a24a70_0 .net "sum", 0 0, L_0000023116a6c250;  1 drivers
v0000023116a22db0_0 .net "w1", 0 0, L_0000023116a6c2c0;  1 drivers
v0000023116a24b10_0 .net "w2", 0 0, L_0000023116a6ccd0;  1 drivers
v0000023116a226d0_0 .net "w3", 0 0, L_0000023116a6cf70;  1 drivers
S_0000023116a2c730 .scope generate, "adderStage[10]" "adderStage[10]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990930 .param/l "i" 0 4 26, +C4<01010>;
S_0000023116a2c8c0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a2c730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6d590 .functor XOR 1, L_0000023116a5ea00, L_0000023116a629c0, C4<0>, C4<0>;
L_0000023116a6d050 .functor AND 1, L_0000023116a5ea00, L_0000023116a629c0, C4<1>, C4<1>;
L_0000023116a6dd00 .functor XOR 1, L_0000023116a6d590, L_0000023116a624c0, C4<0>, C4<0>;
L_0000023116a6cc60 .functor AND 1, L_0000023116a6d590, L_0000023116a624c0, C4<1>, C4<1>;
L_0000023116a6cb10 .functor OR 1, L_0000023116a6cc60, L_0000023116a6d050, C4<0>, C4<0>;
v0000023116a229f0_0 .net "a", 0 0, L_0000023116a5ea00;  1 drivers
v0000023116a23490_0 .net "b", 0 0, L_0000023116a629c0;  1 drivers
v0000023116a24bb0_0 .net "cin", 0 0, L_0000023116a624c0;  1 drivers
v0000023116a23530_0 .net "cout", 0 0, L_0000023116a6cb10;  1 drivers
v0000023116a3c570_0 .net "sum", 0 0, L_0000023116a6dd00;  1 drivers
v0000023116a3c1b0_0 .net "w1", 0 0, L_0000023116a6d590;  1 drivers
v0000023116a3cb10_0 .net "w2", 0 0, L_0000023116a6d050;  1 drivers
v0000023116a3c250_0 .net "w3", 0 0, L_0000023116a6cc60;  1 drivers
S_0000023116a3f0c0 .scope generate, "adderStage[11]" "adderStage[11]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990430 .param/l "i" 0 4 26, +C4<01011>;
S_0000023116a3f250 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a3f0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6d0c0 .functor XOR 1, L_0000023116a61e80, L_0000023116a61f20, C4<0>, C4<0>;
L_0000023116a6cd40 .functor AND 1, L_0000023116a61e80, L_0000023116a61f20, C4<1>, C4<1>;
L_0000023116a6d440 .functor XOR 1, L_0000023116a6d0c0, L_0000023116a617a0, C4<0>, C4<0>;
L_0000023116a6d1a0 .functor AND 1, L_0000023116a6d0c0, L_0000023116a617a0, C4<1>, C4<1>;
L_0000023116a6caa0 .functor OR 1, L_0000023116a6d1a0, L_0000023116a6cd40, C4<0>, C4<0>;
v0000023116a3be90_0 .net "a", 0 0, L_0000023116a61e80;  1 drivers
v0000023116a3bf30_0 .net "b", 0 0, L_0000023116a61f20;  1 drivers
v0000023116a3bfd0_0 .net "cin", 0 0, L_0000023116a617a0;  1 drivers
v0000023116a3d650_0 .net "cout", 0 0, L_0000023116a6caa0;  1 drivers
v0000023116a3b670_0 .net "sum", 0 0, L_0000023116a6d440;  1 drivers
v0000023116a3c2f0_0 .net "w1", 0 0, L_0000023116a6d0c0;  1 drivers
v0000023116a3cf70_0 .net "w2", 0 0, L_0000023116a6cd40;  1 drivers
v0000023116a3ce30_0 .net "w3", 0 0, L_0000023116a6d1a0;  1 drivers
S_0000023116a3ec10 .scope generate, "adderStage[12]" "adderStage[12]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990bb0 .param/l "i" 0 4 26, +C4<01100>;
S_0000023116a401f0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a3ec10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6c330 .functor XOR 1, L_0000023116a60d00, L_0000023116a627e0, C4<0>, C4<0>;
L_0000023116a6d280 .functor AND 1, L_0000023116a60d00, L_0000023116a627e0, C4<1>, C4<1>;
L_0000023116a6c3a0 .functor XOR 1, L_0000023116a6c330, L_0000023116a62880, C4<0>, C4<0>;
L_0000023116a6d210 .functor AND 1, L_0000023116a6c330, L_0000023116a62880, C4<1>, C4<1>;
L_0000023116a6cdb0 .functor OR 1, L_0000023116a6d210, L_0000023116a6d280, C4<0>, C4<0>;
v0000023116a3d6f0_0 .net "a", 0 0, L_0000023116a60d00;  1 drivers
v0000023116a3d1f0_0 .net "b", 0 0, L_0000023116a627e0;  1 drivers
v0000023116a3c390_0 .net "cin", 0 0, L_0000023116a62880;  1 drivers
v0000023116a3bcb0_0 .net "cout", 0 0, L_0000023116a6cdb0;  1 drivers
v0000023116a3c070_0 .net "sum", 0 0, L_0000023116a6c3a0;  1 drivers
v0000023116a3c890_0 .net "w1", 0 0, L_0000023116a6c330;  1 drivers
v0000023116a3c110_0 .net "w2", 0 0, L_0000023116a6d280;  1 drivers
v0000023116a3c610_0 .net "w3", 0 0, L_0000023116a6d210;  1 drivers
S_0000023116a3e5d0 .scope generate, "adderStage[13]" "adderStage[13]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169909b0 .param/l "i" 0 4 26, +C4<01101>;
S_0000023116a3fbb0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a3e5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6d360 .functor XOR 1, L_0000023116a61840, L_0000023116a61d40, C4<0>, C4<0>;
L_0000023116a6d750 .functor AND 1, L_0000023116a61840, L_0000023116a61d40, C4<1>, C4<1>;
L_0000023116a6d830 .functor XOR 1, L_0000023116a6d360, L_0000023116a60f80, C4<0>, C4<0>;
L_0000023116a6d600 .functor AND 1, L_0000023116a6d360, L_0000023116a60f80, C4<1>, C4<1>;
L_0000023116a6da60 .functor OR 1, L_0000023116a6d600, L_0000023116a6d750, C4<0>, C4<0>;
v0000023116a3dd30_0 .net "a", 0 0, L_0000023116a61840;  1 drivers
v0000023116a3ca70_0 .net "b", 0 0, L_0000023116a61d40;  1 drivers
v0000023116a3d970_0 .net "cin", 0 0, L_0000023116a60f80;  1 drivers
v0000023116a3bc10_0 .net "cout", 0 0, L_0000023116a6da60;  1 drivers
v0000023116a3c430_0 .net "sum", 0 0, L_0000023116a6d830;  1 drivers
v0000023116a3c930_0 .net "w1", 0 0, L_0000023116a6d360;  1 drivers
v0000023116a3d790_0 .net "w2", 0 0, L_0000023116a6d750;  1 drivers
v0000023116a3bd50_0 .net "w3", 0 0, L_0000023116a6d600;  1 drivers
S_0000023116a3fd40 .scope generate, "adderStage[14]" "adderStage[14]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169904b0 .param/l "i" 0 4 26, +C4<01110>;
S_0000023116a3eda0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a3fd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6c950 .functor XOR 1, L_0000023116a62b00, L_0000023116a62ba0, C4<0>, C4<0>;
L_0000023116a6c720 .functor AND 1, L_0000023116a62b00, L_0000023116a62ba0, C4<1>, C4<1>;
L_0000023116a6c410 .functor XOR 1, L_0000023116a6c950, L_0000023116a61de0, C4<0>, C4<0>;
L_0000023116a6c640 .functor AND 1, L_0000023116a6c950, L_0000023116a61de0, C4<1>, C4<1>;
L_0000023116a6d4b0 .functor OR 1, L_0000023116a6c640, L_0000023116a6c720, C4<0>, C4<0>;
v0000023116a3d0b0_0 .net "a", 0 0, L_0000023116a62b00;  1 drivers
v0000023116a3c750_0 .net "b", 0 0, L_0000023116a62ba0;  1 drivers
v0000023116a3c4d0_0 .net "cin", 0 0, L_0000023116a61de0;  1 drivers
v0000023116a3c6b0_0 .net "cout", 0 0, L_0000023116a6d4b0;  1 drivers
v0000023116a3c9d0_0 .net "sum", 0 0, L_0000023116a6c410;  1 drivers
v0000023116a3dbf0_0 .net "w1", 0 0, L_0000023116a6c950;  1 drivers
v0000023116a3b710_0 .net "w2", 0 0, L_0000023116a6c720;  1 drivers
v0000023116a3d330_0 .net "w3", 0 0, L_0000023116a6c640;  1 drivers
S_0000023116a40380 .scope generate, "adderStage[15]" "adderStage[15]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169906b0 .param/l "i" 0 4 26, +C4<01111>;
S_0000023116a3e760 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a40380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6d3d0 .functor XOR 1, L_0000023116a61fc0, L_0000023116a61a20, C4<0>, C4<0>;
L_0000023116a6c560 .functor AND 1, L_0000023116a61fc0, L_0000023116a61a20, C4<1>, C4<1>;
L_0000023116a6c5d0 .functor XOR 1, L_0000023116a6d3d0, L_0000023116a61480, C4<0>, C4<0>;
L_0000023116a6ce20 .functor AND 1, L_0000023116a6d3d0, L_0000023116a61480, C4<1>, C4<1>;
L_0000023116a6dde0 .functor OR 1, L_0000023116a6ce20, L_0000023116a6c560, C4<0>, C4<0>;
v0000023116a3d830_0 .net "a", 0 0, L_0000023116a61fc0;  1 drivers
v0000023116a3ced0_0 .net "b", 0 0, L_0000023116a61a20;  1 drivers
v0000023116a3d010_0 .net "cin", 0 0, L_0000023116a61480;  1 drivers
v0000023116a3d8d0_0 .net "cout", 0 0, L_0000023116a6dde0;  1 drivers
v0000023116a3dc90_0 .net "sum", 0 0, L_0000023116a6c5d0;  1 drivers
v0000023116a3c7f0_0 .net "w1", 0 0, L_0000023116a6d3d0;  1 drivers
v0000023116a3cbb0_0 .net "w2", 0 0, L_0000023116a6c560;  1 drivers
v0000023116a3cc50_0 .net "w3", 0 0, L_0000023116a6ce20;  1 drivers
S_0000023116a3e8f0 .scope generate, "adderStage[16]" "adderStage[16]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169902b0 .param/l "i" 0 4 26, +C4<010000>;
S_0000023116a3f3e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a3e8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6d2f0 .functor XOR 1, L_0000023116a62240, L_0000023116a60ee0, C4<0>, C4<0>;
L_0000023116a6d520 .functor AND 1, L_0000023116a62240, L_0000023116a60ee0, C4<1>, C4<1>;
L_0000023116a6c480 .functor XOR 1, L_0000023116a6d2f0, L_0000023116a613e0, C4<0>, C4<0>;
L_0000023116a6ce90 .functor AND 1, L_0000023116a6d2f0, L_0000023116a613e0, C4<1>, C4<1>;
L_0000023116a6d670 .functor OR 1, L_0000023116a6ce90, L_0000023116a6d520, C4<0>, C4<0>;
v0000023116a3d3d0_0 .net "a", 0 0, L_0000023116a62240;  1 drivers
v0000023116a3b5d0_0 .net "b", 0 0, L_0000023116a60ee0;  1 drivers
v0000023116a3bad0_0 .net "cin", 0 0, L_0000023116a613e0;  1 drivers
v0000023116a3da10_0 .net "cout", 0 0, L_0000023116a6d670;  1 drivers
v0000023116a3b7b0_0 .net "sum", 0 0, L_0000023116a6c480;  1 drivers
v0000023116a3ccf0_0 .net "w1", 0 0, L_0000023116a6d2f0;  1 drivers
v0000023116a3cd90_0 .net "w2", 0 0, L_0000023116a6d520;  1 drivers
v0000023116a3d150_0 .net "w3", 0 0, L_0000023116a6ce90;  1 drivers
S_0000023116a3ef30 .scope generate, "adderStage[17]" "adderStage[17]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990af0 .param/l "i" 0 4 26, +C4<010001>;
S_0000023116a3fed0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a3ef30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6cf00 .functor XOR 1, L_0000023116a62c40, L_0000023116a622e0, C4<0>, C4<0>;
L_0000023116a6dad0 .functor AND 1, L_0000023116a62c40, L_0000023116a622e0, C4<1>, C4<1>;
L_0000023116a6ca30 .functor XOR 1, L_0000023116a6cf00, L_0000023116a610c0, C4<0>, C4<0>;
L_0000023116a6c4f0 .functor AND 1, L_0000023116a6cf00, L_0000023116a610c0, C4<1>, C4<1>;
L_0000023116a6dd70 .functor OR 1, L_0000023116a6c4f0, L_0000023116a6dad0, C4<0>, C4<0>;
v0000023116a3dab0_0 .net "a", 0 0, L_0000023116a62c40;  1 drivers
v0000023116a3b850_0 .net "b", 0 0, L_0000023116a622e0;  1 drivers
v0000023116a3db50_0 .net "cin", 0 0, L_0000023116a610c0;  1 drivers
v0000023116a3d290_0 .net "cout", 0 0, L_0000023116a6dd70;  1 drivers
v0000023116a3d470_0 .net "sum", 0 0, L_0000023116a6ca30;  1 drivers
v0000023116a3d510_0 .net "w1", 0 0, L_0000023116a6cf00;  1 drivers
v0000023116a3d5b0_0 .net "w2", 0 0, L_0000023116a6dad0;  1 drivers
v0000023116a3ba30_0 .net "w3", 0 0, L_0000023116a6c4f0;  1 drivers
S_0000023116a3f700 .scope generate, "adderStage[18]" "adderStage[18]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990f30 .param/l "i" 0 4 26, +C4<010010>;
S_0000023116a3f570 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a3f700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6c9c0 .functor XOR 1, L_0000023116a621a0, L_0000023116a62060, C4<0>, C4<0>;
L_0000023116a6db40 .functor AND 1, L_0000023116a621a0, L_0000023116a62060, C4<1>, C4<1>;
L_0000023116a6c6b0 .functor XOR 1, L_0000023116a6c9c0, L_0000023116a618e0, C4<0>, C4<0>;
L_0000023116a6d9f0 .functor AND 1, L_0000023116a6c9c0, L_0000023116a618e0, C4<1>, C4<1>;
L_0000023116a6d910 .functor OR 1, L_0000023116a6d9f0, L_0000023116a6db40, C4<0>, C4<0>;
v0000023116a3bdf0_0 .net "a", 0 0, L_0000023116a621a0;  1 drivers
v0000023116a3b8f0_0 .net "b", 0 0, L_0000023116a62060;  1 drivers
v0000023116a3b990_0 .net "cin", 0 0, L_0000023116a618e0;  1 drivers
v0000023116a3bb70_0 .net "cout", 0 0, L_0000023116a6d910;  1 drivers
v0000023116a3df10_0 .net "sum", 0 0, L_0000023116a6c6b0;  1 drivers
v0000023116a3e190_0 .net "w1", 0 0, L_0000023116a6c9c0;  1 drivers
v0000023116a3e230_0 .net "w2", 0 0, L_0000023116a6db40;  1 drivers
v0000023116a3e050_0 .net "w3", 0 0, L_0000023116a6d9f0;  1 drivers
S_0000023116a3f890 .scope generate, "adderStage[19]" "adderStage[19]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990e70 .param/l "i" 0 4 26, +C4<010011>;
S_0000023116a3ea80 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a3f890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6d6e0 .functor XOR 1, L_0000023116a62a60, L_0000023116a60e40, C4<0>, C4<0>;
L_0000023116a6dbb0 .functor AND 1, L_0000023116a62a60, L_0000023116a60e40, C4<1>, C4<1>;
L_0000023116a6d8a0 .functor XOR 1, L_0000023116a6d6e0, L_0000023116a61b60, C4<0>, C4<0>;
L_0000023116a6cb80 .functor AND 1, L_0000023116a6d6e0, L_0000023116a61b60, C4<1>, C4<1>;
L_0000023116a6d980 .functor OR 1, L_0000023116a6cb80, L_0000023116a6dbb0, C4<0>, C4<0>;
v0000023116a3e2d0_0 .net "a", 0 0, L_0000023116a62a60;  1 drivers
v0000023116a3dfb0_0 .net "b", 0 0, L_0000023116a60e40;  1 drivers
v0000023116a3e410_0 .net "cin", 0 0, L_0000023116a61b60;  1 drivers
v0000023116a3e0f0_0 .net "cout", 0 0, L_0000023116a6d980;  1 drivers
v0000023116a3e370_0 .net "sum", 0 0, L_0000023116a6d8a0;  1 drivers
v0000023116a3e4b0_0 .net "w1", 0 0, L_0000023116a6d6e0;  1 drivers
v0000023116a3ddd0_0 .net "w2", 0 0, L_0000023116a6dbb0;  1 drivers
v0000023116a3de70_0 .net "w3", 0 0, L_0000023116a6cb80;  1 drivers
S_0000023116a3fa20 .scope generate, "adderStage[20]" "adderStage[20]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990470 .param/l "i" 0 4 26, +C4<010100>;
S_0000023116a40060 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a3fa20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6c790 .functor XOR 1, L_0000023116a626a0, L_0000023116a62100, C4<0>, C4<0>;
L_0000023116a6c800 .functor AND 1, L_0000023116a626a0, L_0000023116a62100, C4<1>, C4<1>;
L_0000023116a6cfe0 .functor XOR 1, L_0000023116a6c790, L_0000023116a615c0, C4<0>, C4<0>;
L_0000023116a6dc20 .functor AND 1, L_0000023116a6c790, L_0000023116a615c0, C4<1>, C4<1>;
L_0000023116a6c870 .functor OR 1, L_0000023116a6dc20, L_0000023116a6c800, C4<0>, C4<0>;
v0000023116a37610_0 .net "a", 0 0, L_0000023116a626a0;  1 drivers
v0000023116a371b0_0 .net "b", 0 0, L_0000023116a62100;  1 drivers
v0000023116a36710_0 .net "cin", 0 0, L_0000023116a615c0;  1 drivers
v0000023116a388d0_0 .net "cout", 0 0, L_0000023116a6c870;  1 drivers
v0000023116a38830_0 .net "sum", 0 0, L_0000023116a6cfe0;  1 drivers
v0000023116a37e30_0 .net "w1", 0 0, L_0000023116a6c790;  1 drivers
v0000023116a38650_0 .net "w2", 0 0, L_0000023116a6c800;  1 drivers
v0000023116a36670_0 .net "w3", 0 0, L_0000023116a6dc20;  1 drivers
S_0000023116a41ca0 .scope generate, "adderStage[21]" "adderStage[21]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990eb0 .param/l "i" 0 4 26, +C4<010101>;
S_0000023116a41020 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a41ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a6c8e0 .functor XOR 1, L_0000023116a62380, L_0000023116a62f60, C4<0>, C4<0>;
L_0000023116a6e8d0 .functor AND 1, L_0000023116a62380, L_0000023116a62f60, C4<1>, C4<1>;
L_0000023116a7d400 .functor XOR 1, L_0000023116a6c8e0, L_0000023116a62ec0, C4<0>, C4<0>;
L_0000023116a7d240 .functor AND 1, L_0000023116a6c8e0, L_0000023116a62ec0, C4<1>, C4<1>;
L_0000023116a7d630 .functor OR 1, L_0000023116a7d240, L_0000023116a6e8d0, C4<0>, C4<0>;
v0000023116a37b10_0 .net "a", 0 0, L_0000023116a62380;  1 drivers
v0000023116a37750_0 .net "b", 0 0, L_0000023116a62f60;  1 drivers
v0000023116a386f0_0 .net "cin", 0 0, L_0000023116a62ec0;  1 drivers
v0000023116a381f0_0 .net "cout", 0 0, L_0000023116a7d630;  1 drivers
v0000023116a383d0_0 .net "sum", 0 0, L_0000023116a7d400;  1 drivers
v0000023116a38150_0 .net "w1", 0 0, L_0000023116a6c8e0;  1 drivers
v0000023116a38d30_0 .net "w2", 0 0, L_0000023116a6e8d0;  1 drivers
v0000023116a376b0_0 .net "w3", 0 0, L_0000023116a7d240;  1 drivers
S_0000023116a41b10 .scope generate, "adderStage[22]" "adderStage[22]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990ff0 .param/l "i" 0 4 26, +C4<010110>;
S_0000023116a42600 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a41b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7d080 .functor XOR 1, L_0000023116a61020, L_0000023116a60b20, C4<0>, C4<0>;
L_0000023116a7d0f0 .functor AND 1, L_0000023116a61020, L_0000023116a60b20, C4<1>, C4<1>;
L_0000023116a7d470 .functor XOR 1, L_0000023116a7d080, L_0000023116a61160, C4<0>, C4<0>;
L_0000023116a7d2b0 .functor AND 1, L_0000023116a7d080, L_0000023116a61160, C4<1>, C4<1>;
L_0000023116a7d4e0 .functor OR 1, L_0000023116a7d2b0, L_0000023116a7d0f0, C4<0>, C4<0>;
v0000023116a37890_0 .net "a", 0 0, L_0000023116a61020;  1 drivers
v0000023116a37570_0 .net "b", 0 0, L_0000023116a60b20;  1 drivers
v0000023116a365d0_0 .net "cin", 0 0, L_0000023116a61160;  1 drivers
v0000023116a37a70_0 .net "cout", 0 0, L_0000023116a7d4e0;  1 drivers
v0000023116a38790_0 .net "sum", 0 0, L_0000023116a7d470;  1 drivers
v0000023116a367b0_0 .net "w1", 0 0, L_0000023116a7d080;  1 drivers
v0000023116a377f0_0 .net "w2", 0 0, L_0000023116a7d0f0;  1 drivers
v0000023116a38970_0 .net "w3", 0 0, L_0000023116a7d2b0;  1 drivers
S_0000023116a414d0 .scope generate, "adderStage[23]" "adderStage[23]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169901f0 .param/l "i" 0 4 26, +C4<010111>;
S_0000023116a41340 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a414d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7d550 .functor XOR 1, L_0000023116a61200, L_0000023116a61980, C4<0>, C4<0>;
L_0000023116a7d320 .functor AND 1, L_0000023116a61200, L_0000023116a61980, C4<1>, C4<1>;
L_0000023116a7d390 .functor XOR 1, L_0000023116a7d550, L_0000023116a63000, C4<0>, C4<0>;
L_0000023116a7cf30 .functor AND 1, L_0000023116a7d550, L_0000023116a63000, C4<1>, C4<1>;
L_0000023116a7d5c0 .functor OR 1, L_0000023116a7cf30, L_0000023116a7d320, C4<0>, C4<0>;
v0000023116a38a10_0 .net "a", 0 0, L_0000023116a61200;  1 drivers
v0000023116a38ab0_0 .net "b", 0 0, L_0000023116a61980;  1 drivers
v0000023116a372f0_0 .net "cin", 0 0, L_0000023116a63000;  1 drivers
v0000023116a38290_0 .net "cout", 0 0, L_0000023116a7d5c0;  1 drivers
v0000023116a37ed0_0 .net "sum", 0 0, L_0000023116a7d390;  1 drivers
v0000023116a38b50_0 .net "w1", 0 0, L_0000023116a7d550;  1 drivers
v0000023116a37f70_0 .net "w2", 0 0, L_0000023116a7d320;  1 drivers
v0000023116a379d0_0 .net "w3", 0 0, L_0000023116a7cf30;  1 drivers
S_0000023116a41980 .scope generate, "adderStage[24]" "adderStage[24]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991030 .param/l "i" 0 4 26, +C4<011000>;
S_0000023116a41660 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a41980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7d160 .functor XOR 1, L_0000023116a62420, L_0000023116a62ce0, C4<0>, C4<0>;
L_0000023116a7cfa0 .functor AND 1, L_0000023116a62420, L_0000023116a62ce0, C4<1>, C4<1>;
L_0000023116a7d1d0 .functor XOR 1, L_0000023116a7d160, L_0000023116a630a0, C4<0>, C4<0>;
L_0000023116a7d010 .functor AND 1, L_0000023116a7d160, L_0000023116a630a0, C4<1>, C4<1>;
L_0000023116a7ae60 .functor OR 1, L_0000023116a7d010, L_0000023116a7cfa0, C4<0>, C4<0>;
v0000023116a37d90_0 .net "a", 0 0, L_0000023116a62420;  1 drivers
v0000023116a36ad0_0 .net "b", 0 0, L_0000023116a62ce0;  1 drivers
v0000023116a374d0_0 .net "cin", 0 0, L_0000023116a630a0;  1 drivers
v0000023116a37070_0 .net "cout", 0 0, L_0000023116a7ae60;  1 drivers
v0000023116a37930_0 .net "sum", 0 0, L_0000023116a7d1d0;  1 drivers
v0000023116a38330_0 .net "w1", 0 0, L_0000023116a7d160;  1 drivers
v0000023116a36c10_0 .net "w2", 0 0, L_0000023116a7cfa0;  1 drivers
v0000023116a380b0_0 .net "w3", 0 0, L_0000023116a7d010;  1 drivers
S_0000023116a417f0 .scope generate, "adderStage[25]" "adderStage[25]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169904f0 .param/l "i" 0 4 26, +C4<011001>;
S_0000023116a41e30 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a417f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a79a40 .functor XOR 1, L_0000023116a60a80, L_0000023116a62740, C4<0>, C4<0>;
L_0000023116a79ab0 .functor AND 1, L_0000023116a60a80, L_0000023116a62740, C4<1>, C4<1>;
L_0000023116a7a0d0 .functor XOR 1, L_0000023116a79a40, L_0000023116a61ac0, C4<0>, C4<0>;
L_0000023116a7a220 .functor AND 1, L_0000023116a79a40, L_0000023116a61ac0, C4<1>, C4<1>;
L_0000023116a7a5a0 .functor OR 1, L_0000023116a7a220, L_0000023116a79ab0, C4<0>, C4<0>;
v0000023116a37bb0_0 .net "a", 0 0, L_0000023116a60a80;  1 drivers
v0000023116a36fd0_0 .net "b", 0 0, L_0000023116a62740;  1 drivers
v0000023116a37390_0 .net "cin", 0 0, L_0000023116a61ac0;  1 drivers
v0000023116a38010_0 .net "cout", 0 0, L_0000023116a7a5a0;  1 drivers
v0000023116a37c50_0 .net "sum", 0 0, L_0000023116a7a0d0;  1 drivers
v0000023116a38bf0_0 .net "w1", 0 0, L_0000023116a79a40;  1 drivers
v0000023116a37110_0 .net "w2", 0 0, L_0000023116a79ab0;  1 drivers
v0000023116a37250_0 .net "w3", 0 0, L_0000023116a7a220;  1 drivers
S_0000023116a40e90 .scope generate, "adderStage[26]" "adderStage[26]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991070 .param/l "i" 0 4 26, +C4<011010>;
S_0000023116a42470 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a40e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7a530 .functor XOR 1, L_0000023116a62560, L_0000023116a612a0, C4<0>, C4<0>;
L_0000023116a798f0 .functor AND 1, L_0000023116a62560, L_0000023116a612a0, C4<1>, C4<1>;
L_0000023116a7a140 .functor XOR 1, L_0000023116a7a530, L_0000023116a62600, C4<0>, C4<0>;
L_0000023116a7a610 .functor AND 1, L_0000023116a7a530, L_0000023116a62600, C4<1>, C4<1>;
L_0000023116a7a840 .functor OR 1, L_0000023116a7a610, L_0000023116a798f0, C4<0>, C4<0>;
v0000023116a38470_0 .net "a", 0 0, L_0000023116a62560;  1 drivers
v0000023116a38510_0 .net "b", 0 0, L_0000023116a612a0;  1 drivers
v0000023116a37cf0_0 .net "cin", 0 0, L_0000023116a62600;  1 drivers
v0000023116a37430_0 .net "cout", 0 0, L_0000023116a7a840;  1 drivers
v0000023116a385b0_0 .net "sum", 0 0, L_0000023116a7a140;  1 drivers
v0000023116a36cb0_0 .net "w1", 0 0, L_0000023116a7a530;  1 drivers
v0000023116a38c90_0 .net "w2", 0 0, L_0000023116a798f0;  1 drivers
v0000023116a36850_0 .net "w3", 0 0, L_0000023116a7a610;  1 drivers
S_0000023116a40d00 .scope generate, "adderStage[27]" "adderStage[27]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990230 .param/l "i" 0 4 26, +C4<011011>;
S_0000023116a40b70 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a40d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7afb0 .functor XOR 1, L_0000023116a62920, L_0000023116a61c00, C4<0>, C4<0>;
L_0000023116a79f10 .functor AND 1, L_0000023116a62920, L_0000023116a61c00, C4<1>, C4<1>;
L_0000023116a797a0 .functor XOR 1, L_0000023116a7afb0, L_0000023116a62d80, C4<0>, C4<0>;
L_0000023116a7a8b0 .functor AND 1, L_0000023116a7afb0, L_0000023116a62d80, C4<1>, C4<1>;
L_0000023116a7aed0 .functor OR 1, L_0000023116a7a8b0, L_0000023116a79f10, C4<0>, C4<0>;
v0000023116a36d50_0 .net "a", 0 0, L_0000023116a62920;  1 drivers
v0000023116a368f0_0 .net "b", 0 0, L_0000023116a61c00;  1 drivers
v0000023116a36990_0 .net "cin", 0 0, L_0000023116a62d80;  1 drivers
v0000023116a36a30_0 .net "cout", 0 0, L_0000023116a7aed0;  1 drivers
v0000023116a36b70_0 .net "sum", 0 0, L_0000023116a797a0;  1 drivers
v0000023116a36df0_0 .net "w1", 0 0, L_0000023116a7afb0;  1 drivers
v0000023116a36e90_0 .net "w2", 0 0, L_0000023116a79f10;  1 drivers
v0000023116a36f30_0 .net "w3", 0 0, L_0000023116a7a8b0;  1 drivers
S_0000023116a41fc0 .scope generate, "adderStage[28]" "adderStage[28]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169902f0 .param/l "i" 0 4 26, +C4<011100>;
S_0000023116a42150 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a41fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7b020 .functor XOR 1, L_0000023116a60bc0, L_0000023116a61340, C4<0>, C4<0>;
L_0000023116a79960 .functor AND 1, L_0000023116a60bc0, L_0000023116a61340, C4<1>, C4<1>;
L_0000023116a7af40 .functor XOR 1, L_0000023116a7b020, L_0000023116a62e20, C4<0>, C4<0>;
L_0000023116a7a1b0 .functor AND 1, L_0000023116a7b020, L_0000023116a62e20, C4<1>, C4<1>;
L_0000023116a7a7d0 .functor OR 1, L_0000023116a7a1b0, L_0000023116a79960, C4<0>, C4<0>;
v0000023116a3a950_0 .net "a", 0 0, L_0000023116a60bc0;  1 drivers
v0000023116a3a310_0 .net "b", 0 0, L_0000023116a61340;  1 drivers
v0000023116a39b90_0 .net "cin", 0 0, L_0000023116a62e20;  1 drivers
v0000023116a39c30_0 .net "cout", 0 0, L_0000023116a7a7d0;  1 drivers
v0000023116a3b530_0 .net "sum", 0 0, L_0000023116a7af40;  1 drivers
v0000023116a3b350_0 .net "w1", 0 0, L_0000023116a7b020;  1 drivers
v0000023116a39cd0_0 .net "w2", 0 0, L_0000023116a79960;  1 drivers
v0000023116a39e10_0 .net "w3", 0 0, L_0000023116a7a1b0;  1 drivers
S_0000023116a411b0 .scope generate, "adderStage[29]" "adderStage[29]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990330 .param/l "i" 0 4 26, +C4<011101>;
S_0000023116a42790 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a411b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7b090 .functor XOR 1, L_0000023116a61520, L_0000023116a63140, C4<0>, C4<0>;
L_0000023116a7aa00 .functor AND 1, L_0000023116a61520, L_0000023116a63140, C4<1>, C4<1>;
L_0000023116a79f80 .functor XOR 1, L_0000023116a7b090, L_0000023116a609e0, C4<0>, C4<0>;
L_0000023116a7a920 .functor AND 1, L_0000023116a7b090, L_0000023116a609e0, C4<1>, C4<1>;
L_0000023116a7adf0 .functor OR 1, L_0000023116a7a920, L_0000023116a7aa00, C4<0>, C4<0>;
v0000023116a39d70_0 .net "a", 0 0, L_0000023116a61520;  1 drivers
v0000023116a3a090_0 .net "b", 0 0, L_0000023116a63140;  1 drivers
v0000023116a3a1d0_0 .net "cin", 0 0, L_0000023116a609e0;  1 drivers
v0000023116a3a9f0_0 .net "cout", 0 0, L_0000023116a7adf0;  1 drivers
v0000023116a3a630_0 .net "sum", 0 0, L_0000023116a79f80;  1 drivers
v0000023116a39eb0_0 .net "w1", 0 0, L_0000023116a7b090;  1 drivers
v0000023116a39f50_0 .net "w2", 0 0, L_0000023116a7aa00;  1 drivers
v0000023116a392d0_0 .net "w3", 0 0, L_0000023116a7a920;  1 drivers
S_0000023116a422e0 .scope generate, "adderStage[30]" "adderStage[30]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990370 .param/l "i" 0 4 26, +C4<011110>;
S_0000023116a409e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a422e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7b100 .functor XOR 1, L_0000023116a61660, L_0000023116a61ca0, C4<0>, C4<0>;
L_0000023116a79e30 .functor AND 1, L_0000023116a61660, L_0000023116a61ca0, C4<1>, C4<1>;
L_0000023116a79810 .functor XOR 1, L_0000023116a7b100, L_0000023116a60c60, C4<0>, C4<0>;
L_0000023116a7ad10 .functor AND 1, L_0000023116a7b100, L_0000023116a60c60, C4<1>, C4<1>;
L_0000023116a7a370 .functor OR 1, L_0000023116a7ad10, L_0000023116a79e30, C4<0>, C4<0>;
v0000023116a3a6d0_0 .net "a", 0 0, L_0000023116a61660;  1 drivers
v0000023116a3aa90_0 .net "b", 0 0, L_0000023116a61ca0;  1 drivers
v0000023116a3a770_0 .net "cin", 0 0, L_0000023116a60c60;  1 drivers
v0000023116a3adb0_0 .net "cout", 0 0, L_0000023116a7a370;  1 drivers
v0000023116a3a270_0 .net "sum", 0 0, L_0000023116a79810;  1 drivers
v0000023116a3b170_0 .net "w1", 0 0, L_0000023116a7b100;  1 drivers
v0000023116a39ff0_0 .net "w2", 0 0, L_0000023116a79e30;  1 drivers
v0000023116a39410_0 .net "w3", 0 0, L_0000023116a7ad10;  1 drivers
S_0000023116a43fd0 .scope generate, "adderStage[31]" "adderStage[31]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169903b0 .param/l "i" 0 4 26, +C4<011111>;
S_0000023116a431c0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a43fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7b170 .functor XOR 1, L_0000023116a60da0, L_0000023116a61700, C4<0>, C4<0>;
L_0000023116a7a680 .functor AND 1, L_0000023116a60da0, L_0000023116a61700, C4<1>, C4<1>;
L_0000023116a7a4c0 .functor XOR 1, L_0000023116a7b170, L_0000023116a64ae0, C4<0>, C4<0>;
L_0000023116a7ab50 .functor AND 1, L_0000023116a7b170, L_0000023116a64ae0, C4<1>, C4<1>;
L_0000023116a7b1e0 .functor OR 1, L_0000023116a7ab50, L_0000023116a7a680, C4<0>, C4<0>;
v0000023116a3a130_0 .net "a", 0 0, L_0000023116a60da0;  1 drivers
v0000023116a3a3b0_0 .net "b", 0 0, L_0000023116a61700;  1 drivers
v0000023116a3ad10_0 .net "cin", 0 0, L_0000023116a64ae0;  1 drivers
v0000023116a3b030_0 .net "cout", 0 0, L_0000023116a7b1e0;  1 drivers
v0000023116a39690_0 .net "sum", 0 0, L_0000023116a7a4c0;  1 drivers
v0000023116a3ae50_0 .net "w1", 0 0, L_0000023116a7b170;  1 drivers
v0000023116a38e70_0 .net "w2", 0 0, L_0000023116a7a680;  1 drivers
v0000023116a38dd0_0 .net "w3", 0 0, L_0000023116a7ab50;  1 drivers
S_0000023116a43670 .scope generate, "adderStage[32]" "adderStage[32]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169905f0 .param/l "i" 0 4 26, +C4<0100000>;
S_0000023116a42b80 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a43670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7ad80 .functor XOR 1, L_0000023116a636e0, L_0000023116a65760, C4<0>, C4<0>;
L_0000023116a7a6f0 .functor AND 1, L_0000023116a636e0, L_0000023116a65760, C4<1>, C4<1>;
L_0000023116a79880 .functor XOR 1, L_0000023116a7ad80, L_0000023116a63500, C4<0>, C4<0>;
L_0000023116a7aae0 .functor AND 1, L_0000023116a7ad80, L_0000023116a63500, C4<1>, C4<1>;
L_0000023116a799d0 .functor OR 1, L_0000023116a7aae0, L_0000023116a7a6f0, C4<0>, C4<0>;
v0000023116a3b2b0_0 .net "a", 0 0, L_0000023116a636e0;  1 drivers
v0000023116a3a450_0 .net "b", 0 0, L_0000023116a65760;  1 drivers
v0000023116a38f10_0 .net "cin", 0 0, L_0000023116a63500;  1 drivers
v0000023116a39730_0 .net "cout", 0 0, L_0000023116a799d0;  1 drivers
v0000023116a399b0_0 .net "sum", 0 0, L_0000023116a79880;  1 drivers
v0000023116a394b0_0 .net "w1", 0 0, L_0000023116a7ad80;  1 drivers
v0000023116a397d0_0 .net "w2", 0 0, L_0000023116a7a6f0;  1 drivers
v0000023116a3a4f0_0 .net "w3", 0 0, L_0000023116a7aae0;  1 drivers
S_0000023116a43350 .scope generate, "adderStage[33]" "adderStage[33]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990630 .param/l "i" 0 4 26, +C4<0100001>;
S_0000023116a44160 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a43350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7a290 .functor XOR 1, L_0000023116a63aa0, L_0000023116a65080, C4<0>, C4<0>;
L_0000023116a7a760 .functor AND 1, L_0000023116a63aa0, L_0000023116a65080, C4<1>, C4<1>;
L_0000023116a7a300 .functor XOR 1, L_0000023116a7a290, L_0000023116a64e00, C4<0>, C4<0>;
L_0000023116a7a3e0 .functor AND 1, L_0000023116a7a290, L_0000023116a64e00, C4<1>, C4<1>;
L_0000023116a79d50 .functor OR 1, L_0000023116a7a3e0, L_0000023116a7a760, C4<0>, C4<0>;
v0000023116a3ab30_0 .net "a", 0 0, L_0000023116a63aa0;  1 drivers
v0000023116a395f0_0 .net "b", 0 0, L_0000023116a65080;  1 drivers
v0000023116a3a590_0 .net "cin", 0 0, L_0000023116a64e00;  1 drivers
v0000023116a3aef0_0 .net "cout", 0 0, L_0000023116a79d50;  1 drivers
v0000023116a3b210_0 .net "sum", 0 0, L_0000023116a7a300;  1 drivers
v0000023116a39550_0 .net "w1", 0 0, L_0000023116a7a290;  1 drivers
v0000023116a3a810_0 .net "w2", 0 0, L_0000023116a7a760;  1 drivers
v0000023116a3a8b0_0 .net "w3", 0 0, L_0000023116a7a3e0;  1 drivers
S_0000023116a43030 .scope generate, "adderStage[34]" "adderStage[34]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116990670 .param/l "i" 0 4 26, +C4<0100010>;
S_0000023116a434e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a43030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7a990 .functor XOR 1, L_0000023116a64d60, L_0000023116a63e60, C4<0>, C4<0>;
L_0000023116a7a450 .functor AND 1, L_0000023116a64d60, L_0000023116a63e60, C4<1>, C4<1>;
L_0000023116a79b20 .functor XOR 1, L_0000023116a7a990, L_0000023116a64ea0, C4<0>, C4<0>;
L_0000023116a79ff0 .functor AND 1, L_0000023116a7a990, L_0000023116a64ea0, C4<1>, C4<1>;
L_0000023116a7aa70 .functor OR 1, L_0000023116a79ff0, L_0000023116a7a450, C4<0>, C4<0>;
v0000023116a39870_0 .net "a", 0 0, L_0000023116a64d60;  1 drivers
v0000023116a3abd0_0 .net "b", 0 0, L_0000023116a63e60;  1 drivers
v0000023116a3ac70_0 .net "cin", 0 0, L_0000023116a64ea0;  1 drivers
v0000023116a39910_0 .net "cout", 0 0, L_0000023116a7aa70;  1 drivers
v0000023116a3b3f0_0 .net "sum", 0 0, L_0000023116a79b20;  1 drivers
v0000023116a3b490_0 .net "w1", 0 0, L_0000023116a7a990;  1 drivers
v0000023116a3af90_0 .net "w2", 0 0, L_0000023116a7a450;  1 drivers
v0000023116a39a50_0 .net "w3", 0 0, L_0000023116a79ff0;  1 drivers
S_0000023116a442f0 .scope generate, "adderStage[35]" "adderStage[35]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991bb0 .param/l "i" 0 4 26, +C4<0100011>;
S_0000023116a43800 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a442f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a79b90 .functor XOR 1, L_0000023116a64a40, L_0000023116a63dc0, C4<0>, C4<0>;
L_0000023116a7abc0 .functor AND 1, L_0000023116a64a40, L_0000023116a63dc0, C4<1>, C4<1>;
L_0000023116a7ac30 .functor XOR 1, L_0000023116a79b90, L_0000023116a638c0, C4<0>, C4<0>;
L_0000023116a7a060 .functor AND 1, L_0000023116a79b90, L_0000023116a638c0, C4<1>, C4<1>;
L_0000023116a7aca0 .functor OR 1, L_0000023116a7a060, L_0000023116a7abc0, C4<0>, C4<0>;
v0000023116a39af0_0 .net "a", 0 0, L_0000023116a64a40;  1 drivers
v0000023116a39370_0 .net "b", 0 0, L_0000023116a63dc0;  1 drivers
v0000023116a3b0d0_0 .net "cin", 0 0, L_0000023116a638c0;  1 drivers
v0000023116a38fb0_0 .net "cout", 0 0, L_0000023116a7aca0;  1 drivers
v0000023116a39050_0 .net "sum", 0 0, L_0000023116a7ac30;  1 drivers
v0000023116a390f0_0 .net "w1", 0 0, L_0000023116a79b90;  1 drivers
v0000023116a39190_0 .net "w2", 0 0, L_0000023116a7abc0;  1 drivers
v0000023116a39230_0 .net "w3", 0 0, L_0000023116a7a060;  1 drivers
S_0000023116a43990 .scope generate, "adderStage[36]" "adderStage[36]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991df0 .param/l "i" 0 4 26, +C4<0100100>;
S_0000023116a43b20 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a43990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a79c00 .functor XOR 1, L_0000023116a642c0, L_0000023116a64040, C4<0>, C4<0>;
L_0000023116a7b250 .functor AND 1, L_0000023116a642c0, L_0000023116a64040, C4<1>, C4<1>;
L_0000023116a7b2c0 .functor XOR 1, L_0000023116a79c00, L_0000023116a64540, C4<0>, C4<0>;
L_0000023116a79dc0 .functor AND 1, L_0000023116a79c00, L_0000023116a64540, C4<1>, C4<1>;
L_0000023116a79730 .functor OR 1, L_0000023116a79dc0, L_0000023116a7b250, C4<0>, C4<0>;
v000002311695fae0_0 .net "a", 0 0, L_0000023116a642c0;  1 drivers
v000002311695f040_0 .net "b", 0 0, L_0000023116a64040;  1 drivers
v000002311695fc20_0 .net "cin", 0 0, L_0000023116a64540;  1 drivers
v0000023116960f80_0 .net "cout", 0 0, L_0000023116a79730;  1 drivers
v000002311695f680_0 .net "sum", 0 0, L_0000023116a7b2c0;  1 drivers
v000002311695f720_0 .net "w1", 0 0, L_0000023116a79c00;  1 drivers
v0000023116961020_0 .net "w2", 0 0, L_0000023116a7b250;  1 drivers
v000002311695edc0_0 .net "w3", 0 0, L_0000023116a79dc0;  1 drivers
S_0000023116a43cb0 .scope generate, "adderStage[37]" "adderStage[37]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991cb0 .param/l "i" 0 4 26, +C4<0100101>;
S_0000023116a43e40 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a43cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a79c70 .functor XOR 1, L_0000023116a65800, L_0000023116a65620, C4<0>, C4<0>;
L_0000023116a79ce0 .functor AND 1, L_0000023116a65800, L_0000023116a65620, C4<1>, C4<1>;
L_0000023116a79ea0 .functor XOR 1, L_0000023116a79c70, L_0000023116a64f40, C4<0>, C4<0>;
L_0000023116a7b950 .functor AND 1, L_0000023116a79c70, L_0000023116a64f40, C4<1>, C4<1>;
L_0000023116a7b800 .functor OR 1, L_0000023116a7b950, L_0000023116a79ce0, C4<0>, C4<0>;
v0000023116960a80_0 .net "a", 0 0, L_0000023116a65800;  1 drivers
v000002311695f5e0_0 .net "b", 0 0, L_0000023116a65620;  1 drivers
v000002311695f180_0 .net "cin", 0 0, L_0000023116a64f40;  1 drivers
v000002311695fd60_0 .net "cout", 0 0, L_0000023116a7b800;  1 drivers
v000002311695fcc0_0 .net "sum", 0 0, L_0000023116a79ea0;  1 drivers
v00000231169604e0_0 .net "w1", 0 0, L_0000023116a79c70;  1 drivers
v0000023116960120_0 .net "w2", 0 0, L_0000023116a79ce0;  1 drivers
v000002311695f2c0_0 .net "w3", 0 0, L_0000023116a7b950;  1 drivers
S_0000023116a44480 .scope generate, "adderStage[38]" "adderStage[38]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991e30 .param/l "i" 0 4 26, +C4<0100110>;
S_0000023116a44610 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a44480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7b3a0 .functor XOR 1, L_0000023116a64b80, L_0000023116a63fa0, C4<0>, C4<0>;
L_0000023116a7c4b0 .functor AND 1, L_0000023116a64b80, L_0000023116a63fa0, C4<1>, C4<1>;
L_0000023116a7c520 .functor XOR 1, L_0000023116a7b3a0, L_0000023116a64c20, C4<0>, C4<0>;
L_0000023116a7be90 .functor AND 1, L_0000023116a7b3a0, L_0000023116a64c20, C4<1>, C4<1>;
L_0000023116a7be20 .functor OR 1, L_0000023116a7be90, L_0000023116a7c4b0, C4<0>, C4<0>;
v000002311695f7c0_0 .net "a", 0 0, L_0000023116a64b80;  1 drivers
v000002311695f0e0_0 .net "b", 0 0, L_0000023116a63fa0;  1 drivers
v0000023116960440_0 .net "cin", 0 0, L_0000023116a64c20;  1 drivers
v000002311695ed20_0 .net "cout", 0 0, L_0000023116a7be20;  1 drivers
v00000231169601c0_0 .net "sum", 0 0, L_0000023116a7c520;  1 drivers
v00000231169608a0_0 .net "w1", 0 0, L_0000023116a7b3a0;  1 drivers
v000002311695fe00_0 .net "w2", 0 0, L_0000023116a7c4b0;  1 drivers
v0000023116960260_0 .net "w3", 0 0, L_0000023116a7be90;  1 drivers
S_0000023116a447a0 .scope generate, "adderStage[39]" "adderStage[39]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991370 .param/l "i" 0 4 26, +C4<0100111>;
S_0000023116a429f0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a447a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7cad0 .functor XOR 1, L_0000023116a63280, L_0000023116a64360, C4<0>, C4<0>;
L_0000023116a7bd40 .functor AND 1, L_0000023116a63280, L_0000023116a64360, C4<1>, C4<1>;
L_0000023116a7c280 .functor XOR 1, L_0000023116a7cad0, L_0000023116a631e0, C4<0>, C4<0>;
L_0000023116a7b9c0 .functor AND 1, L_0000023116a7cad0, L_0000023116a631e0, C4<1>, C4<1>;
L_0000023116a7c360 .functor OR 1, L_0000023116a7b9c0, L_0000023116a7bd40, C4<0>, C4<0>;
v0000023116960300_0 .net "a", 0 0, L_0000023116a63280;  1 drivers
v000002311695ee60_0 .net "b", 0 0, L_0000023116a64360;  1 drivers
v000002311695f860_0 .net "cin", 0 0, L_0000023116a631e0;  1 drivers
v000002311695f900_0 .net "cout", 0 0, L_0000023116a7c360;  1 drivers
v000002311695f220_0 .net "sum", 0 0, L_0000023116a7c280;  1 drivers
v000002311695f360_0 .net "w1", 0 0, L_0000023116a7cad0;  1 drivers
v000002311695ffe0_0 .net "w2", 0 0, L_0000023116a7bd40;  1 drivers
v00000231169603a0_0 .net "w3", 0 0, L_0000023116a7b9c0;  1 drivers
S_0000023116a42d10 .scope generate, "adderStage[40]" "adderStage[40]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991230 .param/l "i" 0 4 26, +C4<0101000>;
S_0000023116a42ea0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a42d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7bb80 .functor XOR 1, L_0000023116a64fe0, L_0000023116a63f00, C4<0>, C4<0>;
L_0000023116a7c590 .functor AND 1, L_0000023116a64fe0, L_0000023116a63f00, C4<1>, C4<1>;
L_0000023116a7b640 .functor XOR 1, L_0000023116a7bb80, L_0000023116a645e0, C4<0>, C4<0>;
L_0000023116a7cd70 .functor AND 1, L_0000023116a7bb80, L_0000023116a645e0, C4<1>, C4<1>;
L_0000023116a7c830 .functor OR 1, L_0000023116a7cd70, L_0000023116a7c590, C4<0>, C4<0>;
v000002311695f400_0 .net "a", 0 0, L_0000023116a64fe0;  1 drivers
v000002311695e8c0_0 .net "b", 0 0, L_0000023116a63f00;  1 drivers
v0000023116960da0_0 .net "cin", 0 0, L_0000023116a645e0;  1 drivers
v000002311695fea0_0 .net "cout", 0 0, L_0000023116a7c830;  1 drivers
v0000023116960580_0 .net "sum", 0 0, L_0000023116a7b640;  1 drivers
v000002311695f9a0_0 .net "w1", 0 0, L_0000023116a7bb80;  1 drivers
v000002311695f4a0_0 .net "w2", 0 0, L_0000023116a7c590;  1 drivers
v000002311695ea00_0 .net "w3", 0 0, L_0000023116a7cd70;  1 drivers
S_0000023116a45a20 .scope generate, "adderStage[41]" "adderStage[41]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169919f0 .param/l "i" 0 4 26, +C4<0101001>;
S_0000023116a47640 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a45a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7c670 .functor XOR 1, L_0000023116a63b40, L_0000023116a64680, C4<0>, C4<0>;
L_0000023116a7bfe0 .functor AND 1, L_0000023116a63b40, L_0000023116a64680, C4<1>, C4<1>;
L_0000023116a7c2f0 .functor XOR 1, L_0000023116a7c670, L_0000023116a65260, C4<0>, C4<0>;
L_0000023116a7b410 .functor AND 1, L_0000023116a7c670, L_0000023116a65260, C4<1>, C4<1>;
L_0000023116a7c6e0 .functor OR 1, L_0000023116a7b410, L_0000023116a7bfe0, C4<0>, C4<0>;
v000002311695ef00_0 .net "a", 0 0, L_0000023116a63b40;  1 drivers
v0000023116960940_0 .net "b", 0 0, L_0000023116a64680;  1 drivers
v000002311695efa0_0 .net "cin", 0 0, L_0000023116a65260;  1 drivers
v000002311695ff40_0 .net "cout", 0 0, L_0000023116a7c6e0;  1 drivers
v000002311695fa40_0 .net "sum", 0 0, L_0000023116a7c2f0;  1 drivers
v000002311695eaa0_0 .net "w1", 0 0, L_0000023116a7c670;  1 drivers
v0000023116960620_0 .net "w2", 0 0, L_0000023116a7bfe0;  1 drivers
v000002311695f540_0 .net "w3", 0 0, L_0000023116a7b410;  1 drivers
S_0000023116a47fa0 .scope generate, "adderStage[42]" "adderStage[42]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991670 .param/l "i" 0 4 26, +C4<0101010>;
S_0000023116a46ce0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a47fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7bf70 .functor XOR 1, L_0000023116a640e0, L_0000023116a65580, C4<0>, C4<0>;
L_0000023116a7cec0 .functor AND 1, L_0000023116a640e0, L_0000023116a65580, C4<1>, C4<1>;
L_0000023116a7c0c0 .functor XOR 1, L_0000023116a7bf70, L_0000023116a65440, C4<0>, C4<0>;
L_0000023116a7bf00 .functor AND 1, L_0000023116a7bf70, L_0000023116a65440, C4<1>, C4<1>;
L_0000023116a7c7c0 .functor OR 1, L_0000023116a7bf00, L_0000023116a7cec0, C4<0>, C4<0>;
v0000023116960080_0 .net "a", 0 0, L_0000023116a640e0;  1 drivers
v00000231169606c0_0 .net "b", 0 0, L_0000023116a65580;  1 drivers
v0000023116960e40_0 .net "cin", 0 0, L_0000023116a65440;  1 drivers
v000002311695eb40_0 .net "cout", 0 0, L_0000023116a7c7c0;  1 drivers
v000002311695fb80_0 .net "sum", 0 0, L_0000023116a7c0c0;  1 drivers
v0000023116960760_0 .net "w1", 0 0, L_0000023116a7bf70;  1 drivers
v0000023116960800_0 .net "w2", 0 0, L_0000023116a7cec0;  1 drivers
v00000231169609e0_0 .net "w3", 0 0, L_0000023116a7bf00;  1 drivers
S_0000023116a453e0 .scope generate, "adderStage[43]" "adderStage[43]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991730 .param/l "i" 0 4 26, +C4<0101011>;
S_0000023116a46b50 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a453e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7b720 .functor XOR 1, L_0000023116a64720, L_0000023116a658a0, C4<0>, C4<0>;
L_0000023116a7b480 .functor AND 1, L_0000023116a64720, L_0000023116a658a0, C4<1>, C4<1>;
L_0000023116a7ca60 .functor XOR 1, L_0000023116a7b720, L_0000023116a64400, C4<0>, C4<0>;
L_0000023116a7cbb0 .functor AND 1, L_0000023116a7b720, L_0000023116a64400, C4<1>, C4<1>;
L_0000023116a7c600 .functor OR 1, L_0000023116a7cbb0, L_0000023116a7b480, C4<0>, C4<0>;
v0000023116960b20_0 .net "a", 0 0, L_0000023116a64720;  1 drivers
v0000023116960bc0_0 .net "b", 0 0, L_0000023116a658a0;  1 drivers
v0000023116960c60_0 .net "cin", 0 0, L_0000023116a64400;  1 drivers
v0000023116960d00_0 .net "cout", 0 0, L_0000023116a7c600;  1 drivers
v0000023116960ee0_0 .net "sum", 0 0, L_0000023116a7ca60;  1 drivers
v000002311695e960_0 .net "w1", 0 0, L_0000023116a7b720;  1 drivers
v000002311695ebe0_0 .net "w2", 0 0, L_0000023116a7b480;  1 drivers
v000002311695ec80_0 .net "w3", 0 0, L_0000023116a7cbb0;  1 drivers
S_0000023116a45bb0 .scope generate, "adderStage[44]" "adderStage[44]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169916b0 .param/l "i" 0 4 26, +C4<0101100>;
S_0000023116a482c0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a45bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7bcd0 .functor XOR 1, L_0000023116a63320, L_0000023116a64180, C4<0>, C4<0>;
L_0000023116a7c050 .functor AND 1, L_0000023116a63320, L_0000023116a64180, C4<1>, C4<1>;
L_0000023116a7c130 .functor XOR 1, L_0000023116a7bcd0, L_0000023116a63640, C4<0>, C4<0>;
L_0000023116a7c8a0 .functor AND 1, L_0000023116a7bcd0, L_0000023116a63640, C4<1>, C4<1>;
L_0000023116a7bdb0 .functor OR 1, L_0000023116a7c8a0, L_0000023116a7c050, C4<0>, C4<0>;
v0000023116962240_0 .net "a", 0 0, L_0000023116a63320;  1 drivers
v0000023116961ca0_0 .net "b", 0 0, L_0000023116a64180;  1 drivers
v0000023116962ce0_0 .net "cin", 0 0, L_0000023116a63640;  1 drivers
v0000023116961f20_0 .net "cout", 0 0, L_0000023116a7bdb0;  1 drivers
v0000023116961840_0 .net "sum", 0 0, L_0000023116a7c130;  1 drivers
v0000023116962c40_0 .net "w1", 0 0, L_0000023116a7bcd0;  1 drivers
v0000023116962d80_0 .net "w2", 0 0, L_0000023116a7c050;  1 drivers
v0000023116963280_0 .net "w3", 0 0, L_0000023116a7c8a0;  1 drivers
S_0000023116a47320 .scope generate, "adderStage[45]" "adderStage[45]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991770 .param/l "i" 0 4 26, +C4<0101101>;
S_0000023116a450c0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a47320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7c1a0 .functor XOR 1, L_0000023116a633c0, L_0000023116a65120, C4<0>, C4<0>;
L_0000023116a7c210 .functor AND 1, L_0000023116a633c0, L_0000023116a65120, C4<1>, C4<1>;
L_0000023116a7b6b0 .functor XOR 1, L_0000023116a7c1a0, L_0000023116a64220, C4<0>, C4<0>;
L_0000023116a7b790 .functor AND 1, L_0000023116a7c1a0, L_0000023116a64220, C4<1>, C4<1>;
L_0000023116a7c3d0 .functor OR 1, L_0000023116a7b790, L_0000023116a7c210, C4<0>, C4<0>;
v0000023116963820_0 .net "a", 0 0, L_0000023116a633c0;  1 drivers
v0000023116962060_0 .net "b", 0 0, L_0000023116a65120;  1 drivers
v0000023116963140_0 .net "cin", 0 0, L_0000023116a64220;  1 drivers
v0000023116961d40_0 .net "cout", 0 0, L_0000023116a7c3d0;  1 drivers
v00000231169615c0_0 .net "sum", 0 0, L_0000023116a7b6b0;  1 drivers
v0000023116961e80_0 .net "w1", 0 0, L_0000023116a7c1a0;  1 drivers
v0000023116962600_0 .net "w2", 0 0, L_0000023116a7c210;  1 drivers
v0000023116961200_0 .net "w3", 0 0, L_0000023116a7b790;  1 drivers
S_0000023116a47190 .scope generate, "adderStage[46]" "adderStage[46]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169914b0 .param/l "i" 0 4 26, +C4<0101110>;
S_0000023116a45d40 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a47190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7c440 .functor XOR 1, L_0000023116a651c0, L_0000023116a63780, C4<0>, C4<0>;
L_0000023116a7b4f0 .functor AND 1, L_0000023116a651c0, L_0000023116a63780, C4<1>, C4<1>;
L_0000023116a7c750 .functor XOR 1, L_0000023116a7c440, L_0000023116a64cc0, C4<0>, C4<0>;
L_0000023116a7c910 .functor AND 1, L_0000023116a7c440, L_0000023116a64cc0, C4<1>, C4<1>;
L_0000023116a7c980 .functor OR 1, L_0000023116a7c910, L_0000023116a7b4f0, C4<0>, C4<0>;
v0000023116962e20_0 .net "a", 0 0, L_0000023116a651c0;  1 drivers
v0000023116961fc0_0 .net "b", 0 0, L_0000023116a63780;  1 drivers
v0000023116962380_0 .net "cin", 0 0, L_0000023116a64cc0;  1 drivers
v0000023116961340_0 .net "cout", 0 0, L_0000023116a7c980;  1 drivers
v00000231169610c0_0 .net "sum", 0 0, L_0000023116a7c750;  1 drivers
v00000231169635a0_0 .net "w1", 0 0, L_0000023116a7c440;  1 drivers
v00000231169622e0_0 .net "w2", 0 0, L_0000023116a7b4f0;  1 drivers
v0000023116962ec0_0 .net "w3", 0 0, L_0000023116a7c910;  1 drivers
S_0000023116a46e70 .scope generate, "adderStage[47]" "adderStage[47]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116992070 .param/l "i" 0 4 26, +C4<0101111>;
S_0000023116a469c0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a46e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7cc20 .functor XOR 1, L_0000023116a647c0, L_0000023116a644a0, C4<0>, C4<0>;
L_0000023116a7bb10 .functor AND 1, L_0000023116a647c0, L_0000023116a644a0, C4<1>, C4<1>;
L_0000023116a7b560 .functor XOR 1, L_0000023116a7cc20, L_0000023116a65300, C4<0>, C4<0>;
L_0000023116a7c9f0 .functor AND 1, L_0000023116a7cc20, L_0000023116a65300, C4<1>, C4<1>;
L_0000023116a7cb40 .functor OR 1, L_0000023116a7c9f0, L_0000023116a7bb10, C4<0>, C4<0>;
v0000023116962740_0 .net "a", 0 0, L_0000023116a647c0;  1 drivers
v0000023116961de0_0 .net "b", 0 0, L_0000023116a644a0;  1 drivers
v0000023116963460_0 .net "cin", 0 0, L_0000023116a65300;  1 drivers
v0000023116961700_0 .net "cout", 0 0, L_0000023116a7cb40;  1 drivers
v0000023116962100_0 .net "sum", 0 0, L_0000023116a7b560;  1 drivers
v0000023116962420_0 .net "w1", 0 0, L_0000023116a7cc20;  1 drivers
v0000023116961ac0_0 .net "w2", 0 0, L_0000023116a7bb10;  1 drivers
v00000231169624c0_0 .net "w3", 0 0, L_0000023116a7c9f0;  1 drivers
S_0000023116a477d0 .scope generate, "adderStage[48]" "adderStage[48]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169916f0 .param/l "i" 0 4 26, +C4<0110000>;
S_0000023116a48130 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a477d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7cc90 .functor XOR 1, L_0000023116a63460, L_0000023116a63be0, C4<0>, C4<0>;
L_0000023116a7b5d0 .functor AND 1, L_0000023116a63460, L_0000023116a63be0, C4<1>, C4<1>;
L_0000023116a7cd00 .functor XOR 1, L_0000023116a7cc90, L_0000023116a653a0, C4<0>, C4<0>;
L_0000023116a7cde0 .functor AND 1, L_0000023116a7cc90, L_0000023116a653a0, C4<1>, C4<1>;
L_0000023116a7ce50 .functor OR 1, L_0000023116a7cde0, L_0000023116a7b5d0, C4<0>, C4<0>;
v00000231169621a0_0 .net "a", 0 0, L_0000023116a63460;  1 drivers
v0000023116962f60_0 .net "b", 0 0, L_0000023116a63be0;  1 drivers
v00000231169630a0_0 .net "cin", 0 0, L_0000023116a653a0;  1 drivers
v0000023116962560_0 .net "cout", 0 0, L_0000023116a7ce50;  1 drivers
v0000023116961980_0 .net "sum", 0 0, L_0000023116a7cd00;  1 drivers
v00000231169633c0_0 .net "w1", 0 0, L_0000023116a7cc90;  1 drivers
v0000023116961520_0 .net "w2", 0 0, L_0000023116a7b5d0;  1 drivers
v00000231169612a0_0 .net "w3", 0 0, L_0000023116a7cde0;  1 drivers
S_0000023116a48770 .scope generate, "adderStage[49]" "adderStage[49]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991270 .param/l "i" 0 4 26, +C4<0110001>;
S_0000023116a48900 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a48770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7b330 .functor XOR 1, L_0000023116a654e0, L_0000023116a65940, C4<0>, C4<0>;
L_0000023116a7b870 .functor AND 1, L_0000023116a654e0, L_0000023116a65940, C4<1>, C4<1>;
L_0000023116a7bbf0 .functor XOR 1, L_0000023116a7b330, L_0000023116a656c0, C4<0>, C4<0>;
L_0000023116a7b8e0 .functor AND 1, L_0000023116a7b330, L_0000023116a656c0, C4<1>, C4<1>;
L_0000023116a7ba30 .functor OR 1, L_0000023116a7b8e0, L_0000023116a7b870, C4<0>, C4<0>;
v00000231169626a0_0 .net "a", 0 0, L_0000023116a654e0;  1 drivers
v0000023116961b60_0 .net "b", 0 0, L_0000023116a65940;  1 drivers
v00000231169627e0_0 .net "cin", 0 0, L_0000023116a656c0;  1 drivers
v00000231169618e0_0 .net "cout", 0 0, L_0000023116a7ba30;  1 drivers
v0000023116963780_0 .net "sum", 0 0, L_0000023116a7bbf0;  1 drivers
v0000023116961660_0 .net "w1", 0 0, L_0000023116a7b330;  1 drivers
v0000023116963320_0 .net "w2", 0 0, L_0000023116a7b870;  1 drivers
v0000023116962880_0 .net "w3", 0 0, L_0000023116a7b8e0;  1 drivers
S_0000023116a47000 .scope generate, "adderStage[50]" "adderStage[50]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169914f0 .param/l "i" 0 4 26, +C4<0110010>;
S_0000023116a474b0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a47000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7baa0 .functor XOR 1, L_0000023116a635a0, L_0000023116a63820, C4<0>, C4<0>;
L_0000023116a7bc60 .functor AND 1, L_0000023116a635a0, L_0000023116a63820, C4<1>, C4<1>;
L_0000023116a7fbf0 .functor XOR 1, L_0000023116a7baa0, L_0000023116a63960, C4<0>, C4<0>;
L_0000023116a7e990 .functor AND 1, L_0000023116a7baa0, L_0000023116a63960, C4<1>, C4<1>;
L_0000023116a7f330 .functor OR 1, L_0000023116a7e990, L_0000023116a7bc60, C4<0>, C4<0>;
v0000023116962920_0 .net "a", 0 0, L_0000023116a635a0;  1 drivers
v00000231169629c0_0 .net "b", 0 0, L_0000023116a63820;  1 drivers
v0000023116961160_0 .net "cin", 0 0, L_0000023116a63960;  1 drivers
v0000023116962a60_0 .net "cout", 0 0, L_0000023116a7f330;  1 drivers
v00000231169613e0_0 .net "sum", 0 0, L_0000023116a7fbf0;  1 drivers
v0000023116963500_0 .net "w1", 0 0, L_0000023116a7baa0;  1 drivers
v0000023116961480_0 .net "w2", 0 0, L_0000023116a7bc60;  1 drivers
v0000023116962b00_0 .net "w3", 0 0, L_0000023116a7e990;  1 drivers
S_0000023116a45250 .scope generate, "adderStage[51]" "adderStage[51]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169913f0 .param/l "i" 0 4 26, +C4<0110011>;
S_0000023116a47960 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a45250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7f950 .functor XOR 1, L_0000023116a64860, L_0000023116a63a00, C4<0>, C4<0>;
L_0000023116a7f560 .functor AND 1, L_0000023116a64860, L_0000023116a63a00, C4<1>, C4<1>;
L_0000023116a7efb0 .functor XOR 1, L_0000023116a7f950, L_0000023116a63c80, C4<0>, C4<0>;
L_0000023116a7e7d0 .functor AND 1, L_0000023116a7f950, L_0000023116a63c80, C4<1>, C4<1>;
L_0000023116a7f100 .functor OR 1, L_0000023116a7e7d0, L_0000023116a7f560, C4<0>, C4<0>;
v0000023116962ba0_0 .net "a", 0 0, L_0000023116a64860;  1 drivers
v0000023116963000_0 .net "b", 0 0, L_0000023116a63a00;  1 drivers
v00000231169617a0_0 .net "cin", 0 0, L_0000023116a63c80;  1 drivers
v0000023116961a20_0 .net "cout", 0 0, L_0000023116a7f100;  1 drivers
v00000231169631e0_0 .net "sum", 0 0, L_0000023116a7efb0;  1 drivers
v0000023116963640_0 .net "w1", 0 0, L_0000023116a7f950;  1 drivers
v00000231169636e0_0 .net "w2", 0 0, L_0000023116a7f560;  1 drivers
v0000023116961c00_0 .net "w3", 0 0, L_0000023116a7e7d0;  1 drivers
S_0000023116a46060 .scope generate, "adderStage[52]" "adderStage[52]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991d70 .param/l "i" 0 4 26, +C4<0110100>;
S_0000023116a47af0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a46060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7e450 .functor XOR 1, L_0000023116a63d20, L_0000023116a64900, C4<0>, C4<0>;
L_0000023116a7ed80 .functor AND 1, L_0000023116a63d20, L_0000023116a64900, C4<1>, C4<1>;
L_0000023116a7faa0 .functor XOR 1, L_0000023116a7e450, L_0000023116a649a0, C4<0>, C4<0>;
L_0000023116a7f720 .functor AND 1, L_0000023116a7e450, L_0000023116a649a0, C4<1>, C4<1>;
L_0000023116a7fb10 .functor OR 1, L_0000023116a7f720, L_0000023116a7ed80, C4<0>, C4<0>;
v0000023116964180_0 .net "a", 0 0, L_0000023116a63d20;  1 drivers
v00000231169638c0_0 .net "b", 0 0, L_0000023116a64900;  1 drivers
v0000023116965260_0 .net "cin", 0 0, L_0000023116a649a0;  1 drivers
v0000023116965440_0 .net "cout", 0 0, L_0000023116a7fb10;  1 drivers
v00000231169649a0_0 .net "sum", 0 0, L_0000023116a7faa0;  1 drivers
v0000023116965bc0_0 .net "w1", 0 0, L_0000023116a7e450;  1 drivers
v00000231169640e0_0 .net "w2", 0 0, L_0000023116a7ed80;  1 drivers
v0000023116963b40_0 .net "w3", 0 0, L_0000023116a7f720;  1 drivers
S_0000023116a47c80 .scope generate, "adderStage[53]" "adderStage[53]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991170 .param/l "i" 0 4 26, +C4<0110101>;
S_0000023116a47e10 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a47c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7f020 .functor XOR 1, L_0000023116a66020, L_0000023116a665c0, C4<0>, C4<0>;
L_0000023116a7f170 .functor AND 1, L_0000023116a66020, L_0000023116a665c0, C4<1>, C4<1>;
L_0000023116a7e4c0 .functor XOR 1, L_0000023116a7f020, L_0000023116a65d00, C4<0>, C4<0>;
L_0000023116a7e6f0 .functor AND 1, L_0000023116a7f020, L_0000023116a65d00, C4<1>, C4<1>;
L_0000023116a7eed0 .functor OR 1, L_0000023116a7e6f0, L_0000023116a7f170, C4<0>, C4<0>;
v0000023116966020_0 .net "a", 0 0, L_0000023116a66020;  1 drivers
v0000023116964ae0_0 .net "b", 0 0, L_0000023116a665c0;  1 drivers
v0000023116964360_0 .net "cin", 0 0, L_0000023116a65d00;  1 drivers
v0000023116965580_0 .net "cout", 0 0, L_0000023116a7eed0;  1 drivers
v00000231169644a0_0 .net "sum", 0 0, L_0000023116a7e4c0;  1 drivers
v00000231169642c0_0 .net "w1", 0 0, L_0000023116a7f020;  1 drivers
v0000023116963a00_0 .net "w2", 0 0, L_0000023116a7f170;  1 drivers
v0000023116965620_0 .net "w3", 0 0, L_0000023116a7e6f0;  1 drivers
S_0000023116a461f0 .scope generate, "adderStage[54]" "adderStage[54]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991930 .param/l "i" 0 4 26, +C4<0110110>;
S_0000023116a48450 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a461f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7f8e0 .functor XOR 1, L_0000023116a67240, L_0000023116a674c0, C4<0>, C4<0>;
L_0000023116a7f5d0 .functor AND 1, L_0000023116a67240, L_0000023116a674c0, C4<1>, C4<1>;
L_0000023116a7f480 .functor XOR 1, L_0000023116a7f8e0, L_0000023116a67a60, C4<0>, C4<0>;
L_0000023116a7ed10 .functor AND 1, L_0000023116a7f8e0, L_0000023116a67a60, C4<1>, C4<1>;
L_0000023116a7f9c0 .functor OR 1, L_0000023116a7ed10, L_0000023116a7f5d0, C4<0>, C4<0>;
v0000023116964ea0_0 .net "a", 0 0, L_0000023116a67240;  1 drivers
v0000023116963dc0_0 .net "b", 0 0, L_0000023116a674c0;  1 drivers
v0000023116964860_0 .net "cin", 0 0, L_0000023116a67a60;  1 drivers
v0000023116965940_0 .net "cout", 0 0, L_0000023116a7f9c0;  1 drivers
v0000023116964400_0 .net "sum", 0 0, L_0000023116a7f480;  1 drivers
v0000023116965ee0_0 .net "w1", 0 0, L_0000023116a7f8e0;  1 drivers
v00000231169654e0_0 .net "w2", 0 0, L_0000023116a7f5d0;  1 drivers
v0000023116964680_0 .net "w3", 0 0, L_0000023116a7ed10;  1 drivers
S_0000023116a485e0 .scope generate, "adderStage[55]" "adderStage[55]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991b30 .param/l "i" 0 4 26, +C4<0110111>;
S_0000023116a44c10 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a485e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7ea00 .functor XOR 1, L_0000023116a68140, L_0000023116a663e0, C4<0>, C4<0>;
L_0000023116a7f640 .functor AND 1, L_0000023116a68140, L_0000023116a663e0, C4<1>, C4<1>;
L_0000023116a7edf0 .functor XOR 1, L_0000023116a7ea00, L_0000023116a66a20, C4<0>, C4<0>;
L_0000023116a7e5a0 .functor AND 1, L_0000023116a7ea00, L_0000023116a66a20, C4<1>, C4<1>;
L_0000023116a7fd40 .functor OR 1, L_0000023116a7e5a0, L_0000023116a7f640, C4<0>, C4<0>;
v0000023116965b20_0 .net "a", 0 0, L_0000023116a68140;  1 drivers
v0000023116963f00_0 .net "b", 0 0, L_0000023116a663e0;  1 drivers
v0000023116964720_0 .net "cin", 0 0, L_0000023116a66a20;  1 drivers
v0000023116963e60_0 .net "cout", 0 0, L_0000023116a7fd40;  1 drivers
v0000023116964a40_0 .net "sum", 0 0, L_0000023116a7edf0;  1 drivers
v0000023116964f40_0 .net "w1", 0 0, L_0000023116a7ea00;  1 drivers
v00000231169659e0_0 .net "w2", 0 0, L_0000023116a7f640;  1 drivers
v0000023116965120_0 .net "w3", 0 0, L_0000023116a7e5a0;  1 drivers
S_0000023116a44da0 .scope generate, "adderStage[56]" "adderStage[56]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991530 .param/l "i" 0 4 26, +C4<0111000>;
S_0000023116a44f30 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a44da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7fa30 .functor XOR 1, L_0000023116a67ec0, L_0000023116a66de0, C4<0>, C4<0>;
L_0000023116a7ea70 .functor AND 1, L_0000023116a67ec0, L_0000023116a66de0, C4<1>, C4<1>;
L_0000023116a7fb80 .functor XOR 1, L_0000023116a7fa30, L_0000023116a67380, C4<0>, C4<0>;
L_0000023116a7ee60 .functor AND 1, L_0000023116a7fa30, L_0000023116a67380, C4<1>, C4<1>;
L_0000023116a7e680 .functor OR 1, L_0000023116a7ee60, L_0000023116a7ea70, C4<0>, C4<0>;
v0000023116965a80_0 .net "a", 0 0, L_0000023116a67ec0;  1 drivers
v0000023116964b80_0 .net "b", 0 0, L_0000023116a66de0;  1 drivers
v00000231169656c0_0 .net "cin", 0 0, L_0000023116a67380;  1 drivers
v0000023116963aa0_0 .net "cout", 0 0, L_0000023116a7e680;  1 drivers
v0000023116965300_0 .net "sum", 0 0, L_0000023116a7fb80;  1 drivers
v0000023116964c20_0 .net "w1", 0 0, L_0000023116a7fa30;  1 drivers
v0000023116964cc0_0 .net "w2", 0 0, L_0000023116a7ea70;  1 drivers
v0000023116964220_0 .net "w3", 0 0, L_0000023116a7ee60;  1 drivers
S_0000023116a45570 .scope generate, "adderStage[57]" "adderStage[57]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991e70 .param/l "i" 0 4 26, +C4<0111001>;
S_0000023116a46510 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a45570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7fc60 .functor XOR 1, L_0000023116a66660, L_0000023116a65bc0, C4<0>, C4<0>;
L_0000023116a7f790 .functor AND 1, L_0000023116a66660, L_0000023116a65bc0, C4<1>, C4<1>;
L_0000023116a7f090 .functor XOR 1, L_0000023116a7fc60, L_0000023116a66840, C4<0>, C4<0>;
L_0000023116a7eae0 .functor AND 1, L_0000023116a7fc60, L_0000023116a66840, C4<1>, C4<1>;
L_0000023116a7fe20 .functor OR 1, L_0000023116a7eae0, L_0000023116a7f790, C4<0>, C4<0>;
v0000023116963fa0_0 .net "a", 0 0, L_0000023116a66660;  1 drivers
v0000023116964900_0 .net "b", 0 0, L_0000023116a65bc0;  1 drivers
v0000023116964fe0_0 .net "cin", 0 0, L_0000023116a66840;  1 drivers
v0000023116964d60_0 .net "cout", 0 0, L_0000023116a7fe20;  1 drivers
v0000023116965080_0 .net "sum", 0 0, L_0000023116a7f090;  1 drivers
v0000023116965c60_0 .net "w1", 0 0, L_0000023116a7fc60;  1 drivers
v0000023116964040_0 .net "w2", 0 0, L_0000023116a7f790;  1 drivers
v0000023116965d00_0 .net "w3", 0 0, L_0000023116a7eae0;  1 drivers
S_0000023116a466a0 .scope generate, "adderStage[58]" "adderStage[58]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991a30 .param/l "i" 0 4 26, +C4<0111010>;
S_0000023116a45700 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a466a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7f800 .functor XOR 1, L_0000023116a680a0, L_0000023116a65ee0, C4<0>, C4<0>;
L_0000023116a7eca0 .functor AND 1, L_0000023116a680a0, L_0000023116a65ee0, C4<1>, C4<1>;
L_0000023116a7f250 .functor XOR 1, L_0000023116a7f800, L_0000023116a66d40, C4<0>, C4<0>;
L_0000023116a7f4f0 .functor AND 1, L_0000023116a7f800, L_0000023116a66d40, C4<1>, C4<1>;
L_0000023116a7fdb0 .functor OR 1, L_0000023116a7f4f0, L_0000023116a7eca0, C4<0>, C4<0>;
v0000023116964540_0 .net "a", 0 0, L_0000023116a680a0;  1 drivers
v0000023116965da0_0 .net "b", 0 0, L_0000023116a65ee0;  1 drivers
v00000231169645e0_0 .net "cin", 0 0, L_0000023116a66d40;  1 drivers
v0000023116964e00_0 .net "cout", 0 0, L_0000023116a7fdb0;  1 drivers
v00000231169651c0_0 .net "sum", 0 0, L_0000023116a7f250;  1 drivers
v0000023116963be0_0 .net "w1", 0 0, L_0000023116a7f800;  1 drivers
v0000023116965760_0 .net "w2", 0 0, L_0000023116a7eca0;  1 drivers
v00000231169647c0_0 .net "w3", 0 0, L_0000023116a7f4f0;  1 drivers
S_0000023116a45890 .scope generate, "adderStage[59]" "adderStage[59]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169917b0 .param/l "i" 0 4 26, +C4<0111011>;
S_0000023116a45ed0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a45890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7f870 .functor XOR 1, L_0000023116a65c60, L_0000023116a65da0, C4<0>, C4<0>;
L_0000023116a7f410 .functor AND 1, L_0000023116a65c60, L_0000023116a65da0, C4<1>, C4<1>;
L_0000023116a7fe90 .functor XOR 1, L_0000023116a7f870, L_0000023116a67ba0, C4<0>, C4<0>;
L_0000023116a7f1e0 .functor AND 1, L_0000023116a7f870, L_0000023116a67ba0, C4<1>, C4<1>;
L_0000023116a7ef40 .functor OR 1, L_0000023116a7f1e0, L_0000023116a7f410, C4<0>, C4<0>;
v00000231169653a0_0 .net "a", 0 0, L_0000023116a65c60;  1 drivers
v0000023116965800_0 .net "b", 0 0, L_0000023116a65da0;  1 drivers
v0000023116965e40_0 .net "cin", 0 0, L_0000023116a67ba0;  1 drivers
v0000023116963c80_0 .net "cout", 0 0, L_0000023116a7ef40;  1 drivers
v00000231169658a0_0 .net "sum", 0 0, L_0000023116a7fe90;  1 drivers
v0000023116965f80_0 .net "w1", 0 0, L_0000023116a7f870;  1 drivers
v0000023116963960_0 .net "w2", 0 0, L_0000023116a7f410;  1 drivers
v0000023116963d20_0 .net "w3", 0 0, L_0000023116a7f1e0;  1 drivers
S_0000023116a46380 .scope generate, "adderStage[60]" "adderStage[60]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_00000231169917f0 .param/l "i" 0 4 26, +C4<0111100>;
S_0000023116a46830 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a46380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7f2c0 .functor XOR 1, L_0000023116a66b60, L_0000023116a66520, C4<0>, C4<0>;
L_0000023116a7f3a0 .functor AND 1, L_0000023116a66b60, L_0000023116a66520, C4<1>, C4<1>;
L_0000023116a7fcd0 .functor XOR 1, L_0000023116a7f2c0, L_0000023116a65e40, C4<0>, C4<0>;
L_0000023116a7f6b0 .functor AND 1, L_0000023116a7f2c0, L_0000023116a65e40, C4<1>, C4<1>;
L_0000023116a7ff00 .functor OR 1, L_0000023116a7f6b0, L_0000023116a7f3a0, C4<0>, C4<0>;
v00000231169663e0_0 .net "a", 0 0, L_0000023116a66b60;  1 drivers
v0000023116966ac0_0 .net "b", 0 0, L_0000023116a66520;  1 drivers
v00000231169665c0_0 .net "cin", 0 0, L_0000023116a65e40;  1 drivers
v0000023116966700_0 .net "cout", 0 0, L_0000023116a7ff00;  1 drivers
v0000023116966520_0 .net "sum", 0 0, L_0000023116a7fcd0;  1 drivers
v0000023116966480_0 .net "w1", 0 0, L_0000023116a7f2c0;  1 drivers
v00000231169667a0_0 .net "w2", 0 0, L_0000023116a7f3a0;  1 drivers
v0000023116966980_0 .net "w3", 0 0, L_0000023116a7f6b0;  1 drivers
S_0000023116a4c780 .scope generate, "adderStage[61]" "adderStage[61]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991eb0 .param/l "i" 0 4 26, +C4<0111101>;
S_0000023116a49580 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a4c780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7ebc0 .functor XOR 1, L_0000023116a659e0, L_0000023116a660c0, C4<0>, C4<0>;
L_0000023116a7e370 .functor AND 1, L_0000023116a659e0, L_0000023116a660c0, C4<1>, C4<1>;
L_0000023116a7ec30 .functor XOR 1, L_0000023116a7ebc0, L_0000023116a66c00, C4<0>, C4<0>;
L_0000023116a7eb50 .functor AND 1, L_0000023116a7ebc0, L_0000023116a66c00, C4<1>, C4<1>;
L_0000023116a7e3e0 .functor OR 1, L_0000023116a7eb50, L_0000023116a7e370, C4<0>, C4<0>;
v0000023116966840_0 .net "a", 0 0, L_0000023116a659e0;  1 drivers
v0000023116966160_0 .net "b", 0 0, L_0000023116a660c0;  1 drivers
v0000023116966660_0 .net "cin", 0 0, L_0000023116a66c00;  1 drivers
v00000231169660c0_0 .net "cout", 0 0, L_0000023116a7e3e0;  1 drivers
v0000023116966ca0_0 .net "sum", 0 0, L_0000023116a7ec30;  1 drivers
v00000231169662a0_0 .net "w1", 0 0, L_0000023116a7ebc0;  1 drivers
v0000023116966d40_0 .net "w2", 0 0, L_0000023116a7e370;  1 drivers
v0000023116966f20_0 .net "w3", 0 0, L_0000023116a7eb50;  1 drivers
S_0000023116a48c20 .scope generate, "adderStage[62]" "adderStage[62]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991b70 .param/l "i" 0 4 26, +C4<0111110>;
S_0000023116a4ab60 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a48c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7e530 .functor XOR 1, L_0000023116a65a80, L_0000023116a67600, C4<0>, C4<0>;
L_0000023116a7e610 .functor AND 1, L_0000023116a65a80, L_0000023116a67600, C4<1>, C4<1>;
L_0000023116a7e760 .functor XOR 1, L_0000023116a7e530, L_0000023116a66f20, C4<0>, C4<0>;
L_0000023116a7e840 .functor AND 1, L_0000023116a7e530, L_0000023116a66f20, C4<1>, C4<1>;
L_0000023116a7e8b0 .functor OR 1, L_0000023116a7e840, L_0000023116a7e610, C4<0>, C4<0>;
v0000023116966200_0 .net "a", 0 0, L_0000023116a65a80;  1 drivers
v0000023116966a20_0 .net "b", 0 0, L_0000023116a67600;  1 drivers
v00000231169668e0_0 .net "cin", 0 0, L_0000023116a66f20;  1 drivers
v0000023116966b60_0 .net "cout", 0 0, L_0000023116a7e8b0;  1 drivers
v0000023116966c00_0 .net "sum", 0 0, L_0000023116a7e760;  1 drivers
v0000023116966de0_0 .net "w1", 0 0, L_0000023116a7e530;  1 drivers
v0000023116966e80_0 .net "w2", 0 0, L_0000023116a7e610;  1 drivers
v0000023116966340_0 .net "w3", 0 0, L_0000023116a7e840;  1 drivers
S_0000023116a4a6b0 .scope generate, "adderStage[63]" "adderStage[63]" 4 26, 4 26 0, S_0000023116a2c020;
 .timescale -9 -12;
P_0000023116991830 .param/l "i" 0 4 26, +C4<0111111>;
S_0000023116a49a30 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a4a6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116a7e920 .functor XOR 1, L_0000023116a66980, L_0000023116a65f80, C4<0>, C4<0>;
L_0000023116a80590 .functor AND 1, L_0000023116a66980, L_0000023116a65f80, C4<1>, C4<1>;
L_0000023116a80c20 .functor XOR 1, L_0000023116a7e920, L_0000023116a67f60, C4<0>, C4<0>;
L_0000023116a80d00 .functor AND 1, L_0000023116a7e920, L_0000023116a67f60, C4<1>, C4<1>;
L_0000023116a80910 .functor OR 1, L_0000023116a80d00, L_0000023116a80590, C4<0>, C4<0>;
v00000231169575c0_0 .net "a", 0 0, L_0000023116a66980;  1 drivers
v0000023116959280_0 .net "b", 0 0, L_0000023116a65f80;  1 drivers
v0000023116957de0_0 .net "cin", 0 0, L_0000023116a67f60;  1 drivers
v0000023116957980_0 .net "cout", 0 0, L_0000023116a80910;  1 drivers
v0000023116958380_0 .net "sum", 0 0, L_0000023116a80c20;  1 drivers
v00000231169584c0_0 .net "w1", 0 0, L_0000023116a7e920;  1 drivers
v0000023116958f60_0 .net "w2", 0 0, L_0000023116a80590;  1 drivers
v00000231169586a0_0 .net "w3", 0 0, L_0000023116a80d00;  1 drivers
S_0000023116a4be20 .scope module, "dut8" "rca" 3 36, 4 13 0, S_00000231169b2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
P_0000023116991970 .param/l "N" 0 4 13, +C4<00000000000000000000000000001000>;
L_0000023116995420 .functor BUFZ 1, v000002311695ac20_0, C4<0>, C4<0>, C4<0>;
v000002311695bee0_0 .net "A", 7 0, v000002311695b940_0;  1 drivers
v000002311695a7c0_0 .net "B", 7 0, v000002311695b6c0_0;  1 drivers
v000002311695bf80_0 .net "Cin", 0 0, v000002311695ac20_0;  alias, 1 drivers
v000002311695b580_0 .net "Cout", 0 0, L_000002311695e320;  alias, 1 drivers
v000002311695b620_0 .net "Sum", 7 0, L_000002311695ce80;  alias, 1 drivers
v0000023116959fa0_0 .net *"_ivl_61", 0 0, L_0000023116995420;  1 drivers
v000002311695b3a0_0 .net "carry", 8 0, L_000002311695d560;  1 drivers
L_0000023116959f00 .part v000002311695b940_0, 0, 1;
L_000002311695b9e0 .part v000002311695b6c0_0, 0, 1;
L_000002311695a540 .part L_000002311695d560, 0, 1;
L_000002311695ba80 .part v000002311695b940_0, 1, 1;
L_000002311695bc60 .part v000002311695b6c0_0, 1, 1;
L_000002311695a220 .part L_000002311695d560, 1, 1;
L_000002311695bb20 .part v000002311695b940_0, 2, 1;
L_000002311695bd00 .part v000002311695b6c0_0, 2, 1;
L_0000023116959a00 .part L_000002311695d560, 2, 1;
L_0000023116959e60 .part v000002311695b940_0, 3, 1;
L_00000231169598c0 .part v000002311695b6c0_0, 3, 1;
L_0000023116959aa0 .part L_000002311695d560, 3, 1;
L_000002311695bda0 .part v000002311695b940_0, 4, 1;
L_0000023116959b40 .part v000002311695b6c0_0, 4, 1;
L_0000023116959be0 .part L_000002311695d560, 4, 1;
L_0000023116959d20 .part v000002311695b940_0, 5, 1;
L_0000023116959c80 .part v000002311695b6c0_0, 5, 1;
L_000002311695e3c0 .part L_000002311695d560, 5, 1;
L_000002311695cca0 .part v000002311695b940_0, 6, 1;
L_000002311695dd80 .part v000002311695b6c0_0, 6, 1;
L_000002311695e460 .part L_000002311695d560, 6, 1;
L_000002311695dce0 .part v000002311695b940_0, 7, 1;
L_000002311695d600 .part v000002311695b6c0_0, 7, 1;
L_000002311695e780 .part L_000002311695d560, 7, 1;
LS_000002311695ce80_0_0 .concat8 [ 1 1 1 1], L_0000023116993350, L_0000023116993740, L_0000023116993f20, L_0000023116992860;
LS_000002311695ce80_0_4 .concat8 [ 1 1 1 1], L_0000023116994a80, L_00000231169944d0, L_0000023116994d90, L_0000023116995880;
L_000002311695ce80 .concat8 [ 4 4 0 0], LS_000002311695ce80_0_0, LS_000002311695ce80_0_4;
LS_000002311695d560_0_0 .concat8 [ 1 1 1 1], L_0000023116995420, L_0000023116992da0, L_00000231169937b0, L_00000231169926a0;
LS_000002311695d560_0_4 .concat8 [ 1 1 1 1], L_0000023116994b60, L_0000023116994770, L_0000023116994850, L_0000023116995c00;
LS_000002311695d560_0_8 .concat8 [ 1 0 0 0], L_0000023116994230;
L_000002311695d560 .concat8 [ 4 4 1 0], LS_000002311695d560_0_0, LS_000002311695d560_0_4, LS_000002311695d560_0_8;
L_000002311695e320 .part L_000002311695d560, 8, 1;
S_0000023116a4a520 .scope generate, "adderStage[0]" "adderStage[0]" 4 26, 4 26 0, S_0000023116a4be20;
 .timescale -9 -12;
P_0000023116991870 .param/l "i" 0 4 26, +C4<00>;
S_0000023116a48db0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a4a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116992550 .functor XOR 1, L_0000023116959f00, L_000002311695b9e0, C4<0>, C4<0>;
L_0000023116993d60 .functor AND 1, L_0000023116959f00, L_000002311695b9e0, C4<1>, C4<1>;
L_0000023116993350 .functor XOR 1, L_0000023116992550, L_000002311695a540, C4<0>, C4<0>;
L_00000231169935f0 .functor AND 1, L_0000023116992550, L_000002311695a540, C4<1>, C4<1>;
L_0000023116992da0 .functor OR 1, L_00000231169935f0, L_0000023116993d60, C4<0>, C4<0>;
v0000023116959140_0 .net "a", 0 0, L_0000023116959f00;  1 drivers
v0000023116957ca0_0 .net "b", 0 0, L_000002311695b9e0;  1 drivers
v0000023116958880_0 .net "cin", 0 0, L_000002311695a540;  1 drivers
v0000023116958560_0 .net "cout", 0 0, L_0000023116992da0;  1 drivers
v0000023116957f20_0 .net "sum", 0 0, L_0000023116993350;  1 drivers
v0000023116959000_0 .net "w1", 0 0, L_0000023116992550;  1 drivers
v0000023116957a20_0 .net "w2", 0 0, L_0000023116993d60;  1 drivers
v00000231169587e0_0 .net "w3", 0 0, L_00000231169935f0;  1 drivers
S_0000023116a48f40 .scope generate, "adderStage[1]" "adderStage[1]" 4 26, 4 26 0, S_0000023116a4be20;
 .timescale -9 -12;
P_0000023116991a70 .param/l "i" 0 4 26, +C4<01>;
S_0000023116a4acf0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a48f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000231169936d0 .functor XOR 1, L_000002311695ba80, L_000002311695bc60, C4<0>, C4<0>;
L_0000023116992630 .functor AND 1, L_000002311695ba80, L_000002311695bc60, C4<1>, C4<1>;
L_0000023116993740 .functor XOR 1, L_00000231169936d0, L_000002311695a220, C4<0>, C4<0>;
L_00000231169925c0 .functor AND 1, L_00000231169936d0, L_000002311695a220, C4<1>, C4<1>;
L_00000231169937b0 .functor OR 1, L_00000231169925c0, L_0000023116992630, C4<0>, C4<0>;
v00000231169578e0_0 .net "a", 0 0, L_000002311695ba80;  1 drivers
v0000023116958920_0 .net "b", 0 0, L_000002311695bc60;  1 drivers
v0000023116958600_0 .net "cin", 0 0, L_000002311695a220;  1 drivers
v0000023116958240_0 .net "cout", 0 0, L_00000231169937b0;  1 drivers
v0000023116958ec0_0 .net "sum", 0 0, L_0000023116993740;  1 drivers
v0000023116957ac0_0 .net "w1", 0 0, L_00000231169936d0;  1 drivers
v0000023116957b60_0 .net "w2", 0 0, L_0000023116992630;  1 drivers
v0000023116957d40_0 .net "w3", 0 0, L_00000231169925c0;  1 drivers
S_0000023116a4ae80 .scope generate, "adderStage[2]" "adderStage[2]" 4 26, 4 26 0, S_0000023116a4be20;
 .timescale -9 -12;
P_00000231169918b0 .param/l "i" 0 4 26, +C4<010>;
S_0000023116a4a840 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a4ae80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116993970 .functor XOR 1, L_000002311695bb20, L_000002311695bd00, C4<0>, C4<0>;
L_0000023116993ac0 .functor AND 1, L_000002311695bb20, L_000002311695bd00, C4<1>, C4<1>;
L_0000023116993f20 .functor XOR 1, L_0000023116993970, L_0000023116959a00, C4<0>, C4<0>;
L_0000023116992e10 .functor AND 1, L_0000023116993970, L_0000023116959a00, C4<1>, C4<1>;
L_00000231169926a0 .functor OR 1, L_0000023116992e10, L_0000023116993ac0, C4<0>, C4<0>;
v0000023116958100_0 .net "a", 0 0, L_000002311695bb20;  1 drivers
v0000023116958a60_0 .net "b", 0 0, L_000002311695bd00;  1 drivers
v0000023116957700_0 .net "cin", 0 0, L_0000023116959a00;  1 drivers
v0000023116957fc0_0 .net "cout", 0 0, L_00000231169926a0;  1 drivers
v0000023116958740_0 .net "sum", 0 0, L_0000023116993f20;  1 drivers
v0000023116958060_0 .net "w1", 0 0, L_0000023116993970;  1 drivers
v00000231169593c0_0 .net "w2", 0 0, L_0000023116993ac0;  1 drivers
v0000023116959320_0 .net "w3", 0 0, L_0000023116992e10;  1 drivers
S_0000023116a4b010 .scope generate, "adderStage[3]" "adderStage[3]" 4 26, 4 26 0, S_0000023116a4be20;
 .timescale -9 -12;
P_0000023116991cf0 .param/l "i" 0 4 26, +C4<011>;
S_0000023116a4bb00 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a4b010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116992780 .functor XOR 1, L_0000023116959e60, L_00000231169598c0, C4<0>, C4<0>;
L_00000231169927f0 .functor AND 1, L_0000023116959e60, L_00000231169598c0, C4<1>, C4<1>;
L_0000023116992860 .functor XOR 1, L_0000023116992780, L_0000023116959aa0, C4<0>, C4<0>;
L_0000023116992f60 .functor AND 1, L_0000023116992780, L_0000023116959aa0, C4<1>, C4<1>;
L_0000023116994b60 .functor OR 1, L_0000023116992f60, L_00000231169927f0, C4<0>, C4<0>;
v0000023116959460_0 .net "a", 0 0, L_0000023116959e60;  1 drivers
v00000231169581a0_0 .net "b", 0 0, L_00000231169598c0;  1 drivers
v00000231169570c0_0 .net "cin", 0 0, L_0000023116959aa0;  1 drivers
v00000231169595a0_0 .net "cout", 0 0, L_0000023116994b60;  1 drivers
v00000231169582e0_0 .net "sum", 0 0, L_0000023116992860;  1 drivers
v00000231169591e0_0 .net "w1", 0 0, L_0000023116992780;  1 drivers
v0000023116958420_0 .net "w2", 0 0, L_00000231169927f0;  1 drivers
v0000023116958b00_0 .net "w3", 0 0, L_0000023116992f60;  1 drivers
S_0000023116a4a9d0 .scope generate, "adderStage[4]" "adderStage[4]" 4 26, 4 26 0, S_0000023116a4be20;
 .timescale -9 -12;
P_00000231169915b0 .param/l "i" 0 4 26, +C4<0100>;
S_0000023116a4b330 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a4a9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116995570 .functor XOR 1, L_000002311695bda0, L_0000023116959b40, C4<0>, C4<0>;
L_0000023116995a40 .functor AND 1, L_000002311695bda0, L_0000023116959b40, C4<1>, C4<1>;
L_0000023116994a80 .functor XOR 1, L_0000023116995570, L_0000023116959be0, C4<0>, C4<0>;
L_00000231169957a0 .functor AND 1, L_0000023116995570, L_0000023116959be0, C4<1>, C4<1>;
L_0000023116994770 .functor OR 1, L_00000231169957a0, L_0000023116995a40, C4<0>, C4<0>;
v00000231169577a0_0 .net "a", 0 0, L_000002311695bda0;  1 drivers
v0000023116958ba0_0 .net "b", 0 0, L_0000023116959b40;  1 drivers
v0000023116959780_0 .net "cin", 0 0, L_0000023116959be0;  1 drivers
v0000023116959500_0 .net "cout", 0 0, L_0000023116994770;  1 drivers
v0000023116959640_0 .net "sum", 0 0, L_0000023116994a80;  1 drivers
v0000023116958c40_0 .net "w1", 0 0, L_0000023116995570;  1 drivers
v0000023116958d80_0 .net "w2", 0 0, L_0000023116995a40;  1 drivers
v0000023116959820_0 .net "w3", 0 0, L_00000231169957a0;  1 drivers
S_0000023116a4b1a0 .scope generate, "adderStage[5]" "adderStage[5]" 4 26, 4 26 0, S_0000023116a4be20;
 .timescale -9 -12;
P_0000023116991570 .param/l "i" 0 4 26, +C4<0101>;
S_0000023116a4b4c0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a4b1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116994ee0 .functor XOR 1, L_0000023116959d20, L_0000023116959c80, C4<0>, C4<0>;
L_00000231169942a0 .functor AND 1, L_0000023116959d20, L_0000023116959c80, C4<1>, C4<1>;
L_00000231169944d0 .functor XOR 1, L_0000023116994ee0, L_000002311695e3c0, C4<0>, C4<0>;
L_00000231169955e0 .functor AND 1, L_0000023116994ee0, L_000002311695e3c0, C4<1>, C4<1>;
L_0000023116994850 .functor OR 1, L_00000231169955e0, L_00000231169942a0, C4<0>, C4<0>;
v0000023116958e20_0 .net "a", 0 0, L_0000023116959d20;  1 drivers
v00000231169572a0_0 .net "b", 0 0, L_0000023116959c80;  1 drivers
v00000231169590a0_0 .net "cin", 0 0, L_000002311695e3c0;  1 drivers
v0000023116957840_0 .net "cout", 0 0, L_0000023116994850;  1 drivers
v0000023116957200_0 .net "sum", 0 0, L_00000231169944d0;  1 drivers
v0000023116957340_0 .net "w1", 0 0, L_0000023116994ee0;  1 drivers
v00000231169573e0_0 .net "w2", 0 0, L_00000231169942a0;  1 drivers
v0000023116957480_0 .net "w3", 0 0, L_00000231169955e0;  1 drivers
S_0000023116a4b7e0 .scope generate, "adderStage[6]" "adderStage[6]" 4 26, 4 26 0, S_0000023116a4be20;
 .timescale -9 -12;
P_0000023116991330 .param/l "i" 0 4 26, +C4<0110>;
S_0000023116a49bc0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a4b7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000231169958f0 .functor XOR 1, L_000002311695cca0, L_000002311695dd80, C4<0>, C4<0>;
L_0000023116994310 .functor AND 1, L_000002311695cca0, L_000002311695dd80, C4<1>, C4<1>;
L_0000023116994d90 .functor XOR 1, L_00000231169958f0, L_000002311695e460, C4<0>, C4<0>;
L_00000231169948c0 .functor AND 1, L_00000231169958f0, L_000002311695e460, C4<1>, C4<1>;
L_0000023116995c00 .functor OR 1, L_00000231169948c0, L_0000023116994310, C4<0>, C4<0>;
v0000023116957520_0 .net "a", 0 0, L_000002311695cca0;  1 drivers
v000002311695a680_0 .net "b", 0 0, L_000002311695dd80;  1 drivers
v000002311695a720_0 .net "cin", 0 0, L_000002311695e460;  1 drivers
v000002311695a860_0 .net "cout", 0 0, L_0000023116995c00;  1 drivers
v000002311695be40_0 .net "sum", 0 0, L_0000023116994d90;  1 drivers
v000002311695ad60_0 .net "w1", 0 0, L_00000231169958f0;  1 drivers
v000002311695a360_0 .net "w2", 0 0, L_0000023116994310;  1 drivers
v000002311695a9a0_0 .net "w3", 0 0, L_00000231169948c0;  1 drivers
S_0000023116a4b650 .scope generate, "adderStage[7]" "adderStage[7]" 4 26, 4 26 0, S_0000023116a4be20;
 .timescale -9 -12;
P_0000023116991ef0 .param/l "i" 0 4 26, +C4<0111>;
S_0000023116a4b970 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000023116a4b650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000023116995960 .functor XOR 1, L_000002311695dce0, L_000002311695d600, C4<0>, C4<0>;
L_00000231169953b0 .functor AND 1, L_000002311695dce0, L_000002311695d600, C4<1>, C4<1>;
L_0000023116995880 .functor XOR 1, L_0000023116995960, L_000002311695e780, C4<0>, C4<0>;
L_00000231169952d0 .functor AND 1, L_0000023116995960, L_000002311695e780, C4<1>, C4<1>;
L_0000023116994230 .functor OR 1, L_00000231169952d0, L_00000231169953b0, C4<0>, C4<0>;
v000002311695ab80_0 .net "a", 0 0, L_000002311695dce0;  1 drivers
v000002311695acc0_0 .net "b", 0 0, L_000002311695d600;  1 drivers
v000002311695b4e0_0 .net "cin", 0 0, L_000002311695e780;  1 drivers
v0000023116959dc0_0 .net "cout", 0 0, L_0000023116994230;  1 drivers
v000002311695a900_0 .net "sum", 0 0, L_0000023116995880;  1 drivers
v000002311695b440_0 .net "w1", 0 0, L_0000023116995960;  1 drivers
v000002311695b1c0_0 .net "w2", 0 0, L_00000231169953b0;  1 drivers
v000002311695aa40_0 .net "w3", 0 0, L_00000231169952d0;  1 drivers
    .scope S_00000231169b2530;
T_4 ;
    %pushi/vec4 101, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023116959960, 4, 0;
    %pushi/vec4 101, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695b8a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695a040, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023116959960, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695b8a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695a040, 4, 0;
    %pushi/vec4 255, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023116959960, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695b8a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695a040, 4, 0;
    %pushi/vec4 170, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023116959960, 4, 0;
    %pushi/vec4 85, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695b8a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695a040, 4, 0;
    %pushi/vec4 127, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023116959960, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695b8a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695a040, 4, 0;
    %pushi/vec4 42405, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023116959960, 4, 0;
    %pushi/vec4 23130, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695b8a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695a040, 4, 0;
    %pushi/vec4 16, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023116959960, 4, 0;
    %pushi/vec4 32, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695b8a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695a040, 4, 0;
    %pushi/vec4 254, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023116959960, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695b8a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002311695a040, 4, 0;
    %end;
    .thread T_4;
    .scope S_00000231169b2530;
T_5 ;
    %vpi_call/w 3 57 "$dumpfile", "results/waves_rca.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000231169b2530 {0 0 0};
    %vpi_call/w 3 60 "$display", "==============================================" {0 0 0};
    %vpi_call/w 3 61 "$display", "Running RCA tests for all widths" {0 0 0};
    %vpi_call/w 3 62 "$display", "==============================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002311695b760_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002311695b760_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v000002311695b760_0;
    %load/vec4a v0000023116959960, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v000002311695b940_0, 0, 8;
    %ix/getv/s 4, v000002311695b760_0;
    %load/vec4a v000002311695b8a0, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v000002311695b6c0_0, 0, 8;
    %ix/getv/s 4, v000002311695b760_0;
    %load/vec4a v0000023116959960, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v000002311695a4a0_0, 0, 16;
    %ix/getv/s 4, v000002311695b760_0;
    %load/vec4a v000002311695b8a0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v000002311695aae0_0, 0, 16;
    %ix/getv/s 4, v000002311695b760_0;
    %load/vec4a v0000023116959960, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v000002311695b260_0, 0, 32;
    %ix/getv/s 4, v000002311695b760_0;
    %load/vec4a v000002311695b8a0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v000002311695ae00_0, 0, 32;
    %ix/getv/s 4, v000002311695b760_0;
    %load/vec4a v0000023116959960, 4;
    %store/vec4 v000002311695b300_0, 0, 64;
    %ix/getv/s 4, v000002311695b760_0;
    %load/vec4a v000002311695b8a0, 4;
    %store/vec4 v000002311695a0e0_0, 0, 64;
    %ix/getv/s 4, v000002311695b760_0;
    %load/vec4a v000002311695a040, 4;
    %store/vec4 v000002311695ac20_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000002311695b940_0;
    %pad/u 9;
    %load/vec4 v000002311695b6c0_0;
    %pad/u 9;
    %add;
    %load/vec4 v000002311695ac20_0;
    %pad/u 9;
    %add;
    %store/vec4 v000002311695a2c0_0, 0, 9;
    %load/vec4 v000002311695a4a0_0;
    %pad/u 17;
    %load/vec4 v000002311695aae0_0;
    %pad/u 17;
    %add;
    %load/vec4 v000002311695ac20_0;
    %pad/u 17;
    %add;
    %store/vec4 v000002311695b080_0, 0, 17;
    %load/vec4 v000002311695b260_0;
    %pad/u 33;
    %load/vec4 v000002311695ae00_0;
    %pad/u 33;
    %add;
    %load/vec4 v000002311695ac20_0;
    %pad/u 33;
    %add;
    %store/vec4 v000002311695a180_0, 0, 33;
    %load/vec4 v000002311695b300_0;
    %pad/u 65;
    %load/vec4 v000002311695a0e0_0;
    %pad/u 65;
    %add;
    %load/vec4 v000002311695ac20_0;
    %pad/u 65;
    %add;
    %store/vec4 v000002311695b120_0, 0, 65;
    %vpi_call/w 3 79 "$display", "\012--- Test %0d ---", v000002311695b760_0 {0 0 0};
    %vpi_call/w 3 80 "$display", "Inputs: A=%h, B=%h, Cin=%b", &A<v0000023116959960, v000002311695b760_0 >, &A<v000002311695b8a0, v000002311695b760_0 >, &A<v000002311695a040, v000002311695b760_0 > {0 0 0};
    %load/vec4 v000002311695afe0_0;
    %load/vec4 v000002311695c020_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002311699be70_0, 0, 9;
    %load/vec4 v000002311695a2c0_0;
    %store/vec4 v000002311699b830_0, 0, 9;
    %fork TD_tb_rca.check8, S_00000231169bb630;
    %join;
    %load/vec4 v000002311695aea0_0;
    %load/vec4 v000002311695bbc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002311699af70_0, 0, 17;
    %load/vec4 v000002311695b080_0;
    %store/vec4 v000002311699a6b0_0, 0, 17;
    %fork TD_tb_rca.check16, S_00000231169b77e0;
    %join;
    %load/vec4 v000002311695a5e0_0;
    %load/vec4 v000002311695b800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002311699b510_0, 0, 33;
    %load/vec4 v000002311695a180_0;
    %store/vec4 v000002311699b3d0_0, 0, 33;
    %fork TD_tb_rca.check32, S_00000231169b7f70;
    %join;
    %load/vec4 v000002311695af40_0;
    %load/vec4 v000002311695a400_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002311699b650_0, 0, 65;
    %load/vec4 v000002311695b120_0;
    %store/vec4 v000002311699bbf0_0, 0, 65;
    %fork TD_tb_rca.check64, S_00000231169b8100;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002311695b760_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002311695b760_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call/w 3 88 "$display", "\012All RCA width tests complete." {0 0 0};
    %vpi_call/w 3 89 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_rca.sv";
    "adder_rtl/rca.sv";
