# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../repeater.srcs/sources_1/new/repeater.vhd" \
"../../../../repeater.srcs/sim_1/new/repeater_tb.vhd" \

# Do not sort compile order
nosort
