# Pipelined-RISC-Processor
A 32-bit pipelined RISC processor implemented in Verilog. Includes datapath and control path design, along with testbench-based simulation and verification
