{"mappings": [{"item": {"url": "C02_Processors/C02_S03_ILP_I_Pipelining/", "title": "ILP I - Pipelining"}, "tags": ["ILP (Instruction Level Parallelism)", "pipelined execution"]}, {"item": {"url": "C02_Processors/C02_S04_ILP_II_Superscalar/", "title": "ILP II - Superscalar"}, "tags": ["ILP (Instruction Level Parallelism)", "superscalar execution"]}, {"item": {"url": "C02_Processors/C02_S05_Vectorisation/", "title": "Vector computing"}, "tags": ["vector instructions"]}, {"item": {"url": "C02_Processors/C02_S06_Shared_memory/", "title": "Shared memory"}, "tags": ["NUMA", "SMP", "core", "shared memory"]}, {"item": {"url": "C02_Processors/C02_S07_Distributed_memory/", "title": "Distributed memory"}, "tags": ["Beowulf", "MPI", "distributed memory"]}, {"item": {"url": "C02_Processors/C02_S08_Modern_supercomputer/", "title": "A modern (super)computer"}, "tags": ["ILP (Instruction Level Parallelism)", "NUMA", "distributed memory", "shared memory"]}, {"item": {"url": "C02_Processors/C02_S12_Lessons_learnt/", "title": "Processors: Lessons learnt"}, "tags": ["ILP (Instruction Level Parallelism)", "distributed memory", "shared memory", "vector instructions"]}, {"item": {"url": "C03_Memory/C03_S01_Performance_gap/", "title": "The memory performance gap"}, "tags": ["BLAS", "FFT", "cache (CPU)"]}, {"item": {"url": "C03_Memory/C03_S02_Memory_pyramid/", "title": "The memory pyramid"}, "tags": ["BLAS"]}, {"item": {"url": "C03_Memory/C03_S03_AMD_Rome/", "title": "AMD Rome"}, "tags": ["Hortense", "LUMI", "Vaughan"]}, {"item": {"url": "C03_Memory/C03_S04_AMD_Milan/", "title": "AMD Milan"}, "tags": ["Hortense", "LUMI", "Vaughan"]}, {"item": {"url": "C06_Middleware/C06_S02_Shared_memory/", "title": "Shared memory programming"}, "tags": ["Julia", "OpenMP", "shared memory"]}, {"item": {"url": "C06_Middleware/C06_S03_Vector_computing/", "title": "Vector programming"}, "tags": ["OpenMP", "vector instructions"]}, {"item": {"url": "C06_Middleware/C06_S04_Distributed_memory/", "title": "Distributed memory programming"}, "tags": ["Julia", "MPI", "PGAS", "distributed memory"]}, {"item": {"url": "C06_Middleware/C06_S06_Further_reading/", "title": "Further reading on middleware"}, "tags": ["Julia", "MPI", "OpenMP", "PGAS"]}, {"item": {"url": "C07_Expectations/C07_S02_Matrix_multiplication/", "title": "Matrix multiplication"}, "tags": ["BLAS"]}, {"item": {"url": "C07_Expectations/C07_S04_Conclusions/", "title": "Conclusions"}, "tags": ["BLAS"]}, {"item": {"url": "C08_Accelerators/C08_S01_What_are_accelerators/", "title": "What are accelerators?"}, "tags": ["CUDA", "FPGA", "matrix accelerator", "vector accelerator"]}, {"item": {"url": "C08_Accelerators/C08_S03_CPUs_accelerator_features/", "title": "CPUs with accelerator features"}, "tags": ["matrix instructions", "vector instructions"]}, {"item": {"url": "C08_Accelerators/C08_S04_Programming_accelerators/", "title": "Accelerator programming"}, "tags": ["Alpaka", "CUDA", "HIP", "Kokkos", "OpenACC", "OpenCL", "OpenMP", "RAJA", "ROCm", "SYCL", "oneAPI"]}, {"item": {"url": "C08_Accelerators/C08_S06_Further_reading/", "title": "Further reading on accelerators"}, "tags": ["CUDA", "HIP", "Kokkos", "OpenACC", "OpenCL", "OpenMP", "RAJA", "ROCm", "SYCL", "oneAPI"]}, {"item": {"url": "C09_Conclusions/", "title": "Conclusions"}, "tags": ["Julia"]}]}