// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2011a.126 Production Release
//  HLS Date:       Wed Aug  8 00:52:07 PDT 2012
// 
//  Generated by:   oh1015@EEWS104A-012
//  Generated date: Fri Apr 29 16:40:08 2016
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    mean_vga_core
// ------------------------------------------------------------------


module mean_vga_core (
  clk, en, arst_n, vin_rsc_mgc_in_wire_d, vout_rsc_mgc_out_stdreg_d
);
  input clk;
  input en;
  input arst_n;
  input [299:0] vin_rsc_mgc_in_wire_d;
  output [29:0] vout_rsc_mgc_out_stdreg_d;
  reg [29:0] vout_rsc_mgc_out_stdreg_d;


  // Interconnect Declarations
  reg [299:0] regs_regs_2_sva_1;
  reg [9:0] regs_regs_slc_regs_regs_9_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_1_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_2_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_3_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_4_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_5_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_6_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_7_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_8_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_9_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_10_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_11_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_12_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_13_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_14_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_15_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_16_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_17_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_18_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_19_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_20_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_21_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_22_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_23_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_24_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_25_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_26_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_27_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_28_itm;
  reg [9:0] regs_regs_slc_regs_regs_9_29_itm;
  reg [6:0] FRAME_acc_24_itm_1;
  wire [7:0] nl_FRAME_acc_24_itm_1;
  reg [2:0] red_slc_red_5_sg1_12_itm_1;
  reg [1:0] FRAME_acc_21_itm_1;
  wire [2:0] nl_FRAME_acc_21_itm_1;
  reg [9:0] FRAME_mul_itm_1;
  wire [19:0] nl_FRAME_mul_itm_1;
  reg [6:0] FRAME_acc_32_itm_1;
  wire [7:0] nl_FRAME_acc_32_itm_1;
  reg [2:0] green_slc_green_2_sg1_12_itm_1;
  reg [1:0] FRAME_acc_29_itm_1;
  wire [2:0] nl_FRAME_acc_29_itm_1;
  reg [9:0] FRAME_mul_1_itm_1;
  wire [19:0] nl_FRAME_mul_1_itm_1;
  reg [6:0] FRAME_acc_40_itm_1;
  wire [7:0] nl_FRAME_acc_40_itm_1;
  reg [2:0] blue_slc_blue_5_sg1_12_itm_1;
  reg [1:0] FRAME_acc_37_itm_1;
  wire [2:0] nl_FRAME_acc_37_itm_1;
  reg [9:0] FRAME_mul_2_itm_1;
  wire [19:0] nl_FRAME_mul_2_itm_1;
  reg main_stage_0_2;
  reg [299:0] reg_regs_regs_8_sva_1_cse;
  reg [299:0] reg_regs_regs_0_sva_cse;
  reg [299:0] reg_regs_regs_3_sva_1_cse;
  reg [299:0] reg_regs_regs_4_sva_1_cse;
  reg [299:0] reg_regs_regs_5_sva_1_cse;
  reg [299:0] reg_regs_regs_6_sva_1_cse;
  reg [299:0] reg_regs_regs_7_sva_1_cse;
  wire [6:0] acc_imod_4_sva;
  wire [7:0] nl_acc_imod_4_sva;
  wire [3:0] FRAME_acc_42_sdt;
  wire [4:0] nl_FRAME_acc_42_sdt;
  wire [6:0] acc_imod_2_sva;
  wire [7:0] nl_acc_imod_2_sva;
  wire [3:0] FRAME_acc_34_sdt;
  wire [4:0] nl_FRAME_acc_34_sdt;
  wire [6:0] acc_imod_sva;
  wire [7:0] nl_acc_imod_sva;
  wire [3:0] FRAME_acc_26_sdt;
  wire [4:0] nl_FRAME_acc_26_sdt;
  wire [15:0] ACC2_10_acc_3_itm;
  wire [17:0] nl_ACC2_10_acc_3_itm;
  wire [15:0] ACC2_10_acc_2_itm;
  wire [17:0] nl_ACC2_10_acc_2_itm;
  wire [15:0] ACC2_10_acc_1_itm;
  wire [17:0] nl_ACC2_10_acc_1_itm;


  // Interconnect Declarations for Component Instantiations 
  assign nl_ACC2_10_acc_3_itm = (conv_u2u_15_16(conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[219:210])
      + conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[249:240])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[279:270])
      + conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[9:0]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[39:30])
      + conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[69:60])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[99:90])
      + conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[129:120])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[159:150])
      + conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[189:180])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[219:210])
      + conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[249:240]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[279:270])
      + conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[9:0])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[39:30])
      + conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[69:60]))))) + conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[99:90])
      + conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[129:120])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[159:150])
      + conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[189:180]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[219:210])
      + conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[249:240])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[279:270])
      + conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[9:0])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[39:30])
      + conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[69:60])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[99:90])
      + conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[129:120]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[159:150])
      + conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[189:180])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[219:210])
      + conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[249:240])))))) + conv_u2u_15_16(conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[279:270])
      + conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[9:0])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[39:30])
      + conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[69:60]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[99:90])
      + conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[129:120])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[159:150])
      + conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[189:180])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[219:210])
      + conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[249:240])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[279:270])
      + conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[9:0]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[39:30])
      + conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[69:60])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[99:90])
      + conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[129:120]))))) + conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[159:150])
      + conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[189:180])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[219:210])
      + conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[249:240]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[279:270])
      + conv_u2u_10_11(regs_regs_slc_regs_regs_9_20_itm)) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_slc_regs_regs_9_21_itm)
      + conv_u2u_10_11(regs_regs_slc_regs_regs_9_22_itm)))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_slc_regs_regs_9_23_itm)
      + conv_u2u_10_11(regs_regs_slc_regs_regs_9_24_itm)) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_slc_regs_regs_9_25_itm)
      + conv_u2u_10_11(regs_regs_slc_regs_regs_9_26_itm))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_slc_regs_regs_9_27_itm)
      + conv_u2u_10_11(regs_regs_slc_regs_regs_9_28_itm)) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_slc_regs_regs_9_29_itm)
      + conv_u2u_10_11(vin_rsc_mgc_in_wire_d[9:0]))))))) + (conv_u2u_15_16(conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(vin_rsc_mgc_in_wire_d[69:60])
      + conv_u2u_10_11(vin_rsc_mgc_in_wire_d[99:90])) + conv_u2u_11_12(conv_u2u_10_11(vin_rsc_mgc_in_wire_d[129:120])
      + conv_u2u_10_11(vin_rsc_mgc_in_wire_d[159:150]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(vin_rsc_mgc_in_wire_d[189:180])
      + conv_u2u_10_11(vin_rsc_mgc_in_wire_d[219:210])) + conv_u2u_11_12(conv_u2u_10_11(vin_rsc_mgc_in_wire_d[249:240])
      + conv_u2u_10_11(vin_rsc_mgc_in_wire_d[279:270])))) + conv_u2u_12_14(conv_u2u_11_12(conv_u2u_10_11(vin_rsc_mgc_in_wire_d[39:30])
      + conv_u2u_10_11(reg_regs_regs_0_sva_cse[9:0])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_0_sva_cse[39:30])
      + conv_u2u_10_11(reg_regs_regs_0_sva_cse[69:60])))) + conv_u2u_13_15(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_0_sva_cse[99:90])
      + conv_u2u_10_11(reg_regs_regs_0_sva_cse[129:120])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_0_sva_cse[159:150])
      + conv_u2u_10_11(reg_regs_regs_0_sva_cse[189:180]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_0_sva_cse[219:210])
      + conv_u2u_10_11(reg_regs_regs_0_sva_cse[249:240])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_0_sva_cse[279:270])
      + conv_u2u_10_11(regs_regs_2_sva_1[9:0]))))) + conv_u2u_14_16(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_sva_1[39:30])
      + conv_u2u_10_11(regs_regs_2_sva_1[69:60])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_sva_1[99:90])
      + conv_u2u_10_11(regs_regs_2_sva_1[129:120]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_sva_1[159:150])
      + conv_u2u_10_11(regs_regs_2_sva_1[189:180])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_sva_1[219:210])
      + conv_u2u_10_11(regs_regs_2_sva_1[249:240])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_sva_1[279:270])
      + conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[9:0])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[39:30])
      + conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[69:60]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[99:90])
      + conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[129:120])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[159:150])
      + conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[189:180]))))));
  assign ACC2_10_acc_3_itm = nl_ACC2_10_acc_3_itm[15:0];
  assign nl_acc_imod_4_sva = conv_s2s_6_7(({2'b10 , (ACC2_10_acc_3_itm[5:2])}) +
      conv_u2s_5_6(readslicef_6_5_1((conv_u2u_5_6({(~ (ACC2_10_acc_3_itm[15:12]))
      , 1'b1}) + conv_u2u_5_6({(ACC2_10_acc_3_itm[11:9]) , 1'b0 , (~ (ACC2_10_acc_3_itm[7]))})))))
      + conv_s2s_6_7(conv_u2s_5_6(readslicef_6_5_1((conv_u2u_5_6({(~ (ACC2_10_acc_3_itm[6]))
      , 2'b11 , (~ (ACC2_10_acc_3_itm[6])) , 1'b1}) + conv_u2u_5_6({(ACC2_10_acc_3_itm[7])
      , (ACC2_10_acc_3_itm[11:9]) , 1'b1})))) + conv_s2s_5_6({(ACC2_10_acc_3_itm[8])
      , 1'b0 , (ACC2_10_acc_3_itm[8]) , 1'b0 , (ACC2_10_acc_3_itm[8])}));
  assign acc_imod_4_sva = nl_acc_imod_4_sva[6:0];
  assign nl_FRAME_acc_42_sdt = ({(~ (acc_imod_4_sva[4])) , 2'b11 , (~ (acc_imod_4_sva[4]))})
      + conv_s2u_2_4(~ (acc_imod_4_sva[6:5]));
  assign FRAME_acc_42_sdt = nl_FRAME_acc_42_sdt[3:0];
  assign nl_ACC2_10_acc_2_itm = (conv_u2u_15_16(conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[229:220])
      + conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[259:250])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[289:280])
      + conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[19:10]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[49:40])
      + conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[79:70])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[109:100])
      + conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[139:130])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[169:160])
      + conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[199:190])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[229:220])
      + conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[259:250]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[289:280])
      + conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[19:10])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[49:40])
      + conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[79:70]))))) + conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[109:100])
      + conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[139:130])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[169:160])
      + conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[199:190]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[229:220])
      + conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[259:250])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[289:280])
      + conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[19:10])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[49:40])
      + conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[79:70])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[109:100])
      + conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[139:130]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[169:160])
      + conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[199:190])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[229:220])
      + conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[259:250])))))) + conv_u2u_15_16(conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[289:280])
      + conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[19:10])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[49:40])
      + conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[79:70]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[109:100])
      + conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[139:130])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[169:160])
      + conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[199:190])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[229:220])
      + conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[259:250])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[289:280])
      + conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[19:10]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[49:40])
      + conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[79:70])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[109:100])
      + conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[139:130]))))) + conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[169:160])
      + conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[199:190])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[229:220])
      + conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[259:250]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[289:280])
      + conv_u2u_10_11(regs_regs_slc_regs_regs_9_10_itm)) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_slc_regs_regs_9_11_itm)
      + conv_u2u_10_11(regs_regs_slc_regs_regs_9_12_itm)))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_slc_regs_regs_9_13_itm)
      + conv_u2u_10_11(regs_regs_slc_regs_regs_9_14_itm)) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_slc_regs_regs_9_15_itm)
      + conv_u2u_10_11(regs_regs_slc_regs_regs_9_16_itm))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_slc_regs_regs_9_17_itm)
      + conv_u2u_10_11(regs_regs_slc_regs_regs_9_18_itm)) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_slc_regs_regs_9_19_itm)
      + conv_u2u_10_11(vin_rsc_mgc_in_wire_d[19:10]))))))) + (conv_u2u_15_16(conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(vin_rsc_mgc_in_wire_d[79:70])
      + conv_u2u_10_11(vin_rsc_mgc_in_wire_d[109:100])) + conv_u2u_11_12(conv_u2u_10_11(vin_rsc_mgc_in_wire_d[139:130])
      + conv_u2u_10_11(vin_rsc_mgc_in_wire_d[169:160]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(vin_rsc_mgc_in_wire_d[199:190])
      + conv_u2u_10_11(vin_rsc_mgc_in_wire_d[229:220])) + conv_u2u_11_12(conv_u2u_10_11(vin_rsc_mgc_in_wire_d[259:250])
      + conv_u2u_10_11(vin_rsc_mgc_in_wire_d[289:280])))) + conv_u2u_12_14(conv_u2u_11_12(conv_u2u_10_11(vin_rsc_mgc_in_wire_d[49:40])
      + conv_u2u_10_11(reg_regs_regs_0_sva_cse[19:10])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_0_sva_cse[49:40])
      + conv_u2u_10_11(reg_regs_regs_0_sva_cse[79:70])))) + conv_u2u_13_15(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_0_sva_cse[109:100])
      + conv_u2u_10_11(reg_regs_regs_0_sva_cse[139:130])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_0_sva_cse[169:160])
      + conv_u2u_10_11(reg_regs_regs_0_sva_cse[199:190]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_0_sva_cse[229:220])
      + conv_u2u_10_11(reg_regs_regs_0_sva_cse[259:250])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_0_sva_cse[289:280])
      + conv_u2u_10_11(regs_regs_2_sva_1[19:10]))))) + conv_u2u_14_16(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_sva_1[49:40])
      + conv_u2u_10_11(regs_regs_2_sva_1[79:70])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_sva_1[109:100])
      + conv_u2u_10_11(regs_regs_2_sva_1[139:130]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_sva_1[169:160])
      + conv_u2u_10_11(regs_regs_2_sva_1[199:190])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_sva_1[229:220])
      + conv_u2u_10_11(regs_regs_2_sva_1[259:250])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_sva_1[289:280])
      + conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[19:10])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[49:40])
      + conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[79:70]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[109:100])
      + conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[139:130])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[169:160])
      + conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[199:190]))))));
  assign ACC2_10_acc_2_itm = nl_ACC2_10_acc_2_itm[15:0];
  assign nl_acc_imod_2_sva = conv_s2s_6_7(({2'b10 , (ACC2_10_acc_2_itm[5:2])}) +
      conv_u2s_5_6(readslicef_6_5_1((conv_u2u_5_6({(~ (ACC2_10_acc_2_itm[15:12]))
      , 1'b1}) + conv_u2u_5_6({(ACC2_10_acc_2_itm[11:9]) , 1'b0 , (~ (ACC2_10_acc_2_itm[7]))})))))
      + conv_s2s_6_7(conv_u2s_5_6(readslicef_6_5_1((conv_u2u_5_6({(~ (ACC2_10_acc_2_itm[6]))
      , 2'b11 , (~ (ACC2_10_acc_2_itm[6])) , 1'b1}) + conv_u2u_5_6({(ACC2_10_acc_2_itm[7])
      , (ACC2_10_acc_2_itm[11:9]) , 1'b1})))) + conv_s2s_5_6({(ACC2_10_acc_2_itm[8])
      , 1'b0 , (ACC2_10_acc_2_itm[8]) , 1'b0 , (ACC2_10_acc_2_itm[8])}));
  assign acc_imod_2_sva = nl_acc_imod_2_sva[6:0];
  assign nl_FRAME_acc_34_sdt = ({(~ (acc_imod_2_sva[4])) , 2'b11 , (~ (acc_imod_2_sva[4]))})
      + conv_s2u_2_4(~ (acc_imod_2_sva[6:5]));
  assign FRAME_acc_34_sdt = nl_FRAME_acc_34_sdt[3:0];
  assign nl_ACC2_10_acc_1_itm = (conv_u2u_15_16(conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[239:230])
      + conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[269:260])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[299:290])
      + conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[29:20]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[59:50])
      + conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[89:80])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[119:110])
      + conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[149:140])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[179:170])
      + conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[209:200])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[239:230])
      + conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[269:260]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_4_sva_1_cse[299:290])
      + conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[29:20])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[59:50])
      + conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[89:80]))))) + conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[119:110])
      + conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[149:140])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[179:170])
      + conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[209:200]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[239:230])
      + conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[269:260])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_5_sva_1_cse[299:290])
      + conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[29:20])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[59:50])
      + conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[89:80])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[119:110])
      + conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[149:140]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[179:170])
      + conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[209:200])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[239:230])
      + conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[269:260])))))) + conv_u2u_15_16(conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_6_sva_1_cse[299:290])
      + conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[29:20])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[59:50])
      + conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[89:80]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[119:110])
      + conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[149:140])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[179:170])
      + conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[209:200])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[239:230])
      + conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[269:260])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_7_sva_1_cse[299:290])
      + conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[29:20]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[59:50])
      + conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[89:80])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[119:110])
      + conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[149:140]))))) + conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[179:170])
      + conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[209:200])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[239:230])
      + conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[269:260]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_8_sva_1_cse[299:290])
      + conv_u2u_10_11(regs_regs_slc_regs_regs_9_itm)) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_slc_regs_regs_9_1_itm)
      + conv_u2u_10_11(regs_regs_slc_regs_regs_9_2_itm)))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_slc_regs_regs_9_3_itm)
      + conv_u2u_10_11(regs_regs_slc_regs_regs_9_4_itm)) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_slc_regs_regs_9_5_itm)
      + conv_u2u_10_11(regs_regs_slc_regs_regs_9_6_itm))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_slc_regs_regs_9_7_itm)
      + conv_u2u_10_11(regs_regs_slc_regs_regs_9_8_itm)) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_slc_regs_regs_9_9_itm)
      + conv_u2u_10_11(vin_rsc_mgc_in_wire_d[29:20]))))))) + (conv_u2u_15_16(conv_u2u_14_15(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(vin_rsc_mgc_in_wire_d[89:80])
      + conv_u2u_10_11(vin_rsc_mgc_in_wire_d[119:110])) + conv_u2u_11_12(conv_u2u_10_11(vin_rsc_mgc_in_wire_d[149:140])
      + conv_u2u_10_11(vin_rsc_mgc_in_wire_d[179:170]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(vin_rsc_mgc_in_wire_d[209:200])
      + conv_u2u_10_11(vin_rsc_mgc_in_wire_d[239:230])) + conv_u2u_11_12(conv_u2u_10_11(vin_rsc_mgc_in_wire_d[269:260])
      + conv_u2u_10_11(vin_rsc_mgc_in_wire_d[299:290])))) + conv_u2u_12_14(conv_u2u_11_12(conv_u2u_10_11(vin_rsc_mgc_in_wire_d[59:50])
      + conv_u2u_10_11(reg_regs_regs_0_sva_cse[29:20])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_0_sva_cse[59:50])
      + conv_u2u_10_11(reg_regs_regs_0_sva_cse[89:80])))) + conv_u2u_13_15(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_0_sva_cse[119:110])
      + conv_u2u_10_11(reg_regs_regs_0_sva_cse[149:140])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_0_sva_cse[179:170])
      + conv_u2u_10_11(reg_regs_regs_0_sva_cse[209:200]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_0_sva_cse[239:230])
      + conv_u2u_10_11(reg_regs_regs_0_sva_cse[269:260])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_0_sva_cse[299:290])
      + conv_u2u_10_11(regs_regs_2_sva_1[29:20]))))) + conv_u2u_14_16(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_sva_1[59:50])
      + conv_u2u_10_11(regs_regs_2_sva_1[89:80])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_sva_1[119:110])
      + conv_u2u_10_11(regs_regs_2_sva_1[149:140]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_sva_1[179:170])
      + conv_u2u_10_11(regs_regs_2_sva_1[209:200])) + conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_sva_1[239:230])
      + conv_u2u_10_11(regs_regs_2_sva_1[269:260])))) + conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(regs_regs_2_sva_1[299:290])
      + conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[29:20])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[59:50])
      + conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[89:80]))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[119:110])
      + conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[149:140])) + conv_u2u_11_12(conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[179:170])
      + conv_u2u_10_11(reg_regs_regs_3_sva_1_cse[209:200]))))));
  assign ACC2_10_acc_1_itm = nl_ACC2_10_acc_1_itm[15:0];
  assign nl_acc_imod_sva = conv_s2s_6_7(({2'b10 , (ACC2_10_acc_1_itm[5:2])}) + conv_u2s_5_6(readslicef_6_5_1((conv_u2u_5_6({(~
      (ACC2_10_acc_1_itm[15:12])) , 1'b1}) + conv_u2u_5_6({(ACC2_10_acc_1_itm[11:9])
      , 1'b0 , (~ (ACC2_10_acc_1_itm[7]))}))))) + conv_s2s_6_7(conv_u2s_5_6(readslicef_6_5_1((conv_u2u_5_6({(~
      (ACC2_10_acc_1_itm[6])) , 2'b11 , (~ (ACC2_10_acc_1_itm[6])) , 1'b1}) + conv_u2u_5_6({(ACC2_10_acc_1_itm[7])
      , (ACC2_10_acc_1_itm[11:9]) , 1'b1})))) + conv_s2s_5_6({(ACC2_10_acc_1_itm[8])
      , 1'b0 , (ACC2_10_acc_1_itm[8]) , 1'b0 , (ACC2_10_acc_1_itm[8])}));
  assign acc_imod_sva = nl_acc_imod_sva[6:0];
  assign nl_FRAME_acc_26_sdt = ({(~ (acc_imod_sva[4])) , 2'b11 , (~ (acc_imod_sva[4]))})
      + conv_s2u_2_4(~ (acc_imod_sva[6:5]));
  assign FRAME_acc_26_sdt = nl_FRAME_acc_26_sdt[3:0];
  always @(posedge clk or negedge arst_n) begin
    if ( ~ arst_n ) begin
      vout_rsc_mgc_out_stdreg_d <= 30'b0;
      FRAME_acc_24_itm_1 <= 7'b0;
      red_slc_red_5_sg1_12_itm_1 <= 3'b0;
      FRAME_acc_21_itm_1 <= 2'b0;
      FRAME_mul_itm_1 <= 10'b0;
      FRAME_acc_32_itm_1 <= 7'b0;
      green_slc_green_2_sg1_12_itm_1 <= 3'b0;
      FRAME_acc_29_itm_1 <= 2'b0;
      FRAME_mul_1_itm_1 <= 10'b0;
      FRAME_acc_40_itm_1 <= 7'b0;
      blue_slc_blue_5_sg1_12_itm_1 <= 3'b0;
      FRAME_acc_37_itm_1 <= 2'b0;
      FRAME_mul_2_itm_1 <= 10'b0;
      main_stage_0_2 <= 1'b0;
      reg_regs_regs_3_sva_1_cse <= 300'b0;
      reg_regs_regs_4_sva_1_cse <= 300'b0;
      reg_regs_regs_5_sva_1_cse <= 300'b0;
      reg_regs_regs_6_sva_1_cse <= 300'b0;
      reg_regs_regs_7_sva_1_cse <= 300'b0;
      reg_regs_regs_8_sva_1_cse <= 300'b0;
      regs_regs_slc_regs_regs_9_20_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_21_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_22_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_23_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_24_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_25_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_26_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_27_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_28_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_29_itm <= 10'b0;
      reg_regs_regs_0_sva_cse <= 300'b0;
      regs_regs_2_sva_1 <= 300'b0;
      regs_regs_slc_regs_regs_9_10_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_11_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_12_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_13_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_14_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_15_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_16_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_17_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_18_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_19_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_1_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_2_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_3_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_4_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_5_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_6_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_7_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_8_itm <= 10'b0;
      regs_regs_slc_regs_regs_9_9_itm <= 10'b0;
    end
    else begin
      if ( en ) begin
        vout_rsc_mgc_out_stdreg_d <= MUX_v_30_2_2({vout_rsc_mgc_out_stdreg_d , ({(signext_10_1(readslicef_11_1_10((({1'b1
            , (~ (conv_s2u_7_10(FRAME_acc_24_itm_1 + conv_s2s_5_7(conv_u2s_3_5(red_slc_red_5_sg1_12_itm_1)
            + conv_s2s_2_5(FRAME_acc_21_itm_1))) + FRAME_mul_itm_1))}) + 11'b1000000001))))
            , (conv_s2u_7_10(FRAME_acc_32_itm_1 + conv_s2s_5_7(conv_u2s_3_5(green_slc_green_2_sg1_12_itm_1)
            + conv_s2s_2_5(FRAME_acc_29_itm_1))) + FRAME_mul_1_itm_1) , (signext_10_1(readslicef_11_1_10((({1'b1
            , (~ (conv_s2u_7_10(FRAME_acc_40_itm_1 + conv_s2s_5_7(conv_u2s_3_5(blue_slc_blue_5_sg1_12_itm_1)
            + conv_s2s_2_5(FRAME_acc_37_itm_1))) + FRAME_mul_2_itm_1))}) + 11'b1000000001))))})},
            main_stage_0_2);
        FRAME_acc_24_itm_1 <= nl_FRAME_acc_24_itm_1[6:0];
        red_slc_red_5_sg1_12_itm_1 <= ACC2_10_acc_1_itm[11:9];
        FRAME_acc_21_itm_1 <= nl_FRAME_acc_21_itm_1[1:0];
        FRAME_mul_itm_1 <= nl_FRAME_mul_itm_1[9:0];
        FRAME_acc_32_itm_1 <= nl_FRAME_acc_32_itm_1[6:0];
        green_slc_green_2_sg1_12_itm_1 <= ACC2_10_acc_2_itm[11:9];
        FRAME_acc_29_itm_1 <= nl_FRAME_acc_29_itm_1[1:0];
        FRAME_mul_1_itm_1 <= nl_FRAME_mul_1_itm_1[9:0];
        FRAME_acc_40_itm_1 <= nl_FRAME_acc_40_itm_1[6:0];
        blue_slc_blue_5_sg1_12_itm_1 <= ACC2_10_acc_3_itm[11:9];
        FRAME_acc_37_itm_1 <= nl_FRAME_acc_37_itm_1[1:0];
        FRAME_mul_2_itm_1 <= nl_FRAME_mul_2_itm_1[9:0];
        main_stage_0_2 <= 1'b1;
        reg_regs_regs_3_sva_1_cse <= regs_regs_2_sva_1;
        reg_regs_regs_4_sva_1_cse <= reg_regs_regs_3_sva_1_cse;
        reg_regs_regs_5_sva_1_cse <= reg_regs_regs_4_sva_1_cse;
        reg_regs_regs_6_sva_1_cse <= reg_regs_regs_5_sva_1_cse;
        reg_regs_regs_7_sva_1_cse <= reg_regs_regs_6_sva_1_cse;
        reg_regs_regs_8_sva_1_cse <= reg_regs_regs_7_sva_1_cse;
        regs_regs_slc_regs_regs_9_20_itm <= reg_regs_regs_8_sva_1_cse[9:0];
        regs_regs_slc_regs_regs_9_21_itm <= reg_regs_regs_8_sva_1_cse[39:30];
        regs_regs_slc_regs_regs_9_22_itm <= reg_regs_regs_8_sva_1_cse[69:60];
        regs_regs_slc_regs_regs_9_23_itm <= reg_regs_regs_8_sva_1_cse[99:90];
        regs_regs_slc_regs_regs_9_24_itm <= reg_regs_regs_8_sva_1_cse[129:120];
        regs_regs_slc_regs_regs_9_25_itm <= reg_regs_regs_8_sva_1_cse[159:150];
        regs_regs_slc_regs_regs_9_26_itm <= reg_regs_regs_8_sva_1_cse[189:180];
        regs_regs_slc_regs_regs_9_27_itm <= reg_regs_regs_8_sva_1_cse[219:210];
        regs_regs_slc_regs_regs_9_28_itm <= reg_regs_regs_8_sva_1_cse[249:240];
        regs_regs_slc_regs_regs_9_29_itm <= reg_regs_regs_8_sva_1_cse[279:270];
        reg_regs_regs_0_sva_cse <= vin_rsc_mgc_in_wire_d;
        regs_regs_2_sva_1 <= reg_regs_regs_0_sva_cse;
        regs_regs_slc_regs_regs_9_10_itm <= reg_regs_regs_8_sva_1_cse[19:10];
        regs_regs_slc_regs_regs_9_11_itm <= reg_regs_regs_8_sva_1_cse[49:40];
        regs_regs_slc_regs_regs_9_12_itm <= reg_regs_regs_8_sva_1_cse[79:70];
        regs_regs_slc_regs_regs_9_13_itm <= reg_regs_regs_8_sva_1_cse[109:100];
        regs_regs_slc_regs_regs_9_14_itm <= reg_regs_regs_8_sva_1_cse[139:130];
        regs_regs_slc_regs_regs_9_15_itm <= reg_regs_regs_8_sva_1_cse[169:160];
        regs_regs_slc_regs_regs_9_16_itm <= reg_regs_regs_8_sva_1_cse[199:190];
        regs_regs_slc_regs_regs_9_17_itm <= reg_regs_regs_8_sva_1_cse[229:220];
        regs_regs_slc_regs_regs_9_18_itm <= reg_regs_regs_8_sva_1_cse[259:250];
        regs_regs_slc_regs_regs_9_19_itm <= reg_regs_regs_8_sva_1_cse[289:280];
        regs_regs_slc_regs_regs_9_itm <= reg_regs_regs_8_sva_1_cse[29:20];
        regs_regs_slc_regs_regs_9_1_itm <= reg_regs_regs_8_sva_1_cse[59:50];
        regs_regs_slc_regs_regs_9_2_itm <= reg_regs_regs_8_sva_1_cse[89:80];
        regs_regs_slc_regs_regs_9_3_itm <= reg_regs_regs_8_sva_1_cse[119:110];
        regs_regs_slc_regs_regs_9_4_itm <= reg_regs_regs_8_sva_1_cse[149:140];
        regs_regs_slc_regs_regs_9_5_itm <= reg_regs_regs_8_sva_1_cse[179:170];
        regs_regs_slc_regs_regs_9_6_itm <= reg_regs_regs_8_sva_1_cse[209:200];
        regs_regs_slc_regs_regs_9_7_itm <= reg_regs_regs_8_sva_1_cse[239:230];
        regs_regs_slc_regs_regs_9_8_itm <= reg_regs_regs_8_sva_1_cse[269:260];
        regs_regs_slc_regs_regs_9_9_itm <= reg_regs_regs_8_sva_1_cse[299:290];
      end
    end
  end
  assign nl_FRAME_acc_24_itm_1  = conv_u2s_5_7({(ACC2_10_acc_1_itm[11:8]) , (ACC2_10_acc_1_itm[6])})
      + conv_s2s_3_7(conv_u2s_2_3(conv_u2u_1_2(ACC2_10_acc_1_itm[8]) + conv_u2u_1_2(acc_imod_sva[4]))
      + conv_s2s_2_3(acc_imod_sva[6:5]));
  assign nl_FRAME_acc_21_itm_1  = conv_s2s_1_2(readslicef_6_1_5((({(conv_s2u_4_5({(acc_imod_sva[6:5])
      , 2'b1}) + conv_u2u_3_5(FRAME_acc_26_sdt[3:1])) , (FRAME_acc_26_sdt[0])}) +
      conv_s2s_5_6({1'b1 , (acc_imod_sva[3:0])})))) + conv_u2s_1_2(ACC2_10_acc_1_itm[7]);
  assign nl_FRAME_mul_itm_1  = conv_u2u_4_10(ACC2_10_acc_1_itm[15:12]) * 10'b101001;
  assign nl_FRAME_acc_32_itm_1  = conv_u2s_5_7({(ACC2_10_acc_2_itm[11:8]) , (ACC2_10_acc_2_itm[6])})
      + conv_s2s_3_7(conv_u2s_2_3(conv_u2u_1_2(ACC2_10_acc_2_itm[8]) + conv_u2u_1_2(acc_imod_2_sva[4]))
      + conv_s2s_2_3(acc_imod_2_sva[6:5]));
  assign nl_FRAME_acc_29_itm_1  = conv_s2s_1_2(readslicef_6_1_5((({(conv_s2u_4_5({(acc_imod_2_sva[6:5])
      , 2'b1}) + conv_u2u_3_5(FRAME_acc_34_sdt[3:1])) , (FRAME_acc_34_sdt[0])}) +
      conv_s2s_5_6({1'b1 , (acc_imod_2_sva[3:0])})))) + conv_u2s_1_2(ACC2_10_acc_2_itm[7]);
  assign nl_FRAME_mul_1_itm_1  = conv_u2u_4_10(ACC2_10_acc_2_itm[15:12]) * 10'b101001;
  assign nl_FRAME_acc_40_itm_1  = conv_u2s_5_7({(ACC2_10_acc_3_itm[11:8]) , (ACC2_10_acc_3_itm[6])})
      + conv_s2s_3_7(conv_u2s_2_3(conv_u2u_1_2(ACC2_10_acc_3_itm[8]) + conv_u2u_1_2(acc_imod_4_sva[4]))
      + conv_s2s_2_3(acc_imod_4_sva[6:5]));
  assign nl_FRAME_acc_37_itm_1  = conv_s2s_1_2(readslicef_6_1_5((({(conv_s2u_4_5({(acc_imod_4_sva[6:5])
      , 2'b1}) + conv_u2u_3_5(FRAME_acc_42_sdt[3:1])) , (FRAME_acc_42_sdt[0])}) +
      conv_s2s_5_6({1'b1 , (acc_imod_4_sva[3:0])})))) + conv_u2s_1_2(ACC2_10_acc_3_itm[7]);
  assign nl_FRAME_mul_2_itm_1  = conv_u2u_4_10(ACC2_10_acc_3_itm[15:12]) * 10'b101001;

  function [4:0] readslicef_6_5_1;
    input [5:0] vector;
    reg [5:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_6_5_1 = tmp[4:0];
  end
  endfunction


  function [29:0] MUX_v_30_2_2;
    input [59:0] inputs;
    input [0:0] sel;
    reg [29:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[59:30];
      end
      1'b1 : begin
        result = inputs[29:0];
      end
      default : begin
        result = inputs[59:30];
      end
    endcase
    MUX_v_30_2_2 = result;
  end
  endfunction


  function [0:0] readslicef_11_1_10;
    input [10:0] vector;
    reg [10:0] tmp;
  begin
    tmp = vector >> 10;
    readslicef_11_1_10 = tmp[0:0];
  end
  endfunction


  function [9:0] signext_10_1;
    input [0:0] vector;
  begin
    signext_10_1= {{9{vector[0]}}, vector};
  end
  endfunction


  function [0:0] readslicef_6_1_5;
    input [5:0] vector;
    reg [5:0] tmp;
  begin
    tmp = vector >> 5;
    readslicef_6_1_5 = tmp[0:0];
  end
  endfunction


  function  [15:0] conv_u2u_15_16 ;
    input [14:0]  vector ;
  begin
    conv_u2u_15_16 = {1'b0, vector};
  end
  endfunction


  function  [14:0] conv_u2u_14_15 ;
    input [13:0]  vector ;
  begin
    conv_u2u_14_15 = {1'b0, vector};
  end
  endfunction


  function  [13:0] conv_u2u_13_14 ;
    input [12:0]  vector ;
  begin
    conv_u2u_13_14 = {1'b0, vector};
  end
  endfunction


  function  [12:0] conv_u2u_12_13 ;
    input [11:0]  vector ;
  begin
    conv_u2u_12_13 = {1'b0, vector};
  end
  endfunction


  function  [11:0] conv_u2u_11_12 ;
    input [10:0]  vector ;
  begin
    conv_u2u_11_12 = {1'b0, vector};
  end
  endfunction


  function  [10:0] conv_u2u_10_11 ;
    input [9:0]  vector ;
  begin
    conv_u2u_10_11 = {1'b0, vector};
  end
  endfunction


  function  [13:0] conv_u2u_12_14 ;
    input [11:0]  vector ;
  begin
    conv_u2u_12_14 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [14:0] conv_u2u_13_15 ;
    input [12:0]  vector ;
  begin
    conv_u2u_13_15 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [15:0] conv_u2u_14_16 ;
    input [13:0]  vector ;
  begin
    conv_u2u_14_16 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [6:0] conv_s2s_6_7 ;
    input signed [5:0]  vector ;
  begin
    conv_s2s_6_7 = {vector[5], vector};
  end
  endfunction


  function signed [5:0] conv_u2s_5_6 ;
    input [4:0]  vector ;
  begin
    conv_u2s_5_6 = {1'b0, vector};
  end
  endfunction


  function  [5:0] conv_u2u_5_6 ;
    input [4:0]  vector ;
  begin
    conv_u2u_5_6 = {1'b0, vector};
  end
  endfunction


  function signed [5:0] conv_s2s_5_6 ;
    input signed [4:0]  vector ;
  begin
    conv_s2s_5_6 = {vector[4], vector};
  end
  endfunction


  function  [3:0] conv_s2u_2_4 ;
    input signed [1:0]  vector ;
  begin
    conv_s2u_2_4 = {{2{vector[1]}}, vector};
  end
  endfunction


  function  [9:0] conv_s2u_7_10 ;
    input signed [6:0]  vector ;
  begin
    conv_s2u_7_10 = {{3{vector[6]}}, vector};
  end
  endfunction


  function signed [6:0] conv_s2s_5_7 ;
    input signed [4:0]  vector ;
  begin
    conv_s2s_5_7 = {{2{vector[4]}}, vector};
  end
  endfunction


  function signed [4:0] conv_u2s_3_5 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_5 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [4:0] conv_s2s_2_5 ;
    input signed [1:0]  vector ;
  begin
    conv_s2s_2_5 = {{3{vector[1]}}, vector};
  end
  endfunction


  function signed [6:0] conv_u2s_5_7 ;
    input [4:0]  vector ;
  begin
    conv_u2s_5_7 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [6:0] conv_s2s_3_7 ;
    input signed [2:0]  vector ;
  begin
    conv_s2s_3_7 = {{4{vector[2]}}, vector};
  end
  endfunction


  function signed [2:0] conv_u2s_2_3 ;
    input [1:0]  vector ;
  begin
    conv_u2s_2_3 = {1'b0, vector};
  end
  endfunction


  function  [1:0] conv_u2u_1_2 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_2 = {1'b0, vector};
  end
  endfunction


  function signed [2:0] conv_s2s_2_3 ;
    input signed [1:0]  vector ;
  begin
    conv_s2s_2_3 = {vector[1], vector};
  end
  endfunction


  function signed [1:0] conv_s2s_1_2 ;
    input signed [0:0]  vector ;
  begin
    conv_s2s_1_2 = {vector[0], vector};
  end
  endfunction


  function  [4:0] conv_s2u_4_5 ;
    input signed [3:0]  vector ;
  begin
    conv_s2u_4_5 = {vector[3], vector};
  end
  endfunction


  function  [4:0] conv_u2u_3_5 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_5 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [1:0] conv_u2s_1_2 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_2 = {1'b0, vector};
  end
  endfunction


  function  [9:0] conv_u2u_4_10 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_10 = {{6{1'b0}}, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    mean_vga
//  Generated from file(s):
//    2) $PROJECT_HOME/blur.cpp
// ------------------------------------------------------------------


module mean_vga (
  vin_rsc_z, vout_rsc_z, clk, en, arst_n
);
  input [299:0] vin_rsc_z;
  output [29:0] vout_rsc_z;
  input clk;
  input en;
  input arst_n;


  // Interconnect Declarations
  wire [299:0] vin_rsc_mgc_in_wire_d;
  wire [29:0] vout_rsc_mgc_out_stdreg_d;


  // Interconnect Declarations for Component Instantiations 
  mgc_in_wire #(.rscid(1),
  .width(300)) vin_rsc_mgc_in_wire (
      .d(vin_rsc_mgc_in_wire_d),
      .z(vin_rsc_z)
    );
  mgc_out_stdreg #(.rscid(2),
  .width(30)) vout_rsc_mgc_out_stdreg (
      .d(vout_rsc_mgc_out_stdreg_d),
      .z(vout_rsc_z)
    );
  mean_vga_core mean_vga_core_inst (
      .clk(clk),
      .en(en),
      .arst_n(arst_n),
      .vin_rsc_mgc_in_wire_d(vin_rsc_mgc_in_wire_d),
      .vout_rsc_mgc_out_stdreg_d(vout_rsc_mgc_out_stdreg_d)
    );
endmodule



