
Game_Borges_Invaders_STM32F103C8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057f0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ac  08005900  08005900  00015900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005eac  08005eac  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08005eac  08005eac  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005eac  08005eac  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005eac  08005eac  00015eac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005eb0  08005eb0  00015eb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08005eb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b84  2000007c  08005f30  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003c00  08005f30  00023c00  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012f24  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003254  00000000  00000000  00032fc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001168  00000000  00000000  00036220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fe0  00000000  00000000  00037388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a580  00000000  00000000  00038368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014448  00000000  00000000  000528e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000963ea  00000000  00000000  00066d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fd11a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004970  00000000  00000000  000fd16c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000007c 	.word	0x2000007c
 800012c:	00000000 	.word	0x00000000
 8000130:	080058e8 	.word	0x080058e8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000080 	.word	0x20000080
 800014c:	080058e8 	.word	0x080058e8

08000150 <cmd_LCD>:
//----------------------------------------------------------------------------------------------
/*	There are two memory banks in the LCD, data/RAM and commands. This
	function sets the DC pin high or low depending, and then sends the data byte */
//----------------------------------------------------------------------------------------------
void cmd_LCD(uint32_t data) 
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b084      	sub	sp, #16
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
	uint32_t i=8;
 8000158:	2308      	movs	r3, #8
 800015a:	60fb      	str	r3, [r7, #12]
	
	CLR_DC();					// comando para o LCD
 800015c:	2200      	movs	r2, #0
 800015e:	2120      	movs	r1, #32
 8000160:	481d      	ldr	r0, [pc, #116]	; (80001d8 <cmd_LCD+0x88>)
 8000162:	f003 f98e 	bl	8003482 <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 8000166:	2200      	movs	r2, #0
 8000168:	2140      	movs	r1, #64	; 0x40
 800016a:	481b      	ldr	r0, [pc, #108]	; (80001d8 <cmd_LCD+0x88>)
 800016c:	f003 f989 	bl	8003482 <HAL_GPIO_WritePin>
	do								// MSB primeiro
	{	i--;
 8000170:	68fb      	ldr	r3, [r7, #12]
 8000172:	3b01      	subs	r3, #1
 8000174:	60fb      	str	r3, [r7, #12]
		if(tst_bit(data,i))
 8000176:	2201      	movs	r2, #1
 8000178:	68fb      	ldr	r3, [r7, #12]
 800017a:	fa02 f303 	lsl.w	r3, r2, r3
 800017e:	461a      	mov	r2, r3
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	4013      	ands	r3, r2
 8000184:	2b00      	cmp	r3, #0
 8000186:	d005      	beq.n	8000194 <cmd_LCD+0x44>
			SET_DIN();
 8000188:	2201      	movs	r2, #1
 800018a:	2110      	movs	r1, #16
 800018c:	4812      	ldr	r0, [pc, #72]	; (80001d8 <cmd_LCD+0x88>)
 800018e:	f003 f978 	bl	8003482 <HAL_GPIO_WritePin>
 8000192:	e004      	b.n	800019e <cmd_LCD+0x4e>
		else
			CLR_DIN();
 8000194:	2200      	movs	r2, #0
 8000196:	2110      	movs	r1, #16
 8000198:	480f      	ldr	r0, [pc, #60]	; (80001d8 <cmd_LCD+0x88>)
 800019a:	f003 f972 	bl	8003482 <HAL_GPIO_WritePin>
		PULSO_CLK();
 800019e:	2001      	movs	r0, #1
 80001a0:	f000 fb7e 	bl	80008a0 <atraso_us>
 80001a4:	2201      	movs	r2, #1
 80001a6:	2108      	movs	r1, #8
 80001a8:	480b      	ldr	r0, [pc, #44]	; (80001d8 <cmd_LCD+0x88>)
 80001aa:	f003 f96a 	bl	8003482 <HAL_GPIO_WritePin>
 80001ae:	2001      	movs	r0, #1
 80001b0:	f000 fb76 	bl	80008a0 <atraso_us>
 80001b4:	2200      	movs	r2, #0
 80001b6:	2108      	movs	r1, #8
 80001b8:	4807      	ldr	r0, [pc, #28]	; (80001d8 <cmd_LCD+0x88>)
 80001ba:	f003 f962 	bl	8003482 <HAL_GPIO_WritePin>
		
	}while(i!=0);
 80001be:	68fb      	ldr	r3, [r7, #12]
 80001c0:	2b00      	cmp	r3, #0
 80001c2:	d1d5      	bne.n	8000170 <cmd_LCD+0x20>
	
	SET_CE();
 80001c4:	2201      	movs	r2, #1
 80001c6:	2140      	movs	r1, #64	; 0x40
 80001c8:	4803      	ldr	r0, [pc, #12]	; (80001d8 <cmd_LCD+0x88>)
 80001ca:	f003 f95a 	bl	8003482 <HAL_GPIO_WritePin>
}
 80001ce:	bf00      	nop
 80001d0:	3710      	adds	r7, #16
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}
 80001d6:	bf00      	nop
 80001d8:	40010800 	.word	0x40010800

080001dc <data_LCD>:
//----------------------------------------------------------------------------------------------
void data_LCD(uint32_t data)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	b084      	sub	sp, #16
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
	uint32_t i=8;
 80001e4:	2308      	movs	r3, #8
 80001e6:	60fb      	str	r3, [r7, #12]
	
	SET_DC();					// dado para o LCD
 80001e8:	2201      	movs	r2, #1
 80001ea:	2120      	movs	r1, #32
 80001ec:	481d      	ldr	r0, [pc, #116]	; (8000264 <data_LCD+0x88>)
 80001ee:	f003 f948 	bl	8003482 <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 80001f2:	2200      	movs	r2, #0
 80001f4:	2140      	movs	r1, #64	; 0x40
 80001f6:	481b      	ldr	r0, [pc, #108]	; (8000264 <data_LCD+0x88>)
 80001f8:	f003 f943 	bl	8003482 <HAL_GPIO_WritePin>
	do								// MSB primeiro
	{	i--;
 80001fc:	68fb      	ldr	r3, [r7, #12]
 80001fe:	3b01      	subs	r3, #1
 8000200:	60fb      	str	r3, [r7, #12]
		if(tst_bit(data,i))
 8000202:	2201      	movs	r2, #1
 8000204:	68fb      	ldr	r3, [r7, #12]
 8000206:	fa02 f303 	lsl.w	r3, r2, r3
 800020a:	461a      	mov	r2, r3
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	4013      	ands	r3, r2
 8000210:	2b00      	cmp	r3, #0
 8000212:	d005      	beq.n	8000220 <data_LCD+0x44>
			SET_DIN();
 8000214:	2201      	movs	r2, #1
 8000216:	2110      	movs	r1, #16
 8000218:	4812      	ldr	r0, [pc, #72]	; (8000264 <data_LCD+0x88>)
 800021a:	f003 f932 	bl	8003482 <HAL_GPIO_WritePin>
 800021e:	e004      	b.n	800022a <data_LCD+0x4e>
		else
			CLR_DIN();
 8000220:	2200      	movs	r2, #0
 8000222:	2110      	movs	r1, #16
 8000224:	480f      	ldr	r0, [pc, #60]	; (8000264 <data_LCD+0x88>)
 8000226:	f003 f92c 	bl	8003482 <HAL_GPIO_WritePin>
		PULSO_CLK();
 800022a:	2001      	movs	r0, #1
 800022c:	f000 fb38 	bl	80008a0 <atraso_us>
 8000230:	2201      	movs	r2, #1
 8000232:	2108      	movs	r1, #8
 8000234:	480b      	ldr	r0, [pc, #44]	; (8000264 <data_LCD+0x88>)
 8000236:	f003 f924 	bl	8003482 <HAL_GPIO_WritePin>
 800023a:	2001      	movs	r0, #1
 800023c:	f000 fb30 	bl	80008a0 <atraso_us>
 8000240:	2200      	movs	r2, #0
 8000242:	2108      	movs	r1, #8
 8000244:	4807      	ldr	r0, [pc, #28]	; (8000264 <data_LCD+0x88>)
 8000246:	f003 f91c 	bl	8003482 <HAL_GPIO_WritePin>
		
	}while(i!=0);
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	2b00      	cmp	r3, #0
 800024e:	d1d5      	bne.n	80001fc <data_LCD+0x20>
	
	SET_CE();
 8000250:	2201      	movs	r2, #1
 8000252:	2140      	movs	r1, #64	; 0x40
 8000254:	4803      	ldr	r0, [pc, #12]	; (8000264 <data_LCD+0x88>)
 8000256:	f003 f914 	bl	8003482 <HAL_GPIO_WritePin>
}
 800025a:	bf00      	nop
 800025c:	3710      	adds	r7, #16
 800025e:	46bd      	mov	sp, r7
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	40010800 	.word	0x40010800

08000268 <inic_LCD>:
//----------------------------------------------------------------------------------------------- 
void inic_LCD() 
{	
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
	// Reset the LCD to a known state
	CLR_RST();
 800026c:	2200      	movs	r2, #0
 800026e:	2180      	movs	r1, #128	; 0x80
 8000270:	480f      	ldr	r0, [pc, #60]	; (80002b0 <inic_LCD+0x48>)
 8000272:	f003 f906 	bl	8003482 <HAL_GPIO_WritePin>
	atraso_us(10);
 8000276:	200a      	movs	r0, #10
 8000278:	f000 fb12 	bl	80008a0 <atraso_us>
	SET_RST();
 800027c:	2201      	movs	r2, #1
 800027e:	2180      	movs	r1, #128	; 0x80
 8000280:	480b      	ldr	r0, [pc, #44]	; (80002b0 <inic_LCD+0x48>)
 8000282:	f003 f8fe 	bl	8003482 <HAL_GPIO_WritePin>

	cmd_LCD(0x21);			//Tell LCD that extended commands follow
 8000286:	2021      	movs	r0, #33	; 0x21
 8000288:	f7ff ff62 	bl	8000150 <cmd_LCD>
	cmd_LCD(0xB0);			//Set LCD Vop (Contrast): Try 0xB1(good @ 3.3V) or 0xBF if your display is too dark
 800028c:	20b0      	movs	r0, #176	; 0xb0
 800028e:	f7ff ff5f 	bl	8000150 <cmd_LCD>
	cmd_LCD(0x04);			//Set Temp coefficent
 8000292:	2004      	movs	r0, #4
 8000294:	f7ff ff5c 	bl	8000150 <cmd_LCD>
	cmd_LCD(0x14);			//LCD bias mode 1:48: Try 0x13 or 0x14
 8000298:	2014      	movs	r0, #20
 800029a:	f7ff ff59 	bl	8000150 <cmd_LCD>

	cmd_LCD(0x20);			//We must send 0x20 before modifying the display control mode
 800029e:	2020      	movs	r0, #32
 80002a0:	f7ff ff56 	bl	8000150 <cmd_LCD>
	cmd_LCD(0x0C);			//Set display control, normal mode. 0x0D for inverse
 80002a4:	200c      	movs	r0, #12
 80002a6:	f7ff ff53 	bl	8000150 <cmd_LCD>
}
 80002aa:	bf00      	nop
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	bf00      	nop
 80002b0:	40010800 	.word	0x40010800

080002b4 <goto_XY>:
//----------------------------------------------------------------------------------------------- 
void goto_XY(uint32_t x, uint32_t y)  // 0<=x<=83  0<=y<=5
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
 80002bc:	6039      	str	r1, [r7, #0]
	if(y>5)	y=5;
 80002be:	683b      	ldr	r3, [r7, #0]
 80002c0:	2b05      	cmp	r3, #5
 80002c2:	d901      	bls.n	80002c8 <goto_XY+0x14>
 80002c4:	2305      	movs	r3, #5
 80002c6:	603b      	str	r3, [r7, #0]
	if(x>84)	x=83;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	2b54      	cmp	r3, #84	; 0x54
 80002cc:	d901      	bls.n	80002d2 <goto_XY+0x1e>
 80002ce:	2353      	movs	r3, #83	; 0x53
 80002d0:	607b      	str	r3, [r7, #4]
  
	indice_fb =  x + (84*y);		// indice para ser empregado no fb
 80002d2:	683b      	ldr	r3, [r7, #0]
 80002d4:	2254      	movs	r2, #84	; 0x54
 80002d6:	fb03 f202 	mul.w	r2, r3, r2
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	4413      	add	r3, r2
 80002de:	4a03      	ldr	r2, [pc, #12]	; (80002ec <goto_XY+0x38>)
 80002e0:	6013      	str	r3, [r2, #0]
}
 80002e2:	bf00      	nop
 80002e4:	370c      	adds	r7, #12
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bc80      	pop	{r7}
 80002ea:	4770      	bx	lr
 80002ec:	20000290 	.word	0x20000290

080002f0 <escreve2fb>:
//----------------------------------------------------------------------------------------------- 
void escreve2fb(unsigned char imagem[])				// altera o frame buffer, uso para cópia de figura
{
 80002f0:	b480      	push	{r7}
 80002f2:	b085      	sub	sp, #20
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
	uint32_t i;
	
	for(i=0; i<504; i++)
 80002f8:	2300      	movs	r3, #0
 80002fa:	60fb      	str	r3, [r7, #12]
 80002fc:	e00b      	b.n	8000316 <escreve2fb+0x26>
		fb[i]= imagem[i];
 80002fe:	687a      	ldr	r2, [r7, #4]
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	4413      	add	r3, r2
 8000304:	7819      	ldrb	r1, [r3, #0]
 8000306:	4a09      	ldr	r2, [pc, #36]	; (800032c <escreve2fb+0x3c>)
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	4413      	add	r3, r2
 800030c:	460a      	mov	r2, r1
 800030e:	701a      	strb	r2, [r3, #0]
	for(i=0; i<504; i++)
 8000310:	68fb      	ldr	r3, [r7, #12]
 8000312:	3301      	adds	r3, #1
 8000314:	60fb      	str	r3, [r7, #12]
 8000316:	68fb      	ldr	r3, [r7, #12]
 8000318:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 800031c:	d3ef      	bcc.n	80002fe <escreve2fb+0xe>
}
 800031e:	bf00      	nop
 8000320:	bf00      	nop
 8000322:	3714      	adds	r7, #20
 8000324:	46bd      	mov	sp, r7
 8000326:	bc80      	pop	{r7}
 8000328:	4770      	bx	lr
 800032a:	bf00      	nop
 800032c:	20000098 	.word	0x20000098

08000330 <imprime_LCD>:
//----------------------------------------------------------------------------------------------- 
void imprime_LCD()		// desenha em todo o LCD
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
	uint32_t i;
	
	for (i=0 ; i < 504 ; i++)
 8000336:	2300      	movs	r3, #0
 8000338:	607b      	str	r3, [r7, #4]
 800033a:	e009      	b.n	8000350 <imprime_LCD+0x20>
		data_LCD(fb[i]);
 800033c:	4a09      	ldr	r2, [pc, #36]	; (8000364 <imprime_LCD+0x34>)
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	4413      	add	r3, r2
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	4618      	mov	r0, r3
 8000346:	f7ff ff49 	bl	80001dc <data_LCD>
	for (i=0 ; i < 504 ; i++)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	3301      	adds	r3, #1
 800034e:	607b      	str	r3, [r7, #4]
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8000356:	d3f1      	bcc.n	800033c <imprime_LCD+0xc>
}
 8000358:	bf00      	nop
 800035a:	bf00      	nop
 800035c:	3708      	adds	r7, #8
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	20000098 	.word	0x20000098

08000368 <caractere_LCD>:
/* This function takes in a character, looks it up in the font table/array and writes it to the screen
 * each character is 8 bits tall and 5 bits wide. We pad one blank column of pixels on each side of 
 * the character for readability.																	
 * Os caracteres só podem ser escritos na linha correspondente ao banco	(0-5)							*/
void caractere_LCD(char character) 
{
 8000368:	b480      	push	{r7}
 800036a:	b085      	sub	sp, #20
 800036c:	af00      	add	r7, sp, #0
 800036e:	4603      	mov	r3, r0
 8000370:	71fb      	strb	r3, [r7, #7]
	uint32_t i;
	
	fb[indice_fb] = 0x00;		//Blank vertical line padding
 8000372:	4b18      	ldr	r3, [pc, #96]	; (80003d4 <caractere_LCD+0x6c>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	4a18      	ldr	r2, [pc, #96]	; (80003d8 <caractere_LCD+0x70>)
 8000378:	2100      	movs	r1, #0
 800037a:	54d1      	strb	r1, [r2, r3]
	indice_fb++;
 800037c:	4b15      	ldr	r3, [pc, #84]	; (80003d4 <caractere_LCD+0x6c>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	3301      	adds	r3, #1
 8000382:	4a14      	ldr	r2, [pc, #80]	; (80003d4 <caractere_LCD+0x6c>)
 8000384:	6013      	str	r3, [r2, #0]

	for( i= 0 ; i < 5 ; i++)
 8000386:	2300      	movs	r3, #0
 8000388:	60fb      	str	r3, [r7, #12]
 800038a:	e016      	b.n	80003ba <caractere_LCD+0x52>
	{
		fb[indice_fb] = ASCII[character - 0x20][i];//0x20 is the ASCII character for Space (' '). The font table starts with this character
 800038c:	79fb      	ldrb	r3, [r7, #7]
 800038e:	f1a3 0220 	sub.w	r2, r3, #32
 8000392:	4b10      	ldr	r3, [pc, #64]	; (80003d4 <caractere_LCD+0x6c>)
 8000394:	6819      	ldr	r1, [r3, #0]
 8000396:	4811      	ldr	r0, [pc, #68]	; (80003dc <caractere_LCD+0x74>)
 8000398:	4613      	mov	r3, r2
 800039a:	009b      	lsls	r3, r3, #2
 800039c:	4413      	add	r3, r2
 800039e:	18c2      	adds	r2, r0, r3
 80003a0:	68fb      	ldr	r3, [r7, #12]
 80003a2:	4413      	add	r3, r2
 80003a4:	781a      	ldrb	r2, [r3, #0]
 80003a6:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <caractere_LCD+0x70>)
 80003a8:	545a      	strb	r2, [r3, r1]
		indice_fb++;
 80003aa:	4b0a      	ldr	r3, [pc, #40]	; (80003d4 <caractere_LCD+0x6c>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	3301      	adds	r3, #1
 80003b0:	4a08      	ldr	r2, [pc, #32]	; (80003d4 <caractere_LCD+0x6c>)
 80003b2:	6013      	str	r3, [r2, #0]
	for( i= 0 ; i < 5 ; i++)
 80003b4:	68fb      	ldr	r3, [r7, #12]
 80003b6:	3301      	adds	r3, #1
 80003b8:	60fb      	str	r3, [r7, #12]
 80003ba:	68fb      	ldr	r3, [r7, #12]
 80003bc:	2b04      	cmp	r3, #4
 80003be:	d9e5      	bls.n	800038c <caractere_LCD+0x24>
	}
	
	fb[indice_fb] = 0x00; //Blank vertical line padding
 80003c0:	4b04      	ldr	r3, [pc, #16]	; (80003d4 <caractere_LCD+0x6c>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	4a04      	ldr	r2, [pc, #16]	; (80003d8 <caractere_LCD+0x70>)
 80003c6:	2100      	movs	r1, #0
 80003c8:	54d1      	strb	r1, [r2, r3]
}
 80003ca:	bf00      	nop
 80003cc:	3714      	adds	r7, #20
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bc80      	pop	{r7}
 80003d2:	4770      	bx	lr
 80003d4:	20000290 	.word	0x20000290
 80003d8:	20000098 	.word	0x20000098
 80003dc:	08005984 	.word	0x08005984

080003e0 <string_LCD>:
//----------------------------------------------------------------------------------------------- 
void string_LCD(char *msg)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b082      	sub	sp, #8
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
	while(*msg)
 80003e8:	e006      	b.n	80003f8 <string_LCD+0x18>
		caractere_LCD(*msg++);
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	1c5a      	adds	r2, r3, #1
 80003ee:	607a      	str	r2, [r7, #4]
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	4618      	mov	r0, r3
 80003f4:	f7ff ffb8 	bl	8000368 <caractere_LCD>
	while(*msg)
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d1f4      	bne.n	80003ea <string_LCD+0xa>
}
 8000400:	bf00      	nop
 8000402:	bf00      	nop
 8000404:	3708      	adds	r7, #8
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}
	...

0800040c <limpa_LCD>:

}
//----------------------------------------------------------------------------------------------- 
//Clears the LCD by writing zeros to the entire screen
void limpa_LCD() 
{
 800040c:	b480      	push	{r7}
 800040e:	b083      	sub	sp, #12
 8000410:	af00      	add	r7, sp, #0
	uint32_t i;
	
	for ( i= 0 ; i < 504 ; i++)
 8000412:	2300      	movs	r3, #0
 8000414:	607b      	str	r3, [r7, #4]
 8000416:	e007      	b.n	8000428 <limpa_LCD+0x1c>
		fb[i] = 0x00;
 8000418:	4a08      	ldr	r2, [pc, #32]	; (800043c <limpa_LCD+0x30>)
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	4413      	add	r3, r2
 800041e:	2200      	movs	r2, #0
 8000420:	701a      	strb	r2, [r3, #0]
	for ( i= 0 ; i < 504 ; i++)
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	3301      	adds	r3, #1
 8000426:	607b      	str	r3, [r7, #4]
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 800042e:	d3f3      	bcc.n	8000418 <limpa_LCD+0xc>
}
 8000430:	bf00      	nop
 8000432:	bf00      	nop
 8000434:	370c      	adds	r7, #12
 8000436:	46bd      	mov	sp, r7
 8000438:	bc80      	pop	{r7}
 800043a:	4770      	bx	lr
 800043c:	20000098 	.word	0x20000098

08000440 <desenha_pixel>:
// Desenha pixel 
//----------------------------------------------------------------------------------------------- 
void desenha_pixel(uint32_t x,				/* ponto horizontal para o pixel: 0 -> 83 (esq -> dir)	*/
				   uint32_t y,				/* ponto vertical para o pixel: 0 -> 47 (cima -> baixo)	*/
				   uint32_t propr)			/* 0 =  apaga pixel, 1 = liga pixel				*/
{
 8000440:	b480      	push	{r7}
 8000442:	b087      	sub	sp, #28
 8000444:	af00      	add	r7, sp, #0
 8000446:	60f8      	str	r0, [r7, #12]
 8000448:	60b9      	str	r1, [r7, #8]
 800044a:	607a      	str	r2, [r7, #4]
	uint32_t i;
	
	if(x>83)	x=83;
 800044c:	68fb      	ldr	r3, [r7, #12]
 800044e:	2b53      	cmp	r3, #83	; 0x53
 8000450:	d901      	bls.n	8000456 <desenha_pixel+0x16>
 8000452:	2353      	movs	r3, #83	; 0x53
 8000454:	60fb      	str	r3, [r7, #12]
	if(y>47)	y=47;
 8000456:	68bb      	ldr	r3, [r7, #8]
 8000458:	2b2f      	cmp	r3, #47	; 0x2f
 800045a:	d901      	bls.n	8000460 <desenha_pixel+0x20>
 800045c:	232f      	movs	r3, #47	; 0x2f
 800045e:	60bb      	str	r3, [r7, #8]
	
	i = x + (84*(y/8));		/* determinação do indice do byte a ser alterado [0 - 503]	*/
 8000460:	68bb      	ldr	r3, [r7, #8]
 8000462:	08db      	lsrs	r3, r3, #3
 8000464:	2254      	movs	r2, #84	; 0x54
 8000466:	fb02 f303 	mul.w	r3, r2, r3
 800046a:	68fa      	ldr	r2, [r7, #12]
 800046c:	4413      	add	r3, r2
 800046e:	617b      	str	r3, [r7, #20]
	
	if(propr==0)
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	2b00      	cmp	r3, #0
 8000474:	d116      	bne.n	80004a4 <desenha_pixel+0x64>
		clr_bit(fb[i],y%8);
 8000476:	4a18      	ldr	r2, [pc, #96]	; (80004d8 <desenha_pixel+0x98>)
 8000478:	697b      	ldr	r3, [r7, #20]
 800047a:	4413      	add	r3, r2
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	b25a      	sxtb	r2, r3
 8000480:	68bb      	ldr	r3, [r7, #8]
 8000482:	f003 0307 	and.w	r3, r3, #7
 8000486:	2101      	movs	r1, #1
 8000488:	fa01 f303 	lsl.w	r3, r1, r3
 800048c:	b25b      	sxtb	r3, r3
 800048e:	43db      	mvns	r3, r3
 8000490:	b25b      	sxtb	r3, r3
 8000492:	4013      	ands	r3, r2
 8000494:	b25b      	sxtb	r3, r3
 8000496:	b2d9      	uxtb	r1, r3
 8000498:	4a0f      	ldr	r2, [pc, #60]	; (80004d8 <desenha_pixel+0x98>)
 800049a:	697b      	ldr	r3, [r7, #20]
 800049c:	4413      	add	r3, r2
 800049e:	460a      	mov	r2, r1
 80004a0:	701a      	strb	r2, [r3, #0]
	else
		set_bit(fb[i],y%8);
	
}
 80004a2:	e013      	b.n	80004cc <desenha_pixel+0x8c>
		set_bit(fb[i],y%8);
 80004a4:	4a0c      	ldr	r2, [pc, #48]	; (80004d8 <desenha_pixel+0x98>)
 80004a6:	697b      	ldr	r3, [r7, #20]
 80004a8:	4413      	add	r3, r2
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	b25a      	sxtb	r2, r3
 80004ae:	68bb      	ldr	r3, [r7, #8]
 80004b0:	f003 0307 	and.w	r3, r3, #7
 80004b4:	2101      	movs	r1, #1
 80004b6:	fa01 f303 	lsl.w	r3, r1, r3
 80004ba:	b25b      	sxtb	r3, r3
 80004bc:	4313      	orrs	r3, r2
 80004be:	b25b      	sxtb	r3, r3
 80004c0:	b2d9      	uxtb	r1, r3
 80004c2:	4a05      	ldr	r2, [pc, #20]	; (80004d8 <desenha_pixel+0x98>)
 80004c4:	697b      	ldr	r3, [r7, #20]
 80004c6:	4413      	add	r3, r2
 80004c8:	460a      	mov	r2, r1
 80004ca:	701a      	strb	r2, [r3, #0]
}
 80004cc:	bf00      	nop
 80004ce:	371c      	adds	r7, #28
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bc80      	pop	{r7}
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop
 80004d8:	20000098 	.word	0x20000098

080004dc <desenha_fig>:
											// Caso se deseje alterar a largura e altura da figura
											//    p.x2  e  p.y2 devem ser diferentes de zero, determinando as novas medidas
											// Caso se deseje imprimir a partir de um ponto no meio da figura (se não empregados devem ser zero)
											//    p.x3 e p.y3 determinam esse ponto
				const struct figura_t *f)	// ponteiro para a figura definido pelo tipo figura_t
{
 80004dc:	b590      	push	{r4, r7, lr}
 80004de:	b08b      	sub	sp, #44	; 0x2c
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
 80004e4:	6039      	str	r1, [r7, #0]
	uint32_t x, y, larg, alt, i, j, ajx, ajy;
	
	x = p->x1;
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	627b      	str	r3, [r7, #36]	; 0x24
	y = p->y1;
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	685b      	ldr	r3, [r3, #4]
 80004f0:	623b      	str	r3, [r7, #32]
	
	// corrige limites para P1
	if(x > 83)  x = 83;
 80004f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004f4:	2b53      	cmp	r3, #83	; 0x53
 80004f6:	d901      	bls.n	80004fc <desenha_fig+0x20>
 80004f8:	2353      	movs	r3, #83	; 0x53
 80004fa:	627b      	str	r3, [r7, #36]	; 0x24
	if(y > 47)  y = 47;
 80004fc:	6a3b      	ldr	r3, [r7, #32]
 80004fe:	2b2f      	cmp	r3, #47	; 0x2f
 8000500:	d901      	bls.n	8000506 <desenha_fig+0x2a>
 8000502:	232f      	movs	r3, #47	; 0x2f
 8000504:	623b      	str	r3, [r7, #32]
	
	larg = f->largura;
 8000506:	683b      	ldr	r3, [r7, #0]
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	61fb      	str	r3, [r7, #28]
	alt = f->altura;
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	785b      	ldrb	r3, [r3, #1]
 8000510:	61bb      	str	r3, [r7, #24]
	
	// caso se deseje outra dimensao de impressao da figura que não a definida por padrao
	if((p->x2!=0) && (p->y2!=0)) 
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	689b      	ldr	r3, [r3, #8]
 8000516:	2b00      	cmp	r3, #0
 8000518:	d00a      	beq.n	8000530 <desenha_fig+0x54>
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	68db      	ldr	r3, [r3, #12]
 800051e:	2b00      	cmp	r3, #0
 8000520:	d006      	beq.n	8000530 <desenha_fig+0x54>
	{
		larg = p->x2;
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	689b      	ldr	r3, [r3, #8]
 8000526:	61fb      	str	r3, [r7, #28]
		alt = p->y2;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	68db      	ldr	r3, [r3, #12]
 800052c:	61bb      	str	r3, [r7, #24]
 800052e:	e00d      	b.n	800054c <desenha_fig+0x70>
	}
	else if((p->x3!=0) && (p->y3!=0)) // correcao se valor maior que o permitido
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	691b      	ldr	r3, [r3, #16]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d009      	beq.n	800054c <desenha_fig+0x70>
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	695b      	ldr	r3, [r3, #20]
 800053c:	2b00      	cmp	r3, #0
 800053e:	d005      	beq.n	800054c <desenha_fig+0x70>
	{
		larg = p->x3;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	691b      	ldr	r3, [r3, #16]
 8000544:	61fb      	str	r3, [r7, #28]
		alt = p->y3;
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	695b      	ldr	r3, [r3, #20]
 800054a:	61bb      	str	r3, [r7, #24]
	}
	// eventual correcao para a altura e largura
	if(larg > f->largura)
 800054c:	683b      	ldr	r3, [r7, #0]
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	461a      	mov	r2, r3
 8000552:	69fb      	ldr	r3, [r7, #28]
 8000554:	4293      	cmp	r3, r2
 8000556:	d902      	bls.n	800055e <desenha_fig+0x82>
		larg = f->largura;
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	61fb      	str	r3, [r7, #28]
	if(alt > f->altura)
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	785b      	ldrb	r3, [r3, #1]
 8000562:	461a      	mov	r2, r3
 8000564:	69bb      	ldr	r3, [r7, #24]
 8000566:	4293      	cmp	r3, r2
 8000568:	d902      	bls.n	8000570 <desenha_fig+0x94>
		alt = f->altura;		
 800056a:	683b      	ldr	r3, [r7, #0]
 800056c:	785b      	ldrb	r3, [r3, #1]
 800056e:	61bb      	str	r3, [r7, #24]
		
	//corrigir dimensoes da figura para dentro da área de impressao
	if((x+larg)>84)
 8000570:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000572:	69fb      	ldr	r3, [r7, #28]
 8000574:	4413      	add	r3, r2
 8000576:	2b54      	cmp	r3, #84	; 0x54
 8000578:	d903      	bls.n	8000582 <desenha_fig+0xa6>
		larg = 84 - x;
 800057a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800057c:	f1c3 0354 	rsb	r3, r3, #84	; 0x54
 8000580:	61fb      	str	r3, [r7, #28]
	if((y+alt)>48)
 8000582:	6a3a      	ldr	r2, [r7, #32]
 8000584:	69bb      	ldr	r3, [r7, #24]
 8000586:	4413      	add	r3, r2
 8000588:	2b30      	cmp	r3, #48	; 0x30
 800058a:	d903      	bls.n	8000594 <desenha_fig+0xb8>
		alt = 48 - y;
 800058c:	6a3b      	ldr	r3, [r7, #32]
 800058e:	f1c3 0330 	rsb	r3, r3, #48	; 0x30
 8000592:	61bb      	str	r3, [r7, #24]
	
	//------------------------------------------------------------------------------------------
	if((p->x3!=0) && (p->y3!=0))
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	691b      	ldr	r3, [r3, #16]
 8000598:	2b00      	cmp	r3, #0
 800059a:	d047      	beq.n	800062c <desenha_fig+0x150>
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	695b      	ldr	r3, [r3, #20]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d043      	beq.n	800062c <desenha_fig+0x150>
	{
		ajx = f->largura - larg;
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	461a      	mov	r2, r3
 80005aa:	69fb      	ldr	r3, [r7, #28]
 80005ac:	1ad3      	subs	r3, r2, r3
 80005ae:	60fb      	str	r3, [r7, #12]
		ajy = f->altura - alt;
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	785b      	ldrb	r3, [r3, #1]
 80005b4:	461a      	mov	r2, r3
 80005b6:	69bb      	ldr	r3, [r7, #24]
 80005b8:	1ad3      	subs	r3, r2, r3
 80005ba:	60bb      	str	r3, [r7, #8]
		
		for(j=0; j<alt; j++)
 80005bc:	2300      	movs	r3, #0
 80005be:	613b      	str	r3, [r7, #16]
 80005c0:	e02f      	b.n	8000622 <desenha_fig+0x146>
		{
			for(i=0; i<larg; i++) // canto inferior direito
 80005c2:	2300      	movs	r3, #0
 80005c4:	617b      	str	r3, [r7, #20]
 80005c6:	e025      	b.n	8000614 <desenha_fig+0x138>
			{
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ajx + (((j+ajy)/8)*f->largura)], (j+ajy)%8));
 80005c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005ca:	697b      	ldr	r3, [r7, #20]
 80005cc:	18d0      	adds	r0, r2, r3
 80005ce:	6a3a      	ldr	r2, [r7, #32]
 80005d0:	693b      	ldr	r3, [r7, #16]
 80005d2:	18d4      	adds	r4, r2, r3
 80005d4:	697a      	ldr	r2, [r7, #20]
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	441a      	add	r2, r3
 80005da:	6939      	ldr	r1, [r7, #16]
 80005dc:	68bb      	ldr	r3, [r7, #8]
 80005de:	440b      	add	r3, r1
 80005e0:	08db      	lsrs	r3, r3, #3
 80005e2:	6839      	ldr	r1, [r7, #0]
 80005e4:	7809      	ldrb	r1, [r1, #0]
 80005e6:	fb01 f303 	mul.w	r3, r1, r3
 80005ea:	4413      	add	r3, r2
 80005ec:	683a      	ldr	r2, [r7, #0]
 80005ee:	4413      	add	r3, r2
 80005f0:	789b      	ldrb	r3, [r3, #2]
 80005f2:	4619      	mov	r1, r3
 80005f4:	693a      	ldr	r2, [r7, #16]
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	4413      	add	r3, r2
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	2201      	movs	r2, #1
 8000600:	fa02 f303 	lsl.w	r3, r2, r3
 8000604:	400b      	ands	r3, r1
 8000606:	461a      	mov	r2, r3
 8000608:	4621      	mov	r1, r4
 800060a:	f7ff ff19 	bl	8000440 <desenha_pixel>
			for(i=0; i<larg; i++) // canto inferior direito
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	3301      	adds	r3, #1
 8000612:	617b      	str	r3, [r7, #20]
 8000614:	697a      	ldr	r2, [r7, #20]
 8000616:	69fb      	ldr	r3, [r7, #28]
 8000618:	429a      	cmp	r2, r3
 800061a:	d3d5      	bcc.n	80005c8 <desenha_fig+0xec>
		for(j=0; j<alt; j++)
 800061c:	693b      	ldr	r3, [r7, #16]
 800061e:	3301      	adds	r3, #1
 8000620:	613b      	str	r3, [r7, #16]
 8000622:	693a      	ldr	r2, [r7, #16]
 8000624:	69bb      	ldr	r3, [r7, #24]
 8000626:	429a      	cmp	r2, r3
 8000628:	d3cb      	bcc.n	80005c2 <desenha_fig+0xe6>
	if((p->x3!=0) && (p->y3!=0))
 800062a:	e030      	b.n	800068e <desenha_fig+0x1b2>
			}
		}
	}
	else// impressao de figura normal ou menor (com p.x2!=0 e p.y2!=0)
	{
		for(j=0; j<alt; j++)
 800062c:	2300      	movs	r3, #0
 800062e:	613b      	str	r3, [r7, #16]
 8000630:	e028      	b.n	8000684 <desenha_fig+0x1a8>
		{
			for(i=0; i<larg; i++)
 8000632:	2300      	movs	r3, #0
 8000634:	617b      	str	r3, [r7, #20]
 8000636:	e01e      	b.n	8000676 <desenha_fig+0x19a>
			{
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ((j/8)*f->largura)], j%8));
 8000638:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	18d0      	adds	r0, r2, r3
 800063e:	6a3a      	ldr	r2, [r7, #32]
 8000640:	693b      	ldr	r3, [r7, #16]
 8000642:	18d1      	adds	r1, r2, r3
 8000644:	693b      	ldr	r3, [r7, #16]
 8000646:	08db      	lsrs	r3, r3, #3
 8000648:	683a      	ldr	r2, [r7, #0]
 800064a:	7812      	ldrb	r2, [r2, #0]
 800064c:	fb03 f202 	mul.w	r2, r3, r2
 8000650:	697b      	ldr	r3, [r7, #20]
 8000652:	4413      	add	r3, r2
 8000654:	683a      	ldr	r2, [r7, #0]
 8000656:	4413      	add	r3, r2
 8000658:	789b      	ldrb	r3, [r3, #2]
 800065a:	461c      	mov	r4, r3
 800065c:	693b      	ldr	r3, [r7, #16]
 800065e:	f003 0307 	and.w	r3, r3, #7
 8000662:	2201      	movs	r2, #1
 8000664:	fa02 f303 	lsl.w	r3, r2, r3
 8000668:	4023      	ands	r3, r4
 800066a:	461a      	mov	r2, r3
 800066c:	f7ff fee8 	bl	8000440 <desenha_pixel>
			for(i=0; i<larg; i++)
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	3301      	adds	r3, #1
 8000674:	617b      	str	r3, [r7, #20]
 8000676:	697a      	ldr	r2, [r7, #20]
 8000678:	69fb      	ldr	r3, [r7, #28]
 800067a:	429a      	cmp	r2, r3
 800067c:	d3dc      	bcc.n	8000638 <desenha_fig+0x15c>
		for(j=0; j<alt; j++)
 800067e:	693b      	ldr	r3, [r7, #16]
 8000680:	3301      	adds	r3, #1
 8000682:	613b      	str	r3, [r7, #16]
 8000684:	693a      	ldr	r2, [r7, #16]
 8000686:	69bb      	ldr	r3, [r7, #24]
 8000688:	429a      	cmp	r2, r3
 800068a:	d3d2      	bcc.n	8000632 <desenha_fig+0x156>
			}
		}
	}
	//------------------------------------------------------------------------------------------	
}
 800068c:	bf00      	nop
 800068e:	bf00      	nop
 8000690:	372c      	adds	r7, #44	; 0x2c
 8000692:	46bd      	mov	sp, r7
 8000694:	bd90      	pop	{r4, r7, pc}
	...

08000698 <escreve_Nr_Peq>:
//----------------------------------------------------------------------------------------------
void escreve_Nr_Peq(uint32_t x, uint32_t y, int32_t valor, uint32_t quant2Print) // quant2Print = 0, imprime todos os digitos
{
 8000698:	b590      	push	{r4, r7, lr}
 800069a:	b08d      	sub	sp, #52	; 0x34
 800069c:	af00      	add	r7, sp, #0
 800069e:	60f8      	str	r0, [r7, #12]
 80006a0:	60b9      	str	r1, [r7, #8]
 80006a2:	607a      	str	r2, [r7, #4]
 80006a4:	603b      	str	r3, [r7, #0]
	uint32_t n=0, i, j, px=0, neg=0;
 80006a6:	2300      	movs	r3, #0
 80006a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80006aa:	2300      	movs	r3, #0
 80006ac:	623b      	str	r3, [r7, #32]
 80006ae:	2300      	movs	r3, #0
 80006b0:	61fb      	str	r3, [r7, #28]
	unsigned char digitos[11];	// máximo de 10 digitos com um digito de sinal

	for(i=0; i<11; i++)
 80006b2:	2300      	movs	r3, #0
 80006b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80006b6:	e008      	b.n	80006ca <escreve_Nr_Peq+0x32>
		digitos[i] = ' ';
 80006b8:	f107 0210 	add.w	r2, r7, #16
 80006bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006be:	4413      	add	r3, r2
 80006c0:	2220      	movs	r2, #32
 80006c2:	701a      	strb	r2, [r3, #0]
	for(i=0; i<11; i++)
 80006c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006c6:	3301      	adds	r3, #1
 80006c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80006ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006cc:	2b0a      	cmp	r3, #10
 80006ce:	d9f3      	bls.n	80006b8 <escreve_Nr_Peq+0x20>
		
	if(valor<0)
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	da04      	bge.n	80006e0 <escreve_Nr_Peq+0x48>
	{
		neg=1;
 80006d6:	2301      	movs	r3, #1
 80006d8:	61fb      	str	r3, [r7, #28]
		valor = valor*-1;
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	425b      	negs	r3, r3
 80006de:	607b      	str	r3, [r7, #4]
	}

	do
	{
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	4b52      	ldr	r3, [pc, #328]	; (800082c <escreve_Nr_Peq+0x194>)
 80006e4:	fb83 1302 	smull	r1, r3, r3, r2
 80006e8:	1099      	asrs	r1, r3, #2
 80006ea:	17d3      	asrs	r3, r2, #31
 80006ec:	1ac9      	subs	r1, r1, r3
 80006ee:	460b      	mov	r3, r1
 80006f0:	009b      	lsls	r3, r3, #2
 80006f2:	440b      	add	r3, r1
 80006f4:	005b      	lsls	r3, r3, #1
 80006f6:	1ad1      	subs	r1, r2, r3
 80006f8:	b2c9      	uxtb	r1, r1
 80006fa:	f107 0210 	add.w	r2, r7, #16
 80006fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000700:	4413      	add	r3, r2
 8000702:	460a      	mov	r2, r1
 8000704:	701a      	strb	r2, [r3, #0]
		valor /=10;						//pega o inteiro da divisão por 10
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	4a48      	ldr	r2, [pc, #288]	; (800082c <escreve_Nr_Peq+0x194>)
 800070a:	fb82 1203 	smull	r1, r2, r2, r3
 800070e:	1092      	asrs	r2, r2, #2
 8000710:	17db      	asrs	r3, r3, #31
 8000712:	1ad3      	subs	r3, r2, r3
 8000714:	607b      	str	r3, [r7, #4]
		n++;
 8000716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000718:	3301      	adds	r3, #1
 800071a:	62fb      	str	r3, [r7, #44]	; 0x2c
		
	}while (valor!=0);
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d1de      	bne.n	80006e0 <escreve_Nr_Peq+0x48>
	
	if(neg!=0)
 8000722:	69fb      	ldr	r3, [r7, #28]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d008      	beq.n	800073a <escreve_Nr_Peq+0xa2>
	{
		digitos[n] = '-';	// sinal de menos
 8000728:	f107 0210 	add.w	r2, r7, #16
 800072c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800072e:	4413      	add	r3, r2
 8000730:	222d      	movs	r2, #45	; 0x2d
 8000732:	701a      	strb	r2, [r3, #0]
		n++;
 8000734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000736:	3301      	adds	r3, #1
 8000738:	62fb      	str	r3, [r7, #44]	; 0x2c
		
	}
	
	if(quant2Print != 0)
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <escreve_Nr_Peq+0xac>
		n = quant2Print;
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	62fb      	str	r3, [r7, #44]	; 0x2c
	
	do
	{
		for(i=0; i<4; i++)		// largura
 8000744:	2300      	movs	r3, #0
 8000746:	62bb      	str	r3, [r7, #40]	; 0x28
 8000748:	e05e      	b.n	8000808 <escreve_Nr_Peq+0x170>
		{
			for(j=0; j<5; j++)	// altura
 800074a:	2300      	movs	r3, #0
 800074c:	627b      	str	r3, [r7, #36]	; 0x24
 800074e:	e055      	b.n	80007fc <escreve_Nr_Peq+0x164>
			{
				if(digitos[n-1] == '-')
 8000750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000752:	3b01      	subs	r3, #1
 8000754:	3330      	adds	r3, #48	; 0x30
 8000756:	443b      	add	r3, r7
 8000758:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800075c:	2b2d      	cmp	r3, #45	; 0x2d
 800075e:	d116      	bne.n	800078e <escreve_Nr_Peq+0xf6>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
 8000760:	68fa      	ldr	r2, [r7, #12]
 8000762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000764:	441a      	add	r2, r3
 8000766:	6a3b      	ldr	r3, [r7, #32]
 8000768:	009b      	lsls	r3, r3, #2
 800076a:	18d0      	adds	r0, r2, r3
 800076c:	68ba      	ldr	r2, [r7, #8]
 800076e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000770:	18d1      	adds	r1, r2, r3
 8000772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000774:	3328      	adds	r3, #40	; 0x28
 8000776:	4a2e      	ldr	r2, [pc, #184]	; (8000830 <escreve_Nr_Peq+0x198>)
 8000778:	5cd3      	ldrb	r3, [r2, r3]
 800077a:	461c      	mov	r4, r3
 800077c:	2201      	movs	r2, #1
 800077e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000780:	fa02 f303 	lsl.w	r3, r2, r3
 8000784:	4023      	ands	r3, r4
 8000786:	461a      	mov	r2, r3
 8000788:	f7ff fe5a 	bl	8000440 <desenha_pixel>
 800078c:	e033      	b.n	80007f6 <escreve_Nr_Peq+0x15e>
				else if(digitos[n-1] != ' ')
 800078e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000790:	3b01      	subs	r3, #1
 8000792:	3330      	adds	r3, #48	; 0x30
 8000794:	443b      	add	r3, r7
 8000796:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800079a:	2b20      	cmp	r3, #32
 800079c:	d01e      	beq.n	80007dc <escreve_Nr_Peq+0x144>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 800079e:	68fa      	ldr	r2, [r7, #12]
 80007a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007a2:	441a      	add	r2, r3
 80007a4:	6a3b      	ldr	r3, [r7, #32]
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	18d0      	adds	r0, r2, r3
 80007aa:	68ba      	ldr	r2, [r7, #8]
 80007ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ae:	18d1      	adds	r1, r2, r3
 80007b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007b2:	3b01      	subs	r3, #1
 80007b4:	3330      	adds	r3, #48	; 0x30
 80007b6:	443b      	add	r3, r7
 80007b8:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	461a      	mov	r2, r3
 80007c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007c2:	4413      	add	r3, r2
 80007c4:	4a1a      	ldr	r2, [pc, #104]	; (8000830 <escreve_Nr_Peq+0x198>)
 80007c6:	5cd3      	ldrb	r3, [r2, r3]
 80007c8:	461c      	mov	r4, r3
 80007ca:	2201      	movs	r2, #1
 80007cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ce:	fa02 f303 	lsl.w	r3, r2, r3
 80007d2:	4023      	ands	r3, r4
 80007d4:	461a      	mov	r2, r3
 80007d6:	f7ff fe33 	bl	8000440 <desenha_pixel>
 80007da:	e00c      	b.n	80007f6 <escreve_Nr_Peq+0x15e>
				else
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 80007dc:	68fa      	ldr	r2, [r7, #12]
 80007de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007e0:	441a      	add	r2, r3
 80007e2:	6a3b      	ldr	r3, [r7, #32]
 80007e4:	009b      	lsls	r3, r3, #2
 80007e6:	18d0      	adds	r0, r2, r3
 80007e8:	68ba      	ldr	r2, [r7, #8]
 80007ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ec:	4413      	add	r3, r2
 80007ee:	2200      	movs	r2, #0
 80007f0:	4619      	mov	r1, r3
 80007f2:	f7ff fe25 	bl	8000440 <desenha_pixel>
			for(j=0; j<5; j++)	// altura
 80007f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007f8:	3301      	adds	r3, #1
 80007fa:	627b      	str	r3, [r7, #36]	; 0x24
 80007fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007fe:	2b04      	cmp	r3, #4
 8000800:	d9a6      	bls.n	8000750 <escreve_Nr_Peq+0xb8>
		for(i=0; i<4; i++)		// largura
 8000802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000804:	3301      	adds	r3, #1
 8000806:	62bb      	str	r3, [r7, #40]	; 0x28
 8000808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800080a:	2b03      	cmp	r3, #3
 800080c:	d99d      	bls.n	800074a <escreve_Nr_Peq+0xb2>
			}
		} 
		px++;
 800080e:	6a3b      	ldr	r3, [r7, #32]
 8000810:	3301      	adds	r3, #1
 8000812:	623b      	str	r3, [r7, #32]
		n--;
 8000814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000816:	3b01      	subs	r3, #1
 8000818:	62fb      	str	r3, [r7, #44]	; 0x2c
	} while (n!=0);
 800081a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800081c:	2b00      	cmp	r3, #0
 800081e:	d191      	bne.n	8000744 <escreve_Nr_Peq+0xac>
}
 8000820:	bf00      	nop
 8000822:	bf00      	nop
 8000824:	3734      	adds	r7, #52	; 0x34
 8000826:	46bd      	mov	sp, r7
 8000828:	bd90      	pop	{r4, r7, pc}
 800082a:	bf00      	nop
 800082c:	66666667 	.word	0x66666667
 8000830:	08005b64 	.word	0x08005b64

08000834 <init_LFSR>:
//--------------------------------------------------------------------------------
/*
 * Função que passa o valor "semente" para a variavel utilizada na função prng_LFSR()
 */
void init_LFSR(uint32_t valor)
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
	lfsr = valor;
 800083c:	4a03      	ldr	r2, [pc, #12]	; (800084c <init_LFSR+0x18>)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	6013      	str	r3, [r2, #0]
}
 8000842:	bf00      	nop
 8000844:	370c      	adds	r7, #12
 8000846:	46bd      	mov	sp, r7
 8000848:	bc80      	pop	{r7}
 800084a:	4770      	bx	lr
 800084c:	20000294 	.word	0x20000294

08000850 <prng_LFSR>:
/*
 * Função PRNG - toda vez que for chamada, um novo número é gerado e salvo em lfsr.
 * 	O primeiro valor de lfsr deve ser diferente de zero e deve ser gerado como semente
 */
uint32_t  prng_LFSR() 	// Galois LFSRs, Liner-Feedback Shift Register, (PRNG)
{
 8000850:	b480      	push	{r7}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
	uint32_t lsb;

	if (lfsr==0)		// garantia para que valor nao seja zero
 8000856:	4b11      	ldr	r3, [pc, #68]	; (800089c <prng_LFSR+0x4c>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d102      	bne.n	8000864 <prng_LFSR+0x14>
	    lfsr = 1;
 800085e:	4b0f      	ldr	r3, [pc, #60]	; (800089c <prng_LFSR+0x4c>)
 8000860:	2201      	movs	r2, #1
 8000862:	601a      	str	r2, [r3, #0]

	lsb = lfsr & 0x00000001;
 8000864:	4b0d      	ldr	r3, [pc, #52]	; (800089c <prng_LFSR+0x4c>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	f003 0301 	and.w	r3, r3, #1
 800086c:	607b      	str	r3, [r7, #4]
	lfsr = lfsr >> 1;
 800086e:	4b0b      	ldr	r3, [pc, #44]	; (800089c <prng_LFSR+0x4c>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	085b      	lsrs	r3, r3, #1
 8000874:	4a09      	ldr	r2, [pc, #36]	; (800089c <prng_LFSR+0x4c>)
 8000876:	6013      	str	r3, [r2, #0]

	if (lsb)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d007      	beq.n	800088e <prng_LFSR+0x3e>
	    lfsr = lfsr ^ 0x80000057;	//polinomio retirado de http://users.ece.cmu.edu/~koopman/lfsr/
 800087e:	4b07      	ldr	r3, [pc, #28]	; (800089c <prng_LFSR+0x4c>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8000886:	f083 0357 	eor.w	r3, r3, #87	; 0x57
 800088a:	4a04      	ldr	r2, [pc, #16]	; (800089c <prng_LFSR+0x4c>)
 800088c:	6013      	str	r3, [r2, #0]

	return lfsr;
 800088e:	4b03      	ldr	r3, [pc, #12]	; (800089c <prng_LFSR+0x4c>)
 8000890:	681b      	ldr	r3, [r3, #0]
}
 8000892:	4618      	mov	r0, r3
 8000894:	370c      	adds	r7, #12
 8000896:	46bd      	mov	sp, r7
 8000898:	bc80      	pop	{r7}
 800089a:	4770      	bx	lr
 800089c:	20000294 	.word	0x20000294

080008a0 <atraso_us>:

#include "atraso.h"

//-----------------------------------------------------------------------------------------
void atraso_us(uint32_t valor)									//argumento passado pelo registrador r0
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
	asm volatile (  "movw r1, #:lower16:const_us	\n\t"
 80008a8:	f240 010c 	movw	r1, #12
 80008ac:	f2c0 0100 	movt	r1, #0
 80008b0:	fb00 f001 	mul.w	r0, r0, r1

080008b4 <r_us>:
 80008b4:	3801      	subs	r0, #1
 80008b6:	d1fd      	bne.n	80008b4 <r_us>
					"movt r1, #:upper16:const_us	\n\t"		//r1 = fcpu/3000000 (const_us)
					"mul  r0, r0, r1				\n\t"	    //r0 = valor*(fcpu/3000000), cálculo do número de repetições do laço
	
					"r_us:	   subs r0, r0, #1		\n\t"
					"bne  r_us						\n\t");		//2 ciclos gastos quando tomado, 1 contrário
}
 80008b8:	bf00      	nop
 80008ba:	370c      	adds	r7, #12
 80008bc:	46bd      	mov	sp, r7
 80008be:	bc80      	pop	{r7}
 80008c0:	4770      	bx	lr
	...

080008c4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	4a06      	ldr	r2, [pc, #24]	; (80008ec <vApplicationGetIdleTaskMemory+0x28>)
 80008d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80008d6:	68bb      	ldr	r3, [r7, #8]
 80008d8:	4a05      	ldr	r2, [pc, #20]	; (80008f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80008da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2280      	movs	r2, #128	; 0x80
 80008e0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80008e2:	bf00      	nop
 80008e4:	3714      	adds	r7, #20
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bc80      	pop	{r7}
 80008ea:	4770      	bx	lr
 80008ec:	20000298 	.word	0x20000298
 80008f0:	2000035c 	.word	0x2000035c

080008f4 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b083      	sub	sp, #12
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a07      	ldr	r2, [pc, #28]	; (8000920 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d107      	bne.n	8000916 <HAL_ADC_ConvCpltCallback+0x22>
	{
		valor_ADC[0]=ADC_buffer[0];
 8000906:	4b07      	ldr	r3, [pc, #28]	; (8000924 <HAL_ADC_ConvCpltCallback+0x30>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4a07      	ldr	r2, [pc, #28]	; (8000928 <HAL_ADC_ConvCpltCallback+0x34>)
 800090c:	6013      	str	r3, [r2, #0]
		valor_ADC[1]=ADC_buffer[1];
 800090e:	4b05      	ldr	r3, [pc, #20]	; (8000924 <HAL_ADC_ConvCpltCallback+0x30>)
 8000910:	685b      	ldr	r3, [r3, #4]
 8000912:	4a05      	ldr	r2, [pc, #20]	; (8000928 <HAL_ADC_ConvCpltCallback+0x34>)
 8000914:	6053      	str	r3, [r2, #4]
	}
}
 8000916:	bf00      	nop
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	bc80      	pop	{r7}
 800091e:	4770      	bx	lr
 8000920:	40012400 	.word	0x40012400
 8000924:	20000a48 	.word	0x20000a48
 8000928:	20000a50 	.word	0x20000a50

0800092c <vTask_LCD_Print>:

//---------------------------------------------------------------------------------------------------
// Tarefa para atualizar periodicamente o LCD
void vTask_LCD_Print(void *pvParameters)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
	while(1) imprime_LCD();
 8000934:	f7ff fcfc 	bl	8000330 <imprime_LCD>
 8000938:	e7fc      	b.n	8000934 <vTask_LCD_Print+0x8>
	...

0800093c <vTask_Pontuacao>:
}
//---------------------------------------------------------------------------------------------------
void vTask_Pontuacao(void *pvParameters)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b08c      	sub	sp, #48	; 0x30
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
	uint32_t i, j, k;
	int32_t score2nave2=0;
 8000944:	2300      	movs	r3, #0
 8000946:	623b      	str	r3, [r7, #32]
	struct pontos_t p;

	p.x1 = 0; p.y1 = 0;
 8000948:	2300      	movs	r3, #0
 800094a:	60bb      	str	r3, [r7, #8]
 800094c:	2300      	movs	r3, #0
 800094e:	60fb      	str	r3, [r7, #12]
	p.x2 = 0; p.y2 = 0;
 8000950:	2300      	movs	r3, #0
 8000952:	613b      	str	r3, [r7, #16]
 8000954:	2300      	movs	r3, #0
 8000956:	617b      	str	r3, [r7, #20]
	p.x3 = 0; p.y3 = 0;
 8000958:	2300      	movs	r3, #0
 800095a:	61bb      	str	r3, [r7, #24]
 800095c:	2300      	movs	r3, #0
 800095e:	61fb      	str	r3, [r7, #28]

	while(1)
	{
		for(i=0; i<max_tiros_nave0; i++)
 8000960:	2300      	movs	r3, #0
 8000962:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000964:	e0fe      	b.n	8000b64 <vTask_Pontuacao+0x228>
		{
			if(tiros0XY[i][0]!=0)	// se houver tiro verifica o acerto
 8000966:	4a86      	ldr	r2, [pc, #536]	; (8000b80 <vTask_Pontuacao+0x244>)
 8000968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800096a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800096e:	2b00      	cmp	r3, #0
 8000970:	f000 80f5 	beq.w	8000b5e <vTask_Pontuacao+0x222>
			{
				//------------------------------------------------------------------------------------
				for(j=0; j<max_naves_inimigas; j++)  // teste para as naves filhas
 8000974:	2300      	movs	r3, #0
 8000976:	62bb      	str	r3, [r7, #40]	; 0x28
 8000978:	e07d      	b.n	8000a76 <vTask_Pontuacao+0x13a>
				{
					if(naves1XY[j][0]!=0xFF)	// se houver nave inimiga verifica o acerto
 800097a:	4a82      	ldr	r2, [pc, #520]	; (8000b84 <vTask_Pontuacao+0x248>)
 800097c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800097e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000982:	2bff      	cmp	r3, #255	; 0xff
 8000984:	d074      	beq.n	8000a70 <vTask_Pontuacao+0x134>
					{
						// verificacao para a nave1 (nave filha)
						if((naves1XY[j][1] == (tiros0XY[i][1]-3)) || (naves1XY[j][1] == (tiros0XY[i][1]-2)))	// verifica se esta no mesmo ponto Y (2 pixeis de largura)
 8000986:	4a7f      	ldr	r2, [pc, #508]	; (8000b84 <vTask_Pontuacao+0x248>)
 8000988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800098a:	00db      	lsls	r3, r3, #3
 800098c:	4413      	add	r3, r2
 800098e:	685a      	ldr	r2, [r3, #4]
 8000990:	497b      	ldr	r1, [pc, #492]	; (8000b80 <vTask_Pontuacao+0x244>)
 8000992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000994:	00db      	lsls	r3, r3, #3
 8000996:	440b      	add	r3, r1
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	3b03      	subs	r3, #3
 800099c:	429a      	cmp	r2, r3
 800099e:	d00c      	beq.n	80009ba <vTask_Pontuacao+0x7e>
 80009a0:	4a78      	ldr	r2, [pc, #480]	; (8000b84 <vTask_Pontuacao+0x248>)
 80009a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009a4:	00db      	lsls	r3, r3, #3
 80009a6:	4413      	add	r3, r2
 80009a8:	685a      	ldr	r2, [r3, #4]
 80009aa:	4975      	ldr	r1, [pc, #468]	; (8000b80 <vTask_Pontuacao+0x244>)
 80009ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009ae:	00db      	lsls	r3, r3, #3
 80009b0:	440b      	add	r3, r1
 80009b2:	685b      	ldr	r3, [r3, #4]
 80009b4:	3b02      	subs	r3, #2
 80009b6:	429a      	cmp	r2, r3
 80009b8:	d15a      	bne.n	8000a70 <vTask_Pontuacao+0x134>
						{
							for(k=0; k<8; k++)	//varredura de teste em toda a extensï¿½o da nave inimiga (8 pixeis)
 80009ba:	2300      	movs	r3, #0
 80009bc:	627b      	str	r3, [r7, #36]	; 0x24
 80009be:	e054      	b.n	8000a6a <vTask_Pontuacao+0x12e>
							{
								if((naves1XY[j][0]+k) == (tiros0XY[i][0]+1)) // se esta no mesmo x, acertou!
 80009c0:	4a70      	ldr	r2, [pc, #448]	; (8000b84 <vTask_Pontuacao+0x248>)
 80009c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009c4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80009c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ca:	441a      	add	r2, r3
 80009cc:	496c      	ldr	r1, [pc, #432]	; (8000b80 <vTask_Pontuacao+0x244>)
 80009ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009d0:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 80009d4:	3301      	adds	r3, #1
 80009d6:	429a      	cmp	r2, r3
 80009d8:	d144      	bne.n	8000a64 <vTask_Pontuacao+0x128>
								{
									if(!tst_bit(FLAGS, flag_nave2_ativa)) // so pontua com as naves filha se a nave mae nao estiver ativa
 80009da:	4b6b      	ldr	r3, [pc, #428]	; (8000b88 <vTask_Pontuacao+0x24c>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	f003 0302 	and.w	r3, r3, #2
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d104      	bne.n	80009f0 <vTask_Pontuacao+0xb4>
										score++;
 80009e6:	4b69      	ldr	r3, [pc, #420]	; (8000b8c <vTask_Pontuacao+0x250>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	3301      	adds	r3, #1
 80009ec:	4a67      	ldr	r2, [pc, #412]	; (8000b8c <vTask_Pontuacao+0x250>)
 80009ee:	6013      	str	r3, [r2, #0]

									// apaga tiro
									p.x1 = tiros0XY[i][0];
 80009f0:	4a63      	ldr	r2, [pc, #396]	; (8000b80 <vTask_Pontuacao+0x244>)
 80009f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009f4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80009f8:	60bb      	str	r3, [r7, #8]
									p.y1 = tiros0XY[i][1];
 80009fa:	4a61      	ldr	r2, [pc, #388]	; (8000b80 <vTask_Pontuacao+0x244>)
 80009fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009fe:	00db      	lsls	r3, r3, #3
 8000a00:	4413      	add	r3, r2
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	60fb      	str	r3, [r7, #12]
									tiros0XY[i][0]= 0;
 8000a06:	4a5e      	ldr	r2, [pc, #376]	; (8000b80 <vTask_Pontuacao+0x244>)
 8000a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

									if(cont_tiros0>0)
 8000a10:	4b5f      	ldr	r3, [pc, #380]	; (8000b90 <vTask_Pontuacao+0x254>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d004      	beq.n	8000a22 <vTask_Pontuacao+0xe6>
										cont_tiros0--;
 8000a18:	4b5d      	ldr	r3, [pc, #372]	; (8000b90 <vTask_Pontuacao+0x254>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	3b01      	subs	r3, #1
 8000a1e:	4a5c      	ldr	r2, [pc, #368]	; (8000b90 <vTask_Pontuacao+0x254>)
 8000a20:	6013      	str	r3, [r2, #0]

									desenha_fig(&p, &apaga_tiro0f);
 8000a22:	f107 0308 	add.w	r3, r7, #8
 8000a26:	495b      	ldr	r1, [pc, #364]	; (8000b94 <vTask_Pontuacao+0x258>)
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f7ff fd57 	bl	80004dc <desenha_fig>

									// apaga nave inimiga
									p.x1 = naves1XY[j][0];
 8000a2e:	4a55      	ldr	r2, [pc, #340]	; (8000b84 <vTask_Pontuacao+0x248>)
 8000a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a32:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000a36:	60bb      	str	r3, [r7, #8]
									p.y1 = naves1XY[j][1];
 8000a38:	4a52      	ldr	r2, [pc, #328]	; (8000b84 <vTask_Pontuacao+0x248>)
 8000a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a3c:	00db      	lsls	r3, r3, #3
 8000a3e:	4413      	add	r3, r2
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	60fb      	str	r3, [r7, #12]
									naves1XY[j][0]= 0xFF;
 8000a44:	4a4f      	ldr	r2, [pc, #316]	; (8000b84 <vTask_Pontuacao+0x248>)
 8000a46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a48:	21ff      	movs	r1, #255	; 0xff
 8000a4a:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
									cont_naves1--;
 8000a4e:	4b52      	ldr	r3, [pc, #328]	; (8000b98 <vTask_Pontuacao+0x25c>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	3b01      	subs	r3, #1
 8000a54:	4a50      	ldr	r2, [pc, #320]	; (8000b98 <vTask_Pontuacao+0x25c>)
 8000a56:	6013      	str	r3, [r2, #0]
									desenha_fig(&p, &apaga_nave1f);
 8000a58:	f107 0308 	add.w	r3, r7, #8
 8000a5c:	494f      	ldr	r1, [pc, #316]	; (8000b9c <vTask_Pontuacao+0x260>)
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f7ff fd3c 	bl	80004dc <desenha_fig>
							for(k=0; k<8; k++)	//varredura de teste em toda a extensï¿½o da nave inimiga (8 pixeis)
 8000a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a66:	3301      	adds	r3, #1
 8000a68:	627b      	str	r3, [r7, #36]	; 0x24
 8000a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a6c:	2b07      	cmp	r3, #7
 8000a6e:	d9a7      	bls.n	80009c0 <vTask_Pontuacao+0x84>
				for(j=0; j<max_naves_inimigas; j++)  // teste para as naves filhas
 8000a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a72:	3301      	adds	r3, #1
 8000a74:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a78:	2b1d      	cmp	r3, #29
 8000a7a:	f67f af7e 	bls.w	800097a <vTask_Pontuacao+0x3e>
						}
					}
				}// for de teste das naves filhas
				//------------------------------------------------------------------------------------
				// verifica se o o tiro atingiu a nave mae
				if(tst_bit(FLAGS, flag_nave2_ativa))
 8000a7e:	4b42      	ldr	r3, [pc, #264]	; (8000b88 <vTask_Pontuacao+0x24c>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	f003 0302 	and.w	r3, r3, #2
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d069      	beq.n	8000b5e <vTask_Pontuacao+0x222>
				{
					if(((tiros0XY[i][0]+1)>=nave2p.x1) && ((tiros0XY[i][0]+1)<=nave2p.x1+15)) // verifica se estao no mesmo x
 8000a8a:	4a3d      	ldr	r2, [pc, #244]	; (8000b80 <vTask_Pontuacao+0x244>)
 8000a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a8e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000a92:	1c5a      	adds	r2, r3, #1
 8000a94:	4b42      	ldr	r3, [pc, #264]	; (8000ba0 <vTask_Pontuacao+0x264>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d360      	bcc.n	8000b5e <vTask_Pontuacao+0x222>
 8000a9c:	4a38      	ldr	r2, [pc, #224]	; (8000b80 <vTask_Pontuacao+0x244>)
 8000a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000aa0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000aa4:	1c5a      	adds	r2, r3, #1
 8000aa6:	4b3e      	ldr	r3, [pc, #248]	; (8000ba0 <vTask_Pontuacao+0x264>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	330f      	adds	r3, #15
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d856      	bhi.n	8000b5e <vTask_Pontuacao+0x222>
					{
						if((tiros0XY[i][1]>=nave2p.y1)&&(tiros0XY[i][1]<=(nave2p.y1+8))) //verifica se estao no mesmo y
 8000ab0:	4a33      	ldr	r2, [pc, #204]	; (8000b80 <vTask_Pontuacao+0x244>)
 8000ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ab4:	00db      	lsls	r3, r3, #3
 8000ab6:	4413      	add	r3, r2
 8000ab8:	685a      	ldr	r2, [r3, #4]
 8000aba:	4b39      	ldr	r3, [pc, #228]	; (8000ba0 <vTask_Pontuacao+0x264>)
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	429a      	cmp	r2, r3
 8000ac0:	d34d      	bcc.n	8000b5e <vTask_Pontuacao+0x222>
 8000ac2:	4a2f      	ldr	r2, [pc, #188]	; (8000b80 <vTask_Pontuacao+0x244>)
 8000ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ac6:	00db      	lsls	r3, r3, #3
 8000ac8:	4413      	add	r3, r2
 8000aca:	685a      	ldr	r2, [r3, #4]
 8000acc:	4b34      	ldr	r3, [pc, #208]	; (8000ba0 <vTask_Pontuacao+0x264>)
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	3308      	adds	r3, #8
 8000ad2:	429a      	cmp	r2, r3
 8000ad4:	d843      	bhi.n	8000b5e <vTask_Pontuacao+0x222>
						{
							// apaga tiro
							p.x1 = tiros0XY[i][0];
 8000ad6:	4a2a      	ldr	r2, [pc, #168]	; (8000b80 <vTask_Pontuacao+0x244>)
 8000ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ada:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000ade:	60bb      	str	r3, [r7, #8]
							p.y1 = tiros0XY[i][1];
 8000ae0:	4a27      	ldr	r2, [pc, #156]	; (8000b80 <vTask_Pontuacao+0x244>)
 8000ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ae4:	00db      	lsls	r3, r3, #3
 8000ae6:	4413      	add	r3, r2
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	60fb      	str	r3, [r7, #12]
							tiros0XY[i][0]= 0;
 8000aec:	4a24      	ldr	r2, [pc, #144]	; (8000b80 <vTask_Pontuacao+0x244>)
 8000aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000af0:	2100      	movs	r1, #0
 8000af2:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

							if(cont_tiros0>0)
 8000af6:	4b26      	ldr	r3, [pc, #152]	; (8000b90 <vTask_Pontuacao+0x254>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d004      	beq.n	8000b08 <vTask_Pontuacao+0x1cc>
								cont_tiros0--;
 8000afe:	4b24      	ldr	r3, [pc, #144]	; (8000b90 <vTask_Pontuacao+0x254>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	3b01      	subs	r3, #1
 8000b04:	4a22      	ldr	r2, [pc, #136]	; (8000b90 <vTask_Pontuacao+0x254>)
 8000b06:	6013      	str	r3, [r2, #0]

							desenha_fig(&p, &apaga_tiro0f);
 8000b08:	f107 0308 	add.w	r3, r7, #8
 8000b0c:	4921      	ldr	r1, [pc, #132]	; (8000b94 <vTask_Pontuacao+0x258>)
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff fce4 	bl	80004dc <desenha_fig>
							score_nave2++;
 8000b14:	4b23      	ldr	r3, [pc, #140]	; (8000ba4 <vTask_Pontuacao+0x268>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	3301      	adds	r3, #1
 8000b1a:	4a22      	ldr	r2, [pc, #136]	; (8000ba4 <vTask_Pontuacao+0x268>)
 8000b1c:	6013      	str	r3, [r2, #0]
							if(score_nave2>max_acertos_nave2)
 8000b1e:	4b21      	ldr	r3, [pc, #132]	; (8000ba4 <vTask_Pontuacao+0x268>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	2b0a      	cmp	r3, #10
 8000b24:	dd08      	ble.n	8000b38 <vTask_Pontuacao+0x1fc>
							{
								score_nave2 = 0;
 8000b26:	4b1f      	ldr	r3, [pc, #124]	; (8000ba4 <vTask_Pontuacao+0x268>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	601a      	str	r2, [r3, #0]
								clr_bit(FLAGS, flag_nave2_ativa);
 8000b2c:	4b16      	ldr	r3, [pc, #88]	; (8000b88 <vTask_Pontuacao+0x24c>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	f023 0302 	bic.w	r3, r3, #2
 8000b34:	4a14      	ldr	r2, [pc, #80]	; (8000b88 <vTask_Pontuacao+0x24c>)
 8000b36:	6013      	str	r3, [r2, #0]
							}
							if((score_nave2%5)==0)//a cada 5 tiros soma 1 no score
 8000b38:	4b1a      	ldr	r3, [pc, #104]	; (8000ba4 <vTask_Pontuacao+0x268>)
 8000b3a:	6819      	ldr	r1, [r3, #0]
 8000b3c:	4b1a      	ldr	r3, [pc, #104]	; (8000ba8 <vTask_Pontuacao+0x26c>)
 8000b3e:	fb83 2301 	smull	r2, r3, r3, r1
 8000b42:	105a      	asrs	r2, r3, #1
 8000b44:	17cb      	asrs	r3, r1, #31
 8000b46:	1ad2      	subs	r2, r2, r3
 8000b48:	4613      	mov	r3, r2
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	4413      	add	r3, r2
 8000b4e:	1aca      	subs	r2, r1, r3
 8000b50:	2a00      	cmp	r2, #0
 8000b52:	d104      	bne.n	8000b5e <vTask_Pontuacao+0x222>
								score++;
 8000b54:	4b0d      	ldr	r3, [pc, #52]	; (8000b8c <vTask_Pontuacao+0x250>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	4a0c      	ldr	r2, [pc, #48]	; (8000b8c <vTask_Pontuacao+0x250>)
 8000b5c:	6013      	str	r3, [r2, #0]
		for(i=0; i<max_tiros_nave0; i++)
 8000b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b60:	3301      	adds	r3, #1
 8000b62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b66:	2b09      	cmp	r3, #9
 8000b68:	f67f aefd 	bls.w	8000966 <vTask_Pontuacao+0x2a>
					}
				}
			}
		}
		//------------------------------------------------------------------------------------
		if(tst_bit(FLAGS, flag_nave2_ativa))
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <vTask_Pontuacao+0x24c>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	f003 0302 	and.w	r3, r3, #2
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	f000 80bc 	beq.w	8000cf2 <vTask_Pontuacao+0x3b6>
		{
			for(j=0; j< max_tiros_nave2; j++) // se tiro da nave2 atingiu a nave0
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000b7e:	e073      	b.n	8000c68 <vTask_Pontuacao+0x32c>
 8000b80:	200008d4 	.word	0x200008d4
 8000b84:	20000924 	.word	0x20000924
 8000b88:	200008c8 	.word	0x200008c8
 8000b8c:	20000a40 	.word	0x20000a40
 8000b90:	200008cc 	.word	0x200008cc
 8000b94:	08005da8 	.word	0x08005da8
 8000b98:	200008d0 	.word	0x200008d0
 8000b9c:	08005dbc 	.word	0x08005dbc
 8000ba0:	200008b0 	.word	0x200008b0
 8000ba4:	20000a44 	.word	0x20000a44
 8000ba8:	66666667 	.word	0x66666667
			{
				if(tiros2XY[j][0]!=0)	// se houver tiro verifica o acerto
 8000bac:	4a52      	ldr	r2, [pc, #328]	; (8000cf8 <vTask_Pontuacao+0x3bc>)
 8000bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bb0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d054      	beq.n	8000c62 <vTask_Pontuacao+0x326>
				{
					if(((tiros2XY[j][0]+2)>=nave0p.x1) && ((tiros2XY[j][0]+2)<=(nave0p.x1+8))) // se estao no mesmo x
 8000bb8:	4a4f      	ldr	r2, [pc, #316]	; (8000cf8 <vTask_Pontuacao+0x3bc>)
 8000bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bbc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000bc0:	1c9a      	adds	r2, r3, #2
 8000bc2:	4b4e      	ldr	r3, [pc, #312]	; (8000cfc <vTask_Pontuacao+0x3c0>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	429a      	cmp	r2, r3
 8000bc8:	d34b      	bcc.n	8000c62 <vTask_Pontuacao+0x326>
 8000bca:	4a4b      	ldr	r2, [pc, #300]	; (8000cf8 <vTask_Pontuacao+0x3bc>)
 8000bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bce:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000bd2:	1c9a      	adds	r2, r3, #2
 8000bd4:	4b49      	ldr	r3, [pc, #292]	; (8000cfc <vTask_Pontuacao+0x3c0>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	3308      	adds	r3, #8
 8000bda:	429a      	cmp	r2, r3
 8000bdc:	d841      	bhi.n	8000c62 <vTask_Pontuacao+0x326>
					{
						if(((tiros2XY[j][1]+5)>=nave0p.y1) && ((tiros2XY[j][1]+6)<=(nave0p.y1+7))) // se estao no mesmo y, acertou
 8000bde:	4a46      	ldr	r2, [pc, #280]	; (8000cf8 <vTask_Pontuacao+0x3bc>)
 8000be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000be2:	00db      	lsls	r3, r3, #3
 8000be4:	4413      	add	r3, r2
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	1d5a      	adds	r2, r3, #5
 8000bea:	4b44      	ldr	r3, [pc, #272]	; (8000cfc <vTask_Pontuacao+0x3c0>)
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d337      	bcc.n	8000c62 <vTask_Pontuacao+0x326>
 8000bf2:	4a41      	ldr	r2, [pc, #260]	; (8000cf8 <vTask_Pontuacao+0x3bc>)
 8000bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bf6:	00db      	lsls	r3, r3, #3
 8000bf8:	4413      	add	r3, r2
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	1d9a      	adds	r2, r3, #6
 8000bfe:	4b3f      	ldr	r3, [pc, #252]	; (8000cfc <vTask_Pontuacao+0x3c0>)
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	3307      	adds	r3, #7
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d82c      	bhi.n	8000c62 <vTask_Pontuacao+0x326>
						{
							if(cont_tiros2>0)
 8000c08:	4b3d      	ldr	r3, [pc, #244]	; (8000d00 <vTask_Pontuacao+0x3c4>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d004      	beq.n	8000c1a <vTask_Pontuacao+0x2de>
								cont_tiros2--;
 8000c10:	4b3b      	ldr	r3, [pc, #236]	; (8000d00 <vTask_Pontuacao+0x3c4>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	3b01      	subs	r3, #1
 8000c16:	4a3a      	ldr	r2, [pc, #232]	; (8000d00 <vTask_Pontuacao+0x3c4>)
 8000c18:	6013      	str	r3, [r2, #0]

							p.x1 = tiros2XY[j][0];
 8000c1a:	4a37      	ldr	r2, [pc, #220]	; (8000cf8 <vTask_Pontuacao+0x3bc>)
 8000c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c1e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000c22:	60bb      	str	r3, [r7, #8]
							p.y1 = tiros2XY[j][1];
 8000c24:	4a34      	ldr	r2, [pc, #208]	; (8000cf8 <vTask_Pontuacao+0x3bc>)
 8000c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c28:	00db      	lsls	r3, r3, #3
 8000c2a:	4413      	add	r3, r2
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	60fb      	str	r3, [r7, #12]
							tiros2XY[j][0]=0;
 8000c30:	4a31      	ldr	r2, [pc, #196]	; (8000cf8 <vTask_Pontuacao+0x3bc>)
 8000c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c34:	2100      	movs	r1, #0
 8000c36:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
							score--;
 8000c3a:	4b32      	ldr	r3, [pc, #200]	; (8000d04 <vTask_Pontuacao+0x3c8>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	3b01      	subs	r3, #1
 8000c40:	4a30      	ldr	r2, [pc, #192]	; (8000d04 <vTask_Pontuacao+0x3c8>)
 8000c42:	6013      	str	r3, [r2, #0]
							if(score_nave2>0)
 8000c44:	4b30      	ldr	r3, [pc, #192]	; (8000d08 <vTask_Pontuacao+0x3cc>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	dd04      	ble.n	8000c56 <vTask_Pontuacao+0x31a>
								score_nave2--;
 8000c4c:	4b2e      	ldr	r3, [pc, #184]	; (8000d08 <vTask_Pontuacao+0x3cc>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	3b01      	subs	r3, #1
 8000c52:	4a2d      	ldr	r2, [pc, #180]	; (8000d08 <vTask_Pontuacao+0x3cc>)
 8000c54:	6013      	str	r3, [r2, #0]
							desenha_fig(&p, &apaga_tiro2f);
 8000c56:	f107 0308 	add.w	r3, r7, #8
 8000c5a:	492c      	ldr	r1, [pc, #176]	; (8000d0c <vTask_Pontuacao+0x3d0>)
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff fc3d 	bl	80004dc <desenha_fig>
			for(j=0; j< max_tiros_nave2; j++) // se tiro da nave2 atingiu a nave0
 8000c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c64:	3301      	adds	r3, #1
 8000c66:	62bb      	str	r3, [r7, #40]	; 0x28
 8000c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c6a:	2b04      	cmp	r3, #4
 8000c6c:	d99e      	bls.n	8000bac <vTask_Pontuacao+0x270>
					}
				}
			}
			//---------------------------------------------------------------------------------
			// verifica se houve contato entra a nave2 e a nave0
			if(((nave0p.x1>nave2p.x1) && (nave0p.x1<(nave2p.x1+16))) || (((nave0p.x1+8)>nave2p.x1) && ((nave0p.x1+8)<(nave2p.x1+16))))
 8000c6e:	4b23      	ldr	r3, [pc, #140]	; (8000cfc <vTask_Pontuacao+0x3c0>)
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	4b27      	ldr	r3, [pc, #156]	; (8000d10 <vTask_Pontuacao+0x3d4>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	429a      	cmp	r2, r3
 8000c78:	d906      	bls.n	8000c88 <vTask_Pontuacao+0x34c>
 8000c7a:	4b20      	ldr	r3, [pc, #128]	; (8000cfc <vTask_Pontuacao+0x3c0>)
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	4b24      	ldr	r3, [pc, #144]	; (8000d10 <vTask_Pontuacao+0x3d4>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	3310      	adds	r3, #16
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d310      	bcc.n	8000caa <vTask_Pontuacao+0x36e>
 8000c88:	4b1c      	ldr	r3, [pc, #112]	; (8000cfc <vTask_Pontuacao+0x3c0>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f103 0208 	add.w	r2, r3, #8
 8000c90:	4b1f      	ldr	r3, [pc, #124]	; (8000d10 <vTask_Pontuacao+0x3d4>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	429a      	cmp	r2, r3
 8000c96:	d92c      	bls.n	8000cf2 <vTask_Pontuacao+0x3b6>
 8000c98:	4b18      	ldr	r3, [pc, #96]	; (8000cfc <vTask_Pontuacao+0x3c0>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f103 0208 	add.w	r2, r3, #8
 8000ca0:	4b1b      	ldr	r3, [pc, #108]	; (8000d10 <vTask_Pontuacao+0x3d4>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	3310      	adds	r3, #16
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	d223      	bcs.n	8000cf2 <vTask_Pontuacao+0x3b6>
			{
				if(((nave0p.y1>nave2p.y1) && (nave0p.y1<(nave2p.y1+9))) || (((nave0p.y1+7)>nave2p.y1) && ((nave0p.y1+7)<(nave2p.y1+9))))
 8000caa:	4b14      	ldr	r3, [pc, #80]	; (8000cfc <vTask_Pontuacao+0x3c0>)
 8000cac:	685a      	ldr	r2, [r3, #4]
 8000cae:	4b18      	ldr	r3, [pc, #96]	; (8000d10 <vTask_Pontuacao+0x3d4>)
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	d906      	bls.n	8000cc4 <vTask_Pontuacao+0x388>
 8000cb6:	4b11      	ldr	r3, [pc, #68]	; (8000cfc <vTask_Pontuacao+0x3c0>)
 8000cb8:	685a      	ldr	r2, [r3, #4]
 8000cba:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <vTask_Pontuacao+0x3d4>)
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	3309      	adds	r3, #9
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	d30e      	bcc.n	8000ce2 <vTask_Pontuacao+0x3a6>
 8000cc4:	4b0d      	ldr	r3, [pc, #52]	; (8000cfc <vTask_Pontuacao+0x3c0>)
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	1dda      	adds	r2, r3, #7
 8000cca:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <vTask_Pontuacao+0x3d4>)
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	429a      	cmp	r2, r3
 8000cd0:	d90f      	bls.n	8000cf2 <vTask_Pontuacao+0x3b6>
 8000cd2:	4b0a      	ldr	r3, [pc, #40]	; (8000cfc <vTask_Pontuacao+0x3c0>)
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	1dda      	adds	r2, r3, #7
 8000cd8:	4b0d      	ldr	r3, [pc, #52]	; (8000d10 <vTask_Pontuacao+0x3d4>)
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	3309      	adds	r3, #9
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	d207      	bcs.n	8000cf2 <vTask_Pontuacao+0x3b6>
				{
					score--;
 8000ce2:	4b08      	ldr	r3, [pc, #32]	; (8000d04 <vTask_Pontuacao+0x3c8>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	4a06      	ldr	r2, [pc, #24]	; (8000d04 <vTask_Pontuacao+0x3c8>)
 8000cea:	6013      	str	r3, [r2, #0]
					vTaskDelay(50);
 8000cec:	2032      	movs	r0, #50	; 0x32
 8000cee:	f003 fddb 	bl	80048a8 <vTaskDelay>

			//---------------------------------------------------------------------------------
		}
		//-------------------------------------------------------------------------------------
		// teste para choque entre nave0 e nave1 (jogador e nave filha)
		for(j=0; j<max_naves_inimigas; j++)
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	62bb      	str	r3, [r7, #40]	; 0x28
 8000cf6:	e06d      	b.n	8000dd4 <vTask_Pontuacao+0x498>
 8000cf8:	20000a14 	.word	0x20000a14
 8000cfc:	20000898 	.word	0x20000898
 8000d00:	20000a3c 	.word	0x20000a3c
 8000d04:	20000a40 	.word	0x20000a40
 8000d08:	20000a44 	.word	0x20000a44
 8000d0c:	08005e18 	.word	0x08005e18
 8000d10:	200008b0 	.word	0x200008b0
		{
			if(naves1XY[j][0]!=0xFF)	// se houver nave inimiga verifica o acerto
 8000d14:	4a49      	ldr	r2, [pc, #292]	; (8000e3c <vTask_Pontuacao+0x500>)
 8000d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000d1c:	2bff      	cmp	r3, #255	; 0xff
 8000d1e:	d056      	beq.n	8000dce <vTask_Pontuacao+0x492>
			{
				// verificar se estao no mesmo X

				p.x1 = naves1XY[j][0];
 8000d20:	4a46      	ldr	r2, [pc, #280]	; (8000e3c <vTask_Pontuacao+0x500>)
 8000d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d24:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000d28:	60bb      	str	r3, [r7, #8]
				p.y1 = naves1XY[j][1];
 8000d2a:	4a44      	ldr	r2, [pc, #272]	; (8000e3c <vTask_Pontuacao+0x500>)
 8000d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d2e:	00db      	lsls	r3, r3, #3
 8000d30:	4413      	add	r3, r2
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	60fb      	str	r3, [r7, #12]

				if(((nave0p.x1<=p.x1) && (p.x1<=(nave0p.x1+8))) ||((p.x1<=nave0p.x1) && (nave0p.x1<=(p.x1+6))))
 8000d36:	4b42      	ldr	r3, [pc, #264]	; (8000e40 <vTask_Pontuacao+0x504>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	68bb      	ldr	r3, [r7, #8]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d805      	bhi.n	8000d4c <vTask_Pontuacao+0x410>
 8000d40:	68ba      	ldr	r2, [r7, #8]
 8000d42:	4b3f      	ldr	r3, [pc, #252]	; (8000e40 <vTask_Pontuacao+0x504>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	3308      	adds	r3, #8
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d90a      	bls.n	8000d62 <vTask_Pontuacao+0x426>
 8000d4c:	68ba      	ldr	r2, [r7, #8]
 8000d4e:	4b3c      	ldr	r3, [pc, #240]	; (8000e40 <vTask_Pontuacao+0x504>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d83b      	bhi.n	8000dce <vTask_Pontuacao+0x492>
 8000d56:	4b3a      	ldr	r3, [pc, #232]	; (8000e40 <vTask_Pontuacao+0x504>)
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	3306      	adds	r3, #6
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	d835      	bhi.n	8000dce <vTask_Pontuacao+0x492>
				{
					// verificar o y
					if(((p.y1<=nave0p.y1)&&(nave0p.y1<=(p.y1+3))) || ((nave0p.y1<=p.y1)&&(p.y1<=(nave0p.y1+7))))
 8000d62:	68fa      	ldr	r2, [r7, #12]
 8000d64:	4b36      	ldr	r3, [pc, #216]	; (8000e40 <vTask_Pontuacao+0x504>)
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	d805      	bhi.n	8000d78 <vTask_Pontuacao+0x43c>
 8000d6c:	4b34      	ldr	r3, [pc, #208]	; (8000e40 <vTask_Pontuacao+0x504>)
 8000d6e:	685a      	ldr	r2, [r3, #4]
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	3303      	adds	r3, #3
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d90a      	bls.n	8000d8e <vTask_Pontuacao+0x452>
 8000d78:	4b31      	ldr	r3, [pc, #196]	; (8000e40 <vTask_Pontuacao+0x504>)
 8000d7a:	685a      	ldr	r2, [r3, #4]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d825      	bhi.n	8000dce <vTask_Pontuacao+0x492>
 8000d82:	68fa      	ldr	r2, [r7, #12]
 8000d84:	4b2e      	ldr	r3, [pc, #184]	; (8000e40 <vTask_Pontuacao+0x504>)
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	3307      	adds	r3, #7
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d81f      	bhi.n	8000dce <vTask_Pontuacao+0x492>
					{
						score--;
 8000d8e:	4b2d      	ldr	r3, [pc, #180]	; (8000e44 <vTask_Pontuacao+0x508>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	3b01      	subs	r3, #1
 8000d94:	4a2b      	ldr	r2, [pc, #172]	; (8000e44 <vTask_Pontuacao+0x508>)
 8000d96:	6013      	str	r3, [r2, #0]

						// apaga nave inimiga
						p.x1 = naves1XY[j][0];
 8000d98:	4a28      	ldr	r2, [pc, #160]	; (8000e3c <vTask_Pontuacao+0x500>)
 8000d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d9c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000da0:	60bb      	str	r3, [r7, #8]
						p.y1 = naves1XY[j][1];
 8000da2:	4a26      	ldr	r2, [pc, #152]	; (8000e3c <vTask_Pontuacao+0x500>)
 8000da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000da6:	00db      	lsls	r3, r3, #3
 8000da8:	4413      	add	r3, r2
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	60fb      	str	r3, [r7, #12]
						naves1XY[j][0]= 0xFF;
 8000dae:	4a23      	ldr	r2, [pc, #140]	; (8000e3c <vTask_Pontuacao+0x500>)
 8000db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000db2:	21ff      	movs	r1, #255	; 0xff
 8000db4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
						cont_naves1--;
 8000db8:	4b23      	ldr	r3, [pc, #140]	; (8000e48 <vTask_Pontuacao+0x50c>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	3b01      	subs	r3, #1
 8000dbe:	4a22      	ldr	r2, [pc, #136]	; (8000e48 <vTask_Pontuacao+0x50c>)
 8000dc0:	6013      	str	r3, [r2, #0]
						desenha_fig(&p, &apaga_nave1f);
 8000dc2:	f107 0308 	add.w	r3, r7, #8
 8000dc6:	4921      	ldr	r1, [pc, #132]	; (8000e4c <vTask_Pontuacao+0x510>)
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f7ff fb87 	bl	80004dc <desenha_fig>
		for(j=0; j<max_naves_inimigas; j++)
 8000dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8000dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dd6:	2b1d      	cmp	r3, #29
 8000dd8:	d99c      	bls.n	8000d14 <vTask_Pontuacao+0x3d8>
				}
			}
		}
		//---------------------------------------------------------------------------------------
		//a cada max_pontos_p_nave2 gera uma nave mae se esta nao estiver criada
		if((score >= (score2nave2 + max_pontos_p_nave2 )) && (!tst_bit(FLAGS, flag_desce_nave2)) && (!tst_bit(FLAGS, flag_nave2_ativa)) )
 8000dda:	6a3b      	ldr	r3, [r7, #32]
 8000ddc:	f103 021d 	add.w	r2, r3, #29
 8000de0:	4b18      	ldr	r3, [pc, #96]	; (8000e44 <vTask_Pontuacao+0x508>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	da14      	bge.n	8000e12 <vTask_Pontuacao+0x4d6>
 8000de8:	4b19      	ldr	r3, [pc, #100]	; (8000e50 <vTask_Pontuacao+0x514>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f003 0304 	and.w	r3, r3, #4
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d10e      	bne.n	8000e12 <vTask_Pontuacao+0x4d6>
 8000df4:	4b16      	ldr	r3, [pc, #88]	; (8000e50 <vTask_Pontuacao+0x514>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	f003 0302 	and.w	r3, r3, #2
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d108      	bne.n	8000e12 <vTask_Pontuacao+0x4d6>
		{
			set_bit(FLAGS, flag_desce_nave2);
 8000e00:	4b13      	ldr	r3, [pc, #76]	; (8000e50 <vTask_Pontuacao+0x514>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f043 0304 	orr.w	r3, r3, #4
 8000e08:	4a11      	ldr	r2, [pc, #68]	; (8000e50 <vTask_Pontuacao+0x514>)
 8000e0a:	6013      	str	r3, [r2, #0]
			score2nave2 = score;
 8000e0c:	4b0d      	ldr	r3, [pc, #52]	; (8000e44 <vTask_Pontuacao+0x508>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	623b      	str	r3, [r7, #32]
		}
		if(score<=(score2nave2-max_pontos_p_nave2))
 8000e12:	6a3b      	ldr	r3, [r7, #32]
 8000e14:	f1a3 021d 	sub.w	r2, r3, #29
 8000e18:	4b0a      	ldr	r3, [pc, #40]	; (8000e44 <vTask_Pontuacao+0x508>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	dd02      	ble.n	8000e26 <vTask_Pontuacao+0x4ea>
			score2nave2 = score;
 8000e20:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <vTask_Pontuacao+0x508>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	623b      	str	r3, [r7, #32]
		//-------------------------------------------------------------------------

		escreve_Nr_Peq(60,0, score, 6); // mostra atï¿½ 99999
 8000e26:	4b07      	ldr	r3, [pc, #28]	; (8000e44 <vTask_Pontuacao+0x508>)
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	2306      	movs	r3, #6
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	203c      	movs	r0, #60	; 0x3c
 8000e30:	f7ff fc32 	bl	8000698 <escreve_Nr_Peq>
		vTaskDelay(10);
 8000e34:	200a      	movs	r0, #10
 8000e36:	f003 fd37 	bl	80048a8 <vTaskDelay>
		for(i=0; i<max_tiros_nave0; i++)
 8000e3a:	e591      	b.n	8000960 <vTask_Pontuacao+0x24>
 8000e3c:	20000924 	.word	0x20000924
 8000e40:	20000898 	.word	0x20000898
 8000e44:	20000a40 	.word	0x20000a40
 8000e48:	200008d0 	.word	0x200008d0
 8000e4c:	08005dbc 	.word	0x08005dbc
 8000e50:	200008c8 	.word	0x200008c8

08000e54 <vTask_Desloca_Nave2>:
}
//---------------------------------------------------------------------------------------------------

//---------------------------------------------------------------------------------------------------
void vTask_Desloca_Nave2(void *pvParameters)	// nave mï¿½e
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
	uint32_t i, movimento;

	nave2p.x1 = 0; nave2p.y1 = 0;
 8000e5c:	4b94      	ldr	r3, [pc, #592]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	4b93      	ldr	r3, [pc, #588]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	605a      	str	r2, [r3, #4]
	nave2p.x2 = 0; nave2p.y2 = 0;
 8000e68:	4b91      	ldr	r3, [pc, #580]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	609a      	str	r2, [r3, #8]
 8000e6e:	4b90      	ldr	r3, [pc, #576]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	60da      	str	r2, [r3, #12]
	nave2p.x3 = 0; nave2p.y3 = 0;
 8000e74:	4b8e      	ldr	r3, [pc, #568]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	611a      	str	r2, [r3, #16]
 8000e7a:	4b8d      	ldr	r3, [pc, #564]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	615a      	str	r2, [r3, #20]

	while(1)
	{

		vTaskDelay(1);
 8000e80:	2001      	movs	r0, #1
 8000e82:	f003 fd11 	bl	80048a8 <vTaskDelay>

		if(tst_bit(FLAGS, flag_desce_nave2))	//se a nave estiver ativa desce uma vez
 8000e86:	4b8b      	ldr	r3, [pc, #556]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f003 0304 	and.w	r3, r3, #4
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d02f      	beq.n	8000ef2 <vTask_Desloca_Nave2+0x9e>
		{
			//descida da nave
			nave2p.x1 = 33; nave2p.y1 = 0;
 8000e92:	4b87      	ldr	r3, [pc, #540]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000e94:	2221      	movs	r2, #33	; 0x21
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	4b85      	ldr	r3, [pc, #532]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	605a      	str	r2, [r3, #4]
			for(i=0; i<10; i++) // descida
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	60fb      	str	r3, [r7, #12]
 8000ea2:	e010      	b.n	8000ec6 <vTask_Desloca_Nave2+0x72>
			{
				nave2p.x3 = 17; nave2p.y3 = 1+i;
 8000ea4:	4b82      	ldr	r3, [pc, #520]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000ea6:	2211      	movs	r2, #17
 8000ea8:	611a      	str	r2, [r3, #16]
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	3301      	adds	r3, #1
 8000eae:	4a80      	ldr	r2, [pc, #512]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000eb0:	6153      	str	r3, [r2, #20]
				desenha_fig(&nave2p, &nave2f);
 8000eb2:	4981      	ldr	r1, [pc, #516]	; (80010b8 <vTask_Desloca_Nave2+0x264>)
 8000eb4:	487e      	ldr	r0, [pc, #504]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000eb6:	f7ff fb11 	bl	80004dc <desenha_fig>
				vTaskDelay(100);
 8000eba:	2064      	movs	r0, #100	; 0x64
 8000ebc:	f003 fcf4 	bl	80048a8 <vTaskDelay>
			for(i=0; i<10; i++) // descida
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	60fb      	str	r3, [r7, #12]
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	2b09      	cmp	r3, #9
 8000eca:	d9eb      	bls.n	8000ea4 <vTask_Desloca_Nave2+0x50>
			}
			nave2p.x3 = 0; nave2p.y3 = 0;
 8000ecc:	4b78      	ldr	r3, [pc, #480]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	611a      	str	r2, [r3, #16]
 8000ed2:	4b77      	ldr	r3, [pc, #476]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	615a      	str	r2, [r3, #20]
			set_bit(FLAGS, flag_nave2_ativa);	// ativa o tiro e o movimento da nave 2, sera deastivada pela pontuacao
 8000ed8:	4b76      	ldr	r3, [pc, #472]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f043 0302 	orr.w	r3, r3, #2
 8000ee0:	4a74      	ldr	r2, [pc, #464]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000ee2:	6013      	str	r3, [r2, #0]
			clr_bit(FLAGS, flag_desce_nave2);
 8000ee4:	4b73      	ldr	r3, [pc, #460]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f023 0304 	bic.w	r3, r3, #4
 8000eec:	4a71      	ldr	r2, [pc, #452]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000eee:	6013      	str	r3, [r2, #0]
 8000ef0:	e7c6      	b.n	8000e80 <vTask_Desloca_Nave2+0x2c>
		}
		else if(tst_bit(FLAGS, flag_nave2_ativa))
 8000ef2:	4b70      	ldr	r3, [pc, #448]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f003 0302 	and.w	r3, r3, #2
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d0c0      	beq.n	8000e80 <vTask_Desloca_Nave2+0x2c>
		{
			set_bit(FLAGS, flag_mov_nave2);
 8000efe:	4b6d      	ldr	r3, [pc, #436]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f043 0301 	orr.w	r3, r3, #1
 8000f06:	4a6b      	ldr	r2, [pc, #428]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000f08:	6013      	str	r3, [r2, #0]

			movimento = prng_LFSR() % 8; // sï¿½o 8 opï¿½ï¿½es de movimento
 8000f0a:	f7ff fca1 	bl	8000850 <prng_LFSR>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	f003 0307 	and.w	r3, r3, #7
 8000f14:	60bb      	str	r3, [r7, #8]

			while(tst_bit(FLAGS, flag_mov_nave2))
 8000f16:	e0c2      	b.n	800109e <vTask_Desloca_Nave2+0x24a>
			{
				switch(movimento)
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	2b07      	cmp	r3, #7
 8000f1c:	f200 80ad 	bhi.w	800107a <vTask_Desloca_Nave2+0x226>
 8000f20:	a201      	add	r2, pc, #4	; (adr r2, 8000f28 <vTask_Desloca_Nave2+0xd4>)
 8000f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f26:	bf00      	nop
 8000f28:	08000f49 	.word	0x08000f49
 8000f2c:	08000f6b 	.word	0x08000f6b
 8000f30:	08000f8d 	.word	0x08000f8d
 8000f34:	08000faf 	.word	0x08000faf
 8000f38:	08000fd1 	.word	0x08000fd1
 8000f3c:	08001005 	.word	0x08001005
 8000f40:	08001039 	.word	0x08001039
 8000f44:	0800106d 	.word	0x0800106d
				{
					// descida vertical
					case 0: if(nave2p.y1<38)
 8000f48:	4b59      	ldr	r3, [pc, #356]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	2b25      	cmp	r3, #37	; 0x25
 8000f4e:	d805      	bhi.n	8000f5c <vTask_Desloca_Nave2+0x108>
					nave2p.y1++;
 8000f50:	4b57      	ldr	r3, [pc, #348]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	3301      	adds	r3, #1
 8000f56:	4a56      	ldr	r2, [pc, #344]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000f58:	6053      	str	r3, [r2, #4]
					else
					clr_bit(FLAGS, flag_mov_nave2);
					break;
 8000f5a:	e08e      	b.n	800107a <vTask_Desloca_Nave2+0x226>
					clr_bit(FLAGS, flag_mov_nave2);
 8000f5c:	4b55      	ldr	r3, [pc, #340]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f023 0301 	bic.w	r3, r3, #1
 8000f64:	4a53      	ldr	r2, [pc, #332]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000f66:	6013      	str	r3, [r2, #0]
					break;
 8000f68:	e087      	b.n	800107a <vTask_Desloca_Nave2+0x226>

					// subida vertical
					case 1: if(nave2p.y1>0)
 8000f6a:	4b51      	ldr	r3, [pc, #324]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d005      	beq.n	8000f7e <vTask_Desloca_Nave2+0x12a>
					nave2p.y1--;
 8000f72:	4b4f      	ldr	r3, [pc, #316]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	3b01      	subs	r3, #1
 8000f78:	4a4d      	ldr	r2, [pc, #308]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000f7a:	6053      	str	r3, [r2, #4]
					else
					clr_bit(FLAGS, flag_mov_nave2);
					break;
 8000f7c:	e07d      	b.n	800107a <vTask_Desloca_Nave2+0x226>
					clr_bit(FLAGS, flag_mov_nave2);
 8000f7e:	4b4d      	ldr	r3, [pc, #308]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f023 0301 	bic.w	r3, r3, #1
 8000f86:	4a4b      	ldr	r2, [pc, #300]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000f88:	6013      	str	r3, [r2, #0]
					break;
 8000f8a:	e076      	b.n	800107a <vTask_Desloca_Nave2+0x226>

					// movimento horizontal para a direita
					case 2: if(nave2p.x1<68)
 8000f8c:	4b48      	ldr	r3, [pc, #288]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2b43      	cmp	r3, #67	; 0x43
 8000f92:	d805      	bhi.n	8000fa0 <vTask_Desloca_Nave2+0x14c>
					nave2p.x1++;
 8000f94:	4b46      	ldr	r3, [pc, #280]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	4a45      	ldr	r2, [pc, #276]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000f9c:	6013      	str	r3, [r2, #0]
					else
					clr_bit(FLAGS, flag_mov_nave2);
					break;
 8000f9e:	e06c      	b.n	800107a <vTask_Desloca_Nave2+0x226>
					clr_bit(FLAGS, flag_mov_nave2);
 8000fa0:	4b44      	ldr	r3, [pc, #272]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f023 0301 	bic.w	r3, r3, #1
 8000fa8:	4a42      	ldr	r2, [pc, #264]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000faa:	6013      	str	r3, [r2, #0]
					break;
 8000fac:	e065      	b.n	800107a <vTask_Desloca_Nave2+0x226>

					// movimento horizontal para a esquerda
					case 3: if(nave2p.x1>0)
 8000fae:	4b40      	ldr	r3, [pc, #256]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d005      	beq.n	8000fc2 <vTask_Desloca_Nave2+0x16e>
					nave2p.x1--;
 8000fb6:	4b3e      	ldr	r3, [pc, #248]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	3b01      	subs	r3, #1
 8000fbc:	4a3c      	ldr	r2, [pc, #240]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000fbe:	6013      	str	r3, [r2, #0]
					else
					clr_bit(FLAGS, flag_mov_nave2);
					break;
 8000fc0:	e05b      	b.n	800107a <vTask_Desloca_Nave2+0x226>
					clr_bit(FLAGS, flag_mov_nave2);
 8000fc2:	4b3c      	ldr	r3, [pc, #240]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f023 0301 	bic.w	r3, r3, #1
 8000fca:	4a3a      	ldr	r2, [pc, #232]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000fcc:	6013      	str	r3, [r2, #0]
					break;
 8000fce:	e054      	b.n	800107a <vTask_Desloca_Nave2+0x226>

					// movimento para a direita e para baixo
					case 4: if((nave2p.x1<68)&&(nave2p.y1<38))
 8000fd0:	4b37      	ldr	r3, [pc, #220]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2b43      	cmp	r3, #67	; 0x43
 8000fd6:	d80e      	bhi.n	8000ff6 <vTask_Desloca_Nave2+0x1a2>
 8000fd8:	4b35      	ldr	r3, [pc, #212]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	2b25      	cmp	r3, #37	; 0x25
 8000fde:	d80a      	bhi.n	8000ff6 <vTask_Desloca_Nave2+0x1a2>
					{	nave2p.x1++; nave2p.y1++;	}
 8000fe0:	4b33      	ldr	r3, [pc, #204]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	4a32      	ldr	r2, [pc, #200]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000fe8:	6013      	str	r3, [r2, #0]
 8000fea:	4b31      	ldr	r3, [pc, #196]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	3301      	adds	r3, #1
 8000ff0:	4a2f      	ldr	r2, [pc, #188]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8000ff2:	6053      	str	r3, [r2, #4]
					else
					clr_bit(FLAGS, flag_mov_nave2);
					break;
 8000ff4:	e041      	b.n	800107a <vTask_Desloca_Nave2+0x226>
					clr_bit(FLAGS, flag_mov_nave2);
 8000ff6:	4b2f      	ldr	r3, [pc, #188]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f023 0301 	bic.w	r3, r3, #1
 8000ffe:	4a2d      	ldr	r2, [pc, #180]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8001000:	6013      	str	r3, [r2, #0]
					break;
 8001002:	e03a      	b.n	800107a <vTask_Desloca_Nave2+0x226>

					// movimento para a esquerda e para cima
					case 5: if((nave2p.x1>0)&&(nave2p.y1>0))
 8001004:	4b2a      	ldr	r3, [pc, #168]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d00e      	beq.n	800102a <vTask_Desloca_Nave2+0x1d6>
 800100c:	4b28      	ldr	r3, [pc, #160]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d00a      	beq.n	800102a <vTask_Desloca_Nave2+0x1d6>
					{	nave2p.x1--; nave2p.y1--;	}
 8001014:	4b26      	ldr	r3, [pc, #152]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	3b01      	subs	r3, #1
 800101a:	4a25      	ldr	r2, [pc, #148]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 800101c:	6013      	str	r3, [r2, #0]
 800101e:	4b24      	ldr	r3, [pc, #144]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	3b01      	subs	r3, #1
 8001024:	4a22      	ldr	r2, [pc, #136]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8001026:	6053      	str	r3, [r2, #4]
					else
					clr_bit(FLAGS, flag_mov_nave2);
					break;
 8001028:	e027      	b.n	800107a <vTask_Desloca_Nave2+0x226>
					clr_bit(FLAGS, flag_mov_nave2);
 800102a:	4b22      	ldr	r3, [pc, #136]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f023 0301 	bic.w	r3, r3, #1
 8001032:	4a20      	ldr	r2, [pc, #128]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8001034:	6013      	str	r3, [r2, #0]
					break;
 8001036:	e020      	b.n	800107a <vTask_Desloca_Nave2+0x226>

					// movimento para a esquerda e para baixo
					case 6: if((nave2p.x1>0)&&(nave2p.y1<38))
 8001038:	4b1d      	ldr	r3, [pc, #116]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d00e      	beq.n	800105e <vTask_Desloca_Nave2+0x20a>
 8001040:	4b1b      	ldr	r3, [pc, #108]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	2b25      	cmp	r3, #37	; 0x25
 8001046:	d80a      	bhi.n	800105e <vTask_Desloca_Nave2+0x20a>
					{	nave2p.x1--; nave2p.y1++;	}
 8001048:	4b19      	ldr	r3, [pc, #100]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	3b01      	subs	r3, #1
 800104e:	4a18      	ldr	r2, [pc, #96]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8001050:	6013      	str	r3, [r2, #0]
 8001052:	4b17      	ldr	r3, [pc, #92]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	3301      	adds	r3, #1
 8001058:	4a15      	ldr	r2, [pc, #84]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 800105a:	6053      	str	r3, [r2, #4]
					else
					clr_bit(FLAGS, flag_mov_nave2);
					break;
 800105c:	e00d      	b.n	800107a <vTask_Desloca_Nave2+0x226>
					clr_bit(FLAGS, flag_mov_nave2);
 800105e:	4b15      	ldr	r3, [pc, #84]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f023 0301 	bic.w	r3, r3, #1
 8001066:	4a13      	ldr	r2, [pc, #76]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8001068:	6013      	str	r3, [r2, #0]
					break;
 800106a:	e006      	b.n	800107a <vTask_Desloca_Nave2+0x226>

					// movimento para a direita e para cima
					case 7: if((nave2p.x1<68)&&(nave2p.y1<0))
					{	nave2p.x1++; nave2p.y1--;	}
					else
						clr_bit(FLAGS, flag_mov_nave2);
 800106c:	4b11      	ldr	r3, [pc, #68]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f023 0301 	bic.w	r3, r3, #1
 8001074:	4a0f      	ldr	r2, [pc, #60]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 8001076:	6013      	str	r3, [r2, #0]
					break;
 8001078:	bf00      	nop
				}
				if(tst_bit(FLAGS, flag_nave2_ativa))
 800107a:	4b0e      	ldr	r3, [pc, #56]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f003 0302 	and.w	r3, r3, #2
 8001082:	2b00      	cmp	r3, #0
 8001084:	d007      	beq.n	8001096 <vTask_Desloca_Nave2+0x242>
				{
					desenha_fig(&nave2p, &nave2f);
 8001086:	490c      	ldr	r1, [pc, #48]	; (80010b8 <vTask_Desloca_Nave2+0x264>)
 8001088:	4809      	ldr	r0, [pc, #36]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 800108a:	f7ff fa27 	bl	80004dc <desenha_fig>
					vTaskDelay(80);
 800108e:	2050      	movs	r0, #80	; 0x50
 8001090:	f003 fc0a 	bl	80048a8 <vTaskDelay>
 8001094:	e003      	b.n	800109e <vTask_Desloca_Nave2+0x24a>
				}
				else
					desenha_fig(&nave2p, &apaga_nave2f);
 8001096:	4909      	ldr	r1, [pc, #36]	; (80010bc <vTask_Desloca_Nave2+0x268>)
 8001098:	4805      	ldr	r0, [pc, #20]	; (80010b0 <vTask_Desloca_Nave2+0x25c>)
 800109a:	f7ff fa1f 	bl	80004dc <desenha_fig>
			while(tst_bit(FLAGS, flag_mov_nave2))
 800109e:	4b05      	ldr	r3, [pc, #20]	; (80010b4 <vTask_Desloca_Nave2+0x260>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	f47f af36 	bne.w	8000f18 <vTask_Desloca_Nave2+0xc4>
		vTaskDelay(1);
 80010ac:	e6e8      	b.n	8000e80 <vTask_Desloca_Nave2+0x2c>
 80010ae:	bf00      	nop
 80010b0:	200008b0 	.word	0x200008b0
 80010b4:	200008c8 	.word	0x200008c8
 80010b8:	08005dc8 	.word	0x08005dc8
 80010bc:	08005dec 	.word	0x08005dec

080010c0 <vTask_Disparo_Nave2>:
	}// while(1)
}
//---------------------------------------------------------------------------------------------------
//---------------------------------------------------------------------------------------------------
void vTask_Disparo_Nave2(void *pvParameters)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b08a      	sub	sp, #40	; 0x28
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
	uint32_t  i, j;
	struct pontos_t tiro2p;
	tiro2p.x1 = 0; tiro2p.y1=0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	60bb      	str	r3, [r7, #8]
 80010cc:	2300      	movs	r3, #0
 80010ce:	60fb      	str	r3, [r7, #12]
	tiro2p.x2 = 0; tiro2p.y2=0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	613b      	str	r3, [r7, #16]
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]
	tiro2p.x3 = 0; tiro2p.y3=0;
 80010d8:	2300      	movs	r3, #0
 80010da:	61bb      	str	r3, [r7, #24]
 80010dc:	2300      	movs	r3, #0
 80010de:	61fb      	str	r3, [r7, #28]

	for(i=0; i<max_tiros_nave2; i++)
 80010e0:	2300      	movs	r3, #0
 80010e2:	627b      	str	r3, [r7, #36]	; 0x24
 80010e4:	e013      	b.n	800110e <vTask_Disparo_Nave2+0x4e>
		for(j=0; j<2; j++)
 80010e6:	2300      	movs	r3, #0
 80010e8:	623b      	str	r3, [r7, #32]
 80010ea:	e00a      	b.n	8001102 <vTask_Disparo_Nave2+0x42>
			tiros2XY[i][j]=0;
 80010ec:	4953      	ldr	r1, [pc, #332]	; (800123c <vTask_Disparo_Nave2+0x17c>)
 80010ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f0:	005a      	lsls	r2, r3, #1
 80010f2:	6a3b      	ldr	r3, [r7, #32]
 80010f4:	4413      	add	r3, r2
 80010f6:	2200      	movs	r2, #0
 80010f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(j=0; j<2; j++)
 80010fc:	6a3b      	ldr	r3, [r7, #32]
 80010fe:	3301      	adds	r3, #1
 8001100:	623b      	str	r3, [r7, #32]
 8001102:	6a3b      	ldr	r3, [r7, #32]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d9f1      	bls.n	80010ec <vTask_Disparo_Nave2+0x2c>
	for(i=0; i<max_tiros_nave2; i++)
 8001108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800110a:	3301      	adds	r3, #1
 800110c:	627b      	str	r3, [r7, #36]	; 0x24
 800110e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001110:	2b04      	cmp	r3, #4
 8001112:	d9e8      	bls.n	80010e6 <vTask_Disparo_Nave2+0x26>

	j=0; // auxilio na impressao correta
 8001114:	2300      	movs	r3, #0
 8001116:	623b      	str	r3, [r7, #32]

	while(1)
	{
		if(tst_bit(FLAGS, flag_nave2_ativa)) // se nave mae estiver ativa
 8001118:	4b49      	ldr	r3, [pc, #292]	; (8001240 <vTask_Disparo_Nave2+0x180>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0302 	and.w	r3, r3, #2
 8001120:	2b00      	cmp	r3, #0
 8001122:	d03d      	beq.n	80011a0 <vTask_Disparo_Nave2+0xe0>
		{
			if(j==0)	// para evitar a impressao sucessiva de um tiro em cima do outro
 8001124:	6a3b      	ldr	r3, [r7, #32]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d132      	bne.n	8001190 <vTask_Disparo_Nave2+0xd0>
			{
				if(cont_tiros2<max_tiros_nave2)	// limite mï¿½ximo de 5 tiros ativos
 800112a:	4b46      	ldr	r3, [pc, #280]	; (8001244 <vTask_Disparo_Nave2+0x184>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2b04      	cmp	r3, #4
 8001130:	d82e      	bhi.n	8001190 <vTask_Disparo_Nave2+0xd0>
				{
					tiro2p.x1 = nave2p.x1+6;
 8001132:	4b45      	ldr	r3, [pc, #276]	; (8001248 <vTask_Disparo_Nave2+0x188>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	3306      	adds	r3, #6
 8001138:	60bb      	str	r3, [r7, #8]
					tiro2p.y1 = nave2p.y1+7;
 800113a:	4b43      	ldr	r3, [pc, #268]	; (8001248 <vTask_Disparo_Nave2+0x188>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	3307      	adds	r3, #7
 8001140:	60fb      	str	r3, [r7, #12]

					if(tiro2p.y1<38) // impedir impressao na parte inferior da tela quando a nave esta baixa
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	2b25      	cmp	r3, #37	; 0x25
 8001146:	d823      	bhi.n	8001190 <vTask_Disparo_Nave2+0xd0>
					{
						tiro2p.y1 = nave2p.y1 + 7;
 8001148:	4b3f      	ldr	r3, [pc, #252]	; (8001248 <vTask_Disparo_Nave2+0x188>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	3307      	adds	r3, #7
 800114e:	60fb      	str	r3, [r7, #12]

						for(i=0; i<max_tiros_nave2; i++)
 8001150:	2300      	movs	r3, #0
 8001152:	627b      	str	r3, [r7, #36]	; 0x24
 8001154:	e019      	b.n	800118a <vTask_Disparo_Nave2+0xca>
						{
							if(tiros2XY[i][0]==0)
 8001156:	4a39      	ldr	r2, [pc, #228]	; (800123c <vTask_Disparo_Nave2+0x17c>)
 8001158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800115a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d110      	bne.n	8001184 <vTask_Disparo_Nave2+0xc4>
							{
								tiros2XY[i][0] = tiro2p.x1; // salva ponto x do tiro
 8001162:	68ba      	ldr	r2, [r7, #8]
 8001164:	4935      	ldr	r1, [pc, #212]	; (800123c <vTask_Disparo_Nave2+0x17c>)
 8001166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001168:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
								tiros2XY[i][1] = tiro2p.y1; // salva ponto y do tiro
 800116c:	68fa      	ldr	r2, [r7, #12]
 800116e:	4933      	ldr	r1, [pc, #204]	; (800123c <vTask_Disparo_Nave2+0x17c>)
 8001170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001172:	00db      	lsls	r3, r3, #3
 8001174:	440b      	add	r3, r1
 8001176:	605a      	str	r2, [r3, #4]
								cont_tiros2++;
 8001178:	4b32      	ldr	r3, [pc, #200]	; (8001244 <vTask_Disparo_Nave2+0x184>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	3301      	adds	r3, #1
 800117e:	4a31      	ldr	r2, [pc, #196]	; (8001244 <vTask_Disparo_Nave2+0x184>)
 8001180:	6013      	str	r3, [r2, #0]
								break;		// sai do for, ou seja, cria somente um tiro
 8001182:	e005      	b.n	8001190 <vTask_Disparo_Nave2+0xd0>
						for(i=0; i<max_tiros_nave2; i++)
 8001184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001186:	3301      	adds	r3, #1
 8001188:	627b      	str	r3, [r7, #36]	; 0x24
 800118a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800118c:	2b04      	cmp	r3, #4
 800118e:	d9e2      	bls.n	8001156 <vTask_Disparo_Nave2+0x96>
							}
						}
					}
				}
			}
			j++; if(j>18) j=0; // pelo menos 9 pixeis jï¿½ estarao impressos
 8001190:	6a3b      	ldr	r3, [r7, #32]
 8001192:	3301      	adds	r3, #1
 8001194:	623b      	str	r3, [r7, #32]
 8001196:	6a3b      	ldr	r3, [r7, #32]
 8001198:	2b12      	cmp	r3, #18
 800119a:	d901      	bls.n	80011a0 <vTask_Disparo_Nave2+0xe0>
 800119c:	2300      	movs	r3, #0
 800119e:	623b      	str	r3, [r7, #32]
		}
		// imprime e desloca os tiros criados
		for(i=0; i<max_tiros_nave2; i++)
 80011a0:	2300      	movs	r3, #0
 80011a2:	627b      	str	r3, [r7, #36]	; 0x24
 80011a4:	e042      	b.n	800122c <vTask_Disparo_Nave2+0x16c>
		{
			if(tiros2XY[i][0]!=0)	//se for diferente de zero tem tiro para ser impresso
 80011a6:	4a25      	ldr	r2, [pc, #148]	; (800123c <vTask_Disparo_Nave2+0x17c>)
 80011a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011aa:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d039      	beq.n	8001226 <vTask_Disparo_Nave2+0x166>
			{
				tiro2p.x1 = tiros2XY[i][0];
 80011b2:	4a22      	ldr	r2, [pc, #136]	; (800123c <vTask_Disparo_Nave2+0x17c>)
 80011b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80011ba:	60bb      	str	r3, [r7, #8]
				tiro2p.y1 = tiros2XY[i][1];
 80011bc:	4a1f      	ldr	r2, [pc, #124]	; (800123c <vTask_Disparo_Nave2+0x17c>)
 80011be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c0:	00db      	lsls	r3, r3, #3
 80011c2:	4413      	add	r3, r2
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	60fb      	str	r3, [r7, #12]

				if(tiro2p.y1<48)	// imprime tiro
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	2b2f      	cmp	r3, #47	; 0x2f
 80011cc:	d815      	bhi.n	80011fa <vTask_Disparo_Nave2+0x13a>
				{
					tiro2p.y1 = tiros2XY[i][1];
 80011ce:	4a1b      	ldr	r2, [pc, #108]	; (800123c <vTask_Disparo_Nave2+0x17c>)
 80011d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d2:	00db      	lsls	r3, r3, #3
 80011d4:	4413      	add	r3, r2
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	60fb      	str	r3, [r7, #12]
					tiro2p.y1++;
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	3301      	adds	r3, #1
 80011de:	60fb      	str	r3, [r7, #12]
					tiros2XY[i][1] = tiro2p.y1;
 80011e0:	68fa      	ldr	r2, [r7, #12]
 80011e2:	4916      	ldr	r1, [pc, #88]	; (800123c <vTask_Disparo_Nave2+0x17c>)
 80011e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e6:	00db      	lsls	r3, r3, #3
 80011e8:	440b      	add	r3, r1
 80011ea:	605a      	str	r2, [r3, #4]

					desenha_fig(&tiro2p,&tiro2f);
 80011ec:	f107 0308 	add.w	r3, r7, #8
 80011f0:	4916      	ldr	r1, [pc, #88]	; (800124c <vTask_Disparo_Nave2+0x18c>)
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff f972 	bl	80004dc <desenha_fig>
 80011f8:	e015      	b.n	8001226 <vTask_Disparo_Nave2+0x166>
				}
				else  // apaga tiro
				{
					cont_tiros2--;
 80011fa:	4b12      	ldr	r3, [pc, #72]	; (8001244 <vTask_Disparo_Nave2+0x184>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	3b01      	subs	r3, #1
 8001200:	4a10      	ldr	r2, [pc, #64]	; (8001244 <vTask_Disparo_Nave2+0x184>)
 8001202:	6013      	str	r3, [r2, #0]
					tiro2p.y1 = tiros2XY[i][1];
 8001204:	4a0d      	ldr	r2, [pc, #52]	; (800123c <vTask_Disparo_Nave2+0x17c>)
 8001206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001208:	00db      	lsls	r3, r3, #3
 800120a:	4413      	add	r3, r2
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	60fb      	str	r3, [r7, #12]
					tiros2XY[i][0]=0;	// libera vaga para novo tiro
 8001210:	4a0a      	ldr	r2, [pc, #40]	; (800123c <vTask_Disparo_Nave2+0x17c>)
 8001212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001214:	2100      	movs	r1, #0
 8001216:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
					desenha_fig(&tiro2p,&apaga_tiro2f);
 800121a:	f107 0308 	add.w	r3, r7, #8
 800121e:	490c      	ldr	r1, [pc, #48]	; (8001250 <vTask_Disparo_Nave2+0x190>)
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff f95b 	bl	80004dc <desenha_fig>
		for(i=0; i<max_tiros_nave2; i++)
 8001226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001228:	3301      	adds	r3, #1
 800122a:	627b      	str	r3, [r7, #36]	; 0x24
 800122c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800122e:	2b04      	cmp	r3, #4
 8001230:	d9b9      	bls.n	80011a6 <vTask_Disparo_Nave2+0xe6>
				}
			}
		}
		vTaskDelay(50);
 8001232:	2032      	movs	r0, #50	; 0x32
 8001234:	f003 fb38 	bl	80048a8 <vTaskDelay>
		if(tst_bit(FLAGS, flag_nave2_ativa)) // se nave mae estiver ativa
 8001238:	e76e      	b.n	8001118 <vTask_Disparo_Nave2+0x58>
 800123a:	bf00      	nop
 800123c:	20000a14 	.word	0x20000a14
 8001240:	200008c8 	.word	0x200008c8
 8001244:	20000a3c 	.word	0x20000a3c
 8001248:	200008b0 	.word	0x200008b0
 800124c:	08005e10 	.word	0x08005e10
 8001250:	08005e18 	.word	0x08005e18

08001254 <vTask_Desloca_Nave1>:
	}//while
}
//---------------------------------------------------------------------------------------------------
//---------------------------------------------------------------------------------------------------
void vTask_Desloca_Nave1(void *pvParameters)	// naves em queda livre
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b0b0      	sub	sp, #192	; 0xc0
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
	uint32_t naves_conjuntas, i, j , posic_inic;
	int32_t  naves_mesma_linha[3];
	uint32_t dif1, dif2, cont_espaco=0, cont_pixelsY[max_naves_inimigas];
 800125c:	2300      	movs	r3, #0
 800125e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

	struct pontos_t nave1p;

	nave1p.x1 = 0; nave1p.y1 = 0;
 8001262:	2300      	movs	r3, #0
 8001264:	60bb      	str	r3, [r7, #8]
 8001266:	2300      	movs	r3, #0
 8001268:	60fb      	str	r3, [r7, #12]
	nave1p.x2 = 0; nave1p.y2 = 0;
 800126a:	2300      	movs	r3, #0
 800126c:	613b      	str	r3, [r7, #16]
 800126e:	2300      	movs	r3, #0
 8001270:	617b      	str	r3, [r7, #20]
	nave1p.x3 = 0; nave1p.y3 = 0;
 8001272:	2300      	movs	r3, #0
 8001274:	61bb      	str	r3, [r7, #24]
 8001276:	2300      	movs	r3, #0
 8001278:	61fb      	str	r3, [r7, #28]

	for(i=0; i<max_naves_inimigas; i++)
 800127a:	2300      	movs	r3, #0
 800127c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001280:	e019      	b.n	80012b6 <vTask_Desloca_Nave1+0x62>
	{
		naves1XY[i][0] = 0xFF;
 8001282:	4ac8      	ldr	r2, [pc, #800]	; (80015a4 <vTask_Desloca_Nave1+0x350>)
 8001284:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001288:	21ff      	movs	r1, #255	; 0xff
 800128a:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
		naves1XY[i][1] = 0;
 800128e:	4ac5      	ldr	r2, [pc, #788]	; (80015a4 <vTask_Desloca_Nave1+0x350>)
 8001290:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001294:	00db      	lsls	r3, r3, #3
 8001296:	4413      	add	r3, r2
 8001298:	2200      	movs	r2, #0
 800129a:	605a      	str	r2, [r3, #4]
		cont_pixelsY[i]=0;
 800129c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	33c0      	adds	r3, #192	; 0xc0
 80012a4:	443b      	add	r3, r7
 80012a6:	2200      	movs	r2, #0
 80012a8:	f843 2ca0 	str.w	r2, [r3, #-160]
	for(i=0; i<max_naves_inimigas; i++)
 80012ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80012b0:	3301      	adds	r3, #1
 80012b2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80012b6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80012ba:	2b1d      	cmp	r3, #29
 80012bc:	d9e1      	bls.n	8001282 <vTask_Desloca_Nave1+0x2e>
	}

	while(1)
	{
		// cria no mï¿½ximo 3 naves ao mesmo tempo, se estiverem em posicao sobreposta nï¿½o cria
		if(cont_espaco>9) // deve criar a cada 9 deslocamentos me y
 80012be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80012c2:	2b09      	cmp	r3, #9
 80012c4:	f240 80ec 	bls.w	80014a0 <vTask_Desloca_Nave1+0x24c>
		{
			cont_espaco = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			naves_conjuntas = (prng_LFSR() % 3) + 1;	// no mï¿½ximo 3 naves criadas ao mesmo tempo e pelo menos 1 sempre
 80012ce:	f7ff fabf 	bl	8000850 <prng_LFSR>
 80012d2:	4601      	mov	r1, r0
 80012d4:	4bb4      	ldr	r3, [pc, #720]	; (80015a8 <vTask_Desloca_Nave1+0x354>)
 80012d6:	fba3 2301 	umull	r2, r3, r3, r1
 80012da:	085a      	lsrs	r2, r3, #1
 80012dc:	4613      	mov	r3, r2
 80012de:	005b      	lsls	r3, r3, #1
 80012e0:	4413      	add	r3, r2
 80012e2:	1aca      	subs	r2, r1, r3
 80012e4:	1c53      	adds	r3, r2, #1
 80012e6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
			//atraso_us(1);								// no minimo 84 ciclos de clock para novo sorteio aleatï¿½rio

			if(cont_naves1<max_naves_inimigas)
 80012ea:	4bb0      	ldr	r3, [pc, #704]	; (80015ac <vTask_Desloca_Nave1+0x358>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2b1d      	cmp	r3, #29
 80012f0:	f200 8094 	bhi.w	800141c <vTask_Desloca_Nave1+0x1c8>
			{
				posic_inic = prng_LFSR() % 77;
 80012f4:	f7ff faac 	bl	8000850 <prng_LFSR>
 80012f8:	4603      	mov	r3, r0
 80012fa:	4aad      	ldr	r2, [pc, #692]	; (80015b0 <vTask_Desloca_Nave1+0x35c>)
 80012fc:	fba2 1203 	umull	r1, r2, r2, r3
 8001300:	0912      	lsrs	r2, r2, #4
 8001302:	214d      	movs	r1, #77	; 0x4d
 8001304:	fb01 f202 	mul.w	r2, r1, r2
 8001308:	1a9b      	subs	r3, r3, r2
 800130a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
				//atraso_us(1);
				naves_mesma_linha[0] = posic_inic;		// cria uma nave do conjunto
 800130e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001312:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				cont_naves1++;
 8001316:	4ba5      	ldr	r3, [pc, #660]	; (80015ac <vTask_Desloca_Nave1+0x358>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	3301      	adds	r3, #1
 800131c:	4aa3      	ldr	r2, [pc, #652]	; (80015ac <vTask_Desloca_Nave1+0x358>)
 800131e:	6013      	str	r3, [r2, #0]

				for(i=1; i<3; i++)
 8001320:	2301      	movs	r3, #1
 8001322:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001326:	e00c      	b.n	8001342 <vTask_Desloca_Nave1+0xee>
					naves_mesma_linha[i] = 0xFF;			// um valor qualquer (> 76) para excluir a impressao
 8001328:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	33c0      	adds	r3, #192	; 0xc0
 8001330:	443b      	add	r3, r7
 8001332:	22ff      	movs	r2, #255	; 0xff
 8001334:	f843 2c28 	str.w	r2, [r3, #-40]
				for(i=1; i<3; i++)
 8001338:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800133c:	3301      	adds	r3, #1
 800133e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001342:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001346:	2b02      	cmp	r3, #2
 8001348:	d9ee      	bls.n	8001328 <vTask_Desloca_Nave1+0xd4>

				if(naves_conjuntas>1)
 800134a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800134e:	2b01      	cmp	r3, #1
 8001350:	d964      	bls.n	800141c <vTask_Desloca_Nave1+0x1c8>
				{
					if(cont_naves1<max_naves_inimigas)
 8001352:	4b96      	ldr	r3, [pc, #600]	; (80015ac <vTask_Desloca_Nave1+0x358>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2b1d      	cmp	r3, #29
 8001358:	d860      	bhi.n	800141c <vTask_Desloca_Nave1+0x1c8>
					{
						posic_inic = prng_LFSR() % 77;
 800135a:	f7ff fa79 	bl	8000850 <prng_LFSR>
 800135e:	4603      	mov	r3, r0
 8001360:	4a93      	ldr	r2, [pc, #588]	; (80015b0 <vTask_Desloca_Nave1+0x35c>)
 8001362:	fba2 1203 	umull	r1, r2, r2, r3
 8001366:	0912      	lsrs	r2, r2, #4
 8001368:	214d      	movs	r1, #77	; 0x4d
 800136a:	fb01 f202 	mul.w	r2, r1, r2
 800136e:	1a9b      	subs	r3, r3, r2
 8001370:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
						//atraso_us(1);
						dif1 = abs(naves_mesma_linha[0] - posic_inic);
 8001374:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001378:	461a      	mov	r2, r3
 800137a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	2b00      	cmp	r3, #0
 8001382:	bfb8      	it	lt
 8001384:	425b      	neglt	r3, r3
 8001386:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

						if(dif1 > 7)
 800138a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800138e:	2b07      	cmp	r3, #7
 8001390:	d944      	bls.n	800141c <vTask_Desloca_Nave1+0x1c8>
						{
							naves_mesma_linha[1] =  posic_inic;
 8001392:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001396:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
							cont_naves1++;
 800139a:	4b84      	ldr	r3, [pc, #528]	; (80015ac <vTask_Desloca_Nave1+0x358>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	3301      	adds	r3, #1
 80013a0:	4a82      	ldr	r2, [pc, #520]	; (80015ac <vTask_Desloca_Nave1+0x358>)
 80013a2:	6013      	str	r3, [r2, #0]

							if(naves_conjuntas>2)
 80013a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d937      	bls.n	800141c <vTask_Desloca_Nave1+0x1c8>
							{
								if(cont_naves1<max_naves_inimigas)
 80013ac:	4b7f      	ldr	r3, [pc, #508]	; (80015ac <vTask_Desloca_Nave1+0x358>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2b1d      	cmp	r3, #29
 80013b2:	d833      	bhi.n	800141c <vTask_Desloca_Nave1+0x1c8>
								{
									posic_inic = prng_LFSR() % 77;
 80013b4:	f7ff fa4c 	bl	8000850 <prng_LFSR>
 80013b8:	4603      	mov	r3, r0
 80013ba:	4a7d      	ldr	r2, [pc, #500]	; (80015b0 <vTask_Desloca_Nave1+0x35c>)
 80013bc:	fba2 1203 	umull	r1, r2, r2, r3
 80013c0:	0912      	lsrs	r2, r2, #4
 80013c2:	214d      	movs	r1, #77	; 0x4d
 80013c4:	fb01 f202 	mul.w	r2, r1, r2
 80013c8:	1a9b      	subs	r3, r3, r2
 80013ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
									//atraso_us(1);
									dif1 = abs(naves_mesma_linha[1] - posic_inic);
 80013ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80013d2:	461a      	mov	r2, r3
 80013d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	2b00      	cmp	r3, #0
 80013dc:	bfb8      	it	lt
 80013de:	425b      	neglt	r3, r3
 80013e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
									dif2 = abs(naves_mesma_linha[0] - posic_inic);
 80013e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80013e8:	461a      	mov	r2, r3
 80013ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	bfb8      	it	lt
 80013f4:	425b      	neglt	r3, r3
 80013f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

									if((dif1>7) && (dif2>7))
 80013fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80013fe:	2b07      	cmp	r3, #7
 8001400:	d90c      	bls.n	800141c <vTask_Desloca_Nave1+0x1c8>
 8001402:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001406:	2b07      	cmp	r3, #7
 8001408:	d908      	bls.n	800141c <vTask_Desloca_Nave1+0x1c8>
									{
										naves_mesma_linha[2] = posic_inic;
 800140a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800140e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
										cont_naves1++;
 8001412:	4b66      	ldr	r3, [pc, #408]	; (80015ac <vTask_Desloca_Nave1+0x358>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	3301      	adds	r3, #1
 8001418:	4a64      	ldr	r2, [pc, #400]	; (80015ac <vTask_Desloca_Nave1+0x358>)
 800141a:	6013      	str	r3, [r2, #0]
		}}}}}}}

			// carrega as naves criadas no vetor com todas as naves
			j=0;
 800141c:	2300      	movs	r3, #0
 800141e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			for(i=0; i<max_naves_inimigas; i++)
 8001422:	2300      	movs	r3, #0
 8001424:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001428:	e034      	b.n	8001494 <vTask_Desloca_Nave1+0x240>
			{
				if(naves1XY[i][0] == 0xFF)// se tem vaga para salvar a nova nave
 800142a:	4a5e      	ldr	r2, [pc, #376]	; (80015a4 <vTask_Desloca_Nave1+0x350>)
 800142c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001430:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001434:	2bff      	cmp	r3, #255	; 0xff
 8001436:	d122      	bne.n	800147e <vTask_Desloca_Nave1+0x22a>
				{
					naves1XY[i][0] = (uint32_t) naves_mesma_linha[j];
 8001438:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	33c0      	adds	r3, #192	; 0xc0
 8001440:	443b      	add	r3, r7
 8001442:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001446:	4619      	mov	r1, r3
 8001448:	4a56      	ldr	r2, [pc, #344]	; (80015a4 <vTask_Desloca_Nave1+0x350>)
 800144a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800144e:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
					naves1XY[i][1] = (prng_LFSR() % 5); // alguma aleatoriedade em y
 8001452:	f7ff f9fd 	bl	8000850 <prng_LFSR>
 8001456:	4601      	mov	r1, r0
 8001458:	4b56      	ldr	r3, [pc, #344]	; (80015b4 <vTask_Desloca_Nave1+0x360>)
 800145a:	fba3 2301 	umull	r2, r3, r3, r1
 800145e:	089a      	lsrs	r2, r3, #2
 8001460:	4613      	mov	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	4413      	add	r3, r2
 8001466:	1aca      	subs	r2, r1, r3
 8001468:	494e      	ldr	r1, [pc, #312]	; (80015a4 <vTask_Desloca_Nave1+0x350>)
 800146a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800146e:	00db      	lsls	r3, r3, #3
 8001470:	440b      	add	r3, r1
 8001472:	605a      	str	r2, [r3, #4]
					//atraso_us(1);
					j++;
 8001474:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001478:	3301      	adds	r3, #1
 800147a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
				}
				if(j==naves_conjuntas)
 800147e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001482:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001486:	429a      	cmp	r2, r3
 8001488:	d009      	beq.n	800149e <vTask_Desloca_Nave1+0x24a>
			for(i=0; i<max_naves_inimigas; i++)
 800148a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800148e:	3301      	adds	r3, #1
 8001490:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001494:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001498:	2b1d      	cmp	r3, #29
 800149a:	d9c6      	bls.n	800142a <vTask_Desloca_Nave1+0x1d6>
 800149c:	e000      	b.n	80014a0 <vTask_Desloca_Nave1+0x24c>
					break;
 800149e:	bf00      	nop
				}
		}
		// -----------------------------------------------------------------------------------
		// Imprime as naves e movimenta
		// -----------------------------------------------------------------------------------
		for(i=0; i<max_naves_inimigas; i++)
 80014a0:	2300      	movs	r3, #0
 80014a2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80014a6:	e0d3      	b.n	8001650 <vTask_Desloca_Nave1+0x3fc>
		{
			if(naves1XY[i][0] != 0xFF)
 80014a8:	4a3e      	ldr	r2, [pc, #248]	; (80015a4 <vTask_Desloca_Nave1+0x350>)
 80014aa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80014ae:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80014b2:	2bff      	cmp	r3, #255	; 0xff
 80014b4:	f000 80c7 	beq.w	8001646 <vTask_Desloca_Nave1+0x3f2>
			{
				nave1p.y1 = naves1XY[i][1];
 80014b8:	4a3a      	ldr	r2, [pc, #232]	; (80015a4 <vTask_Desloca_Nave1+0x350>)
 80014ba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80014be:	00db      	lsls	r3, r3, #3
 80014c0:	4413      	add	r3, r2
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	60fb      	str	r3, [r7, #12]
				nave1p.x1 = naves1XY[i][0];
 80014c6:	4a37      	ldr	r2, [pc, #220]	; (80015a4 <vTask_Desloca_Nave1+0x350>)
 80014c8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80014cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80014d0:	60bb      	str	r3, [r7, #8]

				if(cont_pixelsY[i] == 0)
 80014d2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	33c0      	adds	r3, #192	; 0xc0
 80014da:	443b      	add	r3, r7
 80014dc:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d119      	bne.n	8001518 <vTask_Desloca_Nave1+0x2c4>
				{
					nave1p.x3 = 7; nave1p.y3 = 1;
 80014e4:	2307      	movs	r3, #7
 80014e6:	61bb      	str	r3, [r7, #24]
 80014e8:	2301      	movs	r3, #1
 80014ea:	61fb      	str	r3, [r7, #28]
					desenha_fig(&nave1p,&nave1f);
 80014ec:	f107 0308 	add.w	r3, r7, #8
 80014f0:	4931      	ldr	r1, [pc, #196]	; (80015b8 <vTask_Desloca_Nave1+0x364>)
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7fe fff2 	bl	80004dc <desenha_fig>
					cont_pixelsY[i]++;
 80014f8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	33c0      	adds	r3, #192	; 0xc0
 8001500:	443b      	add	r3, r7
 8001502:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 8001506:	1c5a      	adds	r2, r3, #1
 8001508:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	33c0      	adds	r3, #192	; 0xc0
 8001510:	443b      	add	r3, r7
 8001512:	f843 2ca0 	str.w	r2, [r3, #-160]
 8001516:	e096      	b.n	8001646 <vTask_Desloca_Nave1+0x3f2>
				}
				else if(cont_pixelsY[i]==1)
 8001518:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	33c0      	adds	r3, #192	; 0xc0
 8001520:	443b      	add	r3, r7
 8001522:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 8001526:	2b01      	cmp	r3, #1
 8001528:	d119      	bne.n	800155e <vTask_Desloca_Nave1+0x30a>
				{
					nave1p.x3 = 7; nave1p.y3 = 2;
 800152a:	2307      	movs	r3, #7
 800152c:	61bb      	str	r3, [r7, #24]
 800152e:	2302      	movs	r3, #2
 8001530:	61fb      	str	r3, [r7, #28]
					desenha_fig(&nave1p, &nave1f);
 8001532:	f107 0308 	add.w	r3, r7, #8
 8001536:	4920      	ldr	r1, [pc, #128]	; (80015b8 <vTask_Desloca_Nave1+0x364>)
 8001538:	4618      	mov	r0, r3
 800153a:	f7fe ffcf 	bl	80004dc <desenha_fig>
					cont_pixelsY[i]++;
 800153e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	33c0      	adds	r3, #192	; 0xc0
 8001546:	443b      	add	r3, r7
 8001548:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 800154c:	1c5a      	adds	r2, r3, #1
 800154e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	33c0      	adds	r3, #192	; 0xc0
 8001556:	443b      	add	r3, r7
 8001558:	f843 2ca0 	str.w	r2, [r3, #-160]
 800155c:	e073      	b.n	8001646 <vTask_Desloca_Nave1+0x3f2>
				}
				else if(cont_pixelsY[i]==2)
 800155e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	33c0      	adds	r3, #192	; 0xc0
 8001566:	443b      	add	r3, r7
 8001568:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 800156c:	2b02      	cmp	r3, #2
 800156e:	d125      	bne.n	80015bc <vTask_Desloca_Nave1+0x368>
				{
					nave1p.x3 = 7; nave1p.y3 = 3;
 8001570:	2307      	movs	r3, #7
 8001572:	61bb      	str	r3, [r7, #24]
 8001574:	2303      	movs	r3, #3
 8001576:	61fb      	str	r3, [r7, #28]
					desenha_fig(&nave1p, &nave1f);
 8001578:	f107 0308 	add.w	r3, r7, #8
 800157c:	490e      	ldr	r1, [pc, #56]	; (80015b8 <vTask_Desloca_Nave1+0x364>)
 800157e:	4618      	mov	r0, r3
 8001580:	f7fe ffac 	bl	80004dc <desenha_fig>
					cont_pixelsY[i]++;
 8001584:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	33c0      	adds	r3, #192	; 0xc0
 800158c:	443b      	add	r3, r7
 800158e:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 8001592:	1c5a      	adds	r2, r3, #1
 8001594:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	33c0      	adds	r3, #192	; 0xc0
 800159c:	443b      	add	r3, r7
 800159e:	f843 2ca0 	str.w	r2, [r3, #-160]
 80015a2:	e050      	b.n	8001646 <vTask_Desloca_Nave1+0x3f2>
 80015a4:	20000924 	.word	0x20000924
 80015a8:	aaaaaaab 	.word	0xaaaaaaab
 80015ac:	200008d0 	.word	0x200008d0
 80015b0:	3531dec1 	.word	0x3531dec1
 80015b4:	cccccccd 	.word	0xcccccccd
 80015b8:	08005db0 	.word	0x08005db0
				}
				else
				{
					nave1p.x3 = 0; nave1p.y3=0;
 80015bc:	2300      	movs	r3, #0
 80015be:	61bb      	str	r3, [r7, #24]
 80015c0:	2300      	movs	r3, #0
 80015c2:	61fb      	str	r3, [r7, #28]
					desenha_fig(&nave1p,&nave1f);
 80015c4:	f107 0308 	add.w	r3, r7, #8
 80015c8:	4928      	ldr	r1, [pc, #160]	; (800166c <vTask_Desloca_Nave1+0x418>)
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7fe ff86 	bl	80004dc <desenha_fig>

					nave1p.y1++;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	3301      	adds	r3, #1
 80015d4:	60fb      	str	r3, [r7, #12]
					naves1XY[i][1] = nave1p.y1;
 80015d6:	68fa      	ldr	r2, [r7, #12]
 80015d8:	4925      	ldr	r1, [pc, #148]	; (8001670 <vTask_Desloca_Nave1+0x41c>)
 80015da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80015de:	00db      	lsls	r3, r3, #3
 80015e0:	440b      	add	r3, r1
 80015e2:	605a      	str	r2, [r3, #4]
					cont_pixelsY[i]++;
 80015e4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	33c0      	adds	r3, #192	; 0xc0
 80015ec:	443b      	add	r3, r7
 80015ee:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 80015f2:	1c5a      	adds	r2, r3, #1
 80015f4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	33c0      	adds	r3, #192	; 0xc0
 80015fc:	443b      	add	r3, r7
 80015fe:	f843 2ca0 	str.w	r2, [r3, #-160]

					if(nave1p.y1>47)	//libera espaco para nova nave inimiga
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	2b2f      	cmp	r3, #47	; 0x2f
 8001606:	d91e      	bls.n	8001646 <vTask_Desloca_Nave1+0x3f2>
					{
						cont_pixelsY[i] = 0;
 8001608:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	33c0      	adds	r3, #192	; 0xc0
 8001610:	443b      	add	r3, r7
 8001612:	2200      	movs	r2, #0
 8001614:	f843 2ca0 	str.w	r2, [r3, #-160]
						naves1XY[i][0]=0xFF;
 8001618:	4a15      	ldr	r2, [pc, #84]	; (8001670 <vTask_Desloca_Nave1+0x41c>)
 800161a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800161e:	21ff      	movs	r1, #255	; 0xff
 8001620:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
						naves1XY[i][1]=0;
 8001624:	4a12      	ldr	r2, [pc, #72]	; (8001670 <vTask_Desloca_Nave1+0x41c>)
 8001626:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800162a:	00db      	lsls	r3, r3, #3
 800162c:	4413      	add	r3, r2
 800162e:	2200      	movs	r2, #0
 8001630:	605a      	str	r2, [r3, #4]
						cont_naves1--;
 8001632:	4b10      	ldr	r3, [pc, #64]	; (8001674 <vTask_Desloca_Nave1+0x420>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	3b01      	subs	r3, #1
 8001638:	4a0e      	ldr	r2, [pc, #56]	; (8001674 <vTask_Desloca_Nave1+0x420>)
 800163a:	6013      	str	r3, [r2, #0]
						score--;
 800163c:	4b0e      	ldr	r3, [pc, #56]	; (8001678 <vTask_Desloca_Nave1+0x424>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	3b01      	subs	r3, #1
 8001642:	4a0d      	ldr	r2, [pc, #52]	; (8001678 <vTask_Desloca_Nave1+0x424>)
 8001644:	6013      	str	r3, [r2, #0]
		for(i=0; i<max_naves_inimigas; i++)
 8001646:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800164a:	3301      	adds	r3, #1
 800164c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001650:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001654:	2b1d      	cmp	r3, #29
 8001656:	f67f af27 	bls.w	80014a8 <vTask_Desloca_Nave1+0x254>
					}
				}
			}
		}
		cont_espaco++;
 800165a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800165e:	3301      	adds	r3, #1
 8001660:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
		vTaskDelay(150);
 8001664:	2096      	movs	r0, #150	; 0x96
 8001666:	f003 f91f 	bl	80048a8 <vTaskDelay>
		if(cont_espaco>9) // deve criar a cada 9 deslocamentos me y
 800166a:	e628      	b.n	80012be <vTask_Desloca_Nave1+0x6a>
 800166c:	08005db0 	.word	0x08005db0
 8001670:	20000924 	.word	0x20000924
 8001674:	200008d0 	.word	0x200008d0
 8001678:	20000a40 	.word	0x20000a40

0800167c <vTask_Disparo_Nave0>:
	} // while
}
//---------------------------------------------------------------------------------------------------
//---------------------------------------------------------------------------------------------------
void vTask_Disparo_Nave0(void *pvParameters)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b08a      	sub	sp, #40	; 0x28
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
	uint32_t i, j;
	struct pontos_t tiro0p;
	tiro0p.x1 = 0; tiro0p.y1=0;
 8001684:	2300      	movs	r3, #0
 8001686:	60bb      	str	r3, [r7, #8]
 8001688:	2300      	movs	r3, #0
 800168a:	60fb      	str	r3, [r7, #12]
	tiro0p.x2 = 0; tiro0p.y2=0;
 800168c:	2300      	movs	r3, #0
 800168e:	613b      	str	r3, [r7, #16]
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]
	tiro0p.x3 = 0; tiro0p.y3=0;
 8001694:	2300      	movs	r3, #0
 8001696:	61bb      	str	r3, [r7, #24]
 8001698:	2300      	movs	r3, #0
 800169a:	61fb      	str	r3, [r7, #28]

	for(i=0; i<max_tiros_nave0; i++)
 800169c:	2300      	movs	r3, #0
 800169e:	627b      	str	r3, [r7, #36]	; 0x24
 80016a0:	e013      	b.n	80016ca <vTask_Disparo_Nave0+0x4e>
		for(j=0; j<2; j++)
 80016a2:	2300      	movs	r3, #0
 80016a4:	623b      	str	r3, [r7, #32]
 80016a6:	e00a      	b.n	80016be <vTask_Disparo_Nave0+0x42>
			tiros0XY[i][j]=0;
 80016a8:	4955      	ldr	r1, [pc, #340]	; (8001800 <vTask_Disparo_Nave0+0x184>)
 80016aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ac:	005a      	lsls	r2, r3, #1
 80016ae:	6a3b      	ldr	r3, [r7, #32]
 80016b0:	4413      	add	r3, r2
 80016b2:	2200      	movs	r2, #0
 80016b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(j=0; j<2; j++)
 80016b8:	6a3b      	ldr	r3, [r7, #32]
 80016ba:	3301      	adds	r3, #1
 80016bc:	623b      	str	r3, [r7, #32]
 80016be:	6a3b      	ldr	r3, [r7, #32]
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d9f1      	bls.n	80016a8 <vTask_Disparo_Nave0+0x2c>
	for(i=0; i<max_tiros_nave0; i++)
 80016c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c6:	3301      	adds	r3, #1
 80016c8:	627b      	str	r3, [r7, #36]	; 0x24
 80016ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016cc:	2b09      	cmp	r3, #9
 80016ce:	d9e8      	bls.n	80016a2 <vTask_Disparo_Nave0+0x26>

	j=0; // auxilio na impressao correta
 80016d0:	2300      	movs	r3, #0
 80016d2:	623b      	str	r3, [r7, #32]

	while(1)
	{
		if((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))) // leitura do botao
 80016d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016d8:	484a      	ldr	r0, [pc, #296]	; (8001804 <vTask_Disparo_Nave0+0x188>)
 80016da:	f001 febb 	bl	8003454 <HAL_GPIO_ReadPin>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d03c      	beq.n	800175e <vTask_Disparo_Nave0+0xe2>
		{
			if(j==0)	// para evitar a impressao sucessiva de um tiro em cima do outro
 80016e4:	6a3b      	ldr	r3, [r7, #32]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d131      	bne.n	800174e <vTask_Disparo_Nave0+0xd2>
			{
				if(cont_tiros0<max_tiros_nave0)	// limite mï¿½ximo de 10 tiros ativos
 80016ea:	4b47      	ldr	r3, [pc, #284]	; (8001808 <vTask_Disparo_Nave0+0x18c>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	2b09      	cmp	r3, #9
 80016f0:	d82d      	bhi.n	800174e <vTask_Disparo_Nave0+0xd2>
				{
					tiro0p.x1 = nave0p.x1+3;
 80016f2:	4b46      	ldr	r3, [pc, #280]	; (800180c <vTask_Disparo_Nave0+0x190>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	3303      	adds	r3, #3
 80016f8:	60bb      	str	r3, [r7, #8]
					tiro0p.y1 = nave0p.y1;
 80016fa:	4b44      	ldr	r3, [pc, #272]	; (800180c <vTask_Disparo_Nave0+0x190>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	60fb      	str	r3, [r7, #12]

					if(tiro0p.y1>4) // impedir impressao no topo da tela, problemas para y = 0
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2b04      	cmp	r3, #4
 8001704:	d923      	bls.n	800174e <vTask_Disparo_Nave0+0xd2>
					{
						tiro0p.y1 = nave0p.y1 - 3;
 8001706:	4b41      	ldr	r3, [pc, #260]	; (800180c <vTask_Disparo_Nave0+0x190>)
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	3b03      	subs	r3, #3
 800170c:	60fb      	str	r3, [r7, #12]

						for(i=0; i<max_tiros_nave0; i++)
 800170e:	2300      	movs	r3, #0
 8001710:	627b      	str	r3, [r7, #36]	; 0x24
 8001712:	e019      	b.n	8001748 <vTask_Disparo_Nave0+0xcc>
						{
							//xSemaphoreTake(mutexTiro,portMAX_DELAY);
							if(tiros0XY[i][0]==0)
 8001714:	4a3a      	ldr	r2, [pc, #232]	; (8001800 <vTask_Disparo_Nave0+0x184>)
 8001716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001718:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d110      	bne.n	8001742 <vTask_Disparo_Nave0+0xc6>
							{
								tiros0XY[i][0] = tiro0p.x1; // salva ponto x do tiro
 8001720:	68ba      	ldr	r2, [r7, #8]
 8001722:	4937      	ldr	r1, [pc, #220]	; (8001800 <vTask_Disparo_Nave0+0x184>)
 8001724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001726:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
								tiros0XY[i][1] = tiro0p.y1; // salva ponto y do tiro
 800172a:	68fa      	ldr	r2, [r7, #12]
 800172c:	4934      	ldr	r1, [pc, #208]	; (8001800 <vTask_Disparo_Nave0+0x184>)
 800172e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001730:	00db      	lsls	r3, r3, #3
 8001732:	440b      	add	r3, r1
 8001734:	605a      	str	r2, [r3, #4]
								cont_tiros0++;
 8001736:	4b34      	ldr	r3, [pc, #208]	; (8001808 <vTask_Disparo_Nave0+0x18c>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	3301      	adds	r3, #1
 800173c:	4a32      	ldr	r2, [pc, #200]	; (8001808 <vTask_Disparo_Nave0+0x18c>)
 800173e:	6013      	str	r3, [r2, #0]
							//	xSemaphoreGive(mutexTiro);
								break;		// sai do for, ou seja, cria somente um tiro
 8001740:	e005      	b.n	800174e <vTask_Disparo_Nave0+0xd2>
						for(i=0; i<max_tiros_nave0; i++)
 8001742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001744:	3301      	adds	r3, #1
 8001746:	627b      	str	r3, [r7, #36]	; 0x24
 8001748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800174a:	2b09      	cmp	r3, #9
 800174c:	d9e2      	bls.n	8001714 <vTask_Disparo_Nave0+0x98>
							}
						}
					}
				}
			}
			j++; if(j>6) j=0; // pelo menos 6 pixeis jï¿½ estarao impressos
 800174e:	6a3b      	ldr	r3, [r7, #32]
 8001750:	3301      	adds	r3, #1
 8001752:	623b      	str	r3, [r7, #32]
 8001754:	6a3b      	ldr	r3, [r7, #32]
 8001756:	2b06      	cmp	r3, #6
 8001758:	d901      	bls.n	800175e <vTask_Disparo_Nave0+0xe2>
 800175a:	2300      	movs	r3, #0
 800175c:	623b      	str	r3, [r7, #32]
		}
		// imprime e desloca os tiros criados
		for(i=0; i<max_tiros_nave0; i++)
 800175e:	2300      	movs	r3, #0
 8001760:	627b      	str	r3, [r7, #36]	; 0x24
 8001762:	e046      	b.n	80017f2 <vTask_Disparo_Nave0+0x176>
		{
			//xSemaphoreTake(mutexTiro,portMAX_DELAY);
			if(tiros0XY[i][0]!=0)	//se for diferente de zero tem tiro para ser impresso
 8001764:	4a26      	ldr	r2, [pc, #152]	; (8001800 <vTask_Disparo_Nave0+0x184>)
 8001766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001768:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d03d      	beq.n	80017ec <vTask_Disparo_Nave0+0x170>
			{
				tiro0p.x1 = tiros0XY[i][0];
 8001770:	4a23      	ldr	r2, [pc, #140]	; (8001800 <vTask_Disparo_Nave0+0x184>)
 8001772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001774:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001778:	60bb      	str	r3, [r7, #8]
				tiro0p.y1 = tiros0XY[i][1];
 800177a:	4a21      	ldr	r2, [pc, #132]	; (8001800 <vTask_Disparo_Nave0+0x184>)
 800177c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800177e:	00db      	lsls	r3, r3, #3
 8001780:	4413      	add	r3, r2
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	60fb      	str	r3, [r7, #12]

				if(tiro0p.y1>1)	// imprime tiro
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2b01      	cmp	r3, #1
 800178a:	d915      	bls.n	80017b8 <vTask_Disparo_Nave0+0x13c>
				{
					tiro0p.y1 = tiros0XY[i][1];
 800178c:	4a1c      	ldr	r2, [pc, #112]	; (8001800 <vTask_Disparo_Nave0+0x184>)
 800178e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001790:	00db      	lsls	r3, r3, #3
 8001792:	4413      	add	r3, r2
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	60fb      	str	r3, [r7, #12]
					tiro0p.y1--;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	3b01      	subs	r3, #1
 800179c:	60fb      	str	r3, [r7, #12]
					tiros0XY[i][1] = tiro0p.y1;
 800179e:	68fa      	ldr	r2, [r7, #12]
 80017a0:	4917      	ldr	r1, [pc, #92]	; (8001800 <vTask_Disparo_Nave0+0x184>)
 80017a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a4:	00db      	lsls	r3, r3, #3
 80017a6:	440b      	add	r3, r1
 80017a8:	605a      	str	r2, [r3, #4]
				//	xSemaphoreGive(mutexTiro);
					desenha_fig(&tiro0p,&tiro0f);
 80017aa:	f107 0308 	add.w	r3, r7, #8
 80017ae:	4918      	ldr	r1, [pc, #96]	; (8001810 <vTask_Disparo_Nave0+0x194>)
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7fe fe93 	bl	80004dc <desenha_fig>
 80017b6:	e019      	b.n	80017ec <vTask_Disparo_Nave0+0x170>
				}
				else  // apaga tiro
				{
					//xSemaphoreTake(mutexTiro,portMAX_DELAY);
					if(cont_tiros0>0)
 80017b8:	4b13      	ldr	r3, [pc, #76]	; (8001808 <vTask_Disparo_Nave0+0x18c>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d004      	beq.n	80017ca <vTask_Disparo_Nave0+0x14e>
						cont_tiros0--;
 80017c0:	4b11      	ldr	r3, [pc, #68]	; (8001808 <vTask_Disparo_Nave0+0x18c>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	3b01      	subs	r3, #1
 80017c6:	4a10      	ldr	r2, [pc, #64]	; (8001808 <vTask_Disparo_Nave0+0x18c>)
 80017c8:	6013      	str	r3, [r2, #0]
					tiro0p.y1 = tiros0XY[i][1];
 80017ca:	4a0d      	ldr	r2, [pc, #52]	; (8001800 <vTask_Disparo_Nave0+0x184>)
 80017cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ce:	00db      	lsls	r3, r3, #3
 80017d0:	4413      	add	r3, r2
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	60fb      	str	r3, [r7, #12]
					tiros0XY[i][0]=0;	// libera vaga para novo tiro
 80017d6:	4a0a      	ldr	r2, [pc, #40]	; (8001800 <vTask_Disparo_Nave0+0x184>)
 80017d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017da:	2100      	movs	r1, #0
 80017dc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
					//xSemaphoreGive(mutexTiro);
					desenha_fig(&tiro0p,&apaga_tiro0f);
 80017e0:	f107 0308 	add.w	r3, r7, #8
 80017e4:	490b      	ldr	r1, [pc, #44]	; (8001814 <vTask_Disparo_Nave0+0x198>)
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7fe fe78 	bl	80004dc <desenha_fig>
		for(i=0; i<max_tiros_nave0; i++)
 80017ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ee:	3301      	adds	r3, #1
 80017f0:	627b      	str	r3, [r7, #36]	; 0x24
 80017f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f4:	2b09      	cmp	r3, #9
 80017f6:	d9b5      	bls.n	8001764 <vTask_Disparo_Nave0+0xe8>
				}
			}
		}
		vTaskDelay(50);
 80017f8:	2032      	movs	r0, #50	; 0x32
 80017fa:	f003 f855 	bl	80048a8 <vTaskDelay>
		if((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))) // leitura do botao
 80017fe:	e769      	b.n	80016d4 <vTask_Disparo_Nave0+0x58>
 8001800:	200008d4 	.word	0x200008d4
 8001804:	40011000 	.word	0x40011000
 8001808:	200008cc 	.word	0x200008cc
 800180c:	20000898 	.word	0x20000898
 8001810:	08005da0 	.word	0x08005da0
 8001814:	08005da8 	.word	0x08005da8

08001818 <vTask_Desloca_Nave0>:
	}//while
}
//---------------------------------------------------------------------------------------------------
//---------------------------------------------------------------------------------------------------
void vTask_Desloca_Nave0(void *pvParameters)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
	static uint32_t x = 38, y = 39;
	static int32_t dif_eixoX, dif_eixoY;

	nave0p.x2 = 0; nave0p.y2 = 0;
 8001820:	4b32      	ldr	r3, [pc, #200]	; (80018ec <vTask_Desloca_Nave0+0xd4>)
 8001822:	2200      	movs	r2, #0
 8001824:	609a      	str	r2, [r3, #8]
 8001826:	4b31      	ldr	r3, [pc, #196]	; (80018ec <vTask_Desloca_Nave0+0xd4>)
 8001828:	2200      	movs	r2, #0
 800182a:	60da      	str	r2, [r3, #12]
	nave0p.x3 = 0; nave0p.y3 = 0;
 800182c:	4b2f      	ldr	r3, [pc, #188]	; (80018ec <vTask_Desloca_Nave0+0xd4>)
 800182e:	2200      	movs	r2, #0
 8001830:	611a      	str	r2, [r3, #16]
 8001832:	4b2e      	ldr	r3, [pc, #184]	; (80018ec <vTask_Desloca_Nave0+0xd4>)
 8001834:	2200      	movs	r2, #0
 8001836:	615a      	str	r2, [r3, #20]
	while(1)
	{
		//escreve_Nr_Peq(10,20, media_eixoX, 10);
		//escreve_Nr_Peq(10,30, media_eixoY, 10);

		dif_eixoX = 2048 - valor_ADC[0];// media_eixoX;
 8001838:	4b2d      	ldr	r3, [pc, #180]	; (80018f0 <vTask_Desloca_Nave0+0xd8>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8001840:	461a      	mov	r2, r3
 8001842:	4b2c      	ldr	r3, [pc, #176]	; (80018f4 <vTask_Desloca_Nave0+0xdc>)
 8001844:	601a      	str	r2, [r3, #0]
		dif_eixoY = 2048 - valor_ADC[1];//media_eixoY;
 8001846:	4b2a      	ldr	r3, [pc, #168]	; (80018f0 <vTask_Desloca_Nave0+0xd8>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800184e:	461a      	mov	r2, r3
 8001850:	4b29      	ldr	r3, [pc, #164]	; (80018f8 <vTask_Desloca_Nave0+0xe0>)
 8001852:	601a      	str	r2, [r3, #0]

		if(dif_eixoX < -200)
 8001854:	4b27      	ldr	r3, [pc, #156]	; (80018f4 <vTask_Desloca_Nave0+0xdc>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f113 0fc8 	cmn.w	r3, #200	; 0xc8
 800185c:	da09      	bge.n	8001872 <vTask_Desloca_Nave0+0x5a>
		{
			if(x>0) x--;
 800185e:	4b27      	ldr	r3, [pc, #156]	; (80018fc <vTask_Desloca_Nave0+0xe4>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d012      	beq.n	800188c <vTask_Desloca_Nave0+0x74>
 8001866:	4b25      	ldr	r3, [pc, #148]	; (80018fc <vTask_Desloca_Nave0+0xe4>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	3b01      	subs	r3, #1
 800186c:	4a23      	ldr	r2, [pc, #140]	; (80018fc <vTask_Desloca_Nave0+0xe4>)
 800186e:	6013      	str	r3, [r2, #0]
 8001870:	e00c      	b.n	800188c <vTask_Desloca_Nave0+0x74>
		}
		else if(dif_eixoX > 200) // 50 = Delta de tolerancia no deslocamento do eixo
 8001872:	4b20      	ldr	r3, [pc, #128]	; (80018f4 <vTask_Desloca_Nave0+0xdc>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2bc8      	cmp	r3, #200	; 0xc8
 8001878:	dd08      	ble.n	800188c <vTask_Desloca_Nave0+0x74>
		{
			if(x<75) x++;
 800187a:	4b20      	ldr	r3, [pc, #128]	; (80018fc <vTask_Desloca_Nave0+0xe4>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2b4a      	cmp	r3, #74	; 0x4a
 8001880:	d804      	bhi.n	800188c <vTask_Desloca_Nave0+0x74>
 8001882:	4b1e      	ldr	r3, [pc, #120]	; (80018fc <vTask_Desloca_Nave0+0xe4>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	3301      	adds	r3, #1
 8001888:	4a1c      	ldr	r2, [pc, #112]	; (80018fc <vTask_Desloca_Nave0+0xe4>)
 800188a:	6013      	str	r3, [r2, #0]
		}
		// ------------------------------------------------------------------------
		if(dif_eixoY < -200)
 800188c:	4b1a      	ldr	r3, [pc, #104]	; (80018f8 <vTask_Desloca_Nave0+0xe0>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f113 0fc8 	cmn.w	r3, #200	; 0xc8
 8001894:	da09      	bge.n	80018aa <vTask_Desloca_Nave0+0x92>
		{
			if(y<40) y++;
 8001896:	4b1a      	ldr	r3, [pc, #104]	; (8001900 <vTask_Desloca_Nave0+0xe8>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	2b27      	cmp	r3, #39	; 0x27
 800189c:	d812      	bhi.n	80018c4 <vTask_Desloca_Nave0+0xac>
 800189e:	4b18      	ldr	r3, [pc, #96]	; (8001900 <vTask_Desloca_Nave0+0xe8>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	3301      	adds	r3, #1
 80018a4:	4a16      	ldr	r2, [pc, #88]	; (8001900 <vTask_Desloca_Nave0+0xe8>)
 80018a6:	6013      	str	r3, [r2, #0]
 80018a8:	e00c      	b.n	80018c4 <vTask_Desloca_Nave0+0xac>
		}

		else if(dif_eixoY > 200)
 80018aa:	4b13      	ldr	r3, [pc, #76]	; (80018f8 <vTask_Desloca_Nave0+0xe0>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	2bc8      	cmp	r3, #200	; 0xc8
 80018b0:	dd08      	ble.n	80018c4 <vTask_Desloca_Nave0+0xac>
		{
			if(y>0) y--;
 80018b2:	4b13      	ldr	r3, [pc, #76]	; (8001900 <vTask_Desloca_Nave0+0xe8>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d004      	beq.n	80018c4 <vTask_Desloca_Nave0+0xac>
 80018ba:	4b11      	ldr	r3, [pc, #68]	; (8001900 <vTask_Desloca_Nave0+0xe8>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	3b01      	subs	r3, #1
 80018c0:	4a0f      	ldr	r2, [pc, #60]	; (8001900 <vTask_Desloca_Nave0+0xe8>)
 80018c2:	6013      	str	r3, [r2, #0]
		}
		// ------------------------------------------------------------------------
		nave0p.x1 = x;  nave0p.y1 = y;
 80018c4:	4b0d      	ldr	r3, [pc, #52]	; (80018fc <vTask_Desloca_Nave0+0xe4>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a08      	ldr	r2, [pc, #32]	; (80018ec <vTask_Desloca_Nave0+0xd4>)
 80018ca:	6013      	str	r3, [r2, #0]
 80018cc:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <vTask_Desloca_Nave0+0xe8>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a06      	ldr	r2, [pc, #24]	; (80018ec <vTask_Desloca_Nave0+0xd4>)
 80018d2:	6053      	str	r3, [r2, #4]

		desenha_fig(&nave0p,&nave0f);
 80018d4:	490b      	ldr	r1, [pc, #44]	; (8001904 <vTask_Desloca_Nave0+0xec>)
 80018d6:	4805      	ldr	r0, [pc, #20]	; (80018ec <vTask_Desloca_Nave0+0xd4>)
 80018d8:	f7fe fe00 	bl	80004dc <desenha_fig>
		vTaskDelay(30);					// atraso para a nave nï¿½o se movimentar muito rï¿½pido.
 80018dc:	201e      	movs	r0, #30
 80018de:	f002 ffe3 	bl	80048a8 <vTaskDelay>
		desenha_fig(&nave0p,&apaga_nave0f);
 80018e2:	4909      	ldr	r1, [pc, #36]	; (8001908 <vTask_Desloca_Nave0+0xf0>)
 80018e4:	4801      	ldr	r0, [pc, #4]	; (80018ec <vTask_Desloca_Nave0+0xd4>)
 80018e6:	f7fe fdf9 	bl	80004dc <desenha_fig>
		dif_eixoX = 2048 - valor_ADC[0];// media_eixoX;
 80018ea:	e7a5      	b.n	8001838 <vTask_Desloca_Nave0+0x20>
 80018ec:	20000898 	.word	0x20000898
 80018f0:	20000a50 	.word	0x20000a50
 80018f4:	20000a58 	.word	0x20000a58
 80018f8:	20000a5c 	.word	0x20000a5c
 80018fc:	20000000 	.word	0x20000000
 8001900:	20000004 	.word	0x20000004
 8001904:	08005d88 	.word	0x08005d88
 8001908:	08005d94 	.word	0x08005d94

0800190c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800190c:	b5b0      	push	{r4, r5, r7, lr}
 800190e:	b08a      	sub	sp, #40	; 0x28
 8001910:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint32_t semente_PRNG=1;
 8001912:	2301      	movs	r3, #1
 8001914:	61fb      	str	r3, [r7, #28]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001916:	f000 fbad 	bl	8002074 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800191a:	f000 f8cf 	bl	8001abc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800191e:	f000 f995 	bl	8001c4c <MX_GPIO_Init>
  MX_DMA_Init();
 8001922:	f000 f975 	bl	8001c10 <MX_DMA_Init>
  MX_ADC1_Init();
 8001926:	f000 f925 	bl	8001b74 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_buffer,2);
 800192a:	2202      	movs	r2, #2
 800192c:	494f      	ldr	r1, [pc, #316]	; (8001a6c <main+0x160>)
 800192e:	4850      	ldr	r0, [pc, #320]	; (8001a70 <main+0x164>)
 8001930:	f000 fd84 	bl	800243c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_IT(&hadc1);
 8001934:	484e      	ldr	r0, [pc, #312]	; (8001a70 <main+0x164>)
 8001936:	f000 fccb 	bl	80022d0 <HAL_ADC_Start_IT>

	// inicializa LCD 5110
	inic_LCD();
 800193a:	f7fe fc95 	bl	8000268 <inic_LCD>
	limpa_LCD();
 800193e:	f7fe fd65 	bl	800040c <limpa_LCD>

	// --------------------------------------------------------------------------------------
	// inicializa tela do jogo
	escreve2fb((unsigned char *)tela_inicial);
 8001942:	484c      	ldr	r0, [pc, #304]	; (8001a74 <main+0x168>)
 8001944:	f7fe fcd4 	bl	80002f0 <escreve2fb>
	imprime_LCD();
 8001948:	f7fe fcf2 	bl	8000330 <imprime_LCD>

	HAL_Delay(1000);
 800194c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001950:	f000 fbc2 	bl	80020d8 <HAL_Delay>
	INVERTE_PIXELS();
 8001954:	200d      	movs	r0, #13
 8001956:	f7fe fbfb 	bl	8000150 <cmd_LCD>
	HAL_Delay(1000);
 800195a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800195e:	f000 fbbb 	bl	80020d8 <HAL_Delay>
	NORMALIZA_PIXELS();
 8001962:	200c      	movs	r0, #12
 8001964:	f7fe fbf4 	bl	8000150 <cmd_LCD>
	HAL_Delay(1000);
 8001968:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800196c:	f000 fbb4 	bl	80020d8 <HAL_Delay>
	limpa_LCD();
 8001970:	f7fe fd4c 	bl	800040c <limpa_LCD>

	goto_XY(10, 1);
 8001974:	2101      	movs	r1, #1
 8001976:	200a      	movs	r0, #10
 8001978:	f7fe fc9c 	bl	80002b4 <goto_XY>
	string_LCD("Pressione o");
 800197c:	483e      	ldr	r0, [pc, #248]	; (8001a78 <main+0x16c>)
 800197e:	f7fe fd2f 	bl	80003e0 <string_LCD>
	goto_XY(25, 3);
 8001982:	2103      	movs	r1, #3
 8001984:	2019      	movs	r0, #25
 8001986:	f7fe fc95 	bl	80002b4 <goto_XY>
	string_LCD("Botao!");
 800198a:	483c      	ldr	r0, [pc, #240]	; (8001a7c <main+0x170>)
 800198c:	f7fe fd28 	bl	80003e0 <string_LCD>
	imprime_LCD();
 8001990:	f7fe fcce 	bl	8000330 <imprime_LCD>


	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))// quando pressionar a tecla comeï¿½a o jogo
 8001994:	e002      	b.n	800199c <main+0x90>
	{
		semente_PRNG++;
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	3301      	adds	r3, #1
 800199a:	61fb      	str	r3, [r7, #28]
	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))// quando pressionar a tecla comeï¿½a o jogo
 800199c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019a0:	4837      	ldr	r0, [pc, #220]	; (8001a80 <main+0x174>)
 80019a2:	f001 fd57 	bl	8003454 <HAL_GPIO_ReadPin>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d1f4      	bne.n	8001996 <main+0x8a>
	}
	init_LFSR(semente_PRNG);	// inicializacao para geracao de numeros pseudoaleatorios
 80019ac:	69f8      	ldr	r0, [r7, #28]
 80019ae:	f7fe ff41 	bl	8000834 <init_LFSR>
	limpa_LCD();
 80019b2:	f7fe fd2b 	bl	800040c <limpa_LCD>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadStaticDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128, defaultTaskBuffer, &defaultTaskControlBlock);
 80019b6:	4b33      	ldr	r3, [pc, #204]	; (8001a84 <main+0x178>)
 80019b8:	463c      	mov	r4, r7
 80019ba:	461d      	mov	r5, r3
 80019bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80019c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80019c8:	463b      	mov	r3, r7
 80019ca:	2100      	movs	r1, #0
 80019cc:	4618      	mov	r0, r3
 80019ce:	f002 fcbb 	bl	8004348 <osThreadCreate>
 80019d2:	4603      	mov	r3, r0
 80019d4:	4a2c      	ldr	r2, [pc, #176]	; (8001a88 <main+0x17c>)
 80019d6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */


	xTaskCreate(vTask_LCD_Print, "LCD_print", 128, NULL, osPriorityNormal,NULL);
 80019d8:	2300      	movs	r3, #0
 80019da:	9301      	str	r3, [sp, #4]
 80019dc:	2300      	movs	r3, #0
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	2300      	movs	r3, #0
 80019e2:	2280      	movs	r2, #128	; 0x80
 80019e4:	4929      	ldr	r1, [pc, #164]	; (8001a8c <main+0x180>)
 80019e6:	482a      	ldr	r0, [pc, #168]	; (8001a90 <main+0x184>)
 80019e8:	f002 fe19 	bl	800461e <xTaskCreate>
	xTaskCreate(vTask_Pontuacao, "pontuacao", 128, NULL, osPriorityNormal, NULL);
 80019ec:	2300      	movs	r3, #0
 80019ee:	9301      	str	r3, [sp, #4]
 80019f0:	2300      	movs	r3, #0
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	2300      	movs	r3, #0
 80019f6:	2280      	movs	r2, #128	; 0x80
 80019f8:	4926      	ldr	r1, [pc, #152]	; (8001a94 <main+0x188>)
 80019fa:	4827      	ldr	r0, [pc, #156]	; (8001a98 <main+0x18c>)
 80019fc:	f002 fe0f 	bl	800461e <xTaskCreate>
	xTaskCreate(vTask_Disparo_Nave2,"nave mae", 128, NULL, osPriorityNormal, NULL);
 8001a00:	2300      	movs	r3, #0
 8001a02:	9301      	str	r3, [sp, #4]
 8001a04:	2300      	movs	r3, #0
 8001a06:	9300      	str	r3, [sp, #0]
 8001a08:	2300      	movs	r3, #0
 8001a0a:	2280      	movs	r2, #128	; 0x80
 8001a0c:	4923      	ldr	r1, [pc, #140]	; (8001a9c <main+0x190>)
 8001a0e:	4824      	ldr	r0, [pc, #144]	; (8001aa0 <main+0x194>)
 8001a10:	f002 fe05 	bl	800461e <xTaskCreate>
	xTaskCreate(vTask_Desloca_Nave2, "nave mae", 128, NULL,osPriorityNormal, NULL);
 8001a14:	2300      	movs	r3, #0
 8001a16:	9301      	str	r3, [sp, #4]
 8001a18:	2300      	movs	r3, #0
 8001a1a:	9300      	str	r3, [sp, #0]
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	2280      	movs	r2, #128	; 0x80
 8001a20:	491e      	ldr	r1, [pc, #120]	; (8001a9c <main+0x190>)
 8001a22:	4820      	ldr	r0, [pc, #128]	; (8001aa4 <main+0x198>)
 8001a24:	f002 fdfb 	bl	800461e <xTaskCreate>
	xTaskCreate(vTask_Desloca_Nave1, "nave minha", 256, NULL, osPriorityAboveNormal, NULL);
 8001a28:	2300      	movs	r3, #0
 8001a2a:	9301      	str	r3, [sp, #4]
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	2300      	movs	r3, #0
 8001a32:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a36:	491c      	ldr	r1, [pc, #112]	; (8001aa8 <main+0x19c>)
 8001a38:	481c      	ldr	r0, [pc, #112]	; (8001aac <main+0x1a0>)
 8001a3a:	f002 fdf0 	bl	800461e <xTaskCreate>
	xTaskCreate(vTask_Disparo_Nave0, "naves filhas", 128, NULL, osPriorityNormal, NULL);
 8001a3e:	2300      	movs	r3, #0
 8001a40:	9301      	str	r3, [sp, #4]
 8001a42:	2300      	movs	r3, #0
 8001a44:	9300      	str	r3, [sp, #0]
 8001a46:	2300      	movs	r3, #0
 8001a48:	2280      	movs	r2, #128	; 0x80
 8001a4a:	4919      	ldr	r1, [pc, #100]	; (8001ab0 <main+0x1a4>)
 8001a4c:	4819      	ldr	r0, [pc, #100]	; (8001ab4 <main+0x1a8>)
 8001a4e:	f002 fde6 	bl	800461e <xTaskCreate>
	xTaskCreate(vTask_Desloca_Nave0, "naves filhas", 128, NULL, osPriorityNormal, NULL);
 8001a52:	2300      	movs	r3, #0
 8001a54:	9301      	str	r3, [sp, #4]
 8001a56:	2300      	movs	r3, #0
 8001a58:	9300      	str	r3, [sp, #0]
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	2280      	movs	r2, #128	; 0x80
 8001a5e:	4914      	ldr	r1, [pc, #80]	; (8001ab0 <main+0x1a4>)
 8001a60:	4815      	ldr	r0, [pc, #84]	; (8001ab8 <main+0x1ac>)
 8001a62:	f002 fddc 	bl	800461e <xTaskCreate>


  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001a66:	f002 fc68 	bl	800433a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a6a:	e7fe      	b.n	8001a6a <main+0x15e>
 8001a6c:	20000a48 	.word	0x20000a48
 8001a70:	2000055c 	.word	0x2000055c
 8001a74:	08005b90 	.word	0x08005b90
 8001a78:	0800590c 	.word	0x0800590c
 8001a7c:	08005918 	.word	0x08005918
 8001a80:	40011000 	.word	0x40011000
 8001a84:	08005960 	.word	0x08005960
 8001a88:	200005d0 	.word	0x200005d0
 8001a8c:	08005920 	.word	0x08005920
 8001a90:	0800092d 	.word	0x0800092d
 8001a94:	0800592c 	.word	0x0800592c
 8001a98:	0800093d 	.word	0x0800093d
 8001a9c:	08005938 	.word	0x08005938
 8001aa0:	080010c1 	.word	0x080010c1
 8001aa4:	08000e55 	.word	0x08000e55
 8001aa8:	08005944 	.word	0x08005944
 8001aac:	08001255 	.word	0x08001255
 8001ab0:	08005950 	.word	0x08005950
 8001ab4:	0800167d 	.word	0x0800167d
 8001ab8:	08001819 	.word	0x08001819

08001abc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b094      	sub	sp, #80	; 0x50
 8001ac0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ac2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ac6:	2228      	movs	r2, #40	; 0x28
 8001ac8:	2100      	movs	r1, #0
 8001aca:	4618      	mov	r0, r3
 8001acc:	f003 fe46 	bl	800575c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ad0:	f107 0314 	add.w	r3, r7, #20
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]
 8001ade:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ae0:	1d3b      	adds	r3, r7, #4
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	601a      	str	r2, [r3, #0]
 8001ae6:	605a      	str	r2, [r3, #4]
 8001ae8:	609a      	str	r2, [r3, #8]
 8001aea:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001aec:	2301      	movs	r3, #1
 8001aee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001af0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001af4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001af6:	2300      	movs	r3, #0
 8001af8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001afa:	2301      	movs	r3, #1
 8001afc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001afe:	2302      	movs	r3, #2
 8001b00:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b02:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b06:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001b08:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001b0c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b12:	4618      	mov	r0, r3
 8001b14:	f001 fcce 	bl	80034b4 <HAL_RCC_OscConfig>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001b1e:	f000 f91d 	bl	8001d5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b22:	230f      	movs	r3, #15
 8001b24:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b26:	2302      	movs	r3, #2
 8001b28:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b32:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b34:	2300      	movs	r3, #0
 8001b36:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b38:	f107 0314 	add.w	r3, r7, #20
 8001b3c:	2102      	movs	r1, #2
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f001 ff3a 	bl	80039b8 <HAL_RCC_ClockConfig>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001b4a:	f000 f907 	bl	8001d5c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001b4e:	2302      	movs	r3, #2
 8001b50:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001b52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b56:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b58:	1d3b      	adds	r3, r7, #4
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f002 f8d6 	bl	8003d0c <HAL_RCCEx_PeriphCLKConfig>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001b66:	f000 f8f9 	bl	8001d5c <Error_Handler>
  }
}
 8001b6a:	bf00      	nop
 8001b6c:	3750      	adds	r7, #80	; 0x50
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
	...

08001b74 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b7a:	1d3b      	adds	r3, r7, #4
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]
 8001b82:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b84:	4b20      	ldr	r3, [pc, #128]	; (8001c08 <MX_ADC1_Init+0x94>)
 8001b86:	4a21      	ldr	r2, [pc, #132]	; (8001c0c <MX_ADC1_Init+0x98>)
 8001b88:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001b8a:	4b1f      	ldr	r3, [pc, #124]	; (8001c08 <MX_ADC1_Init+0x94>)
 8001b8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b90:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001b92:	4b1d      	ldr	r3, [pc, #116]	; (8001c08 <MX_ADC1_Init+0x94>)
 8001b94:	2201      	movs	r2, #1
 8001b96:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b98:	4b1b      	ldr	r3, [pc, #108]	; (8001c08 <MX_ADC1_Init+0x94>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b9e:	4b1a      	ldr	r3, [pc, #104]	; (8001c08 <MX_ADC1_Init+0x94>)
 8001ba0:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001ba4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ba6:	4b18      	ldr	r3, [pc, #96]	; (8001c08 <MX_ADC1_Init+0x94>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8001bac:	4b16      	ldr	r3, [pc, #88]	; (8001c08 <MX_ADC1_Init+0x94>)
 8001bae:	2202      	movs	r2, #2
 8001bb0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bb2:	4815      	ldr	r0, [pc, #84]	; (8001c08 <MX_ADC1_Init+0x94>)
 8001bb4:	f000 fab4 	bl	8002120 <HAL_ADC_Init>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001bbe:	f000 f8cd 	bl	8001d5c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001bca:	2307      	movs	r3, #7
 8001bcc:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bce:	1d3b      	adds	r3, r7, #4
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	480d      	ldr	r0, [pc, #52]	; (8001c08 <MX_ADC1_Init+0x94>)
 8001bd4:	f000 fdea 	bl	80027ac <HAL_ADC_ConfigChannel>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001bde:	f000 f8bd 	bl	8001d5c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001be2:	2302      	movs	r3, #2
 8001be4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001be6:	2302      	movs	r3, #2
 8001be8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bea:	1d3b      	adds	r3, r7, #4
 8001bec:	4619      	mov	r1, r3
 8001bee:	4806      	ldr	r0, [pc, #24]	; (8001c08 <MX_ADC1_Init+0x94>)
 8001bf0:	f000 fddc 	bl	80027ac <HAL_ADC_ConfigChannel>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001bfa:	f000 f8af 	bl	8001d5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bfe:	bf00      	nop
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	2000055c 	.word	0x2000055c
 8001c0c:	40012400 	.word	0x40012400

08001c10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c16:	4b0c      	ldr	r3, [pc, #48]	; (8001c48 <MX_DMA_Init+0x38>)
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	4a0b      	ldr	r2, [pc, #44]	; (8001c48 <MX_DMA_Init+0x38>)
 8001c1c:	f043 0301 	orr.w	r3, r3, #1
 8001c20:	6153      	str	r3, [r2, #20]
 8001c22:	4b09      	ldr	r3, [pc, #36]	; (8001c48 <MX_DMA_Init+0x38>)
 8001c24:	695b      	ldr	r3, [r3, #20]
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	607b      	str	r3, [r7, #4]
 8001c2c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001c2e:	2200      	movs	r2, #0
 8001c30:	2105      	movs	r1, #5
 8001c32:	200b      	movs	r0, #11
 8001c34:	f001 f871 	bl	8002d1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001c38:	200b      	movs	r0, #11
 8001c3a:	f001 f88a 	bl	8002d52 <HAL_NVIC_EnableIRQ>

}
 8001c3e:	bf00      	nop
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40021000 	.word	0x40021000

08001c4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b088      	sub	sp, #32
 8001c50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c52:	f107 0310 	add.w	r3, r7, #16
 8001c56:	2200      	movs	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]
 8001c5a:	605a      	str	r2, [r3, #4]
 8001c5c:	609a      	str	r2, [r3, #8]
 8001c5e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c60:	4b2e      	ldr	r3, [pc, #184]	; (8001d1c <MX_GPIO_Init+0xd0>)
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	4a2d      	ldr	r2, [pc, #180]	; (8001d1c <MX_GPIO_Init+0xd0>)
 8001c66:	f043 0310 	orr.w	r3, r3, #16
 8001c6a:	6193      	str	r3, [r2, #24]
 8001c6c:	4b2b      	ldr	r3, [pc, #172]	; (8001d1c <MX_GPIO_Init+0xd0>)
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	f003 0310 	and.w	r3, r3, #16
 8001c74:	60fb      	str	r3, [r7, #12]
 8001c76:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c78:	4b28      	ldr	r3, [pc, #160]	; (8001d1c <MX_GPIO_Init+0xd0>)
 8001c7a:	699b      	ldr	r3, [r3, #24]
 8001c7c:	4a27      	ldr	r2, [pc, #156]	; (8001d1c <MX_GPIO_Init+0xd0>)
 8001c7e:	f043 0320 	orr.w	r3, r3, #32
 8001c82:	6193      	str	r3, [r2, #24]
 8001c84:	4b25      	ldr	r3, [pc, #148]	; (8001d1c <MX_GPIO_Init+0xd0>)
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	f003 0320 	and.w	r3, r3, #32
 8001c8c:	60bb      	str	r3, [r7, #8]
 8001c8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c90:	4b22      	ldr	r3, [pc, #136]	; (8001d1c <MX_GPIO_Init+0xd0>)
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	4a21      	ldr	r2, [pc, #132]	; (8001d1c <MX_GPIO_Init+0xd0>)
 8001c96:	f043 0304 	orr.w	r3, r3, #4
 8001c9a:	6193      	str	r3, [r2, #24]
 8001c9c:	4b1f      	ldr	r3, [pc, #124]	; (8001d1c <MX_GPIO_Init+0xd0>)
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	f003 0304 	and.w	r3, r3, #4
 8001ca4:	607b      	str	r3, [r7, #4]
 8001ca6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001ca8:	2200      	movs	r2, #0
 8001caa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cae:	481c      	ldr	r0, [pc, #112]	; (8001d20 <MX_GPIO_Init+0xd4>)
 8001cb0:	f001 fbe7 	bl	8003482 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	21f8      	movs	r1, #248	; 0xf8
 8001cb8:	481a      	ldr	r0, [pc, #104]	; (8001d24 <MX_GPIO_Init+0xd8>)
 8001cba:	f001 fbe2 	bl	8003482 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001cbe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cd0:	f107 0310 	add.w	r3, r7, #16
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4812      	ldr	r0, [pc, #72]	; (8001d20 <MX_GPIO_Init+0xd4>)
 8001cd8:	f001 fa38 	bl	800314c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001cdc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001ce0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cea:	f107 0310 	add.w	r3, r7, #16
 8001cee:	4619      	mov	r1, r3
 8001cf0:	480b      	ldr	r0, [pc, #44]	; (8001d20 <MX_GPIO_Init+0xd4>)
 8001cf2:	f001 fa2b 	bl	800314c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA6
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001cf6:	23f8      	movs	r3, #248	; 0xf8
 8001cf8:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d02:	2302      	movs	r3, #2
 8001d04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d06:	f107 0310 	add.w	r3, r7, #16
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4805      	ldr	r0, [pc, #20]	; (8001d24 <MX_GPIO_Init+0xd8>)
 8001d0e:	f001 fa1d 	bl	800314c <HAL_GPIO_Init>

}
 8001d12:	bf00      	nop
 8001d14:	3720      	adds	r7, #32
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40021000 	.word	0x40021000
 8001d20:	40011000 	.word	0x40011000
 8001d24:	40010800 	.word	0x40010800

08001d28 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001d30:	2001      	movs	r0, #1
 8001d32:	f002 fb55 	bl	80043e0 <osDelay>
 8001d36:	e7fb      	b.n	8001d30 <StartDefaultTask+0x8>

08001d38 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a04      	ldr	r2, [pc, #16]	; (8001d58 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d101      	bne.n	8001d4e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d4a:	f000 f9a9 	bl	80020a0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d4e:	bf00      	nop
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40000800 	.word	0x40000800

08001d5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d60:	b672      	cpsid	i
}
 8001d62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d64:	e7fe      	b.n	8001d64 <Error_Handler+0x8>
	...

08001d68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d6e:	4b18      	ldr	r3, [pc, #96]	; (8001dd0 <HAL_MspInit+0x68>)
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	4a17      	ldr	r2, [pc, #92]	; (8001dd0 <HAL_MspInit+0x68>)
 8001d74:	f043 0301 	orr.w	r3, r3, #1
 8001d78:	6193      	str	r3, [r2, #24]
 8001d7a:	4b15      	ldr	r3, [pc, #84]	; (8001dd0 <HAL_MspInit+0x68>)
 8001d7c:	699b      	ldr	r3, [r3, #24]
 8001d7e:	f003 0301 	and.w	r3, r3, #1
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d86:	4b12      	ldr	r3, [pc, #72]	; (8001dd0 <HAL_MspInit+0x68>)
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	4a11      	ldr	r2, [pc, #68]	; (8001dd0 <HAL_MspInit+0x68>)
 8001d8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d90:	61d3      	str	r3, [r2, #28]
 8001d92:	4b0f      	ldr	r3, [pc, #60]	; (8001dd0 <HAL_MspInit+0x68>)
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d9a:	607b      	str	r3, [r7, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d9e:	2200      	movs	r2, #0
 8001da0:	210f      	movs	r1, #15
 8001da2:	f06f 0001 	mvn.w	r0, #1
 8001da6:	f000 ffb8 	bl	8002d1a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001daa:	4b0a      	ldr	r3, [pc, #40]	; (8001dd4 <HAL_MspInit+0x6c>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	60fb      	str	r3, [r7, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	4a04      	ldr	r2, [pc, #16]	; (8001dd4 <HAL_MspInit+0x6c>)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	3710      	adds	r7, #16
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	40010000 	.word	0x40010000

08001dd8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b088      	sub	sp, #32
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de0:	f107 0310 	add.w	r3, r7, #16
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	605a      	str	r2, [r3, #4]
 8001dea:	609a      	str	r2, [r3, #8]
 8001dec:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a2c      	ldr	r2, [pc, #176]	; (8001ea4 <HAL_ADC_MspInit+0xcc>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d151      	bne.n	8001e9c <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001df8:	4b2b      	ldr	r3, [pc, #172]	; (8001ea8 <HAL_ADC_MspInit+0xd0>)
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	4a2a      	ldr	r2, [pc, #168]	; (8001ea8 <HAL_ADC_MspInit+0xd0>)
 8001dfe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e02:	6193      	str	r3, [r2, #24]
 8001e04:	4b28      	ldr	r3, [pc, #160]	; (8001ea8 <HAL_ADC_MspInit+0xd0>)
 8001e06:	699b      	ldr	r3, [r3, #24]
 8001e08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e0c:	60fb      	str	r3, [r7, #12]
 8001e0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e10:	4b25      	ldr	r3, [pc, #148]	; (8001ea8 <HAL_ADC_MspInit+0xd0>)
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	4a24      	ldr	r2, [pc, #144]	; (8001ea8 <HAL_ADC_MspInit+0xd0>)
 8001e16:	f043 0304 	orr.w	r3, r3, #4
 8001e1a:	6193      	str	r3, [r2, #24]
 8001e1c:	4b22      	ldr	r3, [pc, #136]	; (8001ea8 <HAL_ADC_MspInit+0xd0>)
 8001e1e:	699b      	ldr	r3, [r3, #24]
 8001e20:	f003 0304 	and.w	r3, r3, #4
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001e28:	2306      	movs	r3, #6
 8001e2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e30:	f107 0310 	add.w	r3, r7, #16
 8001e34:	4619      	mov	r1, r3
 8001e36:	481d      	ldr	r0, [pc, #116]	; (8001eac <HAL_ADC_MspInit+0xd4>)
 8001e38:	f001 f988 	bl	800314c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001e3c:	4b1c      	ldr	r3, [pc, #112]	; (8001eb0 <HAL_ADC_MspInit+0xd8>)
 8001e3e:	4a1d      	ldr	r2, [pc, #116]	; (8001eb4 <HAL_ADC_MspInit+0xdc>)
 8001e40:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e42:	4b1b      	ldr	r3, [pc, #108]	; (8001eb0 <HAL_ADC_MspInit+0xd8>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e48:	4b19      	ldr	r3, [pc, #100]	; (8001eb0 <HAL_ADC_MspInit+0xd8>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e4e:	4b18      	ldr	r3, [pc, #96]	; (8001eb0 <HAL_ADC_MspInit+0xd8>)
 8001e50:	2280      	movs	r2, #128	; 0x80
 8001e52:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001e54:	4b16      	ldr	r3, [pc, #88]	; (8001eb0 <HAL_ADC_MspInit+0xd8>)
 8001e56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e5a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e5c:	4b14      	ldr	r3, [pc, #80]	; (8001eb0 <HAL_ADC_MspInit+0xd8>)
 8001e5e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e62:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001e64:	4b12      	ldr	r3, [pc, #72]	; (8001eb0 <HAL_ADC_MspInit+0xd8>)
 8001e66:	2220      	movs	r2, #32
 8001e68:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001e6a:	4b11      	ldr	r3, [pc, #68]	; (8001eb0 <HAL_ADC_MspInit+0xd8>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e70:	480f      	ldr	r0, [pc, #60]	; (8001eb0 <HAL_ADC_MspInit+0xd8>)
 8001e72:	f000 ff7d 	bl	8002d70 <HAL_DMA_Init>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001e7c:	f7ff ff6e 	bl	8001d5c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	4a0b      	ldr	r2, [pc, #44]	; (8001eb0 <HAL_ADC_MspInit+0xd8>)
 8001e84:	621a      	str	r2, [r3, #32]
 8001e86:	4a0a      	ldr	r2, [pc, #40]	; (8001eb0 <HAL_ADC_MspInit+0xd8>)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	2105      	movs	r1, #5
 8001e90:	2012      	movs	r0, #18
 8001e92:	f000 ff42 	bl	8002d1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001e96:	2012      	movs	r0, #18
 8001e98:	f000 ff5b 	bl	8002d52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e9c:	bf00      	nop
 8001e9e:	3720      	adds	r7, #32
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40012400 	.word	0x40012400
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	40010800 	.word	0x40010800
 8001eb0:	2000058c 	.word	0x2000058c
 8001eb4:	40020008 	.word	0x40020008

08001eb8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b08e      	sub	sp, #56	; 0x38
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001ece:	4b34      	ldr	r3, [pc, #208]	; (8001fa0 <HAL_InitTick+0xe8>)
 8001ed0:	69db      	ldr	r3, [r3, #28]
 8001ed2:	4a33      	ldr	r2, [pc, #204]	; (8001fa0 <HAL_InitTick+0xe8>)
 8001ed4:	f043 0304 	orr.w	r3, r3, #4
 8001ed8:	61d3      	str	r3, [r2, #28]
 8001eda:	4b31      	ldr	r3, [pc, #196]	; (8001fa0 <HAL_InitTick+0xe8>)
 8001edc:	69db      	ldr	r3, [r3, #28]
 8001ede:	f003 0304 	and.w	r3, r3, #4
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ee6:	f107 0210 	add.w	r2, r7, #16
 8001eea:	f107 0314 	add.w	r3, r7, #20
 8001eee:	4611      	mov	r1, r2
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f001 febd 	bl	8003c70 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001ef6:	6a3b      	ldr	r3, [r7, #32]
 8001ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d103      	bne.n	8001f08 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001f00:	f001 fea2 	bl	8003c48 <HAL_RCC_GetPCLK1Freq>
 8001f04:	6378      	str	r0, [r7, #52]	; 0x34
 8001f06:	e004      	b.n	8001f12 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001f08:	f001 fe9e 	bl	8003c48 <HAL_RCC_GetPCLK1Freq>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f14:	4a23      	ldr	r2, [pc, #140]	; (8001fa4 <HAL_InitTick+0xec>)
 8001f16:	fba2 2303 	umull	r2, r3, r2, r3
 8001f1a:	0c9b      	lsrs	r3, r3, #18
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001f20:	4b21      	ldr	r3, [pc, #132]	; (8001fa8 <HAL_InitTick+0xf0>)
 8001f22:	4a22      	ldr	r2, [pc, #136]	; (8001fac <HAL_InitTick+0xf4>)
 8001f24:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001f26:	4b20      	ldr	r3, [pc, #128]	; (8001fa8 <HAL_InitTick+0xf0>)
 8001f28:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f2c:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001f2e:	4a1e      	ldr	r2, [pc, #120]	; (8001fa8 <HAL_InitTick+0xf0>)
 8001f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f32:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001f34:	4b1c      	ldr	r3, [pc, #112]	; (8001fa8 <HAL_InitTick+0xf0>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f3a:	4b1b      	ldr	r3, [pc, #108]	; (8001fa8 <HAL_InitTick+0xf0>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f40:	4b19      	ldr	r3, [pc, #100]	; (8001fa8 <HAL_InitTick+0xf0>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001f46:	4818      	ldr	r0, [pc, #96]	; (8001fa8 <HAL_InitTick+0xf0>)
 8001f48:	f001 ff96 	bl	8003e78 <HAL_TIM_Base_Init>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001f52:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d11b      	bne.n	8001f92 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001f5a:	4813      	ldr	r0, [pc, #76]	; (8001fa8 <HAL_InitTick+0xf0>)
 8001f5c:	f001 ffe4 	bl	8003f28 <HAL_TIM_Base_Start_IT>
 8001f60:	4603      	mov	r3, r0
 8001f62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001f66:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d111      	bne.n	8001f92 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001f6e:	201e      	movs	r0, #30
 8001f70:	f000 feef 	bl	8002d52 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2b0f      	cmp	r3, #15
 8001f78:	d808      	bhi.n	8001f8c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	6879      	ldr	r1, [r7, #4]
 8001f7e:	201e      	movs	r0, #30
 8001f80:	f000 fecb 	bl	8002d1a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f84:	4a0a      	ldr	r2, [pc, #40]	; (8001fb0 <HAL_InitTick+0xf8>)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6013      	str	r3, [r2, #0]
 8001f8a:	e002      	b.n	8001f92 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001f92:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3738      	adds	r7, #56	; 0x38
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	431bde83 	.word	0x431bde83
 8001fa8:	20000a60 	.word	0x20000a60
 8001fac:	40000800 	.word	0x40000800
 8001fb0:	2000000c 	.word	0x2000000c

08001fb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fb8:	e7fe      	b.n	8001fb8 <NMI_Handler+0x4>

08001fba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fbe:	e7fe      	b.n	8001fbe <HardFault_Handler+0x4>

08001fc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fc4:	e7fe      	b.n	8001fc4 <MemManage_Handler+0x4>

08001fc6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fca:	e7fe      	b.n	8001fca <BusFault_Handler+0x4>

08001fcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fd0:	e7fe      	b.n	8001fd0 <UsageFault_Handler+0x4>

08001fd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bc80      	pop	{r7}
 8001fdc:	4770      	bx	lr
	...

08001fe0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001fe4:	4802      	ldr	r0, [pc, #8]	; (8001ff0 <DMA1_Channel1_IRQHandler+0x10>)
 8001fe6:	f000 ff7d 	bl	8002ee4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	2000058c 	.word	0x2000058c

08001ff4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001ff8:	4802      	ldr	r0, [pc, #8]	; (8002004 <ADC1_2_IRQHandler+0x10>)
 8001ffa:	f000 fafd 	bl	80025f8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	2000055c 	.word	0x2000055c

08002008 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800200c:	4802      	ldr	r0, [pc, #8]	; (8002018 <TIM4_IRQHandler+0x10>)
 800200e:	f001 ffdd 	bl	8003fcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20000a60 	.word	0x20000a60

0800201c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	bc80      	pop	{r7}
 8002026:	4770      	bx	lr

08002028 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002028:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800202a:	e003      	b.n	8002034 <LoopCopyDataInit>

0800202c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800202c:	4b0b      	ldr	r3, [pc, #44]	; (800205c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800202e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002030:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002032:	3104      	adds	r1, #4

08002034 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002034:	480a      	ldr	r0, [pc, #40]	; (8002060 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002036:	4b0b      	ldr	r3, [pc, #44]	; (8002064 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002038:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800203a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800203c:	d3f6      	bcc.n	800202c <CopyDataInit>
  ldr r2, =_sbss
 800203e:	4a0a      	ldr	r2, [pc, #40]	; (8002068 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002040:	e002      	b.n	8002048 <LoopFillZerobss>

08002042 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002042:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002044:	f842 3b04 	str.w	r3, [r2], #4

08002048 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002048:	4b08      	ldr	r3, [pc, #32]	; (800206c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800204a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800204c:	d3f9      	bcc.n	8002042 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800204e:	f7ff ffe5 	bl	800201c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002052:	f003 fb5d 	bl	8005710 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002056:	f7ff fc59 	bl	800190c <main>
  bx lr
 800205a:	4770      	bx	lr
  ldr r3, =_sidata
 800205c:	08005eb4 	.word	0x08005eb4
  ldr r0, =_sdata
 8002060:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002064:	2000007c 	.word	0x2000007c
  ldr r2, =_sbss
 8002068:	2000007c 	.word	0x2000007c
  ldr r3, = _ebss
 800206c:	20003c00 	.word	0x20003c00

08002070 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002070:	e7fe      	b.n	8002070 <CAN1_RX1_IRQHandler>
	...

08002074 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002078:	4b08      	ldr	r3, [pc, #32]	; (800209c <HAL_Init+0x28>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a07      	ldr	r2, [pc, #28]	; (800209c <HAL_Init+0x28>)
 800207e:	f043 0310 	orr.w	r3, r3, #16
 8002082:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002084:	2003      	movs	r0, #3
 8002086:	f000 fe3d 	bl	8002d04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800208a:	2000      	movs	r0, #0
 800208c:	f7ff ff14 	bl	8001eb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002090:	f7ff fe6a 	bl	8001d68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40022000 	.word	0x40022000

080020a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020a4:	4b05      	ldr	r3, [pc, #20]	; (80020bc <HAL_IncTick+0x1c>)
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	461a      	mov	r2, r3
 80020aa:	4b05      	ldr	r3, [pc, #20]	; (80020c0 <HAL_IncTick+0x20>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4413      	add	r3, r2
 80020b0:	4a03      	ldr	r2, [pc, #12]	; (80020c0 <HAL_IncTick+0x20>)
 80020b2:	6013      	str	r3, [r2, #0]
}
 80020b4:	bf00      	nop
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bc80      	pop	{r7}
 80020ba:	4770      	bx	lr
 80020bc:	20000010 	.word	0x20000010
 80020c0:	20000aa8 	.word	0x20000aa8

080020c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  return uwTick;
 80020c8:	4b02      	ldr	r3, [pc, #8]	; (80020d4 <HAL_GetTick+0x10>)
 80020ca:	681b      	ldr	r3, [r3, #0]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bc80      	pop	{r7}
 80020d2:	4770      	bx	lr
 80020d4:	20000aa8 	.word	0x20000aa8

080020d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020e0:	f7ff fff0 	bl	80020c4 <HAL_GetTick>
 80020e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020f0:	d005      	beq.n	80020fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020f2:	4b0a      	ldr	r3, [pc, #40]	; (800211c <HAL_Delay+0x44>)
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	461a      	mov	r2, r3
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	4413      	add	r3, r2
 80020fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020fe:	bf00      	nop
 8002100:	f7ff ffe0 	bl	80020c4 <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	68fa      	ldr	r2, [r7, #12]
 800210c:	429a      	cmp	r2, r3
 800210e:	d8f7      	bhi.n	8002100 <HAL_Delay+0x28>
  {
  }
}
 8002110:	bf00      	nop
 8002112:	bf00      	nop
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	20000010 	.word	0x20000010

08002120 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002128:	2300      	movs	r3, #0
 800212a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800212c:	2300      	movs	r3, #0
 800212e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002130:	2300      	movs	r3, #0
 8002132:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002134:	2300      	movs	r3, #0
 8002136:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e0be      	b.n	80022c0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800214c:	2b00      	cmp	r3, #0
 800214e:	d109      	bne.n	8002164 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f7ff fe3a 	bl	8001dd8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f000 fc73 	bl	8002a50 <ADC_ConversionStop_Disable>
 800216a:	4603      	mov	r3, r0
 800216c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002172:	f003 0310 	and.w	r3, r3, #16
 8002176:	2b00      	cmp	r3, #0
 8002178:	f040 8099 	bne.w	80022ae <HAL_ADC_Init+0x18e>
 800217c:	7dfb      	ldrb	r3, [r7, #23]
 800217e:	2b00      	cmp	r3, #0
 8002180:	f040 8095 	bne.w	80022ae <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002188:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800218c:	f023 0302 	bic.w	r3, r3, #2
 8002190:	f043 0202 	orr.w	r2, r3, #2
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80021a0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	7b1b      	ldrb	r3, [r3, #12]
 80021a6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80021a8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80021aa:	68ba      	ldr	r2, [r7, #8]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021b8:	d003      	beq.n	80021c2 <HAL_ADC_Init+0xa2>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d102      	bne.n	80021c8 <HAL_ADC_Init+0xa8>
 80021c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021c6:	e000      	b.n	80021ca <HAL_ADC_Init+0xaa>
 80021c8:	2300      	movs	r3, #0
 80021ca:	693a      	ldr	r2, [r7, #16]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	7d1b      	ldrb	r3, [r3, #20]
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d119      	bne.n	800220c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	7b1b      	ldrb	r3, [r3, #12]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d109      	bne.n	80021f4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	3b01      	subs	r3, #1
 80021e6:	035a      	lsls	r2, r3, #13
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021f0:	613b      	str	r3, [r7, #16]
 80021f2:	e00b      	b.n	800220c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f8:	f043 0220 	orr.w	r2, r3, #32
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002204:	f043 0201 	orr.w	r2, r3, #1
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	430a      	orrs	r2, r1
 800221e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	4b28      	ldr	r3, [pc, #160]	; (80022c8 <HAL_ADC_Init+0x1a8>)
 8002228:	4013      	ands	r3, r2
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	6812      	ldr	r2, [r2, #0]
 800222e:	68b9      	ldr	r1, [r7, #8]
 8002230:	430b      	orrs	r3, r1
 8002232:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800223c:	d003      	beq.n	8002246 <HAL_ADC_Init+0x126>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	2b01      	cmp	r3, #1
 8002244:	d104      	bne.n	8002250 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	691b      	ldr	r3, [r3, #16]
 800224a:	3b01      	subs	r3, #1
 800224c:	051b      	lsls	r3, r3, #20
 800224e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002256:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	68fa      	ldr	r2, [r7, #12]
 8002260:	430a      	orrs	r2, r1
 8002262:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	689a      	ldr	r2, [r3, #8]
 800226a:	4b18      	ldr	r3, [pc, #96]	; (80022cc <HAL_ADC_Init+0x1ac>)
 800226c:	4013      	ands	r3, r2
 800226e:	68ba      	ldr	r2, [r7, #8]
 8002270:	429a      	cmp	r2, r3
 8002272:	d10b      	bne.n	800228c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800227e:	f023 0303 	bic.w	r3, r3, #3
 8002282:	f043 0201 	orr.w	r2, r3, #1
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800228a:	e018      	b.n	80022be <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002290:	f023 0312 	bic.w	r3, r3, #18
 8002294:	f043 0210 	orr.w	r2, r3, #16
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a0:	f043 0201 	orr.w	r2, r3, #1
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80022ac:	e007      	b.n	80022be <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b2:	f043 0210 	orr.w	r2, r3, #16
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80022be:	7dfb      	ldrb	r3, [r7, #23]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3718      	adds	r7, #24
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	ffe1f7fd 	.word	0xffe1f7fd
 80022cc:	ff1f0efe 	.word	0xff1f0efe

080022d0 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022d8:	2300      	movs	r3, #0
 80022da:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d101      	bne.n	80022ea <HAL_ADC_Start_IT+0x1a>
 80022e6:	2302      	movs	r3, #2
 80022e8:	e0a0      	b.n	800242c <HAL_ADC_Start_IT+0x15c>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2201      	movs	r2, #1
 80022ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f000 fb52 	bl	800299c <ADC_Enable>
 80022f8:	4603      	mov	r3, r0
 80022fa:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80022fc:	7bfb      	ldrb	r3, [r7, #15]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f040 808f 	bne.w	8002422 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002308:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800230c:	f023 0301 	bic.w	r3, r3, #1
 8002310:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a45      	ldr	r2, [pc, #276]	; (8002434 <HAL_ADC_Start_IT+0x164>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d105      	bne.n	800232e <HAL_ADC_Start_IT+0x5e>
 8002322:	4b45      	ldr	r3, [pc, #276]	; (8002438 <HAL_ADC_Start_IT+0x168>)
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d115      	bne.n	800235a <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002332:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002344:	2b00      	cmp	r3, #0
 8002346:	d026      	beq.n	8002396 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800234c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002350:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002358:	e01d      	b.n	8002396 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800235e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a33      	ldr	r2, [pc, #204]	; (8002438 <HAL_ADC_Start_IT+0x168>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d004      	beq.n	800237a <HAL_ADC_Start_IT+0xaa>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a2f      	ldr	r2, [pc, #188]	; (8002434 <HAL_ADC_Start_IT+0x164>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d10d      	bne.n	8002396 <HAL_ADC_Start_IT+0xc6>
 800237a:	4b2f      	ldr	r3, [pc, #188]	; (8002438 <HAL_ADC_Start_IT+0x168>)
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002382:	2b00      	cmp	r3, #0
 8002384:	d007      	beq.n	8002396 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800238a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800238e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d006      	beq.n	80023b0 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a6:	f023 0206 	bic.w	r2, r3, #6
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80023ae:	e002      	b.n	80023b6 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2200      	movs	r2, #0
 80023b4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f06f 0202 	mvn.w	r2, #2
 80023c6:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	685a      	ldr	r2, [r3, #4]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f042 0220 	orr.w	r2, r2, #32
 80023d6:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80023e2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80023e6:	d113      	bne.n	8002410 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023ec:	4a11      	ldr	r2, [pc, #68]	; (8002434 <HAL_ADC_Start_IT+0x164>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d105      	bne.n	80023fe <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80023f2:	4b11      	ldr	r3, [pc, #68]	; (8002438 <HAL_ADC_Start_IT+0x168>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d108      	bne.n	8002410 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	689a      	ldr	r2, [r3, #8]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800240c:	609a      	str	r2, [r3, #8]
 800240e:	e00c      	b.n	800242a <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	689a      	ldr	r2, [r3, #8]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800241e:	609a      	str	r2, [r3, #8]
 8002420:	e003      	b.n	800242a <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 800242a:	7bfb      	ldrb	r3, [r7, #15]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	40012800 	.word	0x40012800
 8002438:	40012400 	.word	0x40012400

0800243c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b086      	sub	sp, #24
 8002440:	af00      	add	r7, sp, #0
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002448:	2300      	movs	r3, #0
 800244a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a64      	ldr	r2, [pc, #400]	; (80025e4 <HAL_ADC_Start_DMA+0x1a8>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d004      	beq.n	8002460 <HAL_ADC_Start_DMA+0x24>
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a63      	ldr	r2, [pc, #396]	; (80025e8 <HAL_ADC_Start_DMA+0x1ac>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d106      	bne.n	800246e <HAL_ADC_Start_DMA+0x32>
 8002460:	4b60      	ldr	r3, [pc, #384]	; (80025e4 <HAL_ADC_Start_DMA+0x1a8>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002468:	2b00      	cmp	r3, #0
 800246a:	f040 80b3 	bne.w	80025d4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002474:	2b01      	cmp	r3, #1
 8002476:	d101      	bne.n	800247c <HAL_ADC_Start_DMA+0x40>
 8002478:	2302      	movs	r3, #2
 800247a:	e0ae      	b.n	80025da <HAL_ADC_Start_DMA+0x19e>
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2201      	movs	r2, #1
 8002480:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002484:	68f8      	ldr	r0, [r7, #12]
 8002486:	f000 fa89 	bl	800299c <ADC_Enable>
 800248a:	4603      	mov	r3, r0
 800248c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800248e:	7dfb      	ldrb	r3, [r7, #23]
 8002490:	2b00      	cmp	r3, #0
 8002492:	f040 809a 	bne.w	80025ca <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800249a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800249e:	f023 0301 	bic.w	r3, r3, #1
 80024a2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a4e      	ldr	r2, [pc, #312]	; (80025e8 <HAL_ADC_Start_DMA+0x1ac>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d105      	bne.n	80024c0 <HAL_ADC_Start_DMA+0x84>
 80024b4:	4b4b      	ldr	r3, [pc, #300]	; (80025e4 <HAL_ADC_Start_DMA+0x1a8>)
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d115      	bne.n	80024ec <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024c4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d026      	beq.n	8002528 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024de:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80024e2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024ea:	e01d      	b.n	8002528 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a39      	ldr	r2, [pc, #228]	; (80025e4 <HAL_ADC_Start_DMA+0x1a8>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d004      	beq.n	800250c <HAL_ADC_Start_DMA+0xd0>
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a38      	ldr	r2, [pc, #224]	; (80025e8 <HAL_ADC_Start_DMA+0x1ac>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d10d      	bne.n	8002528 <HAL_ADC_Start_DMA+0xec>
 800250c:	4b35      	ldr	r3, [pc, #212]	; (80025e4 <HAL_ADC_Start_DMA+0x1a8>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002514:	2b00      	cmp	r3, #0
 8002516:	d007      	beq.n	8002528 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800251c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002520:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800252c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d006      	beq.n	8002542 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002538:	f023 0206 	bic.w	r2, r3, #6
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002540:	e002      	b.n	8002548 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2200      	movs	r2, #0
 8002546:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6a1b      	ldr	r3, [r3, #32]
 8002554:	4a25      	ldr	r2, [pc, #148]	; (80025ec <HAL_ADC_Start_DMA+0x1b0>)
 8002556:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	6a1b      	ldr	r3, [r3, #32]
 800255c:	4a24      	ldr	r2, [pc, #144]	; (80025f0 <HAL_ADC_Start_DMA+0x1b4>)
 800255e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6a1b      	ldr	r3, [r3, #32]
 8002564:	4a23      	ldr	r2, [pc, #140]	; (80025f4 <HAL_ADC_Start_DMA+0x1b8>)
 8002566:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f06f 0202 	mvn.w	r2, #2
 8002570:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689a      	ldr	r2, [r3, #8]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002580:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6a18      	ldr	r0, [r3, #32]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	334c      	adds	r3, #76	; 0x4c
 800258c:	4619      	mov	r1, r3
 800258e:	68ba      	ldr	r2, [r7, #8]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f000 fc47 	bl	8002e24 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80025a0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80025a4:	d108      	bne.n	80025b8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	689a      	ldr	r2, [r3, #8]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80025b4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80025b6:	e00f      	b.n	80025d8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	689a      	ldr	r2, [r3, #8]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80025c6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80025c8:	e006      	b.n	80025d8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80025d2:	e001      	b.n	80025d8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80025d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3718      	adds	r7, #24
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	40012400 	.word	0x40012400
 80025e8:	40012800 	.word	0x40012800
 80025ec:	08002ad3 	.word	0x08002ad3
 80025f0:	08002b4f 	.word	0x08002b4f
 80025f4:	08002b6b 	.word	0x08002b6b

080025f8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	f003 0320 	and.w	r3, r3, #32
 8002616:	2b00      	cmp	r3, #0
 8002618:	d03e      	beq.n	8002698 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f003 0302 	and.w	r3, r3, #2
 8002620:	2b00      	cmp	r3, #0
 8002622:	d039      	beq.n	8002698 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002628:	f003 0310 	and.w	r3, r3, #16
 800262c:	2b00      	cmp	r3, #0
 800262e:	d105      	bne.n	800263c <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002634:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002646:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800264a:	d11d      	bne.n	8002688 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002650:	2b00      	cmp	r3, #0
 8002652:	d119      	bne.n	8002688 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	685a      	ldr	r2, [r3, #4]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f022 0220 	bic.w	r2, r2, #32
 8002662:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002668:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002674:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d105      	bne.n	8002688 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002680:	f043 0201 	orr.w	r2, r3, #1
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f7fe f933 	bl	80008f4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f06f 0212 	mvn.w	r2, #18
 8002696:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d04d      	beq.n	800273e <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f003 0304 	and.w	r3, r3, #4
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d048      	beq.n	800273e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b0:	f003 0310 	and.w	r3, r3, #16
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d105      	bne.n	80026c4 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026bc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80026ce:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80026d2:	d012      	beq.n	80026fa <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d125      	bne.n	800272e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80026ec:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80026f0:	d11d      	bne.n	800272e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d119      	bne.n	800272e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	685a      	ldr	r2, [r3, #4]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002708:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800270e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800271a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800271e:	2b00      	cmp	r3, #0
 8002720:	d105      	bne.n	800272e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002726:	f043 0201 	orr.w	r2, r3, #1
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 fa35 	bl	8002b9e <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f06f 020c 	mvn.w	r2, #12
 800273c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002744:	2b00      	cmp	r3, #0
 8002746:	d012      	beq.n	800276e <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f003 0301 	and.w	r3, r3, #1
 800274e:	2b00      	cmp	r3, #0
 8002750:	d00d      	beq.n	800276e <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002756:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f000 f812 	bl	8002788 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f06f 0201 	mvn.w	r2, #1
 800276c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800276e:	bf00      	nop
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002776:	b480      	push	{r7}
 8002778:	b083      	sub	sp, #12
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800277e:	bf00      	nop
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	bc80      	pop	{r7}
 8002786:	4770      	bx	lr

08002788 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002790:	bf00      	nop
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr

0800279a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800279a:	b480      	push	{r7}
 800279c:	b083      	sub	sp, #12
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr

080027ac <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027b6:	2300      	movs	r3, #0
 80027b8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80027ba:	2300      	movs	r3, #0
 80027bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d101      	bne.n	80027cc <HAL_ADC_ConfigChannel+0x20>
 80027c8:	2302      	movs	r3, #2
 80027ca:	e0dc      	b.n	8002986 <HAL_ADC_ConfigChannel+0x1da>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	2b06      	cmp	r3, #6
 80027da:	d81c      	bhi.n	8002816 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	4613      	mov	r3, r2
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	4413      	add	r3, r2
 80027ec:	3b05      	subs	r3, #5
 80027ee:	221f      	movs	r2, #31
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	43db      	mvns	r3, r3
 80027f6:	4019      	ands	r1, r3
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	6818      	ldr	r0, [r3, #0]
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	685a      	ldr	r2, [r3, #4]
 8002800:	4613      	mov	r3, r2
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	4413      	add	r3, r2
 8002806:	3b05      	subs	r3, #5
 8002808:	fa00 f203 	lsl.w	r2, r0, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	430a      	orrs	r2, r1
 8002812:	635a      	str	r2, [r3, #52]	; 0x34
 8002814:	e03c      	b.n	8002890 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	2b0c      	cmp	r3, #12
 800281c:	d81c      	bhi.n	8002858 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685a      	ldr	r2, [r3, #4]
 8002828:	4613      	mov	r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	4413      	add	r3, r2
 800282e:	3b23      	subs	r3, #35	; 0x23
 8002830:	221f      	movs	r2, #31
 8002832:	fa02 f303 	lsl.w	r3, r2, r3
 8002836:	43db      	mvns	r3, r3
 8002838:	4019      	ands	r1, r3
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	6818      	ldr	r0, [r3, #0]
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	685a      	ldr	r2, [r3, #4]
 8002842:	4613      	mov	r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	4413      	add	r3, r2
 8002848:	3b23      	subs	r3, #35	; 0x23
 800284a:	fa00 f203 	lsl.w	r2, r0, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	430a      	orrs	r2, r1
 8002854:	631a      	str	r2, [r3, #48]	; 0x30
 8002856:	e01b      	b.n	8002890 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685a      	ldr	r2, [r3, #4]
 8002862:	4613      	mov	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4413      	add	r3, r2
 8002868:	3b41      	subs	r3, #65	; 0x41
 800286a:	221f      	movs	r2, #31
 800286c:	fa02 f303 	lsl.w	r3, r2, r3
 8002870:	43db      	mvns	r3, r3
 8002872:	4019      	ands	r1, r3
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	6818      	ldr	r0, [r3, #0]
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	685a      	ldr	r2, [r3, #4]
 800287c:	4613      	mov	r3, r2
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	4413      	add	r3, r2
 8002882:	3b41      	subs	r3, #65	; 0x41
 8002884:	fa00 f203 	lsl.w	r2, r0, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	430a      	orrs	r2, r1
 800288e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2b09      	cmp	r3, #9
 8002896:	d91c      	bls.n	80028d2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	68d9      	ldr	r1, [r3, #12]
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	4613      	mov	r3, r2
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	4413      	add	r3, r2
 80028a8:	3b1e      	subs	r3, #30
 80028aa:	2207      	movs	r2, #7
 80028ac:	fa02 f303 	lsl.w	r3, r2, r3
 80028b0:	43db      	mvns	r3, r3
 80028b2:	4019      	ands	r1, r3
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	6898      	ldr	r0, [r3, #8]
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	4613      	mov	r3, r2
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	4413      	add	r3, r2
 80028c2:	3b1e      	subs	r3, #30
 80028c4:	fa00 f203 	lsl.w	r2, r0, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	430a      	orrs	r2, r1
 80028ce:	60da      	str	r2, [r3, #12]
 80028d0:	e019      	b.n	8002906 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	6919      	ldr	r1, [r3, #16]
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	4613      	mov	r3, r2
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	4413      	add	r3, r2
 80028e2:	2207      	movs	r2, #7
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	43db      	mvns	r3, r3
 80028ea:	4019      	ands	r1, r3
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	6898      	ldr	r0, [r3, #8]
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	4613      	mov	r3, r2
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	4413      	add	r3, r2
 80028fa:	fa00 f203 	lsl.w	r2, r0, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	430a      	orrs	r2, r1
 8002904:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2b10      	cmp	r3, #16
 800290c:	d003      	beq.n	8002916 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002912:	2b11      	cmp	r3, #17
 8002914:	d132      	bne.n	800297c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a1d      	ldr	r2, [pc, #116]	; (8002990 <HAL_ADC_ConfigChannel+0x1e4>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d125      	bne.n	800296c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d126      	bne.n	800297c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689a      	ldr	r2, [r3, #8]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800293c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2b10      	cmp	r3, #16
 8002944:	d11a      	bne.n	800297c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002946:	4b13      	ldr	r3, [pc, #76]	; (8002994 <HAL_ADC_ConfigChannel+0x1e8>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a13      	ldr	r2, [pc, #76]	; (8002998 <HAL_ADC_ConfigChannel+0x1ec>)
 800294c:	fba2 2303 	umull	r2, r3, r2, r3
 8002950:	0c9a      	lsrs	r2, r3, #18
 8002952:	4613      	mov	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	4413      	add	r3, r2
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800295c:	e002      	b.n	8002964 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	3b01      	subs	r3, #1
 8002962:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f9      	bne.n	800295e <HAL_ADC_ConfigChannel+0x1b2>
 800296a:	e007      	b.n	800297c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002970:	f043 0220 	orr.w	r2, r3, #32
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002984:	7bfb      	ldrb	r3, [r7, #15]
}
 8002986:	4618      	mov	r0, r3
 8002988:	3714      	adds	r7, #20
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr
 8002990:	40012400 	.word	0x40012400
 8002994:	20000008 	.word	0x20000008
 8002998:	431bde83 	.word	0x431bde83

0800299c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029a4:	2300      	movs	r3, #0
 80029a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80029a8:	2300      	movs	r3, #0
 80029aa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d040      	beq.n	8002a3c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	689a      	ldr	r2, [r3, #8]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f042 0201 	orr.w	r2, r2, #1
 80029c8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80029ca:	4b1f      	ldr	r3, [pc, #124]	; (8002a48 <ADC_Enable+0xac>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a1f      	ldr	r2, [pc, #124]	; (8002a4c <ADC_Enable+0xb0>)
 80029d0:	fba2 2303 	umull	r2, r3, r2, r3
 80029d4:	0c9b      	lsrs	r3, r3, #18
 80029d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80029d8:	e002      	b.n	80029e0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	3b01      	subs	r3, #1
 80029de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1f9      	bne.n	80029da <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80029e6:	f7ff fb6d 	bl	80020c4 <HAL_GetTick>
 80029ea:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80029ec:	e01f      	b.n	8002a2e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80029ee:	f7ff fb69 	bl	80020c4 <HAL_GetTick>
 80029f2:	4602      	mov	r2, r0
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d918      	bls.n	8002a2e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d011      	beq.n	8002a2e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0e:	f043 0210 	orr.w	r2, r3, #16
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1a:	f043 0201 	orr.w	r2, r3, #1
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e007      	b.n	8002a3e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f003 0301 	and.w	r3, r3, #1
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d1d8      	bne.n	80029ee <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	20000008 	.word	0x20000008
 8002a4c:	431bde83 	.word	0x431bde83

08002a50 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d12e      	bne.n	8002ac8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f022 0201 	bic.w	r2, r2, #1
 8002a78:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a7a:	f7ff fb23 	bl	80020c4 <HAL_GetTick>
 8002a7e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002a80:	e01b      	b.n	8002aba <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a82:	f7ff fb1f 	bl	80020c4 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d914      	bls.n	8002aba <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d10d      	bne.n	8002aba <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aa2:	f043 0210 	orr.w	r2, r3, #16
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aae:	f043 0201 	orr.w	r2, r3, #1
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e007      	b.n	8002aca <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f003 0301 	and.w	r3, r3, #1
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d0dc      	beq.n	8002a82 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b084      	sub	sp, #16
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ade:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d127      	bne.n	8002b3c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002af0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002b02:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002b06:	d115      	bne.n	8002b34 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d111      	bne.n	8002b34 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b14:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d105      	bne.n	8002b34 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b2c:	f043 0201 	orr.w	r2, r3, #1
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b34:	68f8      	ldr	r0, [r7, #12]
 8002b36:	f7fd fedd 	bl	80008f4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002b3a:	e004      	b.n	8002b46 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6a1b      	ldr	r3, [r3, #32]
 8002b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	4798      	blx	r3
}
 8002b46:	bf00      	nop
 8002b48:	3710      	adds	r7, #16
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b084      	sub	sp, #16
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b5c:	68f8      	ldr	r0, [r7, #12]
 8002b5e:	f7ff fe0a 	bl	8002776 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b62:	bf00      	nop
 8002b64:	3710      	adds	r7, #16
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b084      	sub	sp, #16
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b76:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b7c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b88:	f043 0204 	orr.w	r2, r3, #4
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f7ff fe02 	bl	800279a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b96:	bf00      	nop
 8002b98:	3710      	adds	r7, #16
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	b083      	sub	sp, #12
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002ba6:	bf00      	nop
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr

08002bb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bc0:	4b0c      	ldr	r3, [pc, #48]	; (8002bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bc6:	68ba      	ldr	r2, [r7, #8]
 8002bc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bcc:	4013      	ands	r3, r2
 8002bce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002be0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002be2:	4a04      	ldr	r2, [pc, #16]	; (8002bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	60d3      	str	r3, [r2, #12]
}
 8002be8:	bf00      	nop
 8002bea:	3714      	adds	r7, #20
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bc80      	pop	{r7}
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	e000ed00 	.word	0xe000ed00

08002bf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bfc:	4b04      	ldr	r3, [pc, #16]	; (8002c10 <__NVIC_GetPriorityGrouping+0x18>)
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	0a1b      	lsrs	r3, r3, #8
 8002c02:	f003 0307 	and.w	r3, r3, #7
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bc80      	pop	{r7}
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	e000ed00 	.word	0xe000ed00

08002c14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	db0b      	blt.n	8002c3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	f003 021f 	and.w	r2, r3, #31
 8002c2c:	4906      	ldr	r1, [pc, #24]	; (8002c48 <__NVIC_EnableIRQ+0x34>)
 8002c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c32:	095b      	lsrs	r3, r3, #5
 8002c34:	2001      	movs	r0, #1
 8002c36:	fa00 f202 	lsl.w	r2, r0, r2
 8002c3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c3e:	bf00      	nop
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bc80      	pop	{r7}
 8002c46:	4770      	bx	lr
 8002c48:	e000e100 	.word	0xe000e100

08002c4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	4603      	mov	r3, r0
 8002c54:	6039      	str	r1, [r7, #0]
 8002c56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	db0a      	blt.n	8002c76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	b2da      	uxtb	r2, r3
 8002c64:	490c      	ldr	r1, [pc, #48]	; (8002c98 <__NVIC_SetPriority+0x4c>)
 8002c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c6a:	0112      	lsls	r2, r2, #4
 8002c6c:	b2d2      	uxtb	r2, r2
 8002c6e:	440b      	add	r3, r1
 8002c70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c74:	e00a      	b.n	8002c8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	b2da      	uxtb	r2, r3
 8002c7a:	4908      	ldr	r1, [pc, #32]	; (8002c9c <__NVIC_SetPriority+0x50>)
 8002c7c:	79fb      	ldrb	r3, [r7, #7]
 8002c7e:	f003 030f 	and.w	r3, r3, #15
 8002c82:	3b04      	subs	r3, #4
 8002c84:	0112      	lsls	r2, r2, #4
 8002c86:	b2d2      	uxtb	r2, r2
 8002c88:	440b      	add	r3, r1
 8002c8a:	761a      	strb	r2, [r3, #24]
}
 8002c8c:	bf00      	nop
 8002c8e:	370c      	adds	r7, #12
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	e000e100 	.word	0xe000e100
 8002c9c:	e000ed00 	.word	0xe000ed00

08002ca0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b089      	sub	sp, #36	; 0x24
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f003 0307 	and.w	r3, r3, #7
 8002cb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	f1c3 0307 	rsb	r3, r3, #7
 8002cba:	2b04      	cmp	r3, #4
 8002cbc:	bf28      	it	cs
 8002cbe:	2304      	movcs	r3, #4
 8002cc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	3304      	adds	r3, #4
 8002cc6:	2b06      	cmp	r3, #6
 8002cc8:	d902      	bls.n	8002cd0 <NVIC_EncodePriority+0x30>
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	3b03      	subs	r3, #3
 8002cce:	e000      	b.n	8002cd2 <NVIC_EncodePriority+0x32>
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43da      	mvns	r2, r3
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	401a      	ands	r2, r3
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ce8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf2:	43d9      	mvns	r1, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cf8:	4313      	orrs	r3, r2
         );
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3724      	adds	r7, #36	; 0x24
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bc80      	pop	{r7}
 8002d02:	4770      	bx	lr

08002d04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f7ff ff4f 	bl	8002bb0 <__NVIC_SetPriorityGrouping>
}
 8002d12:	bf00      	nop
 8002d14:	3708      	adds	r7, #8
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b086      	sub	sp, #24
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	4603      	mov	r3, r0
 8002d22:	60b9      	str	r1, [r7, #8]
 8002d24:	607a      	str	r2, [r7, #4]
 8002d26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d2c:	f7ff ff64 	bl	8002bf8 <__NVIC_GetPriorityGrouping>
 8002d30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	68b9      	ldr	r1, [r7, #8]
 8002d36:	6978      	ldr	r0, [r7, #20]
 8002d38:	f7ff ffb2 	bl	8002ca0 <NVIC_EncodePriority>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d42:	4611      	mov	r1, r2
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff ff81 	bl	8002c4c <__NVIC_SetPriority>
}
 8002d4a:	bf00      	nop
 8002d4c:	3718      	adds	r7, #24
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b082      	sub	sp, #8
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	4603      	mov	r3, r0
 8002d5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff ff57 	bl	8002c14 <__NVIC_EnableIRQ>
}
 8002d66:	bf00      	nop
 8002d68:	3708      	adds	r7, #8
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
	...

08002d70 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b085      	sub	sp, #20
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d101      	bne.n	8002d86 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e043      	b.n	8002e0e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	4b22      	ldr	r3, [pc, #136]	; (8002e18 <HAL_DMA_Init+0xa8>)
 8002d8e:	4413      	add	r3, r2
 8002d90:	4a22      	ldr	r2, [pc, #136]	; (8002e1c <HAL_DMA_Init+0xac>)
 8002d92:	fba2 2303 	umull	r2, r3, r2, r3
 8002d96:	091b      	lsrs	r3, r3, #4
 8002d98:	009a      	lsls	r2, r3, #2
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a1f      	ldr	r2, [pc, #124]	; (8002e20 <HAL_DMA_Init+0xb0>)
 8002da2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2202      	movs	r2, #2
 8002da8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002dba:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002dbe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002dc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	695b      	ldr	r3, [r3, #20]
 8002dda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002de0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	69db      	ldr	r3, [r3, #28]
 8002de6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68fa      	ldr	r2, [r7, #12]
 8002df4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3714      	adds	r7, #20
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bc80      	pop	{r7}
 8002e16:	4770      	bx	lr
 8002e18:	bffdfff8 	.word	0xbffdfff8
 8002e1c:	cccccccd 	.word	0xcccccccd
 8002e20:	40020000 	.word	0x40020000

08002e24 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b086      	sub	sp, #24
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	607a      	str	r2, [r7, #4]
 8002e30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e32:	2300      	movs	r3, #0
 8002e34:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d101      	bne.n	8002e44 <HAL_DMA_Start_IT+0x20>
 8002e40:	2302      	movs	r3, #2
 8002e42:	e04b      	b.n	8002edc <HAL_DMA_Start_IT+0xb8>
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d13a      	bne.n	8002ece <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2200      	movs	r2, #0
 8002e64:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 0201 	bic.w	r2, r2, #1
 8002e74:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	68b9      	ldr	r1, [r7, #8]
 8002e7c:	68f8      	ldr	r0, [r7, #12]
 8002e7e:	f000 f937 	bl	80030f0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d008      	beq.n	8002e9c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f042 020e 	orr.w	r2, r2, #14
 8002e98:	601a      	str	r2, [r3, #0]
 8002e9a:	e00f      	b.n	8002ebc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f022 0204 	bic.w	r2, r2, #4
 8002eaa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f042 020a 	orr.w	r2, r2, #10
 8002eba:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f042 0201 	orr.w	r2, r2, #1
 8002eca:	601a      	str	r2, [r3, #0]
 8002ecc:	e005      	b.n	8002eda <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002eda:	7dfb      	ldrb	r3, [r7, #23]
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3718      	adds	r7, #24
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f00:	2204      	movs	r2, #4
 8002f02:	409a      	lsls	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	4013      	ands	r3, r2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d04f      	beq.n	8002fac <HAL_DMA_IRQHandler+0xc8>
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	f003 0304 	and.w	r3, r3, #4
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d04a      	beq.n	8002fac <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0320 	and.w	r3, r3, #32
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d107      	bne.n	8002f34 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f022 0204 	bic.w	r2, r2, #4
 8002f32:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a66      	ldr	r2, [pc, #408]	; (80030d4 <HAL_DMA_IRQHandler+0x1f0>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d029      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xae>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a65      	ldr	r2, [pc, #404]	; (80030d8 <HAL_DMA_IRQHandler+0x1f4>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d022      	beq.n	8002f8e <HAL_DMA_IRQHandler+0xaa>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a63      	ldr	r2, [pc, #396]	; (80030dc <HAL_DMA_IRQHandler+0x1f8>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d01a      	beq.n	8002f88 <HAL_DMA_IRQHandler+0xa4>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a62      	ldr	r2, [pc, #392]	; (80030e0 <HAL_DMA_IRQHandler+0x1fc>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d012      	beq.n	8002f82 <HAL_DMA_IRQHandler+0x9e>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a60      	ldr	r2, [pc, #384]	; (80030e4 <HAL_DMA_IRQHandler+0x200>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d00a      	beq.n	8002f7c <HAL_DMA_IRQHandler+0x98>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a5f      	ldr	r2, [pc, #380]	; (80030e8 <HAL_DMA_IRQHandler+0x204>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d102      	bne.n	8002f76 <HAL_DMA_IRQHandler+0x92>
 8002f70:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002f74:	e00e      	b.n	8002f94 <HAL_DMA_IRQHandler+0xb0>
 8002f76:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002f7a:	e00b      	b.n	8002f94 <HAL_DMA_IRQHandler+0xb0>
 8002f7c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002f80:	e008      	b.n	8002f94 <HAL_DMA_IRQHandler+0xb0>
 8002f82:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002f86:	e005      	b.n	8002f94 <HAL_DMA_IRQHandler+0xb0>
 8002f88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f8c:	e002      	b.n	8002f94 <HAL_DMA_IRQHandler+0xb0>
 8002f8e:	2340      	movs	r3, #64	; 0x40
 8002f90:	e000      	b.n	8002f94 <HAL_DMA_IRQHandler+0xb0>
 8002f92:	2304      	movs	r3, #4
 8002f94:	4a55      	ldr	r2, [pc, #340]	; (80030ec <HAL_DMA_IRQHandler+0x208>)
 8002f96:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	f000 8094 	beq.w	80030ca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002faa:	e08e      	b.n	80030ca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	409a      	lsls	r2, r3
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d056      	beq.n	800306a <HAL_DMA_IRQHandler+0x186>
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	f003 0302 	and.w	r3, r3, #2
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d051      	beq.n	800306a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0320 	and.w	r3, r3, #32
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d10b      	bne.n	8002fec <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f022 020a 	bic.w	r2, r2, #10
 8002fe2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a38      	ldr	r2, [pc, #224]	; (80030d4 <HAL_DMA_IRQHandler+0x1f0>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d029      	beq.n	800304a <HAL_DMA_IRQHandler+0x166>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a37      	ldr	r2, [pc, #220]	; (80030d8 <HAL_DMA_IRQHandler+0x1f4>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d022      	beq.n	8003046 <HAL_DMA_IRQHandler+0x162>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a35      	ldr	r2, [pc, #212]	; (80030dc <HAL_DMA_IRQHandler+0x1f8>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d01a      	beq.n	8003040 <HAL_DMA_IRQHandler+0x15c>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a34      	ldr	r2, [pc, #208]	; (80030e0 <HAL_DMA_IRQHandler+0x1fc>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d012      	beq.n	800303a <HAL_DMA_IRQHandler+0x156>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a32      	ldr	r2, [pc, #200]	; (80030e4 <HAL_DMA_IRQHandler+0x200>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d00a      	beq.n	8003034 <HAL_DMA_IRQHandler+0x150>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a31      	ldr	r2, [pc, #196]	; (80030e8 <HAL_DMA_IRQHandler+0x204>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d102      	bne.n	800302e <HAL_DMA_IRQHandler+0x14a>
 8003028:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800302c:	e00e      	b.n	800304c <HAL_DMA_IRQHandler+0x168>
 800302e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003032:	e00b      	b.n	800304c <HAL_DMA_IRQHandler+0x168>
 8003034:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003038:	e008      	b.n	800304c <HAL_DMA_IRQHandler+0x168>
 800303a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800303e:	e005      	b.n	800304c <HAL_DMA_IRQHandler+0x168>
 8003040:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003044:	e002      	b.n	800304c <HAL_DMA_IRQHandler+0x168>
 8003046:	2320      	movs	r3, #32
 8003048:	e000      	b.n	800304c <HAL_DMA_IRQHandler+0x168>
 800304a:	2302      	movs	r3, #2
 800304c:	4a27      	ldr	r2, [pc, #156]	; (80030ec <HAL_DMA_IRQHandler+0x208>)
 800304e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800305c:	2b00      	cmp	r3, #0
 800305e:	d034      	beq.n	80030ca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003068:	e02f      	b.n	80030ca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306e:	2208      	movs	r2, #8
 8003070:	409a      	lsls	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	4013      	ands	r3, r2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d028      	beq.n	80030cc <HAL_DMA_IRQHandler+0x1e8>
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	f003 0308 	and.w	r3, r3, #8
 8003080:	2b00      	cmp	r3, #0
 8003082:	d023      	beq.n	80030cc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f022 020e 	bic.w	r2, r2, #14
 8003092:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800309c:	2101      	movs	r1, #1
 800309e:	fa01 f202 	lsl.w	r2, r1, r2
 80030a2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d004      	beq.n	80030cc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	4798      	blx	r3
    }
  }
  return;
 80030ca:	bf00      	nop
 80030cc:	bf00      	nop
}
 80030ce:	3710      	adds	r7, #16
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	40020008 	.word	0x40020008
 80030d8:	4002001c 	.word	0x4002001c
 80030dc:	40020030 	.word	0x40020030
 80030e0:	40020044 	.word	0x40020044
 80030e4:	40020058 	.word	0x40020058
 80030e8:	4002006c 	.word	0x4002006c
 80030ec:	40020000 	.word	0x40020000

080030f0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b085      	sub	sp, #20
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	60b9      	str	r1, [r7, #8]
 80030fa:	607a      	str	r2, [r7, #4]
 80030fc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003106:	2101      	movs	r1, #1
 8003108:	fa01 f202 	lsl.w	r2, r1, r2
 800310c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	683a      	ldr	r2, [r7, #0]
 8003114:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	2b10      	cmp	r3, #16
 800311c:	d108      	bne.n	8003130 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68ba      	ldr	r2, [r7, #8]
 800312c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800312e:	e007      	b.n	8003140 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	60da      	str	r2, [r3, #12]
}
 8003140:	bf00      	nop
 8003142:	3714      	adds	r7, #20
 8003144:	46bd      	mov	sp, r7
 8003146:	bc80      	pop	{r7}
 8003148:	4770      	bx	lr
	...

0800314c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800314c:	b480      	push	{r7}
 800314e:	b08b      	sub	sp, #44	; 0x2c
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003156:	2300      	movs	r3, #0
 8003158:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800315a:	2300      	movs	r3, #0
 800315c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800315e:	e169      	b.n	8003434 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003160:	2201      	movs	r2, #1
 8003162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	69fa      	ldr	r2, [r7, #28]
 8003170:	4013      	ands	r3, r2
 8003172:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	429a      	cmp	r2, r3
 800317a:	f040 8158 	bne.w	800342e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	4a9a      	ldr	r2, [pc, #616]	; (80033ec <HAL_GPIO_Init+0x2a0>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d05e      	beq.n	8003246 <HAL_GPIO_Init+0xfa>
 8003188:	4a98      	ldr	r2, [pc, #608]	; (80033ec <HAL_GPIO_Init+0x2a0>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d875      	bhi.n	800327a <HAL_GPIO_Init+0x12e>
 800318e:	4a98      	ldr	r2, [pc, #608]	; (80033f0 <HAL_GPIO_Init+0x2a4>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d058      	beq.n	8003246 <HAL_GPIO_Init+0xfa>
 8003194:	4a96      	ldr	r2, [pc, #600]	; (80033f0 <HAL_GPIO_Init+0x2a4>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d86f      	bhi.n	800327a <HAL_GPIO_Init+0x12e>
 800319a:	4a96      	ldr	r2, [pc, #600]	; (80033f4 <HAL_GPIO_Init+0x2a8>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d052      	beq.n	8003246 <HAL_GPIO_Init+0xfa>
 80031a0:	4a94      	ldr	r2, [pc, #592]	; (80033f4 <HAL_GPIO_Init+0x2a8>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d869      	bhi.n	800327a <HAL_GPIO_Init+0x12e>
 80031a6:	4a94      	ldr	r2, [pc, #592]	; (80033f8 <HAL_GPIO_Init+0x2ac>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d04c      	beq.n	8003246 <HAL_GPIO_Init+0xfa>
 80031ac:	4a92      	ldr	r2, [pc, #584]	; (80033f8 <HAL_GPIO_Init+0x2ac>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d863      	bhi.n	800327a <HAL_GPIO_Init+0x12e>
 80031b2:	4a92      	ldr	r2, [pc, #584]	; (80033fc <HAL_GPIO_Init+0x2b0>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d046      	beq.n	8003246 <HAL_GPIO_Init+0xfa>
 80031b8:	4a90      	ldr	r2, [pc, #576]	; (80033fc <HAL_GPIO_Init+0x2b0>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d85d      	bhi.n	800327a <HAL_GPIO_Init+0x12e>
 80031be:	2b12      	cmp	r3, #18
 80031c0:	d82a      	bhi.n	8003218 <HAL_GPIO_Init+0xcc>
 80031c2:	2b12      	cmp	r3, #18
 80031c4:	d859      	bhi.n	800327a <HAL_GPIO_Init+0x12e>
 80031c6:	a201      	add	r2, pc, #4	; (adr r2, 80031cc <HAL_GPIO_Init+0x80>)
 80031c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031cc:	08003247 	.word	0x08003247
 80031d0:	08003221 	.word	0x08003221
 80031d4:	08003233 	.word	0x08003233
 80031d8:	08003275 	.word	0x08003275
 80031dc:	0800327b 	.word	0x0800327b
 80031e0:	0800327b 	.word	0x0800327b
 80031e4:	0800327b 	.word	0x0800327b
 80031e8:	0800327b 	.word	0x0800327b
 80031ec:	0800327b 	.word	0x0800327b
 80031f0:	0800327b 	.word	0x0800327b
 80031f4:	0800327b 	.word	0x0800327b
 80031f8:	0800327b 	.word	0x0800327b
 80031fc:	0800327b 	.word	0x0800327b
 8003200:	0800327b 	.word	0x0800327b
 8003204:	0800327b 	.word	0x0800327b
 8003208:	0800327b 	.word	0x0800327b
 800320c:	0800327b 	.word	0x0800327b
 8003210:	08003229 	.word	0x08003229
 8003214:	0800323d 	.word	0x0800323d
 8003218:	4a79      	ldr	r2, [pc, #484]	; (8003400 <HAL_GPIO_Init+0x2b4>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d013      	beq.n	8003246 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800321e:	e02c      	b.n	800327a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	623b      	str	r3, [r7, #32]
          break;
 8003226:	e029      	b.n	800327c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	3304      	adds	r3, #4
 800322e:	623b      	str	r3, [r7, #32]
          break;
 8003230:	e024      	b.n	800327c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	3308      	adds	r3, #8
 8003238:	623b      	str	r3, [r7, #32]
          break;
 800323a:	e01f      	b.n	800327c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	330c      	adds	r3, #12
 8003242:	623b      	str	r3, [r7, #32]
          break;
 8003244:	e01a      	b.n	800327c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d102      	bne.n	8003254 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800324e:	2304      	movs	r3, #4
 8003250:	623b      	str	r3, [r7, #32]
          break;
 8003252:	e013      	b.n	800327c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d105      	bne.n	8003268 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800325c:	2308      	movs	r3, #8
 800325e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	69fa      	ldr	r2, [r7, #28]
 8003264:	611a      	str	r2, [r3, #16]
          break;
 8003266:	e009      	b.n	800327c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003268:	2308      	movs	r3, #8
 800326a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	69fa      	ldr	r2, [r7, #28]
 8003270:	615a      	str	r2, [r3, #20]
          break;
 8003272:	e003      	b.n	800327c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003274:	2300      	movs	r3, #0
 8003276:	623b      	str	r3, [r7, #32]
          break;
 8003278:	e000      	b.n	800327c <HAL_GPIO_Init+0x130>
          break;
 800327a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	2bff      	cmp	r3, #255	; 0xff
 8003280:	d801      	bhi.n	8003286 <HAL_GPIO_Init+0x13a>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	e001      	b.n	800328a <HAL_GPIO_Init+0x13e>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	3304      	adds	r3, #4
 800328a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	2bff      	cmp	r3, #255	; 0xff
 8003290:	d802      	bhi.n	8003298 <HAL_GPIO_Init+0x14c>
 8003292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	e002      	b.n	800329e <HAL_GPIO_Init+0x152>
 8003298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329a:	3b08      	subs	r3, #8
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	210f      	movs	r1, #15
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	fa01 f303 	lsl.w	r3, r1, r3
 80032ac:	43db      	mvns	r3, r3
 80032ae:	401a      	ands	r2, r3
 80032b0:	6a39      	ldr	r1, [r7, #32]
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	fa01 f303 	lsl.w	r3, r1, r3
 80032b8:	431a      	orrs	r2, r3
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f000 80b1 	beq.w	800342e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80032cc:	4b4d      	ldr	r3, [pc, #308]	; (8003404 <HAL_GPIO_Init+0x2b8>)
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	4a4c      	ldr	r2, [pc, #304]	; (8003404 <HAL_GPIO_Init+0x2b8>)
 80032d2:	f043 0301 	orr.w	r3, r3, #1
 80032d6:	6193      	str	r3, [r2, #24]
 80032d8:	4b4a      	ldr	r3, [pc, #296]	; (8003404 <HAL_GPIO_Init+0x2b8>)
 80032da:	699b      	ldr	r3, [r3, #24]
 80032dc:	f003 0301 	and.w	r3, r3, #1
 80032e0:	60bb      	str	r3, [r7, #8]
 80032e2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80032e4:	4a48      	ldr	r2, [pc, #288]	; (8003408 <HAL_GPIO_Init+0x2bc>)
 80032e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e8:	089b      	lsrs	r3, r3, #2
 80032ea:	3302      	adds	r3, #2
 80032ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032f0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80032f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f4:	f003 0303 	and.w	r3, r3, #3
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	220f      	movs	r2, #15
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	43db      	mvns	r3, r3
 8003302:	68fa      	ldr	r2, [r7, #12]
 8003304:	4013      	ands	r3, r2
 8003306:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	4a40      	ldr	r2, [pc, #256]	; (800340c <HAL_GPIO_Init+0x2c0>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d013      	beq.n	8003338 <HAL_GPIO_Init+0x1ec>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4a3f      	ldr	r2, [pc, #252]	; (8003410 <HAL_GPIO_Init+0x2c4>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d00d      	beq.n	8003334 <HAL_GPIO_Init+0x1e8>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4a3e      	ldr	r2, [pc, #248]	; (8003414 <HAL_GPIO_Init+0x2c8>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d007      	beq.n	8003330 <HAL_GPIO_Init+0x1e4>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4a3d      	ldr	r2, [pc, #244]	; (8003418 <HAL_GPIO_Init+0x2cc>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d101      	bne.n	800332c <HAL_GPIO_Init+0x1e0>
 8003328:	2303      	movs	r3, #3
 800332a:	e006      	b.n	800333a <HAL_GPIO_Init+0x1ee>
 800332c:	2304      	movs	r3, #4
 800332e:	e004      	b.n	800333a <HAL_GPIO_Init+0x1ee>
 8003330:	2302      	movs	r3, #2
 8003332:	e002      	b.n	800333a <HAL_GPIO_Init+0x1ee>
 8003334:	2301      	movs	r3, #1
 8003336:	e000      	b.n	800333a <HAL_GPIO_Init+0x1ee>
 8003338:	2300      	movs	r3, #0
 800333a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800333c:	f002 0203 	and.w	r2, r2, #3
 8003340:	0092      	lsls	r2, r2, #2
 8003342:	4093      	lsls	r3, r2
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	4313      	orrs	r3, r2
 8003348:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800334a:	492f      	ldr	r1, [pc, #188]	; (8003408 <HAL_GPIO_Init+0x2bc>)
 800334c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334e:	089b      	lsrs	r3, r3, #2
 8003350:	3302      	adds	r3, #2
 8003352:	68fa      	ldr	r2, [r7, #12]
 8003354:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d006      	beq.n	8003372 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003364:	4b2d      	ldr	r3, [pc, #180]	; (800341c <HAL_GPIO_Init+0x2d0>)
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	492c      	ldr	r1, [pc, #176]	; (800341c <HAL_GPIO_Init+0x2d0>)
 800336a:	69bb      	ldr	r3, [r7, #24]
 800336c:	4313      	orrs	r3, r2
 800336e:	608b      	str	r3, [r1, #8]
 8003370:	e006      	b.n	8003380 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003372:	4b2a      	ldr	r3, [pc, #168]	; (800341c <HAL_GPIO_Init+0x2d0>)
 8003374:	689a      	ldr	r2, [r3, #8]
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	43db      	mvns	r3, r3
 800337a:	4928      	ldr	r1, [pc, #160]	; (800341c <HAL_GPIO_Init+0x2d0>)
 800337c:	4013      	ands	r3, r2
 800337e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d006      	beq.n	800339a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800338c:	4b23      	ldr	r3, [pc, #140]	; (800341c <HAL_GPIO_Init+0x2d0>)
 800338e:	68da      	ldr	r2, [r3, #12]
 8003390:	4922      	ldr	r1, [pc, #136]	; (800341c <HAL_GPIO_Init+0x2d0>)
 8003392:	69bb      	ldr	r3, [r7, #24]
 8003394:	4313      	orrs	r3, r2
 8003396:	60cb      	str	r3, [r1, #12]
 8003398:	e006      	b.n	80033a8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800339a:	4b20      	ldr	r3, [pc, #128]	; (800341c <HAL_GPIO_Init+0x2d0>)
 800339c:	68da      	ldr	r2, [r3, #12]
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	43db      	mvns	r3, r3
 80033a2:	491e      	ldr	r1, [pc, #120]	; (800341c <HAL_GPIO_Init+0x2d0>)
 80033a4:	4013      	ands	r3, r2
 80033a6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d006      	beq.n	80033c2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80033b4:	4b19      	ldr	r3, [pc, #100]	; (800341c <HAL_GPIO_Init+0x2d0>)
 80033b6:	685a      	ldr	r2, [r3, #4]
 80033b8:	4918      	ldr	r1, [pc, #96]	; (800341c <HAL_GPIO_Init+0x2d0>)
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	4313      	orrs	r3, r2
 80033be:	604b      	str	r3, [r1, #4]
 80033c0:	e006      	b.n	80033d0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80033c2:	4b16      	ldr	r3, [pc, #88]	; (800341c <HAL_GPIO_Init+0x2d0>)
 80033c4:	685a      	ldr	r2, [r3, #4]
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	43db      	mvns	r3, r3
 80033ca:	4914      	ldr	r1, [pc, #80]	; (800341c <HAL_GPIO_Init+0x2d0>)
 80033cc:	4013      	ands	r3, r2
 80033ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d021      	beq.n	8003420 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80033dc:	4b0f      	ldr	r3, [pc, #60]	; (800341c <HAL_GPIO_Init+0x2d0>)
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	490e      	ldr	r1, [pc, #56]	; (800341c <HAL_GPIO_Init+0x2d0>)
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	600b      	str	r3, [r1, #0]
 80033e8:	e021      	b.n	800342e <HAL_GPIO_Init+0x2e2>
 80033ea:	bf00      	nop
 80033ec:	10320000 	.word	0x10320000
 80033f0:	10310000 	.word	0x10310000
 80033f4:	10220000 	.word	0x10220000
 80033f8:	10210000 	.word	0x10210000
 80033fc:	10120000 	.word	0x10120000
 8003400:	10110000 	.word	0x10110000
 8003404:	40021000 	.word	0x40021000
 8003408:	40010000 	.word	0x40010000
 800340c:	40010800 	.word	0x40010800
 8003410:	40010c00 	.word	0x40010c00
 8003414:	40011000 	.word	0x40011000
 8003418:	40011400 	.word	0x40011400
 800341c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003420:	4b0b      	ldr	r3, [pc, #44]	; (8003450 <HAL_GPIO_Init+0x304>)
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	69bb      	ldr	r3, [r7, #24]
 8003426:	43db      	mvns	r3, r3
 8003428:	4909      	ldr	r1, [pc, #36]	; (8003450 <HAL_GPIO_Init+0x304>)
 800342a:	4013      	ands	r3, r2
 800342c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800342e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003430:	3301      	adds	r3, #1
 8003432:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343a:	fa22 f303 	lsr.w	r3, r2, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	f47f ae8e 	bne.w	8003160 <HAL_GPIO_Init+0x14>
  }
}
 8003444:	bf00      	nop
 8003446:	bf00      	nop
 8003448:	372c      	adds	r7, #44	; 0x2c
 800344a:	46bd      	mov	sp, r7
 800344c:	bc80      	pop	{r7}
 800344e:	4770      	bx	lr
 8003450:	40010400 	.word	0x40010400

08003454 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	460b      	mov	r3, r1
 800345e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689a      	ldr	r2, [r3, #8]
 8003464:	887b      	ldrh	r3, [r7, #2]
 8003466:	4013      	ands	r3, r2
 8003468:	2b00      	cmp	r3, #0
 800346a:	d002      	beq.n	8003472 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800346c:	2301      	movs	r3, #1
 800346e:	73fb      	strb	r3, [r7, #15]
 8003470:	e001      	b.n	8003476 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003472:	2300      	movs	r3, #0
 8003474:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003476:	7bfb      	ldrb	r3, [r7, #15]
}
 8003478:	4618      	mov	r0, r3
 800347a:	3714      	adds	r7, #20
 800347c:	46bd      	mov	sp, r7
 800347e:	bc80      	pop	{r7}
 8003480:	4770      	bx	lr

08003482 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003482:	b480      	push	{r7}
 8003484:	b083      	sub	sp, #12
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
 800348a:	460b      	mov	r3, r1
 800348c:	807b      	strh	r3, [r7, #2]
 800348e:	4613      	mov	r3, r2
 8003490:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003492:	787b      	ldrb	r3, [r7, #1]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d003      	beq.n	80034a0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003498:	887a      	ldrh	r2, [r7, #2]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800349e:	e003      	b.n	80034a8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80034a0:	887b      	ldrh	r3, [r7, #2]
 80034a2:	041a      	lsls	r2, r3, #16
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	611a      	str	r2, [r3, #16]
}
 80034a8:	bf00      	nop
 80034aa:	370c      	adds	r7, #12
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bc80      	pop	{r7}
 80034b0:	4770      	bx	lr
	...

080034b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d101      	bne.n	80034c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e272      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0301 	and.w	r3, r3, #1
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f000 8087 	beq.w	80035e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034d4:	4b92      	ldr	r3, [pc, #584]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f003 030c 	and.w	r3, r3, #12
 80034dc:	2b04      	cmp	r3, #4
 80034de:	d00c      	beq.n	80034fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80034e0:	4b8f      	ldr	r3, [pc, #572]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f003 030c 	and.w	r3, r3, #12
 80034e8:	2b08      	cmp	r3, #8
 80034ea:	d112      	bne.n	8003512 <HAL_RCC_OscConfig+0x5e>
 80034ec:	4b8c      	ldr	r3, [pc, #560]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034f8:	d10b      	bne.n	8003512 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034fa:	4b89      	ldr	r3, [pc, #548]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003502:	2b00      	cmp	r3, #0
 8003504:	d06c      	beq.n	80035e0 <HAL_RCC_OscConfig+0x12c>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d168      	bne.n	80035e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e24c      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800351a:	d106      	bne.n	800352a <HAL_RCC_OscConfig+0x76>
 800351c:	4b80      	ldr	r3, [pc, #512]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a7f      	ldr	r2, [pc, #508]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 8003522:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003526:	6013      	str	r3, [r2, #0]
 8003528:	e02e      	b.n	8003588 <HAL_RCC_OscConfig+0xd4>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d10c      	bne.n	800354c <HAL_RCC_OscConfig+0x98>
 8003532:	4b7b      	ldr	r3, [pc, #492]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a7a      	ldr	r2, [pc, #488]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 8003538:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800353c:	6013      	str	r3, [r2, #0]
 800353e:	4b78      	ldr	r3, [pc, #480]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a77      	ldr	r2, [pc, #476]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 8003544:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003548:	6013      	str	r3, [r2, #0]
 800354a:	e01d      	b.n	8003588 <HAL_RCC_OscConfig+0xd4>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003554:	d10c      	bne.n	8003570 <HAL_RCC_OscConfig+0xbc>
 8003556:	4b72      	ldr	r3, [pc, #456]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a71      	ldr	r2, [pc, #452]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 800355c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003560:	6013      	str	r3, [r2, #0]
 8003562:	4b6f      	ldr	r3, [pc, #444]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a6e      	ldr	r2, [pc, #440]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 8003568:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800356c:	6013      	str	r3, [r2, #0]
 800356e:	e00b      	b.n	8003588 <HAL_RCC_OscConfig+0xd4>
 8003570:	4b6b      	ldr	r3, [pc, #428]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a6a      	ldr	r2, [pc, #424]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 8003576:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800357a:	6013      	str	r3, [r2, #0]
 800357c:	4b68      	ldr	r3, [pc, #416]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a67      	ldr	r2, [pc, #412]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 8003582:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003586:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d013      	beq.n	80035b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003590:	f7fe fd98 	bl	80020c4 <HAL_GetTick>
 8003594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003596:	e008      	b.n	80035aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003598:	f7fe fd94 	bl	80020c4 <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	2b64      	cmp	r3, #100	; 0x64
 80035a4:	d901      	bls.n	80035aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80035a6:	2303      	movs	r3, #3
 80035a8:	e200      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035aa:	4b5d      	ldr	r3, [pc, #372]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d0f0      	beq.n	8003598 <HAL_RCC_OscConfig+0xe4>
 80035b6:	e014      	b.n	80035e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b8:	f7fe fd84 	bl	80020c4 <HAL_GetTick>
 80035bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035c0:	f7fe fd80 	bl	80020c4 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b64      	cmp	r3, #100	; 0x64
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e1ec      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035d2:	4b53      	ldr	r3, [pc, #332]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1f0      	bne.n	80035c0 <HAL_RCC_OscConfig+0x10c>
 80035de:	e000      	b.n	80035e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0302 	and.w	r3, r3, #2
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d063      	beq.n	80036b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035ee:	4b4c      	ldr	r3, [pc, #304]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f003 030c 	and.w	r3, r3, #12
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00b      	beq.n	8003612 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80035fa:	4b49      	ldr	r3, [pc, #292]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f003 030c 	and.w	r3, r3, #12
 8003602:	2b08      	cmp	r3, #8
 8003604:	d11c      	bne.n	8003640 <HAL_RCC_OscConfig+0x18c>
 8003606:	4b46      	ldr	r3, [pc, #280]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d116      	bne.n	8003640 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003612:	4b43      	ldr	r3, [pc, #268]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0302 	and.w	r3, r3, #2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d005      	beq.n	800362a <HAL_RCC_OscConfig+0x176>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	691b      	ldr	r3, [r3, #16]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d001      	beq.n	800362a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e1c0      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800362a:	4b3d      	ldr	r3, [pc, #244]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	00db      	lsls	r3, r3, #3
 8003638:	4939      	ldr	r1, [pc, #228]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 800363a:	4313      	orrs	r3, r2
 800363c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800363e:	e03a      	b.n	80036b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	691b      	ldr	r3, [r3, #16]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d020      	beq.n	800368a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003648:	4b36      	ldr	r3, [pc, #216]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 800364a:	2201      	movs	r2, #1
 800364c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800364e:	f7fe fd39 	bl	80020c4 <HAL_GetTick>
 8003652:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003654:	e008      	b.n	8003668 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003656:	f7fe fd35 	bl	80020c4 <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	2b02      	cmp	r3, #2
 8003662:	d901      	bls.n	8003668 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e1a1      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003668:	4b2d      	ldr	r3, [pc, #180]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0302 	and.w	r3, r3, #2
 8003670:	2b00      	cmp	r3, #0
 8003672:	d0f0      	beq.n	8003656 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003674:	4b2a      	ldr	r3, [pc, #168]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	695b      	ldr	r3, [r3, #20]
 8003680:	00db      	lsls	r3, r3, #3
 8003682:	4927      	ldr	r1, [pc, #156]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 8003684:	4313      	orrs	r3, r2
 8003686:	600b      	str	r3, [r1, #0]
 8003688:	e015      	b.n	80036b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800368a:	4b26      	ldr	r3, [pc, #152]	; (8003724 <HAL_RCC_OscConfig+0x270>)
 800368c:	2200      	movs	r2, #0
 800368e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003690:	f7fe fd18 	bl	80020c4 <HAL_GetTick>
 8003694:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003696:	e008      	b.n	80036aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003698:	f7fe fd14 	bl	80020c4 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d901      	bls.n	80036aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e180      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036aa:	4b1d      	ldr	r3, [pc, #116]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0302 	and.w	r3, r3, #2
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1f0      	bne.n	8003698 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0308 	and.w	r3, r3, #8
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d03a      	beq.n	8003738 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	699b      	ldr	r3, [r3, #24]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d019      	beq.n	80036fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036ca:	4b17      	ldr	r3, [pc, #92]	; (8003728 <HAL_RCC_OscConfig+0x274>)
 80036cc:	2201      	movs	r2, #1
 80036ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036d0:	f7fe fcf8 	bl	80020c4 <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036d6:	e008      	b.n	80036ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036d8:	f7fe fcf4 	bl	80020c4 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e160      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ea:	4b0d      	ldr	r3, [pc, #52]	; (8003720 <HAL_RCC_OscConfig+0x26c>)
 80036ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d0f0      	beq.n	80036d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80036f6:	2001      	movs	r0, #1
 80036f8:	f000 faea 	bl	8003cd0 <RCC_Delay>
 80036fc:	e01c      	b.n	8003738 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036fe:	4b0a      	ldr	r3, [pc, #40]	; (8003728 <HAL_RCC_OscConfig+0x274>)
 8003700:	2200      	movs	r2, #0
 8003702:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003704:	f7fe fcde 	bl	80020c4 <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800370a:	e00f      	b.n	800372c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800370c:	f7fe fcda 	bl	80020c4 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b02      	cmp	r3, #2
 8003718:	d908      	bls.n	800372c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e146      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
 800371e:	bf00      	nop
 8003720:	40021000 	.word	0x40021000
 8003724:	42420000 	.word	0x42420000
 8003728:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800372c:	4b92      	ldr	r3, [pc, #584]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 800372e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d1e9      	bne.n	800370c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0304 	and.w	r3, r3, #4
 8003740:	2b00      	cmp	r3, #0
 8003742:	f000 80a6 	beq.w	8003892 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003746:	2300      	movs	r3, #0
 8003748:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800374a:	4b8b      	ldr	r3, [pc, #556]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 800374c:	69db      	ldr	r3, [r3, #28]
 800374e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d10d      	bne.n	8003772 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003756:	4b88      	ldr	r3, [pc, #544]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 8003758:	69db      	ldr	r3, [r3, #28]
 800375a:	4a87      	ldr	r2, [pc, #540]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 800375c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003760:	61d3      	str	r3, [r2, #28]
 8003762:	4b85      	ldr	r3, [pc, #532]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 8003764:	69db      	ldr	r3, [r3, #28]
 8003766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800376a:	60bb      	str	r3, [r7, #8]
 800376c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800376e:	2301      	movs	r3, #1
 8003770:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003772:	4b82      	ldr	r3, [pc, #520]	; (800397c <HAL_RCC_OscConfig+0x4c8>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800377a:	2b00      	cmp	r3, #0
 800377c:	d118      	bne.n	80037b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800377e:	4b7f      	ldr	r3, [pc, #508]	; (800397c <HAL_RCC_OscConfig+0x4c8>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a7e      	ldr	r2, [pc, #504]	; (800397c <HAL_RCC_OscConfig+0x4c8>)
 8003784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003788:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800378a:	f7fe fc9b 	bl	80020c4 <HAL_GetTick>
 800378e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003790:	e008      	b.n	80037a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003792:	f7fe fc97 	bl	80020c4 <HAL_GetTick>
 8003796:	4602      	mov	r2, r0
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	1ad3      	subs	r3, r2, r3
 800379c:	2b64      	cmp	r3, #100	; 0x64
 800379e:	d901      	bls.n	80037a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80037a0:	2303      	movs	r3, #3
 80037a2:	e103      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a4:	4b75      	ldr	r3, [pc, #468]	; (800397c <HAL_RCC_OscConfig+0x4c8>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d0f0      	beq.n	8003792 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d106      	bne.n	80037c6 <HAL_RCC_OscConfig+0x312>
 80037b8:	4b6f      	ldr	r3, [pc, #444]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 80037ba:	6a1b      	ldr	r3, [r3, #32]
 80037bc:	4a6e      	ldr	r2, [pc, #440]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 80037be:	f043 0301 	orr.w	r3, r3, #1
 80037c2:	6213      	str	r3, [r2, #32]
 80037c4:	e02d      	b.n	8003822 <HAL_RCC_OscConfig+0x36e>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	68db      	ldr	r3, [r3, #12]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d10c      	bne.n	80037e8 <HAL_RCC_OscConfig+0x334>
 80037ce:	4b6a      	ldr	r3, [pc, #424]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 80037d0:	6a1b      	ldr	r3, [r3, #32]
 80037d2:	4a69      	ldr	r2, [pc, #420]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 80037d4:	f023 0301 	bic.w	r3, r3, #1
 80037d8:	6213      	str	r3, [r2, #32]
 80037da:	4b67      	ldr	r3, [pc, #412]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 80037dc:	6a1b      	ldr	r3, [r3, #32]
 80037de:	4a66      	ldr	r2, [pc, #408]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 80037e0:	f023 0304 	bic.w	r3, r3, #4
 80037e4:	6213      	str	r3, [r2, #32]
 80037e6:	e01c      	b.n	8003822 <HAL_RCC_OscConfig+0x36e>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	2b05      	cmp	r3, #5
 80037ee:	d10c      	bne.n	800380a <HAL_RCC_OscConfig+0x356>
 80037f0:	4b61      	ldr	r3, [pc, #388]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 80037f2:	6a1b      	ldr	r3, [r3, #32]
 80037f4:	4a60      	ldr	r2, [pc, #384]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 80037f6:	f043 0304 	orr.w	r3, r3, #4
 80037fa:	6213      	str	r3, [r2, #32]
 80037fc:	4b5e      	ldr	r3, [pc, #376]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 80037fe:	6a1b      	ldr	r3, [r3, #32]
 8003800:	4a5d      	ldr	r2, [pc, #372]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 8003802:	f043 0301 	orr.w	r3, r3, #1
 8003806:	6213      	str	r3, [r2, #32]
 8003808:	e00b      	b.n	8003822 <HAL_RCC_OscConfig+0x36e>
 800380a:	4b5b      	ldr	r3, [pc, #364]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 800380c:	6a1b      	ldr	r3, [r3, #32]
 800380e:	4a5a      	ldr	r2, [pc, #360]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 8003810:	f023 0301 	bic.w	r3, r3, #1
 8003814:	6213      	str	r3, [r2, #32]
 8003816:	4b58      	ldr	r3, [pc, #352]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	4a57      	ldr	r2, [pc, #348]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 800381c:	f023 0304 	bic.w	r3, r3, #4
 8003820:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d015      	beq.n	8003856 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800382a:	f7fe fc4b 	bl	80020c4 <HAL_GetTick>
 800382e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003830:	e00a      	b.n	8003848 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003832:	f7fe fc47 	bl	80020c4 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003840:	4293      	cmp	r3, r2
 8003842:	d901      	bls.n	8003848 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e0b1      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003848:	4b4b      	ldr	r3, [pc, #300]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	f003 0302 	and.w	r3, r3, #2
 8003850:	2b00      	cmp	r3, #0
 8003852:	d0ee      	beq.n	8003832 <HAL_RCC_OscConfig+0x37e>
 8003854:	e014      	b.n	8003880 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003856:	f7fe fc35 	bl	80020c4 <HAL_GetTick>
 800385a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800385c:	e00a      	b.n	8003874 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800385e:	f7fe fc31 	bl	80020c4 <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	f241 3288 	movw	r2, #5000	; 0x1388
 800386c:	4293      	cmp	r3, r2
 800386e:	d901      	bls.n	8003874 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003870:	2303      	movs	r3, #3
 8003872:	e09b      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003874:	4b40      	ldr	r3, [pc, #256]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 8003876:	6a1b      	ldr	r3, [r3, #32]
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d1ee      	bne.n	800385e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003880:	7dfb      	ldrb	r3, [r7, #23]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d105      	bne.n	8003892 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003886:	4b3c      	ldr	r3, [pc, #240]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 8003888:	69db      	ldr	r3, [r3, #28]
 800388a:	4a3b      	ldr	r2, [pc, #236]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 800388c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003890:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	69db      	ldr	r3, [r3, #28]
 8003896:	2b00      	cmp	r3, #0
 8003898:	f000 8087 	beq.w	80039aa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800389c:	4b36      	ldr	r3, [pc, #216]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f003 030c 	and.w	r3, r3, #12
 80038a4:	2b08      	cmp	r3, #8
 80038a6:	d061      	beq.n	800396c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d146      	bne.n	800393e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038b0:	4b33      	ldr	r3, [pc, #204]	; (8003980 <HAL_RCC_OscConfig+0x4cc>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b6:	f7fe fc05 	bl	80020c4 <HAL_GetTick>
 80038ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038bc:	e008      	b.n	80038d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038be:	f7fe fc01 	bl	80020c4 <HAL_GetTick>
 80038c2:	4602      	mov	r2, r0
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	d901      	bls.n	80038d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80038cc:	2303      	movs	r3, #3
 80038ce:	e06d      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038d0:	4b29      	ldr	r3, [pc, #164]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1f0      	bne.n	80038be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a1b      	ldr	r3, [r3, #32]
 80038e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038e4:	d108      	bne.n	80038f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80038e6:	4b24      	ldr	r3, [pc, #144]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	4921      	ldr	r1, [pc, #132]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 80038f4:	4313      	orrs	r3, r2
 80038f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038f8:	4b1f      	ldr	r3, [pc, #124]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a19      	ldr	r1, [r3, #32]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003908:	430b      	orrs	r3, r1
 800390a:	491b      	ldr	r1, [pc, #108]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 800390c:	4313      	orrs	r3, r2
 800390e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003910:	4b1b      	ldr	r3, [pc, #108]	; (8003980 <HAL_RCC_OscConfig+0x4cc>)
 8003912:	2201      	movs	r2, #1
 8003914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003916:	f7fe fbd5 	bl	80020c4 <HAL_GetTick>
 800391a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800391c:	e008      	b.n	8003930 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800391e:	f7fe fbd1 	bl	80020c4 <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	2b02      	cmp	r3, #2
 800392a:	d901      	bls.n	8003930 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e03d      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003930:	4b11      	ldr	r3, [pc, #68]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d0f0      	beq.n	800391e <HAL_RCC_OscConfig+0x46a>
 800393c:	e035      	b.n	80039aa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800393e:	4b10      	ldr	r3, [pc, #64]	; (8003980 <HAL_RCC_OscConfig+0x4cc>)
 8003940:	2200      	movs	r2, #0
 8003942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003944:	f7fe fbbe 	bl	80020c4 <HAL_GetTick>
 8003948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800394a:	e008      	b.n	800395e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800394c:	f7fe fbba 	bl	80020c4 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b02      	cmp	r3, #2
 8003958:	d901      	bls.n	800395e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e026      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800395e:	4b06      	ldr	r3, [pc, #24]	; (8003978 <HAL_RCC_OscConfig+0x4c4>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1f0      	bne.n	800394c <HAL_RCC_OscConfig+0x498>
 800396a:	e01e      	b.n	80039aa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	69db      	ldr	r3, [r3, #28]
 8003970:	2b01      	cmp	r3, #1
 8003972:	d107      	bne.n	8003984 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e019      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
 8003978:	40021000 	.word	0x40021000
 800397c:	40007000 	.word	0x40007000
 8003980:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003984:	4b0b      	ldr	r3, [pc, #44]	; (80039b4 <HAL_RCC_OscConfig+0x500>)
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a1b      	ldr	r3, [r3, #32]
 8003994:	429a      	cmp	r2, r3
 8003996:	d106      	bne.n	80039a6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d001      	beq.n	80039aa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e000      	b.n	80039ac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3718      	adds	r7, #24
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	40021000 	.word	0x40021000

080039b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d101      	bne.n	80039cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e0d0      	b.n	8003b6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039cc:	4b6a      	ldr	r3, [pc, #424]	; (8003b78 <HAL_RCC_ClockConfig+0x1c0>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0307 	and.w	r3, r3, #7
 80039d4:	683a      	ldr	r2, [r7, #0]
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d910      	bls.n	80039fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039da:	4b67      	ldr	r3, [pc, #412]	; (8003b78 <HAL_RCC_ClockConfig+0x1c0>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f023 0207 	bic.w	r2, r3, #7
 80039e2:	4965      	ldr	r1, [pc, #404]	; (8003b78 <HAL_RCC_ClockConfig+0x1c0>)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ea:	4b63      	ldr	r3, [pc, #396]	; (8003b78 <HAL_RCC_ClockConfig+0x1c0>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0307 	and.w	r3, r3, #7
 80039f2:	683a      	ldr	r2, [r7, #0]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d001      	beq.n	80039fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e0b8      	b.n	8003b6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0302 	and.w	r3, r3, #2
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d020      	beq.n	8003a4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0304 	and.w	r3, r3, #4
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d005      	beq.n	8003a20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a14:	4b59      	ldr	r3, [pc, #356]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	4a58      	ldr	r2, [pc, #352]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003a1a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003a1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0308 	and.w	r3, r3, #8
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d005      	beq.n	8003a38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a2c:	4b53      	ldr	r3, [pc, #332]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	4a52      	ldr	r2, [pc, #328]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003a32:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003a36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a38:	4b50      	ldr	r3, [pc, #320]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	494d      	ldr	r1, [pc, #308]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0301 	and.w	r3, r3, #1
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d040      	beq.n	8003ad8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d107      	bne.n	8003a6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a5e:	4b47      	ldr	r3, [pc, #284]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d115      	bne.n	8003a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e07f      	b.n	8003b6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d107      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a76:	4b41      	ldr	r3, [pc, #260]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d109      	bne.n	8003a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e073      	b.n	8003b6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a86:	4b3d      	ldr	r3, [pc, #244]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d101      	bne.n	8003a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e06b      	b.n	8003b6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a96:	4b39      	ldr	r3, [pc, #228]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f023 0203 	bic.w	r2, r3, #3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	4936      	ldr	r1, [pc, #216]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003aa8:	f7fe fb0c 	bl	80020c4 <HAL_GetTick>
 8003aac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aae:	e00a      	b.n	8003ac6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ab0:	f7fe fb08 	bl	80020c4 <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	f241 3288 	movw	r2, #5000	; 0x1388
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e053      	b.n	8003b6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ac6:	4b2d      	ldr	r3, [pc, #180]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f003 020c 	and.w	r2, r3, #12
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d1eb      	bne.n	8003ab0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ad8:	4b27      	ldr	r3, [pc, #156]	; (8003b78 <HAL_RCC_ClockConfig+0x1c0>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0307 	and.w	r3, r3, #7
 8003ae0:	683a      	ldr	r2, [r7, #0]
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d210      	bcs.n	8003b08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ae6:	4b24      	ldr	r3, [pc, #144]	; (8003b78 <HAL_RCC_ClockConfig+0x1c0>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f023 0207 	bic.w	r2, r3, #7
 8003aee:	4922      	ldr	r1, [pc, #136]	; (8003b78 <HAL_RCC_ClockConfig+0x1c0>)
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003af6:	4b20      	ldr	r3, [pc, #128]	; (8003b78 <HAL_RCC_ClockConfig+0x1c0>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0307 	and.w	r3, r3, #7
 8003afe:	683a      	ldr	r2, [r7, #0]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d001      	beq.n	8003b08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e032      	b.n	8003b6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0304 	and.w	r3, r3, #4
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d008      	beq.n	8003b26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b14:	4b19      	ldr	r3, [pc, #100]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	4916      	ldr	r1, [pc, #88]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003b22:	4313      	orrs	r3, r2
 8003b24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0308 	and.w	r3, r3, #8
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d009      	beq.n	8003b46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b32:	4b12      	ldr	r3, [pc, #72]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	00db      	lsls	r3, r3, #3
 8003b40:	490e      	ldr	r1, [pc, #56]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b46:	f000 f821 	bl	8003b8c <HAL_RCC_GetSysClockFreq>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	4b0b      	ldr	r3, [pc, #44]	; (8003b7c <HAL_RCC_ClockConfig+0x1c4>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	091b      	lsrs	r3, r3, #4
 8003b52:	f003 030f 	and.w	r3, r3, #15
 8003b56:	490a      	ldr	r1, [pc, #40]	; (8003b80 <HAL_RCC_ClockConfig+0x1c8>)
 8003b58:	5ccb      	ldrb	r3, [r1, r3]
 8003b5a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b5e:	4a09      	ldr	r2, [pc, #36]	; (8003b84 <HAL_RCC_ClockConfig+0x1cc>)
 8003b60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b62:	4b09      	ldr	r3, [pc, #36]	; (8003b88 <HAL_RCC_ClockConfig+0x1d0>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7fe f9a6 	bl	8001eb8 <HAL_InitTick>

  return HAL_OK;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3710      	adds	r7, #16
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	40022000 	.word	0x40022000
 8003b7c:	40021000 	.word	0x40021000
 8003b80:	08005e20 	.word	0x08005e20
 8003b84:	20000008 	.word	0x20000008
 8003b88:	2000000c 	.word	0x2000000c

08003b8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b087      	sub	sp, #28
 8003b90:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b92:	2300      	movs	r3, #0
 8003b94:	60fb      	str	r3, [r7, #12]
 8003b96:	2300      	movs	r3, #0
 8003b98:	60bb      	str	r3, [r7, #8]
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	617b      	str	r3, [r7, #20]
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003ba6:	4b1e      	ldr	r3, [pc, #120]	; (8003c20 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f003 030c 	and.w	r3, r3, #12
 8003bb2:	2b04      	cmp	r3, #4
 8003bb4:	d002      	beq.n	8003bbc <HAL_RCC_GetSysClockFreq+0x30>
 8003bb6:	2b08      	cmp	r3, #8
 8003bb8:	d003      	beq.n	8003bc2 <HAL_RCC_GetSysClockFreq+0x36>
 8003bba:	e027      	b.n	8003c0c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003bbc:	4b19      	ldr	r3, [pc, #100]	; (8003c24 <HAL_RCC_GetSysClockFreq+0x98>)
 8003bbe:	613b      	str	r3, [r7, #16]
      break;
 8003bc0:	e027      	b.n	8003c12 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	0c9b      	lsrs	r3, r3, #18
 8003bc6:	f003 030f 	and.w	r3, r3, #15
 8003bca:	4a17      	ldr	r2, [pc, #92]	; (8003c28 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003bcc:	5cd3      	ldrb	r3, [r2, r3]
 8003bce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d010      	beq.n	8003bfc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003bda:	4b11      	ldr	r3, [pc, #68]	; (8003c20 <HAL_RCC_GetSysClockFreq+0x94>)
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	0c5b      	lsrs	r3, r3, #17
 8003be0:	f003 0301 	and.w	r3, r3, #1
 8003be4:	4a11      	ldr	r2, [pc, #68]	; (8003c2c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003be6:	5cd3      	ldrb	r3, [r2, r3]
 8003be8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a0d      	ldr	r2, [pc, #52]	; (8003c24 <HAL_RCC_GetSysClockFreq+0x98>)
 8003bee:	fb03 f202 	mul.w	r2, r3, r2
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf8:	617b      	str	r3, [r7, #20]
 8003bfa:	e004      	b.n	8003c06 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	4a0c      	ldr	r2, [pc, #48]	; (8003c30 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c00:	fb02 f303 	mul.w	r3, r2, r3
 8003c04:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	613b      	str	r3, [r7, #16]
      break;
 8003c0a:	e002      	b.n	8003c12 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c0c:	4b05      	ldr	r3, [pc, #20]	; (8003c24 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c0e:	613b      	str	r3, [r7, #16]
      break;
 8003c10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c12:	693b      	ldr	r3, [r7, #16]
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	371c      	adds	r7, #28
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bc80      	pop	{r7}
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	40021000 	.word	0x40021000
 8003c24:	007a1200 	.word	0x007a1200
 8003c28:	08005e38 	.word	0x08005e38
 8003c2c:	08005e48 	.word	0x08005e48
 8003c30:	003d0900 	.word	0x003d0900

08003c34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c34:	b480      	push	{r7}
 8003c36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c38:	4b02      	ldr	r3, [pc, #8]	; (8003c44 <HAL_RCC_GetHCLKFreq+0x10>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bc80      	pop	{r7}
 8003c42:	4770      	bx	lr
 8003c44:	20000008 	.word	0x20000008

08003c48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c4c:	f7ff fff2 	bl	8003c34 <HAL_RCC_GetHCLKFreq>
 8003c50:	4602      	mov	r2, r0
 8003c52:	4b05      	ldr	r3, [pc, #20]	; (8003c68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	0a1b      	lsrs	r3, r3, #8
 8003c58:	f003 0307 	and.w	r3, r3, #7
 8003c5c:	4903      	ldr	r1, [pc, #12]	; (8003c6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c5e:	5ccb      	ldrb	r3, [r1, r3]
 8003c60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	40021000 	.word	0x40021000
 8003c6c:	08005e30 	.word	0x08005e30

08003c70 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	220f      	movs	r2, #15
 8003c7e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003c80:	4b11      	ldr	r3, [pc, #68]	; (8003cc8 <HAL_RCC_GetClockConfig+0x58>)
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f003 0203 	and.w	r2, r3, #3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003c8c:	4b0e      	ldr	r3, [pc, #56]	; (8003cc8 <HAL_RCC_GetClockConfig+0x58>)
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003c98:	4b0b      	ldr	r3, [pc, #44]	; (8003cc8 <HAL_RCC_GetClockConfig+0x58>)
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003ca4:	4b08      	ldr	r3, [pc, #32]	; (8003cc8 <HAL_RCC_GetClockConfig+0x58>)
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	08db      	lsrs	r3, r3, #3
 8003caa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003cb2:	4b06      	ldr	r3, [pc, #24]	; (8003ccc <HAL_RCC_GetClockConfig+0x5c>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0207 	and.w	r2, r3, #7
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003cbe:	bf00      	nop
 8003cc0:	370c      	adds	r7, #12
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bc80      	pop	{r7}
 8003cc6:	4770      	bx	lr
 8003cc8:	40021000 	.word	0x40021000
 8003ccc:	40022000 	.word	0x40022000

08003cd0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b085      	sub	sp, #20
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003cd8:	4b0a      	ldr	r3, [pc, #40]	; (8003d04 <RCC_Delay+0x34>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a0a      	ldr	r2, [pc, #40]	; (8003d08 <RCC_Delay+0x38>)
 8003cde:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce2:	0a5b      	lsrs	r3, r3, #9
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	fb02 f303 	mul.w	r3, r2, r3
 8003cea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003cec:	bf00      	nop
  }
  while (Delay --);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	1e5a      	subs	r2, r3, #1
 8003cf2:	60fa      	str	r2, [r7, #12]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1f9      	bne.n	8003cec <RCC_Delay+0x1c>
}
 8003cf8:	bf00      	nop
 8003cfa:	bf00      	nop
 8003cfc:	3714      	adds	r7, #20
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bc80      	pop	{r7}
 8003d02:	4770      	bx	lr
 8003d04:	20000008 	.word	0x20000008
 8003d08:	10624dd3 	.word	0x10624dd3

08003d0c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003d14:	2300      	movs	r3, #0
 8003d16:	613b      	str	r3, [r7, #16]
 8003d18:	2300      	movs	r3, #0
 8003d1a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0301 	and.w	r3, r3, #1
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d07d      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d2c:	4b4f      	ldr	r3, [pc, #316]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d2e:	69db      	ldr	r3, [r3, #28]
 8003d30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d10d      	bne.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d38:	4b4c      	ldr	r3, [pc, #304]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d3a:	69db      	ldr	r3, [r3, #28]
 8003d3c:	4a4b      	ldr	r2, [pc, #300]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d42:	61d3      	str	r3, [r2, #28]
 8003d44:	4b49      	ldr	r3, [pc, #292]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d46:	69db      	ldr	r3, [r3, #28]
 8003d48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d4c:	60bb      	str	r3, [r7, #8]
 8003d4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d50:	2301      	movs	r3, #1
 8003d52:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d54:	4b46      	ldr	r3, [pc, #280]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d118      	bne.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d60:	4b43      	ldr	r3, [pc, #268]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a42      	ldr	r2, [pc, #264]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d6a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d6c:	f7fe f9aa 	bl	80020c4 <HAL_GetTick>
 8003d70:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d72:	e008      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d74:	f7fe f9a6 	bl	80020c4 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	2b64      	cmp	r3, #100	; 0x64
 8003d80:	d901      	bls.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e06d      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d86:	4b3a      	ldr	r3, [pc, #232]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d0f0      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d92:	4b36      	ldr	r3, [pc, #216]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d9a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d02e      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003daa:	68fa      	ldr	r2, [r7, #12]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d027      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003db0:	4b2e      	ldr	r3, [pc, #184]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003db2:	6a1b      	ldr	r3, [r3, #32]
 8003db4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003db8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003dba:	4b2e      	ldr	r3, [pc, #184]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003dc0:	4b2c      	ldr	r3, [pc, #176]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003dc6:	4a29      	ldr	r2, [pc, #164]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f003 0301 	and.w	r3, r3, #1
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d014      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dd6:	f7fe f975 	bl	80020c4 <HAL_GetTick>
 8003dda:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ddc:	e00a      	b.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dde:	f7fe f971 	bl	80020c4 <HAL_GetTick>
 8003de2:	4602      	mov	r2, r0
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d901      	bls.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e036      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003df4:	4b1d      	ldr	r3, [pc, #116]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003df6:	6a1b      	ldr	r3, [r3, #32]
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d0ee      	beq.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e00:	4b1a      	ldr	r3, [pc, #104]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e02:	6a1b      	ldr	r3, [r3, #32]
 8003e04:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	4917      	ldr	r1, [pc, #92]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e12:	7dfb      	ldrb	r3, [r7, #23]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d105      	bne.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e18:	4b14      	ldr	r3, [pc, #80]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e1a:	69db      	ldr	r3, [r3, #28]
 8003e1c:	4a13      	ldr	r2, [pc, #76]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e22:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0302 	and.w	r3, r3, #2
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d008      	beq.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003e30:	4b0e      	ldr	r3, [pc, #56]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	490b      	ldr	r1, [pc, #44]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0310 	and.w	r3, r3, #16
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d008      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e4e:	4b07      	ldr	r3, [pc, #28]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	4904      	ldr	r1, [pc, #16]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3718      	adds	r7, #24
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	40021000 	.word	0x40021000
 8003e70:	40007000 	.word	0x40007000
 8003e74:	42420440 	.word	0x42420440

08003e78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d101      	bne.n	8003e8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e041      	b.n	8003f0e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d106      	bne.n	8003ea4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f000 f839 	bl	8003f16 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	3304      	adds	r3, #4
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	4610      	mov	r0, r2
 8003eb8:	f000 f9b4 	bl	8004224 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3708      	adds	r7, #8
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}

08003f16 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003f16:	b480      	push	{r7}
 8003f18:	b083      	sub	sp, #12
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003f1e:	bf00      	nop
 8003f20:	370c      	adds	r7, #12
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bc80      	pop	{r7}
 8003f26:	4770      	bx	lr

08003f28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b085      	sub	sp, #20
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d001      	beq.n	8003f40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e03a      	b.n	8003fb6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2202      	movs	r2, #2
 8003f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68da      	ldr	r2, [r3, #12]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f042 0201 	orr.w	r2, r2, #1
 8003f56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a18      	ldr	r2, [pc, #96]	; (8003fc0 <HAL_TIM_Base_Start_IT+0x98>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d00e      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0x58>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f6a:	d009      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0x58>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a14      	ldr	r2, [pc, #80]	; (8003fc4 <HAL_TIM_Base_Start_IT+0x9c>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d004      	beq.n	8003f80 <HAL_TIM_Base_Start_IT+0x58>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a13      	ldr	r2, [pc, #76]	; (8003fc8 <HAL_TIM_Base_Start_IT+0xa0>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d111      	bne.n	8003fa4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	f003 0307 	and.w	r3, r3, #7
 8003f8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2b06      	cmp	r3, #6
 8003f90:	d010      	beq.n	8003fb4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f042 0201 	orr.w	r2, r2, #1
 8003fa0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fa2:	e007      	b.n	8003fb4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f042 0201 	orr.w	r2, r2, #1
 8003fb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003fb4:	2300      	movs	r3, #0
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3714      	adds	r7, #20
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bc80      	pop	{r7}
 8003fbe:	4770      	bx	lr
 8003fc0:	40012c00 	.word	0x40012c00
 8003fc4:	40000400 	.word	0x40000400
 8003fc8:	40000800 	.word	0x40000800

08003fcc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d122      	bne.n	8004028 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	f003 0302 	and.w	r3, r3, #2
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d11b      	bne.n	8004028 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f06f 0202 	mvn.w	r2, #2
 8003ff8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	f003 0303 	and.w	r3, r3, #3
 800400a:	2b00      	cmp	r3, #0
 800400c:	d003      	beq.n	8004016 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f000 f8ed 	bl	80041ee <HAL_TIM_IC_CaptureCallback>
 8004014:	e005      	b.n	8004022 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 f8e0 	bl	80041dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	f000 f8ef 	bl	8004200 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	f003 0304 	and.w	r3, r3, #4
 8004032:	2b04      	cmp	r3, #4
 8004034:	d122      	bne.n	800407c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	f003 0304 	and.w	r3, r3, #4
 8004040:	2b04      	cmp	r3, #4
 8004042:	d11b      	bne.n	800407c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f06f 0204 	mvn.w	r2, #4
 800404c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2202      	movs	r2, #2
 8004052:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	699b      	ldr	r3, [r3, #24]
 800405a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800405e:	2b00      	cmp	r3, #0
 8004060:	d003      	beq.n	800406a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f8c3 	bl	80041ee <HAL_TIM_IC_CaptureCallback>
 8004068:	e005      	b.n	8004076 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 f8b6 	bl	80041dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f000 f8c5 	bl	8004200 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	691b      	ldr	r3, [r3, #16]
 8004082:	f003 0308 	and.w	r3, r3, #8
 8004086:	2b08      	cmp	r3, #8
 8004088:	d122      	bne.n	80040d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	f003 0308 	and.w	r3, r3, #8
 8004094:	2b08      	cmp	r3, #8
 8004096:	d11b      	bne.n	80040d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f06f 0208 	mvn.w	r2, #8
 80040a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2204      	movs	r2, #4
 80040a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	69db      	ldr	r3, [r3, #28]
 80040ae:	f003 0303 	and.w	r3, r3, #3
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d003      	beq.n	80040be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f899 	bl	80041ee <HAL_TIM_IC_CaptureCallback>
 80040bc:	e005      	b.n	80040ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f88c 	bl	80041dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f000 f89b 	bl	8004200 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	f003 0310 	and.w	r3, r3, #16
 80040da:	2b10      	cmp	r3, #16
 80040dc:	d122      	bne.n	8004124 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	f003 0310 	and.w	r3, r3, #16
 80040e8:	2b10      	cmp	r3, #16
 80040ea:	d11b      	bne.n	8004124 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f06f 0210 	mvn.w	r2, #16
 80040f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2208      	movs	r2, #8
 80040fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	69db      	ldr	r3, [r3, #28]
 8004102:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f86f 	bl	80041ee <HAL_TIM_IC_CaptureCallback>
 8004110:	e005      	b.n	800411e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f862 	bl	80041dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 f871 	bl	8004200 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b01      	cmp	r3, #1
 8004130:	d10e      	bne.n	8004150 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	f003 0301 	and.w	r3, r3, #1
 800413c:	2b01      	cmp	r3, #1
 800413e:	d107      	bne.n	8004150 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f06f 0201 	mvn.w	r2, #1
 8004148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f7fd fdf4 	bl	8001d38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800415a:	2b80      	cmp	r3, #128	; 0x80
 800415c:	d10e      	bne.n	800417c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004168:	2b80      	cmp	r3, #128	; 0x80
 800416a:	d107      	bne.n	800417c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f000 f8bf 	bl	80042fa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004186:	2b40      	cmp	r3, #64	; 0x40
 8004188:	d10e      	bne.n	80041a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004194:	2b40      	cmp	r3, #64	; 0x40
 8004196:	d107      	bne.n	80041a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80041a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 f835 	bl	8004212 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	691b      	ldr	r3, [r3, #16]
 80041ae:	f003 0320 	and.w	r3, r3, #32
 80041b2:	2b20      	cmp	r3, #32
 80041b4:	d10e      	bne.n	80041d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	f003 0320 	and.w	r3, r3, #32
 80041c0:	2b20      	cmp	r3, #32
 80041c2:	d107      	bne.n	80041d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f06f 0220 	mvn.w	r2, #32
 80041cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 f88a 	bl	80042e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041d4:	bf00      	nop
 80041d6:	3708      	adds	r7, #8
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80041e4:	bf00      	nop
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bc80      	pop	{r7}
 80041ec:	4770      	bx	lr

080041ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80041ee:	b480      	push	{r7}
 80041f0:	b083      	sub	sp, #12
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80041f6:	bf00      	nop
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bc80      	pop	{r7}
 80041fe:	4770      	bx	lr

08004200 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004208:	bf00      	nop
 800420a:	370c      	adds	r7, #12
 800420c:	46bd      	mov	sp, r7
 800420e:	bc80      	pop	{r7}
 8004210:	4770      	bx	lr

08004212 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004212:	b480      	push	{r7}
 8004214:	b083      	sub	sp, #12
 8004216:	af00      	add	r7, sp, #0
 8004218:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800421a:	bf00      	nop
 800421c:	370c      	adds	r7, #12
 800421e:	46bd      	mov	sp, r7
 8004220:	bc80      	pop	{r7}
 8004222:	4770      	bx	lr

08004224 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004224:	b480      	push	{r7}
 8004226:	b085      	sub	sp, #20
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4a29      	ldr	r2, [pc, #164]	; (80042dc <TIM_Base_SetConfig+0xb8>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d00b      	beq.n	8004254 <TIM_Base_SetConfig+0x30>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004242:	d007      	beq.n	8004254 <TIM_Base_SetConfig+0x30>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	4a26      	ldr	r2, [pc, #152]	; (80042e0 <TIM_Base_SetConfig+0xbc>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d003      	beq.n	8004254 <TIM_Base_SetConfig+0x30>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	4a25      	ldr	r2, [pc, #148]	; (80042e4 <TIM_Base_SetConfig+0xc0>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d108      	bne.n	8004266 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800425a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	4313      	orrs	r3, r2
 8004264:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a1c      	ldr	r2, [pc, #112]	; (80042dc <TIM_Base_SetConfig+0xb8>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d00b      	beq.n	8004286 <TIM_Base_SetConfig+0x62>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004274:	d007      	beq.n	8004286 <TIM_Base_SetConfig+0x62>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a19      	ldr	r2, [pc, #100]	; (80042e0 <TIM_Base_SetConfig+0xbc>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d003      	beq.n	8004286 <TIM_Base_SetConfig+0x62>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a18      	ldr	r2, [pc, #96]	; (80042e4 <TIM_Base_SetConfig+0xc0>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d108      	bne.n	8004298 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800428c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	4313      	orrs	r3, r2
 8004296:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	68fa      	ldr	r2, [r7, #12]
 80042aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	689a      	ldr	r2, [r3, #8]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a07      	ldr	r2, [pc, #28]	; (80042dc <TIM_Base_SetConfig+0xb8>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d103      	bne.n	80042cc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	691a      	ldr	r2, [r3, #16]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	615a      	str	r2, [r3, #20]
}
 80042d2:	bf00      	nop
 80042d4:	3714      	adds	r7, #20
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bc80      	pop	{r7}
 80042da:	4770      	bx	lr
 80042dc:	40012c00 	.word	0x40012c00
 80042e0:	40000400 	.word	0x40000400
 80042e4:	40000800 	.word	0x40000800

080042e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80042f0:	bf00      	nop
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bc80      	pop	{r7}
 80042f8:	4770      	bx	lr

080042fa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80042fa:	b480      	push	{r7}
 80042fc:	b083      	sub	sp, #12
 80042fe:	af00      	add	r7, sp, #0
 8004300:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004302:	bf00      	nop
 8004304:	370c      	adds	r7, #12
 8004306:	46bd      	mov	sp, r7
 8004308:	bc80      	pop	{r7}
 800430a:	4770      	bx	lr

0800430c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800430c:	b480      	push	{r7}
 800430e:	b085      	sub	sp, #20
 8004310:	af00      	add	r7, sp, #0
 8004312:	4603      	mov	r3, r0
 8004314:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004316:	2300      	movs	r3, #0
 8004318:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800431a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800431e:	2b84      	cmp	r3, #132	; 0x84
 8004320:	d005      	beq.n	800432e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004322:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	4413      	add	r3, r2
 800432a:	3303      	adds	r3, #3
 800432c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800432e:	68fb      	ldr	r3, [r7, #12]
}
 8004330:	4618      	mov	r0, r3
 8004332:	3714      	adds	r7, #20
 8004334:	46bd      	mov	sp, r7
 8004336:	bc80      	pop	{r7}
 8004338:	4770      	bx	lr

0800433a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800433e:	f000 fae7 	bl	8004910 <vTaskStartScheduler>
  
  return osOK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	bd80      	pop	{r7, pc}

08004348 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004348:	b5f0      	push	{r4, r5, r6, r7, lr}
 800434a:	b089      	sub	sp, #36	; 0x24
 800434c:	af04      	add	r7, sp, #16
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d020      	beq.n	800439c <osThreadCreate+0x54>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	699b      	ldr	r3, [r3, #24]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d01c      	beq.n	800439c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	685c      	ldr	r4, [r3, #4]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681d      	ldr	r5, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	691e      	ldr	r6, [r3, #16]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004374:	4618      	mov	r0, r3
 8004376:	f7ff ffc9 	bl	800430c <makeFreeRtosPriority>
 800437a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	695b      	ldr	r3, [r3, #20]
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004384:	9202      	str	r2, [sp, #8]
 8004386:	9301      	str	r3, [sp, #4]
 8004388:	9100      	str	r1, [sp, #0]
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	4632      	mov	r2, r6
 800438e:	4629      	mov	r1, r5
 8004390:	4620      	mov	r0, r4
 8004392:	f000 f8e8 	bl	8004566 <xTaskCreateStatic>
 8004396:	4603      	mov	r3, r0
 8004398:	60fb      	str	r3, [r7, #12]
 800439a:	e01c      	b.n	80043d6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685c      	ldr	r4, [r3, #4]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80043a8:	b29e      	uxth	r6, r3
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7ff ffab 	bl	800430c <makeFreeRtosPriority>
 80043b6:	4602      	mov	r2, r0
 80043b8:	f107 030c 	add.w	r3, r7, #12
 80043bc:	9301      	str	r3, [sp, #4]
 80043be:	9200      	str	r2, [sp, #0]
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	4632      	mov	r2, r6
 80043c4:	4629      	mov	r1, r5
 80043c6:	4620      	mov	r0, r4
 80043c8:	f000 f929 	bl	800461e <xTaskCreate>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d001      	beq.n	80043d6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80043d2:	2300      	movs	r3, #0
 80043d4:	e000      	b.n	80043d8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80043d6:	68fb      	ldr	r3, [r7, #12]
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3714      	adds	r7, #20
 80043dc:	46bd      	mov	sp, r7
 80043de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080043e0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d001      	beq.n	80043f6 <osDelay+0x16>
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	e000      	b.n	80043f8 <osDelay+0x18>
 80043f6:	2301      	movs	r3, #1
 80043f8:	4618      	mov	r0, r3
 80043fa:	f000 fa55 	bl	80048a8 <vTaskDelay>
  
  return osOK;
 80043fe:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004400:	4618      	mov	r0, r3
 8004402:	3710      	adds	r7, #16
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}

08004408 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f103 0208 	add.w	r2, r3, #8
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f04f 32ff 	mov.w	r2, #4294967295
 8004420:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f103 0208 	add.w	r2, r3, #8
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f103 0208 	add.w	r2, r3, #8
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800443c:	bf00      	nop
 800443e:	370c      	adds	r7, #12
 8004440:	46bd      	mov	sp, r7
 8004442:	bc80      	pop	{r7}
 8004444:	4770      	bx	lr

08004446 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004446:	b480      	push	{r7}
 8004448:	b083      	sub	sp, #12
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004454:	bf00      	nop
 8004456:	370c      	adds	r7, #12
 8004458:	46bd      	mov	sp, r7
 800445a:	bc80      	pop	{r7}
 800445c:	4770      	bx	lr

0800445e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800445e:	b480      	push	{r7}
 8004460:	b085      	sub	sp, #20
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
 8004466:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	68fa      	ldr	r2, [r7, #12]
 8004472:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	689a      	ldr	r2, [r3, #8]
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	683a      	ldr	r2, [r7, #0]
 8004482:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	683a      	ldr	r2, [r7, #0]
 8004488:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	1c5a      	adds	r2, r3, #1
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	601a      	str	r2, [r3, #0]
}
 800449a:	bf00      	nop
 800449c:	3714      	adds	r7, #20
 800449e:	46bd      	mov	sp, r7
 80044a0:	bc80      	pop	{r7}
 80044a2:	4770      	bx	lr

080044a4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80044a4:	b480      	push	{r7}
 80044a6:	b085      	sub	sp, #20
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ba:	d103      	bne.n	80044c4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	691b      	ldr	r3, [r3, #16]
 80044c0:	60fb      	str	r3, [r7, #12]
 80044c2:	e00c      	b.n	80044de <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	3308      	adds	r3, #8
 80044c8:	60fb      	str	r3, [r7, #12]
 80044ca:	e002      	b.n	80044d2 <vListInsert+0x2e>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	60fb      	str	r3, [r7, #12]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68ba      	ldr	r2, [r7, #8]
 80044da:	429a      	cmp	r2, r3
 80044dc:	d2f6      	bcs.n	80044cc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	685a      	ldr	r2, [r3, #4]
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	683a      	ldr	r2, [r7, #0]
 80044ec:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	68fa      	ldr	r2, [r7, #12]
 80044f2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	683a      	ldr	r2, [r7, #0]
 80044f8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	1c5a      	adds	r2, r3, #1
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	601a      	str	r2, [r3, #0]
}
 800450a:	bf00      	nop
 800450c:	3714      	adds	r7, #20
 800450e:	46bd      	mov	sp, r7
 8004510:	bc80      	pop	{r7}
 8004512:	4770      	bx	lr

08004514 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004514:	b480      	push	{r7}
 8004516:	b085      	sub	sp, #20
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	6892      	ldr	r2, [r2, #8]
 800452a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	6852      	ldr	r2, [r2, #4]
 8004534:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	429a      	cmp	r2, r3
 800453e:	d103      	bne.n	8004548 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	689a      	ldr	r2, [r3, #8]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	1e5a      	subs	r2, r3, #1
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
}
 800455c:	4618      	mov	r0, r3
 800455e:	3714      	adds	r7, #20
 8004560:	46bd      	mov	sp, r7
 8004562:	bc80      	pop	{r7}
 8004564:	4770      	bx	lr

08004566 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004566:	b580      	push	{r7, lr}
 8004568:	b08e      	sub	sp, #56	; 0x38
 800456a:	af04      	add	r7, sp, #16
 800456c:	60f8      	str	r0, [r7, #12]
 800456e:	60b9      	str	r1, [r7, #8]
 8004570:	607a      	str	r2, [r7, #4]
 8004572:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004574:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004576:	2b00      	cmp	r3, #0
 8004578:	d10a      	bne.n	8004590 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800457a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800457e:	f383 8811 	msr	BASEPRI, r3
 8004582:	f3bf 8f6f 	isb	sy
 8004586:	f3bf 8f4f 	dsb	sy
 800458a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800458c:	bf00      	nop
 800458e:	e7fe      	b.n	800458e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004592:	2b00      	cmp	r3, #0
 8004594:	d10a      	bne.n	80045ac <xTaskCreateStatic+0x46>
	__asm volatile
 8004596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800459a:	f383 8811 	msr	BASEPRI, r3
 800459e:	f3bf 8f6f 	isb	sy
 80045a2:	f3bf 8f4f 	dsb	sy
 80045a6:	61fb      	str	r3, [r7, #28]
}
 80045a8:	bf00      	nop
 80045aa:	e7fe      	b.n	80045aa <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80045ac:	23c4      	movs	r3, #196	; 0xc4
 80045ae:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	2bc4      	cmp	r3, #196	; 0xc4
 80045b4:	d00a      	beq.n	80045cc <xTaskCreateStatic+0x66>
	__asm volatile
 80045b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ba:	f383 8811 	msr	BASEPRI, r3
 80045be:	f3bf 8f6f 	isb	sy
 80045c2:	f3bf 8f4f 	dsb	sy
 80045c6:	61bb      	str	r3, [r7, #24]
}
 80045c8:	bf00      	nop
 80045ca:	e7fe      	b.n	80045ca <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80045cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d01e      	beq.n	8004610 <xTaskCreateStatic+0xaa>
 80045d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d01b      	beq.n	8004610 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80045d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045da:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80045dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80045e0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80045e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e4:	2202      	movs	r2, #2
 80045e6:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80045ea:	2300      	movs	r3, #0
 80045ec:	9303      	str	r3, [sp, #12]
 80045ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f0:	9302      	str	r3, [sp, #8]
 80045f2:	f107 0314 	add.w	r3, r7, #20
 80045f6:	9301      	str	r3, [sp, #4]
 80045f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045fa:	9300      	str	r3, [sp, #0]
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	68b9      	ldr	r1, [r7, #8]
 8004602:	68f8      	ldr	r0, [r7, #12]
 8004604:	f000 f850 	bl	80046a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004608:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800460a:	f000 f8e3 	bl	80047d4 <prvAddNewTaskToReadyList>
 800460e:	e001      	b.n	8004614 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8004610:	2300      	movs	r3, #0
 8004612:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004614:	697b      	ldr	r3, [r7, #20]
	}
 8004616:	4618      	mov	r0, r3
 8004618:	3728      	adds	r7, #40	; 0x28
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}

0800461e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800461e:	b580      	push	{r7, lr}
 8004620:	b08c      	sub	sp, #48	; 0x30
 8004622:	af04      	add	r7, sp, #16
 8004624:	60f8      	str	r0, [r7, #12]
 8004626:	60b9      	str	r1, [r7, #8]
 8004628:	603b      	str	r3, [r7, #0]
 800462a:	4613      	mov	r3, r2
 800462c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800462e:	88fb      	ldrh	r3, [r7, #6]
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	4618      	mov	r0, r3
 8004634:	f000 fe94 	bl	8005360 <pvPortMalloc>
 8004638:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00e      	beq.n	800465e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004640:	20c4      	movs	r0, #196	; 0xc4
 8004642:	f000 fe8d 	bl	8005360 <pvPortMalloc>
 8004646:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004648:	69fb      	ldr	r3, [r7, #28]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d003      	beq.n	8004656 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	697a      	ldr	r2, [r7, #20]
 8004652:	631a      	str	r2, [r3, #48]	; 0x30
 8004654:	e005      	b.n	8004662 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004656:	6978      	ldr	r0, [r7, #20]
 8004658:	f000 ff46 	bl	80054e8 <vPortFree>
 800465c:	e001      	b.n	8004662 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800465e:	2300      	movs	r3, #0
 8004660:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d017      	beq.n	8004698 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004670:	88fa      	ldrh	r2, [r7, #6]
 8004672:	2300      	movs	r3, #0
 8004674:	9303      	str	r3, [sp, #12]
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	9302      	str	r3, [sp, #8]
 800467a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800467c:	9301      	str	r3, [sp, #4]
 800467e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004680:	9300      	str	r3, [sp, #0]
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	68b9      	ldr	r1, [r7, #8]
 8004686:	68f8      	ldr	r0, [r7, #12]
 8004688:	f000 f80e 	bl	80046a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800468c:	69f8      	ldr	r0, [r7, #28]
 800468e:	f000 f8a1 	bl	80047d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004692:	2301      	movs	r3, #1
 8004694:	61bb      	str	r3, [r7, #24]
 8004696:	e002      	b.n	800469e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004698:	f04f 33ff 	mov.w	r3, #4294967295
 800469c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800469e:	69bb      	ldr	r3, [r7, #24]
	}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3720      	adds	r7, #32
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b088      	sub	sp, #32
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	607a      	str	r2, [r7, #4]
 80046b4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80046b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80046c0:	3b01      	subs	r3, #1
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	4413      	add	r3, r2
 80046c6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	f023 0307 	bic.w	r3, r3, #7
 80046ce:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	f003 0307 	and.w	r3, r3, #7
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d00a      	beq.n	80046f0 <prvInitialiseNewTask+0x48>
	__asm volatile
 80046da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046de:	f383 8811 	msr	BASEPRI, r3
 80046e2:	f3bf 8f6f 	isb	sy
 80046e6:	f3bf 8f4f 	dsb	sy
 80046ea:	617b      	str	r3, [r7, #20]
}
 80046ec:	bf00      	nop
 80046ee:	e7fe      	b.n	80046ee <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80046f0:	2300      	movs	r3, #0
 80046f2:	61fb      	str	r3, [r7, #28]
 80046f4:	e012      	b.n	800471c <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80046f6:	68ba      	ldr	r2, [r7, #8]
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	4413      	add	r3, r2
 80046fc:	7819      	ldrb	r1, [r3, #0]
 80046fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	4413      	add	r3, r2
 8004704:	3334      	adds	r3, #52	; 0x34
 8004706:	460a      	mov	r2, r1
 8004708:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800470a:	68ba      	ldr	r2, [r7, #8]
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	4413      	add	r3, r2
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d006      	beq.n	8004724 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	3301      	adds	r3, #1
 800471a:	61fb      	str	r3, [r7, #28]
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	2b1d      	cmp	r3, #29
 8004720:	d9e9      	bls.n	80046f6 <prvInitialiseNewTask+0x4e>
 8004722:	e000      	b.n	8004726 <prvInitialiseNewTask+0x7e>
		{
			break;
 8004724:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004728:	2200      	movs	r2, #0
 800472a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800472e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004730:	2b06      	cmp	r3, #6
 8004732:	d901      	bls.n	8004738 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004734:	2306      	movs	r3, #6
 8004736:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800473a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800473c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800473e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004740:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004742:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->uxMutexesHeld = 0;
 8004744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004746:	2200      	movs	r2, #0
 8004748:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800474a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800474c:	3304      	adds	r3, #4
 800474e:	4618      	mov	r0, r3
 8004750:	f7ff fe79 	bl	8004446 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004756:	3318      	adds	r3, #24
 8004758:	4618      	mov	r0, r3
 800475a:	f7ff fe74 	bl	8004446 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800475e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004760:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004762:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004766:	f1c3 0207 	rsb	r2, r3, #7
 800476a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800476c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800476e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004770:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004772:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004776:	2200      	movs	r2, #0
 8004778:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800477c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800477e:	2200      	movs	r2, #0
 8004780:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004786:	335c      	adds	r3, #92	; 0x5c
 8004788:	2260      	movs	r2, #96	; 0x60
 800478a:	2100      	movs	r1, #0
 800478c:	4618      	mov	r0, r3
 800478e:	f000 ffe5 	bl	800575c <memset>
 8004792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004794:	4a0c      	ldr	r2, [pc, #48]	; (80047c8 <prvInitialiseNewTask+0x120>)
 8004796:	661a      	str	r2, [r3, #96]	; 0x60
 8004798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800479a:	4a0c      	ldr	r2, [pc, #48]	; (80047cc <prvInitialiseNewTask+0x124>)
 800479c:	665a      	str	r2, [r3, #100]	; 0x64
 800479e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a0:	4a0b      	ldr	r2, [pc, #44]	; (80047d0 <prvInitialiseNewTask+0x128>)
 80047a2:	669a      	str	r2, [r3, #104]	; 0x68
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	68f9      	ldr	r1, [r7, #12]
 80047a8:	69b8      	ldr	r0, [r7, #24]
 80047aa:	f000 fc29 	bl	8005000 <pxPortInitialiseStack>
 80047ae:	4602      	mov	r2, r0
 80047b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047b2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80047b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d002      	beq.n	80047c0 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80047ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047be:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80047c0:	bf00      	nop
 80047c2:	3720      	adds	r7, #32
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	08005e6c 	.word	0x08005e6c
 80047cc:	08005e8c 	.word	0x08005e8c
 80047d0:	08005e4c 	.word	0x08005e4c

080047d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80047dc:	f000 fcfe 	bl	80051dc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80047e0:	4b2a      	ldr	r3, [pc, #168]	; (800488c <prvAddNewTaskToReadyList+0xb8>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	3301      	adds	r3, #1
 80047e6:	4a29      	ldr	r2, [pc, #164]	; (800488c <prvAddNewTaskToReadyList+0xb8>)
 80047e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80047ea:	4b29      	ldr	r3, [pc, #164]	; (8004890 <prvAddNewTaskToReadyList+0xbc>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d109      	bne.n	8004806 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80047f2:	4a27      	ldr	r2, [pc, #156]	; (8004890 <prvAddNewTaskToReadyList+0xbc>)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80047f8:	4b24      	ldr	r3, [pc, #144]	; (800488c <prvAddNewTaskToReadyList+0xb8>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d110      	bne.n	8004822 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004800:	f000 fad2 	bl	8004da8 <prvInitialiseTaskLists>
 8004804:	e00d      	b.n	8004822 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004806:	4b23      	ldr	r3, [pc, #140]	; (8004894 <prvAddNewTaskToReadyList+0xc0>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d109      	bne.n	8004822 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800480e:	4b20      	ldr	r3, [pc, #128]	; (8004890 <prvAddNewTaskToReadyList+0xbc>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004818:	429a      	cmp	r2, r3
 800481a:	d802      	bhi.n	8004822 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800481c:	4a1c      	ldr	r2, [pc, #112]	; (8004890 <prvAddNewTaskToReadyList+0xbc>)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004822:	4b1d      	ldr	r3, [pc, #116]	; (8004898 <prvAddNewTaskToReadyList+0xc4>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	3301      	adds	r3, #1
 8004828:	4a1b      	ldr	r2, [pc, #108]	; (8004898 <prvAddNewTaskToReadyList+0xc4>)
 800482a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004830:	2201      	movs	r2, #1
 8004832:	409a      	lsls	r2, r3
 8004834:	4b19      	ldr	r3, [pc, #100]	; (800489c <prvAddNewTaskToReadyList+0xc8>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4313      	orrs	r3, r2
 800483a:	4a18      	ldr	r2, [pc, #96]	; (800489c <prvAddNewTaskToReadyList+0xc8>)
 800483c:	6013      	str	r3, [r2, #0]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004842:	4613      	mov	r3, r2
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	4413      	add	r3, r2
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	4a15      	ldr	r2, [pc, #84]	; (80048a0 <prvAddNewTaskToReadyList+0xcc>)
 800484c:	441a      	add	r2, r3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	3304      	adds	r3, #4
 8004852:	4619      	mov	r1, r3
 8004854:	4610      	mov	r0, r2
 8004856:	f7ff fe02 	bl	800445e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800485a:	f000 fcef 	bl	800523c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800485e:	4b0d      	ldr	r3, [pc, #52]	; (8004894 <prvAddNewTaskToReadyList+0xc0>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00e      	beq.n	8004884 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004866:	4b0a      	ldr	r3, [pc, #40]	; (8004890 <prvAddNewTaskToReadyList+0xbc>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004870:	429a      	cmp	r2, r3
 8004872:	d207      	bcs.n	8004884 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004874:	4b0b      	ldr	r3, [pc, #44]	; (80048a4 <prvAddNewTaskToReadyList+0xd0>)
 8004876:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800487a:	601a      	str	r2, [r3, #0]
 800487c:	f3bf 8f4f 	dsb	sy
 8004880:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004884:	bf00      	nop
 8004886:	3708      	adds	r7, #8
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	20000bac 	.word	0x20000bac
 8004890:	20000aac 	.word	0x20000aac
 8004894:	20000bb8 	.word	0x20000bb8
 8004898:	20000bc8 	.word	0x20000bc8
 800489c:	20000bb4 	.word	0x20000bb4
 80048a0:	20000ab0 	.word	0x20000ab0
 80048a4:	e000ed04 	.word	0xe000ed04

080048a8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80048b0:	2300      	movs	r3, #0
 80048b2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d017      	beq.n	80048ea <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80048ba:	4b13      	ldr	r3, [pc, #76]	; (8004908 <vTaskDelay+0x60>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d00a      	beq.n	80048d8 <vTaskDelay+0x30>
	__asm volatile
 80048c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048c6:	f383 8811 	msr	BASEPRI, r3
 80048ca:	f3bf 8f6f 	isb	sy
 80048ce:	f3bf 8f4f 	dsb	sy
 80048d2:	60bb      	str	r3, [r7, #8]
}
 80048d4:	bf00      	nop
 80048d6:	e7fe      	b.n	80048d6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80048d8:	f000 f884 	bl	80049e4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80048dc:	2100      	movs	r1, #0
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f000 fb28 	bl	8004f34 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80048e4:	f000 f88c 	bl	8004a00 <xTaskResumeAll>
 80048e8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d107      	bne.n	8004900 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80048f0:	4b06      	ldr	r3, [pc, #24]	; (800490c <vTaskDelay+0x64>)
 80048f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048f6:	601a      	str	r2, [r3, #0]
 80048f8:	f3bf 8f4f 	dsb	sy
 80048fc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004900:	bf00      	nop
 8004902:	3710      	adds	r7, #16
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}
 8004908:	20000bd4 	.word	0x20000bd4
 800490c:	e000ed04 	.word	0xe000ed04

08004910 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b08a      	sub	sp, #40	; 0x28
 8004914:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004916:	2300      	movs	r3, #0
 8004918:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800491a:	2300      	movs	r3, #0
 800491c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800491e:	463a      	mov	r2, r7
 8004920:	1d39      	adds	r1, r7, #4
 8004922:	f107 0308 	add.w	r3, r7, #8
 8004926:	4618      	mov	r0, r3
 8004928:	f7fb ffcc 	bl	80008c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800492c:	6839      	ldr	r1, [r7, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	68ba      	ldr	r2, [r7, #8]
 8004932:	9202      	str	r2, [sp, #8]
 8004934:	9301      	str	r3, [sp, #4]
 8004936:	2300      	movs	r3, #0
 8004938:	9300      	str	r3, [sp, #0]
 800493a:	2300      	movs	r3, #0
 800493c:	460a      	mov	r2, r1
 800493e:	4921      	ldr	r1, [pc, #132]	; (80049c4 <vTaskStartScheduler+0xb4>)
 8004940:	4821      	ldr	r0, [pc, #132]	; (80049c8 <vTaskStartScheduler+0xb8>)
 8004942:	f7ff fe10 	bl	8004566 <xTaskCreateStatic>
 8004946:	4603      	mov	r3, r0
 8004948:	4a20      	ldr	r2, [pc, #128]	; (80049cc <vTaskStartScheduler+0xbc>)
 800494a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800494c:	4b1f      	ldr	r3, [pc, #124]	; (80049cc <vTaskStartScheduler+0xbc>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d002      	beq.n	800495a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004954:	2301      	movs	r3, #1
 8004956:	617b      	str	r3, [r7, #20]
 8004958:	e001      	b.n	800495e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800495a:	2300      	movs	r3, #0
 800495c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	2b01      	cmp	r3, #1
 8004962:	d11b      	bne.n	800499c <vTaskStartScheduler+0x8c>
	__asm volatile
 8004964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004968:	f383 8811 	msr	BASEPRI, r3
 800496c:	f3bf 8f6f 	isb	sy
 8004970:	f3bf 8f4f 	dsb	sy
 8004974:	613b      	str	r3, [r7, #16]
}
 8004976:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004978:	4b15      	ldr	r3, [pc, #84]	; (80049d0 <vTaskStartScheduler+0xc0>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	335c      	adds	r3, #92	; 0x5c
 800497e:	4a15      	ldr	r2, [pc, #84]	; (80049d4 <vTaskStartScheduler+0xc4>)
 8004980:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004982:	4b15      	ldr	r3, [pc, #84]	; (80049d8 <vTaskStartScheduler+0xc8>)
 8004984:	f04f 32ff 	mov.w	r2, #4294967295
 8004988:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800498a:	4b14      	ldr	r3, [pc, #80]	; (80049dc <vTaskStartScheduler+0xcc>)
 800498c:	2201      	movs	r2, #1
 800498e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004990:	4b13      	ldr	r3, [pc, #76]	; (80049e0 <vTaskStartScheduler+0xd0>)
 8004992:	2200      	movs	r2, #0
 8004994:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004996:	f000 fbaf 	bl	80050f8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800499a:	e00e      	b.n	80049ba <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a2:	d10a      	bne.n	80049ba <vTaskStartScheduler+0xaa>
	__asm volatile
 80049a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049a8:	f383 8811 	msr	BASEPRI, r3
 80049ac:	f3bf 8f6f 	isb	sy
 80049b0:	f3bf 8f4f 	dsb	sy
 80049b4:	60fb      	str	r3, [r7, #12]
}
 80049b6:	bf00      	nop
 80049b8:	e7fe      	b.n	80049b8 <vTaskStartScheduler+0xa8>
}
 80049ba:	bf00      	nop
 80049bc:	3718      	adds	r7, #24
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	0800597c 	.word	0x0800597c
 80049c8:	08004d79 	.word	0x08004d79
 80049cc:	20000bd0 	.word	0x20000bd0
 80049d0:	20000aac 	.word	0x20000aac
 80049d4:	20000018 	.word	0x20000018
 80049d8:	20000bcc 	.word	0x20000bcc
 80049dc:	20000bb8 	.word	0x20000bb8
 80049e0:	20000bb0 	.word	0x20000bb0

080049e4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80049e4:	b480      	push	{r7}
 80049e6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80049e8:	4b04      	ldr	r3, [pc, #16]	; (80049fc <vTaskSuspendAll+0x18>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	3301      	adds	r3, #1
 80049ee:	4a03      	ldr	r2, [pc, #12]	; (80049fc <vTaskSuspendAll+0x18>)
 80049f0:	6013      	str	r3, [r2, #0]
}
 80049f2:	bf00      	nop
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bc80      	pop	{r7}
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	20000bd4 	.word	0x20000bd4

08004a00 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004a06:	2300      	movs	r3, #0
 8004a08:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004a0e:	4b41      	ldr	r3, [pc, #260]	; (8004b14 <xTaskResumeAll+0x114>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d10a      	bne.n	8004a2c <xTaskResumeAll+0x2c>
	__asm volatile
 8004a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a1a:	f383 8811 	msr	BASEPRI, r3
 8004a1e:	f3bf 8f6f 	isb	sy
 8004a22:	f3bf 8f4f 	dsb	sy
 8004a26:	603b      	str	r3, [r7, #0]
}
 8004a28:	bf00      	nop
 8004a2a:	e7fe      	b.n	8004a2a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004a2c:	f000 fbd6 	bl	80051dc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004a30:	4b38      	ldr	r3, [pc, #224]	; (8004b14 <xTaskResumeAll+0x114>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	3b01      	subs	r3, #1
 8004a36:	4a37      	ldr	r2, [pc, #220]	; (8004b14 <xTaskResumeAll+0x114>)
 8004a38:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a3a:	4b36      	ldr	r3, [pc, #216]	; (8004b14 <xTaskResumeAll+0x114>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d161      	bne.n	8004b06 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004a42:	4b35      	ldr	r3, [pc, #212]	; (8004b18 <xTaskResumeAll+0x118>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d05d      	beq.n	8004b06 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a4a:	e02e      	b.n	8004aaa <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004a4c:	4b33      	ldr	r3, [pc, #204]	; (8004b1c <xTaskResumeAll+0x11c>)
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	3318      	adds	r3, #24
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f7ff fd5b 	bl	8004514 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	3304      	adds	r3, #4
 8004a62:	4618      	mov	r0, r3
 8004a64:	f7ff fd56 	bl	8004514 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	409a      	lsls	r2, r3
 8004a70:	4b2b      	ldr	r3, [pc, #172]	; (8004b20 <xTaskResumeAll+0x120>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	4a2a      	ldr	r2, [pc, #168]	; (8004b20 <xTaskResumeAll+0x120>)
 8004a78:	6013      	str	r3, [r2, #0]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a7e:	4613      	mov	r3, r2
 8004a80:	009b      	lsls	r3, r3, #2
 8004a82:	4413      	add	r3, r2
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	4a27      	ldr	r2, [pc, #156]	; (8004b24 <xTaskResumeAll+0x124>)
 8004a88:	441a      	add	r2, r3
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	3304      	adds	r3, #4
 8004a8e:	4619      	mov	r1, r3
 8004a90:	4610      	mov	r0, r2
 8004a92:	f7ff fce4 	bl	800445e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a9a:	4b23      	ldr	r3, [pc, #140]	; (8004b28 <xTaskResumeAll+0x128>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d302      	bcc.n	8004aaa <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004aa4:	4b21      	ldr	r3, [pc, #132]	; (8004b2c <xTaskResumeAll+0x12c>)
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004aaa:	4b1c      	ldr	r3, [pc, #112]	; (8004b1c <xTaskResumeAll+0x11c>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1cc      	bne.n	8004a4c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d001      	beq.n	8004abc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004ab8:	f000 fa18 	bl	8004eec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004abc:	4b1c      	ldr	r3, [pc, #112]	; (8004b30 <xTaskResumeAll+0x130>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d010      	beq.n	8004aea <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004ac8:	f000 f836 	bl	8004b38 <xTaskIncrementTick>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d002      	beq.n	8004ad8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004ad2:	4b16      	ldr	r3, [pc, #88]	; (8004b2c <xTaskResumeAll+0x12c>)
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	3b01      	subs	r3, #1
 8004adc:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d1f1      	bne.n	8004ac8 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8004ae4:	4b12      	ldr	r3, [pc, #72]	; (8004b30 <xTaskResumeAll+0x130>)
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004aea:	4b10      	ldr	r3, [pc, #64]	; (8004b2c <xTaskResumeAll+0x12c>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d009      	beq.n	8004b06 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004af2:	2301      	movs	r3, #1
 8004af4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004af6:	4b0f      	ldr	r3, [pc, #60]	; (8004b34 <xTaskResumeAll+0x134>)
 8004af8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004afc:	601a      	str	r2, [r3, #0]
 8004afe:	f3bf 8f4f 	dsb	sy
 8004b02:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004b06:	f000 fb99 	bl	800523c <vPortExitCritical>

	return xAlreadyYielded;
 8004b0a:	68bb      	ldr	r3, [r7, #8]
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	20000bd4 	.word	0x20000bd4
 8004b18:	20000bac 	.word	0x20000bac
 8004b1c:	20000b6c 	.word	0x20000b6c
 8004b20:	20000bb4 	.word	0x20000bb4
 8004b24:	20000ab0 	.word	0x20000ab0
 8004b28:	20000aac 	.word	0x20000aac
 8004b2c:	20000bc0 	.word	0x20000bc0
 8004b30:	20000bbc 	.word	0x20000bbc
 8004b34:	e000ed04 	.word	0xe000ed04

08004b38 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b086      	sub	sp, #24
 8004b3c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b42:	4b51      	ldr	r3, [pc, #324]	; (8004c88 <xTaskIncrementTick+0x150>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	f040 808d 	bne.w	8004c66 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004b4c:	4b4f      	ldr	r3, [pc, #316]	; (8004c8c <xTaskIncrementTick+0x154>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	3301      	adds	r3, #1
 8004b52:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004b54:	4a4d      	ldr	r2, [pc, #308]	; (8004c8c <xTaskIncrementTick+0x154>)
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d120      	bne.n	8004ba2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004b60:	4b4b      	ldr	r3, [pc, #300]	; (8004c90 <xTaskIncrementTick+0x158>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d00a      	beq.n	8004b80 <xTaskIncrementTick+0x48>
	__asm volatile
 8004b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b6e:	f383 8811 	msr	BASEPRI, r3
 8004b72:	f3bf 8f6f 	isb	sy
 8004b76:	f3bf 8f4f 	dsb	sy
 8004b7a:	603b      	str	r3, [r7, #0]
}
 8004b7c:	bf00      	nop
 8004b7e:	e7fe      	b.n	8004b7e <xTaskIncrementTick+0x46>
 8004b80:	4b43      	ldr	r3, [pc, #268]	; (8004c90 <xTaskIncrementTick+0x158>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	60fb      	str	r3, [r7, #12]
 8004b86:	4b43      	ldr	r3, [pc, #268]	; (8004c94 <xTaskIncrementTick+0x15c>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a41      	ldr	r2, [pc, #260]	; (8004c90 <xTaskIncrementTick+0x158>)
 8004b8c:	6013      	str	r3, [r2, #0]
 8004b8e:	4a41      	ldr	r2, [pc, #260]	; (8004c94 <xTaskIncrementTick+0x15c>)
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6013      	str	r3, [r2, #0]
 8004b94:	4b40      	ldr	r3, [pc, #256]	; (8004c98 <xTaskIncrementTick+0x160>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	3301      	adds	r3, #1
 8004b9a:	4a3f      	ldr	r2, [pc, #252]	; (8004c98 <xTaskIncrementTick+0x160>)
 8004b9c:	6013      	str	r3, [r2, #0]
 8004b9e:	f000 f9a5 	bl	8004eec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004ba2:	4b3e      	ldr	r3, [pc, #248]	; (8004c9c <xTaskIncrementTick+0x164>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	693a      	ldr	r2, [r7, #16]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d34d      	bcc.n	8004c48 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004bac:	4b38      	ldr	r3, [pc, #224]	; (8004c90 <xTaskIncrementTick+0x158>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d101      	bne.n	8004bba <xTaskIncrementTick+0x82>
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e000      	b.n	8004bbc <xTaskIncrementTick+0x84>
 8004bba:	2300      	movs	r3, #0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d004      	beq.n	8004bca <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bc0:	4b36      	ldr	r3, [pc, #216]	; (8004c9c <xTaskIncrementTick+0x164>)
 8004bc2:	f04f 32ff 	mov.w	r2, #4294967295
 8004bc6:	601a      	str	r2, [r3, #0]
					break;
 8004bc8:	e03e      	b.n	8004c48 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004bca:	4b31      	ldr	r3, [pc, #196]	; (8004c90 <xTaskIncrementTick+0x158>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004bda:	693a      	ldr	r2, [r7, #16]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d203      	bcs.n	8004bea <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004be2:	4a2e      	ldr	r2, [pc, #184]	; (8004c9c <xTaskIncrementTick+0x164>)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6013      	str	r3, [r2, #0]
						break;
 8004be8:	e02e      	b.n	8004c48 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	3304      	adds	r3, #4
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f7ff fc90 	bl	8004514 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d004      	beq.n	8004c06 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	3318      	adds	r3, #24
 8004c00:	4618      	mov	r0, r3
 8004c02:	f7ff fc87 	bl	8004514 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	409a      	lsls	r2, r3
 8004c0e:	4b24      	ldr	r3, [pc, #144]	; (8004ca0 <xTaskIncrementTick+0x168>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	4a22      	ldr	r2, [pc, #136]	; (8004ca0 <xTaskIncrementTick+0x168>)
 8004c16:	6013      	str	r3, [r2, #0]
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c1c:	4613      	mov	r3, r2
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	4413      	add	r3, r2
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	4a1f      	ldr	r2, [pc, #124]	; (8004ca4 <xTaskIncrementTick+0x16c>)
 8004c26:	441a      	add	r2, r3
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	3304      	adds	r3, #4
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	4610      	mov	r0, r2
 8004c30:	f7ff fc15 	bl	800445e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c38:	4b1b      	ldr	r3, [pc, #108]	; (8004ca8 <xTaskIncrementTick+0x170>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d3b4      	bcc.n	8004bac <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004c42:	2301      	movs	r3, #1
 8004c44:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c46:	e7b1      	b.n	8004bac <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004c48:	4b17      	ldr	r3, [pc, #92]	; (8004ca8 <xTaskIncrementTick+0x170>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c4e:	4915      	ldr	r1, [pc, #84]	; (8004ca4 <xTaskIncrementTick+0x16c>)
 8004c50:	4613      	mov	r3, r2
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	4413      	add	r3, r2
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	440b      	add	r3, r1
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d907      	bls.n	8004c70 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8004c60:	2301      	movs	r3, #1
 8004c62:	617b      	str	r3, [r7, #20]
 8004c64:	e004      	b.n	8004c70 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004c66:	4b11      	ldr	r3, [pc, #68]	; (8004cac <xTaskIncrementTick+0x174>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	4a0f      	ldr	r2, [pc, #60]	; (8004cac <xTaskIncrementTick+0x174>)
 8004c6e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004c70:	4b0f      	ldr	r3, [pc, #60]	; (8004cb0 <xTaskIncrementTick+0x178>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d001      	beq.n	8004c7c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004c7c:	697b      	ldr	r3, [r7, #20]
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3718      	adds	r7, #24
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	20000bd4 	.word	0x20000bd4
 8004c8c:	20000bb0 	.word	0x20000bb0
 8004c90:	20000b64 	.word	0x20000b64
 8004c94:	20000b68 	.word	0x20000b68
 8004c98:	20000bc4 	.word	0x20000bc4
 8004c9c:	20000bcc 	.word	0x20000bcc
 8004ca0:	20000bb4 	.word	0x20000bb4
 8004ca4:	20000ab0 	.word	0x20000ab0
 8004ca8:	20000aac 	.word	0x20000aac
 8004cac:	20000bbc 	.word	0x20000bbc
 8004cb0:	20000bc0 	.word	0x20000bc0

08004cb4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b087      	sub	sp, #28
 8004cb8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004cba:	4b29      	ldr	r3, [pc, #164]	; (8004d60 <vTaskSwitchContext+0xac>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d003      	beq.n	8004cca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004cc2:	4b28      	ldr	r3, [pc, #160]	; (8004d64 <vTaskSwitchContext+0xb0>)
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004cc8:	e044      	b.n	8004d54 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8004cca:	4b26      	ldr	r3, [pc, #152]	; (8004d64 <vTaskSwitchContext+0xb0>)
 8004ccc:	2200      	movs	r2, #0
 8004cce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004cd0:	4b25      	ldr	r3, [pc, #148]	; (8004d68 <vTaskSwitchContext+0xb4>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	fab3 f383 	clz	r3, r3
 8004cdc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004cde:	7afb      	ldrb	r3, [r7, #11]
 8004ce0:	f1c3 031f 	rsb	r3, r3, #31
 8004ce4:	617b      	str	r3, [r7, #20]
 8004ce6:	4921      	ldr	r1, [pc, #132]	; (8004d6c <vTaskSwitchContext+0xb8>)
 8004ce8:	697a      	ldr	r2, [r7, #20]
 8004cea:	4613      	mov	r3, r2
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	4413      	add	r3, r2
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	440b      	add	r3, r1
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d10a      	bne.n	8004d10 <vTaskSwitchContext+0x5c>
	__asm volatile
 8004cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cfe:	f383 8811 	msr	BASEPRI, r3
 8004d02:	f3bf 8f6f 	isb	sy
 8004d06:	f3bf 8f4f 	dsb	sy
 8004d0a:	607b      	str	r3, [r7, #4]
}
 8004d0c:	bf00      	nop
 8004d0e:	e7fe      	b.n	8004d0e <vTaskSwitchContext+0x5a>
 8004d10:	697a      	ldr	r2, [r7, #20]
 8004d12:	4613      	mov	r3, r2
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	4413      	add	r3, r2
 8004d18:	009b      	lsls	r3, r3, #2
 8004d1a:	4a14      	ldr	r2, [pc, #80]	; (8004d6c <vTaskSwitchContext+0xb8>)
 8004d1c:	4413      	add	r3, r2
 8004d1e:	613b      	str	r3, [r7, #16]
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	685a      	ldr	r2, [r3, #4]
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	605a      	str	r2, [r3, #4]
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	685a      	ldr	r2, [r3, #4]
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	3308      	adds	r3, #8
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d104      	bne.n	8004d40 <vTaskSwitchContext+0x8c>
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	685a      	ldr	r2, [r3, #4]
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	605a      	str	r2, [r3, #4]
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	4a0a      	ldr	r2, [pc, #40]	; (8004d70 <vTaskSwitchContext+0xbc>)
 8004d48:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004d4a:	4b09      	ldr	r3, [pc, #36]	; (8004d70 <vTaskSwitchContext+0xbc>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	335c      	adds	r3, #92	; 0x5c
 8004d50:	4a08      	ldr	r2, [pc, #32]	; (8004d74 <vTaskSwitchContext+0xc0>)
 8004d52:	6013      	str	r3, [r2, #0]
}
 8004d54:	bf00      	nop
 8004d56:	371c      	adds	r7, #28
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bc80      	pop	{r7}
 8004d5c:	4770      	bx	lr
 8004d5e:	bf00      	nop
 8004d60:	20000bd4 	.word	0x20000bd4
 8004d64:	20000bc0 	.word	0x20000bc0
 8004d68:	20000bb4 	.word	0x20000bb4
 8004d6c:	20000ab0 	.word	0x20000ab0
 8004d70:	20000aac 	.word	0x20000aac
 8004d74:	20000018 	.word	0x20000018

08004d78 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004d80:	f000 f852 	bl	8004e28 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004d84:	4b06      	ldr	r3, [pc, #24]	; (8004da0 <prvIdleTask+0x28>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d9f9      	bls.n	8004d80 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004d8c:	4b05      	ldr	r3, [pc, #20]	; (8004da4 <prvIdleTask+0x2c>)
 8004d8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d92:	601a      	str	r2, [r3, #0]
 8004d94:	f3bf 8f4f 	dsb	sy
 8004d98:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004d9c:	e7f0      	b.n	8004d80 <prvIdleTask+0x8>
 8004d9e:	bf00      	nop
 8004da0:	20000ab0 	.word	0x20000ab0
 8004da4:	e000ed04 	.word	0xe000ed04

08004da8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004dae:	2300      	movs	r3, #0
 8004db0:	607b      	str	r3, [r7, #4]
 8004db2:	e00c      	b.n	8004dce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	4613      	mov	r3, r2
 8004db8:	009b      	lsls	r3, r3, #2
 8004dba:	4413      	add	r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	4a12      	ldr	r2, [pc, #72]	; (8004e08 <prvInitialiseTaskLists+0x60>)
 8004dc0:	4413      	add	r3, r2
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f7ff fb20 	bl	8004408 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	3301      	adds	r3, #1
 8004dcc:	607b      	str	r3, [r7, #4]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2b06      	cmp	r3, #6
 8004dd2:	d9ef      	bls.n	8004db4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004dd4:	480d      	ldr	r0, [pc, #52]	; (8004e0c <prvInitialiseTaskLists+0x64>)
 8004dd6:	f7ff fb17 	bl	8004408 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004dda:	480d      	ldr	r0, [pc, #52]	; (8004e10 <prvInitialiseTaskLists+0x68>)
 8004ddc:	f7ff fb14 	bl	8004408 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004de0:	480c      	ldr	r0, [pc, #48]	; (8004e14 <prvInitialiseTaskLists+0x6c>)
 8004de2:	f7ff fb11 	bl	8004408 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004de6:	480c      	ldr	r0, [pc, #48]	; (8004e18 <prvInitialiseTaskLists+0x70>)
 8004de8:	f7ff fb0e 	bl	8004408 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004dec:	480b      	ldr	r0, [pc, #44]	; (8004e1c <prvInitialiseTaskLists+0x74>)
 8004dee:	f7ff fb0b 	bl	8004408 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004df2:	4b0b      	ldr	r3, [pc, #44]	; (8004e20 <prvInitialiseTaskLists+0x78>)
 8004df4:	4a05      	ldr	r2, [pc, #20]	; (8004e0c <prvInitialiseTaskLists+0x64>)
 8004df6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004df8:	4b0a      	ldr	r3, [pc, #40]	; (8004e24 <prvInitialiseTaskLists+0x7c>)
 8004dfa:	4a05      	ldr	r2, [pc, #20]	; (8004e10 <prvInitialiseTaskLists+0x68>)
 8004dfc:	601a      	str	r2, [r3, #0]
}
 8004dfe:	bf00      	nop
 8004e00:	3708      	adds	r7, #8
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	bf00      	nop
 8004e08:	20000ab0 	.word	0x20000ab0
 8004e0c:	20000b3c 	.word	0x20000b3c
 8004e10:	20000b50 	.word	0x20000b50
 8004e14:	20000b6c 	.word	0x20000b6c
 8004e18:	20000b80 	.word	0x20000b80
 8004e1c:	20000b98 	.word	0x20000b98
 8004e20:	20000b64 	.word	0x20000b64
 8004e24:	20000b68 	.word	0x20000b68

08004e28 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004e2e:	e019      	b.n	8004e64 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004e30:	f000 f9d4 	bl	80051dc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004e34:	4b10      	ldr	r3, [pc, #64]	; (8004e78 <prvCheckTasksWaitingTermination+0x50>)
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	3304      	adds	r3, #4
 8004e40:	4618      	mov	r0, r3
 8004e42:	f7ff fb67 	bl	8004514 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004e46:	4b0d      	ldr	r3, [pc, #52]	; (8004e7c <prvCheckTasksWaitingTermination+0x54>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	4a0b      	ldr	r2, [pc, #44]	; (8004e7c <prvCheckTasksWaitingTermination+0x54>)
 8004e4e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004e50:	4b0b      	ldr	r3, [pc, #44]	; (8004e80 <prvCheckTasksWaitingTermination+0x58>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	3b01      	subs	r3, #1
 8004e56:	4a0a      	ldr	r2, [pc, #40]	; (8004e80 <prvCheckTasksWaitingTermination+0x58>)
 8004e58:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004e5a:	f000 f9ef 	bl	800523c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f000 f810 	bl	8004e84 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004e64:	4b06      	ldr	r3, [pc, #24]	; (8004e80 <prvCheckTasksWaitingTermination+0x58>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d1e1      	bne.n	8004e30 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004e6c:	bf00      	nop
 8004e6e:	bf00      	nop
 8004e70:	3708      	adds	r7, #8
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	20000b80 	.word	0x20000b80
 8004e7c:	20000bac 	.word	0x20000bac
 8004e80:	20000b94 	.word	0x20000b94

08004e84 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b084      	sub	sp, #16
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	335c      	adds	r3, #92	; 0x5c
 8004e90:	4618      	mov	r0, r3
 8004e92:	f000 fc79 	bl	8005788 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d108      	bne.n	8004eb2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f000 fb1f 	bl	80054e8 <vPortFree>
				vPortFree( pxTCB );
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 fb1c 	bl	80054e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004eb0:	e018      	b.n	8004ee4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d103      	bne.n	8004ec4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f000 fb13 	bl	80054e8 <vPortFree>
	}
 8004ec2:	e00f      	b.n	8004ee4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8004eca:	2b02      	cmp	r3, #2
 8004ecc:	d00a      	beq.n	8004ee4 <prvDeleteTCB+0x60>
	__asm volatile
 8004ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ed2:	f383 8811 	msr	BASEPRI, r3
 8004ed6:	f3bf 8f6f 	isb	sy
 8004eda:	f3bf 8f4f 	dsb	sy
 8004ede:	60fb      	str	r3, [r7, #12]
}
 8004ee0:	bf00      	nop
 8004ee2:	e7fe      	b.n	8004ee2 <prvDeleteTCB+0x5e>
	}
 8004ee4:	bf00      	nop
 8004ee6:	3710      	adds	r7, #16
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ef2:	4b0e      	ldr	r3, [pc, #56]	; (8004f2c <prvResetNextTaskUnblockTime+0x40>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d101      	bne.n	8004f00 <prvResetNextTaskUnblockTime+0x14>
 8004efc:	2301      	movs	r3, #1
 8004efe:	e000      	b.n	8004f02 <prvResetNextTaskUnblockTime+0x16>
 8004f00:	2300      	movs	r3, #0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d004      	beq.n	8004f10 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004f06:	4b0a      	ldr	r3, [pc, #40]	; (8004f30 <prvResetNextTaskUnblockTime+0x44>)
 8004f08:	f04f 32ff 	mov.w	r2, #4294967295
 8004f0c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004f0e:	e008      	b.n	8004f22 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004f10:	4b06      	ldr	r3, [pc, #24]	; (8004f2c <prvResetNextTaskUnblockTime+0x40>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	4a04      	ldr	r2, [pc, #16]	; (8004f30 <prvResetNextTaskUnblockTime+0x44>)
 8004f20:	6013      	str	r3, [r2, #0]
}
 8004f22:	bf00      	nop
 8004f24:	370c      	adds	r7, #12
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bc80      	pop	{r7}
 8004f2a:	4770      	bx	lr
 8004f2c:	20000b64 	.word	0x20000b64
 8004f30:	20000bcc 	.word	0x20000bcc

08004f34 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004f3e:	4b29      	ldr	r3, [pc, #164]	; (8004fe4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f44:	4b28      	ldr	r3, [pc, #160]	; (8004fe8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	3304      	adds	r3, #4
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f7ff fae2 	bl	8004514 <uxListRemove>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d10b      	bne.n	8004f6e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004f56:	4b24      	ldr	r3, [pc, #144]	; (8004fe8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f62:	43da      	mvns	r2, r3
 8004f64:	4b21      	ldr	r3, [pc, #132]	; (8004fec <prvAddCurrentTaskToDelayedList+0xb8>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4013      	ands	r3, r2
 8004f6a:	4a20      	ldr	r2, [pc, #128]	; (8004fec <prvAddCurrentTaskToDelayedList+0xb8>)
 8004f6c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f74:	d10a      	bne.n	8004f8c <prvAddCurrentTaskToDelayedList+0x58>
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d007      	beq.n	8004f8c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f7c:	4b1a      	ldr	r3, [pc, #104]	; (8004fe8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	3304      	adds	r3, #4
 8004f82:	4619      	mov	r1, r3
 8004f84:	481a      	ldr	r0, [pc, #104]	; (8004ff0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004f86:	f7ff fa6a 	bl	800445e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004f8a:	e026      	b.n	8004fda <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4413      	add	r3, r2
 8004f92:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004f94:	4b14      	ldr	r3, [pc, #80]	; (8004fe8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	68ba      	ldr	r2, [r7, #8]
 8004f9a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004f9c:	68ba      	ldr	r2, [r7, #8]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d209      	bcs.n	8004fb8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004fa4:	4b13      	ldr	r3, [pc, #76]	; (8004ff4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	4b0f      	ldr	r3, [pc, #60]	; (8004fe8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	3304      	adds	r3, #4
 8004fae:	4619      	mov	r1, r3
 8004fb0:	4610      	mov	r0, r2
 8004fb2:	f7ff fa77 	bl	80044a4 <vListInsert>
}
 8004fb6:	e010      	b.n	8004fda <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004fb8:	4b0f      	ldr	r3, [pc, #60]	; (8004ff8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	4b0a      	ldr	r3, [pc, #40]	; (8004fe8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	3304      	adds	r3, #4
 8004fc2:	4619      	mov	r1, r3
 8004fc4:	4610      	mov	r0, r2
 8004fc6:	f7ff fa6d 	bl	80044a4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004fca:	4b0c      	ldr	r3, [pc, #48]	; (8004ffc <prvAddCurrentTaskToDelayedList+0xc8>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68ba      	ldr	r2, [r7, #8]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d202      	bcs.n	8004fda <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004fd4:	4a09      	ldr	r2, [pc, #36]	; (8004ffc <prvAddCurrentTaskToDelayedList+0xc8>)
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	6013      	str	r3, [r2, #0]
}
 8004fda:	bf00      	nop
 8004fdc:	3710      	adds	r7, #16
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	20000bb0 	.word	0x20000bb0
 8004fe8:	20000aac 	.word	0x20000aac
 8004fec:	20000bb4 	.word	0x20000bb4
 8004ff0:	20000b98 	.word	0x20000b98
 8004ff4:	20000b68 	.word	0x20000b68
 8004ff8:	20000b64 	.word	0x20000b64
 8004ffc:	20000bcc 	.word	0x20000bcc

08005000 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005000:	b480      	push	{r7}
 8005002:	b085      	sub	sp, #20
 8005004:	af00      	add	r7, sp, #0
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	3b04      	subs	r3, #4
 8005010:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005018:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	3b04      	subs	r3, #4
 800501e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	f023 0201 	bic.w	r2, r3, #1
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	3b04      	subs	r3, #4
 800502e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005030:	4a08      	ldr	r2, [pc, #32]	; (8005054 <pxPortInitialiseStack+0x54>)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	3b14      	subs	r3, #20
 800503a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	3b20      	subs	r3, #32
 8005046:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005048:	68fb      	ldr	r3, [r7, #12]
}
 800504a:	4618      	mov	r0, r3
 800504c:	3714      	adds	r7, #20
 800504e:	46bd      	mov	sp, r7
 8005050:	bc80      	pop	{r7}
 8005052:	4770      	bx	lr
 8005054:	08005059 	.word	0x08005059

08005058 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005058:	b480      	push	{r7}
 800505a:	b085      	sub	sp, #20
 800505c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800505e:	2300      	movs	r3, #0
 8005060:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005062:	4b12      	ldr	r3, [pc, #72]	; (80050ac <prvTaskExitError+0x54>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800506a:	d00a      	beq.n	8005082 <prvTaskExitError+0x2a>
	__asm volatile
 800506c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005070:	f383 8811 	msr	BASEPRI, r3
 8005074:	f3bf 8f6f 	isb	sy
 8005078:	f3bf 8f4f 	dsb	sy
 800507c:	60fb      	str	r3, [r7, #12]
}
 800507e:	bf00      	nop
 8005080:	e7fe      	b.n	8005080 <prvTaskExitError+0x28>
	__asm volatile
 8005082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005086:	f383 8811 	msr	BASEPRI, r3
 800508a:	f3bf 8f6f 	isb	sy
 800508e:	f3bf 8f4f 	dsb	sy
 8005092:	60bb      	str	r3, [r7, #8]
}
 8005094:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005096:	bf00      	nop
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d0fc      	beq.n	8005098 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800509e:	bf00      	nop
 80050a0:	bf00      	nop
 80050a2:	3714      	adds	r7, #20
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bc80      	pop	{r7}
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	20000014 	.word	0x20000014

080050b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80050b0:	4b07      	ldr	r3, [pc, #28]	; (80050d0 <pxCurrentTCBConst2>)
 80050b2:	6819      	ldr	r1, [r3, #0]
 80050b4:	6808      	ldr	r0, [r1, #0]
 80050b6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80050ba:	f380 8809 	msr	PSP, r0
 80050be:	f3bf 8f6f 	isb	sy
 80050c2:	f04f 0000 	mov.w	r0, #0
 80050c6:	f380 8811 	msr	BASEPRI, r0
 80050ca:	f04e 0e0d 	orr.w	lr, lr, #13
 80050ce:	4770      	bx	lr

080050d0 <pxCurrentTCBConst2>:
 80050d0:	20000aac 	.word	0x20000aac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80050d4:	bf00      	nop
 80050d6:	bf00      	nop

080050d8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80050d8:	4806      	ldr	r0, [pc, #24]	; (80050f4 <prvPortStartFirstTask+0x1c>)
 80050da:	6800      	ldr	r0, [r0, #0]
 80050dc:	6800      	ldr	r0, [r0, #0]
 80050de:	f380 8808 	msr	MSP, r0
 80050e2:	b662      	cpsie	i
 80050e4:	b661      	cpsie	f
 80050e6:	f3bf 8f4f 	dsb	sy
 80050ea:	f3bf 8f6f 	isb	sy
 80050ee:	df00      	svc	0
 80050f0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80050f2:	bf00      	nop
 80050f4:	e000ed08 	.word	0xe000ed08

080050f8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b084      	sub	sp, #16
 80050fc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80050fe:	4b32      	ldr	r3, [pc, #200]	; (80051c8 <xPortStartScheduler+0xd0>)
 8005100:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	781b      	ldrb	r3, [r3, #0]
 8005106:	b2db      	uxtb	r3, r3
 8005108:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	22ff      	movs	r2, #255	; 0xff
 800510e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	781b      	ldrb	r3, [r3, #0]
 8005114:	b2db      	uxtb	r3, r3
 8005116:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005118:	78fb      	ldrb	r3, [r7, #3]
 800511a:	b2db      	uxtb	r3, r3
 800511c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005120:	b2da      	uxtb	r2, r3
 8005122:	4b2a      	ldr	r3, [pc, #168]	; (80051cc <xPortStartScheduler+0xd4>)
 8005124:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005126:	4b2a      	ldr	r3, [pc, #168]	; (80051d0 <xPortStartScheduler+0xd8>)
 8005128:	2207      	movs	r2, #7
 800512a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800512c:	e009      	b.n	8005142 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800512e:	4b28      	ldr	r3, [pc, #160]	; (80051d0 <xPortStartScheduler+0xd8>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	3b01      	subs	r3, #1
 8005134:	4a26      	ldr	r2, [pc, #152]	; (80051d0 <xPortStartScheduler+0xd8>)
 8005136:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005138:	78fb      	ldrb	r3, [r7, #3]
 800513a:	b2db      	uxtb	r3, r3
 800513c:	005b      	lsls	r3, r3, #1
 800513e:	b2db      	uxtb	r3, r3
 8005140:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005142:	78fb      	ldrb	r3, [r7, #3]
 8005144:	b2db      	uxtb	r3, r3
 8005146:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800514a:	2b80      	cmp	r3, #128	; 0x80
 800514c:	d0ef      	beq.n	800512e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800514e:	4b20      	ldr	r3, [pc, #128]	; (80051d0 <xPortStartScheduler+0xd8>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f1c3 0307 	rsb	r3, r3, #7
 8005156:	2b04      	cmp	r3, #4
 8005158:	d00a      	beq.n	8005170 <xPortStartScheduler+0x78>
	__asm volatile
 800515a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800515e:	f383 8811 	msr	BASEPRI, r3
 8005162:	f3bf 8f6f 	isb	sy
 8005166:	f3bf 8f4f 	dsb	sy
 800516a:	60bb      	str	r3, [r7, #8]
}
 800516c:	bf00      	nop
 800516e:	e7fe      	b.n	800516e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005170:	4b17      	ldr	r3, [pc, #92]	; (80051d0 <xPortStartScheduler+0xd8>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	021b      	lsls	r3, r3, #8
 8005176:	4a16      	ldr	r2, [pc, #88]	; (80051d0 <xPortStartScheduler+0xd8>)
 8005178:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800517a:	4b15      	ldr	r3, [pc, #84]	; (80051d0 <xPortStartScheduler+0xd8>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005182:	4a13      	ldr	r2, [pc, #76]	; (80051d0 <xPortStartScheduler+0xd8>)
 8005184:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	b2da      	uxtb	r2, r3
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800518e:	4b11      	ldr	r3, [pc, #68]	; (80051d4 <xPortStartScheduler+0xdc>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a10      	ldr	r2, [pc, #64]	; (80051d4 <xPortStartScheduler+0xdc>)
 8005194:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005198:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800519a:	4b0e      	ldr	r3, [pc, #56]	; (80051d4 <xPortStartScheduler+0xdc>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a0d      	ldr	r2, [pc, #52]	; (80051d4 <xPortStartScheduler+0xdc>)
 80051a0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80051a4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80051a6:	f000 f8b9 	bl	800531c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80051aa:	4b0b      	ldr	r3, [pc, #44]	; (80051d8 <xPortStartScheduler+0xe0>)
 80051ac:	2200      	movs	r2, #0
 80051ae:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80051b0:	f7ff ff92 	bl	80050d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80051b4:	f7ff fd7e 	bl	8004cb4 <vTaskSwitchContext>
	prvTaskExitError();
 80051b8:	f7ff ff4e 	bl	8005058 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80051bc:	2300      	movs	r3, #0
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3710      	adds	r7, #16
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	e000e400 	.word	0xe000e400
 80051cc:	20000bd8 	.word	0x20000bd8
 80051d0:	20000bdc 	.word	0x20000bdc
 80051d4:	e000ed20 	.word	0xe000ed20
 80051d8:	20000014 	.word	0x20000014

080051dc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
	__asm volatile
 80051e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e6:	f383 8811 	msr	BASEPRI, r3
 80051ea:	f3bf 8f6f 	isb	sy
 80051ee:	f3bf 8f4f 	dsb	sy
 80051f2:	607b      	str	r3, [r7, #4]
}
 80051f4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80051f6:	4b0f      	ldr	r3, [pc, #60]	; (8005234 <vPortEnterCritical+0x58>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	3301      	adds	r3, #1
 80051fc:	4a0d      	ldr	r2, [pc, #52]	; (8005234 <vPortEnterCritical+0x58>)
 80051fe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005200:	4b0c      	ldr	r3, [pc, #48]	; (8005234 <vPortEnterCritical+0x58>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2b01      	cmp	r3, #1
 8005206:	d10f      	bne.n	8005228 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005208:	4b0b      	ldr	r3, [pc, #44]	; (8005238 <vPortEnterCritical+0x5c>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	b2db      	uxtb	r3, r3
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00a      	beq.n	8005228 <vPortEnterCritical+0x4c>
	__asm volatile
 8005212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005216:	f383 8811 	msr	BASEPRI, r3
 800521a:	f3bf 8f6f 	isb	sy
 800521e:	f3bf 8f4f 	dsb	sy
 8005222:	603b      	str	r3, [r7, #0]
}
 8005224:	bf00      	nop
 8005226:	e7fe      	b.n	8005226 <vPortEnterCritical+0x4a>
	}
}
 8005228:	bf00      	nop
 800522a:	370c      	adds	r7, #12
 800522c:	46bd      	mov	sp, r7
 800522e:	bc80      	pop	{r7}
 8005230:	4770      	bx	lr
 8005232:	bf00      	nop
 8005234:	20000014 	.word	0x20000014
 8005238:	e000ed04 	.word	0xe000ed04

0800523c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005242:	4b11      	ldr	r3, [pc, #68]	; (8005288 <vPortExitCritical+0x4c>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d10a      	bne.n	8005260 <vPortExitCritical+0x24>
	__asm volatile
 800524a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800524e:	f383 8811 	msr	BASEPRI, r3
 8005252:	f3bf 8f6f 	isb	sy
 8005256:	f3bf 8f4f 	dsb	sy
 800525a:	607b      	str	r3, [r7, #4]
}
 800525c:	bf00      	nop
 800525e:	e7fe      	b.n	800525e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005260:	4b09      	ldr	r3, [pc, #36]	; (8005288 <vPortExitCritical+0x4c>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	3b01      	subs	r3, #1
 8005266:	4a08      	ldr	r2, [pc, #32]	; (8005288 <vPortExitCritical+0x4c>)
 8005268:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800526a:	4b07      	ldr	r3, [pc, #28]	; (8005288 <vPortExitCritical+0x4c>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d105      	bne.n	800527e <vPortExitCritical+0x42>
 8005272:	2300      	movs	r3, #0
 8005274:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800527c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800527e:	bf00      	nop
 8005280:	370c      	adds	r7, #12
 8005282:	46bd      	mov	sp, r7
 8005284:	bc80      	pop	{r7}
 8005286:	4770      	bx	lr
 8005288:	20000014 	.word	0x20000014
 800528c:	00000000 	.word	0x00000000

08005290 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005290:	f3ef 8009 	mrs	r0, PSP
 8005294:	f3bf 8f6f 	isb	sy
 8005298:	4b0d      	ldr	r3, [pc, #52]	; (80052d0 <pxCurrentTCBConst>)
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80052a0:	6010      	str	r0, [r2, #0]
 80052a2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80052a6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80052aa:	f380 8811 	msr	BASEPRI, r0
 80052ae:	f7ff fd01 	bl	8004cb4 <vTaskSwitchContext>
 80052b2:	f04f 0000 	mov.w	r0, #0
 80052b6:	f380 8811 	msr	BASEPRI, r0
 80052ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80052be:	6819      	ldr	r1, [r3, #0]
 80052c0:	6808      	ldr	r0, [r1, #0]
 80052c2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80052c6:	f380 8809 	msr	PSP, r0
 80052ca:	f3bf 8f6f 	isb	sy
 80052ce:	4770      	bx	lr

080052d0 <pxCurrentTCBConst>:
 80052d0:	20000aac 	.word	0x20000aac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80052d4:	bf00      	nop
 80052d6:	bf00      	nop

080052d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0
	__asm volatile
 80052de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052e2:	f383 8811 	msr	BASEPRI, r3
 80052e6:	f3bf 8f6f 	isb	sy
 80052ea:	f3bf 8f4f 	dsb	sy
 80052ee:	607b      	str	r3, [r7, #4]
}
 80052f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80052f2:	f7ff fc21 	bl	8004b38 <xTaskIncrementTick>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d003      	beq.n	8005304 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80052fc:	4b06      	ldr	r3, [pc, #24]	; (8005318 <SysTick_Handler+0x40>)
 80052fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005302:	601a      	str	r2, [r3, #0]
 8005304:	2300      	movs	r3, #0
 8005306:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	f383 8811 	msr	BASEPRI, r3
}
 800530e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005310:	bf00      	nop
 8005312:	3708      	adds	r7, #8
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}
 8005318:	e000ed04 	.word	0xe000ed04

0800531c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800531c:	b480      	push	{r7}
 800531e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005320:	4b0a      	ldr	r3, [pc, #40]	; (800534c <vPortSetupTimerInterrupt+0x30>)
 8005322:	2200      	movs	r2, #0
 8005324:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005326:	4b0a      	ldr	r3, [pc, #40]	; (8005350 <vPortSetupTimerInterrupt+0x34>)
 8005328:	2200      	movs	r2, #0
 800532a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800532c:	4b09      	ldr	r3, [pc, #36]	; (8005354 <vPortSetupTimerInterrupt+0x38>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a09      	ldr	r2, [pc, #36]	; (8005358 <vPortSetupTimerInterrupt+0x3c>)
 8005332:	fba2 2303 	umull	r2, r3, r2, r3
 8005336:	099b      	lsrs	r3, r3, #6
 8005338:	4a08      	ldr	r2, [pc, #32]	; (800535c <vPortSetupTimerInterrupt+0x40>)
 800533a:	3b01      	subs	r3, #1
 800533c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800533e:	4b03      	ldr	r3, [pc, #12]	; (800534c <vPortSetupTimerInterrupt+0x30>)
 8005340:	2207      	movs	r2, #7
 8005342:	601a      	str	r2, [r3, #0]
}
 8005344:	bf00      	nop
 8005346:	46bd      	mov	sp, r7
 8005348:	bc80      	pop	{r7}
 800534a:	4770      	bx	lr
 800534c:	e000e010 	.word	0xe000e010
 8005350:	e000e018 	.word	0xe000e018
 8005354:	20000008 	.word	0x20000008
 8005358:	10624dd3 	.word	0x10624dd3
 800535c:	e000e014 	.word	0xe000e014

08005360 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b08a      	sub	sp, #40	; 0x28
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005368:	2300      	movs	r3, #0
 800536a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800536c:	f7ff fb3a 	bl	80049e4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005370:	4b58      	ldr	r3, [pc, #352]	; (80054d4 <pvPortMalloc+0x174>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d101      	bne.n	800537c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005378:	f000 f910 	bl	800559c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800537c:	4b56      	ldr	r3, [pc, #344]	; (80054d8 <pvPortMalloc+0x178>)
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4013      	ands	r3, r2
 8005384:	2b00      	cmp	r3, #0
 8005386:	f040 808e 	bne.w	80054a6 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d01d      	beq.n	80053cc <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005390:	2208      	movs	r2, #8
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4413      	add	r3, r2
 8005396:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f003 0307 	and.w	r3, r3, #7
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d014      	beq.n	80053cc <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f023 0307 	bic.w	r3, r3, #7
 80053a8:	3308      	adds	r3, #8
 80053aa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f003 0307 	and.w	r3, r3, #7
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00a      	beq.n	80053cc <pvPortMalloc+0x6c>
	__asm volatile
 80053b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ba:	f383 8811 	msr	BASEPRI, r3
 80053be:	f3bf 8f6f 	isb	sy
 80053c2:	f3bf 8f4f 	dsb	sy
 80053c6:	617b      	str	r3, [r7, #20]
}
 80053c8:	bf00      	nop
 80053ca:	e7fe      	b.n	80053ca <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d069      	beq.n	80054a6 <pvPortMalloc+0x146>
 80053d2:	4b42      	ldr	r3, [pc, #264]	; (80054dc <pvPortMalloc+0x17c>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	429a      	cmp	r2, r3
 80053da:	d864      	bhi.n	80054a6 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80053dc:	4b40      	ldr	r3, [pc, #256]	; (80054e0 <pvPortMalloc+0x180>)
 80053de:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80053e0:	4b3f      	ldr	r3, [pc, #252]	; (80054e0 <pvPortMalloc+0x180>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80053e6:	e004      	b.n	80053f2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80053e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ea:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80053ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80053f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d903      	bls.n	8005404 <pvPortMalloc+0xa4>
 80053fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1f1      	bne.n	80053e8 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005404:	4b33      	ldr	r3, [pc, #204]	; (80054d4 <pvPortMalloc+0x174>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800540a:	429a      	cmp	r2, r3
 800540c:	d04b      	beq.n	80054a6 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800540e:	6a3b      	ldr	r3, [r7, #32]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	2208      	movs	r2, #8
 8005414:	4413      	add	r3, r2
 8005416:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	6a3b      	ldr	r3, [r7, #32]
 800541e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005422:	685a      	ldr	r2, [r3, #4]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	1ad2      	subs	r2, r2, r3
 8005428:	2308      	movs	r3, #8
 800542a:	005b      	lsls	r3, r3, #1
 800542c:	429a      	cmp	r2, r3
 800542e:	d91f      	bls.n	8005470 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005430:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4413      	add	r3, r2
 8005436:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005438:	69bb      	ldr	r3, [r7, #24]
 800543a:	f003 0307 	and.w	r3, r3, #7
 800543e:	2b00      	cmp	r3, #0
 8005440:	d00a      	beq.n	8005458 <pvPortMalloc+0xf8>
	__asm volatile
 8005442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005446:	f383 8811 	msr	BASEPRI, r3
 800544a:	f3bf 8f6f 	isb	sy
 800544e:	f3bf 8f4f 	dsb	sy
 8005452:	613b      	str	r3, [r7, #16]
}
 8005454:	bf00      	nop
 8005456:	e7fe      	b.n	8005456 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545a:	685a      	ldr	r2, [r3, #4]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	1ad2      	subs	r2, r2, r3
 8005460:	69bb      	ldr	r3, [r7, #24]
 8005462:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800546a:	69b8      	ldr	r0, [r7, #24]
 800546c:	f000 f8f8 	bl	8005660 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005470:	4b1a      	ldr	r3, [pc, #104]	; (80054dc <pvPortMalloc+0x17c>)
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	4a18      	ldr	r2, [pc, #96]	; (80054dc <pvPortMalloc+0x17c>)
 800547c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800547e:	4b17      	ldr	r3, [pc, #92]	; (80054dc <pvPortMalloc+0x17c>)
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	4b18      	ldr	r3, [pc, #96]	; (80054e4 <pvPortMalloc+0x184>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	429a      	cmp	r2, r3
 8005488:	d203      	bcs.n	8005492 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800548a:	4b14      	ldr	r3, [pc, #80]	; (80054dc <pvPortMalloc+0x17c>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a15      	ldr	r2, [pc, #84]	; (80054e4 <pvPortMalloc+0x184>)
 8005490:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005494:	685a      	ldr	r2, [r3, #4]
 8005496:	4b10      	ldr	r3, [pc, #64]	; (80054d8 <pvPortMalloc+0x178>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	431a      	orrs	r2, r3
 800549c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800549e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80054a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a2:	2200      	movs	r2, #0
 80054a4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80054a6:	f7ff faab 	bl	8004a00 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80054aa:	69fb      	ldr	r3, [r7, #28]
 80054ac:	f003 0307 	and.w	r3, r3, #7
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d00a      	beq.n	80054ca <pvPortMalloc+0x16a>
	__asm volatile
 80054b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054b8:	f383 8811 	msr	BASEPRI, r3
 80054bc:	f3bf 8f6f 	isb	sy
 80054c0:	f3bf 8f4f 	dsb	sy
 80054c4:	60fb      	str	r3, [r7, #12]
}
 80054c6:	bf00      	nop
 80054c8:	e7fe      	b.n	80054c8 <pvPortMalloc+0x168>
	return pvReturn;
 80054ca:	69fb      	ldr	r3, [r7, #28]
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3728      	adds	r7, #40	; 0x28
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	20003be8 	.word	0x20003be8
 80054d8:	20003bf4 	.word	0x20003bf4
 80054dc:	20003bec 	.word	0x20003bec
 80054e0:	20003be0 	.word	0x20003be0
 80054e4:	20003bf0 	.word	0x20003bf0

080054e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b086      	sub	sp, #24
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d048      	beq.n	800558c <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80054fa:	2308      	movs	r3, #8
 80054fc:	425b      	negs	r3, r3
 80054fe:	697a      	ldr	r2, [r7, #20]
 8005500:	4413      	add	r3, r2
 8005502:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	685a      	ldr	r2, [r3, #4]
 800550c:	4b21      	ldr	r3, [pc, #132]	; (8005594 <vPortFree+0xac>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4013      	ands	r3, r2
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10a      	bne.n	800552c <vPortFree+0x44>
	__asm volatile
 8005516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800551a:	f383 8811 	msr	BASEPRI, r3
 800551e:	f3bf 8f6f 	isb	sy
 8005522:	f3bf 8f4f 	dsb	sy
 8005526:	60fb      	str	r3, [r7, #12]
}
 8005528:	bf00      	nop
 800552a:	e7fe      	b.n	800552a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d00a      	beq.n	800554a <vPortFree+0x62>
	__asm volatile
 8005534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005538:	f383 8811 	msr	BASEPRI, r3
 800553c:	f3bf 8f6f 	isb	sy
 8005540:	f3bf 8f4f 	dsb	sy
 8005544:	60bb      	str	r3, [r7, #8]
}
 8005546:	bf00      	nop
 8005548:	e7fe      	b.n	8005548 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	685a      	ldr	r2, [r3, #4]
 800554e:	4b11      	ldr	r3, [pc, #68]	; (8005594 <vPortFree+0xac>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4013      	ands	r3, r2
 8005554:	2b00      	cmp	r3, #0
 8005556:	d019      	beq.n	800558c <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d115      	bne.n	800558c <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	685a      	ldr	r2, [r3, #4]
 8005564:	4b0b      	ldr	r3, [pc, #44]	; (8005594 <vPortFree+0xac>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	43db      	mvns	r3, r3
 800556a:	401a      	ands	r2, r3
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005570:	f7ff fa38 	bl	80049e4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	685a      	ldr	r2, [r3, #4]
 8005578:	4b07      	ldr	r3, [pc, #28]	; (8005598 <vPortFree+0xb0>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4413      	add	r3, r2
 800557e:	4a06      	ldr	r2, [pc, #24]	; (8005598 <vPortFree+0xb0>)
 8005580:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005582:	6938      	ldr	r0, [r7, #16]
 8005584:	f000 f86c 	bl	8005660 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005588:	f7ff fa3a 	bl	8004a00 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800558c:	bf00      	nop
 800558e:	3718      	adds	r7, #24
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}
 8005594:	20003bf4 	.word	0x20003bf4
 8005598:	20003bec 	.word	0x20003bec

0800559c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800559c:	b480      	push	{r7}
 800559e:	b085      	sub	sp, #20
 80055a0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80055a2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80055a6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80055a8:	4b27      	ldr	r3, [pc, #156]	; (8005648 <prvHeapInit+0xac>)
 80055aa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f003 0307 	and.w	r3, r3, #7
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d00c      	beq.n	80055d0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	3307      	adds	r3, #7
 80055ba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f023 0307 	bic.w	r3, r3, #7
 80055c2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80055c4:	68ba      	ldr	r2, [r7, #8]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	4a1f      	ldr	r2, [pc, #124]	; (8005648 <prvHeapInit+0xac>)
 80055cc:	4413      	add	r3, r2
 80055ce:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80055d4:	4a1d      	ldr	r2, [pc, #116]	; (800564c <prvHeapInit+0xb0>)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80055da:	4b1c      	ldr	r3, [pc, #112]	; (800564c <prvHeapInit+0xb0>)
 80055dc:	2200      	movs	r2, #0
 80055de:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	68ba      	ldr	r2, [r7, #8]
 80055e4:	4413      	add	r3, r2
 80055e6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80055e8:	2208      	movs	r2, #8
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	1a9b      	subs	r3, r3, r2
 80055ee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f023 0307 	bic.w	r3, r3, #7
 80055f6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	4a15      	ldr	r2, [pc, #84]	; (8005650 <prvHeapInit+0xb4>)
 80055fc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80055fe:	4b14      	ldr	r3, [pc, #80]	; (8005650 <prvHeapInit+0xb4>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	2200      	movs	r2, #0
 8005604:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005606:	4b12      	ldr	r3, [pc, #72]	; (8005650 <prvHeapInit+0xb4>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2200      	movs	r2, #0
 800560c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	68fa      	ldr	r2, [r7, #12]
 8005616:	1ad2      	subs	r2, r2, r3
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800561c:	4b0c      	ldr	r3, [pc, #48]	; (8005650 <prvHeapInit+0xb4>)
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	4a0a      	ldr	r2, [pc, #40]	; (8005654 <prvHeapInit+0xb8>)
 800562a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	4a09      	ldr	r2, [pc, #36]	; (8005658 <prvHeapInit+0xbc>)
 8005632:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005634:	4b09      	ldr	r3, [pc, #36]	; (800565c <prvHeapInit+0xc0>)
 8005636:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800563a:	601a      	str	r2, [r3, #0]
}
 800563c:	bf00      	nop
 800563e:	3714      	adds	r7, #20
 8005640:	46bd      	mov	sp, r7
 8005642:	bc80      	pop	{r7}
 8005644:	4770      	bx	lr
 8005646:	bf00      	nop
 8005648:	20000be0 	.word	0x20000be0
 800564c:	20003be0 	.word	0x20003be0
 8005650:	20003be8 	.word	0x20003be8
 8005654:	20003bf0 	.word	0x20003bf0
 8005658:	20003bec 	.word	0x20003bec
 800565c:	20003bf4 	.word	0x20003bf4

08005660 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005660:	b480      	push	{r7}
 8005662:	b085      	sub	sp, #20
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005668:	4b27      	ldr	r3, [pc, #156]	; (8005708 <prvInsertBlockIntoFreeList+0xa8>)
 800566a:	60fb      	str	r3, [r7, #12]
 800566c:	e002      	b.n	8005674 <prvInsertBlockIntoFreeList+0x14>
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	60fb      	str	r3, [r7, #12]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	429a      	cmp	r2, r3
 800567c:	d8f7      	bhi.n	800566e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	68ba      	ldr	r2, [r7, #8]
 8005688:	4413      	add	r3, r2
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	429a      	cmp	r2, r3
 800568e:	d108      	bne.n	80056a2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	685a      	ldr	r2, [r3, #4]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	441a      	add	r2, r3
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	441a      	add	r2, r3
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	429a      	cmp	r2, r3
 80056b4:	d118      	bne.n	80056e8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	4b14      	ldr	r3, [pc, #80]	; (800570c <prvInsertBlockIntoFreeList+0xac>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d00d      	beq.n	80056de <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	685a      	ldr	r2, [r3, #4]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	441a      	add	r2, r3
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	601a      	str	r2, [r3, #0]
 80056dc:	e008      	b.n	80056f0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80056de:	4b0b      	ldr	r3, [pc, #44]	; (800570c <prvInsertBlockIntoFreeList+0xac>)
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	601a      	str	r2, [r3, #0]
 80056e6:	e003      	b.n	80056f0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80056f0:	68fa      	ldr	r2, [r7, #12]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d002      	beq.n	80056fe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80056fe:	bf00      	nop
 8005700:	3714      	adds	r7, #20
 8005702:	46bd      	mov	sp, r7
 8005704:	bc80      	pop	{r7}
 8005706:	4770      	bx	lr
 8005708:	20003be0 	.word	0x20003be0
 800570c:	20003be8 	.word	0x20003be8

08005710 <__libc_init_array>:
 8005710:	b570      	push	{r4, r5, r6, lr}
 8005712:	2600      	movs	r6, #0
 8005714:	4d0c      	ldr	r5, [pc, #48]	; (8005748 <__libc_init_array+0x38>)
 8005716:	4c0d      	ldr	r4, [pc, #52]	; (800574c <__libc_init_array+0x3c>)
 8005718:	1b64      	subs	r4, r4, r5
 800571a:	10a4      	asrs	r4, r4, #2
 800571c:	42a6      	cmp	r6, r4
 800571e:	d109      	bne.n	8005734 <__libc_init_array+0x24>
 8005720:	f000 f8e2 	bl	80058e8 <_init>
 8005724:	2600      	movs	r6, #0
 8005726:	4d0a      	ldr	r5, [pc, #40]	; (8005750 <__libc_init_array+0x40>)
 8005728:	4c0a      	ldr	r4, [pc, #40]	; (8005754 <__libc_init_array+0x44>)
 800572a:	1b64      	subs	r4, r4, r5
 800572c:	10a4      	asrs	r4, r4, #2
 800572e:	42a6      	cmp	r6, r4
 8005730:	d105      	bne.n	800573e <__libc_init_array+0x2e>
 8005732:	bd70      	pop	{r4, r5, r6, pc}
 8005734:	f855 3b04 	ldr.w	r3, [r5], #4
 8005738:	4798      	blx	r3
 800573a:	3601      	adds	r6, #1
 800573c:	e7ee      	b.n	800571c <__libc_init_array+0xc>
 800573e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005742:	4798      	blx	r3
 8005744:	3601      	adds	r6, #1
 8005746:	e7f2      	b.n	800572e <__libc_init_array+0x1e>
 8005748:	08005eac 	.word	0x08005eac
 800574c:	08005eac 	.word	0x08005eac
 8005750:	08005eac 	.word	0x08005eac
 8005754:	08005eb0 	.word	0x08005eb0

08005758 <__retarget_lock_acquire_recursive>:
 8005758:	4770      	bx	lr

0800575a <__retarget_lock_release_recursive>:
 800575a:	4770      	bx	lr

0800575c <memset>:
 800575c:	4603      	mov	r3, r0
 800575e:	4402      	add	r2, r0
 8005760:	4293      	cmp	r3, r2
 8005762:	d100      	bne.n	8005766 <memset+0xa>
 8005764:	4770      	bx	lr
 8005766:	f803 1b01 	strb.w	r1, [r3], #1
 800576a:	e7f9      	b.n	8005760 <memset+0x4>

0800576c <cleanup_glue>:
 800576c:	b538      	push	{r3, r4, r5, lr}
 800576e:	460c      	mov	r4, r1
 8005770:	6809      	ldr	r1, [r1, #0]
 8005772:	4605      	mov	r5, r0
 8005774:	b109      	cbz	r1, 800577a <cleanup_glue+0xe>
 8005776:	f7ff fff9 	bl	800576c <cleanup_glue>
 800577a:	4621      	mov	r1, r4
 800577c:	4628      	mov	r0, r5
 800577e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005782:	f000 b869 	b.w	8005858 <_free_r>
	...

08005788 <_reclaim_reent>:
 8005788:	4b2c      	ldr	r3, [pc, #176]	; (800583c <_reclaim_reent+0xb4>)
 800578a:	b570      	push	{r4, r5, r6, lr}
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4604      	mov	r4, r0
 8005790:	4283      	cmp	r3, r0
 8005792:	d051      	beq.n	8005838 <_reclaim_reent+0xb0>
 8005794:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005796:	b143      	cbz	r3, 80057aa <_reclaim_reent+0x22>
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d14a      	bne.n	8005834 <_reclaim_reent+0xac>
 800579e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057a0:	6819      	ldr	r1, [r3, #0]
 80057a2:	b111      	cbz	r1, 80057aa <_reclaim_reent+0x22>
 80057a4:	4620      	mov	r0, r4
 80057a6:	f000 f857 	bl	8005858 <_free_r>
 80057aa:	6961      	ldr	r1, [r4, #20]
 80057ac:	b111      	cbz	r1, 80057b4 <_reclaim_reent+0x2c>
 80057ae:	4620      	mov	r0, r4
 80057b0:	f000 f852 	bl	8005858 <_free_r>
 80057b4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80057b6:	b111      	cbz	r1, 80057be <_reclaim_reent+0x36>
 80057b8:	4620      	mov	r0, r4
 80057ba:	f000 f84d 	bl	8005858 <_free_r>
 80057be:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80057c0:	b111      	cbz	r1, 80057c8 <_reclaim_reent+0x40>
 80057c2:	4620      	mov	r0, r4
 80057c4:	f000 f848 	bl	8005858 <_free_r>
 80057c8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80057ca:	b111      	cbz	r1, 80057d2 <_reclaim_reent+0x4a>
 80057cc:	4620      	mov	r0, r4
 80057ce:	f000 f843 	bl	8005858 <_free_r>
 80057d2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80057d4:	b111      	cbz	r1, 80057dc <_reclaim_reent+0x54>
 80057d6:	4620      	mov	r0, r4
 80057d8:	f000 f83e 	bl	8005858 <_free_r>
 80057dc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80057de:	b111      	cbz	r1, 80057e6 <_reclaim_reent+0x5e>
 80057e0:	4620      	mov	r0, r4
 80057e2:	f000 f839 	bl	8005858 <_free_r>
 80057e6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80057e8:	b111      	cbz	r1, 80057f0 <_reclaim_reent+0x68>
 80057ea:	4620      	mov	r0, r4
 80057ec:	f000 f834 	bl	8005858 <_free_r>
 80057f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80057f2:	b111      	cbz	r1, 80057fa <_reclaim_reent+0x72>
 80057f4:	4620      	mov	r0, r4
 80057f6:	f000 f82f 	bl	8005858 <_free_r>
 80057fa:	69a3      	ldr	r3, [r4, #24]
 80057fc:	b1e3      	cbz	r3, 8005838 <_reclaim_reent+0xb0>
 80057fe:	4620      	mov	r0, r4
 8005800:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005802:	4798      	blx	r3
 8005804:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005806:	b1b9      	cbz	r1, 8005838 <_reclaim_reent+0xb0>
 8005808:	4620      	mov	r0, r4
 800580a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800580e:	f7ff bfad 	b.w	800576c <cleanup_glue>
 8005812:	5949      	ldr	r1, [r1, r5]
 8005814:	b941      	cbnz	r1, 8005828 <_reclaim_reent+0xa0>
 8005816:	3504      	adds	r5, #4
 8005818:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800581a:	2d80      	cmp	r5, #128	; 0x80
 800581c:	68d9      	ldr	r1, [r3, #12]
 800581e:	d1f8      	bne.n	8005812 <_reclaim_reent+0x8a>
 8005820:	4620      	mov	r0, r4
 8005822:	f000 f819 	bl	8005858 <_free_r>
 8005826:	e7ba      	b.n	800579e <_reclaim_reent+0x16>
 8005828:	680e      	ldr	r6, [r1, #0]
 800582a:	4620      	mov	r0, r4
 800582c:	f000 f814 	bl	8005858 <_free_r>
 8005830:	4631      	mov	r1, r6
 8005832:	e7ef      	b.n	8005814 <_reclaim_reent+0x8c>
 8005834:	2500      	movs	r5, #0
 8005836:	e7ef      	b.n	8005818 <_reclaim_reent+0x90>
 8005838:	bd70      	pop	{r4, r5, r6, pc}
 800583a:	bf00      	nop
 800583c:	20000018 	.word	0x20000018

08005840 <__malloc_lock>:
 8005840:	4801      	ldr	r0, [pc, #4]	; (8005848 <__malloc_lock+0x8>)
 8005842:	f7ff bf89 	b.w	8005758 <__retarget_lock_acquire_recursive>
 8005846:	bf00      	nop
 8005848:	20003bf8 	.word	0x20003bf8

0800584c <__malloc_unlock>:
 800584c:	4801      	ldr	r0, [pc, #4]	; (8005854 <__malloc_unlock+0x8>)
 800584e:	f7ff bf84 	b.w	800575a <__retarget_lock_release_recursive>
 8005852:	bf00      	nop
 8005854:	20003bf8 	.word	0x20003bf8

08005858 <_free_r>:
 8005858:	b538      	push	{r3, r4, r5, lr}
 800585a:	4605      	mov	r5, r0
 800585c:	2900      	cmp	r1, #0
 800585e:	d040      	beq.n	80058e2 <_free_r+0x8a>
 8005860:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005864:	1f0c      	subs	r4, r1, #4
 8005866:	2b00      	cmp	r3, #0
 8005868:	bfb8      	it	lt
 800586a:	18e4      	addlt	r4, r4, r3
 800586c:	f7ff ffe8 	bl	8005840 <__malloc_lock>
 8005870:	4a1c      	ldr	r2, [pc, #112]	; (80058e4 <_free_r+0x8c>)
 8005872:	6813      	ldr	r3, [r2, #0]
 8005874:	b933      	cbnz	r3, 8005884 <_free_r+0x2c>
 8005876:	6063      	str	r3, [r4, #4]
 8005878:	6014      	str	r4, [r2, #0]
 800587a:	4628      	mov	r0, r5
 800587c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005880:	f7ff bfe4 	b.w	800584c <__malloc_unlock>
 8005884:	42a3      	cmp	r3, r4
 8005886:	d908      	bls.n	800589a <_free_r+0x42>
 8005888:	6820      	ldr	r0, [r4, #0]
 800588a:	1821      	adds	r1, r4, r0
 800588c:	428b      	cmp	r3, r1
 800588e:	bf01      	itttt	eq
 8005890:	6819      	ldreq	r1, [r3, #0]
 8005892:	685b      	ldreq	r3, [r3, #4]
 8005894:	1809      	addeq	r1, r1, r0
 8005896:	6021      	streq	r1, [r4, #0]
 8005898:	e7ed      	b.n	8005876 <_free_r+0x1e>
 800589a:	461a      	mov	r2, r3
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	b10b      	cbz	r3, 80058a4 <_free_r+0x4c>
 80058a0:	42a3      	cmp	r3, r4
 80058a2:	d9fa      	bls.n	800589a <_free_r+0x42>
 80058a4:	6811      	ldr	r1, [r2, #0]
 80058a6:	1850      	adds	r0, r2, r1
 80058a8:	42a0      	cmp	r0, r4
 80058aa:	d10b      	bne.n	80058c4 <_free_r+0x6c>
 80058ac:	6820      	ldr	r0, [r4, #0]
 80058ae:	4401      	add	r1, r0
 80058b0:	1850      	adds	r0, r2, r1
 80058b2:	4283      	cmp	r3, r0
 80058b4:	6011      	str	r1, [r2, #0]
 80058b6:	d1e0      	bne.n	800587a <_free_r+0x22>
 80058b8:	6818      	ldr	r0, [r3, #0]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	4401      	add	r1, r0
 80058be:	6011      	str	r1, [r2, #0]
 80058c0:	6053      	str	r3, [r2, #4]
 80058c2:	e7da      	b.n	800587a <_free_r+0x22>
 80058c4:	d902      	bls.n	80058cc <_free_r+0x74>
 80058c6:	230c      	movs	r3, #12
 80058c8:	602b      	str	r3, [r5, #0]
 80058ca:	e7d6      	b.n	800587a <_free_r+0x22>
 80058cc:	6820      	ldr	r0, [r4, #0]
 80058ce:	1821      	adds	r1, r4, r0
 80058d0:	428b      	cmp	r3, r1
 80058d2:	bf01      	itttt	eq
 80058d4:	6819      	ldreq	r1, [r3, #0]
 80058d6:	685b      	ldreq	r3, [r3, #4]
 80058d8:	1809      	addeq	r1, r1, r0
 80058da:	6021      	streq	r1, [r4, #0]
 80058dc:	6063      	str	r3, [r4, #4]
 80058de:	6054      	str	r4, [r2, #4]
 80058e0:	e7cb      	b.n	800587a <_free_r+0x22>
 80058e2:	bd38      	pop	{r3, r4, r5, pc}
 80058e4:	20003bfc 	.word	0x20003bfc

080058e8 <_init>:
 80058e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ea:	bf00      	nop
 80058ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058ee:	bc08      	pop	{r3}
 80058f0:	469e      	mov	lr, r3
 80058f2:	4770      	bx	lr

080058f4 <_fini>:
 80058f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058f6:	bf00      	nop
 80058f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058fa:	bc08      	pop	{r3}
 80058fc:	469e      	mov	lr, r3
 80058fe:	4770      	bx	lr
