# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Processor_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Processor.vho}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Loading package std_logic_arith
# -- Compiling entity processor
# -- Compiling architecture structure of processor
# 
# do "C:/Users/Zed/Desktop/CSCE230/230project/project/phaseIV.do"
# 
# vsim processor
# vsim processor 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading ieee.std_logic_arith(body)
# Loading work.processor(structure)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# Loading ieee.std_logic_unsigned(body)
# Loading cycloneii.cycloneii_clk_delay_ctrl(vital_clk_delay_ctrl)
# Loading cycloneii.cycloneii_ram_block(block_arch)
# Loading cycloneii.cycloneii_ram_register(reg_arch)
# Loading cycloneii.cycloneii_ram_pulse_generator(pgen_arch)
# ** Warning: Design size of 1 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# 
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# 
# 
# add wave Clock
# add wave Reset
# add wave Stage_Output
# add wave Cond_Output
# add wave ReturnAddress_Output 
#add wave InstructionAddress_Output
# add wave Address_Output
# add wave MemInstruction_Output
# add wave InR_Output
# add wave opCode_Output
#add wave Blabel_Output
# add wave IOSwitch
# add wave IOPush
# add wave IOLEDG
# add wave IOHEX0 
# add wave IOKey_Output
# 
# add wave S_Output
#add wave opx_Output
# 
# add wave rf_write_Output
#add wave c_select_Output
#add wave muxCOUT_Output
#add wave RegT_Output
#add wave RegS_Output
# 
# 
#add wave alu_op_Output
#add wave ALU_out_Output
#add wave a_inv_Output
#add wave b_inv_Output
#add wave N_Output
#add wave C_Output
#add wave V_Output
#add wave Z_Output
# 
# 
#add wave b_select_Output
#add wave DataB_Output
#add wave immediateB_Output
#add wave muxBout_Output
# 
# 
# add wave y_select_Output
#add wave muxYout_Output
# add wave DataD_Output
# add wave DataS_Output
# add wave DataT_Output
# add wave DataA_Output
# add wave DataM_Output
# add wave DataZ_Output
#add wave enablePS_Output
# add wave Nout_Output
# add wave Cout_Output
# add wave Vout_Output
# add wave Zout_Output
# 
# 
#add wave pc_select_Output
#add wave pc_enable_Output
# 
# 
# 
#add wave mem_read_Output 
#add wave mem_write_Output
# add wave memOut_Output
# add wave IOmemdata_Output
#add wave extend_Output
# add wave mfc_Output
#add wave ma_select_Output
# add wave mem_select_Output
#add wave inc_select_Output
# 
#add wave ir_enable_Output
# 
# 
# 
# 
# force reset 0 0
# force clock 0 0, 1 200  -repeat 400
# force IOPush 0110 0, 0100 40000 
# 
# 
# run 100000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /processor/\reset~clk_delay_ctrl\
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /processor/\reset~clk_delay_ctrl\
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /processor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /processor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /processor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /processor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /processor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /processor
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /processor
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /processor
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /processor
#  
