// SystemVerilog netlist generated by the Virtuoso SystemVerilog Netlister
// IC subversion:  IC23.1-64b.ISR12.37 
// Xcelium version: 23.09-s006
// Copyright(C) 2005-2009, Cadence Design Systems, Inc
// User: ydeng Pid: 172098
// Design library name: hemaia_interposer
// Design cell name: four_chiplet_interposer
// Design view name: config

// Library - hemaia_interposer, Cell - chiplet_interconnect_11x6, View
//- schematic
// LAST TIME SAVED: Dec 24 17:24:10 2025
// NETLIST TIME: Jan 28 20:55:25 2026

module chiplet_interconnect_11x6 (
    L_R0_C0,
    L_R0_C1,
    L_R0_C2,
    L_R0_C3,
    L_R0_C4,
    L_R0_C5,
    L_R1_C0,
    L_R1_C1,
    L_R1_C2,
    L_R1_C3,
    L_R1_C4,
    L_R1_C5,
    L_R2_C0,
    L_R2_C1,
    L_R2_C2,
    L_R2_C3,
    L_R2_C4,
    L_R2_C5,
    L_R3_C0,
    L_R3_C1,
    L_R3_C2,
    L_R3_C3,
    L_R3_C4,
    L_R3_C5,
    L_R4_C0,
    L_R4_C1,
    L_R4_C2,
    L_R4_C3,
    L_R4_C4,
    L_R4_C5,
    L_R5_C0,
    L_R5_C1,
    L_R5_C2,
    L_R5_C3,
    L_R5_C4,
    L_R5_C5,
    L_R6_C0,
    L_R6_C1,
    L_R6_C2,
    L_R6_C3,
    L_R6_C4,
    L_R6_C5,
    L_R7_C0,
    L_R7_C1,
    L_R7_C2,
    L_R7_C3,
    L_R7_C4,
    L_R7_C5,
    L_R8_C0,
    L_R8_C1,
    L_R8_C2,
    L_R8_C3,
    L_R8_C4,
    L_R8_C5,
    L_R9_C0,
    L_R9_C1,
    L_R9_C2,
    L_R9_C3,
    L_R9_C4,
    L_R9_C5,
    L_R10_C0,
    L_R10_C1,
    L_R10_C2,
    L_R10_C3,
    L_R10_C4,
    R_R0_C1,
    R_R0_C2,
    R_R0_C3,
    R_R0_C4,
    R_R0_C5,
    R_R1_C0,
    R_R1_C1,
    R_R1_C2,
    R_R1_C3,
    R_R1_C4,
    R_R1_C5,
    R_R2_C0,
    R_R2_C1,
    R_R2_C2,
    R_R2_C3,
    R_R2_C4,
    R_R2_C5,
    R_R3_C0,
    R_R3_C1,
    R_R3_C2,
    R_R3_C3,
    R_R3_C4,
    R_R3_C5,
    R_R4_C0,
    R_R4_C1,
    R_R4_C2,
    R_R4_C3,
    R_R4_C4,
    R_R4_C5,
    R_R5_C0,
    R_R5_C1,
    R_R5_C2,
    R_R5_C3,
    R_R5_C4,
    R_R5_C5,
    R_R6_C0,
    R_R6_C1,
    R_R6_C2,
    R_R6_C3,
    R_R6_C4,
    R_R6_C5,
    R_R7_C0,
    R_R7_C1,
    R_R7_C2,
    R_R7_C3,
    R_R7_C4,
    R_R7_C5,
    R_R8_C0,
    R_R8_C1,
    R_R8_C2,
    R_R8_C3,
    R_R8_C4,
    R_R8_C5,
    R_R9_C0,
    R_R9_C1,
    R_R9_C2,
    R_R9_C3,
    R_R9_C4,
    R_R9_C5,
    R_R10_C0,
    R_R10_C1,
    R_R10_C2,
    R_R10_C3,
    R_R10_C4,
    R_R10_C5,
    VSS
);

  inout  L_R0_C0, L_R0_C1, L_R0_C2, L_R0_C3, L_R0_C4, L_R0_C5, L_R1_C0, 
    L_R1_C1, L_R1_C2, L_R1_C3, L_R1_C4, L_R1_C5, L_R2_C0, L_R2_C1, 
    L_R2_C2, L_R2_C3, L_R2_C4, L_R2_C5, L_R3_C0, L_R3_C1, L_R3_C2, 
    L_R3_C3, L_R3_C4, L_R3_C5, L_R4_C0, L_R4_C1, L_R4_C2, L_R4_C3, 
    L_R4_C4, L_R4_C5, L_R5_C0, L_R5_C1, L_R5_C2, L_R5_C3, L_R5_C4, 
    L_R5_C5, L_R6_C0, L_R6_C1, L_R6_C2, L_R6_C3, L_R6_C4, L_R6_C5, 
    L_R7_C0, L_R7_C1, L_R7_C2, L_R7_C3, L_R7_C4, L_R7_C5, L_R8_C0, 
    L_R8_C1, L_R8_C2, L_R8_C3, L_R8_C4, L_R8_C5, L_R9_C0, L_R9_C1, 
    L_R9_C2, L_R9_C3, L_R9_C4, L_R9_C5, L_R10_C0, L_R10_C1, L_R10_C2, 
    L_R10_C3, L_R10_C4, R_R0_C1, R_R0_C2, R_R0_C3, R_R0_C4, R_R0_C5, 
    R_R1_C0, R_R1_C1, R_R1_C2, R_R1_C3, R_R1_C4, R_R1_C5, R_R2_C0, 
    R_R2_C1, R_R2_C2, R_R2_C3, R_R2_C4, R_R2_C5, R_R3_C0, R_R3_C1, 
    R_R3_C2, R_R3_C3, R_R3_C4, R_R3_C5, R_R4_C0, R_R4_C1, R_R4_C2, 
    R_R4_C3, R_R4_C4, R_R4_C5, R_R5_C0, R_R5_C1, R_R5_C2, R_R5_C3, 
    R_R5_C4, R_R5_C5, R_R6_C0, R_R6_C1, R_R6_C2, R_R6_C3, R_R6_C4, 
    R_R6_C5, R_R7_C0, R_R7_C1, R_R7_C2, R_R7_C3, R_R7_C4, R_R7_C5, 
    R_R8_C0, R_R8_C1, R_R8_C2, R_R8_C3, R_R8_C4, R_R8_C5, R_R9_C0, 
    R_R9_C1, R_R9_C2, R_R9_C3, R_R9_C4, R_R9_C5, R_R10_C0, R_R10_C1, 
    R_R10_C2, R_R10_C3, R_R10_C4, R_R10_C5, VSS;


  cds_thru I64 (
      .src(L_R0_C4),
      .dst(R_R0_C5)
  );

  cds_thru I63 (
      .src(L_R0_C3),
      .dst(R_R0_C4)
  );

  cds_thru I62 (
      .src(L_R0_C2),
      .dst(R_R0_C3)
  );

  cds_thru I61 (
      .src(L_R0_C1),
      .dst(R_R0_C2)
  );

  cds_thru I60 (
      .src(L_R0_C0),
      .dst(R_R0_C1)
  );

  cds_thru I59 (
      .src(L_R1_C4),
      .dst(R_R1_C5)
  );

  cds_thru I58 (
      .src(L_R1_C3),
      .dst(R_R1_C4)
  );

  cds_thru I57 (
      .src(L_R1_C2),
      .dst(R_R1_C3)
  );

  cds_thru I56 (
      .src(L_R1_C1),
      .dst(R_R1_C2)
  );

  cds_thru I55 (
      .src(L_R1_C0),
      .dst(R_R1_C1)
  );

  cds_thru I54 (
      .src(L_R2_C4),
      .dst(R_R2_C5)
  );

  cds_thru I53 (
      .src(L_R2_C3),
      .dst(R_R2_C4)
  );

  cds_thru I52 (
      .src(L_R2_C2),
      .dst(R_R2_C3)
  );

  cds_thru I51 (
      .src(L_R2_C1),
      .dst(R_R2_C2)
  );

  cds_thru I50 (
      .src(L_R2_C0),
      .dst(R_R2_C1)
  );

  cds_thru I49 (
      .src(L_R3_C4),
      .dst(R_R3_C5)
  );

  cds_thru I48 (
      .src(L_R3_C3),
      .dst(R_R3_C4)
  );

  cds_thru I47 (
      .src(L_R3_C2),
      .dst(R_R3_C3)
  );

  cds_thru I46 (
      .src(L_R3_C1),
      .dst(R_R3_C2)
  );

  cds_thru I45 (
      .src(L_R3_C0),
      .dst(R_R3_C1)
  );

  cds_thru I44 (
      .src(L_R4_C4),
      .dst(R_R4_C5)
  );

  cds_thru I43 (
      .src(L_R4_C3),
      .dst(R_R4_C4)
  );

  cds_thru I42 (
      .src(L_R4_C2),
      .dst(R_R4_C3)
  );

  cds_thru I41 (
      .src(L_R4_C1),
      .dst(R_R4_C2)
  );

  cds_thru I40 (
      .src(L_R4_C0),
      .dst(R_R4_C1)
  );

  cds_thru I39 (
      .src(L_R5_C4),
      .dst(R_R5_C5)
  );

  cds_thru I38 (
      .src(L_R5_C3),
      .dst(R_R5_C4)
  );

  cds_thru I37 (
      .src(L_R5_C2),
      .dst(R_R5_C3)
  );

  cds_thru I36 (
      .src(L_R5_C1),
      .dst(R_R5_C2)
  );

  cds_thru I35 (
      .src(L_R5_C0),
      .dst(R_R5_C1)
  );

  cds_thru I34 (
      .src(L_R6_C4),
      .dst(R_R6_C5)
  );

  cds_thru I33 (
      .src(L_R6_C3),
      .dst(R_R6_C4)
  );

  cds_thru I32 (
      .src(L_R6_C2),
      .dst(R_R6_C3)
  );

  cds_thru I31 (
      .src(L_R6_C1),
      .dst(R_R6_C2)
  );

  cds_thru I30 (
      .src(L_R6_C0),
      .dst(R_R6_C1)
  );

  cds_thru I29 (
      .src(L_R7_C4),
      .dst(R_R7_C5)
  );

  cds_thru I28 (
      .src(L_R7_C3),
      .dst(R_R7_C4)
  );

  cds_thru I27 (
      .src(L_R7_C2),
      .dst(R_R7_C3)
  );

  cds_thru I26 (
      .src(L_R7_C1),
      .dst(R_R7_C2)
  );

  cds_thru I25 (
      .src(L_R7_C0),
      .dst(R_R7_C1)
  );

  cds_thru I24 (
      .src(L_R8_C4),
      .dst(R_R8_C5)
  );

  cds_thru I23 (
      .src(L_R8_C3),
      .dst(R_R8_C4)
  );

  cds_thru I22 (
      .src(L_R8_C2),
      .dst(R_R8_C3)
  );

  cds_thru I21 (
      .src(L_R8_C1),
      .dst(R_R8_C2)
  );

  cds_thru I20 (
      .src(L_R8_C0),
      .dst(R_R8_C1)
  );

  cds_thru I19 (
      .src(L_R9_C4),
      .dst(R_R9_C5)
  );

  cds_thru I18 (
      .src(L_R9_C3),
      .dst(R_R9_C4)
  );

  cds_thru I17 (
      .src(L_R9_C2),
      .dst(R_R9_C3)
  );

  cds_thru I16 (
      .src(L_R9_C1),
      .dst(R_R9_C2)
  );

  cds_thru I15 (
      .src(L_R9_C0),
      .dst(R_R9_C1)
  );

  cds_thru I14 (
      .src(L_R10_C4),
      .dst(R_R10_C5)
  );

  cds_thru I13 (
      .src(L_R10_C3),
      .dst(R_R10_C4)
  );

  cds_thru I12 (
      .src(L_R10_C2),
      .dst(R_R10_C3)
  );

  cds_thru I11 (
      .src(L_R10_C1),
      .dst(R_R10_C2)
  );

  cds_thru I10 (
      .src(L_R10_C0),
      .dst(R_R10_C1)
  );

  cds_thru I9 (
      .src(L_R9_C5),
      .dst(R_R10_C0)
  );

  cds_thru I8 (
      .src(L_R8_C5),
      .dst(R_R9_C0)
  );

  cds_thru I7 (
      .src(L_R7_C5),
      .dst(R_R8_C0)
  );

  cds_thru I6 (
      .src(L_R6_C5),
      .dst(R_R7_C0)
  );

  cds_thru I5 (
      .src(L_R5_C5),
      .dst(R_R6_C0)
  );

  cds_thru I4 (
      .src(L_R4_C5),
      .dst(R_R5_C0)
  );

  cds_thru I3 (
      .src(L_R3_C5),
      .dst(R_R4_C0)
  );

  cds_thru I2 (
      .src(L_R2_C5),
      .dst(R_R3_C0)
  );

  cds_thru I1 (
      .src(L_R1_C5),
      .dst(R_R2_C0)
  );

  cds_thru I0 (
      .src(L_R0_C5),
      .dst(R_R1_C0)
  );

endmodule


// Library - hemaia_interposer, Cell - four_chiplet_interposer, View -
//schematic
// LAST TIME SAVED: Jan 28 17:34:39 2026
// NETLIST TIME: Jan 28 20:55:25 2026

module four_chiplet_interposer (
    VDD_IO
);

  inout VDD_IO;

  // Buses in the design

  wire [199:0] P;


  four_chiplet_interposer_signalpad i_signalpad (.P(P[199:0]));

  four_chiplet_interposer_chippad_powerpad i_chippad_powerpad (
      .chip_1_1_uart_rx_i_io(P[23]),
      .chip_1_1_spim_sd_io_3(P[20]),
      .chip_1_1_spim_sck_o_io(P[16]),
      .chip_1_1_rst_periph_ni_io(P[137]),
      .chip_1_1_pll_rsv_3(P[29]),
      .chip_1_1_north_test_request_o_io(conn_1_1_north_req_to_1_0_south),
      .chip_1_1_jtag_tdo_o(P[41]),
      .chip_1_1_i2c_scl_io(P[37]),
      .chip_1_1_gpio0_io(P[33]),
      .chip_1_1_flow_control_west_cts_i_io(conn_0_1_east_cts_to_1_1_west),
      .chip_1_1_flow_control_south_cts_i_io(P[6]),
      .chip_1_1_flow_control_north_cts_i_io(conn_1_0_south_cts_to_1_1_north),
      .chip_1_1_flow_control_east_cts_i_io(P[6]),
      .chip_1_1_clk_obs_o_io(P[32]),
      .chip_1_1_chip_id_i_io_5(P[10]),
      .chip_1_1_chip_id_i_io_1(P[7]),
      .chip_1_1_VDD(chip_1_1_VDD),
      .chip_1_0_uart_rx_i_io(P[135]),
      .chip_1_0_spim_sd_io_3(P[132]),
      .chip_1_0_spim_sck_o_io(P[128]),
      .chip_1_0_rst_periph_ni_io(P[137]),
      .chip_1_0_pll_rsv_3(P[118]),
      .chip_1_0_north_test_request_o_io(net1),
      .D2DE_9(P[57]),
      .D2DE_8(P[56]),
      .D2DE_7(P[55]),
      .D2DE_6(P[54]),
      .D2DE_59(P[107]),
      .D2DE_58(P[106]),
      .D2DE_57(P[105]),
      .D2DE_56(P[104]),
      .D2DE_55(P[103]),
      .D2DE_54(P[102]),
      .D2DE_53(P[101]),
      .D2DE_52(P[100]),
      .D2DE_51(P[99]),
      .D2DE_50(P[98]),
      .D2DE_5(P[53]),
      .D2DE_49(P[97]),
      .D2DE_48(P[96]),
      .D2DE_47(P[95]),
      .D2DE_46(P[94]),
      .D2DE_45(P[93]),
      .D2DE_44(P[92]),
      .D2DE_43(P[91]),
      .D2DE_42(P[90]),
      .D2DE_41(P[89]),
      .D2DE_40(P[88]),
      .D2DE_4(P[52]),
      .D2DE_39(P[87]),
      .D2DE_38(P[86]),
      .D2DE_37(P[85]),
      .D2DE_36(P[84]),
      .D2DE_35(P[83]),
      .D2DE_34(P[82]),
      .D2DE_33(P[81]),
      .D2DE_32(P[80]),
      .D2DE_31(P[79]),
      .D2DE_30(P[78]),
      .D2DE_3(P[51]),
      .D2DE_29(P[77]),
      .D2DE_28(P[76]),
      .D2DE_27(P[75]),
      .D2DE_26(P[74]),
      .D2DE_25(P[73]),
      .D2DE_24(P[72]),
      .D2DE_23(P[71]),
      .D2DE_22(P[70]),
      .D2DE_21(P[69]),
      .D2DE_20(P[68]),
      .D2DE_2(P[50]),
      .D2DE_19(P[67]),
      .D2DE_18(P[66]),
      .D2DE_17(P[65]),
      .D2DE_16(P[64]),
      .D2DE_15(P[63]),
      .D2DE_14(P[62]),
      .D2DE_13(P[61]),
      .D2DE_12(P[60]),
      .D2DE_11(P[59]),
      .D2DE_10(P[58]),
      .D2DE_1(P[49]),
      .D2DE_0(P[48]),
      .chip_1_1_west_test_request_o_io(conn_1_1_west_req_to_0_1_east),
      .chip_1_1_uart_rts_no_io(P[22]),
      .chip_1_1_spim_sd_io_2(P[19]),
      .chip_1_1_spim_csb_o_io(P[15]),
      .chip_1_1_rst_ni_io(P[138]),
      .chip_1_1_pll_rsv_2(P[28]),
      .chip_1_1_north_test_being_requested_i_io(conn_1_0_south_req_to_1_1_north),
      .chip_1_1_jtag_tdi_i_io(P[40]),
      .chip_1_1_gpio3_io(P[36]),
      .chip_1_1_flow_control_west_rts_o_io(conn_1_1_west_rts_to_0_1_east),
      .chip_1_1_flow_control_south_rts_o_io(net5),
      .chip_1_1_flow_control_north_rts_o_io(conn_1_1_north_rts_to_1_0_south),
      .chip_1_1_flow_control_east_rts_o_io(net4),
      .chip_1_1_east_test_request_o_io(net3),
      .chip_1_1_clk_i_io(P[27]),
      .chip_1_1_chip_id_i_io_4(P[5]),
      .chip_1_1_chip_id_i_io_0(P[5]),
      .chip_1_0_west_test_request_o_io(conn_1_0_west_req_to_0_0_east),
      .chip_1_0_uart_rts_no_io(P[134]),
      .chip_1_0_spim_sd_io_2(P[131]),
      .chip_1_0_spim_csb_o_io(P[127]),
      .chip_1_0_rst_ni_io(P[138]),
      .chip_1_0_pll_rsv_2(P[119]),
      .chip_1_0_north_test_being_requested_i_io(P[6]),
      .chip_1_0_jtag_tdo_o(P[124]),
      .chip_1_0_i2c_sda_io(P[114]),
      .chip_1_0_gpio2_io(P[111]),
      .chip_1_0_flow_control_west_rts_o_io(conn_1_0_west_rts_to_0_0_east),
      .chip_1_0_flow_control_west_cts_i_io(conn_0_0_east_cts_to_1_0_west),
      .chip_1_0_flow_control_south_cts_o_io(conn_1_0_south_cts_to_1_1_north),
      .chip_1_0_flow_control_north_rts_i_io(P[6]),
      .chip_1_0_flow_control_east_rts_o_io(P[42]),
      .chip_1_0_flow_control_east_cts_i_io(P[45]),
      .chip_1_0_clk_periph_i_io(P[141]),
      .chip_1_0_chip_id_i_io_7(P[12]),
      .chip_1_0_chip_id_i_io_4(P[5]),
      .chip_1_0_chip_id_i_io_1(P[7]),
      .chip_1_0_boot_mode_i_io(P[142]),
      .chip_0_1_west_test_being_requested_i_io(P[6]),
      .chip_0_1_uart_rts_no_io(P[2]),
      .chip_0_1_spim_sd_io_3(P[0]),
      .chip_0_1_spim_sd_io_0(P[197]),
      .chip_0_1_south_test_request_o_io(net2),
      .chip_0_1_rst_ni_io(P[138]),
      .chip_0_1_pll_rsv_3(P[177]),
      .chip_0_1_pll_rsv_0(P[176]),
      .chip_0_1_jtag_trst_ni_io(P[194]),
      .chip_0_1_jtag_tdi_i_io(P[191]),
      .chip_0_1_i2c_scl_io(P[188]),
      .chip_0_1_gpio1_io(P[185]),
      .chip_0_1_flow_control_west_rts_i_io(P[6]),
      .chip_0_1_flow_control_south_rts_o_io(net10),
      .chip_0_1_flow_control_south_cts_i_io(P[6]),
      .chip_0_1_flow_control_north_cts_o_io(conn_0_1_north_cts_to_0_0_south),
      .chip_0_1_flow_control_east_rts_i_io(conn_1_1_west_rts_to_0_1_east),
      .chip_0_1_east_test_request_o_io(conn_0_1_east_req_to_1_1_west),
      .chip_0_1_clk_obs_o_io(P[183]),
      .chip_0_1_chip_id_i_io_6(P[11]),
      .chip_0_1_chip_id_i_io_3(P[9]),
      .chip_0_1_chip_id_i_io_0(P[5]),
      .chip_0_1_VDD(chip_0_1_VDD),
      .chip_0_0_uart_tx_o_io(P[147]),
      .chip_0_0_uart_cts_ni_io(P[151]),
      .chip_0_0_spim_sd_io_2(P[175]),
      .chip_0_0_spim_sck_o_io(P[172]),
      .chip_0_0_south_test_being_requested_i_io(conn_0_1_north_req_to_0_0_south),
      .chip_0_0_pll_rsv_5(P[158]),
      .chip_0_0_pll_rsv_2(P[157]),
      .chip_0_0_north_test_request_o_io(net9),
      .chip_0_0_jtag_tms_i_io(P[169]),
      .chip_0_0_jtag_tck_i_io(P[166]),
      .chip_0_0_gpio3_io(P[163]),
      .chip_0_0_gpio0_io(P[160]),
      .chip_0_0_flow_control_west_cts_o_io(net8),
      .chip_0_0_flow_control_south_rts_i_io(conn_0_1_north_rts_to_0_0_south),
      .chip_0_0_flow_control_north_rts_o_io(net7),
      .chip_0_0_flow_control_north_cts_i_io(P[6]),
      .chip_0_0_flow_control_east_cts_o_io(conn_0_0_east_cts_to_1_0_west),
      .chip_0_0_east_test_being_requested_i_io(conn_1_0_west_req_to_0_0_east),
      .chip_0_0_clk_i_io(P[154]),
      .chip_0_0_chip_id_i_io_5(P[10]),
      .chip_0_0_chip_id_i_io_2(P[8]),
      .chip_0_0_bypass_pll_division_i_io(P[140]),
      .VSS(VSS),
      .chip_1_1_west_test_being_requested_i_io(conn_0_1_east_req_to_1_1_west),
      .chip_1_1_uart_cts_ni_io(P[21]),
      .chip_1_1_spim_sd_io_1(P[18]),
      .chip_1_1_south_test_request_o_io(net6),
      .chip_1_1_pll_rsv_5(P[31]),
      .chip_1_1_pll_rsv_1(P[26]),
      .chip_1_1_jtag_trst_ni_io(P[14]),
      .chip_1_1_jtag_tck_i_io(P[39]),
      .chip_1_1_gpio2_io(P[35]),
      .chip_1_1_flow_control_west_rts_i_io(conn_0_1_east_rts_to_1_1_west),
      .chip_1_1_flow_control_south_rts_i_io(P[6]),
      .chip_1_1_flow_control_north_rts_i_io(conn_1_0_south_rts_to_1_1_north),
      .chip_1_1_flow_control_east_rts_i_io(P[6]),
      .chip_1_1_east_test_being_requested_i_io(P[6]),
      .chip_1_1_chip_id_i_io_7(P[12]),
      .chip_1_1_chip_id_i_io_3(P[9]),
      .chip_1_1_bypass_pll_division_i_io(P[140]),
      .chip_1_0_west_test_being_requested_i_io(conn_0_0_east_req_to_1_0_west),
      .chip_1_0_uart_cts_ni_io(P[133]),
      .chip_1_0_spim_sd_io_1(P[130]),
      .chip_1_0_south_test_request_o_io(conn_1_0_south_req_to_1_1_north),
      .chip_1_0_pll_rsv_5(P[116]),
      .chip_1_0_pll_rsv_1(P[121]),
      .chip_1_0_jtag_trst_ni_io(P[126]),
      .chip_1_0_jtag_tdi_i_io(P[123]),
      .chip_1_0_i2c_scl_io(P[113]),
      .chip_1_0_gpio1_io(P[110]),
      .chip_1_0_flow_control_west_rts_i_io(conn_0_0_east_rts_to_1_0_west),
      .chip_1_0_flow_control_south_rts_o_io(conn_1_0_south_rts_to_1_1_north),
      .chip_1_0_flow_control_south_cts_i_io(conn_1_1_north_cts_to_1_0_south),
      .chip_1_0_flow_control_north_cts_o_io(net13),
      .chip_1_0_flow_control_east_rts_i_io(P[43]),
      .chip_1_0_east_test_request_o_io(P[46]),
      .chip_1_0_clk_obs_o_io(P[108]),
      .chip_1_0_chip_id_i_io_6(P[11]),
      .chip_1_0_chip_id_i_io_3(P[9]),
      .chip_1_0_chip_id_i_io_0(P[6]),
      .chip_1_0_VDD(chip_1_0_VDD),
      .chip_0_1_uart_tx_o_io(P[4]),
      .chip_0_1_uart_cts_ni_io(P[1]),
      .chip_0_1_spim_sd_io_2(P[199]),
      .chip_0_1_spim_sck_o_io(P[196]),
      .chip_0_1_south_test_being_requested_i_io(P[6]),
      .chip_0_1_pll_rsv_5(P[182]),
      .chip_0_1_pll_rsv_2(P[181]),
      .chip_0_1_north_test_request_o_io(conn_0_1_north_req_to_0_0_south),
      .chip_0_1_jtag_tms_i_io(P[193]),
      .chip_0_1_jtag_tck_i_io(P[190]),
      .chip_0_1_gpio3_io(P[187]),
      .chip_0_1_gpio0_io(P[184]),
      .chip_0_1_flow_control_west_cts_o_io(net12),
      .chip_0_1_flow_control_south_rts_i_io(P[6]),
      .chip_0_1_flow_control_north_rts_o_io(conn_0_1_north_rts_to_0_0_south),
      .chip_0_1_flow_control_north_cts_i_io(conn_0_0_south_cts_to_0_1_north),
      .chip_0_1_flow_control_east_cts_o_io(conn_0_1_east_cts_to_1_1_west),
      .chip_0_1_east_test_being_requested_i_io(conn_1_1_west_req_to_0_1_east),
      .chip_0_1_clk_i_io(P[178]),
      .chip_0_1_chip_id_i_io_5(P[10]),
      .chip_0_1_chip_id_i_io_2(P[8]),
      .chip_0_1_bypass_pll_division_i_io(P[140]),
      .chip_0_0_west_test_request_o_io(net11),
      .chip_0_0_uart_rx_i_io(P[148]),
      .chip_0_0_test_mode_i_io(P[139]),
      .chip_0_0_spim_sd_io_1(P[174]),
      .chip_0_0_spim_csb_o_io(P[171]),
      .chip_0_0_rst_periph_ni_io(P[137]),
      .chip_0_0_pll_rsv_4(P[156]),
      .chip_0_0_pll_rsv_1(P[155]),
      .chip_0_0_north_test_being_requested_i_io(P[6]),
      .chip_0_0_jtag_tdo_o(P[168]),
      .chip_0_0_i2c_sda_io(P[165]),
      .chip_0_0_gpio2_io(P[162]),
      .chip_0_0_flow_control_west_rts_o_io(net18),
      .chip_0_0_flow_control_west_cts_i_io(P[6]),
      .chip_0_0_flow_control_south_cts_o_io(conn_0_0_south_cts_to_0_1_north),
      .chip_0_0_flow_control_north_rts_i_io(P[6]),
      .chip_0_0_flow_control_east_rts_o_io(conn_0_0_east_rts_to_1_0_west),
      .chip_0_0_flow_control_east_cts_i_io(conn_1_0_west_cts_to_0_0_east),
      .chip_0_0_clk_periph_i_io(P[141]),
      .chip_0_0_chip_id_i_io_7(P[12]),
      .chip_0_0_chip_id_i_io_4(P[6]),
      .chip_0_0_chip_id_i_io_1(P[7]),
      .chip_0_0_boot_mode_i_io(P[142]),
      .VDD_IO(VDD_IO),
      .chip_1_1_uart_tx_o_io(P[24]),
      .chip_1_1_test_mode_i_io(P[139]),
      .chip_1_1_spim_sd_io_0(P[17]),
      .chip_1_1_south_test_being_requested_i_io(P[6]),
      .chip_1_1_pll_rsv_4(P[30]),
      .chip_1_1_pll_rsv_0(P[25]),
      .chip_1_1_jtag_tms_i_io(P[13]),
      .chip_1_1_i2c_sda_io(P[38]),
      .chip_1_1_gpio1_io(P[34]),
      .chip_1_1_flow_control_west_cts_o_io(conn_1_1_west_cts_to_0_1_east),
      .chip_1_1_flow_control_south_cts_o_io(net16),
      .chip_1_1_flow_control_north_cts_o_io(conn_1_1_north_cts_to_1_0_south),
      .chip_1_1_flow_control_east_cts_o_io(net15),
      .chip_1_1_clk_periph_i_io(P[141]),
      .chip_1_1_chip_id_i_io_6(P[11]),
      .chip_1_1_chip_id_i_io_2(P[8]),
      .chip_1_1_boot_mode_i_io(P[142]),
      .chip_1_0_uart_tx_o_io(P[136]),
      .chip_1_0_test_mode_i_io(P[139]),
      .chip_1_0_spim_sd_io_0(P[129]),
      .chip_1_0_south_test_being_requested_i_io(conn_1_1_north_req_to_1_0_south),
      .chip_1_0_pll_rsv_4(P[117]),
      .chip_1_0_pll_rsv_0(P[122]),
      .chip_1_0_jtag_tms_i_io(P[125]),
      .chip_1_0_jtag_tck_i_io(P[115]),
      .chip_1_0_gpio3_io(P[112]),
      .chip_1_0_gpio0_io(P[109]),
      .chip_1_0_flow_control_west_cts_o_io(conn_1_0_west_cts_to_0_0_east),
      .chip_1_0_flow_control_south_rts_i_io(conn_1_1_north_rts_to_1_0_south),
      .chip_1_0_flow_control_north_rts_o_io(net14),
      .chip_1_0_flow_control_north_cts_i_io(P[6]),
      .chip_1_0_flow_control_east_cts_o_io(P[44]),
      .chip_1_0_east_test_being_requested_i_io(P[47]),
      .chip_1_0_clk_i_io(P[120]),
      .chip_1_0_chip_id_i_io_5(P[10]),
      .chip_1_0_chip_id_i_io_2(P[8]),
      .chip_1_0_bypass_pll_division_i_io(P[140]),
      .chip_0_1_west_test_request_o_io(net22),
      .chip_0_1_uart_rx_i_io(P[3]),
      .chip_0_1_test_mode_i_io(P[139]),
      .chip_0_1_spim_sd_io_1(P[198]),
      .chip_0_1_spim_csb_o_io(P[195]),
      .chip_0_1_rst_periph_ni_io(P[137]),
      .chip_0_1_pll_rsv_4(P[180]),
      .chip_0_1_pll_rsv_1(P[179]),
      .chip_0_1_north_test_being_requested_i_io(conn_0_0_south_req_to_0_1_north),
      .chip_0_1_jtag_tdo_o(P[192]),
      .chip_0_1_i2c_sda_io(P[189]),
      .chip_0_1_gpio2_io(P[186]),
      .chip_0_1_flow_control_west_rts_o_io(net21),
      .chip_0_1_flow_control_west_cts_i_io(P[6]),
      .chip_0_1_flow_control_south_cts_o_io(net20),
      .chip_0_1_flow_control_north_rts_i_io(conn_0_0_south_rts_to_0_1_north),
      .chip_0_1_flow_control_east_rts_o_io(conn_0_1_east_rts_to_1_1_west),
      .chip_0_1_flow_control_east_cts_i_io(conn_1_1_west_cts_to_0_1_east),
      .chip_0_1_clk_periph_i_io(P[141]),
      .chip_0_1_chip_id_i_io_7(P[12]),
      .chip_0_1_chip_id_i_io_4(P[6]),
      .chip_0_1_chip_id_i_io_1(P[7]),
      .chip_0_1_boot_mode_i_io(P[142]),
      .chip_0_0_west_test_being_requested_i_io(P[6]),
      .chip_0_0_uart_rts_no_io(P[149]),
      .chip_0_0_spim_sd_io_3(P[150]),
      .chip_0_0_spim_sd_io_0(P[173]),
      .chip_0_0_south_test_request_o_io(conn_0_0_south_req_to_0_1_north),
      .chip_0_0_rst_ni_io(P[138]),
      .chip_0_0_pll_rsv_3(P[153]),
      .chip_0_0_pll_rsv_0(P[152]),
      .chip_0_0_jtag_trst_ni_io(P[170]),
      .chip_0_0_jtag_tdi_i_io(P[167]),
      .chip_0_0_i2c_scl_io(P[164]),
      .chip_0_0_gpio1_io(P[161]),
      .chip_0_0_flow_control_west_rts_i_io(P[6]),
      .chip_0_0_flow_control_south_rts_o_io(conn_0_0_south_rts_to_0_1_north),
      .chip_0_0_flow_control_south_cts_i_io(conn_0_1_north_cts_to_0_0_south),
      .chip_0_0_flow_control_north_cts_o_io(net19),
      .chip_0_0_flow_control_east_rts_i_io(conn_1_0_west_rts_to_0_0_east),
      .chip_0_0_east_test_request_o_io(conn_0_0_east_req_to_1_0_west),
      .chip_0_0_clk_obs_o_io(P[159]),
      .chip_0_0_chip_id_i_io_6(P[11]),
      .chip_0_0_chip_id_i_io_3(P[9]),
      .chip_0_0_chip_id_i_io_0(P[6]),
      .chip_0_0_VDD(chip_0_0_VDD),
      .VDD_D2D(VDD_D2D)
  );

endmodule


// Library - hemaia_interposer, Cell -
//four_chiplet_interposer_chippad_powerpad, View - schematic
// LAST TIME SAVED: Jan 28 12:34:04 2026
// NETLIST TIME: Jan 28 20:55:25 2026

module four_chiplet_interposer_chippad_powerpad (
    D2DE_0,
    D2DE_1,
    D2DE_2,
    D2DE_3,
    D2DE_4,
    D2DE_5,
    D2DE_6,
    D2DE_7,
    D2DE_8,
    D2DE_9,
    D2DE_10,
    D2DE_11,
    D2DE_12,
    D2DE_13,
    D2DE_14,
    D2DE_15,
    D2DE_16,
    D2DE_17,
    D2DE_18,
    D2DE_19,
    D2DE_20,
    D2DE_21,
    D2DE_22,
    D2DE_23,
    D2DE_24,
    D2DE_25,
    D2DE_26,
    D2DE_27,
    D2DE_28,
    D2DE_29,
    D2DE_30,
    D2DE_31,
    D2DE_32,
    D2DE_33,
    D2DE_34,
    D2DE_35,
    D2DE_36,
    D2DE_37,
    D2DE_38,
    D2DE_39,
    D2DE_40,
    D2DE_41,
    D2DE_42,
    D2DE_43,
    D2DE_44,
    D2DE_45,
    D2DE_46,
    D2DE_47,
    D2DE_48,
    D2DE_49,
    D2DE_50,
    D2DE_51,
    D2DE_52,
    D2DE_53,
    D2DE_54,
    D2DE_55,
    D2DE_56,
    D2DE_57,
    D2DE_58,
    D2DE_59,
    VDD_D2D,
    VDD_IO,
    VSS,
    chip_0_0_VDD,
    chip_0_0_boot_mode_i_io,
    chip_0_0_bypass_pll_division_i_io,
    chip_0_0_chip_id_i_io_0,
    chip_0_0_chip_id_i_io_1,
    chip_0_0_chip_id_i_io_2,
    chip_0_0_chip_id_i_io_3,
    chip_0_0_chip_id_i_io_4,
    chip_0_0_chip_id_i_io_5,
    chip_0_0_chip_id_i_io_6,
    chip_0_0_chip_id_i_io_7,
    chip_0_0_clk_i_io,
    chip_0_0_clk_obs_o_io,
    chip_0_0_clk_periph_i_io,
    chip_0_0_east_test_being_requested_i_io,
    chip_0_0_east_test_request_o_io,
    chip_0_0_flow_control_east_cts_i_io,
    chip_0_0_flow_control_east_cts_o_io,
    chip_0_0_flow_control_east_rts_i_io,
    chip_0_0_flow_control_east_rts_o_io,
    chip_0_0_flow_control_north_cts_i_io,
    chip_0_0_flow_control_north_cts_o_io,
    chip_0_0_flow_control_north_rts_i_io,
    chip_0_0_flow_control_north_rts_o_io,
    chip_0_0_flow_control_south_cts_i_io,
    chip_0_0_flow_control_south_cts_o_io,
    chip_0_0_flow_control_south_rts_i_io,
    chip_0_0_flow_control_south_rts_o_io,
    chip_0_0_flow_control_west_cts_i_io,
    chip_0_0_flow_control_west_cts_o_io,
    chip_0_0_flow_control_west_rts_i_io,
    chip_0_0_flow_control_west_rts_o_io,
    chip_0_0_gpio0_io,
    chip_0_0_gpio1_io,
    chip_0_0_gpio2_io,
    chip_0_0_gpio3_io,
    chip_0_0_i2c_scl_io,
    chip_0_0_i2c_sda_io,
    chip_0_0_jtag_tck_i_io,
    chip_0_0_jtag_tdi_i_io,
    chip_0_0_jtag_tdo_o,
    chip_0_0_jtag_tms_i_io,
    chip_0_0_jtag_trst_ni_io,
    chip_0_0_north_test_being_requested_i_io,
    chip_0_0_north_test_request_o_io,
    chip_0_0_pll_rsv_0,
    chip_0_0_pll_rsv_1,
    chip_0_0_pll_rsv_2,
    chip_0_0_pll_rsv_3,
    chip_0_0_pll_rsv_4,
    chip_0_0_pll_rsv_5,
    chip_0_0_rst_ni_io,
    chip_0_0_rst_periph_ni_io,
    chip_0_0_south_test_being_requested_i_io,
    chip_0_0_south_test_request_o_io,
    chip_0_0_spim_csb_o_io,
    chip_0_0_spim_sck_o_io,
    chip_0_0_spim_sd_io_0,
    chip_0_0_spim_sd_io_1,
    chip_0_0_spim_sd_io_2,
    chip_0_0_spim_sd_io_3,
    chip_0_0_test_mode_i_io,
    chip_0_0_uart_cts_ni_io,
    chip_0_0_uart_rts_no_io,
    chip_0_0_uart_rx_i_io,
    chip_0_0_uart_tx_o_io,
    chip_0_0_west_test_being_requested_i_io,
    chip_0_0_west_test_request_o_io,
    chip_0_1_VDD,
    chip_0_1_boot_mode_i_io,
    chip_0_1_bypass_pll_division_i_io,
    chip_0_1_chip_id_i_io_0,
    chip_0_1_chip_id_i_io_1,
    chip_0_1_chip_id_i_io_2,
    chip_0_1_chip_id_i_io_3,
    chip_0_1_chip_id_i_io_4,
    chip_0_1_chip_id_i_io_5,
    chip_0_1_chip_id_i_io_6,
    chip_0_1_chip_id_i_io_7,
    chip_0_1_clk_i_io,
    chip_0_1_clk_obs_o_io,
    chip_0_1_clk_periph_i_io,
    chip_0_1_east_test_being_requested_i_io,
    chip_0_1_east_test_request_o_io,
    chip_0_1_flow_control_east_cts_i_io,
    chip_0_1_flow_control_east_cts_o_io,
    chip_0_1_flow_control_east_rts_i_io,
    chip_0_1_flow_control_east_rts_o_io,
    chip_0_1_flow_control_north_cts_i_io,
    chip_0_1_flow_control_north_cts_o_io,
    chip_0_1_flow_control_north_rts_i_io,
    chip_0_1_flow_control_north_rts_o_io,
    chip_0_1_flow_control_south_cts_i_io,
    chip_0_1_flow_control_south_cts_o_io,
    chip_0_1_flow_control_south_rts_i_io,
    chip_0_1_flow_control_south_rts_o_io,
    chip_0_1_flow_control_west_cts_i_io,
    chip_0_1_flow_control_west_cts_o_io,
    chip_0_1_flow_control_west_rts_i_io,
    chip_0_1_flow_control_west_rts_o_io,
    chip_0_1_gpio0_io,
    chip_0_1_gpio1_io,
    chip_0_1_gpio2_io,
    chip_0_1_gpio3_io,
    chip_0_1_i2c_scl_io,
    chip_0_1_i2c_sda_io,
    chip_0_1_jtag_tck_i_io,
    chip_0_1_jtag_tdi_i_io,
    chip_0_1_jtag_tdo_o,
    chip_0_1_jtag_tms_i_io,
    chip_0_1_jtag_trst_ni_io,
    chip_0_1_north_test_being_requested_i_io,
    chip_0_1_north_test_request_o_io,
    chip_0_1_pll_rsv_0,
    chip_0_1_pll_rsv_1,
    chip_0_1_pll_rsv_2,
    chip_0_1_pll_rsv_3,
    chip_0_1_pll_rsv_4,
    chip_0_1_pll_rsv_5,
    chip_0_1_rst_ni_io,
    chip_0_1_rst_periph_ni_io,
    chip_0_1_south_test_being_requested_i_io,
    chip_0_1_south_test_request_o_io,
    chip_0_1_spim_csb_o_io,
    chip_0_1_spim_sck_o_io,
    chip_0_1_spim_sd_io_0,
    chip_0_1_spim_sd_io_1,
    chip_0_1_spim_sd_io_2,
    chip_0_1_spim_sd_io_3,
    chip_0_1_test_mode_i_io,
    chip_0_1_uart_cts_ni_io,
    chip_0_1_uart_rts_no_io,
    chip_0_1_uart_rx_i_io,
    chip_0_1_uart_tx_o_io,
    chip_0_1_west_test_being_requested_i_io,
    chip_0_1_west_test_request_o_io,
    chip_1_0_VDD,
    chip_1_0_boot_mode_i_io,
    chip_1_0_bypass_pll_division_i_io,
    chip_1_0_chip_id_i_io_0,
    chip_1_0_chip_id_i_io_1,
    chip_1_0_chip_id_i_io_2,
    chip_1_0_chip_id_i_io_3,
    chip_1_0_chip_id_i_io_4,
    chip_1_0_chip_id_i_io_5,
    chip_1_0_chip_id_i_io_6,
    chip_1_0_chip_id_i_io_7,
    chip_1_0_clk_i_io,
    chip_1_0_clk_obs_o_io,
    chip_1_0_clk_periph_i_io,
    chip_1_0_east_test_being_requested_i_io,
    chip_1_0_east_test_request_o_io,
    chip_1_0_flow_control_east_cts_i_io,
    chip_1_0_flow_control_east_cts_o_io,
    chip_1_0_flow_control_east_rts_i_io,
    chip_1_0_flow_control_east_rts_o_io,
    chip_1_0_flow_control_north_cts_i_io,
    chip_1_0_flow_control_north_cts_o_io,
    chip_1_0_flow_control_north_rts_i_io,
    chip_1_0_flow_control_north_rts_o_io,
    chip_1_0_flow_control_south_cts_i_io,
    chip_1_0_flow_control_south_cts_o_io,
    chip_1_0_flow_control_south_rts_i_io,
    chip_1_0_flow_control_south_rts_o_io,
    chip_1_0_flow_control_west_cts_i_io,
    chip_1_0_flow_control_west_cts_o_io,
    chip_1_0_flow_control_west_rts_i_io,
    chip_1_0_flow_control_west_rts_o_io,
    chip_1_0_gpio0_io,
    chip_1_0_gpio1_io,
    chip_1_0_gpio2_io,
    chip_1_0_gpio3_io,
    chip_1_0_i2c_scl_io,
    chip_1_0_i2c_sda_io,
    chip_1_0_jtag_tck_i_io,
    chip_1_0_jtag_tdi_i_io,
    chip_1_0_jtag_tdo_o,
    chip_1_0_jtag_tms_i_io,
    chip_1_0_jtag_trst_ni_io,
    chip_1_0_north_test_being_requested_i_io,
    chip_1_0_north_test_request_o_io,
    chip_1_0_pll_rsv_0,
    chip_1_0_pll_rsv_1,
    chip_1_0_pll_rsv_2,
    chip_1_0_pll_rsv_3,
    chip_1_0_pll_rsv_4,
    chip_1_0_pll_rsv_5,
    chip_1_0_rst_ni_io,
    chip_1_0_rst_periph_ni_io,
    chip_1_0_south_test_being_requested_i_io,
    chip_1_0_south_test_request_o_io,
    chip_1_0_spim_csb_o_io,
    chip_1_0_spim_sck_o_io,
    chip_1_0_spim_sd_io_0,
    chip_1_0_spim_sd_io_1,
    chip_1_0_spim_sd_io_2,
    chip_1_0_spim_sd_io_3,
    chip_1_0_test_mode_i_io,
    chip_1_0_uart_cts_ni_io,
    chip_1_0_uart_rts_no_io,
    chip_1_0_uart_rx_i_io,
    chip_1_0_uart_tx_o_io,
    chip_1_0_west_test_being_requested_i_io,
    chip_1_0_west_test_request_o_io,
    chip_1_1_VDD,
    chip_1_1_boot_mode_i_io,
    chip_1_1_bypass_pll_division_i_io,
    chip_1_1_chip_id_i_io_0,
    chip_1_1_chip_id_i_io_1,
    chip_1_1_chip_id_i_io_2,
    chip_1_1_chip_id_i_io_3,
    chip_1_1_chip_id_i_io_4,
    chip_1_1_chip_id_i_io_5,
    chip_1_1_chip_id_i_io_6,
    chip_1_1_chip_id_i_io_7,
    chip_1_1_clk_i_io,
    chip_1_1_clk_obs_o_io,
    chip_1_1_clk_periph_i_io,
    chip_1_1_east_test_being_requested_i_io,
    chip_1_1_east_test_request_o_io,
    chip_1_1_flow_control_east_cts_i_io,
    chip_1_1_flow_control_east_cts_o_io,
    chip_1_1_flow_control_east_rts_i_io,
    chip_1_1_flow_control_east_rts_o_io,
    chip_1_1_flow_control_north_cts_i_io,
    chip_1_1_flow_control_north_cts_o_io,
    chip_1_1_flow_control_north_rts_i_io,
    chip_1_1_flow_control_north_rts_o_io,
    chip_1_1_flow_control_south_cts_i_io,
    chip_1_1_flow_control_south_cts_o_io,
    chip_1_1_flow_control_south_rts_i_io,
    chip_1_1_flow_control_south_rts_o_io,
    chip_1_1_flow_control_west_cts_i_io,
    chip_1_1_flow_control_west_cts_o_io,
    chip_1_1_flow_control_west_rts_i_io,
    chip_1_1_flow_control_west_rts_o_io,
    chip_1_1_gpio0_io,
    chip_1_1_gpio1_io,
    chip_1_1_gpio2_io,
    chip_1_1_gpio3_io,
    chip_1_1_i2c_scl_io,
    chip_1_1_i2c_sda_io,
    chip_1_1_jtag_tck_i_io,
    chip_1_1_jtag_tdi_i_io,
    chip_1_1_jtag_tdo_o,
    chip_1_1_jtag_tms_i_io,
    chip_1_1_jtag_trst_ni_io,
    chip_1_1_north_test_being_requested_i_io,
    chip_1_1_north_test_request_o_io,
    chip_1_1_pll_rsv_0,
    chip_1_1_pll_rsv_1,
    chip_1_1_pll_rsv_2,
    chip_1_1_pll_rsv_3,
    chip_1_1_pll_rsv_4,
    chip_1_1_pll_rsv_5,
    chip_1_1_rst_ni_io,
    chip_1_1_rst_periph_ni_io,
    chip_1_1_south_test_being_requested_i_io,
    chip_1_1_south_test_request_o_io,
    chip_1_1_spim_csb_o_io,
    chip_1_1_spim_sck_o_io,
    chip_1_1_spim_sd_io_0,
    chip_1_1_spim_sd_io_1,
    chip_1_1_spim_sd_io_2,
    chip_1_1_spim_sd_io_3,
    chip_1_1_test_mode_i_io,
    chip_1_1_uart_cts_ni_io,
    chip_1_1_uart_rts_no_io,
    chip_1_1_uart_rx_i_io,
    chip_1_1_uart_tx_o_io,
    chip_1_1_west_test_being_requested_i_io,
    chip_1_1_west_test_request_o_io
);

  inout  D2DE_0, D2DE_1, D2DE_2, D2DE_3, D2DE_4, D2DE_5, D2DE_6, D2DE_7, 
    D2DE_8, D2DE_9, D2DE_10, D2DE_11, D2DE_12, D2DE_13, D2DE_14, 
    D2DE_15, D2DE_16, D2DE_17, D2DE_18, D2DE_19, D2DE_20, D2DE_21, 
    D2DE_22, D2DE_23, D2DE_24, D2DE_25, D2DE_26, D2DE_27, D2DE_28, 
    D2DE_29, D2DE_30, D2DE_31, D2DE_32, D2DE_33, D2DE_34, D2DE_35, 
    D2DE_36, D2DE_37, D2DE_38, D2DE_39, D2DE_40, D2DE_41, D2DE_42, 
    D2DE_43, D2DE_44, D2DE_45, D2DE_46, D2DE_47, D2DE_48, D2DE_49, 
    D2DE_50, D2DE_51, D2DE_52, D2DE_53, D2DE_54, D2DE_55, D2DE_56, 
    D2DE_57, D2DE_58, D2DE_59, VDD_D2D, VDD_IO, VSS, chip_0_0_VDD, 
    chip_0_0_boot_mode_i_io, chip_0_0_bypass_pll_division_i_io, 
    chip_0_0_chip_id_i_io_0, chip_0_0_chip_id_i_io_1, 
    chip_0_0_chip_id_i_io_2, chip_0_0_chip_id_i_io_3, 
    chip_0_0_chip_id_i_io_4, chip_0_0_chip_id_i_io_5, 
    chip_0_0_chip_id_i_io_6, chip_0_0_chip_id_i_io_7, 
    chip_0_0_clk_i_io, chip_0_0_clk_obs_o_io, chip_0_0_clk_periph_i_io, 
    chip_0_0_east_test_being_requested_i_io, 
    chip_0_0_east_test_request_o_io, 
    chip_0_0_flow_control_east_cts_i_io, 
    chip_0_0_flow_control_east_cts_o_io, 
    chip_0_0_flow_control_east_rts_i_io, 
    chip_0_0_flow_control_east_rts_o_io, 
    chip_0_0_flow_control_north_cts_i_io, 
    chip_0_0_flow_control_north_cts_o_io, 
    chip_0_0_flow_control_north_rts_i_io, 
    chip_0_0_flow_control_north_rts_o_io, 
    chip_0_0_flow_control_south_cts_i_io, 
    chip_0_0_flow_control_south_cts_o_io, 
    chip_0_0_flow_control_south_rts_i_io, 
    chip_0_0_flow_control_south_rts_o_io, 
    chip_0_0_flow_control_west_cts_i_io, 
    chip_0_0_flow_control_west_cts_o_io, 
    chip_0_0_flow_control_west_rts_i_io, 
    chip_0_0_flow_control_west_rts_o_io, chip_0_0_gpio0_io, 
    chip_0_0_gpio1_io, chip_0_0_gpio2_io, chip_0_0_gpio3_io, 
    chip_0_0_i2c_scl_io, chip_0_0_i2c_sda_io, chip_0_0_jtag_tck_i_io, 
    chip_0_0_jtag_tdi_i_io, chip_0_0_jtag_tdo_o, 
    chip_0_0_jtag_tms_i_io, chip_0_0_jtag_trst_ni_io, 
    chip_0_0_north_test_being_requested_i_io, 
    chip_0_0_north_test_request_o_io, chip_0_0_pll_rsv_0, 
    chip_0_0_pll_rsv_1, chip_0_0_pll_rsv_2, chip_0_0_pll_rsv_3, 
    chip_0_0_pll_rsv_4, chip_0_0_pll_rsv_5, chip_0_0_rst_ni_io, 
    chip_0_0_rst_periph_ni_io, 
    chip_0_0_south_test_being_requested_i_io, 
    chip_0_0_south_test_request_o_io, chip_0_0_spim_csb_o_io, 
    chip_0_0_spim_sck_o_io, chip_0_0_spim_sd_io_0, 
    chip_0_0_spim_sd_io_1, chip_0_0_spim_sd_io_2, 
    chip_0_0_spim_sd_io_3, chip_0_0_test_mode_i_io, 
    chip_0_0_uart_cts_ni_io, chip_0_0_uart_rts_no_io, 
    chip_0_0_uart_rx_i_io, chip_0_0_uart_tx_o_io, 
    chip_0_0_west_test_being_requested_i_io, 
    chip_0_0_west_test_request_o_io, chip_0_1_VDD, 
    chip_0_1_boot_mode_i_io, chip_0_1_bypass_pll_division_i_io, 
    chip_0_1_chip_id_i_io_0, chip_0_1_chip_id_i_io_1, 
    chip_0_1_chip_id_i_io_2, chip_0_1_chip_id_i_io_3, 
    chip_0_1_chip_id_i_io_4, chip_0_1_chip_id_i_io_5, 
    chip_0_1_chip_id_i_io_6, chip_0_1_chip_id_i_io_7, 
    chip_0_1_clk_i_io, chip_0_1_clk_obs_o_io, chip_0_1_clk_periph_i_io, 
    chip_0_1_east_test_being_requested_i_io, 
    chip_0_1_east_test_request_o_io, 
    chip_0_1_flow_control_east_cts_i_io, 
    chip_0_1_flow_control_east_cts_o_io, 
    chip_0_1_flow_control_east_rts_i_io, 
    chip_0_1_flow_control_east_rts_o_io, 
    chip_0_1_flow_control_north_cts_i_io, 
    chip_0_1_flow_control_north_cts_o_io, 
    chip_0_1_flow_control_north_rts_i_io, 
    chip_0_1_flow_control_north_rts_o_io, 
    chip_0_1_flow_control_south_cts_i_io, 
    chip_0_1_flow_control_south_cts_o_io, 
    chip_0_1_flow_control_south_rts_i_io, 
    chip_0_1_flow_control_south_rts_o_io, 
    chip_0_1_flow_control_west_cts_i_io, 
    chip_0_1_flow_control_west_cts_o_io, 
    chip_0_1_flow_control_west_rts_i_io, 
    chip_0_1_flow_control_west_rts_o_io, chip_0_1_gpio0_io, 
    chip_0_1_gpio1_io, chip_0_1_gpio2_io, chip_0_1_gpio3_io, 
    chip_0_1_i2c_scl_io, chip_0_1_i2c_sda_io, chip_0_1_jtag_tck_i_io, 
    chip_0_1_jtag_tdi_i_io, chip_0_1_jtag_tdo_o, 
    chip_0_1_jtag_tms_i_io, chip_0_1_jtag_trst_ni_io, 
    chip_0_1_north_test_being_requested_i_io, 
    chip_0_1_north_test_request_o_io, chip_0_1_pll_rsv_0, 
    chip_0_1_pll_rsv_1, chip_0_1_pll_rsv_2, chip_0_1_pll_rsv_3, 
    chip_0_1_pll_rsv_4, chip_0_1_pll_rsv_5, chip_0_1_rst_ni_io, 
    chip_0_1_rst_periph_ni_io, 
    chip_0_1_south_test_being_requested_i_io, 
    chip_0_1_south_test_request_o_io, chip_0_1_spim_csb_o_io, 
    chip_0_1_spim_sck_o_io, chip_0_1_spim_sd_io_0, 
    chip_0_1_spim_sd_io_1, chip_0_1_spim_sd_io_2, 
    chip_0_1_spim_sd_io_3, chip_0_1_test_mode_i_io, 
    chip_0_1_uart_cts_ni_io, chip_0_1_uart_rts_no_io, 
    chip_0_1_uart_rx_i_io, chip_0_1_uart_tx_o_io, 
    chip_0_1_west_test_being_requested_i_io, 
    chip_0_1_west_test_request_o_io, chip_1_0_VDD, 
    chip_1_0_boot_mode_i_io, chip_1_0_bypass_pll_division_i_io, 
    chip_1_0_chip_id_i_io_0, chip_1_0_chip_id_i_io_1, 
    chip_1_0_chip_id_i_io_2, chip_1_0_chip_id_i_io_3, 
    chip_1_0_chip_id_i_io_4, chip_1_0_chip_id_i_io_5, 
    chip_1_0_chip_id_i_io_6, chip_1_0_chip_id_i_io_7, 
    chip_1_0_clk_i_io, chip_1_0_clk_obs_o_io, chip_1_0_clk_periph_i_io, 
    chip_1_0_east_test_being_requested_i_io, 
    chip_1_0_east_test_request_o_io, 
    chip_1_0_flow_control_east_cts_i_io, 
    chip_1_0_flow_control_east_cts_o_io, 
    chip_1_0_flow_control_east_rts_i_io, 
    chip_1_0_flow_control_east_rts_o_io, 
    chip_1_0_flow_control_north_cts_i_io, 
    chip_1_0_flow_control_north_cts_o_io, 
    chip_1_0_flow_control_north_rts_i_io, 
    chip_1_0_flow_control_north_rts_o_io, 
    chip_1_0_flow_control_south_cts_i_io, 
    chip_1_0_flow_control_south_cts_o_io, 
    chip_1_0_flow_control_south_rts_i_io, 
    chip_1_0_flow_control_south_rts_o_io, 
    chip_1_0_flow_control_west_cts_i_io, 
    chip_1_0_flow_control_west_cts_o_io, 
    chip_1_0_flow_control_west_rts_i_io, 
    chip_1_0_flow_control_west_rts_o_io, chip_1_0_gpio0_io, 
    chip_1_0_gpio1_io, chip_1_0_gpio2_io, chip_1_0_gpio3_io, 
    chip_1_0_i2c_scl_io, chip_1_0_i2c_sda_io, chip_1_0_jtag_tck_i_io, 
    chip_1_0_jtag_tdi_i_io, chip_1_0_jtag_tdo_o, 
    chip_1_0_jtag_tms_i_io, chip_1_0_jtag_trst_ni_io, 
    chip_1_0_north_test_being_requested_i_io, 
    chip_1_0_north_test_request_o_io, chip_1_0_pll_rsv_0, 
    chip_1_0_pll_rsv_1, chip_1_0_pll_rsv_2, chip_1_0_pll_rsv_3, 
    chip_1_0_pll_rsv_4, chip_1_0_pll_rsv_5, chip_1_0_rst_ni_io, 
    chip_1_0_rst_periph_ni_io, 
    chip_1_0_south_test_being_requested_i_io, 
    chip_1_0_south_test_request_o_io, chip_1_0_spim_csb_o_io, 
    chip_1_0_spim_sck_o_io, chip_1_0_spim_sd_io_0, 
    chip_1_0_spim_sd_io_1, chip_1_0_spim_sd_io_2, 
    chip_1_0_spim_sd_io_3, chip_1_0_test_mode_i_io, 
    chip_1_0_uart_cts_ni_io, chip_1_0_uart_rts_no_io, 
    chip_1_0_uart_rx_i_io, chip_1_0_uart_tx_o_io, 
    chip_1_0_west_test_being_requested_i_io, 
    chip_1_0_west_test_request_o_io, chip_1_1_VDD, 
    chip_1_1_boot_mode_i_io, chip_1_1_bypass_pll_division_i_io, 
    chip_1_1_chip_id_i_io_0, chip_1_1_chip_id_i_io_1, 
    chip_1_1_chip_id_i_io_2, chip_1_1_chip_id_i_io_3, 
    chip_1_1_chip_id_i_io_4, chip_1_1_chip_id_i_io_5, 
    chip_1_1_chip_id_i_io_6, chip_1_1_chip_id_i_io_7, 
    chip_1_1_clk_i_io, chip_1_1_clk_obs_o_io, chip_1_1_clk_periph_i_io, 
    chip_1_1_east_test_being_requested_i_io, 
    chip_1_1_east_test_request_o_io, 
    chip_1_1_flow_control_east_cts_i_io, 
    chip_1_1_flow_control_east_cts_o_io, 
    chip_1_1_flow_control_east_rts_i_io, 
    chip_1_1_flow_control_east_rts_o_io, 
    chip_1_1_flow_control_north_cts_i_io, 
    chip_1_1_flow_control_north_cts_o_io, 
    chip_1_1_flow_control_north_rts_i_io, 
    chip_1_1_flow_control_north_rts_o_io, 
    chip_1_1_flow_control_south_cts_i_io, 
    chip_1_1_flow_control_south_cts_o_io, 
    chip_1_1_flow_control_south_rts_i_io, 
    chip_1_1_flow_control_south_rts_o_io, 
    chip_1_1_flow_control_west_cts_i_io, 
    chip_1_1_flow_control_west_cts_o_io, 
    chip_1_1_flow_control_west_rts_i_io, 
    chip_1_1_flow_control_west_rts_o_io, chip_1_1_gpio0_io, 
    chip_1_1_gpio1_io, chip_1_1_gpio2_io, chip_1_1_gpio3_io, 
    chip_1_1_i2c_scl_io, chip_1_1_i2c_sda_io, chip_1_1_jtag_tck_i_io, 
    chip_1_1_jtag_tdi_i_io, chip_1_1_jtag_tdo_o, 
    chip_1_1_jtag_tms_i_io, chip_1_1_jtag_trst_ni_io, 
    chip_1_1_north_test_being_requested_i_io, 
    chip_1_1_north_test_request_o_io, chip_1_1_pll_rsv_0, 
    chip_1_1_pll_rsv_1, chip_1_1_pll_rsv_2, chip_1_1_pll_rsv_3, 
    chip_1_1_pll_rsv_4, chip_1_1_pll_rsv_5, chip_1_1_rst_ni_io, 
    chip_1_1_rst_periph_ni_io, 
    chip_1_1_south_test_being_requested_i_io, 
    chip_1_1_south_test_request_o_io, chip_1_1_spim_csb_o_io, 
    chip_1_1_spim_sck_o_io, chip_1_1_spim_sd_io_0, 
    chip_1_1_spim_sd_io_1, chip_1_1_spim_sd_io_2, 
    chip_1_1_spim_sd_io_3, chip_1_1_test_mode_i_io, 
    chip_1_1_uart_cts_ni_io, chip_1_1_uart_rts_no_io, 
    chip_1_1_uart_rx_i_io, chip_1_1_uart_tx_o_io, 
    chip_1_1_west_test_being_requested_i_io, 
    chip_1_1_west_test_request_o_io;

  // Buses in the design

  wire [0:643] net521;

  wire [643:0] NC;


  // List of all aliases


  cds_alias #(644) cds_alias_inst1 (
      NC[643:0],
      net521[0:643]
  );

  hemaia_io_pad chip_1_1 (
      .M_X9_Y9(net521[576]),
      .M_X9_Y8(net521[544]),
      .M_X9_Y7(net521[540]),
      .M_X9_Y6(net521[536]),
      .M_X9_Y5(net521[532]),
      .M_X9_Y4(net521[528]),
      .M_X9_Y3(net521[524]),
      .M_X9_Y2(net521[520]),
      .M_X9_Y1(net521[516]),
      .M_X9_Y0(net521[512]),
      .M_X8_Y9(net521[580]),
      .M_X8_Y0(net521[472]),
      .M_X7_Y9(net521[552]),
      .M_X7_Y0(net521[448]),
      .M_X6_Y9(net521[556]),
      .M_X6_Y0(net521[452]),
      .M_X5_Y9(net521[548]),
      .M_X5_Y0(net521[444]),
      .M_X4_Y9(net521[560]),
      .M_X4_Y0(net521[456]),
      .M_X3_Y9(net521[568]),
      .M_X3_Y0(net521[464]),
      .M_X2_Y9(net521[564]),
      .M_X2_Y0(net521[460]),
      .M_X1_Y9(net521[572]),
      .M_X1_Y0(net521[468]),
      .M_X0_Y9(net521[584]),
      .M_X0_Y8(net521[508]),
      .M_X0_Y7(net521[504]),
      .M_X0_Y6(net521[500]),
      .M_X0_Y5(net521[496]),
      .M_X0_Y4(net521[492]),
      .M_X0_Y3(net521[488]),
      .M_X0_Y2(net521[484]),
      .M_X0_Y1(net521[480]),
      .M_X0_Y0(net521[476]),
      .D2DW_X5_Y10(net419),
      .D2DW_X5_Y9(net418),
      .D2DW_X5_Y8(net417),
      .D2DW_X5_Y7(net416),
      .D2DW_X5_Y6(net415),
      .D2DW_X5_Y5(net414),
      .D2DW_X5_Y4(net413),
      .D2DW_X5_Y3(net412),
      .D2DW_X5_Y2(net411),
      .D2DW_X5_Y1(net410),
      .D2DW_X5_Y0(net409),
      .D2DW_X4_Y10(net408),
      .D2DW_X4_Y9(net407),
      .D2DW_X4_Y8(net406),
      .D2DW_X4_Y7(net405),
      .D2DW_X4_Y6(net404),
      .D2DW_X4_Y5(net403),
      .D2DW_X4_Y4(net402),
      .D2DW_X4_Y3(net401),
      .D2DW_X4_Y2(net400),
      .D2DW_X4_Y1(net399),
      .D2DW_X4_Y0(net398),
      .D2DW_X3_Y10(net397),
      .D2DW_X3_Y9(net396),
      .D2DW_X3_Y8(net395),
      .D2DW_X3_Y7(net394),
      .D2DW_X3_Y6(net393),
      .D2DW_X3_Y5(net392),
      .D2DW_X3_Y4(net391),
      .D2DW_X3_Y3(net455),
      .D2DW_X3_Y2(net454),
      .D2DW_X3_Y1(net453),
      .D2DW_X3_Y0(net452),
      .D2DW_X2_Y10(net451),
      .D2DW_X2_Y9(net450),
      .D2DW_X2_Y8(net449),
      .D2DW_X2_Y7(net448),
      .D2DW_X2_Y6(net447),
      .D2DW_X2_Y5(net446),
      .D2DW_X2_Y4(net445),
      .D2DW_X2_Y3(net444),
      .D2DW_X2_Y2(net443),
      .D2DW_X2_Y1(net442),
      .D2DW_X2_Y0(net441),
      .D2DW_X1_Y10(net440),
      .D2DW_X1_Y9(net439),
      .D2DW_X1_Y8(net438),
      .D2DW_X1_Y7(net437),
      .D2DW_X1_Y6(net436),
      .D2DW_X1_Y5(net435),
      .D2DW_X1_Y4(net434),
      .D2DW_X1_Y3(net433),
      .D2DW_X1_Y2(net432),
      .D2DW_X1_Y1(net431),
      .D2DW_X1_Y0(net430),
      .D2DW_X0_Y10(net429),
      .D2DW_X0_Y9(net428),
      .D2DW_X0_Y8(net427),
      .D2DW_X0_Y7(net426),
      .D2DW_X0_Y6(net425),
      .D2DW_X0_Y5(net424),
      .D2DW_X0_Y4(net423),
      .D2DW_X0_Y3(net422),
      .D2DW_X0_Y2(net421),
      .D2DW_X0_Y1(net420),
      .D2DW_X0_Y0(net521[0]),
      .D2DS_X10_Y5(net521[206]),
      .D2DS_X10_Y4(net521[208]),
      .D2DS_X10_Y3(net521[210]),
      .D2DS_X10_Y2(net521[212]),
      .D2DS_X10_Y1(net521[170]),
      .D2DS_X10_Y0(net521[242]),
      .D2DS_X9_Y5(net521[214]),
      .D2DS_X9_Y4(net521[216]),
      .D2DS_X9_Y3(net521[218]),
      .D2DS_X9_Y2(net521[220]),
      .D2DS_X9_Y1(net521[172]),
      .D2DS_X9_Y0(net521[248]),
      .D2DS_X8_Y5(net521[222]),
      .D2DS_X8_Y4(net521[224]),
      .D2DS_X8_Y3(net521[226]),
      .D2DS_X8_Y2(net521[228]),
      .D2DS_X8_Y1(net521[144]),
      .D2DS_X8_Y0(net521[250]),
      .D2DS_X7_Y5(net521[230]),
      .D2DS_X7_Y4(net521[232]),
      .D2DS_X7_Y3(net521[234]),
      .D2DS_X7_Y2(net521[236]),
      .D2DS_X7_Y1(net521[152]),
      .D2DS_X7_Y0(VDD_D2D),
      .D2DS_X6_Y5(net521[138]),
      .D2DS_X6_Y4(net521[146]),
      .D2DS_X6_Y3(net521[140]),
      .D2DS_X6_Y2(net521[150]),
      .D2DS_X6_Y1(net521[142]),
      .D2DS_X6_Y0(VSS),
      .D2DS_X5_Y5(net521[154]),
      .D2DS_X5_Y4(net521[156]),
      .D2DS_X5_Y3(net521[132]),
      .D2DS_X5_Y2(net521[148]),
      .D2DS_X5_Y1(net521[158]),
      .D2DS_X5_Y0(net521[244]),
      .D2DS_X4_Y5(net521[134]),
      .D2DS_X4_Y4(net521[136]),
      .D2DS_X4_Y3(net521[162]),
      .D2DS_X4_Y2(net521[164]),
      .D2DS_X4_Y1(net521[166]),
      .D2DS_X4_Y0(net521[246]),
      .D2DS_X3_Y5(net521[174]),
      .D2DS_X3_Y4(net521[176]),
      .D2DS_X3_Y3(net521[178]),
      .D2DS_X3_Y2(net521[180]),
      .D2DS_X3_Y1(net521[160]),
      .D2DS_X3_Y0(VDD_D2D),
      .D2DS_X2_Y5(net521[182]),
      .D2DS_X2_Y4(net521[184]),
      .D2DS_X2_Y3(net521[186]),
      .D2DS_X2_Y2(net521[188]),
      .D2DS_X2_Y1(net521[168]),
      .D2DS_X2_Y0(VSS),
      .D2DS_X1_Y5(net521[190]),
      .D2DS_X1_Y4(net521[192]),
      .D2DS_X1_Y3(net521[194]),
      .D2DS_X1_Y2(net521[196]),
      .D2DS_X1_Y1(net521[238]),
      .D2DS_X1_Y0(net521[252]),
      .D2DS_X0_Y5(net521[198]),
      .D2DS_X0_Y4(net521[200]),
      .D2DS_X0_Y3(net521[202]),
      .D2DS_X0_Y2(net521[204]),
      .D2DS_X0_Y1(net521[240]),
      .D2DS_X0_Y0(net521[254]),
      .D2DN_X10_Y5(net505),
      .D2DN_X10_Y4(net504),
      .D2DN_X10_Y3(net503),
      .D2DN_X10_Y2(net502),
      .D2DN_X10_Y1(net501),
      .D2DN_X10_Y0(net500),
      .D2DN_X9_Y5(net499),
      .D2DN_X9_Y4(net498),
      .D2DN_X9_Y3(net497),
      .D2DN_X9_Y2(net496),
      .D2DN_X9_Y1(net495),
      .D2DN_X9_Y0(net494),
      .D2DN_X8_Y5(net493),
      .D2DN_X8_Y4(net492),
      .D2DN_X8_Y3(net491),
      .D2DN_X8_Y2(net490),
      .D2DN_X8_Y1(net489),
      .D2DN_X8_Y0(net488),
      .D2DN_X7_Y5(net487),
      .D2DN_X7_Y4(net486),
      .D2DN_X7_Y3(net485),
      .D2DN_X7_Y2(net484),
      .D2DN_X7_Y1(net483),
      .D2DN_X7_Y0(net482),
      .D2DN_X6_Y5(net481),
      .D2DN_X6_Y4(net480),
      .D2DN_X6_Y3(net479),
      .D2DN_X6_Y2(net478),
      .D2DN_X6_Y1(net477),
      .D2DN_X6_Y0(net476),
      .D2DN_X5_Y5(net475),
      .D2DN_X5_Y4(net474),
      .D2DN_X5_Y3(net473),
      .D2DN_X5_Y2(net472),
      .D2DN_X5_Y1(net471),
      .D2DN_X5_Y0(net470),
      .D2DN_X4_Y5(net469),
      .D2DN_X4_Y4(net468),
      .D2DN_X4_Y3(net467),
      .D2DN_X4_Y2(net466),
      .D2DN_X4_Y1(net465),
      .D2DN_X4_Y0(net464),
      .D2DN_X3_Y5(net463),
      .D2DN_X3_Y4(net462),
      .D2DN_X3_Y3(net461),
      .D2DN_X3_Y2(net460),
      .D2DN_X3_Y1(net459),
      .D2DN_X3_Y0(net458),
      .D2DN_X2_Y5(net457),
      .D2DN_X2_Y4(net456),
      .D2DN_X2_Y3(net520),
      .D2DN_X2_Y2(net519),
      .D2DN_X2_Y1(net518),
      .D2DN_X2_Y0(net517),
      .D2DN_X1_Y5(net516),
      .D2DN_X1_Y4(net515),
      .D2DN_X1_Y3(net514),
      .D2DN_X1_Y2(net513),
      .D2DN_X1_Y1(net512),
      .D2DN_X1_Y0(net511),
      .D2DN_X0_Y5(net521[6]),
      .D2DN_X0_Y4(net510),
      .D2DN_X0_Y3(net509),
      .D2DN_X0_Y2(net508),
      .D2DN_X0_Y1(net507),
      .D2DN_X0_Y0(net506),
      .D2DE_X5_Y10(net521[440]),
      .D2DE_X5_Y9(net521[442]),
      .D2DE_X5_Y8(net521[443]),
      .D2DE_X5_Y7(VDD_D2D),
      .D2DE_X5_Y6(VSS),
      .D2DE_X5_Y5(net521[437]),
      .D2DE_X5_Y4(net521[438]),
      .D2DE_X5_Y3(VDD_D2D),
      .D2DE_X5_Y2(VSS),
      .D2DE_X5_Y1(net521[439]),
      .D2DE_X5_Y0(net521[436]),
      .D2DE_X4_Y10(net521[381]),
      .D2DE_X4_Y9(net521[380]),
      .D2DE_X4_Y8(net521[435]),
      .D2DE_X4_Y7(net521[434]),
      .D2DE_X4_Y6(net521[433]),
      .D2DE_X4_Y5(net521[428]),
      .D2DE_X4_Y4(net521[423]),
      .D2DE_X4_Y3(net521[419]),
      .D2DE_X4_Y2(net521[418]),
      .D2DE_X4_Y1(net521[417]),
      .D2DE_X4_Y0(net521[414]),
      .D2DE_X3_Y10(net521[382]),
      .D2DE_X3_Y9(net521[383]),
      .D2DE_X3_Y8(net521[384]),
      .D2DE_X3_Y7(net521[385]),
      .D2DE_X3_Y6(net521[432]),
      .D2DE_X3_Y5(net521[427]),
      .D2DE_X3_Y4(net521[422]),
      .D2DE_X3_Y3(net521[398]),
      .D2DE_X3_Y2(net521[399]),
      .D2DE_X3_Y1(net521[400]),
      .D2DE_X3_Y0(net521[401]),
      .D2DE_X2_Y10(net521[386]),
      .D2DE_X2_Y9(net521[387]),
      .D2DE_X2_Y8(net521[388]),
      .D2DE_X2_Y7(net521[389]),
      .D2DE_X2_Y6(net521[431]),
      .D2DE_X2_Y5(net521[425]),
      .D2DE_X2_Y4(net521[421]),
      .D2DE_X2_Y3(net521[402]),
      .D2DE_X2_Y2(net521[403]),
      .D2DE_X2_Y1(net521[404]),
      .D2DE_X2_Y0(net521[405]),
      .D2DE_X1_Y10(net521[390]),
      .D2DE_X1_Y9(net521[391]),
      .D2DE_X1_Y8(net521[392]),
      .D2DE_X1_Y7(net521[393]),
      .D2DE_X1_Y6(net521[430]),
      .D2DE_X1_Y5(net521[424]),
      .D2DE_X1_Y4(net521[420]),
      .D2DE_X1_Y3(net521[406]),
      .D2DE_X1_Y2(net521[407]),
      .D2DE_X1_Y1(net521[408]),
      .D2DE_X1_Y0(net521[409]),
      .D2DE_X0_Y10(net521[394]),
      .D2DE_X0_Y9(net521[395]),
      .D2DE_X0_Y8(net521[396]),
      .D2DE_X0_Y7(net521[397]),
      .D2DE_X0_Y6(net521[429]),
      .D2DE_X0_Y5(net521[415]),
      .D2DE_X0_Y4(net521[416]),
      .D2DE_X0_Y3(net521[410]),
      .D2DE_X0_Y2(net521[411]),
      .D2DE_X0_Y1(net521[412]),
      .D2DE_X0_Y0(net521[413]),
      .CRTR_X5_Y4(VDD_IO),
      .CRTR_X5_Y3(VSS),
      .CRTR_X5_Y2(VDD_IO),
      .CRTR_X5_Y1(VDD_D2D),
      .CRTR_X5_Y0(chip_1_1_VDD),
      .CRTR_X4_Y4(chip_1_1_VDD),
      .CRTR_X4_Y3(chip_1_1_jtag_trst_ni_io),
      .CRTR_X4_Y2(chip_1_1_jtag_tck_i_io),
      .CRTR_X4_Y1(chip_1_1_jtag_tms_i_io),
      .CRTR_X4_Y0(chip_1_1_jtag_tdi_i_io),
      .CRTR_X3_Y4(VSS),
      .CRTR_X3_Y3(chip_1_1_spim_sd_io_3),
      .CRTR_X3_Y2(chip_1_1_flow_control_north_rts_o_io),
      .CRTR_X3_Y1(chip_1_1_jtag_tdo_o),
      .CRTR_X3_Y0(chip_1_1_east_test_being_requested_i_io),
      .CRTR_X2_Y4(VDD_IO),
      .CRTR_X2_Y3(chip_1_1_spim_sd_io_2),
      .CRTR_X2_Y2(chip_1_1_flow_control_north_rts_i_io),
      .CRTR_X2_Y1(chip_1_1_east_test_request_o_io),
      .CRTR_X2_Y0(net521[588]),
      .CRTR_X1_Y4(VDD_D2D),
      .CRTR_X1_Y3(chip_1_1_spim_sd_io_1),
      .CRTR_X1_Y2(chip_1_1_flow_control_north_cts_o_io),
      .CRTR_X1_Y1(net521[601]),
      .CRTR_X1_Y0(net521[592]),
      .CRTR_X0_Y4(chip_1_1_VDD),
      .CRTR_X0_Y3(chip_1_1_spim_sd_io_0),
      .CRTR_X0_Y2(chip_1_1_flow_control_north_cts_i_io),
      .CRTR_X0_Y1(net521[605]),
      .CRTR_X0_Y0(net521[596]),
      .CRTL_X4_Y5(chip_1_1_VDD),
      .CRTL_X4_Y4(chip_1_1_spim_csb_o_io),
      .CRTL_X4_Y3(chip_1_1_north_test_request_o_io),
      .CRTL_X4_Y2(chip_1_1_pll_rsv_3),
      .CRTL_X4_Y1(chip_1_1_pll_rsv_4),
      .CRTL_X4_Y0(chip_1_1_pll_rsv_5),
      .CRTL_X3_Y5(VDD_D2D),
      .CRTL_X3_Y4(chip_1_1_spim_sck_o_io),
      .CRTL_X3_Y3(chip_1_1_north_test_being_requested_i_io),
      .CRTL_X3_Y2(chip_1_1_pll_rsv_0),
      .CRTL_X3_Y1(chip_1_1_pll_rsv_1),
      .CRTL_X3_Y0(chip_1_1_pll_rsv_2),
      .CRTL_X2_Y5(VDD_IO),
      .CRTL_X2_Y4(chip_1_1_clk_periph_i_io),
      .CRTL_X2_Y3(chip_1_1_west_test_request_o_io),
      .CRTL_X2_Y2(chip_1_1_west_test_being_requested_i_io),
      .CRTL_X2_Y1(chip_1_1_i2c_sda_io),
      .CRTL_X2_Y0(chip_1_1_i2c_scl_io),
      .CRTL_X1_Y5(VSS),
      .CRTL_X1_Y4(chip_1_1_bypass_pll_division_i_io),
      .CRTL_X1_Y3(chip_1_1_clk_i_io),
      .CRTL_X1_Y2(chip_1_1_test_mode_i_io),
      .CRTL_X1_Y1(chip_1_1_rst_ni_io),
      .CRTL_X1_Y0(chip_1_1_rst_periph_ni_io),
      .CRTL_X0_Y5(net521[609]),
      .CRTL_X0_Y4(chip_1_1_VDD),
      .CRTL_X0_Y3(VSS),
      .CRTL_X0_Y2(VDD_IO),
      .CRTL_X0_Y1(VDD_D2D),
      .CRTL_X0_Y0(chip_1_1_VDD),
      .CRBR_X4_Y5(chip_1_1_VDD),
      .CRBR_X4_Y4(VDD_D2D),
      .CRBR_X4_Y3(VDD_IO),
      .CRBR_X4_Y2(VSS),
      .CRBR_X4_Y1(chip_1_1_VDD),
      .CRBR_X4_Y0(VDD_IO),
      .CRBR_X3_Y5(chip_1_1_gpio0_io),
      .CRBR_X3_Y4(chip_1_1_gpio1_io),
      .CRBR_X3_Y3(chip_1_1_gpio2_io),
      .CRBR_X3_Y2(chip_1_1_gpio3_io),
      .CRBR_X3_Y1(chip_1_1_chip_id_i_io_0),
      .CRBR_X3_Y0(VSS),
      .CRBR_X2_Y5(chip_1_1_flow_control_east_cts_i_io),
      .CRBR_X2_Y4(chip_1_1_flow_control_east_rts_o_io),
      .CRBR_X2_Y3(chip_1_1_flow_control_east_rts_i_io),
      .CRBR_X2_Y2(chip_1_1_flow_control_south_cts_i_io),
      .CRBR_X2_Y1(chip_1_1_chip_id_i_io_1),
      .CRBR_X2_Y0(VDD_IO),
      .CRBR_X1_Y5(net521[619]),
      .CRBR_X1_Y4(net521[623]),
      .CRBR_X1_Y3(chip_1_1_flow_control_east_cts_o_io),
      .CRBR_X1_Y2(chip_1_1_flow_control_south_rts_i_io),
      .CRBR_X1_Y1(chip_1_1_chip_id_i_io_2),
      .CRBR_X1_Y0(VDD_D2D),
      .CRBR_X0_Y5(net521[614]),
      .CRBR_X0_Y4(net521[610]),
      .CRBR_X0_Y3(chip_1_1_flow_control_south_cts_o_io),
      .CRBR_X0_Y2(chip_1_1_flow_control_south_rts_o_io),
      .CRBR_X0_Y1(chip_1_1_chip_id_i_io_3),
      .CRBR_X0_Y0(chip_1_1_VDD),
      .CRBL_X5_Y4(net521[631]),
      .CRBL_X5_Y3(net521[627]),
      .CRBL_X5_Y2(chip_1_1_clk_obs_o_io),
      .CRBL_X5_Y1(chip_1_1_chip_id_i_io_4),
      .CRBL_X5_Y0(chip_1_1_VDD),
      .CRBL_X4_Y4(net521[640]),
      .CRBL_X4_Y3(net521[635]),
      .CRBL_X4_Y2(chip_1_1_south_test_being_requested_i_io),
      .CRBL_X4_Y1(chip_1_1_chip_id_i_io_5),
      .CRBL_X4_Y0(VDD_D2D),
      .CRBL_X3_Y4(chip_1_1_boot_mode_i_io),
      .CRBL_X3_Y3(chip_1_1_flow_control_west_rts_i_io),
      .CRBL_X3_Y2(chip_1_1_south_test_request_o_io),
      .CRBL_X3_Y1(chip_1_1_chip_id_i_io_6),
      .CRBL_X3_Y0(VDD_IO),
      .CRBL_X2_Y4(chip_1_1_flow_control_west_cts_i_io),
      .CRBL_X2_Y3(chip_1_1_flow_control_west_cts_o_io),
      .CRBL_X2_Y2(chip_1_1_flow_control_west_rts_o_io),
      .CRBL_X2_Y1(chip_1_1_chip_id_i_io_7),
      .CRBL_X2_Y0(VSS),
      .CRBL_X1_Y4(chip_1_1_uart_tx_o_io),
      .CRBL_X1_Y3(chip_1_1_uart_rx_i_io),
      .CRBL_X1_Y2(chip_1_1_uart_rts_no_io),
      .CRBL_X1_Y1(chip_1_1_uart_cts_ni_io),
      .CRBL_X1_Y0(chip_1_1_VDD),
      .CRBL_X0_Y4(chip_1_1_VDD),
      .CRBL_X0_Y3(VDD_D2D),
      .CRBL_X0_Y2(VDD_IO),
      .CRBL_X0_Y1(VSS),
      .CRBL_X0_Y0(VDD_IO)
  );

  hemaia_io_pad chip_0_1 (
      .M_X9_Y9(net521[578]),
      .M_X9_Y8(net521[546]),
      .M_X9_Y7(net521[542]),
      .M_X9_Y6(net521[538]),
      .M_X9_Y5(net521[534]),
      .M_X9_Y4(net521[530]),
      .M_X9_Y3(net521[526]),
      .M_X9_Y2(net521[522]),
      .M_X9_Y1(net521[518]),
      .M_X9_Y0(net521[514]),
      .M_X8_Y9(net521[582]),
      .M_X8_Y0(net521[474]),
      .M_X7_Y9(net521[554]),
      .M_X7_Y0(net521[450]),
      .M_X6_Y9(net521[558]),
      .M_X6_Y0(net521[454]),
      .M_X5_Y9(net521[550]),
      .M_X5_Y0(net521[446]),
      .M_X4_Y9(net521[562]),
      .M_X4_Y0(net521[458]),
      .M_X3_Y9(net521[570]),
      .M_X3_Y0(net521[466]),
      .M_X2_Y9(net521[566]),
      .M_X2_Y0(net521[462]),
      .M_X1_Y9(net521[574]),
      .M_X1_Y0(net521[470]),
      .M_X0_Y9(net521[586]),
      .M_X0_Y8(net521[510]),
      .M_X0_Y7(net521[506]),
      .M_X0_Y6(net521[502]),
      .M_X0_Y5(net521[498]),
      .M_X0_Y4(net521[494]),
      .M_X0_Y3(net521[490]),
      .M_X0_Y2(net521[486]),
      .M_X0_Y1(net521[482]),
      .M_X0_Y0(net521[478]),
      .D2DW_X5_Y10(net521[10]),
      .D2DW_X5_Y9(net521[8]),
      .D2DW_X5_Y8(net521[116]),
      .D2DW_X5_Y7(net521[114]),
      .D2DW_X5_Y6(net521[112]),
      .D2DW_X5_Y5(net521[102]),
      .D2DW_X5_Y4(net521[94]),
      .D2DW_X5_Y3(net521[86]),
      .D2DW_X5_Y2(net521[84]),
      .D2DW_X5_Y1(net521[82]),
      .D2DW_X5_Y0(net521[76]),
      .D2DW_X4_Y10(net521[12]),
      .D2DW_X4_Y9(net521[14]),
      .D2DW_X4_Y8(net521[16]),
      .D2DW_X4_Y7(net521[18]),
      .D2DW_X4_Y6(net521[110]),
      .D2DW_X4_Y5(net521[100]),
      .D2DW_X4_Y4(net521[92]),
      .D2DW_X4_Y3(net521[44]),
      .D2DW_X4_Y2(net521[46]),
      .D2DW_X4_Y1(net521[48]),
      .D2DW_X4_Y0(net521[50]),
      .D2DW_X3_Y10(net521[20]),
      .D2DW_X3_Y9(net521[22]),
      .D2DW_X3_Y8(net521[24]),
      .D2DW_X3_Y7(net521[26]),
      .D2DW_X3_Y6(net521[108]),
      .D2DW_X3_Y5(net521[98]),
      .D2DW_X3_Y4(net521[90]),
      .D2DW_X3_Y3(net521[52]),
      .D2DW_X3_Y2(net521[54]),
      .D2DW_X3_Y1(net521[56]),
      .D2DW_X3_Y0(net521[58]),
      .D2DW_X2_Y10(net521[28]),
      .D2DW_X2_Y9(net521[30]),
      .D2DW_X2_Y8(net521[32]),
      .D2DW_X2_Y7(net521[34]),
      .D2DW_X2_Y6(net521[106]),
      .D2DW_X2_Y5(net521[96]),
      .D2DW_X2_Y4(net521[88]),
      .D2DW_X2_Y3(net521[60]),
      .D2DW_X2_Y2(net521[62]),
      .D2DW_X2_Y1(net521[64]),
      .D2DW_X2_Y0(net521[66]),
      .D2DW_X1_Y10(net521[36]),
      .D2DW_X1_Y9(net521[38]),
      .D2DW_X1_Y8(net521[40]),
      .D2DW_X1_Y7(net521[42]),
      .D2DW_X1_Y6(net521[104]),
      .D2DW_X1_Y5(net521[78]),
      .D2DW_X1_Y4(net521[80]),
      .D2DW_X1_Y3(net521[68]),
      .D2DW_X1_Y2(net521[70]),
      .D2DW_X1_Y1(net521[72]),
      .D2DW_X1_Y0(net521[74]),
      .D2DW_X0_Y10(net521[130]),
      .D2DW_X0_Y9(net521[128]),
      .D2DW_X0_Y8(VDD_D2D),
      .D2DW_X0_Y7(VSS),
      .D2DW_X0_Y6(net521[126]),
      .D2DW_X0_Y5(net521[124]),
      .D2DW_X0_Y4(VDD_D2D),
      .D2DW_X0_Y3(VSS),
      .D2DW_X0_Y2(net521[122]),
      .D2DW_X0_Y1(net521[120]),
      .D2DW_X0_Y0(net521[118]),
      .D2DS_X10_Y5(net521[207]),
      .D2DS_X10_Y4(net521[209]),
      .D2DS_X10_Y3(net521[211]),
      .D2DS_X10_Y2(net521[213]),
      .D2DS_X10_Y1(net521[171]),
      .D2DS_X10_Y0(net521[243]),
      .D2DS_X9_Y5(net521[215]),
      .D2DS_X9_Y4(net521[217]),
      .D2DS_X9_Y3(net521[219]),
      .D2DS_X9_Y2(net521[221]),
      .D2DS_X9_Y1(net521[173]),
      .D2DS_X9_Y0(net521[249]),
      .D2DS_X8_Y5(net521[223]),
      .D2DS_X8_Y4(net521[225]),
      .D2DS_X8_Y3(net521[227]),
      .D2DS_X8_Y2(net521[229]),
      .D2DS_X8_Y1(net521[145]),
      .D2DS_X8_Y0(net521[251]),
      .D2DS_X7_Y5(net521[231]),
      .D2DS_X7_Y4(net521[233]),
      .D2DS_X7_Y3(net521[235]),
      .D2DS_X7_Y2(net521[237]),
      .D2DS_X7_Y1(net521[153]),
      .D2DS_X7_Y0(VDD_D2D),
      .D2DS_X6_Y5(net521[139]),
      .D2DS_X6_Y4(net521[147]),
      .D2DS_X6_Y3(net521[141]),
      .D2DS_X6_Y2(net521[151]),
      .D2DS_X6_Y1(net521[143]),
      .D2DS_X6_Y0(VSS),
      .D2DS_X5_Y5(net521[155]),
      .D2DS_X5_Y4(net521[157]),
      .D2DS_X5_Y3(net521[133]),
      .D2DS_X5_Y2(net521[149]),
      .D2DS_X5_Y1(net521[159]),
      .D2DS_X5_Y0(net521[245]),
      .D2DS_X4_Y5(net521[135]),
      .D2DS_X4_Y4(net521[137]),
      .D2DS_X4_Y3(net521[163]),
      .D2DS_X4_Y2(net521[165]),
      .D2DS_X4_Y1(net521[167]),
      .D2DS_X4_Y0(net521[247]),
      .D2DS_X3_Y5(net521[175]),
      .D2DS_X3_Y4(net521[177]),
      .D2DS_X3_Y3(net521[179]),
      .D2DS_X3_Y2(net521[181]),
      .D2DS_X3_Y1(net521[161]),
      .D2DS_X3_Y0(VDD_D2D),
      .D2DS_X2_Y5(net521[183]),
      .D2DS_X2_Y4(net521[185]),
      .D2DS_X2_Y3(net521[187]),
      .D2DS_X2_Y2(net521[189]),
      .D2DS_X2_Y1(net521[169]),
      .D2DS_X2_Y0(VSS),
      .D2DS_X1_Y5(net521[191]),
      .D2DS_X1_Y4(net521[193]),
      .D2DS_X1_Y3(net521[195]),
      .D2DS_X1_Y2(net521[197]),
      .D2DS_X1_Y1(net521[239]),
      .D2DS_X1_Y0(net521[253]),
      .D2DS_X0_Y5(net521[199]),
      .D2DS_X0_Y4(net521[201]),
      .D2DS_X0_Y3(net521[203]),
      .D2DS_X0_Y2(net521[205]),
      .D2DS_X0_Y1(net521[241]),
      .D2DS_X0_Y0(net521[255]),
      .D2DN_X10_Y5(net310),
      .D2DN_X10_Y4(net309),
      .D2DN_X10_Y3(net308),
      .D2DN_X10_Y2(net307),
      .D2DN_X10_Y1(net306),
      .D2DN_X10_Y0(net305),
      .D2DN_X9_Y5(net304),
      .D2DN_X9_Y4(net303),
      .D2DN_X9_Y3(net302),
      .D2DN_X9_Y2(net301),
      .D2DN_X9_Y1(net300),
      .D2DN_X9_Y0(net299),
      .D2DN_X8_Y5(net298),
      .D2DN_X8_Y4(net297),
      .D2DN_X8_Y3(net296),
      .D2DN_X8_Y2(net295),
      .D2DN_X8_Y1(net294),
      .D2DN_X8_Y0(net293),
      .D2DN_X7_Y5(net292),
      .D2DN_X7_Y4(net291),
      .D2DN_X7_Y3(net290),
      .D2DN_X7_Y2(net289),
      .D2DN_X7_Y1(net288),
      .D2DN_X7_Y0(net287),
      .D2DN_X6_Y5(net286),
      .D2DN_X6_Y4(net285),
      .D2DN_X6_Y3(net284),
      .D2DN_X6_Y2(net283),
      .D2DN_X6_Y1(net282),
      .D2DN_X6_Y0(net281),
      .D2DN_X5_Y5(net280),
      .D2DN_X5_Y4(net279),
      .D2DN_X5_Y3(net278),
      .D2DN_X5_Y2(net277),
      .D2DN_X5_Y1(net276),
      .D2DN_X5_Y0(net275),
      .D2DN_X4_Y5(net274),
      .D2DN_X4_Y4(net273),
      .D2DN_X4_Y3(net272),
      .D2DN_X4_Y2(net271),
      .D2DN_X4_Y1(net270),
      .D2DN_X4_Y0(net269),
      .D2DN_X3_Y5(net268),
      .D2DN_X3_Y4(net267),
      .D2DN_X3_Y3(net266),
      .D2DN_X3_Y2(net265),
      .D2DN_X3_Y1(net264),
      .D2DN_X3_Y0(net263),
      .D2DN_X2_Y5(net262),
      .D2DN_X2_Y4(net261),
      .D2DN_X2_Y3(net359),
      .D2DN_X2_Y2(net358),
      .D2DN_X2_Y1(net357),
      .D2DN_X2_Y0(net356),
      .D2DN_X1_Y5(net355),
      .D2DN_X1_Y4(net354),
      .D2DN_X1_Y3(net353),
      .D2DN_X1_Y2(net352),
      .D2DN_X1_Y1(net351),
      .D2DN_X1_Y0(net350),
      .D2DN_X0_Y5(net521[7]),
      .D2DN_X0_Y4(net349),
      .D2DN_X0_Y3(net348),
      .D2DN_X0_Y2(net347),
      .D2DN_X0_Y1(net346),
      .D2DN_X0_Y0(net345),
      .D2DE_X5_Y10(net521[4]),
      .D2DE_X5_Y9(net344),
      .D2DE_X5_Y8(net343),
      .D2DE_X5_Y7(net342),
      .D2DE_X5_Y6(net341),
      .D2DE_X5_Y5(net340),
      .D2DE_X5_Y4(net339),
      .D2DE_X5_Y3(net338),
      .D2DE_X5_Y2(net337),
      .D2DE_X5_Y1(net336),
      .D2DE_X5_Y0(net335),
      .D2DE_X4_Y10(net334),
      .D2DE_X4_Y9(net333),
      .D2DE_X4_Y8(net332),
      .D2DE_X4_Y7(net331),
      .D2DE_X4_Y6(net330),
      .D2DE_X4_Y5(net329),
      .D2DE_X4_Y4(net328),
      .D2DE_X4_Y3(net327),
      .D2DE_X4_Y2(net326),
      .D2DE_X4_Y1(net325),
      .D2DE_X4_Y0(net324),
      .D2DE_X3_Y10(net323),
      .D2DE_X3_Y9(net322),
      .D2DE_X3_Y8(net321),
      .D2DE_X3_Y7(net320),
      .D2DE_X3_Y6(net319),
      .D2DE_X3_Y5(net318),
      .D2DE_X3_Y4(net317),
      .D2DE_X3_Y3(net316),
      .D2DE_X3_Y2(net315),
      .D2DE_X3_Y1(net314),
      .D2DE_X3_Y0(net313),
      .D2DE_X2_Y10(net312),
      .D2DE_X2_Y9(net311),
      .D2DE_X2_Y8(net390),
      .D2DE_X2_Y7(net389),
      .D2DE_X2_Y6(net388),
      .D2DE_X2_Y5(net387),
      .D2DE_X2_Y4(net386),
      .D2DE_X2_Y3(net385),
      .D2DE_X2_Y2(net384),
      .D2DE_X2_Y1(net383),
      .D2DE_X2_Y0(net382),
      .D2DE_X1_Y10(net381),
      .D2DE_X1_Y9(net380),
      .D2DE_X1_Y8(net379),
      .D2DE_X1_Y7(net378),
      .D2DE_X1_Y6(net377),
      .D2DE_X1_Y5(net376),
      .D2DE_X1_Y4(net375),
      .D2DE_X1_Y3(net374),
      .D2DE_X1_Y2(net373),
      .D2DE_X1_Y1(net372),
      .D2DE_X1_Y0(net371),
      .D2DE_X0_Y10(net370),
      .D2DE_X0_Y9(net369),
      .D2DE_X0_Y8(net368),
      .D2DE_X0_Y7(net367),
      .D2DE_X0_Y6(net366),
      .D2DE_X0_Y5(net365),
      .D2DE_X0_Y4(net364),
      .D2DE_X0_Y3(net363),
      .D2DE_X0_Y2(net362),
      .D2DE_X0_Y1(net361),
      .D2DE_X0_Y0(net360),
      .CRTR_X5_Y4(net521[600]),
      .CRTR_X5_Y3(VSS),
      .CRTR_X5_Y2(VDD_IO),
      .CRTR_X5_Y1(VDD_D2D),
      .CRTR_X5_Y0(chip_0_1_VDD),
      .CRTR_X4_Y4(chip_0_1_VDD),
      .CRTR_X4_Y3(chip_0_1_jtag_trst_ni_io),
      .CRTR_X4_Y2(chip_0_1_jtag_tck_i_io),
      .CRTR_X4_Y1(chip_0_1_jtag_tms_i_io),
      .CRTR_X4_Y0(chip_0_1_jtag_tdi_i_io),
      .CRTR_X3_Y4(VSS),
      .CRTR_X3_Y3(chip_0_1_spim_sd_io_3),
      .CRTR_X3_Y2(chip_0_1_flow_control_north_rts_o_io),
      .CRTR_X3_Y1(chip_0_1_jtag_tdo_o),
      .CRTR_X3_Y0(chip_0_1_east_test_being_requested_i_io),
      .CRTR_X2_Y4(VDD_IO),
      .CRTR_X2_Y3(chip_0_1_spim_sd_io_2),
      .CRTR_X2_Y2(chip_0_1_flow_control_north_rts_i_io),
      .CRTR_X2_Y1(chip_0_1_east_test_request_o_io),
      .CRTR_X2_Y0(net521[590]),
      .CRTR_X1_Y4(VDD_D2D),
      .CRTR_X1_Y3(chip_0_1_spim_sd_io_1),
      .CRTR_X1_Y2(chip_0_1_flow_control_north_cts_o_io),
      .CRTR_X1_Y1(net521[603]),
      .CRTR_X1_Y0(net521[594]),
      .CRTR_X0_Y4(chip_0_1_VDD),
      .CRTR_X0_Y3(chip_0_1_spim_sd_io_0),
      .CRTR_X0_Y2(chip_0_1_flow_control_north_cts_i_io),
      .CRTR_X0_Y1(net521[607]),
      .CRTR_X0_Y0(net521[598]),
      .CRTL_X4_Y5(chip_0_1_VDD),
      .CRTL_X4_Y4(chip_0_1_spim_csb_o_io),
      .CRTL_X4_Y3(chip_0_1_north_test_request_o_io),
      .CRTL_X4_Y2(chip_0_1_pll_rsv_3),
      .CRTL_X4_Y1(chip_0_1_pll_rsv_4),
      .CRTL_X4_Y0(chip_0_1_pll_rsv_5),
      .CRTL_X3_Y5(VDD_D2D),
      .CRTL_X3_Y4(chip_0_1_spim_sck_o_io),
      .CRTL_X3_Y3(chip_0_1_north_test_being_requested_i_io),
      .CRTL_X3_Y2(chip_0_1_pll_rsv_0),
      .CRTL_X3_Y1(chip_0_1_pll_rsv_1),
      .CRTL_X3_Y0(chip_0_1_pll_rsv_2),
      .CRTL_X2_Y5(VDD_IO),
      .CRTL_X2_Y4(chip_0_1_clk_periph_i_io),
      .CRTL_X2_Y3(chip_0_1_west_test_request_o_io),
      .CRTL_X2_Y2(chip_0_1_west_test_being_requested_i_io),
      .CRTL_X2_Y1(chip_0_1_i2c_sda_io),
      .CRTL_X2_Y0(chip_0_1_i2c_scl_io),
      .CRTL_X1_Y5(VSS),
      .CRTL_X1_Y4(chip_0_1_bypass_pll_division_i_io),
      .CRTL_X1_Y3(chip_0_1_clk_i_io),
      .CRTL_X1_Y2(chip_0_1_test_mode_i_io),
      .CRTL_X1_Y1(chip_0_1_rst_ni_io),
      .CRTL_X1_Y0(chip_0_1_rst_periph_ni_io),
      .CRTL_X0_Y5(VDD_IO),
      .CRTL_X0_Y4(chip_0_1_VDD),
      .CRTL_X0_Y3(VSS),
      .CRTL_X0_Y2(VDD_IO),
      .CRTL_X0_Y1(VDD_D2D),
      .CRTL_X0_Y0(chip_0_1_VDD),
      .CRBR_X4_Y5(chip_0_1_VDD),
      .CRBR_X4_Y4(VDD_D2D),
      .CRBR_X4_Y3(VDD_IO),
      .CRBR_X4_Y2(VSS),
      .CRBR_X4_Y1(chip_0_1_VDD),
      .CRBR_X4_Y0(VDD_IO),
      .CRBR_X3_Y5(chip_0_1_gpio0_io),
      .CRBR_X3_Y4(chip_0_1_gpio1_io),
      .CRBR_X3_Y3(chip_0_1_gpio2_io),
      .CRBR_X3_Y2(chip_0_1_gpio3_io),
      .CRBR_X3_Y1(chip_0_1_chip_id_i_io_0),
      .CRBR_X3_Y0(VSS),
      .CRBR_X2_Y5(chip_0_1_flow_control_east_cts_i_io),
      .CRBR_X2_Y4(chip_0_1_flow_control_east_rts_o_io),
      .CRBR_X2_Y3(chip_0_1_flow_control_east_rts_i_io),
      .CRBR_X2_Y2(chip_0_1_flow_control_south_cts_i_io),
      .CRBR_X2_Y1(chip_0_1_chip_id_i_io_1),
      .CRBR_X2_Y0(VDD_IO),
      .CRBR_X1_Y5(net521[621]),
      .CRBR_X1_Y4(net521[625]),
      .CRBR_X1_Y3(chip_0_1_flow_control_east_cts_o_io),
      .CRBR_X1_Y2(chip_0_1_flow_control_south_rts_i_io),
      .CRBR_X1_Y1(chip_0_1_chip_id_i_io_2),
      .CRBR_X1_Y0(VDD_D2D),
      .CRBR_X0_Y5(net521[616]),
      .CRBR_X0_Y4(net521[612]),
      .CRBR_X0_Y3(chip_0_1_flow_control_south_cts_o_io),
      .CRBR_X0_Y2(chip_0_1_flow_control_south_rts_o_io),
      .CRBR_X0_Y1(chip_0_1_chip_id_i_io_3),
      .CRBR_X0_Y0(chip_0_1_VDD),
      .CRBL_X5_Y4(net521[633]),
      .CRBL_X5_Y3(net521[629]),
      .CRBL_X5_Y2(chip_0_1_clk_obs_o_io),
      .CRBL_X5_Y1(chip_0_1_chip_id_i_io_4),
      .CRBL_X5_Y0(chip_0_1_VDD),
      .CRBL_X4_Y4(net521[642]),
      .CRBL_X4_Y3(net521[637]),
      .CRBL_X4_Y2(chip_0_1_south_test_being_requested_i_io),
      .CRBL_X4_Y1(chip_0_1_chip_id_i_io_5),
      .CRBL_X4_Y0(VDD_D2D),
      .CRBL_X3_Y4(chip_0_1_boot_mode_i_io),
      .CRBL_X3_Y3(chip_0_1_flow_control_west_rts_i_io),
      .CRBL_X3_Y2(chip_0_1_south_test_request_o_io),
      .CRBL_X3_Y1(chip_0_1_chip_id_i_io_6),
      .CRBL_X3_Y0(VDD_IO),
      .CRBL_X2_Y4(chip_0_1_flow_control_west_cts_i_io),
      .CRBL_X2_Y3(chip_0_1_flow_control_west_cts_o_io),
      .CRBL_X2_Y2(chip_0_1_flow_control_west_rts_o_io),
      .CRBL_X2_Y1(chip_0_1_chip_id_i_io_7),
      .CRBL_X2_Y0(VSS),
      .CRBL_X1_Y4(chip_0_1_uart_tx_o_io),
      .CRBL_X1_Y3(chip_0_1_uart_rx_i_io),
      .CRBL_X1_Y2(chip_0_1_uart_rts_no_io),
      .CRBL_X1_Y1(chip_0_1_uart_cts_ni_io),
      .CRBL_X1_Y0(chip_0_1_VDD),
      .CRBL_X0_Y4(chip_0_1_VDD),
      .CRBL_X0_Y3(VDD_D2D),
      .CRBL_X0_Y2(VDD_IO),
      .CRBL_X0_Y1(VSS),
      .CRBL_X0_Y0(VDD_IO)
  );

  hemaia_io_pad chip_1_0 (
      .M_X9_Y9(net521[577]),
      .M_X9_Y8(net521[545]),
      .M_X9_Y7(net521[541]),
      .M_X9_Y6(net521[537]),
      .M_X9_Y5(net521[533]),
      .M_X9_Y4(net521[529]),
      .M_X9_Y3(net521[525]),
      .M_X9_Y2(net521[521]),
      .M_X9_Y1(net521[517]),
      .M_X9_Y0(net521[513]),
      .M_X8_Y9(net521[581]),
      .M_X8_Y0(net521[473]),
      .M_X7_Y9(net521[553]),
      .M_X7_Y0(net521[449]),
      .M_X6_Y9(net521[557]),
      .M_X6_Y0(net521[453]),
      .M_X5_Y9(net521[549]),
      .M_X5_Y0(net521[445]),
      .M_X4_Y9(net521[561]),
      .M_X4_Y0(net521[457]),
      .M_X3_Y9(net521[569]),
      .M_X3_Y0(net521[465]),
      .M_X2_Y9(net521[565]),
      .M_X2_Y0(net521[461]),
      .M_X1_Y9(net521[573]),
      .M_X1_Y0(net521[469]),
      .M_X0_Y9(net521[585]),
      .M_X0_Y8(net521[509]),
      .M_X0_Y7(net521[505]),
      .M_X0_Y6(net521[501]),
      .M_X0_Y5(net521[497]),
      .M_X0_Y4(net521[493]),
      .M_X0_Y3(net521[489]),
      .M_X0_Y2(net521[485]),
      .M_X0_Y1(net521[481]),
      .M_X0_Y0(net521[477]),
      .D2DW_X5_Y10(net159),
      .D2DW_X5_Y9(net158),
      .D2DW_X5_Y8(net157),
      .D2DW_X5_Y7(net156),
      .D2DW_X5_Y6(net155),
      .D2DW_X5_Y5(net154),
      .D2DW_X5_Y4(net153),
      .D2DW_X5_Y3(net152),
      .D2DW_X5_Y2(net151),
      .D2DW_X5_Y1(net150),
      .D2DW_X5_Y0(net149),
      .D2DW_X4_Y10(net148),
      .D2DW_X4_Y9(net147),
      .D2DW_X4_Y8(net146),
      .D2DW_X4_Y7(net145),
      .D2DW_X4_Y6(net144),
      .D2DW_X4_Y5(net143),
      .D2DW_X4_Y4(net142),
      .D2DW_X4_Y3(net141),
      .D2DW_X4_Y2(net140),
      .D2DW_X4_Y1(net139),
      .D2DW_X4_Y0(net138),
      .D2DW_X3_Y10(net137),
      .D2DW_X3_Y9(net136),
      .D2DW_X3_Y8(net135),
      .D2DW_X3_Y7(net134),
      .D2DW_X3_Y6(net133),
      .D2DW_X3_Y5(net132),
      .D2DW_X3_Y4(net131),
      .D2DW_X3_Y3(net208),
      .D2DW_X3_Y2(net207),
      .D2DW_X3_Y1(net206),
      .D2DW_X3_Y0(net205),
      .D2DW_X2_Y10(net204),
      .D2DW_X2_Y9(net203),
      .D2DW_X2_Y8(net202),
      .D2DW_X2_Y7(net201),
      .D2DW_X2_Y6(net200),
      .D2DW_X2_Y5(net199),
      .D2DW_X2_Y4(net198),
      .D2DW_X2_Y3(net197),
      .D2DW_X2_Y2(net196),
      .D2DW_X2_Y1(net195),
      .D2DW_X2_Y0(net194),
      .D2DW_X1_Y10(net193),
      .D2DW_X1_Y9(net192),
      .D2DW_X1_Y8(net191),
      .D2DW_X1_Y7(net190),
      .D2DW_X1_Y6(net189),
      .D2DW_X1_Y5(net188),
      .D2DW_X1_Y4(net187),
      .D2DW_X1_Y3(net186),
      .D2DW_X1_Y2(net185),
      .D2DW_X1_Y1(net184),
      .D2DW_X1_Y0(net183),
      .D2DW_X0_Y10(net182),
      .D2DW_X0_Y9(net181),
      .D2DW_X0_Y8(net180),
      .D2DW_X0_Y7(net179),
      .D2DW_X0_Y6(net178),
      .D2DW_X0_Y5(net177),
      .D2DW_X0_Y4(net176),
      .D2DW_X0_Y3(net175),
      .D2DW_X0_Y2(net174),
      .D2DW_X0_Y1(net173),
      .D2DW_X0_Y0(net521[1]),
      .D2DS_X10_Y5(net172),
      .D2DS_X10_Y4(net171),
      .D2DS_X10_Y3(net170),
      .D2DS_X10_Y2(net169),
      .D2DS_X10_Y1(net168),
      .D2DS_X10_Y0(net521[2]),
      .D2DS_X9_Y5(net167),
      .D2DS_X9_Y4(net166),
      .D2DS_X9_Y3(net165),
      .D2DS_X9_Y2(net164),
      .D2DS_X9_Y1(net163),
      .D2DS_X9_Y0(net162),
      .D2DS_X8_Y5(net161),
      .D2DS_X8_Y4(net160),
      .D2DS_X8_Y3(net259),
      .D2DS_X8_Y2(net258),
      .D2DS_X8_Y1(net257),
      .D2DS_X8_Y0(net256),
      .D2DS_X7_Y5(net255),
      .D2DS_X7_Y4(net254),
      .D2DS_X7_Y3(net253),
      .D2DS_X7_Y2(net252),
      .D2DS_X7_Y1(net251),
      .D2DS_X7_Y0(net250),
      .D2DS_X6_Y5(net249),
      .D2DS_X6_Y4(net248),
      .D2DS_X6_Y3(net247),
      .D2DS_X6_Y2(net246),
      .D2DS_X6_Y1(net245),
      .D2DS_X6_Y0(net244),
      .D2DS_X5_Y5(net243),
      .D2DS_X5_Y4(net242),
      .D2DS_X5_Y3(net241),
      .D2DS_X5_Y2(net240),
      .D2DS_X5_Y1(net239),
      .D2DS_X5_Y0(net238),
      .D2DS_X4_Y5(net237),
      .D2DS_X4_Y4(net236),
      .D2DS_X4_Y3(net235),
      .D2DS_X4_Y2(net234),
      .D2DS_X4_Y1(net233),
      .D2DS_X4_Y0(net232),
      .D2DS_X3_Y5(net231),
      .D2DS_X3_Y4(net230),
      .D2DS_X3_Y3(net229),
      .D2DS_X3_Y2(net228),
      .D2DS_X3_Y1(net227),
      .D2DS_X3_Y0(net226),
      .D2DS_X2_Y5(net225),
      .D2DS_X2_Y4(net224),
      .D2DS_X2_Y3(net223),
      .D2DS_X2_Y2(net222),
      .D2DS_X2_Y1(net221),
      .D2DS_X2_Y0(net220),
      .D2DS_X1_Y5(net219),
      .D2DS_X1_Y4(net218),
      .D2DS_X1_Y3(net217),
      .D2DS_X1_Y2(net216),
      .D2DS_X1_Y1(net215),
      .D2DS_X1_Y0(net214),
      .D2DS_X0_Y5(net213),
      .D2DS_X0_Y4(net212),
      .D2DS_X0_Y3(net211),
      .D2DS_X0_Y2(net210),
      .D2DS_X0_Y1(net209),
      .D2DS_X0_Y0(net260),
      .D2DN_X10_Y5(net521[302]),
      .D2DN_X10_Y4(net521[338]),
      .D2DN_X10_Y3(net521[340]),
      .D2DN_X10_Y2(net521[342]),
      .D2DN_X10_Y1(net521[344]),
      .D2DN_X10_Y0(net521[298]),
      .D2DN_X9_Y5(net521[304]),
      .D2DN_X9_Y4(net521[346]),
      .D2DN_X9_Y3(net521[348]),
      .D2DN_X9_Y2(net521[350]),
      .D2DN_X9_Y1(net521[352]),
      .D2DN_X9_Y0(net521[300]),
      .D2DN_X8_Y5(VDD_D2D),
      .D2DN_X8_Y4(net521[354]),
      .D2DN_X8_Y3(net521[356]),
      .D2DN_X8_Y2(net521[358]),
      .D2DN_X8_Y1(net521[360]),
      .D2DN_X8_Y0(net521[272]),
      .D2DN_X7_Y5(VSS),
      .D2DN_X7_Y4(net521[362]),
      .D2DN_X7_Y3(net521[364]),
      .D2DN_X7_Y2(net521[366]),
      .D2DN_X7_Y1(net521[368]),
      .D2DN_X7_Y0(net521[280]),
      .D2DN_X6_Y5(net521[262]),
      .D2DN_X6_Y4(net521[266]),
      .D2DN_X6_Y3(net521[274]),
      .D2DN_X6_Y2(net521[268]),
      .D2DN_X6_Y1(net521[278]),
      .D2DN_X6_Y0(net521[270]),
      .D2DN_X5_Y5(net521[264]),
      .D2DN_X5_Y4(net521[282]),
      .D2DN_X5_Y3(net521[284]),
      .D2DN_X5_Y2(net521[256]),
      .D2DN_X5_Y1(net521[276]),
      .D2DN_X5_Y0(net521[286]),
      .D2DN_X4_Y5(VDD_D2D),
      .D2DN_X4_Y4(net521[258]),
      .D2DN_X4_Y3(net521[260]),
      .D2DN_X4_Y2(net521[290]),
      .D2DN_X4_Y1(net521[292]),
      .D2DN_X4_Y0(net521[294]),
      .D2DN_X3_Y5(VSS),
      .D2DN_X3_Y4(net521[306]),
      .D2DN_X3_Y3(net521[308]),
      .D2DN_X3_Y2(net521[310]),
      .D2DN_X3_Y1(net521[312]),
      .D2DN_X3_Y0(net521[288]),
      .D2DN_X2_Y5(net521[374]),
      .D2DN_X2_Y4(net521[314]),
      .D2DN_X2_Y3(net521[316]),
      .D2DN_X2_Y2(net521[318]),
      .D2DN_X2_Y1(net521[320]),
      .D2DN_X2_Y0(net521[296]),
      .D2DN_X1_Y5(net521[376]),
      .D2DN_X1_Y4(net521[322]),
      .D2DN_X1_Y3(net521[324]),
      .D2DN_X1_Y2(net521[326]),
      .D2DN_X1_Y1(net521[328]),
      .D2DN_X1_Y0(net521[370]),
      .D2DN_X0_Y5(net521[378]),
      .D2DN_X0_Y4(net521[330]),
      .D2DN_X0_Y3(net521[332]),
      .D2DN_X0_Y2(net521[334]),
      .D2DN_X0_Y1(net521[336]),
      .D2DN_X0_Y0(net521[372]),
      .D2DE_X5_Y10(net521[441]),
      .D2DE_X5_Y9(D2DE_41),
      .D2DE_X5_Y8(D2DE_40),
      .D2DE_X5_Y7(VDD_D2D),
      .D2DE_X5_Y6(VSS),
      .D2DE_X5_Y5(D2DE_21),
      .D2DE_X5_Y4(D2DE_20),
      .D2DE_X5_Y3(VDD_D2D),
      .D2DE_X5_Y2(VSS),
      .D2DE_X5_Y1(D2DE_1),
      .D2DE_X5_Y0(D2DE_0),
      .D2DE_X4_Y10(D2DE_43),
      .D2DE_X4_Y9(D2DE_42),
      .D2DE_X4_Y8(D2DE_39),
      .D2DE_X4_Y7(D2DE_38),
      .D2DE_X4_Y6(D2DE_34),
      .D2DE_X4_Y5(D2DE_30),
      .D2DE_X4_Y4(D2DE_33),
      .D2DE_X4_Y3(D2DE_37),
      .D2DE_X4_Y2(D2DE_36),
      .D2DE_X4_Y1(D2DE_3),
      .D2DE_X4_Y0(D2DE_2),
      .D2DE_X3_Y10(D2DE_59),
      .D2DE_X3_Y9(D2DE_58),
      .D2DE_X3_Y8(D2DE_57),
      .D2DE_X3_Y7(D2DE_56),
      .D2DE_X3_Y6(D2DE_35),
      .D2DE_X3_Y5(D2DE_29),
      .D2DE_X3_Y4(D2DE_32),
      .D2DE_X3_Y3(D2DE_19),
      .D2DE_X3_Y2(D2DE_18),
      .D2DE_X3_Y1(D2DE_17),
      .D2DE_X3_Y0(D2DE_16),
      .D2DE_X2_Y10(D2DE_55),
      .D2DE_X2_Y9(D2DE_54),
      .D2DE_X2_Y8(D2DE_53),
      .D2DE_X2_Y7(D2DE_52),
      .D2DE_X2_Y6(D2DE_31),
      .D2DE_X2_Y5(net521[426]),
      .D2DE_X2_Y4(D2DE_28),
      .D2DE_X2_Y3(D2DE_15),
      .D2DE_X2_Y2(D2DE_14),
      .D2DE_X2_Y1(D2DE_13),
      .D2DE_X2_Y0(D2DE_12),
      .D2DE_X1_Y10(D2DE_51),
      .D2DE_X1_Y9(D2DE_50),
      .D2DE_X1_Y8(D2DE_49),
      .D2DE_X1_Y7(D2DE_48),
      .D2DE_X1_Y6(D2DE_27),
      .D2DE_X1_Y5(D2DE_26),
      .D2DE_X1_Y4(D2DE_25),
      .D2DE_X1_Y3(D2DE_11),
      .D2DE_X1_Y2(D2DE_10),
      .D2DE_X1_Y1(D2DE_9),
      .D2DE_X1_Y0(D2DE_8),
      .D2DE_X0_Y10(D2DE_47),
      .D2DE_X0_Y9(D2DE_46),
      .D2DE_X0_Y8(D2DE_45),
      .D2DE_X0_Y7(D2DE_44),
      .D2DE_X0_Y6(D2DE_23),
      .D2DE_X0_Y5(D2DE_22),
      .D2DE_X0_Y4(D2DE_24),
      .D2DE_X0_Y3(D2DE_7),
      .D2DE_X0_Y2(D2DE_6),
      .D2DE_X0_Y1(D2DE_5),
      .D2DE_X0_Y0(D2DE_4),
      .CRTR_X5_Y4(VDD_IO),
      .CRTR_X5_Y3(VSS),
      .CRTR_X5_Y2(VDD_IO),
      .CRTR_X5_Y1(VDD_D2D),
      .CRTR_X5_Y0(chip_1_0_VDD),
      .CRTR_X4_Y4(chip_1_0_VDD),
      .CRTR_X4_Y3(chip_1_0_jtag_trst_ni_io),
      .CRTR_X4_Y2(chip_1_0_jtag_tck_i_io),
      .CRTR_X4_Y1(chip_1_0_jtag_tms_i_io),
      .CRTR_X4_Y0(chip_1_0_jtag_tdi_i_io),
      .CRTR_X3_Y4(VSS),
      .CRTR_X3_Y3(chip_1_0_spim_sd_io_3),
      .CRTR_X3_Y2(chip_1_0_flow_control_north_rts_o_io),
      .CRTR_X3_Y1(chip_1_0_jtag_tdo_o),
      .CRTR_X3_Y0(chip_1_0_east_test_being_requested_i_io),
      .CRTR_X2_Y4(VDD_IO),
      .CRTR_X2_Y3(chip_1_0_spim_sd_io_2),
      .CRTR_X2_Y2(chip_1_0_flow_control_north_rts_i_io),
      .CRTR_X2_Y1(chip_1_0_east_test_request_o_io),
      .CRTR_X2_Y0(net521[589]),
      .CRTR_X1_Y4(VDD_D2D),
      .CRTR_X1_Y3(chip_1_0_spim_sd_io_1),
      .CRTR_X1_Y2(chip_1_0_flow_control_north_cts_o_io),
      .CRTR_X1_Y1(net521[602]),
      .CRTR_X1_Y0(net521[593]),
      .CRTR_X0_Y4(chip_1_0_VDD),
      .CRTR_X0_Y3(chip_1_0_spim_sd_io_0),
      .CRTR_X0_Y2(chip_1_0_flow_control_north_cts_i_io),
      .CRTR_X0_Y1(net521[606]),
      .CRTR_X0_Y0(net521[597]),
      .CRTL_X4_Y5(chip_1_0_VDD),
      .CRTL_X4_Y4(chip_1_0_spim_csb_o_io),
      .CRTL_X4_Y3(chip_1_0_north_test_request_o_io),
      .CRTL_X4_Y2(chip_1_0_pll_rsv_3),
      .CRTL_X4_Y1(chip_1_0_pll_rsv_4),
      .CRTL_X4_Y0(chip_1_0_pll_rsv_5),
      .CRTL_X3_Y5(VDD_D2D),
      .CRTL_X3_Y4(chip_1_0_spim_sck_o_io),
      .CRTL_X3_Y3(chip_1_0_north_test_being_requested_i_io),
      .CRTL_X3_Y2(chip_1_0_pll_rsv_0),
      .CRTL_X3_Y1(chip_1_0_pll_rsv_1),
      .CRTL_X3_Y0(chip_1_0_pll_rsv_2),
      .CRTL_X2_Y5(VDD_IO),
      .CRTL_X2_Y4(chip_1_0_clk_periph_i_io),
      .CRTL_X2_Y3(chip_1_0_west_test_request_o_io),
      .CRTL_X2_Y2(chip_1_0_west_test_being_requested_i_io),
      .CRTL_X2_Y1(chip_1_0_i2c_sda_io),
      .CRTL_X2_Y0(chip_1_0_i2c_scl_io),
      .CRTL_X1_Y5(VSS),
      .CRTL_X1_Y4(chip_1_0_bypass_pll_division_i_io),
      .CRTL_X1_Y3(chip_1_0_clk_i_io),
      .CRTL_X1_Y2(chip_1_0_test_mode_i_io),
      .CRTL_X1_Y1(chip_1_0_rst_ni_io),
      .CRTL_X1_Y0(chip_1_0_rst_periph_ni_io),
      .CRTL_X0_Y5(VDD_IO),
      .CRTL_X0_Y4(chip_1_0_VDD),
      .CRTL_X0_Y3(VSS),
      .CRTL_X0_Y2(VDD_IO),
      .CRTL_X0_Y1(VDD_D2D),
      .CRTL_X0_Y0(chip_1_0_VDD),
      .CRBR_X4_Y5(chip_1_0_VDD),
      .CRBR_X4_Y4(VDD_D2D),
      .CRBR_X4_Y3(VDD_IO),
      .CRBR_X4_Y2(VSS),
      .CRBR_X4_Y1(chip_1_0_VDD),
      .CRBR_X4_Y0(VDD_IO),
      .CRBR_X3_Y5(chip_1_0_gpio0_io),
      .CRBR_X3_Y4(chip_1_0_gpio1_io),
      .CRBR_X3_Y3(chip_1_0_gpio2_io),
      .CRBR_X3_Y2(chip_1_0_gpio3_io),
      .CRBR_X3_Y1(chip_1_0_chip_id_i_io_0),
      .CRBR_X3_Y0(VSS),
      .CRBR_X2_Y5(chip_1_0_flow_control_east_cts_i_io),
      .CRBR_X2_Y4(chip_1_0_flow_control_east_rts_o_io),
      .CRBR_X2_Y3(chip_1_0_flow_control_east_rts_i_io),
      .CRBR_X2_Y2(chip_1_0_flow_control_south_cts_i_io),
      .CRBR_X2_Y1(chip_1_0_chip_id_i_io_1),
      .CRBR_X2_Y0(VDD_IO),
      .CRBR_X1_Y5(net521[620]),
      .CRBR_X1_Y4(net521[624]),
      .CRBR_X1_Y3(chip_1_0_flow_control_east_cts_o_io),
      .CRBR_X1_Y2(chip_1_0_flow_control_south_rts_i_io),
      .CRBR_X1_Y1(chip_1_0_chip_id_i_io_2),
      .CRBR_X1_Y0(VDD_D2D),
      .CRBR_X0_Y5(net521[615]),
      .CRBR_X0_Y4(net521[611]),
      .CRBR_X0_Y3(chip_1_0_flow_control_south_cts_o_io),
      .CRBR_X0_Y2(chip_1_0_flow_control_south_rts_o_io),
      .CRBR_X0_Y1(chip_1_0_chip_id_i_io_3),
      .CRBR_X0_Y0(chip_1_0_VDD),
      .CRBL_X5_Y4(net521[632]),
      .CRBL_X5_Y3(net521[628]),
      .CRBL_X5_Y2(chip_1_0_clk_obs_o_io),
      .CRBL_X5_Y1(chip_1_0_chip_id_i_io_4),
      .CRBL_X5_Y0(chip_1_0_VDD),
      .CRBL_X4_Y4(net521[641]),
      .CRBL_X4_Y3(net521[636]),
      .CRBL_X4_Y2(chip_1_0_south_test_being_requested_i_io),
      .CRBL_X4_Y1(chip_1_0_chip_id_i_io_5),
      .CRBL_X4_Y0(VDD_D2D),
      .CRBL_X3_Y4(chip_1_0_boot_mode_i_io),
      .CRBL_X3_Y3(chip_1_0_flow_control_west_rts_i_io),
      .CRBL_X3_Y2(chip_1_0_south_test_request_o_io),
      .CRBL_X3_Y1(chip_1_0_chip_id_i_io_6),
      .CRBL_X3_Y0(VDD_IO),
      .CRBL_X2_Y4(chip_1_0_flow_control_west_cts_i_io),
      .CRBL_X2_Y3(chip_1_0_flow_control_west_cts_o_io),
      .CRBL_X2_Y2(chip_1_0_flow_control_west_rts_o_io),
      .CRBL_X2_Y1(chip_1_0_chip_id_i_io_7),
      .CRBL_X2_Y0(VSS),
      .CRBL_X1_Y4(chip_1_0_uart_tx_o_io),
      .CRBL_X1_Y3(chip_1_0_uart_rx_i_io),
      .CRBL_X1_Y2(chip_1_0_uart_rts_no_io),
      .CRBL_X1_Y1(chip_1_0_uart_cts_ni_io),
      .CRBL_X1_Y0(chip_1_0_VDD),
      .CRBL_X0_Y4(chip_1_0_VDD),
      .CRBL_X0_Y3(VDD_D2D),
      .CRBL_X0_Y2(VDD_IO),
      .CRBL_X0_Y1(VSS),
      .CRBL_X0_Y0(net521[639])
  );

  hemaia_io_pad chip_0_0 (
      .M_X9_Y9(net521[579]),
      .M_X9_Y8(net521[547]),
      .M_X9_Y7(net521[543]),
      .M_X9_Y6(net521[539]),
      .M_X9_Y5(net521[535]),
      .M_X9_Y4(net521[531]),
      .M_X9_Y3(net521[527]),
      .M_X9_Y2(net521[523]),
      .M_X9_Y1(net521[519]),
      .M_X9_Y0(net521[515]),
      .M_X8_Y9(net521[583]),
      .M_X8_Y0(net521[475]),
      .M_X7_Y9(net521[555]),
      .M_X7_Y0(net521[451]),
      .M_X6_Y9(net521[559]),
      .M_X6_Y0(net521[455]),
      .M_X5_Y9(net521[551]),
      .M_X5_Y0(net521[447]),
      .M_X4_Y9(net521[563]),
      .M_X4_Y0(net521[459]),
      .M_X3_Y9(net521[571]),
      .M_X3_Y0(net521[467]),
      .M_X2_Y9(net521[567]),
      .M_X2_Y0(net521[463]),
      .M_X1_Y9(net521[575]),
      .M_X1_Y0(net521[471]),
      .M_X0_Y9(net521[587]),
      .M_X0_Y8(net521[511]),
      .M_X0_Y7(net521[507]),
      .M_X0_Y6(net521[503]),
      .M_X0_Y5(net521[499]),
      .M_X0_Y4(net521[495]),
      .M_X0_Y3(net521[491]),
      .M_X0_Y2(net521[487]),
      .M_X0_Y1(net521[483]),
      .M_X0_Y0(net521[479]),
      .D2DW_X5_Y10(net521[11]),
      .D2DW_X5_Y9(net521[9]),
      .D2DW_X5_Y8(net521[117]),
      .D2DW_X5_Y7(net521[115]),
      .D2DW_X5_Y6(net521[113]),
      .D2DW_X5_Y5(net521[103]),
      .D2DW_X5_Y4(net521[95]),
      .D2DW_X5_Y3(net521[87]),
      .D2DW_X5_Y2(net521[85]),
      .D2DW_X5_Y1(net521[83]),
      .D2DW_X5_Y0(net521[77]),
      .D2DW_X4_Y10(net521[13]),
      .D2DW_X4_Y9(net521[15]),
      .D2DW_X4_Y8(net521[17]),
      .D2DW_X4_Y7(net521[19]),
      .D2DW_X4_Y6(net521[111]),
      .D2DW_X4_Y5(net521[101]),
      .D2DW_X4_Y4(net521[93]),
      .D2DW_X4_Y3(net521[45]),
      .D2DW_X4_Y2(net521[47]),
      .D2DW_X4_Y1(net521[49]),
      .D2DW_X4_Y0(net521[51]),
      .D2DW_X3_Y10(net521[21]),
      .D2DW_X3_Y9(net521[23]),
      .D2DW_X3_Y8(net521[25]),
      .D2DW_X3_Y7(net521[27]),
      .D2DW_X3_Y6(net521[109]),
      .D2DW_X3_Y5(net521[99]),
      .D2DW_X3_Y4(net521[91]),
      .D2DW_X3_Y3(net521[53]),
      .D2DW_X3_Y2(net521[55]),
      .D2DW_X3_Y1(net521[57]),
      .D2DW_X3_Y0(net521[59]),
      .D2DW_X2_Y10(net521[29]),
      .D2DW_X2_Y9(net521[31]),
      .D2DW_X2_Y8(net521[33]),
      .D2DW_X2_Y7(net521[35]),
      .D2DW_X2_Y6(net521[107]),
      .D2DW_X2_Y5(net521[97]),
      .D2DW_X2_Y4(net521[89]),
      .D2DW_X2_Y3(net521[61]),
      .D2DW_X2_Y2(net521[63]),
      .D2DW_X2_Y1(net521[65]),
      .D2DW_X2_Y0(net521[67]),
      .D2DW_X1_Y10(net521[37]),
      .D2DW_X1_Y9(net521[39]),
      .D2DW_X1_Y8(net521[41]),
      .D2DW_X1_Y7(net521[43]),
      .D2DW_X1_Y6(net521[105]),
      .D2DW_X1_Y5(net521[79]),
      .D2DW_X1_Y4(net521[81]),
      .D2DW_X1_Y3(net521[69]),
      .D2DW_X1_Y2(net521[71]),
      .D2DW_X1_Y1(net521[73]),
      .D2DW_X1_Y0(net521[75]),
      .D2DW_X0_Y10(net521[131]),
      .D2DW_X0_Y9(net521[129]),
      .D2DW_X0_Y8(VDD_D2D),
      .D2DW_X0_Y7(VSS),
      .D2DW_X0_Y6(net521[127]),
      .D2DW_X0_Y5(net521[125]),
      .D2DW_X0_Y4(VDD_D2D),
      .D2DW_X0_Y3(VSS),
      .D2DW_X0_Y2(net521[123]),
      .D2DW_X0_Y1(net521[121]),
      .D2DW_X0_Y0(net521[119]),
      .D2DS_X10_Y5(net13),
      .D2DS_X10_Y4(net12),
      .D2DS_X10_Y3(net11),
      .D2DS_X10_Y2(net10),
      .D2DS_X10_Y1(net9),
      .D2DS_X10_Y0(net521[3]),
      .D2DS_X9_Y5(net8),
      .D2DS_X9_Y4(net7),
      .D2DS_X9_Y3(net6),
      .D2DS_X9_Y2(net5),
      .D2DS_X9_Y1(net4),
      .D2DS_X9_Y0(net3),
      .D2DS_X8_Y5(net2),
      .D2DS_X8_Y4(net1),
      .D2DS_X8_Y3(net64),
      .D2DS_X8_Y2(net63),
      .D2DS_X8_Y1(net62),
      .D2DS_X8_Y0(net61),
      .D2DS_X7_Y5(net60),
      .D2DS_X7_Y4(net59),
      .D2DS_X7_Y3(net58),
      .D2DS_X7_Y2(net57),
      .D2DS_X7_Y1(net56),
      .D2DS_X7_Y0(net55),
      .D2DS_X6_Y5(net54),
      .D2DS_X6_Y4(net53),
      .D2DS_X6_Y3(net52),
      .D2DS_X6_Y2(net51),
      .D2DS_X6_Y1(net50),
      .D2DS_X6_Y0(net49),
      .D2DS_X5_Y5(net48),
      .D2DS_X5_Y4(net47),
      .D2DS_X5_Y3(net46),
      .D2DS_X5_Y2(net45),
      .D2DS_X5_Y1(net44),
      .D2DS_X5_Y0(net43),
      .D2DS_X4_Y5(net42),
      .D2DS_X4_Y4(net41),
      .D2DS_X4_Y3(net40),
      .D2DS_X4_Y2(net39),
      .D2DS_X4_Y1(net38),
      .D2DS_X4_Y0(net37),
      .D2DS_X3_Y5(net36),
      .D2DS_X3_Y4(net35),
      .D2DS_X3_Y3(net34),
      .D2DS_X3_Y2(net33),
      .D2DS_X3_Y1(net32),
      .D2DS_X3_Y0(net31),
      .D2DS_X2_Y5(net30),
      .D2DS_X2_Y4(net29),
      .D2DS_X2_Y3(net28),
      .D2DS_X2_Y2(net27),
      .D2DS_X2_Y1(net26),
      .D2DS_X2_Y0(net25),
      .D2DS_X1_Y5(net24),
      .D2DS_X1_Y4(net23),
      .D2DS_X1_Y3(net22),
      .D2DS_X1_Y2(net21),
      .D2DS_X1_Y1(net20),
      .D2DS_X1_Y0(net19),
      .D2DS_X0_Y5(net18),
      .D2DS_X0_Y4(net17),
      .D2DS_X0_Y3(net16),
      .D2DS_X0_Y2(net15),
      .D2DS_X0_Y1(net14),
      .D2DS_X0_Y0(net65),
      .D2DN_X10_Y5(net521[303]),
      .D2DN_X10_Y4(net521[339]),
      .D2DN_X10_Y3(net521[341]),
      .D2DN_X10_Y2(net521[343]),
      .D2DN_X10_Y1(net521[345]),
      .D2DN_X10_Y0(net521[299]),
      .D2DN_X9_Y5(net521[305]),
      .D2DN_X9_Y4(net521[347]),
      .D2DN_X9_Y3(net521[349]),
      .D2DN_X9_Y2(net521[351]),
      .D2DN_X9_Y1(net521[353]),
      .D2DN_X9_Y0(net521[301]),
      .D2DN_X8_Y5(VDD_D2D),
      .D2DN_X8_Y4(net521[355]),
      .D2DN_X8_Y3(net521[357]),
      .D2DN_X8_Y2(net521[359]),
      .D2DN_X8_Y1(net521[361]),
      .D2DN_X8_Y0(net521[273]),
      .D2DN_X7_Y5(VSS),
      .D2DN_X7_Y4(net521[363]),
      .D2DN_X7_Y3(net521[365]),
      .D2DN_X7_Y2(net521[367]),
      .D2DN_X7_Y1(net521[369]),
      .D2DN_X7_Y0(net521[281]),
      .D2DN_X6_Y5(net521[263]),
      .D2DN_X6_Y4(net521[267]),
      .D2DN_X6_Y3(net521[275]),
      .D2DN_X6_Y2(net521[269]),
      .D2DN_X6_Y1(net521[279]),
      .D2DN_X6_Y0(net521[271]),
      .D2DN_X5_Y5(net521[265]),
      .D2DN_X5_Y4(net521[283]),
      .D2DN_X5_Y3(net521[285]),
      .D2DN_X5_Y2(net521[257]),
      .D2DN_X5_Y1(net521[277]),
      .D2DN_X5_Y0(net521[287]),
      .D2DN_X4_Y5(VDD_D2D),
      .D2DN_X4_Y4(net521[259]),
      .D2DN_X4_Y3(net521[261]),
      .D2DN_X4_Y2(net521[291]),
      .D2DN_X4_Y1(net521[293]),
      .D2DN_X4_Y0(net521[295]),
      .D2DN_X3_Y5(VSS),
      .D2DN_X3_Y4(net521[307]),
      .D2DN_X3_Y3(net521[309]),
      .D2DN_X3_Y2(net521[311]),
      .D2DN_X3_Y1(net521[313]),
      .D2DN_X3_Y0(net521[289]),
      .D2DN_X2_Y5(net521[375]),
      .D2DN_X2_Y4(net521[315]),
      .D2DN_X2_Y3(net521[317]),
      .D2DN_X2_Y2(net521[319]),
      .D2DN_X2_Y1(net521[321]),
      .D2DN_X2_Y0(net521[297]),
      .D2DN_X1_Y5(net521[377]),
      .D2DN_X1_Y4(net521[323]),
      .D2DN_X1_Y3(net521[325]),
      .D2DN_X1_Y2(net521[327]),
      .D2DN_X1_Y1(net521[329]),
      .D2DN_X1_Y0(net521[371]),
      .D2DN_X0_Y5(net521[379]),
      .D2DN_X0_Y4(net521[331]),
      .D2DN_X0_Y3(net521[333]),
      .D2DN_X0_Y2(net521[335]),
      .D2DN_X0_Y1(net521[337]),
      .D2DN_X0_Y0(net521[373]),
      .D2DE_X5_Y10(net521[5]),
      .D2DE_X5_Y9(net99),
      .D2DE_X5_Y8(net98),
      .D2DE_X5_Y7(net97),
      .D2DE_X5_Y6(net96),
      .D2DE_X5_Y5(net95),
      .D2DE_X5_Y4(net94),
      .D2DE_X5_Y3(net93),
      .D2DE_X5_Y2(net92),
      .D2DE_X5_Y1(net91),
      .D2DE_X5_Y0(net90),
      .D2DE_X4_Y10(net89),
      .D2DE_X4_Y9(net88),
      .D2DE_X4_Y8(net87),
      .D2DE_X4_Y7(net86),
      .D2DE_X4_Y6(net85),
      .D2DE_X4_Y5(net84),
      .D2DE_X4_Y4(net83),
      .D2DE_X4_Y3(net82),
      .D2DE_X4_Y2(net81),
      .D2DE_X4_Y1(net80),
      .D2DE_X4_Y0(net79),
      .D2DE_X3_Y10(net78),
      .D2DE_X3_Y9(net77),
      .D2DE_X3_Y8(net76),
      .D2DE_X3_Y7(net75),
      .D2DE_X3_Y6(net74),
      .D2DE_X3_Y5(net73),
      .D2DE_X3_Y4(net72),
      .D2DE_X3_Y3(net71),
      .D2DE_X3_Y2(net70),
      .D2DE_X3_Y1(net69),
      .D2DE_X3_Y0(net68),
      .D2DE_X2_Y10(net67),
      .D2DE_X2_Y9(net66),
      .D2DE_X2_Y8(net130),
      .D2DE_X2_Y7(net129),
      .D2DE_X2_Y6(net128),
      .D2DE_X2_Y5(net127),
      .D2DE_X2_Y4(net126),
      .D2DE_X2_Y3(net125),
      .D2DE_X2_Y2(net124),
      .D2DE_X2_Y1(net123),
      .D2DE_X2_Y0(net122),
      .D2DE_X1_Y10(net121),
      .D2DE_X1_Y9(net120),
      .D2DE_X1_Y8(net119),
      .D2DE_X1_Y7(net118),
      .D2DE_X1_Y6(net117),
      .D2DE_X1_Y5(net116),
      .D2DE_X1_Y4(net115),
      .D2DE_X1_Y3(net114),
      .D2DE_X1_Y2(net113),
      .D2DE_X1_Y1(net112),
      .D2DE_X1_Y0(net111),
      .D2DE_X0_Y10(net110),
      .D2DE_X0_Y9(net109),
      .D2DE_X0_Y8(net108),
      .D2DE_X0_Y7(net107),
      .D2DE_X0_Y6(net106),
      .D2DE_X0_Y5(net105),
      .D2DE_X0_Y4(net104),
      .D2DE_X0_Y3(net103),
      .D2DE_X0_Y2(net102),
      .D2DE_X0_Y1(net101),
      .D2DE_X0_Y0(net100),
      .CRTR_X5_Y4(VDD_IO),
      .CRTR_X5_Y3(VSS),
      .CRTR_X5_Y2(VDD_IO),
      .CRTR_X5_Y1(VDD_D2D),
      .CRTR_X5_Y0(chip_0_0_VDD),
      .CRTR_X4_Y4(chip_0_0_VDD),
      .CRTR_X4_Y3(chip_0_0_jtag_trst_ni_io),
      .CRTR_X4_Y2(chip_0_0_jtag_tck_i_io),
      .CRTR_X4_Y1(chip_0_0_jtag_tms_i_io),
      .CRTR_X4_Y0(chip_0_0_jtag_tdi_i_io),
      .CRTR_X3_Y4(VSS),
      .CRTR_X3_Y3(chip_0_0_spim_sd_io_3),
      .CRTR_X3_Y2(chip_0_0_flow_control_north_rts_o_io),
      .CRTR_X3_Y1(chip_0_0_jtag_tdo_o),
      .CRTR_X3_Y0(chip_0_0_east_test_being_requested_i_io),
      .CRTR_X2_Y4(VDD_IO),
      .CRTR_X2_Y3(chip_0_0_spim_sd_io_2),
      .CRTR_X2_Y2(chip_0_0_flow_control_north_rts_i_io),
      .CRTR_X2_Y1(chip_0_0_east_test_request_o_io),
      .CRTR_X2_Y0(net521[591]),
      .CRTR_X1_Y4(VDD_D2D),
      .CRTR_X1_Y3(chip_0_0_spim_sd_io_1),
      .CRTR_X1_Y2(chip_0_0_flow_control_north_cts_o_io),
      .CRTR_X1_Y1(net521[604]),
      .CRTR_X1_Y0(net521[595]),
      .CRTR_X0_Y4(chip_0_0_VDD),
      .CRTR_X0_Y3(chip_0_0_spim_sd_io_0),
      .CRTR_X0_Y2(chip_0_0_flow_control_north_cts_i_io),
      .CRTR_X0_Y1(net521[608]),
      .CRTR_X0_Y0(net521[599]),
      .CRTL_X4_Y5(chip_0_0_VDD),
      .CRTL_X4_Y4(chip_0_0_spim_csb_o_io),
      .CRTL_X4_Y3(chip_0_0_north_test_request_o_io),
      .CRTL_X4_Y2(chip_0_0_pll_rsv_3),
      .CRTL_X4_Y1(chip_0_0_pll_rsv_4),
      .CRTL_X4_Y0(chip_0_0_pll_rsv_5),
      .CRTL_X3_Y5(VDD_D2D),
      .CRTL_X3_Y4(chip_0_0_spim_sck_o_io),
      .CRTL_X3_Y3(chip_0_0_north_test_being_requested_i_io),
      .CRTL_X3_Y2(chip_0_0_pll_rsv_0),
      .CRTL_X3_Y1(chip_0_0_pll_rsv_1),
      .CRTL_X3_Y0(chip_0_0_pll_rsv_2),
      .CRTL_X2_Y5(VDD_IO),
      .CRTL_X2_Y4(chip_0_0_clk_periph_i_io),
      .CRTL_X2_Y3(chip_0_0_west_test_request_o_io),
      .CRTL_X2_Y2(chip_0_0_west_test_being_requested_i_io),
      .CRTL_X2_Y1(chip_0_0_i2c_sda_io),
      .CRTL_X2_Y0(chip_0_0_i2c_scl_io),
      .CRTL_X1_Y5(VSS),
      .CRTL_X1_Y4(chip_0_0_bypass_pll_division_i_io),
      .CRTL_X1_Y3(chip_0_0_clk_i_io),
      .CRTL_X1_Y2(chip_0_0_test_mode_i_io),
      .CRTL_X1_Y1(chip_0_0_rst_ni_io),
      .CRTL_X1_Y0(chip_0_0_rst_periph_ni_io),
      .CRTL_X0_Y5(VDD_IO),
      .CRTL_X0_Y4(chip_0_0_VDD),
      .CRTL_X0_Y3(VSS),
      .CRTL_X0_Y2(VDD_IO),
      .CRTL_X0_Y1(VDD_D2D),
      .CRTL_X0_Y0(chip_0_0_VDD),
      .CRBR_X4_Y5(chip_0_0_VDD),
      .CRBR_X4_Y4(VDD_D2D),
      .CRBR_X4_Y3(VDD_IO),
      .CRBR_X4_Y2(VSS),
      .CRBR_X4_Y1(chip_0_0_VDD),
      .CRBR_X4_Y0(net521[618]),
      .CRBR_X3_Y5(chip_0_0_gpio0_io),
      .CRBR_X3_Y4(chip_0_0_gpio1_io),
      .CRBR_X3_Y3(chip_0_0_gpio2_io),
      .CRBR_X3_Y2(chip_0_0_gpio3_io),
      .CRBR_X3_Y1(chip_0_0_chip_id_i_io_0),
      .CRBR_X3_Y0(VSS),
      .CRBR_X2_Y5(chip_0_0_flow_control_east_cts_i_io),
      .CRBR_X2_Y4(chip_0_0_flow_control_east_rts_o_io),
      .CRBR_X2_Y3(chip_0_0_flow_control_east_rts_i_io),
      .CRBR_X2_Y2(chip_0_0_flow_control_south_cts_i_io),
      .CRBR_X2_Y1(chip_0_0_chip_id_i_io_1),
      .CRBR_X2_Y0(VDD_IO),
      .CRBR_X1_Y5(net521[622]),
      .CRBR_X1_Y4(net521[626]),
      .CRBR_X1_Y3(chip_0_0_flow_control_east_cts_o_io),
      .CRBR_X1_Y2(chip_0_0_flow_control_south_rts_i_io),
      .CRBR_X1_Y1(chip_0_0_chip_id_i_io_2),
      .CRBR_X1_Y0(VDD_D2D),
      .CRBR_X0_Y5(net521[617]),
      .CRBR_X0_Y4(net521[613]),
      .CRBR_X0_Y3(chip_0_0_flow_control_south_cts_o_io),
      .CRBR_X0_Y2(chip_0_0_flow_control_south_rts_o_io),
      .CRBR_X0_Y1(chip_0_0_chip_id_i_io_3),
      .CRBR_X0_Y0(chip_0_0_VDD),
      .CRBL_X5_Y4(net521[634]),
      .CRBL_X5_Y3(net521[630]),
      .CRBL_X5_Y2(chip_0_0_clk_obs_o_io),
      .CRBL_X5_Y1(chip_0_0_chip_id_i_io_4),
      .CRBL_X5_Y0(chip_0_0_VDD),
      .CRBL_X4_Y4(net521[643]),
      .CRBL_X4_Y3(net521[638]),
      .CRBL_X4_Y2(chip_0_0_south_test_being_requested_i_io),
      .CRBL_X4_Y1(chip_0_0_chip_id_i_io_5),
      .CRBL_X4_Y0(VDD_D2D),
      .CRBL_X3_Y4(chip_0_0_boot_mode_i_io),
      .CRBL_X3_Y3(chip_0_0_flow_control_west_rts_i_io),
      .CRBL_X3_Y2(chip_0_0_south_test_request_o_io),
      .CRBL_X3_Y1(chip_0_0_chip_id_i_io_6),
      .CRBL_X3_Y0(VDD_IO),
      .CRBL_X2_Y4(chip_0_0_flow_control_west_cts_i_io),
      .CRBL_X2_Y3(chip_0_0_flow_control_west_cts_o_io),
      .CRBL_X2_Y2(chip_0_0_flow_control_west_rts_o_io),
      .CRBL_X2_Y1(chip_0_0_chip_id_i_io_7),
      .CRBL_X2_Y0(VSS),
      .CRBL_X1_Y4(chip_0_0_uart_tx_o_io),
      .CRBL_X1_Y3(chip_0_0_uart_rx_i_io),
      .CRBL_X1_Y2(chip_0_0_uart_rts_no_io),
      .CRBL_X1_Y1(chip_0_0_uart_cts_ni_io),
      .CRBL_X1_Y0(chip_0_0_VDD),
      .CRBL_X0_Y4(chip_0_0_VDD),
      .CRBL_X0_Y3(VDD_D2D),
      .CRBL_X0_Y2(VDD_IO),
      .CRBL_X0_Y1(VSS),
      .CRBL_X0_Y0(VDD_IO)
  );

  chiplet_interconnect_11x6 conn_10_11 (
      .VSS(VSS),
      .R_R0_C5(net510),
      .L_R0_C4(net213),
      .R_R0_C4(net509),
      .L_R0_C3(net212),
      .R_R0_C3(net508),
      .L_R0_C2(net211),
      .R_R0_C2(net507),
      .L_R0_C1(net210),
      .R_R0_C1(net506),
      .L_R0_C0(net209),
      .R_R1_C5(net515),
      .L_R1_C4(net219),
      .R_R1_C4(net514),
      .L_R1_C3(net218),
      .R_R1_C3(net513),
      .L_R1_C2(net217),
      .R_R1_C2(net512),
      .L_R1_C1(net216),
      .R_R1_C1(net511),
      .L_R1_C0(net215),
      .R_R2_C5(net456),
      .L_R2_C4(net225),
      .R_R2_C4(net520),
      .L_R2_C3(net224),
      .R_R2_C3(net519),
      .L_R2_C2(net223),
      .R_R2_C2(net518),
      .L_R2_C1(net222),
      .R_R2_C1(net517),
      .L_R2_C0(net221),
      .R_R3_C5(net462),
      .L_R3_C4(net231),
      .R_R3_C4(net461),
      .L_R3_C3(net230),
      .R_R3_C3(net460),
      .L_R3_C2(net229),
      .R_R3_C2(net459),
      .L_R3_C1(net228),
      .R_R3_C1(net458),
      .L_R3_C0(net227),
      .R_R4_C5(net468),
      .L_R4_C4(net237),
      .R_R4_C4(net467),
      .L_R4_C3(net236),
      .R_R4_C3(net466),
      .L_R4_C2(net235),
      .R_R4_C2(net465),
      .L_R4_C1(net234),
      .R_R4_C1(net464),
      .L_R4_C0(net233),
      .R_R5_C5(net474),
      .L_R5_C4(net243),
      .R_R5_C4(net473),
      .L_R5_C3(net242),
      .R_R5_C3(net472),
      .L_R5_C2(net241),
      .R_R5_C2(net471),
      .L_R5_C1(net240),
      .R_R5_C1(net470),
      .L_R5_C0(net239),
      .R_R6_C5(net480),
      .L_R6_C4(net249),
      .R_R6_C4(net479),
      .L_R6_C3(net248),
      .R_R6_C3(net478),
      .L_R6_C2(net247),
      .R_R6_C2(net477),
      .L_R6_C1(net246),
      .R_R6_C1(net476),
      .L_R6_C0(net245),
      .R_R7_C5(net486),
      .L_R7_C4(net255),
      .R_R7_C4(net485),
      .L_R7_C3(net254),
      .R_R7_C3(net484),
      .L_R7_C2(net253),
      .R_R7_C2(net483),
      .L_R7_C1(net252),
      .R_R7_C1(net482),
      .L_R7_C0(net251),
      .R_R8_C5(net492),
      .L_R8_C4(net161),
      .R_R8_C4(net491),
      .L_R8_C3(net160),
      .R_R8_C3(net490),
      .L_R8_C2(net259),
      .R_R8_C2(net489),
      .L_R8_C1(net258),
      .R_R8_C1(net488),
      .L_R8_C0(net257),
      .R_R9_C5(net498),
      .L_R9_C4(net167),
      .R_R9_C4(net497),
      .L_R9_C3(net166),
      .R_R9_C3(net496),
      .L_R9_C2(net165),
      .R_R9_C2(net495),
      .L_R9_C1(net164),
      .R_R9_C1(net494),
      .L_R9_C0(net163),
      .R_R10_C5(net504),
      .L_R10_C4(net172),
      .R_R10_C4(net503),
      .L_R10_C3(net171),
      .R_R10_C3(net502),
      .L_R10_C2(net170),
      .R_R10_C2(net501),
      .L_R10_C1(net169),
      .R_R10_C1(net500),
      .L_R10_C0(net168),
      .R_R10_C0(net505),
      .R_R9_C0(net499),
      .L_R9_C5(net162),
      .R_R8_C0(net493),
      .L_R8_C5(net256),
      .R_R7_C0(net487),
      .L_R7_C5(net250),
      .R_R6_C0(net481),
      .L_R6_C5(net244),
      .R_R5_C0(net475),
      .L_R5_C5(net238),
      .R_R4_C0(net469),
      .L_R4_C5(net232),
      .R_R3_C0(net463),
      .L_R3_C5(net226),
      .R_R2_C0(net457),
      .L_R2_C5(net220),
      .R_R1_C0(net516),
      .L_R1_C5(net214),
      .L_R0_C5(net260)
  );

  chiplet_interconnect_11x6 conn_00_01 (
      .VSS(VSS),
      .R_R0_C5(net349),
      .L_R0_C4(net18),
      .R_R0_C4(net348),
      .L_R0_C3(net17),
      .R_R0_C3(net347),
      .L_R0_C2(net16),
      .R_R0_C2(net346),
      .L_R0_C1(net15),
      .R_R0_C1(net345),
      .L_R0_C0(net14),
      .R_R1_C5(net354),
      .L_R1_C4(net24),
      .R_R1_C4(net353),
      .L_R1_C3(net23),
      .R_R1_C3(net352),
      .L_R1_C2(net22),
      .R_R1_C2(net351),
      .L_R1_C1(net21),
      .R_R1_C1(net350),
      .L_R1_C0(net20),
      .R_R2_C5(net261),
      .L_R2_C4(net30),
      .R_R2_C4(net359),
      .L_R2_C3(net29),
      .R_R2_C3(net358),
      .L_R2_C2(net28),
      .R_R2_C2(net357),
      .L_R2_C1(net27),
      .R_R2_C1(net356),
      .L_R2_C0(net26),
      .R_R3_C5(net267),
      .L_R3_C4(net36),
      .R_R3_C4(net266),
      .L_R3_C3(net35),
      .R_R3_C3(net265),
      .L_R3_C2(net34),
      .R_R3_C2(net264),
      .L_R3_C1(net33),
      .R_R3_C1(net263),
      .L_R3_C0(net32),
      .R_R4_C5(net273),
      .L_R4_C4(net42),
      .R_R4_C4(net272),
      .L_R4_C3(net41),
      .R_R4_C3(net271),
      .L_R4_C2(net40),
      .R_R4_C2(net270),
      .L_R4_C1(net39),
      .R_R4_C1(net269),
      .L_R4_C0(net38),
      .R_R5_C5(net279),
      .L_R5_C4(net48),
      .R_R5_C4(net278),
      .L_R5_C3(net47),
      .R_R5_C3(net277),
      .L_R5_C2(net46),
      .R_R5_C2(net276),
      .L_R5_C1(net45),
      .R_R5_C1(net275),
      .L_R5_C0(net44),
      .R_R6_C5(net285),
      .L_R6_C4(net54),
      .R_R6_C4(net284),
      .L_R6_C3(net53),
      .R_R6_C3(net283),
      .L_R6_C2(net52),
      .R_R6_C2(net282),
      .L_R6_C1(net51),
      .R_R6_C1(net281),
      .L_R6_C0(net50),
      .R_R7_C5(net291),
      .L_R7_C4(net60),
      .R_R7_C4(net290),
      .L_R7_C3(net59),
      .R_R7_C3(net289),
      .L_R7_C2(net58),
      .R_R7_C2(net288),
      .L_R7_C1(net57),
      .R_R7_C1(net287),
      .L_R7_C0(net56),
      .R_R8_C5(net297),
      .L_R8_C4(net2),
      .R_R8_C4(net296),
      .L_R8_C3(net1),
      .R_R8_C3(net295),
      .L_R8_C2(net64),
      .R_R8_C2(net294),
      .L_R8_C1(net63),
      .R_R8_C1(net293),
      .L_R8_C0(net62),
      .R_R9_C5(net303),
      .L_R9_C4(net8),
      .R_R9_C4(net302),
      .L_R9_C3(net7),
      .R_R9_C3(net301),
      .L_R9_C2(net6),
      .R_R9_C2(net300),
      .L_R9_C1(net5),
      .R_R9_C1(net299),
      .L_R9_C0(net4),
      .R_R10_C5(net309),
      .L_R10_C4(net13),
      .R_R10_C4(net308),
      .L_R10_C3(net12),
      .R_R10_C3(net307),
      .L_R10_C2(net11),
      .R_R10_C2(net306),
      .L_R10_C1(net10),
      .R_R10_C1(net305),
      .L_R10_C0(net9),
      .R_R10_C0(net310),
      .R_R9_C0(net304),
      .L_R9_C5(net3),
      .R_R8_C0(net298),
      .L_R8_C5(net61),
      .R_R7_C0(net292),
      .L_R7_C5(net55),
      .R_R6_C0(net286),
      .L_R6_C5(net49),
      .R_R5_C0(net280),
      .L_R5_C5(net43),
      .R_R4_C0(net274),
      .L_R4_C5(net37),
      .R_R3_C0(net268),
      .L_R3_C5(net31),
      .R_R2_C0(net262),
      .L_R2_C5(net25),
      .R_R1_C0(net355),
      .L_R1_C5(net19),
      .L_R0_C5(net65)
  );

  chiplet_interconnect_11x6 conn_01_11 (
      .VSS(VSS),
      .R_R0_C5(net409),
      .L_R0_C4(net324),
      .R_R0_C4(net398),
      .L_R0_C3(net313),
      .R_R0_C3(net452),
      .L_R0_C2(net382),
      .R_R0_C2(net441),
      .L_R0_C1(net371),
      .R_R0_C1(net430),
      .L_R0_C0(net360),
      .R_R1_C5(net410),
      .L_R1_C4(net325),
      .R_R1_C4(net399),
      .L_R1_C3(net314),
      .R_R1_C3(net453),
      .L_R1_C2(net383),
      .R_R1_C2(net442),
      .L_R1_C1(net372),
      .R_R1_C1(net431),
      .L_R1_C0(net361),
      .R_R2_C5(net411),
      .L_R2_C4(net326),
      .R_R2_C4(net400),
      .L_R2_C3(net315),
      .R_R2_C3(net454),
      .L_R2_C2(net384),
      .R_R2_C2(net443),
      .L_R2_C1(net373),
      .R_R2_C1(net432),
      .L_R2_C0(net362),
      .R_R3_C5(net412),
      .L_R3_C4(net327),
      .R_R3_C4(net401),
      .L_R3_C3(net316),
      .R_R3_C3(net455),
      .L_R3_C2(net385),
      .R_R3_C2(net444),
      .L_R3_C1(net374),
      .R_R3_C1(net433),
      .L_R3_C0(net363),
      .R_R4_C5(net413),
      .L_R4_C4(net328),
      .R_R4_C4(net402),
      .L_R4_C3(net317),
      .R_R4_C3(net391),
      .L_R4_C2(net386),
      .R_R4_C2(net445),
      .L_R4_C1(net375),
      .R_R4_C1(net434),
      .L_R4_C0(net364),
      .R_R5_C5(net414),
      .L_R5_C4(net329),
      .R_R5_C4(net403),
      .L_R5_C3(net318),
      .R_R5_C3(net392),
      .L_R5_C2(net387),
      .R_R5_C2(net446),
      .L_R5_C1(net376),
      .R_R5_C1(net435),
      .L_R5_C0(net365),
      .R_R6_C5(net415),
      .L_R6_C4(net330),
      .R_R6_C4(net404),
      .L_R6_C3(net319),
      .R_R6_C3(net393),
      .L_R6_C2(net388),
      .R_R6_C2(net447),
      .L_R6_C1(net377),
      .R_R6_C1(net436),
      .L_R6_C0(net366),
      .R_R7_C5(net416),
      .L_R7_C4(net331),
      .R_R7_C4(net405),
      .L_R7_C3(net320),
      .R_R7_C3(net394),
      .L_R7_C2(net389),
      .R_R7_C2(net448),
      .L_R7_C1(net378),
      .R_R7_C1(net437),
      .L_R7_C0(net367),
      .R_R8_C5(net417),
      .L_R8_C4(net332),
      .R_R8_C4(net406),
      .L_R8_C3(net321),
      .R_R8_C3(net395),
      .L_R8_C2(net390),
      .R_R8_C2(net449),
      .L_R8_C1(net379),
      .R_R8_C1(net438),
      .L_R8_C0(net368),
      .R_R9_C5(net418),
      .L_R9_C4(net333),
      .R_R9_C4(net407),
      .L_R9_C3(net322),
      .R_R9_C3(net396),
      .L_R9_C2(net311),
      .R_R9_C2(net450),
      .L_R9_C1(net380),
      .R_R9_C1(net439),
      .L_R9_C0(net369),
      .R_R10_C5(net419),
      .L_R10_C4(net334),
      .R_R10_C4(net408),
      .L_R10_C3(net323),
      .R_R10_C3(net397),
      .L_R10_C2(net312),
      .R_R10_C2(net451),
      .L_R10_C1(net381),
      .R_R10_C1(net440),
      .L_R10_C0(net370),
      .R_R10_C0(net429),
      .R_R9_C0(net428),
      .L_R9_C5(net344),
      .R_R8_C0(net427),
      .L_R8_C5(net343),
      .R_R7_C0(net426),
      .L_R7_C5(net342),
      .R_R6_C0(net425),
      .L_R6_C5(net341),
      .R_R5_C0(net424),
      .L_R5_C5(net340),
      .R_R4_C0(net423),
      .L_R4_C5(net339),
      .R_R3_C0(net422),
      .L_R3_C5(net338),
      .R_R2_C0(net421),
      .L_R2_C5(net337),
      .R_R1_C0(net420),
      .L_R1_C5(net336),
      .L_R0_C5(net335)
  );

  chiplet_interconnect_11x6 conn_00_10 (
      .VSS(VSS),
      .R_R0_C5(net149),
      .L_R0_C4(net79),
      .R_R0_C4(net138),
      .L_R0_C3(net68),
      .R_R0_C3(net205),
      .L_R0_C2(net122),
      .R_R0_C2(net194),
      .L_R0_C1(net111),
      .R_R0_C1(net183),
      .L_R0_C0(net100),
      .R_R1_C5(net150),
      .L_R1_C4(net80),
      .R_R1_C4(net139),
      .L_R1_C3(net69),
      .R_R1_C3(net206),
      .L_R1_C2(net123),
      .R_R1_C2(net195),
      .L_R1_C1(net112),
      .R_R1_C1(net184),
      .L_R1_C0(net101),
      .R_R2_C5(net151),
      .L_R2_C4(net81),
      .R_R2_C4(net140),
      .L_R2_C3(net70),
      .R_R2_C3(net207),
      .L_R2_C2(net124),
      .R_R2_C2(net196),
      .L_R2_C1(net113),
      .R_R2_C1(net185),
      .L_R2_C0(net102),
      .R_R3_C5(net152),
      .L_R3_C4(net82),
      .R_R3_C4(net141),
      .L_R3_C3(net71),
      .R_R3_C3(net208),
      .L_R3_C2(net125),
      .R_R3_C2(net197),
      .L_R3_C1(net114),
      .R_R3_C1(net186),
      .L_R3_C0(net103),
      .R_R4_C5(net153),
      .L_R4_C4(net83),
      .R_R4_C4(net142),
      .L_R4_C3(net72),
      .R_R4_C3(net131),
      .L_R4_C2(net126),
      .R_R4_C2(net198),
      .L_R4_C1(net115),
      .R_R4_C1(net187),
      .L_R4_C0(net104),
      .R_R5_C5(net154),
      .L_R5_C4(net84),
      .R_R5_C4(net143),
      .L_R5_C3(net73),
      .R_R5_C3(net132),
      .L_R5_C2(net127),
      .R_R5_C2(net199),
      .L_R5_C1(net116),
      .R_R5_C1(net188),
      .L_R5_C0(net105),
      .R_R6_C5(net155),
      .L_R6_C4(net85),
      .R_R6_C4(net144),
      .L_R6_C3(net74),
      .R_R6_C3(net133),
      .L_R6_C2(net128),
      .R_R6_C2(net200),
      .L_R6_C1(net117),
      .R_R6_C1(net189),
      .L_R6_C0(net106),
      .R_R7_C5(net156),
      .L_R7_C4(net86),
      .R_R7_C4(net145),
      .L_R7_C3(net75),
      .R_R7_C3(net134),
      .L_R7_C2(net129),
      .R_R7_C2(net201),
      .L_R7_C1(net118),
      .R_R7_C1(net190),
      .L_R7_C0(net107),
      .R_R8_C5(net157),
      .L_R8_C4(net87),
      .R_R8_C4(net146),
      .L_R8_C3(net76),
      .R_R8_C3(net135),
      .L_R8_C2(net130),
      .R_R8_C2(net202),
      .L_R8_C1(net119),
      .R_R8_C1(net191),
      .L_R8_C0(net108),
      .R_R9_C5(net158),
      .L_R9_C4(net88),
      .R_R9_C4(net147),
      .L_R9_C3(net77),
      .R_R9_C3(net136),
      .L_R9_C2(net66),
      .R_R9_C2(net203),
      .L_R9_C1(net120),
      .R_R9_C1(net192),
      .L_R9_C0(net109),
      .R_R10_C5(net159),
      .L_R10_C4(net89),
      .R_R10_C4(net148),
      .L_R10_C3(net78),
      .R_R10_C3(net137),
      .L_R10_C2(net67),
      .R_R10_C2(net204),
      .L_R10_C1(net121),
      .R_R10_C1(net193),
      .L_R10_C0(net110),
      .R_R10_C0(net182),
      .R_R9_C0(net181),
      .L_R9_C5(net99),
      .R_R8_C0(net180),
      .L_R8_C5(net98),
      .R_R7_C0(net179),
      .L_R7_C5(net97),
      .R_R6_C0(net178),
      .L_R6_C5(net96),
      .R_R5_C0(net177),
      .L_R5_C5(net95),
      .R_R4_C0(net176),
      .L_R4_C5(net94),
      .R_R3_C0(net175),
      .L_R3_C5(net93),
      .R_R2_C0(net174),
      .L_R2_C5(net92),
      .R_R1_C0(net173),
      .L_R1_C5(net91),
      .L_R0_C5(net90)
  );

endmodule
