// Seed: 626617397
module module_0;
  tri1 id_1;
  assign id_2 = !-1;
  tri id_3;
  initial $display(id_2, -1, id_2, id_1, id_3, id_3 === 1);
  wire id_4;
  wire id_5;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1'd0;
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.type_6 = 0;
  assign id_5 = 1 <-> 1;
  id_7(
      (-1), id_4
  );
  generate
    assign id_5 = -1;
    begin : LABEL_0
      assign #1 id_3 = 1;
    end
    assign id_6 = id_1;
  endgenerate
endmodule
