INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/QA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA_tb
