// Seed: 1599075139
module module_0 (
    id_1
);
  output wire id_1;
  wire  id_2;
  uwire id_3;
  always id_3 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1,
    output tri1  id_2,
    input  wor   id_3,
    input  wire  id_4,
    input  tri0  id_5,
    input  wire  id_6
);
  always id_0 <= !1;
  wire id_8;
  module_0(
      id_8
  );
  wire id_9;
endmodule
module module_2 (
    input supply0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    output wire id_4,
    output tri id_5,
    input wor id_6
);
  wire id_8, id_9;
  module_0(
      id_8
  );
endmodule
