Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jun 14 23:35:24 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.208        0.000                      0                 2111        0.152        0.000                      0                 2111        4.500        0.000                       0                   819  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           2.208        0.000                      0                 2110        0.152        0.000                      0                 2110        8.750        0.000                       0                   817  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        2.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.240ns  (logic 4.216ns (24.455%)  route 13.024ns (75.545%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.581ns = ( 27.581 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y127        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDRE (Prop_fdre_C_Q)         0.456     8.584 r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/Q
                         net (fo=24, routed)          1.244     9.827    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_30_31__0_i_15[4]
    SLICE_X23Y132        LUT3 (Prop_lut3_I0_O)        0.152     9.979 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=94, routed)          1.122    11.101    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[4]
    SLICE_X32Y131        LUT5 (Prop_lut5_I3_O)        0.326    11.427 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110/O
                         net (fo=2, routed)           0.504    11.931    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.150    12.081 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73/O
                         net (fo=2, routed)           0.449    12.530    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.326    12.856 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60/O
                         net (fo=2, routed)           0.824    13.680    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.804 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_42/O
                         net (fo=1, routed)           0.718    14.522    riscv_steel_core_instance/csr_file_instance/rv32i_alu_instance/data1[14]
    SLICE_X26Y129        LUT6 (Prop_lut6_I1_O)        0.124    14.646 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_26/O
                         net (fo=2, routed)           0.773    15.419    riscv_steel_core_instance/csr_file_instance/alu_output[14]
    SLICE_X14Y129        LUT5 (Prop_lut5_I0_O)        0.124    15.543 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.000    15.543    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14_n_0
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.247    15.790 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.775    16.565    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[14]
    SLICE_X6Y129         LUT4 (Prop_lut4_I0_O)        0.298    16.863 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[14]_i_1/O
                         net (fo=6, routed)           1.281    18.145    riscv_steel_core_instance/csr_file_instance/rs2_data[14]
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    18.269 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35/O
                         net (fo=1, routed)           0.000    18.269    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.801 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.801    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.029 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[2]
                         net (fo=1, routed)           0.681    19.709    dual_port_ram_instance/CO[0]
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.313    20.022 f  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=2, routed)           0.620    20.643    dual_port_ram_instance/ram_reg_1_6
    SLICE_X4Y126         LUT6 (Prop_lut6_I4_O)        0.124    20.767 f  dual_port_ram_instance/misaligned_address_exception_i_3/O
                         net (fo=37, routed)          1.099    21.866    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X11Y121        LUT5 (Prop_lut5_I3_O)        0.118    21.984 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_7/O
                         net (fo=7, routed)           0.847    22.831    riscv_steel_core_instance/csr_file_instance/take_trap
    SLICE_X3Y122         LUT4 (Prop_lut4_I1_O)        0.326    23.157 r  riscv_steel_core_instance/csr_file_instance/prev_write_strobe[3]_i_2/O
                         net (fo=12, routed)          1.092    24.248    riscv_steel_core_instance/csr_file_instance/prev_write_strobe[3]_i_2_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I2_O)        0.124    24.372 r  riscv_steel_core_instance/csr_file_instance/ram_reg_2_i_9/O
                         net (fo=1, routed)           0.995    25.368    dual_port_ram_instance/p_0_in0_out[2]
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.651    27.581    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKARDCLK
                         clock pessimism              0.562    28.143    
                         clock uncertainty           -0.035    28.108    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    27.576    dual_port_ram_instance/ram_reg_2
  -------------------------------------------------------------------
                         required time                         27.576    
                         arrival time                         -25.368    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.930ns  (logic 4.216ns (24.903%)  route 12.714ns (75.097%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.576ns = ( 27.576 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y127        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDRE (Prop_fdre_C_Q)         0.456     8.584 r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/Q
                         net (fo=24, routed)          1.244     9.827    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_30_31__0_i_15[4]
    SLICE_X23Y132        LUT3 (Prop_lut3_I0_O)        0.152     9.979 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=94, routed)          1.122    11.101    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[4]
    SLICE_X32Y131        LUT5 (Prop_lut5_I3_O)        0.326    11.427 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110/O
                         net (fo=2, routed)           0.504    11.931    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.150    12.081 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73/O
                         net (fo=2, routed)           0.449    12.530    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.326    12.856 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60/O
                         net (fo=2, routed)           0.824    13.680    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.804 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_42/O
                         net (fo=1, routed)           0.718    14.522    riscv_steel_core_instance/csr_file_instance/rv32i_alu_instance/data1[14]
    SLICE_X26Y129        LUT6 (Prop_lut6_I1_O)        0.124    14.646 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_26/O
                         net (fo=2, routed)           0.773    15.419    riscv_steel_core_instance/csr_file_instance/alu_output[14]
    SLICE_X14Y129        LUT5 (Prop_lut5_I0_O)        0.124    15.543 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.000    15.543    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14_n_0
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.247    15.790 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.775    16.565    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[14]
    SLICE_X6Y129         LUT4 (Prop_lut4_I0_O)        0.298    16.863 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[14]_i_1/O
                         net (fo=6, routed)           1.281    18.145    riscv_steel_core_instance/csr_file_instance/rs2_data[14]
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    18.269 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35/O
                         net (fo=1, routed)           0.000    18.269    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.801 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.801    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.029 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[2]
                         net (fo=1, routed)           0.681    19.709    dual_port_ram_instance/CO[0]
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.313    20.022 f  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=2, routed)           0.620    20.643    dual_port_ram_instance/ram_reg_1_6
    SLICE_X4Y126         LUT6 (Prop_lut6_I4_O)        0.124    20.767 f  dual_port_ram_instance/misaligned_address_exception_i_3/O
                         net (fo=37, routed)          1.099    21.866    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X11Y121        LUT5 (Prop_lut5_I3_O)        0.118    21.984 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_7/O
                         net (fo=7, routed)           0.847    22.831    riscv_steel_core_instance/csr_file_instance/take_trap
    SLICE_X3Y122         LUT4 (Prop_lut4_I1_O)        0.326    23.157 r  riscv_steel_core_instance/csr_file_instance/prev_write_strobe[3]_i_2/O
                         net (fo=12, routed)          1.006    24.163    riscv_steel_core_instance/csr_file_instance/prev_write_strobe[3]_i_2_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I2_O)        0.124    24.287 r  riscv_steel_core_instance/csr_file_instance/ram_reg_3_i_9/O
                         net (fo=1, routed)           0.770    25.057    dual_port_ram_instance/p_0_in0_out[3]
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.646    27.576    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.562    28.138    
                         clock uncertainty           -0.035    28.103    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    27.571    dual_port_ram_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.571    
                         arrival time                         -25.057    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.110ns  (logic 4.412ns (25.786%)  route 12.698ns (74.214%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.576ns = ( 27.576 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y127        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDRE (Prop_fdre_C_Q)         0.456     8.584 r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/Q
                         net (fo=24, routed)          1.244     9.827    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_30_31__0_i_15[4]
    SLICE_X23Y132        LUT3 (Prop_lut3_I0_O)        0.152     9.979 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=94, routed)          1.122    11.101    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[4]
    SLICE_X32Y131        LUT5 (Prop_lut5_I3_O)        0.326    11.427 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110/O
                         net (fo=2, routed)           0.504    11.931    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.150    12.081 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73/O
                         net (fo=2, routed)           0.449    12.530    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.326    12.856 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60/O
                         net (fo=2, routed)           0.824    13.680    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.804 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_42/O
                         net (fo=1, routed)           0.718    14.522    riscv_steel_core_instance/csr_file_instance/rv32i_alu_instance/data1[14]
    SLICE_X26Y129        LUT6 (Prop_lut6_I1_O)        0.124    14.646 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_26/O
                         net (fo=2, routed)           0.773    15.419    riscv_steel_core_instance/csr_file_instance/alu_output[14]
    SLICE_X14Y129        LUT5 (Prop_lut5_I0_O)        0.124    15.543 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.000    15.543    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14_n_0
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.247    15.790 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.775    16.565    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[14]
    SLICE_X6Y129         LUT4 (Prop_lut4_I0_O)        0.298    16.863 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[14]_i_1/O
                         net (fo=6, routed)           1.281    18.145    riscv_steel_core_instance/csr_file_instance/rs2_data[14]
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    18.269 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35/O
                         net (fo=1, routed)           0.000    18.269    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.801 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.801    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.029 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[2]
                         net (fo=1, routed)           0.681    19.709    dual_port_ram_instance/CO[0]
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.313    20.022 f  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=2, routed)           0.620    20.643    dual_port_ram_instance/ram_reg_1_6
    SLICE_X4Y126         LUT6 (Prop_lut6_I4_O)        0.124    20.767 f  dual_port_ram_instance/misaligned_address_exception_i_3/O
                         net (fo=37, routed)          1.099    21.866    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X11Y121        LUT5 (Prop_lut5_I3_O)        0.118    21.984 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_7/O
                         net (fo=7, routed)           0.847    22.831    riscv_steel_core_instance/csr_file_instance/take_trap
    SLICE_X3Y122         LUT4 (Prop_lut4_I1_O)        0.320    23.151 r  riscv_steel_core_instance/csr_file_instance/prev_write_strobe[3]_i_4/O
                         net (fo=14, routed)          0.927    24.077    riscv_steel_core_instance/csr_file_instance/ram_reg_1_1
    SLICE_X2Y128         LUT6 (Prop_lut6_I3_O)        0.326    24.403 r  riscv_steel_core_instance/csr_file_instance/ram_reg_3_i_8/O
                         net (fo=1, routed)           0.834    25.237    dual_port_ram_instance/p_1_in[24]
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.646    27.576    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.562    28.138    
                         clock uncertainty           -0.035    28.103    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    27.862    dual_port_ram_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.862    
                         arrival time                         -25.237    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.107ns  (logic 4.412ns (25.791%)  route 12.695ns (74.209%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.576ns = ( 27.576 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y127        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDRE (Prop_fdre_C_Q)         0.456     8.584 r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/Q
                         net (fo=24, routed)          1.244     9.827    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_30_31__0_i_15[4]
    SLICE_X23Y132        LUT3 (Prop_lut3_I0_O)        0.152     9.979 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=94, routed)          1.122    11.101    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[4]
    SLICE_X32Y131        LUT5 (Prop_lut5_I3_O)        0.326    11.427 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110/O
                         net (fo=2, routed)           0.504    11.931    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.150    12.081 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73/O
                         net (fo=2, routed)           0.449    12.530    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.326    12.856 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60/O
                         net (fo=2, routed)           0.824    13.680    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.804 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_42/O
                         net (fo=1, routed)           0.718    14.522    riscv_steel_core_instance/csr_file_instance/rv32i_alu_instance/data1[14]
    SLICE_X26Y129        LUT6 (Prop_lut6_I1_O)        0.124    14.646 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_26/O
                         net (fo=2, routed)           0.773    15.419    riscv_steel_core_instance/csr_file_instance/alu_output[14]
    SLICE_X14Y129        LUT5 (Prop_lut5_I0_O)        0.124    15.543 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.000    15.543    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14_n_0
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.247    15.790 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.775    16.565    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[14]
    SLICE_X6Y129         LUT4 (Prop_lut4_I0_O)        0.298    16.863 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[14]_i_1/O
                         net (fo=6, routed)           1.281    18.145    riscv_steel_core_instance/csr_file_instance/rs2_data[14]
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    18.269 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35/O
                         net (fo=1, routed)           0.000    18.269    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.801 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.801    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.029 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[2]
                         net (fo=1, routed)           0.681    19.709    dual_port_ram_instance/CO[0]
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.313    20.022 f  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=2, routed)           0.620    20.643    dual_port_ram_instance/ram_reg_1_6
    SLICE_X4Y126         LUT6 (Prop_lut6_I4_O)        0.124    20.767 f  dual_port_ram_instance/misaligned_address_exception_i_3/O
                         net (fo=37, routed)          1.099    21.866    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X11Y121        LUT5 (Prop_lut5_I3_O)        0.118    21.984 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_7/O
                         net (fo=7, routed)           0.847    22.831    riscv_steel_core_instance/csr_file_instance/take_trap
    SLICE_X3Y122         LUT4 (Prop_lut4_I1_O)        0.320    23.151 r  riscv_steel_core_instance/csr_file_instance/prev_write_strobe[3]_i_4/O
                         net (fo=14, routed)          0.975    24.126    riscv_steel_core_instance/csr_file_instance/ram_reg_1_1
    SLICE_X2Y128         LUT6 (Prop_lut6_I3_O)        0.326    24.452 r  riscv_steel_core_instance/csr_file_instance/ram_reg_3_i_4/O
                         net (fo=1, routed)           0.782    25.234    dual_port_ram_instance/p_1_in[28]
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.646    27.576    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.562    28.138    
                         clock uncertainty           -0.035    28.103    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.241    27.862    dual_port_ram_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.862    
                         arrival time                         -25.234    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.098ns  (logic 4.412ns (25.804%)  route 12.686ns (74.196%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.576ns = ( 27.576 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y127        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDRE (Prop_fdre_C_Q)         0.456     8.584 r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/Q
                         net (fo=24, routed)          1.244     9.827    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_30_31__0_i_15[4]
    SLICE_X23Y132        LUT3 (Prop_lut3_I0_O)        0.152     9.979 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=94, routed)          1.122    11.101    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[4]
    SLICE_X32Y131        LUT5 (Prop_lut5_I3_O)        0.326    11.427 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110/O
                         net (fo=2, routed)           0.504    11.931    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.150    12.081 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73/O
                         net (fo=2, routed)           0.449    12.530    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.326    12.856 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60/O
                         net (fo=2, routed)           0.824    13.680    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.804 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_42/O
                         net (fo=1, routed)           0.718    14.522    riscv_steel_core_instance/csr_file_instance/rv32i_alu_instance/data1[14]
    SLICE_X26Y129        LUT6 (Prop_lut6_I1_O)        0.124    14.646 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_26/O
                         net (fo=2, routed)           0.773    15.419    riscv_steel_core_instance/csr_file_instance/alu_output[14]
    SLICE_X14Y129        LUT5 (Prop_lut5_I0_O)        0.124    15.543 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.000    15.543    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14_n_0
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.247    15.790 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.775    16.565    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[14]
    SLICE_X6Y129         LUT4 (Prop_lut4_I0_O)        0.298    16.863 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[14]_i_1/O
                         net (fo=6, routed)           1.281    18.145    riscv_steel_core_instance/csr_file_instance/rs2_data[14]
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    18.269 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35/O
                         net (fo=1, routed)           0.000    18.269    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.801 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.801    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.029 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[2]
                         net (fo=1, routed)           0.681    19.709    dual_port_ram_instance/CO[0]
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.313    20.022 f  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=2, routed)           0.620    20.643    dual_port_ram_instance/ram_reg_1_6
    SLICE_X4Y126         LUT6 (Prop_lut6_I4_O)        0.124    20.767 f  dual_port_ram_instance/misaligned_address_exception_i_3/O
                         net (fo=37, routed)          1.099    21.866    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X11Y121        LUT5 (Prop_lut5_I3_O)        0.118    21.984 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_7/O
                         net (fo=7, routed)           0.847    22.831    riscv_steel_core_instance/csr_file_instance/take_trap
    SLICE_X3Y122         LUT4 (Prop_lut4_I1_O)        0.320    23.151 r  riscv_steel_core_instance/csr_file_instance/prev_write_strobe[3]_i_4/O
                         net (fo=14, routed)          1.064    24.214    riscv_steel_core_instance/csr_file_instance/ram_reg_1_1
    SLICE_X2Y128         LUT6 (Prop_lut6_I3_O)        0.326    24.540 r  riscv_steel_core_instance/csr_file_instance/ram_reg_3_i_5/O
                         net (fo=1, routed)           0.685    25.225    dual_port_ram_instance/p_1_in[27]
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.646    27.576    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.562    28.138    
                         clock uncertainty           -0.035    28.103    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241    27.862    dual_port_ram_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.862    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.092ns  (logic 4.412ns (25.813%)  route 12.680ns (74.187%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.576ns = ( 27.576 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y127        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDRE (Prop_fdre_C_Q)         0.456     8.584 r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/Q
                         net (fo=24, routed)          1.244     9.827    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_30_31__0_i_15[4]
    SLICE_X23Y132        LUT3 (Prop_lut3_I0_O)        0.152     9.979 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=94, routed)          1.122    11.101    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[4]
    SLICE_X32Y131        LUT5 (Prop_lut5_I3_O)        0.326    11.427 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110/O
                         net (fo=2, routed)           0.504    11.931    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.150    12.081 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73/O
                         net (fo=2, routed)           0.449    12.530    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.326    12.856 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60/O
                         net (fo=2, routed)           0.824    13.680    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.804 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_42/O
                         net (fo=1, routed)           0.718    14.522    riscv_steel_core_instance/csr_file_instance/rv32i_alu_instance/data1[14]
    SLICE_X26Y129        LUT6 (Prop_lut6_I1_O)        0.124    14.646 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_26/O
                         net (fo=2, routed)           0.773    15.419    riscv_steel_core_instance/csr_file_instance/alu_output[14]
    SLICE_X14Y129        LUT5 (Prop_lut5_I0_O)        0.124    15.543 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.000    15.543    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14_n_0
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.247    15.790 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.775    16.565    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[14]
    SLICE_X6Y129         LUT4 (Prop_lut4_I0_O)        0.298    16.863 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[14]_i_1/O
                         net (fo=6, routed)           1.281    18.145    riscv_steel_core_instance/csr_file_instance/rs2_data[14]
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    18.269 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35/O
                         net (fo=1, routed)           0.000    18.269    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.801 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.801    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.029 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[2]
                         net (fo=1, routed)           0.681    19.709    dual_port_ram_instance/CO[0]
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.313    20.022 f  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=2, routed)           0.620    20.643    dual_port_ram_instance/ram_reg_1_6
    SLICE_X4Y126         LUT6 (Prop_lut6_I4_O)        0.124    20.767 f  dual_port_ram_instance/misaligned_address_exception_i_3/O
                         net (fo=37, routed)          1.099    21.866    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X11Y121        LUT5 (Prop_lut5_I3_O)        0.118    21.984 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_7/O
                         net (fo=7, routed)           0.847    22.831    riscv_steel_core_instance/csr_file_instance/take_trap
    SLICE_X3Y122         LUT4 (Prop_lut4_I1_O)        0.320    23.151 r  riscv_steel_core_instance/csr_file_instance/prev_write_strobe[3]_i_4/O
                         net (fo=14, routed)          1.020    24.171    riscv_steel_core_instance/csr_file_instance/ram_reg_1_1
    SLICE_X2Y127         LUT6 (Prop_lut6_I3_O)        0.326    24.497 r  riscv_steel_core_instance/csr_file_instance/ram_reg_3_i_7/O
                         net (fo=1, routed)           0.723    25.220    dual_port_ram_instance/p_1_in[25]
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.646    27.576    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.562    28.138    
                         clock uncertainty           -0.035    28.103    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    27.862    dual_port_ram_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.862    
                         arrival time                         -25.220    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.793ns  (logic 4.412ns (26.273%)  route 12.381ns (73.727%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=7 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 27.578 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y127        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDRE (Prop_fdre_C_Q)         0.456     8.584 r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/Q
                         net (fo=24, routed)          1.244     9.827    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_30_31__0_i_15[4]
    SLICE_X23Y132        LUT3 (Prop_lut3_I0_O)        0.152     9.979 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=94, routed)          1.122    11.101    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[4]
    SLICE_X32Y131        LUT5 (Prop_lut5_I3_O)        0.326    11.427 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110/O
                         net (fo=2, routed)           0.504    11.931    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.150    12.081 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73/O
                         net (fo=2, routed)           0.449    12.530    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.326    12.856 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60/O
                         net (fo=2, routed)           0.824    13.680    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.804 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_42/O
                         net (fo=1, routed)           0.718    14.522    riscv_steel_core_instance/csr_file_instance/rv32i_alu_instance/data1[14]
    SLICE_X26Y129        LUT6 (Prop_lut6_I1_O)        0.124    14.646 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_26/O
                         net (fo=2, routed)           0.773    15.419    riscv_steel_core_instance/csr_file_instance/alu_output[14]
    SLICE_X14Y129        LUT5 (Prop_lut5_I0_O)        0.124    15.543 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.000    15.543    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14_n_0
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.247    15.790 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.775    16.565    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[14]
    SLICE_X6Y129         LUT4 (Prop_lut4_I0_O)        0.298    16.863 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[14]_i_1/O
                         net (fo=6, routed)           1.281    18.145    riscv_steel_core_instance/csr_file_instance/rs2_data[14]
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    18.269 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35/O
                         net (fo=1, routed)           0.000    18.269    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.801 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.801    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.029 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[2]
                         net (fo=1, routed)           0.681    19.709    dual_port_ram_instance/CO[0]
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.313    20.022 f  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=2, routed)           0.620    20.643    dual_port_ram_instance/ram_reg_1_6
    SLICE_X4Y126         LUT6 (Prop_lut6_I4_O)        0.124    20.767 f  dual_port_ram_instance/misaligned_address_exception_i_3/O
                         net (fo=37, routed)          1.099    21.866    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X11Y121        LUT5 (Prop_lut5_I3_O)        0.118    21.984 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_7/O
                         net (fo=7, routed)           0.847    22.831    riscv_steel_core_instance/csr_file_instance/take_trap
    SLICE_X3Y122         LUT4 (Prop_lut4_I1_O)        0.320    23.151 r  riscv_steel_core_instance/csr_file_instance/prev_write_strobe[3]_i_4/O
                         net (fo=14, routed)          0.611    23.762    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_1
    SLICE_X3Y121         LUT5 (Prop_lut5_I3_O)        0.326    24.088 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_1_i_9/O
                         net (fo=1, routed)           0.833    24.920    dual_port_ram_instance/p_0_in0_out[1]
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.648    27.578    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.562    28.140    
                         clock uncertainty           -0.035    28.105    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    27.573    dual_port_ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.573    
                         arrival time                         -24.920    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.032ns  (logic 4.412ns (25.904%)  route 12.620ns (74.096%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.576ns = ( 27.576 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y127        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDRE (Prop_fdre_C_Q)         0.456     8.584 r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/Q
                         net (fo=24, routed)          1.244     9.827    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_30_31__0_i_15[4]
    SLICE_X23Y132        LUT3 (Prop_lut3_I0_O)        0.152     9.979 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=94, routed)          1.122    11.101    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[4]
    SLICE_X32Y131        LUT5 (Prop_lut5_I3_O)        0.326    11.427 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110/O
                         net (fo=2, routed)           0.504    11.931    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.150    12.081 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73/O
                         net (fo=2, routed)           0.449    12.530    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.326    12.856 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60/O
                         net (fo=2, routed)           0.824    13.680    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.804 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_42/O
                         net (fo=1, routed)           0.718    14.522    riscv_steel_core_instance/csr_file_instance/rv32i_alu_instance/data1[14]
    SLICE_X26Y129        LUT6 (Prop_lut6_I1_O)        0.124    14.646 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_26/O
                         net (fo=2, routed)           0.773    15.419    riscv_steel_core_instance/csr_file_instance/alu_output[14]
    SLICE_X14Y129        LUT5 (Prop_lut5_I0_O)        0.124    15.543 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.000    15.543    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14_n_0
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.247    15.790 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.775    16.565    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[14]
    SLICE_X6Y129         LUT4 (Prop_lut4_I0_O)        0.298    16.863 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[14]_i_1/O
                         net (fo=6, routed)           1.281    18.145    riscv_steel_core_instance/csr_file_instance/rs2_data[14]
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    18.269 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35/O
                         net (fo=1, routed)           0.000    18.269    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.801 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.801    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.029 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[2]
                         net (fo=1, routed)           0.681    19.709    dual_port_ram_instance/CO[0]
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.313    20.022 f  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=2, routed)           0.620    20.643    dual_port_ram_instance/ram_reg_1_6
    SLICE_X4Y126         LUT6 (Prop_lut6_I4_O)        0.124    20.767 f  dual_port_ram_instance/misaligned_address_exception_i_3/O
                         net (fo=37, routed)          1.099    21.866    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X11Y121        LUT5 (Prop_lut5_I3_O)        0.118    21.984 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_7/O
                         net (fo=7, routed)           0.847    22.831    riscv_steel_core_instance/csr_file_instance/take_trap
    SLICE_X3Y122         LUT4 (Prop_lut4_I1_O)        0.320    23.151 r  riscv_steel_core_instance/csr_file_instance/prev_write_strobe[3]_i_4/O
                         net (fo=14, routed)          1.003    24.154    riscv_steel_core_instance/csr_file_instance/ram_reg_1_1
    SLICE_X2Y127         LUT6 (Prop_lut6_I3_O)        0.326    24.480 r  riscv_steel_core_instance/csr_file_instance/ram_reg_3_i_6/O
                         net (fo=1, routed)           0.680    25.160    dual_port_ram_instance/p_1_in[26]
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.646    27.576    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.562    28.138    
                         clock uncertainty           -0.035    28.103    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241    27.862    dual_port_ram_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.862    
                         arrival time                         -25.160    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.997ns  (logic 4.412ns (25.957%)  route 12.585ns (74.043%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.576ns = ( 27.576 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X23Y127        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDRE (Prop_fdre_C_Q)         0.456     8.584 r  riscv_steel_core_instance/rs2_data_stage3_reg[4]/Q
                         net (fo=24, routed)          1.244     9.827    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_30_31__0_i_15[4]
    SLICE_X23Y132        LUT3 (Prop_lut3_I0_O)        0.152     9.979 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=94, routed)          1.122    11.101    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[4]
    SLICE_X32Y131        LUT5 (Prop_lut5_I3_O)        0.326    11.427 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110/O
                         net (fo=2, routed)           0.504    11.931    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_110_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.150    12.081 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73/O
                         net (fo=2, routed)           0.449    12.530    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.326    12.856 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60/O
                         net (fo=2, routed)           0.824    13.680    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_60_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    13.804 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_42/O
                         net (fo=1, routed)           0.718    14.522    riscv_steel_core_instance/csr_file_instance/rv32i_alu_instance/data1[14]
    SLICE_X26Y129        LUT6 (Prop_lut6_I1_O)        0.124    14.646 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_26/O
                         net (fo=2, routed)           0.773    15.419    riscv_steel_core_instance/csr_file_instance/alu_output[14]
    SLICE_X14Y129        LUT5 (Prop_lut5_I0_O)        0.124    15.543 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.000    15.543    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_14_n_0
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.247    15.790 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.775    16.565    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[14]
    SLICE_X6Y129         LUT4 (Prop_lut4_I0_O)        0.298    16.863 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[14]_i_1/O
                         net (fo=6, routed)           1.281    18.145    riscv_steel_core_instance/csr_file_instance/rs2_data[14]
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    18.269 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35/O
                         net (fo=1, routed)           0.000    18.269    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_35_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.801 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.801    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_18_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.029 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[2]
                         net (fo=1, routed)           0.681    19.709    dual_port_ram_instance/CO[0]
    SLICE_X4Y128         LUT5 (Prop_lut5_I4_O)        0.313    20.022 f  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=2, routed)           0.620    20.643    dual_port_ram_instance/ram_reg_1_6
    SLICE_X4Y126         LUT6 (Prop_lut6_I4_O)        0.124    20.767 f  dual_port_ram_instance/misaligned_address_exception_i_3/O
                         net (fo=37, routed)          1.099    21.866    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X11Y121        LUT5 (Prop_lut5_I3_O)        0.118    21.984 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_7/O
                         net (fo=7, routed)           0.847    22.831    riscv_steel_core_instance/csr_file_instance/take_trap
    SLICE_X3Y122         LUT4 (Prop_lut4_I1_O)        0.320    23.151 r  riscv_steel_core_instance/csr_file_instance/prev_write_strobe[3]_i_4/O
                         net (fo=14, routed)          0.964    24.115    riscv_steel_core_instance/csr_file_instance/ram_reg_1_1
    SLICE_X2Y128         LUT6 (Prop_lut6_I3_O)        0.326    24.441 r  riscv_steel_core_instance/csr_file_instance/ram_reg_3_i_2/O
                         net (fo=1, routed)           0.684    25.125    dual_port_ram_instance/p_1_in[30]
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.646    27.576    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.562    28.138    
                         clock uncertainty           -0.035    28.103    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241    27.862    dual_port_ram_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.862    
                         arrival time                         -25.125    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.390ns  (logic 5.936ns (36.216%)  route 10.454ns (63.784%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.581ns = ( 27.581 - 20.000 ) 
    Source Clock Delay      (SCD):    8.174ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.769     8.174    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    10.628 f  dual_port_ram_instance/ram_reg_0/DOBDO[2]
                         net (fo=12, routed)          1.553    12.181    riscv_steel_core_instance/csr_file_instance/port0_data_out[2]
    SLICE_X1Y124         LUT6 (Prop_lut6_I0_O)        0.124    12.305 f  riscv_steel_core_instance/csr_file_instance/alu_operation_code_stage3[3]_i_2/O
                         net (fo=5, routed)           0.617    12.922    dual_port_ram_instance/alu_operation_code_stage3_reg[3]
    SLICE_X2Y124         LUT6 (Prop_lut6_I0_O)        0.124    13.046 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_2/O
                         net (fo=6, routed)           0.510    13.555    dual_port_ram_instance/csr_file_write_enable_stage3_i_2_n_0
    SLICE_X2Y124         LUT5 (Prop_lut5_I2_O)        0.116    13.671 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_1/O
                         net (fo=2, routed)           0.359    14.030    dual_port_ram_instance/csr_file_write_enable
    SLICE_X3Y124         LUT6 (Prop_lut6_I0_O)        0.328    14.358 r  dual_port_ram_instance/immediate_stage3[31]_i_8/O
                         net (fo=2, routed)           0.759    15.117    riscv_steel_core_instance/imm_generator_instance/immediate_stage3_reg[31]_1[0]
    SLICE_X4Y125         LUT3 (Prop_lut3_I0_O)        0.150    15.267 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4/O
                         net (fo=32, routed)          0.917    16.184    riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I1_O)        0.326    16.510 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[1]_i_1/O
                         net (fo=3, routed)           0.661    17.170    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31][1]
    SLICE_X9Y126         LUT4 (Prop_lut4_I0_O)        0.124    17.294 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_4/O
                         net (fo=1, routed)           0.000    17.294    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_4_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.844 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.844    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.958 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.958    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.072 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.072    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.186 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.186    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.300 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.300    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.414 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.414    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.528 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.528    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    18.784 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[2]
                         net (fo=5, routed)           1.118    19.902    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_2[28]
    SLICE_X5Y121         LUT4 (Prop_lut4_I2_O)        0.302    20.204 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[30]_i_1/O
                         net (fo=4, routed)           0.885    21.089    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[14]
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124    21.213 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_10/O
                         net (fo=1, routed)           0.158    21.371    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_10_n_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124    21.495 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_5/O
                         net (fo=67, routed)          1.752    23.247    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[22]_0
    SLICE_X10Y120        LUT5 (Prop_lut5_I4_O)        0.150    23.397 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_8/O
                         net (fo=4, routed)           1.168    24.564    dual_port_ram_instance/ADDRARDADDR[4]
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.651    27.581    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKARDCLK
                         clock pessimism              0.562    28.143    
                         clock uncertainty           -0.035    28.108    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790    27.318    dual_port_ram_instance/ram_reg_2
  -------------------------------------------------------------------
                         required time                         27.318    
                         arrival time                         -24.564    
  -------------------------------------------------------------------
                         slack                                  2.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.941%)  route 0.100ns (35.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.633     2.559    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y124        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.141     2.700 r  riscv_steel_core_instance/program_counter_stage3_reg[5]/Q
                         net (fo=1, routed)           0.100     2.800    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_1[4]
    SLICE_X14Y123        LUT6 (Prop_lut6_I5_O)        0.045     2.845 r  riscv_steel_core_instance/csr_file_instance/mepc[5]_i_1/O
                         net (fo=1, routed)           0.000     2.845    riscv_steel_core_instance/csr_file_instance/mepc0_in[5]
    SLICE_X14Y123        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.905     3.414    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X14Y123        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[5]/C
                         clock pessimism             -0.842     2.573    
    SLICE_X14Y123        FDRE (Hold_fdre_C_D)         0.120     2.693    riscv_steel_core_instance/csr_file_instance/mepc_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/csr_file_instance/mepc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.643     2.569    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X15Y137        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y137        FDRE (Prop_fdre_C_Q)         0.141     2.710 r  riscv_steel_core_instance/csr_file_instance/mepc_reg[26]/Q
                         net (fo=2, routed)           0.103     2.813    riscv_steel_core_instance/csr_file_instance/exception_program_counter[26]
    SLICE_X14Y137        LUT4 (Prop_lut4_I1_O)        0.045     2.858 r  riscv_steel_core_instance/csr_file_instance/program_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     2.858    riscv_steel_core_instance/csr_file_instance_n_269
    SLICE_X14Y137        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.916     3.425    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y137        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[26]/C
                         clock pessimism             -0.844     2.582    
    SLICE_X14Y137        FDRE (Hold_fdre_C_D)         0.121     2.703    riscv_steel_core_instance/program_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.933%)  route 0.346ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.661     2.587    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y125         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     2.728 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/Q
                         net (fo=94, routed)          0.346     3.074    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD1
    SLICE_X6Y127         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.935     3.444    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y127         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.842     2.603    
    SLICE_X6Y127         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.912    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.933%)  route 0.346ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.661     2.587    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y125         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     2.728 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/Q
                         net (fo=94, routed)          0.346     3.074    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD1
    SLICE_X6Y127         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.935     3.444    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y127         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.842     2.603    
    SLICE_X6Y127         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.912    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.933%)  route 0.346ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.661     2.587    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y125         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     2.728 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/Q
                         net (fo=94, routed)          0.346     3.074    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD1
    SLICE_X6Y127         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.935     3.444    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y127         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.842     2.603    
    SLICE_X6Y127         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.912    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.933%)  route 0.346ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.661     2.587    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y125         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     2.728 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/Q
                         net (fo=94, routed)          0.346     3.074    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD1
    SLICE_X6Y127         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.935     3.444    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y127         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.842     2.603    
    SLICE_X6Y127         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.912    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.933%)  route 0.346ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.661     2.587    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y125         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     2.728 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/Q
                         net (fo=94, routed)          0.346     3.074    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD1
    SLICE_X6Y127         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.935     3.444    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y127         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.842     2.603    
    SLICE_X6Y127         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.912    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.933%)  route 0.346ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.661     2.587    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y125         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     2.728 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/Q
                         net (fo=94, routed)          0.346     3.074    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD1
    SLICE_X6Y127         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.935     3.444    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y127         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.842     2.603    
    SLICE_X6Y127         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.912    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.933%)  route 0.346ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.661     2.587    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y125         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     2.728 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/Q
                         net (fo=94, routed)          0.346     3.074    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD1
    SLICE_X6Y127         RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.935     3.444    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y127         RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.842     2.603    
    SLICE_X6Y127         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.912    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.933%)  route 0.346ns (71.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.661     2.587    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y125         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     2.728 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[1]/Q
                         net (fo=94, routed)          0.346     3.074    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/ADDRD1
    SLICE_X6Y127         RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.935     3.444    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y127         RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.842     2.603    
    SLICE_X6Y127         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.912    riscv_steel_core_instance/integer_file_instance/Q_reg_r2_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y26   dual_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y25   dual_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y26   dual_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y25   dual_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y122   dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y125  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.083ns  (logic 4.039ns (66.400%)  route 2.044ns (33.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.796     8.202    uart_instance/internal_clock_BUFG
    SLICE_X6Y119         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.518     8.720 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.044    10.764    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.285 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.285    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.386ns (74.321%)  route 0.479ns (25.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.666     2.592    uart_instance/internal_clock_BUFG
    SLICE_X6Y119         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.164     2.756 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.479     3.235    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.457 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.457    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1025 Endpoints
Min Delay          1025 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.398ns  (logic 2.669ns (25.668%)  route 7.729ns (74.332%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=646, routed)         1.444     2.911    dual_port_ram_instance/reset_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I0_O)        0.148     3.059 f  dual_port_ram_instance/prev_write_request_i_5/O
                         net (fo=64, routed)          2.207     5.266    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_2
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.328     5.594 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[5]_i_1/O
                         net (fo=2, routed)           0.998     6.592    riscv_steel_core_instance/data_fetch_store_unit_instance/bus_data_rw_address[5]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.124     6.716 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14/O
                         net (fo=1, routed)           0.526     7.242    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14_n_0
    SLICE_X10Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.366 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11/O
                         net (fo=2, routed)           0.827     8.193    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11_n_0
    SLICE_X9Y120         LUT5 (Prop_lut5_I4_O)        0.152     8.345 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_6/O
                         net (fo=15, routed)          1.035     9.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I1_O)        0.326     9.706 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.692    10.398    uart_instance/tx_register
    SLICE_X4Y118         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.672     7.602    uart_instance/internal_clock_BUFG
    SLICE_X4Y118         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.398ns  (logic 2.669ns (25.668%)  route 7.729ns (74.332%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=646, routed)         1.444     2.911    dual_port_ram_instance/reset_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I0_O)        0.148     3.059 f  dual_port_ram_instance/prev_write_request_i_5/O
                         net (fo=64, routed)          2.207     5.266    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_2
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.328     5.594 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[5]_i_1/O
                         net (fo=2, routed)           0.998     6.592    riscv_steel_core_instance/data_fetch_store_unit_instance/bus_data_rw_address[5]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.124     6.716 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14/O
                         net (fo=1, routed)           0.526     7.242    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14_n_0
    SLICE_X10Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.366 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11/O
                         net (fo=2, routed)           0.827     8.193    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11_n_0
    SLICE_X9Y120         LUT5 (Prop_lut5_I4_O)        0.152     8.345 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_6/O
                         net (fo=15, routed)          1.035     9.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I1_O)        0.326     9.706 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.692    10.398    uart_instance/tx_register
    SLICE_X4Y118         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.672     7.602    uart_instance/internal_clock_BUFG
    SLICE_X4Y118         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.398ns  (logic 2.669ns (25.668%)  route 7.729ns (74.332%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=646, routed)         1.444     2.911    dual_port_ram_instance/reset_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I0_O)        0.148     3.059 f  dual_port_ram_instance/prev_write_request_i_5/O
                         net (fo=64, routed)          2.207     5.266    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_2
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.328     5.594 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[5]_i_1/O
                         net (fo=2, routed)           0.998     6.592    riscv_steel_core_instance/data_fetch_store_unit_instance/bus_data_rw_address[5]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.124     6.716 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14/O
                         net (fo=1, routed)           0.526     7.242    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14_n_0
    SLICE_X10Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.366 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11/O
                         net (fo=2, routed)           0.827     8.193    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11_n_0
    SLICE_X9Y120         LUT5 (Prop_lut5_I4_O)        0.152     8.345 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_6/O
                         net (fo=15, routed)          1.035     9.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I1_O)        0.326     9.706 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.692    10.398    uart_instance/tx_register
    SLICE_X4Y118         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.672     7.602    uart_instance/internal_clock_BUFG
    SLICE_X4Y118         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.398ns  (logic 2.669ns (25.668%)  route 7.729ns (74.332%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=646, routed)         1.444     2.911    dual_port_ram_instance/reset_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I0_O)        0.148     3.059 f  dual_port_ram_instance/prev_write_request_i_5/O
                         net (fo=64, routed)          2.207     5.266    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_2
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.328     5.594 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[5]_i_1/O
                         net (fo=2, routed)           0.998     6.592    riscv_steel_core_instance/data_fetch_store_unit_instance/bus_data_rw_address[5]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.124     6.716 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14/O
                         net (fo=1, routed)           0.526     7.242    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14_n_0
    SLICE_X10Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.366 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11/O
                         net (fo=2, routed)           0.827     8.193    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11_n_0
    SLICE_X9Y120         LUT5 (Prop_lut5_I4_O)        0.152     8.345 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_6/O
                         net (fo=15, routed)          1.035     9.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I1_O)        0.326     9.706 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.692    10.398    uart_instance/tx_register
    SLICE_X4Y118         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.672     7.602    uart_instance/internal_clock_BUFG
    SLICE_X4Y118         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.383ns  (logic 2.669ns (25.704%)  route 7.714ns (74.296%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=646, routed)         1.444     2.911    dual_port_ram_instance/reset_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I0_O)        0.148     3.059 f  dual_port_ram_instance/prev_write_request_i_5/O
                         net (fo=64, routed)          2.207     5.266    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_2
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.328     5.594 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[5]_i_1/O
                         net (fo=2, routed)           0.998     6.592    riscv_steel_core_instance/data_fetch_store_unit_instance/bus_data_rw_address[5]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.124     6.716 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14/O
                         net (fo=1, routed)           0.526     7.242    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14_n_0
    SLICE_X10Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.366 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11/O
                         net (fo=2, routed)           0.827     8.193    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11_n_0
    SLICE_X9Y120         LUT5 (Prop_lut5_I4_O)        0.152     8.345 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_6/O
                         net (fo=15, routed)          1.035     9.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I1_O)        0.326     9.706 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.677    10.383    uart_instance/tx_register
    SLICE_X4Y121         FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.670     7.600    uart_instance/internal_clock_BUFG
    SLICE_X4Y121         FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.372ns  (logic 2.669ns (25.730%)  route 7.704ns (74.270%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.601ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=646, routed)         1.444     2.911    dual_port_ram_instance/reset_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I0_O)        0.148     3.059 f  dual_port_ram_instance/prev_write_request_i_5/O
                         net (fo=64, routed)          2.207     5.266    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_2
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.328     5.594 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[5]_i_1/O
                         net (fo=2, routed)           0.998     6.592    riscv_steel_core_instance/data_fetch_store_unit_instance/bus_data_rw_address[5]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.124     6.716 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14/O
                         net (fo=1, routed)           0.526     7.242    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14_n_0
    SLICE_X10Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.366 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11/O
                         net (fo=2, routed)           0.827     8.193    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11_n_0
    SLICE_X9Y120         LUT5 (Prop_lut5_I4_O)        0.152     8.345 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_6/O
                         net (fo=15, routed)          1.035     9.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I1_O)        0.326     9.706 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.666    10.372    uart_instance/tx_register
    SLICE_X4Y120         FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.671     7.601    uart_instance/internal_clock_BUFG
    SLICE_X4Y120         FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.372ns  (logic 2.669ns (25.730%)  route 7.704ns (74.270%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.601ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=646, routed)         1.444     2.911    dual_port_ram_instance/reset_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I0_O)        0.148     3.059 f  dual_port_ram_instance/prev_write_request_i_5/O
                         net (fo=64, routed)          2.207     5.266    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_2
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.328     5.594 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[5]_i_1/O
                         net (fo=2, routed)           0.998     6.592    riscv_steel_core_instance/data_fetch_store_unit_instance/bus_data_rw_address[5]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.124     6.716 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14/O
                         net (fo=1, routed)           0.526     7.242    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14_n_0
    SLICE_X10Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.366 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11/O
                         net (fo=2, routed)           0.827     8.193    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11_n_0
    SLICE_X9Y120         LUT5 (Prop_lut5_I4_O)        0.152     8.345 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_6/O
                         net (fo=15, routed)          1.035     9.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I1_O)        0.326     9.706 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.666    10.372    uart_instance/tx_register
    SLICE_X4Y120         FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.671     7.601    uart_instance/internal_clock_BUFG
    SLICE_X4Y120         FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.372ns  (logic 2.669ns (25.730%)  route 7.704ns (74.270%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.601ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=646, routed)         1.444     2.911    dual_port_ram_instance/reset_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I0_O)        0.148     3.059 f  dual_port_ram_instance/prev_write_request_i_5/O
                         net (fo=64, routed)          2.207     5.266    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_2
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.328     5.594 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[5]_i_1/O
                         net (fo=2, routed)           0.998     6.592    riscv_steel_core_instance/data_fetch_store_unit_instance/bus_data_rw_address[5]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.124     6.716 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14/O
                         net (fo=1, routed)           0.526     7.242    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14_n_0
    SLICE_X10Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.366 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11/O
                         net (fo=2, routed)           0.827     8.193    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11_n_0
    SLICE_X9Y120         LUT5 (Prop_lut5_I4_O)        0.152     8.345 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_6/O
                         net (fo=15, routed)          1.035     9.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I1_O)        0.326     9.706 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.666    10.372    uart_instance/tx_register
    SLICE_X4Y120         FDRE                                         r  uart_instance/tx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.671     7.601    uart_instance/internal_clock_BUFG
    SLICE_X4Y120         FDRE                                         r  uart_instance/tx_cycle_counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.372ns  (logic 2.669ns (25.730%)  route 7.704ns (74.270%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.601ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=646, routed)         1.444     2.911    dual_port_ram_instance/reset_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I0_O)        0.148     3.059 f  dual_port_ram_instance/prev_write_request_i_5/O
                         net (fo=64, routed)          2.207     5.266    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_2
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.328     5.594 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[5]_i_1/O
                         net (fo=2, routed)           0.998     6.592    riscv_steel_core_instance/data_fetch_store_unit_instance/bus_data_rw_address[5]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.124     6.716 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14/O
                         net (fo=1, routed)           0.526     7.242    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14_n_0
    SLICE_X10Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.366 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11/O
                         net (fo=2, routed)           0.827     8.193    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11_n_0
    SLICE_X9Y120         LUT5 (Prop_lut5_I4_O)        0.152     8.345 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_6/O
                         net (fo=15, routed)          1.035     9.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I1_O)        0.326     9.706 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.666    10.372    uart_instance/tx_register
    SLICE_X4Y120         FDRE                                         r  uart_instance/tx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.671     7.601    uart_instance/internal_clock_BUFG
    SLICE_X4Y120         FDRE                                         r  uart_instance/tx_cycle_counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/uart_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.319ns  (logic 2.793ns (27.066%)  route 7.526ns (72.934%))
  Logic Levels:           8  (IBUF=1 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        7.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.601ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=646, routed)         1.444     2.911    dual_port_ram_instance/reset_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I0_O)        0.148     3.059 r  dual_port_ram_instance/prev_write_request_i_5/O
                         net (fo=64, routed)          2.207     5.266    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_2
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.328     5.594 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[5]_i_1/O
                         net (fo=2, routed)           0.998     6.592    riscv_steel_core_instance/data_fetch_store_unit_instance/bus_data_rw_address[5]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.124     6.716 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14/O
                         net (fo=1, routed)           0.526     7.242    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_14_n_0
    SLICE_X10Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.366 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11/O
                         net (fo=2, routed)           0.827     8.193    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_11_n_0
    SLICE_X9Y120         LUT5 (Prop_lut5_I4_O)        0.152     8.345 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_6/O
                         net (fo=15, routed)          0.867     9.212    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X6Y120         LUT2 (Prop_lut2_I1_O)        0.326     9.538 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_5/O
                         net (fo=8, routed)           0.657    10.195    uart_instance/uart_rdata_reg[0]_0
    SLICE_X6Y120         LUT2 (Prop_lut2_I1_O)        0.124    10.319 r  uart_instance/uart_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    10.319    uart_instance/uart_rdata[5]
    SLICE_X6Y120         FDRE                                         r  uart_instance/uart_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.671     7.601    uart_instance/internal_clock_BUFG
    SLICE_X6Y120         FDRE                                         r  uart_instance/uart_rdata_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.235ns (34.877%)  route 0.438ns (65.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=646, routed)         0.438     0.673    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X5Y136         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.943     3.452    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X5Y136         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[26]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.306ns (43.170%)  route 0.403ns (56.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.403     0.709    uart_instance/D[0]
    SLICE_X2Y119         FDRE                                         r  uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.940     3.449    uart_instance/internal_clock_BUFG
    SLICE_X2Y119         FDRE                                         r  uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.235ns (31.444%)  route 0.512ns (68.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=646, routed)         0.512     0.747    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X6Y136         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.943     3.452    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X6Y136         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.235ns (31.444%)  route 0.512ns (68.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=646, routed)         0.512     0.747    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X6Y136         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.943     3.452    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X6Y136         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.235ns (31.444%)  route 0.512ns (68.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=646, routed)         0.512     0.747    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X6Y136         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.943     3.452    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X6Y136         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.235ns (30.637%)  route 0.532ns (69.363%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=646, routed)         0.532     0.766    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X5Y135         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.943     3.452    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X5Y135         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.235ns (29.539%)  route 0.560ns (70.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=646, routed)         0.560     0.795    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X2Y134         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.944     3.453    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X2Y134         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.235ns (27.976%)  route 0.605ns (72.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=646, routed)         0.605     0.839    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X5Y134         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.942     3.451    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X5Y134         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.235ns (27.976%)  route 0.605ns (72.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=646, routed)         0.605     0.839    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X5Y134         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.942     3.451    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X5Y134         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.235ns (27.832%)  route 0.609ns (72.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=646, routed)         0.609     0.844    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X4Y134         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.942     3.451    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X4Y134         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[18]/C





