--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
4 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! /opt_cache2.u_cache/write_toggle  SLICE_X55Y191.X   SLICE_X55Y194.F4 !
 ! a/opt_cache2.u_cache/cache_we<0>  SLICE_X69Y192.X   SLICE_X69Y192.F4 !
 ! a/opt_cache2.u_cache/cache_we<1>  SLICE_X75Y193.X   SLICE_X75Y193.F1 !
 ! plasma/opt_cache2.u_cache/LRU_we  SLICE_X59Y191.X   SLICE_X58Y190.F4 !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 117 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.151ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_34 (SLICE_X38Y158.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_18 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_34 (FF)
  Requirement:          6.005ns
  Data Path Delay:      1.868ns (Levels of Logic = 0)
  Clock Path Skew:      -0.254ns (0.804 - 1.058)
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_18 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y159.XQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<18>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_18
    SLICE_X38Y158.BY     net (fanout=1)        1.345   u1_plasma_top/u2_ddr/u2_ddr/data_write2<18>
    SLICE_X38Y158.CLK    Tdick                 0.279   u1_plasma_top/u2_ddr/u2_ddr/data_write2<35>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_34
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (0.523ns logic, 1.345ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_4 (SLICE_X26Y224.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_4 (FF)
  Requirement:          6.005ns
  Data Path Delay:      1.786ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2 to u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y206.XQ     Tcko                  0.262   u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2
    SLICE_X26Y224.BY     net (fanout=1)        1.245   u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>
    SLICE_X26Y224.CLK    Tdick                 0.279   u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_4
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.541ns logic, 1.245ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_33 (SLICE_X39Y151.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_17 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_33 (FF)
  Requirement:          6.005ns
  Data Path Delay:      1.575ns (Levels of Logic = 0)
  Clock Path Skew:      -0.152ns (0.797 - 0.949)
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_17 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y150.XQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<17>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_17
    SLICE_X39Y151.BX     net (fanout=1)        1.049   u1_plasma_top/u2_ddr/u2_ddr/data_write2<17>
    SLICE_X39Y151.CLK    Tdick                 0.282   u1_plasma_top/u2_ddr/u2_ddr/data_write2<33>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_33
    -------------------------------------------------  ---------------------------
    Total                                      1.575ns (0.526ns logic, 1.049ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_23 (SLICE_X26Y205.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_23 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.424ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.936 - 0.960)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y217.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X25Y219.F4     net (fanout=5)        0.298   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X25Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X26Y205.CE     net (fanout=8)        0.693   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X26Y205.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_23
    -------------------------------------------------  ---------------------------
    Total                                      1.424ns (0.433ns logic, 0.991ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_23 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.936 - 0.960)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y217.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X25Y219.F3     net (fanout=6)        0.339   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X25Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X26Y205.CE     net (fanout=8)        0.693   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X26Y205.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_23
    -------------------------------------------------  ---------------------------
    Total                                      1.450ns (0.418ns logic, 1.032ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_23 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.606ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.936 - 0.960)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y216.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X25Y219.F1     net (fanout=7)        0.495   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X25Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X26Y205.CE     net (fanout=8)        0.693   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X26Y205.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_23
    -------------------------------------------------  ---------------------------
    Total                                      1.606ns (0.418ns logic, 1.188ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_22 (SLICE_X26Y205.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_22 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.424ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.936 - 0.960)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y217.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X25Y219.F4     net (fanout=5)        0.298   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X25Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X26Y205.CE     net (fanout=8)        0.693   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X26Y205.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_22
    -------------------------------------------------  ---------------------------
    Total                                      1.424ns (0.433ns logic, 0.991ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_22 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.936 - 0.960)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y217.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X25Y219.F3     net (fanout=6)        0.339   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X25Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X26Y205.CE     net (fanout=8)        0.693   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X26Y205.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_22
    -------------------------------------------------  ---------------------------
    Total                                      1.450ns (0.418ns logic, 1.032ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_22 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.606ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.936 - 0.960)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y216.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X25Y219.F1     net (fanout=7)        0.495   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X25Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X26Y205.CE     net (fanout=8)        0.693   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X26Y205.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_22
    -------------------------------------------------  ---------------------------
    Total                                      1.606ns (0.418ns logic, 1.188ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (SLICE_X12Y204.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (1.065 - 0.960)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y217.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X25Y219.F4     net (fanout=5)        0.298   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X25Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X12Y204.CE     net (fanout=8)        0.885   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X12Y204.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    -------------------------------------------------  ---------------------------
    Total                                      1.616ns (0.433ns logic, 1.183ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (1.065 - 0.960)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y217.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X25Y219.F3     net (fanout=6)        0.339   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X25Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X12Y204.CE     net (fanout=8)        0.885   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X12Y204.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (0.418ns logic, 1.224ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.699ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (1.065 - 0.960)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y216.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X25Y219.F1     net (fanout=7)        0.495   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X25Y219.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X12Y204.CE     net (fanout=8)        0.885   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X12Y204.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    -------------------------------------------------  ---------------------------
    Total                                      1.798ns (0.418ns logic, 1.380ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<0>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_0/SR
  Location pin: SLICE_X15Y161.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<0>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_0/SR
  Location pin: SLICE_X15Y161.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<2>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_2/SR
  Location pin: SLICE_X13Y157.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 89773918 paths analyzed, 5243 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.824ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3 (RAMB16_X0Y25.ENA), 486869 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.824ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y151.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5
    SLICE_X19Y152.G1     net (fanout=17)       0.900   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
    SLICE_X19Y152.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<7>12
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X19Y157.G2     net (fanout=2)        0.448   N809
    SLICE_X19Y157.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X19Y157.F2     net (fanout=12)       0.628   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X19Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<2>1
    SLICE_X7Y134.F2      net (fanout=13)       2.040   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
    SLICE_X7Y134.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1
    SLICE_X16Y110.F4     net (fanout=41)       2.378   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
    SLICE_X16Y110.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[29].reg_bit1b.SLICEM_F
    SLICE_X17Y111.F4     net (fanout=1)        0.135   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
    SLICE_X17Y111.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<29>1
    SLICE_X34Y153.F3     net (fanout=2)        2.489   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
    SLICE_X34Y153.COUT   Topcyf                0.491   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.F2     net (fanout=23)       4.183   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/take_branch
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>
    SLICE_X19Y181.F2     net (fanout=14)       1.546   u1_plasma_top/u1_plasma/u1_cpu/take_branch
    SLICE_X19Y181.XMUX   Tif5x                 0.482   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<11>11
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<11>1_f5
    SLICE_X35Y167.G3     net (fanout=2)        1.509   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N27
    SLICE_X35Y167.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_address_reg<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<9>13
    SLICE_X35Y167.F4     net (fanout=1)        0.136   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<9>13/O
    SLICE_X35Y167.X      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_address_reg<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<9>14
    SLICE_X51Y190.F4     net (fanout=17)       1.244   u1_plasma_top/u1_plasma/address_next<11>
    SLICE_X51Y190.COUT   Topcyf                0.489   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_LRU_enable_cmp_eq0000_cy<5>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_LRU_enable_cmp_eq0000_lut<4>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_LRU_enable_cmp_eq0000_cy<4>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_LRU_enable_cmp_eq0000_cy<5>
    RAMB16_X0Y25.ENA     net (fanout=11)       3.482   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_LRU_enable_cmp_eq0000_cy<5>
    RAMB16_X0Y25.CLKA    Trcck_ENA             0.450   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
    -------------------------------------------------  ---------------------------
    Total                                     24.824ns (3.706ns logic, 21.118ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.619ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y155.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X19Y156.G2     net (fanout=20)       0.667   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X19Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X19Y157.G1     net (fanout=16)       0.492   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X19Y157.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X19Y157.F2     net (fanout=12)       0.628   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X19Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<2>1
    SLICE_X7Y134.F2      net (fanout=13)       2.040   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
    SLICE_X7Y134.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1
    SLICE_X16Y110.F4     net (fanout=41)       2.378   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
    SLICE_X16Y110.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[29].reg_bit1b.SLICEM_F
    SLICE_X17Y111.F4     net (fanout=1)        0.135   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
    SLICE_X17Y111.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<29>1
    SLICE_X34Y153.F3     net (fanout=2)        2.489   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
    SLICE_X34Y153.COUT   Topcyf                0.491   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.F2     net (fanout=23)       4.183   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/take_branch
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>
    SLICE_X19Y181.F2     net (fanout=14)       1.546   u1_plasma_top/u1_plasma/u1_cpu/take_branch
    SLICE_X19Y181.XMUX   Tif5x                 0.482   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<11>11
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<11>1_f5
    SLICE_X35Y167.G3     net (fanout=2)        1.509   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N27
    SLICE_X35Y167.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_address_reg<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<9>13
    SLICE_X35Y167.F4     net (fanout=1)        0.136   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<9>13/O
    SLICE_X35Y167.X      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_address_reg<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<9>14
    SLICE_X51Y190.F4     net (fanout=17)       1.244   u1_plasma_top/u1_plasma/address_next<11>
    SLICE_X51Y190.COUT   Topcyf                0.489   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_LRU_enable_cmp_eq0000_cy<5>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_LRU_enable_cmp_eq0000_lut<4>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_LRU_enable_cmp_eq0000_cy<4>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_LRU_enable_cmp_eq0000_cy<5>
    RAMB16_X0Y25.ENA     net (fanout=11)       3.482   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_LRU_enable_cmp_eq0000_cy<5>
    RAMB16_X0Y25.CLKA    Trcck_ENA             0.450   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
    -------------------------------------------------  ---------------------------
    Total                                     24.619ns (3.690ns logic, 20.929ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.617ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y151.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5
    SLICE_X19Y152.G1     net (fanout=17)       0.900   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
    SLICE_X19Y152.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<7>12
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X19Y157.G2     net (fanout=2)        0.448   N809
    SLICE_X19Y157.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X19Y157.F2     net (fanout=12)       0.628   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X19Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<2>1
    SLICE_X7Y134.F2      net (fanout=13)       2.040   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
    SLICE_X7Y134.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1
    SLICE_X30Y113.F4     net (fanout=41)       2.775   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
    SLICE_X30Y113.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<16>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[16].reg_bit1b.SLICEM_F
    SLICE_X31Y111.F3     net (fanout=1)        0.368   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<16>
    SLICE_X31Y111.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<16>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<16>1
    SLICE_X34Y150.F1     net (fanout=2)        1.424   u1_plasma_top/u1_plasma/u1_cpu/reg_source<16>
    SLICE_X34Y150.COUT   Topcyf                0.491   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X34Y151.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X34Y151.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y152.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y152.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y153.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y153.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.F2     net (fanout=23)       4.183   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/take_branch
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>
    SLICE_X19Y181.F2     net (fanout=14)       1.546   u1_plasma_top/u1_plasma/u1_cpu/take_branch
    SLICE_X19Y181.XMUX   Tif5x                 0.482   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<11>11
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<11>1_f5
    SLICE_X35Y167.G3     net (fanout=2)        1.509   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N27
    SLICE_X35Y167.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_address_reg<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<9>13
    SLICE_X35Y167.F4     net (fanout=1)        0.136   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<9>13/O
    SLICE_X35Y167.X      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_address_reg<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<9>14
    SLICE_X51Y190.F4     net (fanout=17)       1.244   u1_plasma_top/u1_plasma/address_next<11>
    SLICE_X51Y190.COUT   Topcyf                0.489   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_LRU_enable_cmp_eq0000_cy<5>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_LRU_enable_cmp_eq0000_lut<4>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_LRU_enable_cmp_eq0000_cy<4>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_LRU_enable_cmp_eq0000_cy<5>
    RAMB16_X0Y25.ENA     net (fanout=11)       3.482   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_LRU_enable_cmp_eq0000_cy<5>
    RAMB16_X0Y25.CLKA    Trcck_ENA             0.450   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
    -------------------------------------------------  ---------------------------
    Total                                     24.617ns (3.934ns logic, 20.683ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAMB16_X7Y24.WEB0), 3770705 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.756ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y151.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5
    SLICE_X19Y152.G1     net (fanout=17)       0.900   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
    SLICE_X19Y152.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<7>12
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X19Y157.G2     net (fanout=2)        0.448   N809
    SLICE_X19Y157.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X19Y157.F2     net (fanout=12)       0.628   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X19Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<2>1
    SLICE_X7Y134.F2      net (fanout=13)       2.040   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
    SLICE_X7Y134.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1
    SLICE_X16Y110.F4     net (fanout=41)       2.378   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
    SLICE_X16Y110.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[29].reg_bit1b.SLICEM_F
    SLICE_X17Y111.F4     net (fanout=1)        0.135   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
    SLICE_X17Y111.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<29>1
    SLICE_X34Y153.F3     net (fanout=2)        2.489   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
    SLICE_X34Y153.COUT   Topcyf                0.491   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.F2     net (fanout=23)       4.183   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/take_branch
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>
    SLICE_X40Y186.G1     net (fanout=14)       1.341   u1_plasma_top/u1_plasma/u1_cpu/take_branch
    SLICE_X40Y186.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<21>1_f5
    SLICE_X40Y186.F4     net (fanout=2)        0.140   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N35
    SLICE_X40Y186.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<19>16
    SLICE_X40Y190.F1     net (fanout=1)        0.489   u1_plasma_top/u1_plasma/address_next<21>
    SLICE_X40Y190.X      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000116
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000116
    SLICE_X55Y191.G1     net (fanout=3)        1.437   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000116
    SLICE_X55Y191.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/write_toggle
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203
    SLICE_X66Y192.BX     net (fanout=14)       1.141   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000
    SLICE_X66Y192.XMUX   Tbxx                  0.437   N777
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we_mux0002<0>11_SW2
    SLICE_X69Y192.G2     net (fanout=1)        0.827   N777
    SLICE_X69Y192.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>_SW0
    SLICE_X69Y192.F2     net (fanout=1)        0.451   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>_SW0/O
    SLICE_X69Y192.X      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X7Y24.WEB0    net (fanout=5)        1.694   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X7Y24.CLKB    Trcck_WEB             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    -------------------------------------------------  ---------------------------
    Total                                     24.756ns (4.035ns logic, 20.721ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.590ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y151.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5
    SLICE_X19Y152.G1     net (fanout=17)       0.900   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
    SLICE_X19Y152.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<7>12
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X19Y157.G2     net (fanout=2)        0.448   N809
    SLICE_X19Y157.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X19Y157.F2     net (fanout=12)       0.628   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X19Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<2>1
    SLICE_X7Y134.F2      net (fanout=13)       2.040   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
    SLICE_X7Y134.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1
    SLICE_X16Y110.F4     net (fanout=41)       2.378   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
    SLICE_X16Y110.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[29].reg_bit1b.SLICEM_F
    SLICE_X17Y111.F4     net (fanout=1)        0.135   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
    SLICE_X17Y111.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<29>1
    SLICE_X34Y153.F3     net (fanout=2)        2.489   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
    SLICE_X34Y153.COUT   Topcyf                0.491   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.F2     net (fanout=23)       4.183   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/take_branch
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>
    SLICE_X38Y189.G1     net (fanout=14)       1.512   u1_plasma_top/u1_plasma/u1_cpu/take_branch
    SLICE_X38Y189.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>33
    SLICE_X38Y189.F3     net (fanout=1)        0.181   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>33/O
    SLICE_X38Y189.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>50
    SLICE_X50Y186.F3     net (fanout=1)        0.714   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>
    SLICE_X50Y186.X      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000039
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000039
    SLICE_X55Y191.G4     net (fanout=2)        0.834   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000039
    SLICE_X55Y191.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/write_toggle
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203
    SLICE_X66Y192.BX     net (fanout=14)       1.141   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000
    SLICE_X66Y192.XMUX   Tbxx                  0.437   N777
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we_mux0002<0>11_SW2
    SLICE_X69Y192.G2     net (fanout=1)        0.827   N777
    SLICE_X69Y192.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>_SW0
    SLICE_X69Y192.F2     net (fanout=1)        0.451   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>_SW0/O
    SLICE_X69Y192.X      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X7Y24.WEB0    net (fanout=5)        1.694   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X7Y24.CLKB    Trcck_WEB             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    -------------------------------------------------  ---------------------------
    Total                                     24.590ns (4.035ns logic, 20.555ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.551ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y155.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X19Y156.G2     net (fanout=20)       0.667   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X19Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X19Y157.G1     net (fanout=16)       0.492   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X19Y157.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X19Y157.F2     net (fanout=12)       0.628   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X19Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<2>1
    SLICE_X7Y134.F2      net (fanout=13)       2.040   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
    SLICE_X7Y134.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1
    SLICE_X16Y110.F4     net (fanout=41)       2.378   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
    SLICE_X16Y110.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[29].reg_bit1b.SLICEM_F
    SLICE_X17Y111.F4     net (fanout=1)        0.135   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
    SLICE_X17Y111.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<29>1
    SLICE_X34Y153.F3     net (fanout=2)        2.489   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
    SLICE_X34Y153.COUT   Topcyf                0.491   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.F2     net (fanout=23)       4.183   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/take_branch
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>
    SLICE_X40Y186.G1     net (fanout=14)       1.341   u1_plasma_top/u1_plasma/u1_cpu/take_branch
    SLICE_X40Y186.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<21>1_f5
    SLICE_X40Y186.F4     net (fanout=2)        0.140   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N35
    SLICE_X40Y186.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<19>16
    SLICE_X40Y190.F1     net (fanout=1)        0.489   u1_plasma_top/u1_plasma/address_next<21>
    SLICE_X40Y190.X      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000116
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000116
    SLICE_X55Y191.G1     net (fanout=3)        1.437   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000116
    SLICE_X55Y191.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/write_toggle
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203
    SLICE_X66Y192.BX     net (fanout=14)       1.141   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000
    SLICE_X66Y192.XMUX   Tbxx                  0.437   N777
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we_mux0002<0>11_SW2
    SLICE_X69Y192.G2     net (fanout=1)        0.827   N777
    SLICE_X69Y192.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>_SW0
    SLICE_X69Y192.F2     net (fanout=1)        0.451   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>_SW0/O
    SLICE_X69Y192.X      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X7Y24.WEB0    net (fanout=5)        1.694   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X7Y24.CLKB    Trcck_WEB             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    -------------------------------------------------  ---------------------------
    Total                                     24.551ns (4.019ns logic, 20.532ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAMB16_X7Y24.WEB1), 3770705 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.756ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y151.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5
    SLICE_X19Y152.G1     net (fanout=17)       0.900   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
    SLICE_X19Y152.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<7>12
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X19Y157.G2     net (fanout=2)        0.448   N809
    SLICE_X19Y157.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X19Y157.F2     net (fanout=12)       0.628   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X19Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<2>1
    SLICE_X7Y134.F2      net (fanout=13)       2.040   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
    SLICE_X7Y134.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1
    SLICE_X16Y110.F4     net (fanout=41)       2.378   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
    SLICE_X16Y110.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[29].reg_bit1b.SLICEM_F
    SLICE_X17Y111.F4     net (fanout=1)        0.135   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
    SLICE_X17Y111.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<29>1
    SLICE_X34Y153.F3     net (fanout=2)        2.489   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
    SLICE_X34Y153.COUT   Topcyf                0.491   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.F2     net (fanout=23)       4.183   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/take_branch
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>
    SLICE_X40Y186.G1     net (fanout=14)       1.341   u1_plasma_top/u1_plasma/u1_cpu/take_branch
    SLICE_X40Y186.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<21>1_f5
    SLICE_X40Y186.F4     net (fanout=2)        0.140   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N35
    SLICE_X40Y186.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<19>16
    SLICE_X40Y190.F1     net (fanout=1)        0.489   u1_plasma_top/u1_plasma/address_next<21>
    SLICE_X40Y190.X      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000116
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000116
    SLICE_X55Y191.G1     net (fanout=3)        1.437   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000116
    SLICE_X55Y191.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/write_toggle
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203
    SLICE_X66Y192.BX     net (fanout=14)       1.141   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000
    SLICE_X66Y192.XMUX   Tbxx                  0.437   N777
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we_mux0002<0>11_SW2
    SLICE_X69Y192.G2     net (fanout=1)        0.827   N777
    SLICE_X69Y192.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>_SW0
    SLICE_X69Y192.F2     net (fanout=1)        0.451   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>_SW0/O
    SLICE_X69Y192.X      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X7Y24.WEB1    net (fanout=5)        1.694   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X7Y24.CLKB    Trcck_WEB             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    -------------------------------------------------  ---------------------------
    Total                                     24.756ns (4.035ns logic, 20.721ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.590ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y151.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5
    SLICE_X19Y152.G1     net (fanout=17)       0.900   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
    SLICE_X19Y152.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<7>12
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X19Y157.G2     net (fanout=2)        0.448   N809
    SLICE_X19Y157.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X19Y157.F2     net (fanout=12)       0.628   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X19Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<2>1
    SLICE_X7Y134.F2      net (fanout=13)       2.040   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
    SLICE_X7Y134.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1
    SLICE_X16Y110.F4     net (fanout=41)       2.378   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
    SLICE_X16Y110.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[29].reg_bit1b.SLICEM_F
    SLICE_X17Y111.F4     net (fanout=1)        0.135   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
    SLICE_X17Y111.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<29>1
    SLICE_X34Y153.F3     net (fanout=2)        2.489   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
    SLICE_X34Y153.COUT   Topcyf                0.491   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.F2     net (fanout=23)       4.183   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/take_branch
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>
    SLICE_X38Y189.G1     net (fanout=14)       1.512   u1_plasma_top/u1_plasma/u1_cpu/take_branch
    SLICE_X38Y189.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>33
    SLICE_X38Y189.F3     net (fanout=1)        0.181   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>33/O
    SLICE_X38Y189.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>50
    SLICE_X50Y186.F3     net (fanout=1)        0.714   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>
    SLICE_X50Y186.X      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000039
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000039
    SLICE_X55Y191.G4     net (fanout=2)        0.834   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000039
    SLICE_X55Y191.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/write_toggle
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203
    SLICE_X66Y192.BX     net (fanout=14)       1.141   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000
    SLICE_X66Y192.XMUX   Tbxx                  0.437   N777
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we_mux0002<0>11_SW2
    SLICE_X69Y192.G2     net (fanout=1)        0.827   N777
    SLICE_X69Y192.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>_SW0
    SLICE_X69Y192.F2     net (fanout=1)        0.451   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>_SW0/O
    SLICE_X69Y192.X      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X7Y24.WEB1    net (fanout=5)        1.694   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X7Y24.CLKB    Trcck_WEB             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    -------------------------------------------------  ---------------------------
    Total                                     24.590ns (4.035ns logic, 20.555ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.551ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y155.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X19Y156.G2     net (fanout=20)       0.667   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X19Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X19Y157.G1     net (fanout=16)       0.492   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X19Y157.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X19Y157.F2     net (fanout=12)       0.628   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X19Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<2>1
    SLICE_X7Y134.F2      net (fanout=13)       2.040   u1_plasma_top/u1_plasma/u1_cpu/rs_index<2>
    SLICE_X7Y134.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1
    SLICE_X16Y110.F4     net (fanout=41)       2.378   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
    SLICE_X16Y110.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[29].reg_bit1b.SLICEM_F
    SLICE_X17Y111.F4     net (fanout=1)        0.135   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<29>
    SLICE_X17Y111.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<29>1
    SLICE_X34Y153.F3     net (fanout=2)        2.489   u1_plasma_top/u1_plasma/u1_cpu/reg_source<29>
    SLICE_X34Y153.COUT   Topcyf                0.491   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.F2     net (fanout=23)       4.183   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X36Y213.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/take_branch
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>
    SLICE_X40Y186.G1     net (fanout=14)       1.341   u1_plasma_top/u1_plasma/u1_cpu/take_branch
    SLICE_X40Y186.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<21>1_f5
    SLICE_X40Y186.F4     net (fanout=2)        0.140   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N35
    SLICE_X40Y186.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<19>16
    SLICE_X40Y190.F1     net (fanout=1)        0.489   u1_plasma_top/u1_plasma/address_next<21>
    SLICE_X40Y190.X      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000116
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000116
    SLICE_X55Y191.G1     net (fanout=3)        1.437   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000116
    SLICE_X55Y191.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/write_toggle
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203
    SLICE_X66Y192.BX     net (fanout=14)       1.141   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000
    SLICE_X66Y192.XMUX   Tbxx                  0.437   N777
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we_mux0002<0>11_SW2
    SLICE_X69Y192.G2     net (fanout=1)        0.827   N777
    SLICE_X69Y192.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>_SW0
    SLICE_X69Y192.F2     net (fanout=1)        0.451   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>_SW0/O
    SLICE_X69Y192.X      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X7Y24.WEB1    net (fanout=5)        1.694   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X7Y24.CLKB    Trcck_WEB             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    -------------------------------------------------  ---------------------------
    Total                                     24.551ns (4.019ns logic, 20.532ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_9 (SLICE_X16Y185.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_9 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_9 to u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y185.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_9
    SLICE_X16Y185.F4     net (fanout=1)        0.262   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<9>
    SLICE_X16Y185.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux0000301
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.148ns logic, 0.262ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_21 (SLICE_X36Y175.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_21 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_21 to u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y174.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_21
    SLICE_X36Y175.F4     net (fanout=1)        0.271   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<21>
    SLICE_X36Y175.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux000041
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.148ns logic, 0.271ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (SLICE_X12Y168.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_12 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 38.204ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 38.204ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_12 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y169.YQ     Tcko                  0.225   u1_plasma_top/u2_ddr/u2_ddr/data_write2<13>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_12
    SLICE_X12Y168.G4     net (fanout=1)        0.272   u1_plasma_top/u2_ddr/u2_ddr/data_write2<12>
    SLICE_X12Y168.CLK    Tckg        (-Th)     0.076   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.149ns logic, 0.272ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Location pin: RAMB16_X7Y24.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKB)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKB
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKB
  Location pin: RAMB16_X7Y24.CLKB
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Location pin: RAMB16_X7Y23.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|      9.826ns|            0|            0|            0|     89774035|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|      5.151ns|     12.412ns|            0|            0|          117|     89773918|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     24.824ns|          N/A|            0|            0|     89773918|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.328|         |    5.932|    2.521|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 89774035 paths, 0 nets, and 15868 connections

Design statistics:
   Minimum period:  24.824ns{1}   (Maximum frequency:  40.284MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 30 15:44:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 627 MB



