<profile>

<section name = "Vitis HLS Report for 'srcnn'" level="0">
<item name = "Date">Wed Nov  1 16:45:42 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3007571054, 3007575406, 30.076 sec, 30.076 sec, 3007571055, 3007575407, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_srcnn_Pipeline_1_fu_240">srcnn_Pipeline_1, 2080802, 2080802, 20.808 ms, 20.808 ms, 2080802, 2080802, no</column>
<column name="grp_srcnn_Pipeline_2_fu_247">srcnn_Pipeline_2, 65027, 65027, 0.650 ms, 0.650 ms, 65027, 65027, no</column>
<column name="grp_conv1_fu_254">conv1, 2012500665, 2012505017, 20.125 sec, 20.125 sec, 2012500665, 2012505017, no</column>
<column name="grp_conv2_fu_297">conv2, 691303951, 691303951, 6.913 sec, 6.913 sec, 691303951, 691303951, no</column>
<column name="grp_conv3_fu_332">conv3, 303766426, 303766426, 3.038 sec, 3.038 sec, 303766426, 303766426, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">243, 24, 46595, 60580, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 712, -</column>
<column name="Register">-, -, 622, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">56, 6, 33, 86, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 526, 936, 0</column>
<column name="grp_conv1_fu_254">conv1, 84, 13, 5800, 12425, 0</column>
<column name="grp_conv2_fu_297">conv2, 38, 4, 31310, 37474, 0</column>
<column name="grp_conv3_fu_332">conv3, 9, 2, 2695, 4268, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U329">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U331">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U330">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="i1_m_axi_U">i1_m_axi, 16, 0, 838, 704, 0</column>
<column name="i2_m_axi_U">i2_m_axi, 16, 0, 838, 704, 0</column>
<column name="i3_m_axi_U">i3_m_axi, 16, 0, 838, 704, 0</column>
<column name="o_m_axi_U">o_m_axi, 16, 0, 838, 704, 0</column>
<column name="grp_srcnn_Pipeline_1_fu_240">srcnn_Pipeline_1, 0, 0, 24, 105, 0</column>
<column name="grp_srcnn_Pipeline_2_fu_247">srcnn_Pipeline_2, 0, 0, 19, 95, 0</column>
<column name="w1_m_axi_U">w1_m_axi, 16, 0, 838, 704, 0</column>
<column name="w2_m_axi_U">w2_m_axi, 16, 0, 838, 704, 0</column>
<column name="w3_m_axi_U">w3_m_axi, 16, 0, 838, 704, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 14, 1, 14</column>
<column name="grp_fu_459_ce">20, 4, 1, 4</column>
<column name="grp_fu_459_p0">20, 4, 32, 128</column>
<column name="grp_fu_459_p1">20, 4, 32, 128</column>
<column name="grp_fu_463_ce">20, 4, 1, 4</column>
<column name="grp_fu_463_p0">20, 4, 32, 128</column>
<column name="grp_fu_463_p1">20, 4, 32, 128</column>
<column name="grp_fu_467_ce">14, 3, 1, 3</column>
<column name="grp_fu_467_opcode">14, 3, 5, 15</column>
<column name="grp_fu_467_p0">14, 3, 32, 96</column>
<column name="grp_fu_467_p1">14, 3, 32, 96</column>
<column name="i1_ARVALID">9, 2, 1, 2</column>
<column name="i1_RREADY">9, 2, 1, 2</column>
<column name="i2_ARVALID">9, 2, 1, 2</column>
<column name="i2_AWVALID">9, 2, 1, 2</column>
<column name="i2_BREADY">9, 2, 1, 2</column>
<column name="i2_RREADY">9, 2, 1, 2</column>
<column name="i2_WVALID">9, 2, 1, 2</column>
<column name="i3_ARADDR">14, 3, 64, 192</column>
<column name="i3_ARLEN">14, 3, 32, 96</column>
<column name="i3_ARVALID">14, 3, 1, 3</column>
<column name="i3_AWADDR">20, 4, 64, 256</column>
<column name="i3_AWLEN">20, 4, 32, 128</column>
<column name="i3_AWVALID">20, 4, 1, 4</column>
<column name="i3_BREADY">20, 4, 1, 4</column>
<column name="i3_RREADY">14, 3, 1, 3</column>
<column name="i3_WDATA">14, 3, 32, 96</column>
<column name="i3_WSTRB">14, 3, 4, 12</column>
<column name="i3_WVALID">14, 3, 1, 3</column>
<column name="i3_blk_n_AW">9, 2, 1, 2</column>
<column name="i3_blk_n_B">9, 2, 1, 2</column>
<column name="o_ARVALID">9, 2, 1, 2</column>
<column name="o_AWADDR">20, 4, 64, 256</column>
<column name="o_AWLEN">20, 4, 32, 128</column>
<column name="o_AWVALID">20, 4, 1, 4</column>
<column name="o_BREADY">20, 4, 1, 4</column>
<column name="o_RREADY">9, 2, 1, 2</column>
<column name="o_WDATA">14, 3, 32, 96</column>
<column name="o_WSTRB">14, 3, 4, 12</column>
<column name="o_WVALID">14, 3, 1, 3</column>
<column name="o_blk_n_AW">9, 2, 1, 2</column>
<column name="o_blk_n_B">9, 2, 1, 2</column>
<column name="w1_ARVALID">9, 2, 1, 2</column>
<column name="w1_RREADY">9, 2, 1, 2</column>
<column name="w2_ARVALID">9, 2, 1, 2</column>
<column name="w2_RREADY">9, 2, 1, 2</column>
<column name="w3_ARVALID">9, 2, 1, 2</column>
<column name="w3_RREADY">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="conv1_output_ftmap_read_reg_416">64, 0, 64, 0</column>
<column name="conv1_weights_read_reg_422">64, 0, 64, 0</column>
<column name="conv2_output_ftmap_read_reg_405">64, 0, 64, 0</column>
<column name="conv2_weights_read_reg_411">64, 0, 64, 0</column>
<column name="conv3_weights_read_reg_400">64, 0, 64, 0</column>
<column name="empty_65_reg_454">32, 0, 32, 0</column>
<column name="grp_conv1_fu_254_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_fu_297_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv3_fu_332_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_srcnn_Pipeline_1_fu_240_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_srcnn_Pipeline_2_fu_247_ap_start_reg">1, 0, 1, 0</column>
<column name="input_ftmap_read_reg_427">64, 0, 64, 0</column>
<column name="output_ftmap_read_reg_395">64, 0, 64, 0</column>
<column name="trunc_ln1_reg_438">62, 0, 62, 0</column>
<column name="trunc_ln_reg_432">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, srcnn, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, srcnn, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, srcnn, return value</column>
<column name="m_axi_i1_AWVALID">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWREADY">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWADDR">out, 64, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWID">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWLEN">out, 8, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWSIZE">out, 3, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWBURST">out, 2, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWLOCK">out, 2, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWCACHE">out, 4, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWPROT">out, 3, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWQOS">out, 4, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWREGION">out, 4, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWUSER">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_WVALID">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_WREADY">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_WDATA">out, 32, m_axi, i1, pointer</column>
<column name="m_axi_i1_WSTRB">out, 4, m_axi, i1, pointer</column>
<column name="m_axi_i1_WLAST">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_WID">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_WUSER">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARVALID">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARREADY">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARADDR">out, 64, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARID">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARLEN">out, 8, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARSIZE">out, 3, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARBURST">out, 2, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARLOCK">out, 2, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARCACHE">out, 4, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARPROT">out, 3, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARQOS">out, 4, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARREGION">out, 4, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARUSER">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_RVALID">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_RREADY">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_RDATA">in, 32, m_axi, i1, pointer</column>
<column name="m_axi_i1_RLAST">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_RID">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_RUSER">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_RRESP">in, 2, m_axi, i1, pointer</column>
<column name="m_axi_i1_BVALID">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_BREADY">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_BRESP">in, 2, m_axi, i1, pointer</column>
<column name="m_axi_i1_BID">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_BUSER">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_w1_AWVALID">out, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_AWREADY">in, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_AWADDR">out, 64, m_axi, w1, pointer</column>
<column name="m_axi_w1_AWID">out, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_AWLEN">out, 8, m_axi, w1, pointer</column>
<column name="m_axi_w1_AWSIZE">out, 3, m_axi, w1, pointer</column>
<column name="m_axi_w1_AWBURST">out, 2, m_axi, w1, pointer</column>
<column name="m_axi_w1_AWLOCK">out, 2, m_axi, w1, pointer</column>
<column name="m_axi_w1_AWCACHE">out, 4, m_axi, w1, pointer</column>
<column name="m_axi_w1_AWPROT">out, 3, m_axi, w1, pointer</column>
<column name="m_axi_w1_AWQOS">out, 4, m_axi, w1, pointer</column>
<column name="m_axi_w1_AWREGION">out, 4, m_axi, w1, pointer</column>
<column name="m_axi_w1_AWUSER">out, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_WVALID">out, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_WREADY">in, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_WDATA">out, 32, m_axi, w1, pointer</column>
<column name="m_axi_w1_WSTRB">out, 4, m_axi, w1, pointer</column>
<column name="m_axi_w1_WLAST">out, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_WID">out, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_WUSER">out, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_ARVALID">out, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_ARREADY">in, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_ARADDR">out, 64, m_axi, w1, pointer</column>
<column name="m_axi_w1_ARID">out, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_ARLEN">out, 8, m_axi, w1, pointer</column>
<column name="m_axi_w1_ARSIZE">out, 3, m_axi, w1, pointer</column>
<column name="m_axi_w1_ARBURST">out, 2, m_axi, w1, pointer</column>
<column name="m_axi_w1_ARLOCK">out, 2, m_axi, w1, pointer</column>
<column name="m_axi_w1_ARCACHE">out, 4, m_axi, w1, pointer</column>
<column name="m_axi_w1_ARPROT">out, 3, m_axi, w1, pointer</column>
<column name="m_axi_w1_ARQOS">out, 4, m_axi, w1, pointer</column>
<column name="m_axi_w1_ARREGION">out, 4, m_axi, w1, pointer</column>
<column name="m_axi_w1_ARUSER">out, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_RVALID">in, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_RREADY">out, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_RDATA">in, 32, m_axi, w1, pointer</column>
<column name="m_axi_w1_RLAST">in, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_RID">in, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_RUSER">in, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_RRESP">in, 2, m_axi, w1, pointer</column>
<column name="m_axi_w1_BVALID">in, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_BREADY">out, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_BRESP">in, 2, m_axi, w1, pointer</column>
<column name="m_axi_w1_BID">in, 1, m_axi, w1, pointer</column>
<column name="m_axi_w1_BUSER">in, 1, m_axi, w1, pointer</column>
<column name="m_axi_i2_AWVALID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWREADY">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWADDR">out, 64, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWLEN">out, 8, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWSIZE">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWBURST">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWLOCK">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWCACHE">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWPROT">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWQOS">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWREGION">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWUSER">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WVALID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WREADY">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WDATA">out, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_WSTRB">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_WLAST">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WUSER">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARVALID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARREADY">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARADDR">out, 64, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARLEN">out, 8, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARSIZE">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARBURST">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARLOCK">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARCACHE">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARPROT">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARQOS">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARREGION">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARUSER">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RVALID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RREADY">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RDATA">in, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_RLAST">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RUSER">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RRESP">in, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_BVALID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_BREADY">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_BRESP">in, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_BID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_BUSER">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_w2_AWVALID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWREADY">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWADDR">out, 64, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWLEN">out, 8, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWSIZE">out, 3, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWBURST">out, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWLOCK">out, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWCACHE">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWPROT">out, 3, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWQOS">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWREGION">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWUSER">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_WVALID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_WREADY">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_WDATA">out, 32, m_axi, w2, pointer</column>
<column name="m_axi_w2_WSTRB">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_WLAST">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_WID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_WUSER">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARVALID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARREADY">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARADDR">out, 64, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARLEN">out, 8, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARSIZE">out, 3, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARBURST">out, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARLOCK">out, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARCACHE">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARPROT">out, 3, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARQOS">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARREGION">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARUSER">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RVALID">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RREADY">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RDATA">in, 32, m_axi, w2, pointer</column>
<column name="m_axi_w2_RLAST">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RID">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RUSER">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RRESP">in, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_BVALID">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_BREADY">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_BRESP">in, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_BID">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_BUSER">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_i3_AWVALID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWREADY">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWADDR">out, 64, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWLEN">out, 8, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWSIZE">out, 3, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWBURST">out, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWLOCK">out, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWCACHE">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWPROT">out, 3, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWQOS">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWREGION">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWUSER">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_WVALID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_WREADY">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_WDATA">out, 32, m_axi, i3, pointer</column>
<column name="m_axi_i3_WSTRB">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_WLAST">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_WID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_WUSER">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARVALID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARREADY">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARADDR">out, 64, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARLEN">out, 8, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARSIZE">out, 3, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARBURST">out, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARLOCK">out, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARCACHE">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARPROT">out, 3, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARQOS">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARREGION">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARUSER">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RVALID">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RREADY">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RDATA">in, 32, m_axi, i3, pointer</column>
<column name="m_axi_i3_RLAST">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RID">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RUSER">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RRESP">in, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_BVALID">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_BREADY">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_BRESP">in, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_BID">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_BUSER">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_w3_AWVALID">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWREADY">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWADDR">out, 64, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWID">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWLEN">out, 8, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWSIZE">out, 3, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWBURST">out, 2, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWLOCK">out, 2, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWCACHE">out, 4, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWPROT">out, 3, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWQOS">out, 4, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWREGION">out, 4, m_axi, w3, pointer</column>
<column name="m_axi_w3_AWUSER">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_WVALID">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_WREADY">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_WDATA">out, 32, m_axi, w3, pointer</column>
<column name="m_axi_w3_WSTRB">out, 4, m_axi, w3, pointer</column>
<column name="m_axi_w3_WLAST">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_WID">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_WUSER">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARVALID">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARREADY">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARADDR">out, 64, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARID">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARLEN">out, 8, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARSIZE">out, 3, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARBURST">out, 2, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARLOCK">out, 2, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARCACHE">out, 4, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARPROT">out, 3, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARQOS">out, 4, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARREGION">out, 4, m_axi, w3, pointer</column>
<column name="m_axi_w3_ARUSER">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_RVALID">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_RREADY">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_RDATA">in, 32, m_axi, w3, pointer</column>
<column name="m_axi_w3_RLAST">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_RID">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_RUSER">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_RRESP">in, 2, m_axi, w3, pointer</column>
<column name="m_axi_w3_BVALID">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_BREADY">out, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_BRESP">in, 2, m_axi, w3, pointer</column>
<column name="m_axi_w3_BID">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_w3_BUSER">in, 1, m_axi, w3, pointer</column>
<column name="m_axi_o_AWVALID">out, 1, m_axi, o, pointer</column>
<column name="m_axi_o_AWREADY">in, 1, m_axi, o, pointer</column>
<column name="m_axi_o_AWADDR">out, 64, m_axi, o, pointer</column>
<column name="m_axi_o_AWID">out, 1, m_axi, o, pointer</column>
<column name="m_axi_o_AWLEN">out, 8, m_axi, o, pointer</column>
<column name="m_axi_o_AWSIZE">out, 3, m_axi, o, pointer</column>
<column name="m_axi_o_AWBURST">out, 2, m_axi, o, pointer</column>
<column name="m_axi_o_AWLOCK">out, 2, m_axi, o, pointer</column>
<column name="m_axi_o_AWCACHE">out, 4, m_axi, o, pointer</column>
<column name="m_axi_o_AWPROT">out, 3, m_axi, o, pointer</column>
<column name="m_axi_o_AWQOS">out, 4, m_axi, o, pointer</column>
<column name="m_axi_o_AWREGION">out, 4, m_axi, o, pointer</column>
<column name="m_axi_o_AWUSER">out, 1, m_axi, o, pointer</column>
<column name="m_axi_o_WVALID">out, 1, m_axi, o, pointer</column>
<column name="m_axi_o_WREADY">in, 1, m_axi, o, pointer</column>
<column name="m_axi_o_WDATA">out, 32, m_axi, o, pointer</column>
<column name="m_axi_o_WSTRB">out, 4, m_axi, o, pointer</column>
<column name="m_axi_o_WLAST">out, 1, m_axi, o, pointer</column>
<column name="m_axi_o_WID">out, 1, m_axi, o, pointer</column>
<column name="m_axi_o_WUSER">out, 1, m_axi, o, pointer</column>
<column name="m_axi_o_ARVALID">out, 1, m_axi, o, pointer</column>
<column name="m_axi_o_ARREADY">in, 1, m_axi, o, pointer</column>
<column name="m_axi_o_ARADDR">out, 64, m_axi, o, pointer</column>
<column name="m_axi_o_ARID">out, 1, m_axi, o, pointer</column>
<column name="m_axi_o_ARLEN">out, 8, m_axi, o, pointer</column>
<column name="m_axi_o_ARSIZE">out, 3, m_axi, o, pointer</column>
<column name="m_axi_o_ARBURST">out, 2, m_axi, o, pointer</column>
<column name="m_axi_o_ARLOCK">out, 2, m_axi, o, pointer</column>
<column name="m_axi_o_ARCACHE">out, 4, m_axi, o, pointer</column>
<column name="m_axi_o_ARPROT">out, 3, m_axi, o, pointer</column>
<column name="m_axi_o_ARQOS">out, 4, m_axi, o, pointer</column>
<column name="m_axi_o_ARREGION">out, 4, m_axi, o, pointer</column>
<column name="m_axi_o_ARUSER">out, 1, m_axi, o, pointer</column>
<column name="m_axi_o_RVALID">in, 1, m_axi, o, pointer</column>
<column name="m_axi_o_RREADY">out, 1, m_axi, o, pointer</column>
<column name="m_axi_o_RDATA">in, 32, m_axi, o, pointer</column>
<column name="m_axi_o_RLAST">in, 1, m_axi, o, pointer</column>
<column name="m_axi_o_RID">in, 1, m_axi, o, pointer</column>
<column name="m_axi_o_RUSER">in, 1, m_axi, o, pointer</column>
<column name="m_axi_o_RRESP">in, 2, m_axi, o, pointer</column>
<column name="m_axi_o_BVALID">in, 1, m_axi, o, pointer</column>
<column name="m_axi_o_BREADY">out, 1, m_axi, o, pointer</column>
<column name="m_axi_o_BRESP">in, 2, m_axi, o, pointer</column>
<column name="m_axi_o_BID">in, 1, m_axi, o, pointer</column>
<column name="m_axi_o_BUSER">in, 1, m_axi, o, pointer</column>
<column name="conv1_biases_address0">out, 6, ap_memory, conv1_biases, array</column>
<column name="conv1_biases_ce0">out, 1, ap_memory, conv1_biases, array</column>
<column name="conv1_biases_q0">in, 32, ap_memory, conv1_biases, array</column>
<column name="conv2_biases_address0">out, 5, ap_memory, conv2_biases, array</column>
<column name="conv2_biases_ce0">out, 1, ap_memory, conv2_biases, array</column>
<column name="conv2_biases_q0">in, 32, ap_memory, conv2_biases, array</column>
<column name="conv3_biases">in, 32, ap_none, conv3_biases, pointer</column>
</table>
</item>
</section>
</profile>
