#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 16 21:49:11 2025
# Process ID: 2148
# Current directory: C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3268 C:\Users\ZLL\Desktop\fpga-24su\lab6Mod1\lab6Mod1.xpr
# Log file: C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/vivado.log
# Journal file: C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZLL/Desktop/fpga-24su/lab6Mod1/lab6Mod1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 890.375 ; gain = 252.004
update_compile_order -fileset sources_1
set_property target_language VHDL [current_project]
set_property -name {xsim.simulate.runtime} -value {20ms} -objects [get_filesets sim_1]
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 16 22:15:11 2025...
