HLS AXI-Stream no side-channel data example
Success HW and SW results match

C:\Users\Rui\Rui\MSc_Dissertation\SoC\accelerator\test\solution1\sim\verilog>set PATH= 

C:\Users\Rui\Rui\MSc_Dissertation\SoC\accelerator\test\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_example_top glbl -Oenable_linking_all_libraries  -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s example -debug wave 
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_example_top glbl -Oenable_linking_all_libraries -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s example -debug wave 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/test/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/test/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/test/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/test/solution1/sim/verilog/example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/test/solution1/sim/verilog/example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/test/solution1/sim/verilog/example_buff_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_buff_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/test/solution1/sim/verilog/example_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/test/solution1/sim/verilog/example_example_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/test/solution1/sim/verilog/example_example_Pipeline_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/test/solution1/sim/verilog/example_example_Pipeline_VITIS_LOOP_39_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example_Pipeline_VITIS_LOOP_39_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/test/solution1/sim/verilog/example_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/test/solution1/sim/verilog/example_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module example_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/test/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.example_buff_RAM_AUTO_1R1W
Compiling module xil_defaultlib.example_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.example_example_Pipeline_1
Compiling module xil_defaultlib.example_example_Pipeline_VITIS_L...
Compiling module xil_defaultlib.example_example_Pipeline_3
Compiling module xil_defaultlib.example_control_s_axi
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.example_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.example_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.example_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.example_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.example_gmem_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.example_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.example
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/example/xsim_script.tcl
# xsim {example} -view {{example_dataflow_ana.wcfg}} -tclbatch {example.tcl} -protoinst {example.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file example.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_example_top/AESL_inst_example//AESL_inst_example_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_example_top/AESL_inst_example/grp_example_Pipeline_1_fu_79/grp_example_Pipeline_1_fu_79_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_example_top/AESL_inst_example/grp_example_Pipeline_3_fu_92/grp_example_Pipeline_3_fu_92_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_example_top/AESL_inst_example/grp_example_Pipeline_VITIS_LOOP_39_1_fu_87/grp_example_Pipeline_VITIS_LOOP_39_1_fu_87_activity
Time resolution is 1 ps
open_wave_config example_dataflow_ana.wcfg
source example.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set a_group [add_wave_group a(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $a_group]
## set wdata_group [add_wave_group "Write Channel" -into $a_group]
## set ctrl_group [add_wave_group "Handshakes" -into $a_group]
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set a_group [add_wave_group a(axi_slave) -into $cinputgroup]
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_BRESP -into $a_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_BREADY -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_BVALID -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_RRESP -into $a_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_RDATA -into $a_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_RREADY -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_RVALID -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_ARREADY -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_ARVALID -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_ARADDR -into $a_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_WSTRB -into $a_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_WDATA -into $a_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_WREADY -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_WVALID -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_AWREADY -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_AWVALID -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_AWADDR -into $a_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_example_top/AESL_inst_example/ap_start -into $blocksiggroup
## add_wave /apatb_example_top/AESL_inst_example/ap_done -into $blocksiggroup
## add_wave /apatb_example_top/AESL_inst_example/ap_idle -into $blocksiggroup
## add_wave /apatb_example_top/AESL_inst_example/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_example_top/AESL_inst_example/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_example_top/AESL_inst_example/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_example_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_example_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_example_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_example_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_example_top/LENGTH_gmem -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_a_group [add_wave_group a(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_a_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_a_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_a_group]
## add_wave /apatb_example_top/gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_example_top/gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_example_top/gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_example_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_example_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_example_top/gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_example_top/gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_example_top/gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_example_top/gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_example_top/gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_example_top/gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_example_top/gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_example_top/gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_example_top/gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_example_top/gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_example_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_example_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_a_group [add_wave_group a(axi_slave) -into $tbcinputgroup]
## add_wave /apatb_example_top/control_BRESP -into $tb_a_group -radix hex
## add_wave /apatb_example_top/control_BREADY -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/control_BVALID -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/control_RRESP -into $tb_a_group -radix hex
## add_wave /apatb_example_top/control_RDATA -into $tb_a_group -radix hex
## add_wave /apatb_example_top/control_RREADY -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/control_RVALID -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/control_ARREADY -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/control_ARVALID -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/control_ARADDR -into $tb_a_group -radix hex
## add_wave /apatb_example_top/control_WSTRB -into $tb_a_group -radix hex
## add_wave /apatb_example_top/control_WDATA -into $tb_a_group -radix hex
## add_wave /apatb_example_top/control_WREADY -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/control_WVALID -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/control_AWREADY -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/control_AWVALID -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/control_AWADDR -into $tb_a_group -radix hex
## save_wave_config example.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "2245000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2305 ns : File "C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/test/solution1/sim/verilog/example.autotb.v" Line 481
## quit
INFO: [Common 17-206] Exiting xsim at Tue Nov 28 22:21:16 2023...
HLS AXI-Stream no side-channel data example
Success HW and SW results match
