Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Fri Jul 11 08:38:08 2014
| Host         : Xilinx-28 running 64-bit major release  (build 7600)
| Command      : report_timing_summary -file uart_led_timing_summary_routed.rpt -pb uart_led_timing_summary_routed.pb
| Design       : uart_led
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
----------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 0 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 0 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.293        0.000                      0                   94        0.142        0.000                      0                   94        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             0.293        0.000                      0                   94        0.142        0.000                      0                   94        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 4.009ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.899     5.662    led_ctl_i0/CLK
    OLOGIC_X1Y44                                                      r  led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y44         FDRE (Prop_fdre_C_Q)         0.472     6.134 r  led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.001     6.135    n_5_led_ctl_i0
    V22                  OBUF (Prop_obuf_I_O)         3.537     9.672 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.672    led_pins[3]
    V22                                                               r  led_pins[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  0.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.637     1.584    uart_rx_i0/uart_baud_gen_rx_i0/clk_pin_IBUF_BUFG
    SLICE_X109Y38                                                     r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y38        FDSE (Prop_fdse_C_Q)         0.141     1.725 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/Q
                         net (fo=4, routed)           0.089     1.814    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]
    SLICE_X108Y38        LUT6 (Prop_lut6_I3_O)        0.045     1.859 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    uart_rx_i0/uart_baud_gen_rx_i0/n_0_internal_count[1]_i_1
    SLICE_X108Y38        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.908     2.102    uart_rx_i0/uart_baud_gen_rx_i0/clk_pin_IBUF_BUFG
    SLICE_X108Y38                                                     r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/C
                         clock pessimism             -0.505     1.597    
    SLICE_X108Y38        FDRE (Hold_fdre_C_D)         0.120     1.717    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  clk_pin_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X112Y33  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X112Y33  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C



