<stg><name>P2</name>


<trans_list>

<trans id="520" from="1" to="2">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="2" to="3">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="3" to="4">
<condition id="139">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="3" to="6">
<condition id="145">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="3" to="13">
<condition id="144">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="4" to="5">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="5" to="3">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="6" to="7">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="7" to="8">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="8" to="9">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="9" to="10">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="10" to="11">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="11" to="12">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="12" to="13">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="13" to="14">
<condition id="155">
<or_exp><and_exp><literal name="tmp_226" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="13" to="15">
<condition id="159">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="14" to="13">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="15" to="16">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="16" to="17">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="17" to="18">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="18" to="19">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="19" to="20">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="20" to="21">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="21" to="47">
<condition id="230">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="21" to="22">
<condition id="256">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="22" to="23">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="23" to="24">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="24" to="25">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="25" to="26">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="26" to="27">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="27" to="28">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="28" to="29">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="29" to="30">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="30" to="31">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="31" to="32">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="32" to="33">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="33" to="34">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="34" to="35">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="35" to="36">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="36" to="37">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="37" to="38">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="38" to="39">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="39" to="40">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="40" to="41">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="41" to="42">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="42" to="43">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="43" to="44">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="44" to="45">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="45" to="46">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="46" to="21">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="47" to="48">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="48" to="49">
<condition id="225">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="49" to="50">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="50" to="48">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %P3End_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P3End_read)

]]></Node>
<StgValue><ssdm name="P3End_read_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="64">
<![CDATA[
:14  %search_0_i = alloca [31 x i8], align 1

]]></Node>
<StgValue><ssdm name="search_0_i"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp = sext i32 %P3End_read_1 to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
:16  %tmp_193 = trunc i32 %P3End_read_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="32">
<![CDATA[
:17  %tmp_194 = trunc i32 %P3End_read_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:18  %p_shl15_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_194, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19  %tmp_227 = sub i16 %p_shl15_cast, %tmp_193

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %P3Buffer_0_n_addr = getelementptr [1000 x i8]* %P3Buffer_0_n, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="P3Buffer_0_n_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="10">
<![CDATA[
:21  %n = load i8* %P3Buffer_0_n_addr, align 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %P3Buffer_0_parity_a = getelementptr [1000 x i1]* %P3Buffer_0_parity, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="P3Buffer_0_parity_a"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %P3Buffer_0_URFtoDLF_2 = getelementptr [1000 x i16]* %P3Buffer_0_URFtoDLF, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="P3Buffer_0_URFtoDLF_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %P3Buffer_0_FRtoBR_a = getelementptr [1000 x i16]* %P3Buffer_0_FRtoBR, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="P3Buffer_0_FRtoBR_a"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %P3Buffer_0_URtoDF_a = getelementptr [1000 x i16]* %P3Buffer_0_URtoDF, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="P3Buffer_0_URtoDF_a"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="10">
<![CDATA[
:27  %parityOld = load i1* %P3Buffer_0_parity_a, align 1

]]></Node>
<StgValue><ssdm name="parityOld"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="10">
<![CDATA[
:28  %search_0_URFtoDLF = load i16* %P3Buffer_0_URFtoDLF_2, align 2

]]></Node>
<StgValue><ssdm name="search_0_URFtoDLF"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="10">
<![CDATA[
:29  %search_0_FRtoBR = load i16* %P3Buffer_0_FRtoBR_a, align 2

]]></Node>
<StgValue><ssdm name="search_0_FRtoBR"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="10">
<![CDATA[
:30  %search_0_URtoDF = load i16* %P3Buffer_0_URtoDF_a, align 2

]]></Node>
<StgValue><ssdm name="search_0_URtoDF"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0  %Slice_URtoDF_Parity_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %Slice_URtoDF_Parity_Prun2_offset)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_s"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %Slice_URFtoDLF_Parit = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %Slice_URFtoDLF_Parity_Prun2_offset)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:2  %URtoDF_Move2_offset_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %URtoDF_Move2_offset)

]]></Node>
<StgValue><ssdm name="URtoDF_Move2_offset_s"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %URFtoDLF_Move2_offse = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %URFtoDLF_Move2_offset)

]]></Node>
<StgValue><ssdm name="URFtoDLF_Move2_offse"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %FRtoBR_Move2_offset_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %FRtoBR_Move2_offset)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_offset_s"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %depthPhase2_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %depthPhase2)

]]></Node>
<StgValue><ssdm name="depthPhase2_read"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %depthPhase1_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %depthPhase1)

]]></Node>
<StgValue><ssdm name="depthPhase1_read"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %P3Start_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P3Start_read)

]]></Node>
<StgValue><ssdm name="P3Start_read_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i16* %FRtoBR_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 213840, [10 x i8]* @p_str18, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i16* %URFtoDLF_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 362880, [10 x i8]* @p_str15, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i16* %URtoDF_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 362880, [10 x i8]* @p_str17, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i16* %URFtoDLF_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 483840, [10 x i8]* @p_str15, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i16* %URtoDF_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 483840, [10 x i8]* @p_str17, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="10">
<![CDATA[
:21  %n = load i8* %P3Buffer_0_n_addr, align 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %start_assign = add i8 -1, %depthPhase1_read

]]></Node>
<StgValue><ssdm name="start_assign"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="10">
<![CDATA[
:27  %parityOld = load i1* %P3Buffer_0_parity_a, align 1

]]></Node>
<StgValue><ssdm name="parityOld"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="10">
<![CDATA[
:28  %search_0_URFtoDLF = load i16* %P3Buffer_0_URFtoDLF_2, align 2

]]></Node>
<StgValue><ssdm name="search_0_URFtoDLF"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="10">
<![CDATA[
:29  %search_0_FRtoBR = load i16* %P3Buffer_0_FRtoBR_a, align 2

]]></Node>
<StgValue><ssdm name="search_0_FRtoBR"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="10">
<![CDATA[
:30  %search_0_URtoDF = load i16* %P3Buffer_0_URtoDF_a, align 2

]]></Node>
<StgValue><ssdm name="search_0_URtoDF"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="8">
<![CDATA[
:31  %tmp_i_cast = sext i8 %start_assign to i9

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:32  %tmp_62_i = add i9 1, %tmp_i_cast

]]></Node>
<StgValue><ssdm name="tmp_62_i"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i3 [ 0, %0 ], [ %i_32, %2 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond_i = icmp eq i3 %i_i, -3

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_32 = add i3 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_32"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %storeP2.exit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:0  %tmp_61_i = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="4">
<![CDATA[
:1  %tmp_61_i_cast = zext i4 %tmp_61_i to i9

]]></Node>
<StgValue><ssdm name="tmp_61_i_cast"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %i1_2 = add i9 %tmp_61_i_cast, %tmp_i_cast

]]></Node>
<StgValue><ssdm name="i1_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i2_2 = add i9 %tmp_61_i_cast, %tmp_62_i

]]></Node>
<StgValue><ssdm name="i2_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="9">
<![CDATA[
:5  %tmp_63_i_cast = sext i9 %i1_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_63_i_cast"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp_228 = add i16 %tmp_63_i_cast, %tmp_227

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="16">
<![CDATA[
:7  %tmp_258_cast = sext i16 %tmp_228 to i64

]]></Node>
<StgValue><ssdm name="tmp_258_cast"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %P3Buffer_0_i_addr_2 = getelementptr [31000 x i8]* %P3Buffer_0_i, i64 0, i64 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_addr_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="15">
<![CDATA[
:9  %P3Buffer_0_i_load = load i8* %P3Buffer_0_i_addr_2, align 1

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="9">
<![CDATA[
:13  %tmp_64_i_cast = sext i9 %i2_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_64_i_cast"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %tmp_230 = add i16 %tmp_64_i_cast, %tmp_227

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="16">
<![CDATA[
:15  %tmp_270_cast = sext i16 %tmp_230 to i64

]]></Node>
<StgValue><ssdm name="tmp_270_cast"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %P3Buffer_0_i_addr_3 = getelementptr [31000 x i8]* %P3Buffer_0_i, i64 0, i64 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_addr_3"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="15">
<![CDATA[
:17  %P3Buffer_0_i_load_1 = load i8* %P3Buffer_0_i_addr_3, align 1

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_load_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="16">
<![CDATA[
storeP2.exit:0  %tmp_s = sext i16 %search_0_URFtoDLF to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
storeP2.exit:1  %nOld_load = load i32* @nOld, align 4

]]></Node>
<StgValue><ssdm name="nOld_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="32">
<![CDATA[
storeP2.exit:2  %tmp_195 = trunc i32 %nOld_load to i16

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
storeP2.exit:3  %tmp_226 = icmp eq i16 %search_0_URFtoDLF, %tmp_195

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
storeP2.exit:4  br i1 %tmp_226, label %._crit_edge, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader.preheader:0  %p_shl5 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %search_0_URFtoDLF, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="21" op_0_bw="20">
<![CDATA[
.preheader.preheader:1  %p_shl5_cast = sext i20 %p_shl5 to i21

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.preheader:2  %p_shl6 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %search_0_URFtoDLF, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader.preheader:3  %p_shl3 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %search_0_FRtoBR, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="21" op_0_bw="20">
<![CDATA[
.preheader.preheader:4  %p_shl3_cast = sext i20 %p_shl3 to i21

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.preheader:5  %p_shl4 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %search_0_FRtoBR, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader.preheader:6  %p_shl = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %search_0_URtoDF, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="21" op_0_bw="20">
<![CDATA[
.preheader.preheader:7  %p_shl_cast = sext i20 %p_shl to i21

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.preheader:8  %p_shl2 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %search_0_URtoDF, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="21" op_0_bw="17">
<![CDATA[
.preheader.preheader:9  %tmp_58 = sext i17 %p_shl6 to i21

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:10  %tmp_59 = add i21 %tmp_58, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="33" op_0_bw="21">
<![CDATA[
.preheader.preheader:11  %tmp_60_cast = sext i21 %tmp_59 to i33

]]></Node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="21" op_0_bw="17">
<![CDATA[
.preheader.preheader:12  %tmp_63 = sext i17 %p_shl4 to i21

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:13  %tmp_64 = add i21 %tmp_63, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="33" op_0_bw="21">
<![CDATA[
.preheader.preheader:14  %tmp_65_cast = sext i21 %tmp_64 to i33

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="21" op_0_bw="17">
<![CDATA[
.preheader.preheader:15  %tmp_68 = sext i17 %p_shl2 to i21

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:16  %tmp_69 = add i21 %tmp_68, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="33" op_0_bw="21">
<![CDATA[
.preheader.preheader:17  %tmp_70_cast = sext i21 %tmp_69 to i33

]]></Node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="33" op_0_bw="31">
<![CDATA[
.preheader.preheader:18  %sext4_cast = zext i31 %URFtoDLF_Move2_offse to i33

]]></Node>
<StgValue><ssdm name="sext4_cast"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader.preheader:19  %sum5 = add i33 %tmp_60_cast, %sext4_cast

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="33">
<![CDATA[
.preheader.preheader:20  %sum5_cast = sext i33 %sum5 to i64

]]></Node>
<StgValue><ssdm name="sum5_cast"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.preheader:21  %Slice_URFtoDLF_Parit_12 = getelementptr i16* %URFtoDLF_Move2, i64 %sum5_cast

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_12"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="33" op_0_bw="31">
<![CDATA[
.preheader.preheader:22  %sext_cast = zext i31 %FRtoBR_Move2_offset_s to i33

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader.preheader:23  %sum = add i33 %tmp_65_cast, %sext_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="33">
<![CDATA[
.preheader.preheader:24  %sum_cast = sext i33 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.preheader:25  %FRtoBR_Move2_addr = getelementptr i16* %FRtoBR_Move2, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="33" op_0_bw="31">
<![CDATA[
.preheader.preheader:26  %sext9_cast = zext i31 %URtoDF_Move2_offset_s to i33

]]></Node>
<StgValue><ssdm name="sext9_cast"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader.preheader:27  %sum9 = add i33 %tmp_70_cast, %sext9_cast

]]></Node>
<StgValue><ssdm name="sum9"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="33">
<![CDATA[
.preheader.preheader:28  %sum9_cast = sext i33 %sum9 to i64

]]></Node>
<StgValue><ssdm name="sum9_cast"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.preheader:29  %Slice_URtoDF_Parity_7 = getelementptr i16* %URtoDF_Move2, i64 %sum9_cast

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="9">
<![CDATA[
:4  %tmp_63_i = sext i9 %i1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="15">
<![CDATA[
:9  %P3Buffer_0_i_load = load i8* %P3Buffer_0_i_addr_2, align 1

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_load"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %search_0_i_addr = getelementptr [31 x i8]* %search_0_i, i64 0, i64 %tmp_63_i

]]></Node>
<StgValue><ssdm name="search_0_i_addr"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:11  store i8 %P3Buffer_0_i_load, i8* %search_0_i_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="15">
<![CDATA[
:17  %P3Buffer_0_i_load_1 = load i8* %P3Buffer_0_i_addr_3, align 1

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="9">
<![CDATA[
:12  %tmp_64_i = sext i9 %i2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_64_i"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %search_0_i_addr_35 = getelementptr [31 x i8]* %search_0_i, i64 0, i64 %tmp_64_i

]]></Node>
<StgValue><ssdm name="search_0_i_addr_35"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:19  store i8 %P3Buffer_0_i_load_1, i8* %search_0_i_addr_35, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="153" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:30  %Slice_URFtoDLF_Parit_13 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_12, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_13"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:31  %FRtoBR_Move2_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %FRtoBR_Move2_addr, i32 18)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_rd"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:32  %Slice_URtoDF_Parity_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URtoDF_Parity_7, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="156" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:30  %Slice_URFtoDLF_Parit_13 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_12, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_13"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:31  %FRtoBR_Move2_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %FRtoBR_Move2_addr, i32 18)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_rd"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:32  %Slice_URtoDF_Parity_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URtoDF_Parity_7, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="159" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:30  %Slice_URFtoDLF_Parit_13 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_12, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_13"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:31  %FRtoBR_Move2_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %FRtoBR_Move2_addr, i32 18)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_rd"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:32  %Slice_URtoDF_Parity_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URtoDF_Parity_7, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="162" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:30  %Slice_URFtoDLF_Parit_13 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_12, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_13"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:31  %FRtoBR_Move2_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %FRtoBR_Move2_addr, i32 18)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_rd"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:32  %Slice_URtoDF_Parity_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URtoDF_Parity_7, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="165" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:30  %Slice_URFtoDLF_Parit_13 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_12, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_13"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:31  %FRtoBR_Move2_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %FRtoBR_Move2_addr, i32 18)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_rd"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:32  %Slice_URtoDF_Parity_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URtoDF_Parity_7, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="168" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:30  %Slice_URFtoDLF_Parit_13 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_12, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_13"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:31  %FRtoBR_Move2_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %FRtoBR_Move2_addr, i32 18)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_rd"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:32  %Slice_URtoDF_Parity_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URtoDF_Parity_7, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="171" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:30  %Slice_URFtoDLF_Parit_13 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_12, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_13"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:31  %FRtoBR_Move2_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %FRtoBR_Move2_addr, i32 18)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_rd"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:32  %Slice_URtoDF_Parity_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URtoDF_Parity_7, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_8"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:33  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %i = phi i5 [ %i_33, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond3 = icmp eq i5 %i, -14

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i_33 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_33"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond3, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_226" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %Slice_URFtoDLF_Parit_14 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_12)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_14"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_226" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %FRtoBR_Move2_addr_re = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %FRtoBR_Move2_addr)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_re"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_226" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %Slice_URtoDF_Parity_9 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %Slice_URtoDF_Parity_7)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_9"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_226" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %tmp_s, i32* @nOld, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_226" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:0  %iSol_s = alloca i8

]]></Node>
<StgValue><ssdm name="iSol_s"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:1  %s = alloca i8

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:2  %P3Start = alloca i32

]]></Node>
<StgValue><ssdm name="P3Start"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3  %n_3 = add i8 %n, 1

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge:4  %tmp_287_cast1 = sext i8 %n_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_287_cast1"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:6  %tmp_231 = add i9 %tmp_287_cast1, -1

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge:7  %tmp_232 = sext i9 %tmp_231 to i64

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:8  %search_0_i_addr_36 = getelementptr [31 x i8]* %search_0_i, i64 0, i64 %tmp_232

]]></Node>
<StgValue><ssdm name="search_0_i_addr_36"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:9  %axOld = load i8* %search_0_i_addr_36, align 1

]]></Node>
<StgValue><ssdm name="axOld"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:76  store i32 %P3Start_read_1, i32* %P3Start

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:77  store i8 0, i8* %s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_229 = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %URFtoDLF_Move3_addr = getelementptr inbounds [18 x i16]* @URFtoDLF_Move3, i64 0, i64 %tmp_229

]]></Node>
<StgValue><ssdm name="URFtoDLF_Move3_addr"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:3  store i16 %Slice_URFtoDLF_Parit_14, i16* %URFtoDLF_Move3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %FRtoBR_Move3_2_addr = getelementptr inbounds [18 x i16]* @FRtoBR_Move3_2, i64 0, i64 %tmp_229

]]></Node>
<StgValue><ssdm name="FRtoBR_Move3_2_addr"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:6  store i16 %FRtoBR_Move2_addr_re, i16* %FRtoBR_Move3_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %URtoDF_Move3_addr = getelementptr inbounds [18 x i16]* @URtoDF_Move3, i64 0, i64 %tmp_229

]]></Node>
<StgValue><ssdm name="URtoDF_Move3_addr"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:9  store i16 %Slice_URtoDF_Parity_9, i16* %URtoDF_Move3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="204" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:9  %axOld = load i8* %search_0_i_addr_36, align 1

]]></Node>
<StgValue><ssdm name="axOld"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:23  %tmp_61_i4 = sext i8 %start_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_61_i4"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:25  %search_0_i_addr_37 = getelementptr [31 x i8]* %search_0_i, i64 0, i64 %tmp_61_i4

]]></Node>
<StgValue><ssdm name="search_0_i_addr_37"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:26  %search_0_i_load = load i8* %search_0_i_addr_37, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge:27  %tmp_62_i8 = sext i9 %tmp_62_i to i64

]]></Node>
<StgValue><ssdm name="tmp_62_i8"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:29  %search_0_i_addr_38 = getelementptr [31 x i8]* %search_0_i, i64 0, i64 %tmp_62_i8

]]></Node>
<StgValue><ssdm name="search_0_i_addr_38"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:30  %search_0_i_load_4 = load i8* %search_0_i_addr_38, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="211" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:26  %search_0_i_load = load i8* %search_0_i_addr_37, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:30  %search_0_i_load_4 = load i8* %search_0_i_addr_38, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_4"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:31  %i1_1_i = add i9 %tmp_i_cast, 2

]]></Node>
<StgValue><ssdm name="i1_1_i"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:32  %i2_1_i = add i9 %tmp_i_cast, 3

]]></Node>
<StgValue><ssdm name="i2_1_i"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge:33  %tmp_61_1_i = sext i9 %i1_1_i to i64

]]></Node>
<StgValue><ssdm name="tmp_61_1_i"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:35  %search_0_i_addr_39 = getelementptr [31 x i8]* %search_0_i, i64 0, i64 %tmp_61_1_i

]]></Node>
<StgValue><ssdm name="search_0_i_addr_39"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:36  %search_0_i_load_5 = load i8* %search_0_i_addr_39, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_5"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge:37  %tmp_62_1_i = sext i9 %i2_1_i to i64

]]></Node>
<StgValue><ssdm name="tmp_62_1_i"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:39  %search_0_i_addr_40 = getelementptr [31 x i8]* %search_0_i, i64 0, i64 %tmp_62_1_i

]]></Node>
<StgValue><ssdm name="search_0_i_addr_40"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:40  %search_0_i_load_6 = load i8* %search_0_i_addr_40, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="221" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:36  %search_0_i_load_5 = load i8* %search_0_i_addr_39, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_5"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:40  %search_0_i_load_6 = load i8* %search_0_i_addr_40, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_6"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:41  %i1_2_i = add i9 %tmp_i_cast, 4

]]></Node>
<StgValue><ssdm name="i1_2_i"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:42  %i2_2_i = add i9 %tmp_i_cast, 5

]]></Node>
<StgValue><ssdm name="i2_2_i"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge:43  %tmp_61_2_i = sext i9 %i1_2_i to i64

]]></Node>
<StgValue><ssdm name="tmp_61_2_i"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:45  %search_0_i_addr_41 = getelementptr [31 x i8]* %search_0_i, i64 0, i64 %tmp_61_2_i

]]></Node>
<StgValue><ssdm name="search_0_i_addr_41"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:46  %search_0_i_load_7 = load i8* %search_0_i_addr_41, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_7"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge:47  %tmp_62_2_i = sext i9 %i2_2_i to i64

]]></Node>
<StgValue><ssdm name="tmp_62_2_i"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:49  %search_0_i_addr_42 = getelementptr [31 x i8]* %search_0_i, i64 0, i64 %tmp_62_2_i

]]></Node>
<StgValue><ssdm name="search_0_i_addr_42"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:50  %search_0_i_load_8 = load i8* %search_0_i_addr_42, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="231" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:46  %search_0_i_load_7 = load i8* %search_0_i_addr_41, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_7"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:50  %search_0_i_load_8 = load i8* %search_0_i_addr_42, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_8"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:51  %i1_3_i = add i9 %tmp_i_cast, 6

]]></Node>
<StgValue><ssdm name="i1_3_i"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:52  %i2_3_i = add i9 %tmp_i_cast, 7

]]></Node>
<StgValue><ssdm name="i2_3_i"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge:53  %tmp_61_3_i = sext i9 %i1_3_i to i64

]]></Node>
<StgValue><ssdm name="tmp_61_3_i"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:55  %search_0_i_addr_43 = getelementptr [31 x i8]* %search_0_i, i64 0, i64 %tmp_61_3_i

]]></Node>
<StgValue><ssdm name="search_0_i_addr_43"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:56  %search_0_i_load_9 = load i8* %search_0_i_addr_43, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_9"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge:57  %tmp_62_3_i = sext i9 %i2_3_i to i64

]]></Node>
<StgValue><ssdm name="tmp_62_3_i"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:59  %search_0_i_addr_44 = getelementptr [31 x i8]* %search_0_i, i64 0, i64 %tmp_62_3_i

]]></Node>
<StgValue><ssdm name="search_0_i_addr_44"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:60  %search_0_i_load_10 = load i8* %search_0_i_addr_44, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_10"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="241" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:56  %search_0_i_load_9 = load i8* %search_0_i_addr_43, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_9"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:60  %search_0_i_load_10 = load i8* %search_0_i_addr_44, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_10"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:61  %i1_4_i = add i9 %tmp_i_cast, 8

]]></Node>
<StgValue><ssdm name="i1_4_i"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:62  %i2_4_i = add i9 %tmp_i_cast, 9

]]></Node>
<StgValue><ssdm name="i2_4_i"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge:63  %tmp_61_4_i = sext i9 %i1_4_i to i64

]]></Node>
<StgValue><ssdm name="tmp_61_4_i"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:65  %search_0_i_addr_45 = getelementptr [31 x i8]* %search_0_i, i64 0, i64 %tmp_61_4_i

]]></Node>
<StgValue><ssdm name="search_0_i_addr_45"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:66  %search_0_i_load_11 = load i8* %search_0_i_addr_45, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_11"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge:67  %tmp_62_4_i = sext i9 %i2_4_i to i64

]]></Node>
<StgValue><ssdm name="tmp_62_4_i"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:69  %search_0_i_addr_46 = getelementptr [31 x i8]* %search_0_i, i64 0, i64 %tmp_62_4_i

]]></Node>
<StgValue><ssdm name="search_0_i_addr_46"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:70  %search_0_i_load_12 = load i8* %search_0_i_addr_46, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_12"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge:5  %tmp_287_cast = sext i8 %n_3 to i10

]]></Node>
<StgValue><ssdm name="tmp_287_cast"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:10  %tmp_233 = icmp eq i8 %n_3, %depthPhase1_read

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge:11  %tmp_271_cast = select i1 %parityOld, i7 18, i7 0

]]></Node>
<StgValue><ssdm name="tmp_271_cast"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:12  %s_4 = add i8 %depthPhase2_read, %depthPhase1_read

]]></Node>
<StgValue><ssdm name="s_4"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge:13  %tmp_292_cast = sext i8 %depthPhase1_read to i9

]]></Node>
<StgValue><ssdm name="tmp_292_cast"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge:14  %tmp_293_cast = sext i8 %depthPhase2_read to i9

]]></Node>
<StgValue><ssdm name="tmp_293_cast"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:15  %tmp_234 = add i9 %tmp_293_cast, %tmp_292_cast

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge:16  %tmp_294_cast = sext i9 %tmp_234 to i10

]]></Node>
<StgValue><ssdm name="tmp_294_cast"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:17  %tmp_235 = sub i10 %tmp_294_cast, %tmp_287_cast

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:18  %tmp_236 = sext i8 %n_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge:19  %tmp_240_cast = sext i8 %n_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_240_cast"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:20  %search_sol_i_addr = getelementptr [31 x i8]* @search_sol_i, i64 0, i64 %tmp_236

]]></Node>
<StgValue><ssdm name="search_sol_i_addr"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge:21  %tmp_297_cast = sext i8 %axOld to i9

]]></Node>
<StgValue><ssdm name="tmp_297_cast"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:22  %tmp_237 = add i9 %tmp_297_cast, -3

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge:24  %tmp_61_i4_cast = sext i8 %start_assign to i16

]]></Node>
<StgValue><ssdm name="tmp_61_i4_cast"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge:28  %tmp_62_i8_cast = sext i9 %tmp_62_i to i16

]]></Node>
<StgValue><ssdm name="tmp_62_i8_cast"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge:34  %tmp_61_1_i_cast = sext i9 %i1_1_i to i16

]]></Node>
<StgValue><ssdm name="tmp_61_1_i_cast"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge:38  %tmp_62_1_i_cast = sext i9 %i2_1_i to i16

]]></Node>
<StgValue><ssdm name="tmp_62_1_i_cast"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge:44  %tmp_61_2_i_cast = sext i9 %i1_2_i to i16

]]></Node>
<StgValue><ssdm name="tmp_61_2_i_cast"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge:48  %tmp_62_2_i_cast = sext i9 %i2_2_i to i16

]]></Node>
<StgValue><ssdm name="tmp_62_2_i_cast"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge:54  %tmp_61_3_i_cast = sext i9 %i1_3_i to i16

]]></Node>
<StgValue><ssdm name="tmp_61_3_i_cast"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge:58  %tmp_62_3_i_cast = sext i9 %i2_3_i to i16

]]></Node>
<StgValue><ssdm name="tmp_62_3_i_cast"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge:64  %tmp_61_4_i_cast = sext i9 %i1_4_i to i16

]]></Node>
<StgValue><ssdm name="tmp_61_4_i_cast"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:66  %search_0_i_load_11 = load i8* %search_0_i_addr_45, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_11"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge:68  %tmp_62_4_i_cast = sext i9 %i2_4_i to i16

]]></Node>
<StgValue><ssdm name="tmp_62_4_i_cast"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:70  %search_0_i_load_12 = load i8* %search_0_i_addr_46, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_12"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:71  %tmp_238 = icmp eq i32 %P3End_read_1, 0

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:72  %p_op = add i32 %P3End_read_1, -1

]]></Node>
<StgValue><ssdm name="p_op"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:73  %tmp_239 = select i1 %tmp_238, i32 999, i32 %p_op

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="31">
<![CDATA[
._crit_edge:74  %sext5 = zext i31 %Slice_URtoDF_Parity_s to i64

]]></Node>
<StgValue><ssdm name="sext5"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="31">
<![CDATA[
._crit_edge:75  %sext6 = zext i31 %Slice_URFtoDLF_Parit to i64

]]></Node>
<StgValue><ssdm name="sext6"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:78  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="283" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i1 = phi i4 [ 1, %._crit_edge ], [ %i_35, %._crit_edge6 ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond2 = icmp eq i4 %i1, -5

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="285" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond2, label %10, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_241 = add i4 %i1, -1

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="4">
<![CDATA[
:3  %tmp_242 = zext i4 %tmp_241 to i64

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %label3_0_addr = getelementptr [10 x i3]* @label3_0, i64 0, i64 %tmp_242

]]></Node>
<StgValue><ssdm name="label3_0_addr"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="4">
<![CDATA[
:5  %ax = load i3* %label3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="ax"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %label3_1_addr = getelementptr [10 x i2]* @label3_1, i64 0, i64 %tmp_242

]]></Node>
<StgValue><ssdm name="label3_1_addr"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="4">
<![CDATA[
:9  %po = load i2* %label3_1_addr, align 1

]]></Node>
<StgValue><ssdm name="po"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %tmp_233, label %._crit_edge5, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge6:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_73)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge6:1  %i_35 = add i4 %i1, 1

]]></Node>
<StgValue><ssdm name="i_35"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6:2  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="4">
<![CDATA[
:5  %ax = load i3* %label3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="ax"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="3">
<![CDATA[
:6  %ax_cast1 = zext i3 %ax to i6

]]></Node>
<StgValue><ssdm name="ax_cast1"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="3">
<![CDATA[
:7  %ax_cast = zext i3 %ax to i8

]]></Node>
<StgValue><ssdm name="ax_cast"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="4">
<![CDATA[
:9  %po = load i2* %label3_1_addr, align 1

]]></Node>
<StgValue><ssdm name="po"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="2">
<![CDATA[
:10  %po_cast = zext i2 %po to i6

]]></Node>
<StgValue><ssdm name="po_cast"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_243 = icmp eq i8 %axOld, %ax_cast

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="3">
<![CDATA[
:1  %tmp_306_cast = zext i3 %ax to i9

]]></Node>
<StgValue><ssdm name="tmp_306_cast"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_244 = icmp eq i9 %tmp_237, %tmp_306_cast

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond = or i1 %tmp_243, %tmp_244

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond, label %._crit_edge6, label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
._crit_edge5:0  %p_shl12 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %ax, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="5">
<![CDATA[
._crit_edge5:1  %p_shl12_cast = zext i5 %p_shl12 to i6

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge5:2  %tmp_245 = sub i6 %p_shl12_cast, %ax_cast1

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge5:3  %tmp4 = add i6 -1, %tmp_245

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge5:4  %mv = add i6 %po_cast, %tmp4

]]></Node>
<StgValue><ssdm name="mv"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="314" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge5:6  %tmp_246 = sext i6 %mv to i64

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge5:7  %tmp_250_cast = sext i6 %mv to i7

]]></Node>
<StgValue><ssdm name="tmp_250_cast"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge5:8  %tmp_247 = add i7 %tmp_250_cast, %tmp_271_cast

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge5:9  %tmp_272_cast = sext i7 %tmp_247 to i64

]]></Node>
<StgValue><ssdm name="tmp_272_cast"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:10  %parityMove_addr = getelementptr [36 x i1]* @parityMove, i64 0, i64 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="parityMove_addr"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:11  %URFtoDLF_Move3_addr_1 = getelementptr inbounds [18 x i16]* @URFtoDLF_Move3, i64 0, i64 %tmp_246

]]></Node>
<StgValue><ssdm name="URFtoDLF_Move3_addr_1"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge5:12  %URFtoDLF = load i16* %URFtoDLF_Move3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="URFtoDLF"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:13  %FRtoBR_Move3_2_addr_1 = getelementptr inbounds [18 x i16]* @FRtoBR_Move3_2, i64 0, i64 %tmp_246

]]></Node>
<StgValue><ssdm name="FRtoBR_Move3_2_addr_1"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge5:14  %FRtoBR = load i16* %FRtoBR_Move3_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="FRtoBR"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="6">
<![CDATA[
._crit_edge5:15  %parity = load i1* %parityMove_addr, align 1

]]></Node>
<StgValue><ssdm name="parity"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:16  %URtoDF_Move3_addr_1 = getelementptr inbounds [18 x i16]* @URtoDF_Move3, i64 0, i64 %tmp_246

]]></Node>
<StgValue><ssdm name="URtoDF_Move3_addr_1"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge5:17  %URtoDF = load i16* %URtoDF_Move3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="URtoDF"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="326" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge5:12  %URFtoDLF = load i16* %URFtoDLF_Move3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="URFtoDLF"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge5:14  %FRtoBR = load i16* %FRtoBR_Move3_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="FRtoBR"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="6">
<![CDATA[
._crit_edge5:15  %parity = load i1* %parityMove_addr, align 1

]]></Node>
<StgValue><ssdm name="parity"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge5:17  %URtoDF = load i16* %URtoDF_Move3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="URtoDF"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
._crit_edge5:18  %p_shl13 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %URtoDF, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="22" op_0_bw="21">
<![CDATA[
._crit_edge5:19  %p_shl13_cast = sext i21 %p_shl13 to i22

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
._crit_edge5:20  %p_shl14 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %URtoDF, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="22" op_0_bw="19">
<![CDATA[
._crit_edge5:21  %p_shl14_cast = sext i19 %p_shl14 to i22

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge5:22  %tmp_248 = sub i22 %p_shl13_cast, %p_shl14_cast

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="22" op_0_bw="16">
<![CDATA[
._crit_edge5:23  %tmp_75_cast = sext i16 %FRtoBR to i22

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge5:24  %tmp_249 = add i22 %tmp_75_cast, %tmp_248

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
._crit_edge5:25  %tmp_75 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %tmp_249, i1 %parity)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="23">
<![CDATA[
._crit_edge5:26  %index_cast = sext i23 %tmp_75 to i24

]]></Node>
<StgValue><ssdm name="index_cast"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
._crit_edge5:27  %p_shl9 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %URFtoDLF, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="22" op_0_bw="21">
<![CDATA[
._crit_edge5:28  %p_shl9_cast = sext i21 %p_shl9 to i22

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
._crit_edge5:29  %p_shl10 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %URFtoDLF, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="22" op_0_bw="19">
<![CDATA[
._crit_edge5:30  %p_shl10_cast = sext i19 %p_shl10 to i22

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge5:31  %tmp_250 = sub i22 %p_shl9_cast, %p_shl10_cast

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge5:32  %tmp_251 = add i22 %tmp_75_cast, %tmp_250

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
._crit_edge5:33  %tmp_76 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %tmp_251, i1 %parity)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="24" op_0_bw="23">
<![CDATA[
._crit_edge5:34  %index1_cast = sext i23 %tmp_76 to i24

]]></Node>
<StgValue><ssdm name="index1_cast"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
._crit_edge5:35  %tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %tmp_249, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge5:36  %p_neg = sub i24 0, %index_cast

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="23" op_0_bw="23" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5:37  %tmp_197 = call i23 @_ssdm_op_PartSelect.i23.i24.i32.i32(i24 %p_neg, i32 1, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
._crit_edge5:58  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %tmp_251, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge5:59  %p_neg1 = sub i24 0, %index1_cast

]]></Node>
<StgValue><ssdm name="p_neg1"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="23" op_0_bw="23" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5:60  %tmp_202 = call i23 @_ssdm_op_PartSelect.i23.i24.i32.i32(i24 %p_neg1, i32 1, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="353" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
<literal name="tmp_196" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="31" op_0_bw="23">
<![CDATA[
._crit_edge5:38  %p_lshr = sext i23 %tmp_197 to i31

]]></Node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
<literal name="tmp_196" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge5:39  %tmp_252 = zext i31 %p_lshr to i32

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
<literal name="tmp_196" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:40  %p_neg_t = sub i32 0, %tmp_252

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
<literal name="tmp_196" val="0"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="31" op_0_bw="22">
<![CDATA[
._crit_edge5:41  %tmp_81 = sext i22 %tmp_249 to i31

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
<literal name="tmp_196" val="0"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge5:42  %p_lshr_f = zext i31 %tmp_81 to i32

]]></Node>
<StgValue><ssdm name="p_lshr_f"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge5:43  %tmp_253 = select i1 %tmp_196, i32 %p_neg_t, i32 %p_lshr_f

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5:44  %tmp_254 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_253, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="63" op_0_bw="31">
<![CDATA[
._crit_edge5:45  %tmp_255 = sext i31 %tmp_254 to i63

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge5:46  %tmp_256 = zext i63 %tmp_255 to i64

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="32">
<![CDATA[
._crit_edge5:47  %tmp_198 = trunc i32 %tmp_253 to i1

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge5:50  %sum4 = add i64 %tmp_256, %sext5

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
._crit_edge5:51  %Slice_URtoDF_Parity_10 = getelementptr i16* %URtoDF_Move2, i64 %sum4

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_10"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
<literal name="tmp_201" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="31" op_0_bw="23">
<![CDATA[
._crit_edge5:61  %p_lshr1 = sext i23 %tmp_202 to i31

]]></Node>
<StgValue><ssdm name="p_lshr1"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
<literal name="tmp_201" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge5:62  %tmp_271 = zext i31 %p_lshr1 to i32

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
<literal name="tmp_201" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:63  %p_neg_t1 = sub i32 0, %tmp_271

]]></Node>
<StgValue><ssdm name="p_neg_t1"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
<literal name="tmp_201" val="0"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="31" op_0_bw="22">
<![CDATA[
._crit_edge5:64  %tmp_87 = sext i22 %tmp_251 to i31

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
<literal name="tmp_201" val="0"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge5:65  %p_lshr_f1 = zext i31 %tmp_87 to i32

]]></Node>
<StgValue><ssdm name="p_lshr_f1"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge5:66  %tmp_257 = select i1 %tmp_201, i32 %p_neg_t1, i32 %p_lshr_f1

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5:67  %tmp_272 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_257, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="63" op_0_bw="31">
<![CDATA[
._crit_edge5:68  %tmp_273 = sext i31 %tmp_272 to i63

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge5:69  %tmp_274 = zext i63 %tmp_273 to i64

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="32">
<![CDATA[
._crit_edge5:70  %tmp_203 = trunc i32 %tmp_257 to i1

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge5:73  %sum6 = add i64 %tmp_274, %sext6

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
._crit_edge5:74  %Slice_URFtoDLF_Parit_15 = getelementptr i16* %URFtoDLF_Move2, i64 %sum6

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_15"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="377" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge5:52  %Slice_URtoDF_Parity_11 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URtoDF_Parity_10, i32 1)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_11"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge5:75  %Slice_URFtoDLF_Parit_16 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_15, i32 1)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_16"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="379" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge5:52  %Slice_URtoDF_Parity_11 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URtoDF_Parity_10, i32 1)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_11"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge5:75  %Slice_URFtoDLF_Parit_16 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_15, i32 1)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_16"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="381" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge5:52  %Slice_URtoDF_Parity_11 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URtoDF_Parity_10, i32 1)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_11"/></StgValue>
</operation>

<operation id="382" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge5:75  %Slice_URFtoDLF_Parit_16 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_15, i32 1)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_16"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="383" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge5:52  %Slice_URtoDF_Parity_11 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URtoDF_Parity_10, i32 1)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_11"/></StgValue>
</operation>

<operation id="384" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge5:75  %Slice_URFtoDLF_Parit_16 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_15, i32 1)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_16"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="385" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge5:52  %Slice_URtoDF_Parity_11 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URtoDF_Parity_10, i32 1)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_11"/></StgValue>
</operation>

<operation id="386" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge5:75  %Slice_URFtoDLF_Parit_16 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_15, i32 1)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_16"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="387" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge5:52  %Slice_URtoDF_Parity_11 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URtoDF_Parity_10, i32 1)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_11"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge5:75  %Slice_URFtoDLF_Parit_16 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_15, i32 1)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_16"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="389" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge5:52  %Slice_URtoDF_Parity_11 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URtoDF_Parity_10, i32 1)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_11"/></StgValue>
</operation>

<operation id="390" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge5:75  %Slice_URFtoDLF_Parit_16 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_15, i32 1)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_16"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="391" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5:53  %Slice_URtoDF_Parity_12 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %Slice_URtoDF_Parity_10)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_12"/></StgValue>
</operation>

<operation id="392" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5:76  %Slice_URFtoDLF_Parit_17 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %Slice_URFtoDLF_Parit_15)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_17"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="393" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
._crit_edge5:48  %tmp_199 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_198, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="394" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="4">
<![CDATA[
._crit_edge5:49  %tmp_258 = zext i4 %tmp_199 to i16

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="395" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5:54  %Slice_URtoDF_Parity_5 = lshr i16 %Slice_URtoDF_Parity_12, %tmp_258

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_5"/></StgValue>
</operation>

<operation id="396" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="parity" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="parity" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5:55  %tmp_270 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %Slice_URtoDF_Parity_5, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="397" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="parity" val="0"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="parity" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="16">
<![CDATA[
._crit_edge5:56  %tmp_200 = trunc i16 %Slice_URtoDF_Parity_5 to i4

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="398" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge5:57  %a_1 = select i1 %parity, i4 %tmp_270, i4 %tmp_200

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="399" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
._crit_edge5:71  %tmp_204 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_203, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="400" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="4">
<![CDATA[
._crit_edge5:72  %tmp_275 = zext i4 %tmp_204 to i16

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="401" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5:77  %Slice_URFtoDLF_Parit_8 = lshr i16 %Slice_URFtoDLF_Parit_17, %tmp_275

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_8"/></StgValue>
</operation>

<operation id="402" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="parity" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="parity" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5:78  %tmp_276 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %Slice_URFtoDLF_Parit_8, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="403" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="parity" val="0"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="parity" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="16">
<![CDATA[
._crit_edge5:79  %tmp_205 = trunc i16 %Slice_URFtoDLF_Parit_8 to i4

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="404" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge5:80  %b = select i1 %parity, i4 %tmp_276, i4 %tmp_205

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="405" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge5:81  %tmp_259 = icmp ugt i4 %a_1, %b

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="406" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge5:82  %minDistPhase2 = select i1 %tmp_259, i4 %a_1, i4 %b

]]></Node>
<StgValue><ssdm name="minDistPhase2"/></StgValue>
</operation>

<operation id="407" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge5:83  %tmp_260 = icmp eq i4 %minDistPhase2, 0

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="408" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5:84  br i1 %tmp_260, label %8, label %._crit_edge8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_260" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  store i8 %depthPhase1_read, i8* @search_sol_depthPhas, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_260" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %s_4, i8* %s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="411" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge8:0  %tmp_327_cast = zext i4 %minDistPhase2 to i10

]]></Node>
<StgValue><ssdm name="tmp_327_cast"/></StgValue>
</operation>

<operation id="412" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge8:1  %tmp_264 = icmp sgt i10 %tmp_235, %tmp_327_cast

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="413" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8:2  br i1 %tmp_264, label %9, label %._crit_edge6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32">
<![CDATA[
:0  %P3Start_load = load i32* %P3Start

]]></Node>
<StgValue><ssdm name="P3Start_load"/></StgValue>
</operation>

<operation id="415" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_266 = sext i32 %P3Start_load to i64

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="416" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="32">
<![CDATA[
:2  %tmp_206 = trunc i32 %P3Start_load to i16

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="417" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="32">
<![CDATA[
:3  %tmp_207 = trunc i32 %P3Start_load to i11

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="418" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:4  %p_shl16_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_207, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="419" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_277 = sub i16 %p_shl16_cast, %tmp_206

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="420" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp_278 = add i16 %tmp_61_i4_cast, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="421" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="16">
<![CDATA[
:7  %tmp_296_cast = sext i16 %tmp_278 to i64

]]></Node>
<StgValue><ssdm name="tmp_296_cast"/></StgValue>
</operation>

<operation id="422" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %P3Buffer_0_i_addr_4 = getelementptr [31000 x i8]* %P3Buffer_0_i, i64 0, i64 %tmp_296_cast

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_addr_4"/></StgValue>
</operation>

<operation id="423" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:39  store i8 %search_0_i_load, i8* %P3Buffer_0_i_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %P3Buffer_0_URFtoDLF_3 = getelementptr [1000 x i16]* %P3Buffer_0_URFtoDLF, i64 0, i64 %tmp_266

]]></Node>
<StgValue><ssdm name="P3Buffer_0_URFtoDLF_3"/></StgValue>
</operation>

<operation id="425" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:50  store i16 %URFtoDLF, i16* %P3Buffer_0_URFtoDLF_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %P3Buffer_0_FRtoBR_a_1 = getelementptr [1000 x i16]* %P3Buffer_0_FRtoBR, i64 0, i64 %tmp_266

]]></Node>
<StgValue><ssdm name="P3Buffer_0_FRtoBR_a_1"/></StgValue>
</operation>

<operation id="427" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:52  store i16 %FRtoBR, i16* %P3Buffer_0_FRtoBR_a_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %P3Buffer_0_parity_a_1 = getelementptr [1000 x i1]* %P3Buffer_0_parity, i64 0, i64 %tmp_266

]]></Node>
<StgValue><ssdm name="P3Buffer_0_parity_a_1"/></StgValue>
</operation>

<operation id="429" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
:54  store i1 %parity, i1* %P3Buffer_0_parity_a_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %P3Buffer_0_URtoDF_a_1 = getelementptr [1000 x i16]* %P3Buffer_0_URtoDF, i64 0, i64 %tmp_266

]]></Node>
<StgValue><ssdm name="P3Buffer_0_URtoDF_a_1"/></StgValue>
</operation>

<operation id="431" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:56  store i16 %URtoDF, i16* %P3Buffer_0_URtoDF_a_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %P3Buffer_0_n_addr_1 = getelementptr [1000 x i8]* %P3Buffer_0_n, i64 0, i64 %tmp_266

]]></Node>
<StgValue><ssdm name="P3Buffer_0_n_addr_1"/></StgValue>
</operation>

<operation id="433" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:58  store i8 %n_3, i8* %P3Buffer_0_n_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_267 = add nsw i32 1, %P3Start_load

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="435" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %tmp_268 = icmp eq i32 %tmp_267, 1000

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="436" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %p_s = select i1 %tmp_268, i32 0, i32 %tmp_267

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="437" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_269 = icmp eq i32 %p_s, %P3End_read_1

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="438" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_279 = add i16 %tmp_62_i8_cast, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="439" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="16">
<![CDATA[
:10  %tmp_297_cast1 = sext i16 %tmp_279 to i64

]]></Node>
<StgValue><ssdm name="tmp_297_cast1"/></StgValue>
</operation>

<operation id="440" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %P3Buffer_0_i_addr_5 = getelementptr [31000 x i8]* %P3Buffer_0_i, i64 0, i64 %tmp_297_cast1

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_addr_5"/></StgValue>
</operation>

<operation id="441" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:40  store i8 %search_0_i_load_4, i8* %P3Buffer_0_i_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %tmp_378_s = select i1 %tmp_269, i32 %tmp_239, i32 %p_s

]]></Node>
<StgValue><ssdm name="tmp_378_s"/></StgValue>
</operation>

<operation id="443" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  store i32 %tmp_378_s, i32* %P3Start

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="444" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %tmp_280 = add i16 %tmp_61_1_i_cast, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="445" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="16">
<![CDATA[
:13  %tmp_298_cast = sext i16 %tmp_280 to i64

]]></Node>
<StgValue><ssdm name="tmp_298_cast"/></StgValue>
</operation>

<operation id="446" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %P3Buffer_0_i_addr_6 = getelementptr [31000 x i8]* %P3Buffer_0_i, i64 0, i64 %tmp_298_cast

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_addr_6"/></StgValue>
</operation>

<operation id="447" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:41  store i8 %search_0_i_load_5, i8* %P3Buffer_0_i_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="448" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_281 = add i16 %tmp_62_1_i_cast, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="449" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="16">
<![CDATA[
:16  %tmp_299_cast = sext i16 %tmp_281 to i64

]]></Node>
<StgValue><ssdm name="tmp_299_cast"/></StgValue>
</operation>

<operation id="450" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %P3Buffer_0_i_addr_7 = getelementptr [31000 x i8]* %P3Buffer_0_i, i64 0, i64 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_addr_7"/></StgValue>
</operation>

<operation id="451" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:42  store i8 %search_0_i_load_6, i8* %P3Buffer_0_i_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="452" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  %tmp_282 = add i16 %tmp_61_2_i_cast, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="453" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="16">
<![CDATA[
:19  %tmp_300_cast = sext i16 %tmp_282 to i64

]]></Node>
<StgValue><ssdm name="tmp_300_cast"/></StgValue>
</operation>

<operation id="454" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %P3Buffer_0_i_addr_8 = getelementptr [31000 x i8]* %P3Buffer_0_i, i64 0, i64 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_addr_8"/></StgValue>
</operation>

<operation id="455" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:43  store i8 %search_0_i_load_7, i8* %P3Buffer_0_i_addr_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="456" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %tmp_283 = add i16 %tmp_62_2_i_cast, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="457" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="16">
<![CDATA[
:22  %tmp_301_cast = sext i16 %tmp_283 to i64

]]></Node>
<StgValue><ssdm name="tmp_301_cast"/></StgValue>
</operation>

<operation id="458" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %P3Buffer_0_i_addr_9 = getelementptr [31000 x i8]* %P3Buffer_0_i, i64 0, i64 %tmp_301_cast

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_addr_9"/></StgValue>
</operation>

<operation id="459" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:44  store i8 %search_0_i_load_8, i8* %P3Buffer_0_i_addr_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="460" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:24  %tmp_284 = add i16 %tmp_61_3_i_cast, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="461" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="16">
<![CDATA[
:25  %tmp_302_cast = sext i16 %tmp_284 to i64

]]></Node>
<StgValue><ssdm name="tmp_302_cast"/></StgValue>
</operation>

<operation id="462" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %P3Buffer_0_i_addr_10 = getelementptr [31000 x i8]* %P3Buffer_0_i, i64 0, i64 %tmp_302_cast

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_addr_10"/></StgValue>
</operation>

<operation id="463" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:45  store i8 %search_0_i_load_9, i8* %P3Buffer_0_i_addr_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="464" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %tmp_285 = add i16 %tmp_62_3_i_cast, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="465" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="16">
<![CDATA[
:28  %tmp_303_cast = sext i16 %tmp_285 to i64

]]></Node>
<StgValue><ssdm name="tmp_303_cast"/></StgValue>
</operation>

<operation id="466" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %P3Buffer_0_i_addr_11 = getelementptr [31000 x i8]* %P3Buffer_0_i, i64 0, i64 %tmp_303_cast

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_addr_11"/></StgValue>
</operation>

<operation id="467" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:46  store i8 %search_0_i_load_10, i8* %P3Buffer_0_i_addr_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="468" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30  %tmp_286 = add i16 %tmp_61_4_i_cast, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="469" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="16">
<![CDATA[
:31  %tmp_304_cast = sext i16 %tmp_286 to i64

]]></Node>
<StgValue><ssdm name="tmp_304_cast"/></StgValue>
</operation>

<operation id="470" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %P3Buffer_0_i_addr_12 = getelementptr [31000 x i8]* %P3Buffer_0_i, i64 0, i64 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_addr_12"/></StgValue>
</operation>

<operation id="471" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:47  store i8 %search_0_i_load_11, i8* %P3Buffer_0_i_addr_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="472" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_287 = add i16 %tmp_62_4_i_cast, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="473" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="16">
<![CDATA[
:34  %tmp_305_cast = sext i16 %tmp_287 to i64

]]></Node>
<StgValue><ssdm name="tmp_305_cast"/></StgValue>
</operation>

<operation id="474" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %P3Buffer_0_i_addr_13 = getelementptr [31000 x i8]* %P3Buffer_0_i, i64 0, i64 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_addr_13"/></StgValue>
</operation>

<operation id="475" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  %tmp_288 = add i16 %tmp_240_cast, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="476" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:48  store i8 %search_0_i_load_12, i8* %P3Buffer_0_i_addr_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="477" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge5:5  %mv_cast = sext i6 %mv to i8

]]></Node>
<StgValue><ssdm name="mv_cast"/></StgValue>
</operation>

<operation id="478" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_260" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  store i8 %mv_cast, i8* %iSol_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_260" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="16">
<![CDATA[
:37  %tmp_306_cast1 = sext i16 %tmp_288 to i64

]]></Node>
<StgValue><ssdm name="tmp_306_cast1"/></StgValue>
</operation>

<operation id="481" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %P3Buffer_0_i_addr = getelementptr [31000 x i8]* %P3Buffer_0_i, i64 0, i64 %tmp_306_cast1

]]></Node>
<StgValue><ssdm name="P3Buffer_0_i_addr"/></StgValue>
</operation>

<operation id="482" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:59  store i8 %mv_cast, i8* %P3Buffer_0_i_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_233" val="1"/>
<literal name="tmp_264" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
:66  br label %._crit_edge6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="484" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8">
<![CDATA[
:0  %s_load_1 = load i8* %s

]]></Node>
<StgValue><ssdm name="s_load_1"/></StgValue>
</operation>

<operation id="485" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_240 = icmp eq i8 %s_load_1, 0

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="486" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_240, label %._crit_edge12, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:0  %tmp5 = add i9 %tmp_292_cast, -1

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="488" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="489" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader1:0  %i2 = phi i3 [ %i_34, %11 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="490" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1  %exitcond = icmp eq i3 %i2, -3

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="491" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3  %i_34 = add i3 %i2, 1

]]></Node>
<StgValue><ssdm name="i_34"/></StgValue>
</operation>

<operation id="493" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %exitcond, label %12, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:0  %tmp_261 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="495" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="4">
<![CDATA[
:1  %tmp_324_cast = zext i4 %tmp_261 to i9

]]></Node>
<StgValue><ssdm name="tmp_324_cast"/></StgValue>
</operation>

<operation id="496" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %i1_1 = add i9 %tmp_324_cast, %tmp5

]]></Node>
<StgValue><ssdm name="i1_1"/></StgValue>
</operation>

<operation id="497" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i2_1 = add i9 %tmp_292_cast, %tmp_324_cast

]]></Node>
<StgValue><ssdm name="i2_1"/></StgValue>
</operation>

<operation id="498" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="9">
<![CDATA[
:4  %tmp_262 = sext i9 %i1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="499" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %search_0_i_addr_47 = getelementptr [31 x i8]* %search_0_i, i64 0, i64 %tmp_262

]]></Node>
<StgValue><ssdm name="search_0_i_addr_47"/></StgValue>
</operation>

<operation id="500" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="5">
<![CDATA[
:7  %search_0_i_load_13 = load i8* %search_0_i_addr_47, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_13"/></StgValue>
</operation>

<operation id="501" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8">
<![CDATA[
:0  %iSol_load = load i8* %iSol_s

]]></Node>
<StgValue><ssdm name="iSol_load"/></StgValue>
</operation>

<operation id="502" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:1  store i8 %iSol_load, i8* %search_sol_i_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_240" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_240" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge12:0  %s_load = load i8* %s

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="505" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_240" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge12:1  %P3Start_load_1 = load i32* %P3Start

]]></Node>
<StgValue><ssdm name="P3Start_load_1"/></StgValue>
</operation>

<operation id="506" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_240" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge12:2  %tmp_265 = sext i8 %s_load to i32

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="507" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_240" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
._crit_edge12:3  %mrv = insertvalue { i32, i32 } undef, i32 %tmp_265, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="508" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_240" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
._crit_edge12:4  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %P3Start_load_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="509" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_240" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="64">
<![CDATA[
._crit_edge12:5  ret { i32, i32 } %mrv_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="510" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %search_sol_i_addr_2 = getelementptr [31 x i8]* @search_sol_i, i64 0, i64 %tmp_262

]]></Node>
<StgValue><ssdm name="search_sol_i_addr_2"/></StgValue>
</operation>

<operation id="511" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="5">
<![CDATA[
:7  %search_0_i_load_13 = load i8* %search_0_i_addr_47, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_13"/></StgValue>
</operation>

<operation id="512" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:8  store i8 %search_0_i_load_13, i8* %search_sol_i_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="9">
<![CDATA[
:9  %tmp_263 = sext i9 %i2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="514" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %search_0_i_addr_48 = getelementptr [31 x i8]* %search_0_i, i64 0, i64 %tmp_263

]]></Node>
<StgValue><ssdm name="search_0_i_addr_48"/></StgValue>
</operation>

<operation id="515" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="5">
<![CDATA[
:12  %search_0_i_load_14 = load i8* %search_0_i_addr_48, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_14"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="516" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %search_sol_i_addr_3 = getelementptr [31 x i8]* @search_sol_i, i64 0, i64 %tmp_263

]]></Node>
<StgValue><ssdm name="search_sol_i_addr_3"/></StgValue>
</operation>

<operation id="517" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="5">
<![CDATA[
:12  %search_0_i_load_14 = load i8* %search_0_i_addr_48, align 1

]]></Node>
<StgValue><ssdm name="search_0_i_load_14"/></StgValue>
</operation>

<operation id="518" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:13  store i8 %search_0_i_load_14, i8* %search_sol_i_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
