\hypertarget{struct_i2_c___type_def}{\section{I2\-C\-\_\-\-Type\-Def Struct Reference}
\label{struct_i2_c___type_def}\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}}
}


Inter Integrated Circuit Interface.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_i2_c___type_def_ad35ea0b199cefb757de20e9b78168534}{C\-R1}
\item 
uint16\-\_\-t \hyperlink{struct_i2_c___type_def_aee6ec4cf81ee0bb5b038576ba0d738a2}{R\-E\-S\-E\-R\-V\-E\-D0}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_i2_c___type_def_ac8bff45acc455489620d50e697a24c9d}{C\-R2}
\item 
uint16\-\_\-t \hyperlink{struct_i2_c___type_def_a6c3d147223993f2b832b508ee5a5178e}{R\-E\-S\-E\-R\-V\-E\-D1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_i2_c___type_def_ad218fdcb9606477c1d63f8ee38d3c5c9}{O\-A\-R1}
\item 
uint16\-\_\-t \hyperlink{struct_i2_c___type_def_a5e98c83a176deeb4a8a68f9ca12fdfd2}{R\-E\-S\-E\-R\-V\-E\-D2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_i2_c___type_def_a03189e2a57c81ae5d103739b72f52c93}{O\-A\-R2}
\item 
uint16\-\_\-t \hyperlink{struct_i2_c___type_def_a355b2c5aa0dd467de1f9dea4a9afe986}{R\-E\-S\-E\-R\-V\-E\-D3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_i2_c___type_def_a5c1551b886fbb8e801b9203f6d7dc7c5}{D\-R}
\item 
uint16\-\_\-t \hyperlink{struct_i2_c___type_def_a05a1a3482d9534ba9ef976e3277040f0}{R\-E\-S\-E\-R\-V\-E\-D4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_i2_c___type_def_ae1602cd1c9cad449523099c97138f991}{S\-R1}
\item 
uint16\-\_\-t \hyperlink{struct_i2_c___type_def_ae736412dcff4daa38bfa8bf8628df316}{R\-E\-S\-E\-R\-V\-E\-D5}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_i2_c___type_def_a95c7f729b10eb2acafe499d9c9a81a83}{S\-R2}
\item 
uint16\-\_\-t \hyperlink{struct_i2_c___type_def_aaf1b319262f53669f49e244d94955a60}{R\-E\-S\-E\-R\-V\-E\-D6}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_i2_c___type_def_a1775e779008da2b4d1807c2b5033b8a5}{C\-C\-R}
\item 
uint16\-\_\-t \hyperlink{struct_i2_c___type_def_a0f398bdcc3f24e7547c3cb9343111fd0}{R\-E\-S\-E\-R\-V\-E\-D7}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_i2_c___type_def_aaba7a808e4dfae5cc06b197c298af206}{T\-R\-I\-S\-E}
\item 
uint16\-\_\-t \hyperlink{struct_i2_c___type_def_a6e762751c9d5a1e41efb6033a26d8ed8}{R\-E\-S\-E\-R\-V\-E\-D8}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Inter Integrated Circuit Interface. 

Inter-\/integrated Circuit Interface. 

\subsection{Member Data Documentation}
\hypertarget{struct_i2_c___type_def_a1775e779008da2b4d1807c2b5033b8a5}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!C\-C\-R@{C\-C\-R}}
\index{C\-C\-R@{C\-C\-R}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-C\-C\-R}}\label{struct_i2_c___type_def_a1775e779008da2b4d1807c2b5033b8a5}
I2\-C Clock control register, Address offset\-: 0x1\-C \hypertarget{struct_i2_c___type_def_ad35ea0b199cefb757de20e9b78168534}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!C\-R1@{C\-R1}}
\index{C\-R1@{C\-R1}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-C\-R1}}\label{struct_i2_c___type_def_ad35ea0b199cefb757de20e9b78168534}
I2\-C Control register 1, Address offset\-: 0x00 \hypertarget{struct_i2_c___type_def_ac8bff45acc455489620d50e697a24c9d}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!C\-R2@{C\-R2}}
\index{C\-R2@{C\-R2}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-C\-R2}}\label{struct_i2_c___type_def_ac8bff45acc455489620d50e697a24c9d}
I2\-C Control register 2, Address offset\-: 0x04 \hypertarget{struct_i2_c___type_def_a5c1551b886fbb8e801b9203f6d7dc7c5}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-D\-R}}\label{struct_i2_c___type_def_a5c1551b886fbb8e801b9203f6d7dc7c5}
I2\-C Data register, Address offset\-: 0x10 \hypertarget{struct_i2_c___type_def_ad218fdcb9606477c1d63f8ee38d3c5c9}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!O\-A\-R1@{O\-A\-R1}}
\index{O\-A\-R1@{O\-A\-R1}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{O\-A\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-O\-A\-R1}}\label{struct_i2_c___type_def_ad218fdcb9606477c1d63f8ee38d3c5c9}
I2\-C Own address register 1, Address offset\-: 0x08 \hypertarget{struct_i2_c___type_def_a03189e2a57c81ae5d103739b72f52c93}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!O\-A\-R2@{O\-A\-R2}}
\index{O\-A\-R2@{O\-A\-R2}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{O\-A\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-O\-A\-R2}}\label{struct_i2_c___type_def_a03189e2a57c81ae5d103739b72f52c93}
I2\-C Own address register 2, Address offset\-: 0x0\-C \hypertarget{struct_i2_c___type_def_aee6ec4cf81ee0bb5b038576ba0d738a2}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_i2_c___type_def_aee6ec4cf81ee0bb5b038576ba0d738a2}
Reserved, 0x02 \hypertarget{struct_i2_c___type_def_a6c3d147223993f2b832b508ee5a5178e}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D1}}\label{struct_i2_c___type_def_a6c3d147223993f2b832b508ee5a5178e}
Reserved, 0x06 \hypertarget{struct_i2_c___type_def_a5e98c83a176deeb4a8a68f9ca12fdfd2}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D2}}\label{struct_i2_c___type_def_a5e98c83a176deeb4a8a68f9ca12fdfd2}
Reserved, 0x0\-A \hypertarget{struct_i2_c___type_def_a355b2c5aa0dd467de1f9dea4a9afe986}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D3}}\label{struct_i2_c___type_def_a355b2c5aa0dd467de1f9dea4a9afe986}
Reserved, 0x0\-E \hypertarget{struct_i2_c___type_def_a05a1a3482d9534ba9ef976e3277040f0}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}}
\index{R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D4}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D4}}\label{struct_i2_c___type_def_a05a1a3482d9534ba9ef976e3277040f0}
Reserved, 0x12 \hypertarget{struct_i2_c___type_def_ae736412dcff4daa38bfa8bf8628df316}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}}
\index{R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D5}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D5}}\label{struct_i2_c___type_def_ae736412dcff4daa38bfa8bf8628df316}
Reserved, 0x16 \hypertarget{struct_i2_c___type_def_aaf1b319262f53669f49e244d94955a60}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}}
\index{R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D6}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D6}}\label{struct_i2_c___type_def_aaf1b319262f53669f49e244d94955a60}
Reserved, 0x1\-A \hypertarget{struct_i2_c___type_def_a0f398bdcc3f24e7547c3cb9343111fd0}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}}
\index{R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D7}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D7}}\label{struct_i2_c___type_def_a0f398bdcc3f24e7547c3cb9343111fd0}
Reserved, 0x1\-E \hypertarget{struct_i2_c___type_def_a6e762751c9d5a1e41efb6033a26d8ed8}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D8@{R\-E\-S\-E\-R\-V\-E\-D8}}
\index{R\-E\-S\-E\-R\-V\-E\-D8@{R\-E\-S\-E\-R\-V\-E\-D8}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D8}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D8}}\label{struct_i2_c___type_def_a6e762751c9d5a1e41efb6033a26d8ed8}
Reserved, 0x22 \hypertarget{struct_i2_c___type_def_ae1602cd1c9cad449523099c97138f991}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!S\-R1@{S\-R1}}
\index{S\-R1@{S\-R1}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-S\-R1}}\label{struct_i2_c___type_def_ae1602cd1c9cad449523099c97138f991}
I2\-C Status register 1, Address offset\-: 0x14 \hypertarget{struct_i2_c___type_def_a95c7f729b10eb2acafe499d9c9a81a83}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!S\-R2@{S\-R2}}
\index{S\-R2@{S\-R2}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-S\-R2}}\label{struct_i2_c___type_def_a95c7f729b10eb2acafe499d9c9a81a83}
I2\-C Status register 2, Address offset\-: 0x18 \hypertarget{struct_i2_c___type_def_aaba7a808e4dfae5cc06b197c298af206}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!T\-R\-I\-S\-E@{T\-R\-I\-S\-E}}
\index{T\-R\-I\-S\-E@{T\-R\-I\-S\-E}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{T\-R\-I\-S\-E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-T\-R\-I\-S\-E}}\label{struct_i2_c___type_def_aaba7a808e4dfae5cc06b197c298af206}
I2\-C T\-R\-I\-S\-E register, Address offset\-: 0x20 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
