
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Fri Aug 21 18:57:41 2020
Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-1062.12.1.el7.x86_64) (1core*8cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
OS:		CentOS Linux release 7.7.1908 (Core)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_mmmc_file Default.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog DLX.v
<CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
<CMD> init_design
#% Begin Load MMMC data ... (date=08/21 18:58:27, mem=458.2M)
#% End Load MMMC data ... (date=08/21 18:58:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=458.4M, current mem=458.4M)
high standard low

Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Fri Aug 21 18:58:27 2020
viaInitial ends at Fri Aug 21 18:58:27 2020
Loading view definition file from Default.view
Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.03min, real=0.03min, mem=19.2M, fe_cpu=0.44min, fe_real=0.80min, fe_mem=531.5M) ***
#% Begin Load netlist data ... (date=08/21 18:58:29, mem=551.9M)
*** Begin netlist parsing (mem=531.5M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'DLX.v'

*** Memory Usage v#1 (Current mem = 531.527M, initial mem = 187.684M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=531.5M) ***
#% End Load netlist data ... (date=08/21 18:58:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=551.9M, current mem=481.8M)
Top level cell is DLX_syn.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell DLX_syn ...
*** Netlist is unique.
** info: there are 137 modules.
** info: there are 6681 stdCell insts.

*** Memory Usage v#1 (Current mem = 562.199M, initial mem = 187.684M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'DLX.sdc' ...
Current (total cpu=0:00:27.2, real=0:00:49.0, peak res=609.5M, current mem=609.5M)
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 8 of File DLX.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=616.5M, current mem=616.5M)
Current (total cpu=0:00:27.3, real=0:00:50.0, peak res=616.5M, current mem=616.5M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.6 5 5 5 5
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {vdd gnd} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {vdd gnd} -layer metal10 -direction vertical -width 0.8 -spacing 0.8 -set_to_set_distance 20 -start_from left -start_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 14 wires.
ViaGen created 28 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via9  |       28       |        0       |
| metal10|       14       |       NA       |
+--------+----------------+----------------+
<CMD> zoomSelected
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { vdd gnd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
*** Begin SPECIAL ROUTE on Fri Aug 21 19:04:44 2020 ***
SPECIAL ROUTE ran on directory: /home/ms20.7/DLX_redo/physical/hhhh
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-1062.12.1.el7.x86_64 x86_64 1.99Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd gnd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1627.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 60 used
Read in 60 components
  60 core components: 60 unplaced, 0 placed, 0 fixed
Read in 123 logical pins
Read in 123 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 204
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 102
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1638.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 306 wires.
ViaGen created 1836 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       306      |       NA       |
|  via1  |       204      |        0       |
|  via2  |       204      |        0       |
|  via3  |       204      |        0       |
|  via4  |       204      |        0       |
|  via5  |       204      |        0       |
|  via6  |       204      |        0       |
|  via7  |       204      |        0       |
|  via8  |       204      |        0       |
|  via9  |       204      |        0       |
+--------+----------------+----------------+
<CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=929.824 CPU=0:00:00.2 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 308 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3924 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1133.12)
Total number of fetched objects 7144
End delay calculation. (MEM=1215.05 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1117.68 CPU=0:00:03.4 REAL=0:00:04.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#10 (mem=1103.5M)" ...
total jobs 1303
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=1103.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1103.5M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=6395 (0 fixed + 6395 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=6774 #term=25088 #term/net=3.70, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=123
stdCell: 6395 single + 0 double + 0 multi
Total standard cell length = 8.4487 (mm), area = 0.0118 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.588.
Density for the design = 0.588.
       = stdcell_area 44467 sites (11828 um^2) / alloc_area 75649 sites (20123 um^2).
Pin Density = 0.3316.
            = total # of pins 25088 / total area 75649.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.329e-09 (6.77e-10 6.52e-10)
              Est.  stn bbox = 1.429e-09 (7.29e-10 7.00e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1089.8M
Iteration  2: Total net bbox = 1.329e-09 (6.77e-10 6.52e-10)
              Est.  stn bbox = 1.429e-09 (7.29e-10 7.00e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1089.8M
Iteration  3: Total net bbox = 8.021e+01 (4.04e+01 3.98e+01)
              Est.  stn bbox = 1.029e+02 (5.06e+01 5.22e+01)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1107.8M
Active setup views:
    default
Iteration  4: Total net bbox = 5.104e+04 (3.06e+04 2.05e+04)
              Est.  stn bbox = 6.712e+04 (4.23e+04 2.48e+04)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 1107.8M
Iteration  5: Total net bbox = 5.942e+04 (3.30e+04 2.64e+04)
              Est.  stn bbox = 8.300e+04 (4.81e+04 3.49e+04)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 1107.8M
Iteration  6: Total net bbox = 6.975e+04 (3.80e+04 3.17e+04)
              Est.  stn bbox = 9.661e+04 (5.48e+04 4.18e+04)
              cpu = 0:00:04.5 real = 0:00:05.0 mem = 1109.8M
Iteration  7: Total net bbox = 8.483e+04 (4.58e+04 3.91e+04)
              Est.  stn bbox = 1.121e+05 (6.28e+04 4.93e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1113.7M
Iteration  8: Total net bbox = 8.483e+04 (4.58e+04 3.91e+04)
              Est.  stn bbox = 1.121e+05 (6.28e+04 4.93e+04)
              cpu = 0:00:04.8 real = 0:00:05.0 mem = 1113.7M
Iteration  9: Total net bbox = 8.897e+04 (4.71e+04 4.18e+04)
              Est.  stn bbox = 1.164e+05 (6.40e+04 5.24e+04)
              cpu = 0:00:04.3 real = 0:00:04.0 mem = 1113.7M
Iteration 10: Total net bbox = 8.897e+04 (4.71e+04 4.18e+04)
              Est.  stn bbox = 1.164e+05 (6.40e+04 5.24e+04)
              cpu = 0:00:05.0 real = 0:00:05.0 mem = 1113.7M
Iteration 11: Total net bbox = 9.325e+04 (4.92e+04 4.41e+04)
              Est.  stn bbox = 1.203e+05 (6.57e+04 5.46e+04)
              cpu = 0:00:07.4 real = 0:00:08.0 mem = 1113.7M
Iteration 12: Total net bbox = 9.325e+04 (4.92e+04 4.41e+04)
              Est.  stn bbox = 1.203e+05 (6.57e+04 5.46e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1113.7M
*** cost = 9.325e+04 (4.92e+04 4.41e+04) (cpu for global=0:00:33.3) real=0:00:35.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Solver runtime cpu: 0:00:21.5 real: 0:00:21.9
Core Placement runtime cpu: 0:00:22.4 real: 0:00:24.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:11 mem=1113.7M) ***
Total net bbox length = 9.325e+04 (4.918e+04 4.407e+04) (ext = 1.349e+04)
Density distribution unevenness ratio = 8.570%
Move report: Detail placement moves 6395 insts, mean move: 0.91 um, max move: 23.47 um
	Max move on inst (DataP/EX_MEM_s/NPC_L_OUT_reg[27]): (81.43, 19.80) --> (86.07, 38.64)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1113.7MB
Summary Report:
Instances move: 6395 (out of 6395 movable)
Instances flipped: 0
Mean displacement: 0.91 um
Max displacement: 23.47 um (Instance: DataP/EX_MEM_s/NPC_L_OUT_reg[27]) (81.433, 19.8045) -> (86.07, 38.64)
	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFS_X1
Total net bbox length = 9.041e+04 (4.622e+04 4.419e+04) (ext = 1.319e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1113.7MB
*** Finished refinePlace (0:02:13 mem=1113.7M) ***
*** End of Placement (cpu=0:00:39.3, real=0:00:41.0, mem=1113.7M) ***
default core: bins with density >  0.75 = 8.26 % ( 10 / 121 )
Density distribution unevenness ratio = 8.443%
*** Free Virtual Timing Model ...(mem=1113.7M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3562 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=6704  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 6704 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6704 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.015672e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       7( 0.06%)   ( 0.06%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       3( 0.03%)   ( 0.03%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       10( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 24895
[NR-eGR] Layer2(metal2)(V) length: 2.601854e+04um, number of vias: 31840
[NR-eGR] Layer3(metal3)(H) length: 4.535605e+04um, number of vias: 10633
[NR-eGR] Layer4(metal4)(V) length: 1.809966e+04um, number of vias: 1728
[NR-eGR] Layer5(metal5)(H) length: 8.467123e+03um, number of vias: 1214
[NR-eGR] Layer6(metal6)(V) length: 8.722041e+03um, number of vias: 103
[NR-eGR] Layer7(metal7)(H) length: 7.247545e+02um, number of vias: 33
[NR-eGR] Layer8(metal8)(V) length: 4.188095e+02um, number of vias: 2
[NR-eGR] Layer9(metal9)(H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.078078e+05um, number of vias: 70448
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.732820e+03um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:47, real = 0: 0:48, mem = 1084.4M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.14 -pin Clk
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.2 real = 0:00:00.0, mem = 1092.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.14 -pin Rst
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1092.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 0.14 -pin DRAM_RW
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1092.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 0.14 -pin DRAM_ENABLE
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1092.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Right -layer 1 -spreadType side -pin {{DRAM_SEL[0]} {DRAM_SEL[1]} {DRAM_SEL[2]}}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1092.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Bottom -layer 1 -spreadType side -pin {{DRAM_DATA_IN[0]} {DRAM_DATA_IN[1]} {DRAM_DATA_IN[2]} {DRAM_DATA_IN[3]} {DRAM_DATA_IN[4]} {DRAM_DATA_IN[5]} {DRAM_DATA_IN[6]} {DRAM_DATA_IN[7]} {DRAM_DATA_IN[8]} {DRAM_DATA_IN[9]} {DRAM_DATA_IN[10]} {DRAM_DATA_IN[11]} {DRAM_DATA_IN[12]} {DRAM_DATA_IN[13]} {DRAM_DATA_IN[14]} {DRAM_DATA_IN[15]} {DRAM_DATA_IN[16]} {DRAM_DATA_IN[17]} {DRAM_DATA_IN[18]} {DRAM_DATA_IN[19]} {DRAM_DATA_IN[20]} {DRAM_DATA_IN[21]} {DRAM_DATA_IN[22]} {DRAM_DATA_IN[23]} {DRAM_DATA_IN[24]} {DRAM_DATA_IN[25]} {DRAM_DATA_IN[26]} {DRAM_DATA_IN[27]} {DRAM_DATA_IN[28]} {DRAM_DATA_IN[29]} {DRAM_DATA_IN[30]} {DRAM_DATA_IN[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1092.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Bottom -layer 1 -spreadType side -pin {{DRAM_DATA_OUT[0]} {DRAM_DATA_OUT[1]} {DRAM_DATA_OUT[2]} {DRAM_DATA_OUT[3]} {DRAM_DATA_OUT[4]} {DRAM_DATA_OUT[5]} {DRAM_DATA_OUT[6]} {DRAM_DATA_OUT[7]} {DRAM_DATA_OUT[8]} {DRAM_DATA_OUT[9]} {DRAM_DATA_OUT[10]} {DRAM_DATA_OUT[11]} {DRAM_DATA_OUT[12]} {DRAM_DATA_OUT[13]} {DRAM_DATA_OUT[14]} {DRAM_DATA_OUT[15]} {DRAM_DATA_OUT[16]} {DRAM_DATA_OUT[17]} {DRAM_DATA_OUT[18]} {DRAM_DATA_OUT[19]} {DRAM_DATA_OUT[20]} {DRAM_DATA_OUT[21]} {DRAM_DATA_OUT[22]} {DRAM_DATA_OUT[23]} {DRAM_DATA_OUT[24]} {DRAM_DATA_OUT[25]} {DRAM_DATA_OUT[26]} {DRAM_DATA_OUT[27]} {DRAM_DATA_OUT[28]} {DRAM_DATA_OUT[29]} {DRAM_DATA_OUT[30]} {DRAM_DATA_OUT[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1092.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Bottom -layer 1 -spreadType side -pin {{DRAM_ADDRESS[0]} {DRAM_ADDRESS[1]} {DRAM_ADDRESS[2]} {DRAM_ADDRESS[3]} {DRAM_ADDRESS[4]} {DRAM_ADDRESS[5]} {DRAM_ADDRESS[6]} {DRAM_ADDRESS[7]} {DRAM_ADDRESS[8]} {DRAM_ADDRESS[9]} {DRAM_ADDRESS[10]} {DRAM_ADDRESS[11]}}
Successfully spread [12] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1092.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 1 -spreadType side -pin {{IRAM_ADDRESS[0]} {IRAM_ADDRESS[1]} {IRAM_ADDRESS[2]} {IRAM_ADDRESS[3]} {IRAM_ADDRESS[4]} {IRAM_ADDRESS[5]} {IRAM_ADDRESS[6]} {IRAM_ADDRESS[7]}}
Successfully spread [8] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1092.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 1 -spreadType side -pin {{IRAM_DATA_OUT[0]} {IRAM_DATA_OUT[1]} {IRAM_DATA_OUT[2]} {IRAM_DATA_OUT[3]} {IRAM_DATA_OUT[4]} {IRAM_DATA_OUT[5]} {IRAM_DATA_OUT[6]} {IRAM_DATA_OUT[7]} {IRAM_DATA_OUT[8]} {IRAM_DATA_OUT[9]} {IRAM_DATA_OUT[10]} {IRAM_DATA_OUT[11]} {IRAM_DATA_OUT[12]} {IRAM_DATA_OUT[13]} {IRAM_DATA_OUT[14]} {IRAM_DATA_OUT[15]} {IRAM_DATA_OUT[16]} {IRAM_DATA_OUT[17]} {IRAM_DATA_OUT[18]} {IRAM_DATA_OUT[19]} {IRAM_DATA_OUT[20]} {IRAM_DATA_OUT[21]} {IRAM_DATA_OUT[22]} {IRAM_DATA_OUT[23]} {IRAM_DATA_OUT[24]} {IRAM_DATA_OUT[25]} {IRAM_DATA_OUT[26]} {IRAM_DATA_OUT[27]} {IRAM_DATA_OUT[28]} {IRAM_DATA_OUT[29]} {IRAM_DATA_OUT[30]} {IRAM_DATA_OUT[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1092.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -spreadDirection clockwise -side Right -layer 1 -spreadType side -pin {{DRAM_ADDRESS[0]} {DRAM_ADDRESS[1]} {DRAM_ADDRESS[2]} {DRAM_ADDRESS[3]} {DRAM_ADDRESS[4]} {DRAM_ADDRESS[5]} {DRAM_ADDRESS[6]} {DRAM_ADDRESS[7]} {DRAM_ADDRESS[8]} {DRAM_ADDRESS[9]} {DRAM_ADDRESS[10]} {DRAM_ADDRESS[11]}}
Successfully spread [12] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1092.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -spreadDirection clockwise -side Right -layer 1 -spreadType side -pin {{DRAM_ADDRESS[0]} {DRAM_ADDRESS[1]} {DRAM_ADDRESS[2]} {DRAM_ADDRESS[3]} {DRAM_ADDRESS[4]} {DRAM_ADDRESS[5]} {DRAM_ADDRESS[6]} {DRAM_ADDRESS[7]} {DRAM_ADDRESS[8]} {DRAM_ADDRESS[9]} {DRAM_ADDRESS[10]} {DRAM_ADDRESS[11]}}
Successfully spread [12] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1092.4M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 877.8M, totSessionCpu=0:02:42 **
Added -handlePreroute to trialRouteMode
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1138.3M)
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1138.3 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3562 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=6774  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 6774 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6774 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.187984e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      14( 0.12%)   ( 0.12%) 
[NR-eGR] Layer3       3( 0.03%)   ( 0.03%) 
[NR-eGR] Layer4      12( 0.10%)   ( 0.10%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       29( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.02% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 25088
[NR-eGR] Layer2(metal2)(V) length: 2.692726e+04um, number of vias: 32066
[NR-eGR] Layer3(metal3)(H) length: 4.864593e+04um, number of vias: 10893
[NR-eGR] Layer4(metal4)(V) length: 2.049796e+04um, number of vias: 1904
[NR-eGR] Layer5(metal5)(H) length: 1.204326e+04um, number of vias: 1374
[NR-eGR] Layer6(metal6)(V) length: 1.447919e+04um, number of vias: 143
[NR-eGR] Layer7(metal7)(H) length: 1.558290e+03um, number of vias: 55
[NR-eGR] Layer8(metal8)(V) length: 1.189825e+03um, number of vias: 2
[NR-eGR] Layer9(metal9)(H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.253426e+05um, number of vias: 71525
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.746675e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1138.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.48 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'DLX_syn' of instances=6395 and nets=6784 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design DLX_syn.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1138.844M)

Footprint cell infomation for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells

Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1358.14)
Total number of fetched objects 7144
End delay calculation. (MEM=1382.34 CPU=0:00:03.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1382.34 CPU=0:00:03.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:02:50 mem=1382.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.446  | -0.972  | -1.446  |
|           TNS (ns):| -98.869 | -60.552 | -95.029 |
|    Violating Paths:|   128   |   96    |   106   |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.138   |    128 (128)     |
|   max_tran     |    115 (4836)    |   -0.506   |    115 (4836)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.781%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 981.3M, totSessionCpu=0:02:50 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1240.2M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1240.2M) ***
*** Starting optimizing excluded clock nets MEM= 1240.2M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1240.2M) ***
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   121|  5012|    -0.55|   137|   137|    -0.15|     0|     0|     0|     0|    -1.45|   -98.87|       0|       0|       0|  58.78|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.14|    -2.43|     229|       3|      23|  60.12| 0:00:16.0|  1667.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.14|    -2.43|       0|       0|       0|  60.12| 0:00:00.0|  1667.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 34 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:16.7 real=0:00:17.0 mem=1667.4M) ***

*** Starting refinePlace (0:03:11 mem=1683.4M) ***
Total net bbox length = 9.669e+04 (4.830e+04 4.839e+04) (ext = 1.728e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 6627 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 8.603%
Density distribution unevenness ratio = 8.204%
Move report: Detail placement moves 546 insts, mean move: 0.44 um, max move: 3.11 um
	Max move on inst (FE_OFC70_Rst): (65.17, 75.04) --> (66.88, 73.64)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1683.4MB
Summary Report:
Instances move: 546 (out of 6627 movable)
Instances flipped: 0
Mean displacement: 0.44 um
Max displacement: 3.11 um (Instance: FE_OFC70_Rst) (65.17, 75.04) -> (66.88, 73.64)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Total net bbox length = 9.684e+04 (4.842e+04 4.842e+04) (ext = 1.727e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1683.4MB
*** Finished refinePlace (0:03:11 mem=1683.4M) ***
*** maximum move = 3.11 um ***
*** Finished re-routing un-routed nets (1683.4M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1683.4M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.34min real=0.33min mem=1289.7M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.136  | -0.069  | -0.136  |
|           TNS (ns):| -2.432  | -0.311  | -2.432  |
|    Violating Paths:|   57    |   14    |   57    |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.118%
Routing Overflow: 0.01% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1003.2M, totSessionCpu=0:03:12 **

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.136
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.136 TNS Slack -2.432 Density 60.12
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------+
|  -0.069|   -0.136|  -0.311|   -2.432|    60.12%|   0:00:00.0| 1439.3M|   default|  reg2reg| DataP/PC_reg/O_reg[0]/D              |
|   0.000|   -0.059|   0.000|   -0.530|    60.16%|   0:00:01.0| 1458.3M|   default|       NA| NA                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=1458.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=1458.3M) ***
** GigaOpt Optimizer WNS Slack -0.059 TNS Slack -0.530 Density 60.16
*** Starting refinePlace (0:03:19 mem=1458.3M) ***
Total net bbox length = 9.689e+04 (4.846e+04 4.844e+04) (ext = 1.727e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 6634 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 8.567%
Density distribution unevenness ratio = 8.169%
Move report: Detail placement moves 5 insts, mean move: 0.68 um, max move: 0.95 um
	Max move on inst (FE_OCPC234_FE_DBTN2_n2233): (143.83, 76.44) --> (144.78, 76.44)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1458.3MB
Summary Report:
Instances move: 5 (out of 6634 movable)
Instances flipped: 0
Mean displacement: 0.68 um
Max displacement: 0.95 um (Instance: FE_OCPC234_FE_DBTN2_n2233) (143.83, 76.44) -> (144.78, 76.44)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Total net bbox length = 9.690e+04 (4.846e+04 4.844e+04) (ext = 1.727e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1458.3MB
*** Finished refinePlace (0:03:19 mem=1458.3M) ***
*** maximum move = 0.95 um ***
*** Finished re-routing un-routed nets (1458.3M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1458.3M) ***
** GigaOpt Optimizer WNS Slack -0.059 TNS Slack -0.530 Density 60.16
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1458.3M) ***

End: GigaOpt Optimization in TNS mode
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.059 TNS Slack -0.530 Density 60.16
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------+
|   0.003|   -0.059|   0.000|   -0.530|    60.16%|   0:00:00.0| 1439.3M|   default|  reg2reg| DataP/PC_reg/O_reg[0]/D              |
|   0.012|   -0.055|   0.000|   -0.450|    60.16%|   0:00:00.0| 1441.0M|   default|  reg2reg| DataP/PC_reg/O_reg[0]/D              |
|   0.012|   -0.055|   0.000|   -0.450|    60.16%|   0:00:00.0| 1441.0M|   default|  reg2reg| DataP/PC_reg/O_reg[0]/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1441.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------+
|  -0.055|   -0.055|  -0.450|   -0.450|    60.16%|   0:00:00.0| 1441.0M|   default|  default| DataP/PC_reg/O_reg[0]/D              |
|   0.000|    0.000|   0.000|    0.000|    60.16%|   0:00:01.0| 1441.0M|   default|  default| DataP/PC_reg/O_reg[0]/D              |
|   0.015|    0.012|   0.000|    0.000|    60.17%|   0:00:00.0| 1460.1M|   default|  default| DataP/PC_reg/O_reg[0]/D              |
|   0.015|    0.012|   0.000|    0.000|    60.17%|   0:00:00.0| 1460.1M|   default|  default| DataP/PC_reg/O_reg[0]/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1460.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:01.0 mem=1460.1M) ***
** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 60.17
*** Starting refinePlace (0:03:26 mem=1460.1M) ***
Total net bbox length = 9.690e+04 (4.846e+04 4.844e+04) (ext = 1.727e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 6635 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 8.555%
Density distribution unevenness ratio = 8.158%
Move report: Detail placement moves 2 insts, mean move: 0.76 um, max move: 0.76 um
	Max move on inst (FE_RC_5_0): (79.99, 73.64) --> (79.23, 73.64)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1460.1MB
Summary Report:
Instances move: 2 (out of 6635 movable)
Instances flipped: 0
Mean displacement: 0.76 um
Max displacement: 0.76 um (Instance: FE_RC_5_0) (79.99, 73.64) -> (79.23, 73.64)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
Total net bbox length = 9.690e+04 (4.846e+04 4.844e+04) (ext = 1.727e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1460.1MB
*** Finished refinePlace (0:03:26 mem=1460.1M) ***
*** maximum move = 0.76 um ***
*** Finished re-routing un-routed nets (1460.1M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1460.1M) ***
** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 60.17
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 36 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=1460.1M) ***

End: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.012  TNS Slack 0.000 Density 60.17
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.17%|        -|   0.012|   0.000|   0:00:00.0| 1439.3M|
|    60.17%|        0|   0.012|   0.000|   0:00:01.0| 1439.3M|
|    60.17%|       36|   0.012|   0.000|   0:00:01.0| 1439.3M|
|    59.51%|       73|   0.012|   0.000|   0:00:02.0| 1439.3M|
|    59.51%|        2|   0.012|   0.000|   0:00:00.0| 1439.3M|
|    59.20%|      120|   0.012|   0.000|   0:00:03.0| 1439.3M|
|    59.19%|        2|   0.012|   0.000|   0:00:00.0| 1439.3M|
|    59.19%|        1|   0.012|   0.000|   0:00:00.0| 1439.3M|
|    59.19%|        0|   0.012|   0.000|   0:00:00.0| 1439.3M|
|    59.19%|        0|   0.012|   0.000|   0:00:00.0| 1439.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.012  TNS Slack 0.000 Density 59.19
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.7) (real = 0:00:08.0) **
*** Starting refinePlace (0:03:35 mem=1439.3M) ***
Total net bbox length = 9.650e+04 (4.835e+04 4.815e+04) (ext = 1.728e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 6547 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1439.3MB
Summary Report:
Instances move: 0 (out of 6547 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.650e+04 (4.835e+04 4.815e+04) (ext = 1.728e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1439.3MB
*** Finished refinePlace (0:03:35 mem=1439.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1439.3M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1439.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1289.70M, totSessionCpu=0:03:36).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3562 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=6912  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 6912 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6912 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.187284e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      12( 0.10%)   ( 0.10%) 
[NR-eGR] Layer3       7( 0.06%)   ( 0.06%) 
[NR-eGR] Layer4       8( 0.07%)   ( 0.07%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       27( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 25273
[NR-eGR] Layer2(metal2)(V) length: 2.710113e+04um, number of vias: 32262
[NR-eGR] Layer3(metal3)(H) length: 4.892837e+04um, number of vias: 10870
[NR-eGR] Layer4(metal4)(V) length: 2.064764e+04um, number of vias: 1883
[NR-eGR] Layer5(metal5)(H) length: 1.205531e+04um, number of vias: 1355
[NR-eGR] Layer6(metal6)(V) length: 1.444855e+04um, number of vias: 118
[NR-eGR] Layer7(metal7)(H) length: 1.316325e+03um, number of vias: 48
[NR-eGR] Layer8(metal8)(V) length: 8.314595e+02um, number of vias: 2
[NR-eGR] Layer9(metal9)(H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.253296e+05um, number of vias: 71811
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.726150e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1272.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.62 seconds
Extraction called for design 'DLX_syn' of instances=6547 and nets=6922 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design DLX_syn.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1271.988M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1325.22)
Total number of fetched objects 7282
End delay calculation. (MEM=1360.5 CPU=0:00:03.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1360.5 CPU=0:00:03.8 REAL=0:00:04.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  59.19|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       1|       0|       0|  59.19| 0:00:00.0|  1436.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  59.19| 0:00:00.0|  1436.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1436.8M) ***

*** Starting refinePlace (0:03:45 mem=1452.8M) ***
Total net bbox length = 9.650e+04 (4.835e+04 4.815e+04) (ext = 1.728e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 6548 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1452.8MB
Summary Report:
Instances move: 0 (out of 6548 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.650e+04 (4.835e+04 4.815e+04) (ext = 1.728e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1452.8MB
*** Finished refinePlace (0:03:45 mem=1452.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1452.8M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1452.8M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.029%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'DLX_syn' of instances=6548 and nets=6923 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design DLX_syn.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1269.988M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3562 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=6913  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 6913 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6913 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.187284e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      13( 0.11%)   ( 0.11%) 
[NR-eGR] Layer3       7( 0.06%)   ( 0.06%) 
[NR-eGR] Layer4      13( 0.11%)   ( 0.11%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       33( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] End Peak syMemory usage = 1270.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.25 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1270)
Total number of fetched objects 7283
End delay calculation. (MEM=1343.43 CPU=0:00:03.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1343.43 CPU=0:00:03.7 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:03:50 mem=1343.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 1008.0M, totSessionCpu=0:03:51 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.018  |  0.018  |  0.036  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.192%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:10, real = 0:01:10, mem = 1009.5M, totSessionCpu=0:03:52 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 930.5M, totSessionCpu=0:03:53 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1212.3M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:53 mem=1212.3M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 7283
End delay calculation. (MEM=0 CPU=0:00:03.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:03.6 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:00:04.8 mem=0.0M)

Active hold views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:00:04.8 mem=0.0M ***
Done building hold timer [3307 node(s), 5314 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:00:05.5 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:08.4 real=0:00:08.0 totSessionCpu=0:04:01 mem=1444.9M ***
Restoring autoHoldViews:  default

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.018  |  0.018  |  0.036  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.172  |  0.058  | -0.172  |
|           TNS (ns):| -13.849 |  0.000  | -13.849 |
|    Violating Paths:|   236   |    0    |   236   |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.192%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1015.4M, totSessionCpu=0:04:03 **
Info: 1 clock net  excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:10.4 real=0:00:11.0 totSessionCpu=0:04:03 mem=1436.2M density=59.192% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.173|   -13.85|     236|          0|       0(     0)|    59.19%|   0:00:11.0|  1436.2M|
|   1|  -0.173|   -13.85|     236|          0|       0(     0)|    59.19%|   0:00:11.0|  1436.2M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.173|   -13.85|     236|          0|       0(     0)|    59.19%|   0:00:11.0|  1436.2M|
|   1|  -0.172|   -13.62|     195|         44|       0(     0)|    59.37%|   0:00:12.0|  1446.1M|
|   2|  -0.138|    -7.61|     164|          1|       0(     0)|    59.37%|   0:00:12.0|  1446.1M|
|   3|  -0.138|    -6.39|     142|          2|       0(     0)|    59.38%|   0:00:13.0|  1446.1M|
|   4|  -0.101|    -2.82|      93|          2|       0(     0)|    59.39%|   0:00:13.0|  1446.1M|
|   5|  -0.091|    -2.60|      93|          1|       0(     0)|    59.40%|   0:00:13.0|  1446.1M|
|   6|  -0.091|    -2.40|      90|          1|       0(     0)|    59.40%|   0:00:13.0|  1446.1M|
|   7|  -0.091|    -2.25|      90|          1|       0(     0)|    59.40%|   0:00:14.0|  1446.1M|
|   8|  -0.091|    -2.16|      86|          1|       0(     0)|    59.41%|   0:00:14.0|  1446.1M|
|   9|  -0.078|    -1.10|      64|          3|       0(     0)|    59.42%|   0:00:15.0|  1446.1M|
|  10|  -0.074|    -0.62|      40|          1|       0(     0)|    59.45%|   0:00:15.0|  1446.1M|
|  11|  -0.070|    -0.20|       9|          3|       0(     0)|    59.49%|   0:00:16.0|  1446.1M|
|  12|  -0.028|    -0.07|       3|          1|       1(     0)|    59.47%|   0:00:18.0|  1465.1M|
|  13|   0.000|     0.00|       0|          1|       0(     0)|    59.47%|   0:00:18.0|  1465.1M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 62 cells added for Phase I
*info:    Total 1 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:17.7 real=0:00:18.0 totSessionCpu=0:04:11 mem=1465.1M density=59.473% ***

*info:
*info: Added a total of 62 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           46 cells of type 'BUF_X1' used
*info:           11 cells of type 'CLKBUF_X1' used
*info:            1 cell  of type 'BUF_X2' used
*info:            2 cells of type 'CLKBUF_X3' used
*info:            2 cells of type 'BUF_X16' used
*info:
*info: Total 1 instances resized
*info:       in which 0 FF resizing
*info:

*** Starting refinePlace (0:04:11 mem=1465.1M) ***
Total net bbox length = 9.687e+04 (4.855e+04 4.831e+04) (ext = 1.490e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 6610 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 8.412%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1465.1MB
Summary Report:
Instances move: 0 (out of 6610 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.687e+04 (4.855e+04 4.831e+04) (ext = 1.490e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1465.1MB
*** Finished refinePlace (0:04:11 mem=1465.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1465.1M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1465.1M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:18.4 real=0:00:19.0 totSessionCpu=0:04:11 mem=1465.1M density=59.473%) ***
*** Steiner Routed Nets: 1.620%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 1.620%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.00505)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3562 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=6975  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 6975 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6975 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.190854e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      10( 0.09%)       1( 0.01%)   ( 0.09%) 
[NR-eGR] Layer3       3( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] Layer4       3( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       1( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer7       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       17( 0.02%)       1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1290.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.26 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 979.2M, totSessionCpu=0:04:12 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 7345
End delay calculation. (MEM=0 CPU=0:00:03.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:03.6 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:00:09.7 mem=0.0M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1262.68)
Total number of fetched objects 7345
End delay calculation. (MEM=1336.11 CPU=0:00:03.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1336.11 CPU=0:00:03.8 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:04:21 mem=1336.1M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.015  |  0.018  |  0.015  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.058  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.473%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:31, mem = 1006.6M, totSessionCpu=0:04:22 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 28 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 226 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 830 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 2851 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 8102 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 12037 filler insts added - prefix FILLER (CPU: 0:00:00.7).
For 12037 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1022.05 (MB), peak = 1287.27 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1278.9M, init mem=1278.9M)
*info: Placed = 18647         
*info: Unplaced = 0           
Placement Density:100.00%(20123/20123)
Placement Density (including fixed std cells):100.00%(20123/20123)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1278.9M)
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1278.9M) ***

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Aug 21 19:11:26 2020
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Fri Aug 21 19:11:26 2020
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Voltage range [0.000 - 1.100] has 6981 nets.
# metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 957.58 (MB), peak = 1287.27 (MB)
#Merging special wires...
#
#Finished routing data preparation on Fri Aug 21 19:11:27 2020
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.84 (MB)
#Total memory = 957.75 (MB)
#Peak memory = 1287.27 (MB)
#
#
#Start global routing on Fri Aug 21 19:11:27 2020
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Aug 21 19:11:27 2020
#
#Start routing resource analysis on Fri Aug 21 19:11:27 2020
#
#Routing resource analysis is done on Fri Aug 21 19:11:27 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1082           0        5256    67.33%
#  metal2         V         803           0        5256     0.00%
#  metal3         H        1082           0        5256     0.00%
#  metal4         V         545           0        5256     0.00%
#  metal5         H         540           0        5256     0.00%
#  metal6         V         545           0        5256     0.00%
#  metal7         H         180           0        5256     0.00%
#  metal8         V         181           0        5256     2.59%
#  metal9         H          68           4        5256    10.64%
#  metal10        V          54          19        5256    27.09%
#  --------------------------------------------------------------
#  Total                   5080       3.16%       52560    10.76%
#
#
#
#
#Global routing data preparation is done on Fri Aug 21 19:11:27 2020
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 958.71 (MB), peak = 1287.27 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 958.98 (MB), peak = 1287.27 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 963.55 (MB), peak = 1287.27 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 991.06 (MB), peak = 1287.27 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 992.73 (MB), peak = 1287.27 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 10 (skipped).
#Total number of routable nets = 6975.
#Total number of nets in the design = 6985.
#
#6975 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            6975  
#-----------------------------
#        Total            6975  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            6975  
#-----------------------------
#        Total            6975  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2        9(0.17%)      0(0.00%)      2(0.04%)   (0.21%)
#  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      9(0.02%)      0(0.00%)      2(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.04% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 118808 um.
#Total half perimeter of net bounding box = 101990 um.
#Total wire length on LAYER metal1 = 1045 um.
#Total wire length on LAYER metal2 = 29155 um.
#Total wire length on LAYER metal3 = 47100 um.
#Total wire length on LAYER metal4 = 23194 um.
#Total wire length on LAYER metal5 = 12052 um.
#Total wire length on LAYER metal6 = 6212 um.
#Total wire length on LAYER metal7 = 50 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 46085
#Up-Via Summary (total 46085):
#           
#-----------------------
# metal1          24738
# metal2          16475
# metal3           3435
# metal4           1080
# metal5            355
# metal6              2
#-----------------------
#                 46085 
#
#Max overcon = 3 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 35.22 (MB)
#Total memory = 993.01 (MB)
#Peak memory = 1287.27 (MB)
#
#Finished global routing on Fri Aug 21 19:11:39 2020
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.00 (MB), peak = 1287.27 (MB)
#Start Track Assignment.
#Done with 12344 horizontal wires in 1 hboxes and 12617 vertical wires in 1 hboxes.
#Done with 3026 horizontal wires in 1 hboxes and 3217 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      1052.51 	  0.68%  	  0.00% 	  0.68%
# metal2     28773.08 	  0.11%  	  0.00% 	  0.00%
# metal3     46640.62 	  0.06%  	  0.00% 	  0.00%
# metal4     23334.64 	  0.01%  	  0.00% 	  0.00%
# metal5     12144.23 	  0.01%  	  0.00% 	  0.00%
# metal6      6243.44 	  0.00%  	  0.00% 	  0.00%
# metal7        50.80 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      118239.32  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 124785 um.
#Total half perimeter of net bounding box = 101990 um.
#Total wire length on LAYER metal1 = 5436 um.
#Total wire length on LAYER metal2 = 28787 um.
#Total wire length on LAYER metal3 = 48690 um.
#Total wire length on LAYER metal4 = 23374 um.
#Total wire length on LAYER metal5 = 12186 um.
#Total wire length on LAYER metal6 = 6262 um.
#Total wire length on LAYER metal7 = 52 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 46085
#Up-Via Summary (total 46085):
#           
#-----------------------
# metal1          24738
# metal2          16475
# metal3           3435
# metal4           1080
# metal5            355
# metal6              2
#-----------------------
#                 46085 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 984.01 (MB), peak = 1287.27 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 36.46 (MB)
#Total memory = 984.24 (MB)
#Peak memory = 1287.27 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        2        2
#	Totals        2        2
#cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1002.67 (MB), peak = 1287.27 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1003.88 (MB), peak = 1287.27 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1003.89 (MB), peak = 1287.27 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1003.89 (MB), peak = 1287.27 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1003.89 (MB), peak = 1287.27 (MB)
#Complete Detail Routing.
#Total wire length = 124027 um.
#Total half perimeter of net bounding box = 101990 um.
#Total wire length on LAYER metal1 = 5210 um.
#Total wire length on LAYER metal2 = 35198 um.
#Total wire length on LAYER metal3 = 44427 um.
#Total wire length on LAYER metal4 = 21527 um.
#Total wire length on LAYER metal5 = 11436 um.
#Total wire length on LAYER metal6 = 6169 um.
#Total wire length on LAYER metal7 = 59 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 47974
#Up-Via Summary (total 47974):
#           
#-----------------------
# metal1          25571
# metal2          17523
# metal3           3512
# metal4           1036
# metal5            330
# metal6              2
#-----------------------
#                 47974 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:47
#Elapsed time = 00:00:47
#Increased memory = -8.73 (MB)
#Total memory = 975.52 (MB)
#Peak memory = 1287.27 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1008.63 (MB), peak = 1287.27 (MB)
#CELL_VIEW DLX_syn,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Aug 21 19:12:36 2020
#
#
#Start Post Route Wire Spread.
#Done with 4900 horizontal wires in 2 hboxes and 3398 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 126499 um.
#Total half perimeter of net bounding box = 101990 um.
#Total wire length on LAYER metal1 = 5223 um.
#Total wire length on LAYER metal2 = 35848 um.
#Total wire length on LAYER metal3 = 45630 um.
#Total wire length on LAYER metal4 = 21973 um.
#Total wire length on LAYER metal5 = 11575 um.
#Total wire length on LAYER metal6 = 6192 um.
#Total wire length on LAYER metal7 = 59 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 47974
#Up-Via Summary (total 47974):
#           
#-----------------------
# metal1          25571
# metal2          17523
# metal3           3512
# metal4           1036
# metal5            330
# metal6              2
#-----------------------
#                 47974 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1007.96 (MB), peak = 1287.27 (MB)
#CELL_VIEW DLX_syn,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 981.47 (MB), peak = 1287.27 (MB)
#CELL_VIEW DLX_syn,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 126499 um.
#Total half perimeter of net bounding box = 101990 um.
#Total wire length on LAYER metal1 = 5223 um.
#Total wire length on LAYER metal2 = 35848 um.
#Total wire length on LAYER metal3 = 45630 um.
#Total wire length on LAYER metal4 = 21973 um.
#Total wire length on LAYER metal5 = 11575 um.
#Total wire length on LAYER metal6 = 6192 um.
#Total wire length on LAYER metal7 = 59 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 47974
#Up-Via Summary (total 47974):
#           
#-----------------------
# metal1          25571
# metal2          17523
# metal3           3512
# metal4           1036
# metal5            330
# metal6              2
#-----------------------
#                 47974 
#
#detailRoute Statistics:
#Cpu time = 00:01:01
#Elapsed time = 00:01:01
#Increased memory = -4.89 (MB)
#Total memory = 979.35 (MB)
#Peak memory = 1287.27 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:19
#Elapsed time = 00:01:19
#Increased memory = -60.75 (MB)
#Total memory = 961.43 (MB)
#Peak memory = 1287.27 (MB)
#Number of warnings = 38
#Total number of warnings = 39
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Aug 21 19:12:45 2020
#
#routeDesign: cpu time = 00:01:19, elapsed time = 00:01:19, memory = 949.89 (MB), peak = 1287.27 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 969.4M, totSessionCpu=0:06:00 **
#Created 135 library cell signatures
#Created 6985 NETS and 0 SPECIALNETS signatures
#Created 18647 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.99 (MB), peak = 1287.27 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 970.04 (MB), peak = 1287.27 (MB)
Begin checking placement ... (start mem=1241.4M, init mem=1241.4M)
*info: Placed = 18647         
*info: Unplaced = 0           
Placement Density:100.00%(20123/20123)
Placement Density (including fixed std cells):100.00%(20123/20123)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1241.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'DLX_syn' of instances=18647 and nets=6985 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DLX_syn.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_3924_localhost.localdomain_ms20.7_gjjLHw/DLX_syn_3924_LdIR3s.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1235.4M)
Extracted 10.0012% (CPU Time= 0:00:00.3  MEM= 1304.4M)
Extracted 20.0013% (CPU Time= 0:00:00.4  MEM= 1304.4M)
Extracted 30.0015% (CPU Time= 0:00:00.4  MEM= 1304.4M)
Extracted 40.0016% (CPU Time= 0:00:00.5  MEM= 1304.4M)
Extracted 50.0017% (CPU Time= 0:00:00.6  MEM= 1304.4M)
Extracted 60.0018% (CPU Time= 0:00:00.8  MEM= 1304.4M)
Extracted 70.0019% (CPU Time= 0:00:00.9  MEM= 1304.4M)
Extracted 80.002% (CPU Time= 0:00:01.1  MEM= 1304.4M)
Extracted 90.0021% (CPU Time= 0:00:01.2  MEM= 1304.4M)
Extracted 100% (CPU Time= 0:00:01.6  MEM= 1308.4M)
Number of Extracted Resistors     : 137513
Number of Extracted Ground Cap.   : 144464
Number of Extracted Coupling Cap. : 246012
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1268.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:02.0  MEM: 1268.422M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Unfixed 0 ViaPillar Nets
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 7345
End delay calculation. (MEM=0 CPU=0:00:03.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:03.6 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:00:13.7 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:04.7 real=0:00:04.0 totSessionCpu=0:00:13.7 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1266.42)
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1320.79 CPU=0:00:05.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1320.79 CPU=0:00:05.7 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1320.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1320.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1328.84)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 7345. 
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1296.83 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1296.83 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:06:15 mem=1296.8M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.055  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.473%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1012.3M, totSessionCpu=0:06:15 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 1293.39M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1 clock net  excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 100.00|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1533.1M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1533.1M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1112.1M, totSessionCpu=0:06:20 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1393.98M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.06min real=0.07min mem=1394.0M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.055  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.473%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1110.0M, totSessionCpu=0:06:20 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1104.5M, totSessionCpu=0:06:20 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1327.21M, totSessionCpu=0:06:21).
**optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1104.6M, totSessionCpu=0:06:21 **

Default Rule : ""
Non Default Rules :
Worst Slack : 0.052 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 8 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 73 (1.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.052 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
GigaOpt: 3 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 77 (1.1%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.055  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.473%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 1026.6M, totSessionCpu=0:06:22 **
*** Starting refinePlace (0:06:22 mem=1252.2M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 18647 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1252.2MB
*** Finished refinePlace (0:06:22 mem=1252.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Aug 21 19:14:15 2020
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Loading the last recorded routing design signature
#Created 3817 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation on Fri Aug 21 19:14:16 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Voltage range [0.000 - 1.100] has 6981 nets.
# metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1025.14 (MB), peak = 1287.27 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#3813 routed nets are extracted.
#3162 routed net(s) are imported.
#10 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 6985.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Aug 21 19:14:17 2020
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.90 (MB)
#Total memory = 1025.39 (MB)
#Peak memory = 1287.27 (MB)
#
#
#Start global routing on Fri Aug 21 19:14:17 2020
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.42 (MB)
#Total memory = 1025.74 (MB)
#Peak memory = 1287.27 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.14 (MB), peak = 1287.27 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.33 (MB), peak = 1287.27 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 126499 um.
#Total half perimeter of net bounding box = 101990 um.
#Total wire length on LAYER metal1 = 5223 um.
#Total wire length on LAYER metal2 = 35848 um.
#Total wire length on LAYER metal3 = 45630 um.
#Total wire length on LAYER metal4 = 21973 um.
#Total wire length on LAYER metal5 = 11575 um.
#Total wire length on LAYER metal6 = 6192 um.
#Total wire length on LAYER metal7 = 59 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 47974
#Up-Via Summary (total 47974):
#           
#-----------------------
# metal1          25571
# metal2          17523
# metal3           3512
# metal4           1036
# metal5            330
# metal6              2
#-----------------------
#                 47974 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.52 (MB)
#Total memory = 1026.26 (MB)
#Peak memory = 1287.27 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Aug 21 19:14:18 2020
#
#
#Start Post Route Wire Spread.
#Done with 1213 horizontal wires in 2 hboxes and 472 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 126870 um.
#Total half perimeter of net bounding box = 101990 um.
#Total wire length on LAYER metal1 = 5225 um.
#Total wire length on LAYER metal2 = 35937 um.
#Total wire length on LAYER metal3 = 45833 um.
#Total wire length on LAYER metal4 = 22034 um.
#Total wire length on LAYER metal5 = 11589 um.
#Total wire length on LAYER metal6 = 6192 um.
#Total wire length on LAYER metal7 = 59 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 47974
#Up-Via Summary (total 47974):
#           
#-----------------------
# metal1          25571
# metal2          17523
# metal3           3512
# metal4           1036
# metal5            330
# metal6              2
#-----------------------
#                 47974 
#
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1056.77 (MB), peak = 1287.27 (MB)
#CELL_VIEW DLX_syn,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 11
#Total wire length = 126870 um.
#Total half perimeter of net bounding box = 101990 um.
#Total wire length on LAYER metal1 = 5225 um.
#Total wire length on LAYER metal2 = 35937 um.
#Total wire length on LAYER metal3 = 45833 um.
#Total wire length on LAYER metal4 = 22034 um.
#Total wire length on LAYER metal5 = 11589 um.
#Total wire length on LAYER metal6 = 6192 um.
#Total wire length on LAYER metal7 = 59 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 47974
#Up-Via Summary (total 47974):
#           
#-----------------------
# metal1          25571
# metal2          17523
# metal3           3512
# metal4           1036
# metal5            330
# metal6              2
#-----------------------
#                 47974 
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 1.00 (MB)
#Total memory = 1026.74 (MB)
#Peak memory = 1287.27 (MB)
#Updating routing design signature
#Created 135 library cell signatures
#Created 6985 NETS and 0 SPECIALNETS signatures
#Created 18647 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.30 (MB), peak = 1287.27 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.42 (MB), peak = 1287.27 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -4.73 (MB)
#Total memory = 1022.32 (MB)
#Peak memory = 1287.27 (MB)
#Number of warnings = 3
#Total number of warnings = 42
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Aug 21 19:14:20 2020
#
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1022.5M, totSessionCpu=0:06:27 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Extraction called for design 'DLX_syn' of instances=18647 and nets=6985 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DLX_syn.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_3924_localhost.localdomain_ms20.7_gjjLHw/DLX_syn_3924_LdIR3s.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1259.7M)
Extracted 10.0014% (CPU Time= 0:00:00.4  MEM= 1328.7M)
Extracted 20.0017% (CPU Time= 0:00:00.5  MEM= 1328.7M)
Extracted 30.002% (CPU Time= 0:00:00.5  MEM= 1328.7M)
Extracted 40.0013% (CPU Time= 0:00:00.6  MEM= 1328.7M)
Extracted 50.0016% (CPU Time= 0:00:00.7  MEM= 1328.7M)
Extracted 60.0019% (CPU Time= 0:00:00.9  MEM= 1328.7M)
Extracted 70.0012% (CPU Time= 0:00:01.0  MEM= 1328.7M)
Extracted 80.0015% (CPU Time= 0:00:01.2  MEM= 1328.7M)
Extracted 90.0018% (CPU Time= 0:00:01.3  MEM= 1328.7M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1332.7M)
Number of Extracted Resistors     : 141311
Number of Extracted Ground Cap.   : 148262
Number of Extracted Coupling Cap. : 252056
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1308.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:03.0  MEM: 1308.715M)
**optDesign ... cpu = 0:00:30, real = 0:00:31, mem = 987.3M, totSessionCpu=0:06:30 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1251.47)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1334.45 CPU=0:00:05.1 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1334.45 CPU=0:00:05.6 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1334.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1334.5M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1342.5)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 7345. 
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1310.5 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1310.5 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:09.1 real=0:00:09.0 totSessionCpu=0:06:39 mem=1310.5M)
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1023.3M, totSessionCpu=0:06:39 **
Executing marking Critical Nets1
Footprint XOR2_X1 has at least 2 pins...
Footprint XNOR2_X1 has at least 3 pins...
Footprint TLAT_X1 has at least 4 pins...
Footprint SDFF_X1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1023.3M, totSessionCpu=0:06:39 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1245.72M, totSessionCpu=0:06:39).
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1023.5M, totSessionCpu=0:06:39 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:40, real = 0:00:41, mem = 1023.5M, totSessionCpu=0:06:40 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.473%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:42, mem = 1023.5M, totSessionCpu=0:06:41 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postRoute -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1024.9M, totSessionCpu=0:06:42 **
#Created 135 library cell signatures
#Created 6985 NETS and 0 SPECIALNETS signatures
#Created 18647 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1025.41 (MB), peak = 1287.27 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1025.46 (MB), peak = 1287.27 (MB)
Begin checking placement ... (start mem=1261.7M, init mem=1261.7M)
*info: Placed = 18647         
*info: Unplaced = 0           
Placement Density:100.00%(20123/20123)
Placement Density (including fixed std cells):100.00%(20123/20123)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1261.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'DLX_syn' of instances=18647 and nets=6985 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DLX_syn.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_3924_localhost.localdomain_ms20.7_gjjLHw/DLX_syn_3924_LdIR3s.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1253.7M)
Extracted 10.0014% (CPU Time= 0:00:00.4  MEM= 1322.7M)
Extracted 20.0017% (CPU Time= 0:00:00.4  MEM= 1322.7M)
Extracted 30.002% (CPU Time= 0:00:00.4  MEM= 1322.7M)
Extracted 40.0013% (CPU Time= 0:00:00.5  MEM= 1322.7M)
Extracted 50.0016% (CPU Time= 0:00:00.7  MEM= 1322.7M)
Extracted 60.0019% (CPU Time= 0:00:00.8  MEM= 1322.7M)
Extracted 70.0012% (CPU Time= 0:00:00.9  MEM= 1322.7M)
Extracted 80.0015% (CPU Time= 0:00:01.1  MEM= 1322.7M)
Extracted 90.0018% (CPU Time= 0:00:01.3  MEM= 1322.7M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1326.7M)
Number of Extracted Resistors     : 141311
Number of Extracted Ground Cap.   : 148262
Number of Extracted Coupling Cap. : 252056
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1302.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:03.0  MEM: 1302.699M)
Unfixed 0 ViaPillar Nets
**ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
Unfixed 0 ViaPillar Nets
**ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:45 mem=1280.4M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.1 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.6 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=0:00:21.4 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:08.4 real=0:00:08.0 totSessionCpu=0:00:21.4 mem=0.0M ***
Done building hold timer [2424 node(s), 2768 edge(s), 1 view(s)] (fixHold) cpu=0:00:09.0 real=0:00:09.0 totSessionCpu=0:00:22.0 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_3924_localhost.localdomain_ms20.7_gjjLHw/coe_eosdata_JAWKCp/default.twf, for view: default 
	 Dumping view 0 default 

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1493.8)
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1583.25 CPU=0:00:05.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1583.25 CPU=0:00:05.8 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1583.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1583.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1591.3)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 7345. 
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1559.3 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1559.3 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:08.0 totSessionCpu=0:07:04 mem=1559.3M)
Done building cte setup timing graph (fixHold) cpu=0:00:19.1 real=0:00:20.0 totSessionCpu=0:07:04 mem=1559.3M ***
Setting latch borrow mode to budget during optimization.
Loading timing data from /tmp/innovus_temp_3924_localhost.localdomain_ms20.7_gjjLHw/coe_eosdata_JAWKCp/default.twf 
	 Loading view 0 default 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  |  0.057  | -0.001  |
|           TNS (ns):| -0.005  |  0.000  | -0.005  |
|    Violating Paths:|   12    |    0    |   12    |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.473%
       (100.000% with Fillers)
------------------------------------------------------------

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default
**optDesign ... cpu = 0:00:24, real = 0:00:26, mem = 1114.1M, totSessionCpu=0:07:06 **
Info: 1 clock net  excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:21.6 real=0:00:23.0 totSessionCpu=0:07:06 mem=1493.4M density=100.000% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|   0|  -0.001|    -0.01|      12|          0|       0(     0)|   100.00%|   0:00:23.0|  1493.4M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|   0|  -0.001|    -0.01|      12|          0|       0(     0)|   100.00%|   0:00:23.0|  1493.4M|
+-----------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 19 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------


*** Finished Core Fixing (fixHold) cpu=0:00:21.8 real=0:00:23.0 totSessionCpu=0:07:07 mem=1493.4M density=100.000% ***


*** Finish Post Route Hold Fixing (cpu=0:00:21.8 real=0:00:23.0 totSessionCpu=0:07:07 mem=1493.4M density=100.000%) ***
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:25, real = 0:00:27, mem = 1111.8M, totSessionCpu=0:07:07 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.1 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.5 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:00:29.6 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  |  0.057  | -0.001  |
|           TNS (ns):| -0.005  |  0.000  | -0.005  |
|    Violating Paths:|   12    |    0    |   12    |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.473%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:37, mem = 1101.3M, totSessionCpu=0:07:16 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign DLX_syn
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=08/21 19:16:32, mem=1099.6M)
% Begin Save netlist data ... (date=08/21 19:16:32, mem=1100.2M)
Writing Binary DB to DLX_syn.dat/DLX_syn.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/21 19:16:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1100.5M, current mem=1100.5M)
% Begin Save AAE data ... (date=08/21 19:16:32, mem=1100.5M)
Saving AAE Data ...
% End Save AAE data ... (date=08/21 19:16:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1100.5M, current mem=1100.5M)
% Begin Save clock tree data ... (date=08/21 19:16:32, mem=1100.7M)
% End Save clock tree data ... (date=08/21 19:16:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1100.7M, current mem=1100.7M)
Saving preference file DLX_syn.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=08/21 19:16:33, mem=1101.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/21 19:16:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1101.0M, current mem=1101.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=08/21 19:16:33, mem=1101.0M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=08/21 19:16:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.0M, current mem=1101.0M)
% Begin Save routing data ... (date=08/21 19:16:33, mem=1101.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1359.8M) ***
% End Save routing data ... (date=08/21 19:16:33, total cpu=0:00:00.3, real=0:00:00.0, peak res=1101.9M, current mem=1101.9M)
Saving property file DLX_syn.dat/DLX_syn.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1359.8M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=08/21 19:16:34, mem=1104.1M)
% End Save power constraints data ... (date=08/21 19:16:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1104.2M, current mem=1104.2M)
high standard low
Generated self-contained design DLX_syn.dat
#% End save design ... (date=08/21 19:16:34, total cpu=0:00:01.2, real=0:00:02.0, peak res=1104.2M, current mem=1019.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> win
XWindow dump put in file screen_dump
high standard low
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'DLX_syn' of instances=18647 and nets=6985 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DLX_syn.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_3924_localhost.localdomain_ms20.7_gjjLHw/DLX_syn_3924_bzTiYn.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1295.1M)
Extracted 10.0014% (CPU Time= 0:00:00.4  MEM= 1342.1M)
Extracted 20.0017% (CPU Time= 0:00:00.5  MEM= 1342.1M)
Extracted 30.002% (CPU Time= 0:00:00.5  MEM= 1342.1M)
Extracted 40.0013% (CPU Time= 0:00:00.6  MEM= 1342.1M)
Extracted 50.0016% (CPU Time= 0:00:00.8  MEM= 1342.1M)
Extracted 60.0019% (CPU Time= 0:00:00.9  MEM= 1342.1M)
Extracted 70.0012% (CPU Time= 0:00:01.0  MEM= 1342.1M)
Extracted 80.0015% (CPU Time= 0:00:01.2  MEM= 1342.1M)
Extracted 90.0018% (CPU Time= 0:00:01.4  MEM= 1342.1M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1346.1M)
Number of Extracted Resistors     : 141311
Number of Extracted Ground Cap.   : 148262
Number of Extracted Coupling Cap. : 252056
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1331.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:02.0  MEM: 1331.059M)
<CMD> rcOut -setload DLX_syn.setload -rc_corner standard
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1308.8M)
<CMD> rcOut -setres DLX_syn.setres -rc_corner standard
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1308.8M)
<CMD> rcOut -spf DLX_syn.spf -rc_corner standard
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
Printing *|NET...
RC Out from RCDB Completed (CPU Time= 0:00:01.5  MEM= 1308.8M)
<CMD> rcOut -spef DLX_syn.spef -rc_corner standard
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.6  MEM= 1308.8M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix DLX_syn_postRoute_setup -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'DLX_syn' of instances=18647 and nets=6985 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DLX_syn.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_3924_localhost.localdomain_ms20.7_gjjLHw/DLX_syn_3924_bzTiYn.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1267.3M)
Extracted 10.0014% (CPU Time= 0:00:00.4  MEM= 1312.3M)
Extracted 20.0017% (CPU Time= 0:00:00.5  MEM= 1312.3M)
Extracted 30.002% (CPU Time= 0:00:00.5  MEM= 1312.3M)
Extracted 40.0013% (CPU Time= 0:00:00.7  MEM= 1312.3M)
Extracted 50.0016% (CPU Time= 0:00:00.8  MEM= 1312.3M)
Extracted 60.0019% (CPU Time= 0:00:00.9  MEM= 1312.3M)
Extracted 70.0012% (CPU Time= 0:00:01.0  MEM= 1312.3M)
Extracted 80.0015% (CPU Time= 0:00:01.2  MEM= 1312.3M)
Extracted 90.0018% (CPU Time= 0:00:01.4  MEM= 1312.3M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1316.3M)
Number of Extracted Resistors     : 141311
Number of Extracted Ground Cap.   : 148262
Number of Extracted Coupling Cap. : 252056
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1300.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:03.0  MEM: 1300.250M)
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1298.25)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1381.23 CPU=0:00:05.3 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1381.23 CPU=0:00:05.8 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1381.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1381.2M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1389.28)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 7345. 
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1357.28 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1357.28 CPU=0:00:00.2 REAL=0:00:01.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.473%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 12.51 sec
Total Real time: 13.0 sec
Total Memory Usage: 1275.996094 Mbytes
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix DLX_syn_postRoute_hold -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'DLX_syn' of instances=18647 and nets=6985 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DLX_syn.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_3924_localhost.localdomain_ms20.7_gjjLHw/DLX_syn_3924_bzTiYn.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1282.0M)
Extracted 10.0014% (CPU Time= 0:00:00.4  MEM= 1351.0M)
Extracted 20.0017% (CPU Time= 0:00:00.5  MEM= 1351.0M)
Extracted 30.002% (CPU Time= 0:00:00.5  MEM= 1351.0M)
Extracted 40.0013% (CPU Time= 0:00:00.7  MEM= 1351.0M)
Extracted 50.0016% (CPU Time= 0:00:00.8  MEM= 1351.0M)
Extracted 60.0019% (CPU Time= 0:00:00.9  MEM= 1351.0M)
Extracted 70.0012% (CPU Time= 0:00:01.0  MEM= 1351.0M)
Extracted 80.0015% (CPU Time= 0:00:01.2  MEM= 1351.0M)
Extracted 90.0018% (CPU Time= 0:00:01.4  MEM= 1351.0M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1355.0M)
Number of Extracted Resistors     : 141311
Number of Extracted Ground Cap.   : 148262
Number of Extracted Coupling Cap. : 252056
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1339.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:02.0  MEM: 1338.988M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1272.95)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1355.93 CPU=0:00:05.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1355.93 CPU=0:00:05.7 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1355.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1355.9M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1363.98)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1331.98 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1331.98 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:08:15 mem=1332.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 default 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  |  0.057  | -0.001  |
|           TNS (ns):| -0.005  |  0.000  | -0.005  |
|    Violating Paths:|   12    |    0    |   12    |
|          All Paths:|  1126   |   580   |   791   |
+--------------------+---------+---------+---------+

Density: 59.473%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 11.08 sec
Total Real time: 11.0 sec
Total Memory Usage: 1237.414062 Mbytes
Reset AAE Options
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1241.96)
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1356.96 CPU=0:00:05.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1356.96 CPU=0:00:05.5 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1357.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1357.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1365)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 7345. 
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1333 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1333 CPU=0:00:00.2 REAL=0:00:01.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1308.73)
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1356.96 CPU=0:00:05.2 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1356.96 CPU=0:00:05.7 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1357.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1357.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1365)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1333 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1333 CPU=0:00:00.2 REAL=0:00:01.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Aug 21 19:20:59 2020

Design Name: DLX_syn
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (152.5700, 151.4800)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 19:21:00 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Aug 21 19:21:00 2020
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.6  MEM: 0.000M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1333.0) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

VG: elapsed time: 4.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:04.2  MEM: 167.1M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> reportGateCount -level 5 -limit 100 -outfile DLX_syn.gateCount
Gate area 0.7980 um^2
[0] DLX_syn Gates=14997 Cells=6610 Area=11967.6 um^2
[1] DataP/Reg_F Gates=5840 Cells=2558 Area=4660.6 um^2
[1] DataP/BR_pred Gates=1319 Cells=554 Area=1053.1 um^2
<CMD> saveNetlist DLX_syn.v
Writing Netlist "DLX_syn.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf  -ideal_clock_network DLX_syn.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX_syn
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1475.81)
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1515.89 CPU=0:00:05.0 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1515.89 CPU=0:00:05.4 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1515.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1515.9M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1515.89)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 7345. 
Total number of fetched objects 7345
AAE_INFO-618: Total number of nets in the design is 6985,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1483.88 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1483.88 CPU=0:00:00.2 REAL=0:00:00.0)

*** Memory Usage v#1 (Current mem = 1475.812M, initial mem = 187.684M) ***
*** Message Summary: 77 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=0:09:47, real=0:28:52, mem=1475.8M) ---
