
projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b80  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013474  08005d18  08005d18  00006d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801918c  0801918c  0001b05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801918c  0801918c  0001a18c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019194  08019194  0001b05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019194  08019194  0001a194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08019198  08019198  0001a198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0801919c  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d48  2000005c  080191f8  0001b05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001da4  080191f8  0001bda4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001b05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010550  00000000  00000000  0001b08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ad8  00000000  00000000  0002b5dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f90  00000000  00000000  0002e0b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b63  00000000  00000000  0002f048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000175a7  00000000  00000000  0002fbab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012704  00000000  00000000  00047152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091d2b  00000000  00000000  00059856  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  000eb581  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004258  00000000  00000000  000eb634  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000ef88c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00002a79  00000000  00000000  000ef8ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000060  00000000  00000000  000f2368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000005c 	.word	0x2000005c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08005d00 	.word	0x08005d00

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000060 	.word	0x20000060
 80001d4:	08005d00 	.word	0x08005d00

080001d8 <arm_bitreversal_32>:
 80001d8:	1c4b      	adds	r3, r1, #1
 80001da:	2b01      	cmp	r3, #1
 80001dc:	bf98      	it	ls
 80001de:	4770      	bxls	lr
 80001e0:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001e4:	1c91      	adds	r1, r2, #2
 80001e6:	089b      	lsrs	r3, r3, #2

080001e8 <arm_bitreversal_32_0>:
 80001e8:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001ec:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001f0:	880a      	ldrh	r2, [r1, #0]
 80001f2:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001f6:	4480      	add	r8, r0
 80001f8:	4481      	add	r9, r0
 80001fa:	4402      	add	r2, r0
 80001fc:	4484      	add	ip, r0
 80001fe:	f8d9 7000 	ldr.w	r7, [r9]
 8000202:	f8d8 6000 	ldr.w	r6, [r8]
 8000206:	6815      	ldr	r5, [r2, #0]
 8000208:	f8dc 4000 	ldr.w	r4, [ip]
 800020c:	f8c9 6000 	str.w	r6, [r9]
 8000210:	f8c8 7000 	str.w	r7, [r8]
 8000214:	f8cc 5000 	str.w	r5, [ip]
 8000218:	6014      	str	r4, [r2, #0]
 800021a:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800021e:	f8d8 6004 	ldr.w	r6, [r8, #4]
 8000222:	6855      	ldr	r5, [r2, #4]
 8000224:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000228:	f8c9 6004 	str.w	r6, [r9, #4]
 800022c:	f8c8 7004 	str.w	r7, [r8, #4]
 8000230:	f8cc 5004 	str.w	r5, [ip, #4]
 8000234:	6054      	str	r4, [r2, #4]
 8000236:	3108      	adds	r1, #8
 8000238:	3b01      	subs	r3, #1
 800023a:	d1d5      	bne.n	80001e8 <arm_bitreversal_32_0>
 800023c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000240:	4770      	bx	lr

08000242 <arm_bitreversal_16>:
 8000242:	1c4b      	adds	r3, r1, #1
 8000244:	2b01      	cmp	r3, #1
 8000246:	bf98      	it	ls
 8000248:	4770      	bxls	lr
 800024a:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800024e:	1c91      	adds	r1, r2, #2
 8000250:	089b      	lsrs	r3, r3, #2

08000252 <arm_bitreversal_16_0>:
 8000252:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000256:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 800025a:	880a      	ldrh	r2, [r1, #0]
 800025c:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000260:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 8000264:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000268:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 800026c:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000270:	f8d9 7000 	ldr.w	r7, [r9]
 8000274:	f8d8 6000 	ldr.w	r6, [r8]
 8000278:	6815      	ldr	r5, [r2, #0]
 800027a:	f8dc 4000 	ldr.w	r4, [ip]
 800027e:	f8c9 6000 	str.w	r6, [r9]
 8000282:	f8c8 7000 	str.w	r7, [r8]
 8000286:	f8cc 5000 	str.w	r5, [ip]
 800028a:	6014      	str	r4, [r2, #0]
 800028c:	3108      	adds	r1, #8
 800028e:	3b01      	subs	r3, #1
 8000290:	d1df      	bne.n	8000252 <arm_bitreversal_16_0>
 8000292:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000296:	4770      	bx	lr

08000298 <__aeabi_uldivmod>:
 8000298:	b953      	cbnz	r3, 80002b0 <__aeabi_uldivmod+0x18>
 800029a:	b94a      	cbnz	r2, 80002b0 <__aeabi_uldivmod+0x18>
 800029c:	2900      	cmp	r1, #0
 800029e:	bf08      	it	eq
 80002a0:	2800      	cmpeq	r0, #0
 80002a2:	bf1c      	itt	ne
 80002a4:	f04f 31ff 	movne.w	r1, #4294967295
 80002a8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ac:	f000 b988 	b.w	80005c0 <__aeabi_idiv0>
 80002b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b8:	f000 f806 	bl	80002c8 <__udivmoddi4>
 80002bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c4:	b004      	add	sp, #16
 80002c6:	4770      	bx	lr

080002c8 <__udivmoddi4>:
 80002c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002cc:	9d08      	ldr	r5, [sp, #32]
 80002ce:	468e      	mov	lr, r1
 80002d0:	4604      	mov	r4, r0
 80002d2:	4688      	mov	r8, r1
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d14a      	bne.n	800036e <__udivmoddi4+0xa6>
 80002d8:	428a      	cmp	r2, r1
 80002da:	4617      	mov	r7, r2
 80002dc:	d962      	bls.n	80003a4 <__udivmoddi4+0xdc>
 80002de:	fab2 f682 	clz	r6, r2
 80002e2:	b14e      	cbz	r6, 80002f8 <__udivmoddi4+0x30>
 80002e4:	f1c6 0320 	rsb	r3, r6, #32
 80002e8:	fa01 f806 	lsl.w	r8, r1, r6
 80002ec:	fa20 f303 	lsr.w	r3, r0, r3
 80002f0:	40b7      	lsls	r7, r6
 80002f2:	ea43 0808 	orr.w	r8, r3, r8
 80002f6:	40b4      	lsls	r4, r6
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	fa1f fc87 	uxth.w	ip, r7
 8000300:	fbb8 f1fe 	udiv	r1, r8, lr
 8000304:	0c23      	lsrs	r3, r4, #16
 8000306:	fb0e 8811 	mls	r8, lr, r1, r8
 800030a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800030e:	fb01 f20c 	mul.w	r2, r1, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d909      	bls.n	800032a <__udivmoddi4+0x62>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f101 30ff 	add.w	r0, r1, #4294967295
 800031c:	f080 80ea 	bcs.w	80004f4 <__udivmoddi4+0x22c>
 8000320:	429a      	cmp	r2, r3
 8000322:	f240 80e7 	bls.w	80004f4 <__udivmoddi4+0x22c>
 8000326:	3902      	subs	r1, #2
 8000328:	443b      	add	r3, r7
 800032a:	1a9a      	subs	r2, r3, r2
 800032c:	b2a3      	uxth	r3, r4
 800032e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000332:	fb0e 2210 	mls	r2, lr, r0, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb00 fc0c 	mul.w	ip, r0, ip
 800033e:	459c      	cmp	ip, r3
 8000340:	d909      	bls.n	8000356 <__udivmoddi4+0x8e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f100 32ff 	add.w	r2, r0, #4294967295
 8000348:	f080 80d6 	bcs.w	80004f8 <__udivmoddi4+0x230>
 800034c:	459c      	cmp	ip, r3
 800034e:	f240 80d3 	bls.w	80004f8 <__udivmoddi4+0x230>
 8000352:	443b      	add	r3, r7
 8000354:	3802      	subs	r0, #2
 8000356:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800035a:	eba3 030c 	sub.w	r3, r3, ip
 800035e:	2100      	movs	r1, #0
 8000360:	b11d      	cbz	r5, 800036a <__udivmoddi4+0xa2>
 8000362:	40f3      	lsrs	r3, r6
 8000364:	2200      	movs	r2, #0
 8000366:	e9c5 3200 	strd	r3, r2, [r5]
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	428b      	cmp	r3, r1
 8000370:	d905      	bls.n	800037e <__udivmoddi4+0xb6>
 8000372:	b10d      	cbz	r5, 8000378 <__udivmoddi4+0xb0>
 8000374:	e9c5 0100 	strd	r0, r1, [r5]
 8000378:	2100      	movs	r1, #0
 800037a:	4608      	mov	r0, r1
 800037c:	e7f5      	b.n	800036a <__udivmoddi4+0xa2>
 800037e:	fab3 f183 	clz	r1, r3
 8000382:	2900      	cmp	r1, #0
 8000384:	d146      	bne.n	8000414 <__udivmoddi4+0x14c>
 8000386:	4573      	cmp	r3, lr
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xc8>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 8105 	bhi.w	800059a <__udivmoddi4+0x2d2>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb6e 0203 	sbc.w	r2, lr, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4690      	mov	r8, r2
 800039a:	2d00      	cmp	r5, #0
 800039c:	d0e5      	beq.n	800036a <__udivmoddi4+0xa2>
 800039e:	e9c5 4800 	strd	r4, r8, [r5]
 80003a2:	e7e2      	b.n	800036a <__udivmoddi4+0xa2>
 80003a4:	2a00      	cmp	r2, #0
 80003a6:	f000 8090 	beq.w	80004ca <__udivmoddi4+0x202>
 80003aa:	fab2 f682 	clz	r6, r2
 80003ae:	2e00      	cmp	r6, #0
 80003b0:	f040 80a4 	bne.w	80004fc <__udivmoddi4+0x234>
 80003b4:	1a8a      	subs	r2, r1, r2
 80003b6:	0c03      	lsrs	r3, r0, #16
 80003b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003bc:	b280      	uxth	r0, r0
 80003be:	b2bc      	uxth	r4, r7
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80003c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80003ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003ce:	fb04 f20c 	mul.w	r2, r4, ip
 80003d2:	429a      	cmp	r2, r3
 80003d4:	d907      	bls.n	80003e6 <__udivmoddi4+0x11e>
 80003d6:	18fb      	adds	r3, r7, r3
 80003d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003dc:	d202      	bcs.n	80003e4 <__udivmoddi4+0x11c>
 80003de:	429a      	cmp	r2, r3
 80003e0:	f200 80e0 	bhi.w	80005a4 <__udivmoddi4+0x2dc>
 80003e4:	46c4      	mov	ip, r8
 80003e6:	1a9b      	subs	r3, r3, r2
 80003e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80003ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003f4:	fb02 f404 	mul.w	r4, r2, r4
 80003f8:	429c      	cmp	r4, r3
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x144>
 80003fc:	18fb      	adds	r3, r7, r3
 80003fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x142>
 8000404:	429c      	cmp	r4, r3
 8000406:	f200 80ca 	bhi.w	800059e <__udivmoddi4+0x2d6>
 800040a:	4602      	mov	r2, r0
 800040c:	1b1b      	subs	r3, r3, r4
 800040e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0x98>
 8000414:	f1c1 0620 	rsb	r6, r1, #32
 8000418:	408b      	lsls	r3, r1
 800041a:	fa22 f706 	lsr.w	r7, r2, r6
 800041e:	431f      	orrs	r7, r3
 8000420:	fa0e f401 	lsl.w	r4, lr, r1
 8000424:	fa20 f306 	lsr.w	r3, r0, r6
 8000428:	fa2e fe06 	lsr.w	lr, lr, r6
 800042c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000430:	4323      	orrs	r3, r4
 8000432:	fa00 f801 	lsl.w	r8, r0, r1
 8000436:	fa1f fc87 	uxth.w	ip, r7
 800043a:	fbbe f0f9 	udiv	r0, lr, r9
 800043e:	0c1c      	lsrs	r4, r3, #16
 8000440:	fb09 ee10 	mls	lr, r9, r0, lr
 8000444:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000448:	fb00 fe0c 	mul.w	lr, r0, ip
 800044c:	45a6      	cmp	lr, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	d909      	bls.n	8000468 <__udivmoddi4+0x1a0>
 8000454:	193c      	adds	r4, r7, r4
 8000456:	f100 3aff 	add.w	sl, r0, #4294967295
 800045a:	f080 809c 	bcs.w	8000596 <__udivmoddi4+0x2ce>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f240 8099 	bls.w	8000596 <__udivmoddi4+0x2ce>
 8000464:	3802      	subs	r0, #2
 8000466:	443c      	add	r4, r7
 8000468:	eba4 040e 	sub.w	r4, r4, lr
 800046c:	fa1f fe83 	uxth.w	lr, r3
 8000470:	fbb4 f3f9 	udiv	r3, r4, r9
 8000474:	fb09 4413 	mls	r4, r9, r3, r4
 8000478:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800047c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000480:	45a4      	cmp	ip, r4
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x1ce>
 8000484:	193c      	adds	r4, r7, r4
 8000486:	f103 3eff 	add.w	lr, r3, #4294967295
 800048a:	f080 8082 	bcs.w	8000592 <__udivmoddi4+0x2ca>
 800048e:	45a4      	cmp	ip, r4
 8000490:	d97f      	bls.n	8000592 <__udivmoddi4+0x2ca>
 8000492:	3b02      	subs	r3, #2
 8000494:	443c      	add	r4, r7
 8000496:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	fba0 ec02 	umull	lr, ip, r0, r2
 80004a2:	4564      	cmp	r4, ip
 80004a4:	4673      	mov	r3, lr
 80004a6:	46e1      	mov	r9, ip
 80004a8:	d362      	bcc.n	8000570 <__udivmoddi4+0x2a8>
 80004aa:	d05f      	beq.n	800056c <__udivmoddi4+0x2a4>
 80004ac:	b15d      	cbz	r5, 80004c6 <__udivmoddi4+0x1fe>
 80004ae:	ebb8 0203 	subs.w	r2, r8, r3
 80004b2:	eb64 0409 	sbc.w	r4, r4, r9
 80004b6:	fa04 f606 	lsl.w	r6, r4, r6
 80004ba:	fa22 f301 	lsr.w	r3, r2, r1
 80004be:	431e      	orrs	r6, r3
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	e9c5 6400 	strd	r6, r4, [r5]
 80004c6:	2100      	movs	r1, #0
 80004c8:	e74f      	b.n	800036a <__udivmoddi4+0xa2>
 80004ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80004ce:	0c01      	lsrs	r1, r0, #16
 80004d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004da:	463b      	mov	r3, r7
 80004dc:	4638      	mov	r0, r7
 80004de:	463c      	mov	r4, r7
 80004e0:	46b8      	mov	r8, r7
 80004e2:	46be      	mov	lr, r7
 80004e4:	2620      	movs	r6, #32
 80004e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80004ea:	eba2 0208 	sub.w	r2, r2, r8
 80004ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004f2:	e766      	b.n	80003c2 <__udivmoddi4+0xfa>
 80004f4:	4601      	mov	r1, r0
 80004f6:	e718      	b.n	800032a <__udivmoddi4+0x62>
 80004f8:	4610      	mov	r0, r2
 80004fa:	e72c      	b.n	8000356 <__udivmoddi4+0x8e>
 80004fc:	f1c6 0220 	rsb	r2, r6, #32
 8000500:	fa2e f302 	lsr.w	r3, lr, r2
 8000504:	40b7      	lsls	r7, r6
 8000506:	40b1      	lsls	r1, r6
 8000508:	fa20 f202 	lsr.w	r2, r0, r2
 800050c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000510:	430a      	orrs	r2, r1
 8000512:	fbb3 f8fe 	udiv	r8, r3, lr
 8000516:	b2bc      	uxth	r4, r7
 8000518:	fb0e 3318 	mls	r3, lr, r8, r3
 800051c:	0c11      	lsrs	r1, r2, #16
 800051e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000522:	fb08 f904 	mul.w	r9, r8, r4
 8000526:	40b0      	lsls	r0, r6
 8000528:	4589      	cmp	r9, r1
 800052a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800052e:	b280      	uxth	r0, r0
 8000530:	d93e      	bls.n	80005b0 <__udivmoddi4+0x2e8>
 8000532:	1879      	adds	r1, r7, r1
 8000534:	f108 3cff 	add.w	ip, r8, #4294967295
 8000538:	d201      	bcs.n	800053e <__udivmoddi4+0x276>
 800053a:	4589      	cmp	r9, r1
 800053c:	d81f      	bhi.n	800057e <__udivmoddi4+0x2b6>
 800053e:	eba1 0109 	sub.w	r1, r1, r9
 8000542:	fbb1 f9fe 	udiv	r9, r1, lr
 8000546:	fb09 f804 	mul.w	r8, r9, r4
 800054a:	fb0e 1119 	mls	r1, lr, r9, r1
 800054e:	b292      	uxth	r2, r2
 8000550:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000554:	4542      	cmp	r2, r8
 8000556:	d229      	bcs.n	80005ac <__udivmoddi4+0x2e4>
 8000558:	18ba      	adds	r2, r7, r2
 800055a:	f109 31ff 	add.w	r1, r9, #4294967295
 800055e:	d2c4      	bcs.n	80004ea <__udivmoddi4+0x222>
 8000560:	4542      	cmp	r2, r8
 8000562:	d2c2      	bcs.n	80004ea <__udivmoddi4+0x222>
 8000564:	f1a9 0102 	sub.w	r1, r9, #2
 8000568:	443a      	add	r2, r7
 800056a:	e7be      	b.n	80004ea <__udivmoddi4+0x222>
 800056c:	45f0      	cmp	r8, lr
 800056e:	d29d      	bcs.n	80004ac <__udivmoddi4+0x1e4>
 8000570:	ebbe 0302 	subs.w	r3, lr, r2
 8000574:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000578:	3801      	subs	r0, #1
 800057a:	46e1      	mov	r9, ip
 800057c:	e796      	b.n	80004ac <__udivmoddi4+0x1e4>
 800057e:	eba7 0909 	sub.w	r9, r7, r9
 8000582:	4449      	add	r1, r9
 8000584:	f1a8 0c02 	sub.w	ip, r8, #2
 8000588:	fbb1 f9fe 	udiv	r9, r1, lr
 800058c:	fb09 f804 	mul.w	r8, r9, r4
 8000590:	e7db      	b.n	800054a <__udivmoddi4+0x282>
 8000592:	4673      	mov	r3, lr
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1ce>
 8000596:	4650      	mov	r0, sl
 8000598:	e766      	b.n	8000468 <__udivmoddi4+0x1a0>
 800059a:	4608      	mov	r0, r1
 800059c:	e6fd      	b.n	800039a <__udivmoddi4+0xd2>
 800059e:	443b      	add	r3, r7
 80005a0:	3a02      	subs	r2, #2
 80005a2:	e733      	b.n	800040c <__udivmoddi4+0x144>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	443b      	add	r3, r7
 80005aa:	e71c      	b.n	80003e6 <__udivmoddi4+0x11e>
 80005ac:	4649      	mov	r1, r9
 80005ae:	e79c      	b.n	80004ea <__udivmoddi4+0x222>
 80005b0:	eba1 0109 	sub.w	r1, r1, r9
 80005b4:	46c4      	mov	ip, r8
 80005b6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ba:	fb09 f804 	mul.w	r8, r9, r4
 80005be:	e7c4      	b.n	800054a <__udivmoddi4+0x282>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <ST7735_WriteCommand>:

#define MAX_VAL_DB 90 // values to normalize to for column drawing depending on the mode
#define MAX_VAL_LIN 10

static void ST7735_WriteCommand(uint8_t cmd)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	4603      	mov	r3, r0
 80005cc:	71fb      	strb	r3, [r7, #7]
    DC_LOW();
 80005ce:	2200      	movs	r2, #0
 80005d0:	2120      	movs	r1, #32
 80005d2:	480c      	ldr	r0, [pc, #48]	@ (8000604 <ST7735_WriteCommand+0x40>)
 80005d4:	f001 ff86 	bl	80024e4 <HAL_GPIO_WritePin>
    CS_LOW();
 80005d8:	2200      	movs	r2, #0
 80005da:	2110      	movs	r1, #16
 80005dc:	4809      	ldr	r0, [pc, #36]	@ (8000604 <ST7735_WriteCommand+0x40>)
 80005de:	f001 ff81 	bl	80024e4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 80005e2:	1df9      	adds	r1, r7, #7
 80005e4:	f04f 33ff 	mov.w	r3, #4294967295
 80005e8:	2201      	movs	r2, #1
 80005ea:	4807      	ldr	r0, [pc, #28]	@ (8000608 <ST7735_WriteCommand+0x44>)
 80005ec:	f003 fb8d 	bl	8003d0a <HAL_SPI_Transmit>
    CS_HIGH();
 80005f0:	2201      	movs	r2, #1
 80005f2:	2110      	movs	r1, #16
 80005f4:	4803      	ldr	r0, [pc, #12]	@ (8000604 <ST7735_WriteCommand+0x40>)
 80005f6:	f001 ff75 	bl	80024e4 <HAL_GPIO_WritePin>
}
 80005fa:	bf00      	nop
 80005fc:	3708      	adds	r7, #8
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	40020800 	.word	0x40020800
 8000608:	20000120 	.word	0x20000120

0800060c <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t *buff, size_t buff_size)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	6039      	str	r1, [r7, #0]
    DC_HIGH();
 8000616:	2201      	movs	r2, #1
 8000618:	2120      	movs	r1, #32
 800061a:	480c      	ldr	r0, [pc, #48]	@ (800064c <ST7735_WriteData+0x40>)
 800061c:	f001 ff62 	bl	80024e4 <HAL_GPIO_WritePin>
    CS_LOW();
 8000620:	2200      	movs	r2, #0
 8000622:	2110      	movs	r1, #16
 8000624:	4809      	ldr	r0, [pc, #36]	@ (800064c <ST7735_WriteData+0x40>)
 8000626:	f001 ff5d 	bl	80024e4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, buff, buff_size, HAL_MAX_DELAY);
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	b29a      	uxth	r2, r3
 800062e:	f04f 33ff 	mov.w	r3, #4294967295
 8000632:	6879      	ldr	r1, [r7, #4]
 8000634:	4806      	ldr	r0, [pc, #24]	@ (8000650 <ST7735_WriteData+0x44>)
 8000636:	f003 fb68 	bl	8003d0a <HAL_SPI_Transmit>
    CS_HIGH();
 800063a:	2201      	movs	r2, #1
 800063c:	2110      	movs	r1, #16
 800063e:	4803      	ldr	r0, [pc, #12]	@ (800064c <ST7735_WriteData+0x40>)
 8000640:	f001 ff50 	bl	80024e4 <HAL_GPIO_WritePin>
}
 8000644:	bf00      	nop
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40020800 	.word	0x40020800
 8000650:	20000120 	.word	0x20000120

08000654 <ST7735_Reset>:

static void ST7735_Reset(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
    RST_LOW();
 8000658:	2200      	movs	r2, #0
 800065a:	2101      	movs	r1, #1
 800065c:	4807      	ldr	r0, [pc, #28]	@ (800067c <ST7735_Reset+0x28>)
 800065e:	f001 ff41 	bl	80024e4 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000662:	200a      	movs	r0, #10
 8000664:	f001 f8fc 	bl	8001860 <HAL_Delay>
    RST_HIGH();
 8000668:	2201      	movs	r2, #1
 800066a:	2101      	movs	r1, #1
 800066c:	4803      	ldr	r0, [pc, #12]	@ (800067c <ST7735_Reset+0x28>)
 800066e:	f001 ff39 	bl	80024e4 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000672:	200a      	movs	r0, #10
 8000674:	f001 f8f4 	bl	8001860 <HAL_Delay>
}
 8000678:	bf00      	nop
 800067a:	bd80      	pop	{r7, pc}
 800067c:	40020400 	.word	0x40020400

08000680 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint16_t x0, uint16_t y0,
                                    uint16_t x1, uint16_t y1)
{
 8000680:	b590      	push	{r4, r7, lr}
 8000682:	b085      	sub	sp, #20
 8000684:	af00      	add	r7, sp, #0
 8000686:	4604      	mov	r4, r0
 8000688:	4608      	mov	r0, r1
 800068a:	4611      	mov	r1, r2
 800068c:	461a      	mov	r2, r3
 800068e:	4623      	mov	r3, r4
 8000690:	80fb      	strh	r3, [r7, #6]
 8000692:	4603      	mov	r3, r0
 8000694:	80bb      	strh	r3, [r7, #4]
 8000696:	460b      	mov	r3, r1
 8000698:	807b      	strh	r3, [r7, #2]
 800069a:	4613      	mov	r3, r2
 800069c:	803b      	strh	r3, [r7, #0]
	/*
	 * Setting up address window of LCD (where to draw and range of drawing).
	 */
    uint8_t data[4];

    ST7735_WriteCommand(ST7735_CASET);
 800069e:	202a      	movs	r0, #42	@ 0x2a
 80006a0:	f7ff ff90 	bl	80005c4 <ST7735_WriteCommand>
    data[0] = 0;
 80006a4:	2300      	movs	r3, #0
 80006a6:	733b      	strb	r3, [r7, #12]
    data[1] = x0 + X_OFFSET;
 80006a8:	88fb      	ldrh	r3, [r7, #6]
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	3302      	adds	r3, #2
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	737b      	strb	r3, [r7, #13]
    data[2] = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	73bb      	strb	r3, [r7, #14]
    data[3] = x1 + X_OFFSET;
 80006b6:	887b      	ldrh	r3, [r7, #2]
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	3302      	adds	r3, #2
 80006bc:	b2db      	uxtb	r3, r3
 80006be:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, 4);
 80006c0:	f107 030c 	add.w	r3, r7, #12
 80006c4:	2104      	movs	r1, #4
 80006c6:	4618      	mov	r0, r3
 80006c8:	f7ff ffa0 	bl	800060c <ST7735_WriteData>

    ST7735_WriteCommand(ST7735_RASET);
 80006cc:	202b      	movs	r0, #43	@ 0x2b
 80006ce:	f7ff ff79 	bl	80005c4 <ST7735_WriteCommand>
    data[1] = y0 + Y_OFFSET;
 80006d2:	88bb      	ldrh	r3, [r7, #4]
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	3301      	adds	r3, #1
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + Y_OFFSET;
 80006dc:	883b      	ldrh	r3, [r7, #0]
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	3301      	adds	r3, #1
 80006e2:	b2db      	uxtb	r3, r3
 80006e4:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, 4);
 80006e6:	f107 030c 	add.w	r3, r7, #12
 80006ea:	2104      	movs	r1, #4
 80006ec:	4618      	mov	r0, r3
 80006ee:	f7ff ff8d 	bl	800060c <ST7735_WriteData>

    ST7735_WriteCommand(ST7735_RAMWR);
 80006f2:	202c      	movs	r0, #44	@ 0x2c
 80006f4:	f7ff ff66 	bl	80005c4 <ST7735_WriteCommand>
}
 80006f8:	bf00      	nop
 80006fa:	3714      	adds	r7, #20
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd90      	pop	{r4, r7, pc}

08000700 <ST7735_Init>:


void ST7735_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
	/*
	 * Initialize LCD.
	 */
    ST7735_Reset();
 8000706:	f7ff ffa5 	bl	8000654 <ST7735_Reset>

    ST7735_WriteCommand(ST7735_SWRESET);
 800070a:	2001      	movs	r0, #1
 800070c:	f7ff ff5a 	bl	80005c4 <ST7735_WriteCommand>
    HAL_Delay(150);
 8000710:	2096      	movs	r0, #150	@ 0x96
 8000712:	f001 f8a5 	bl	8001860 <HAL_Delay>

    ST7735_WriteCommand(ST7735_SLPOUT);
 8000716:	2011      	movs	r0, #17
 8000718:	f7ff ff54 	bl	80005c4 <ST7735_WriteCommand>
    HAL_Delay(150);
 800071c:	2096      	movs	r0, #150	@ 0x96
 800071e:	f001 f89f 	bl	8001860 <HAL_Delay>

    uint8_t colorMode = 0x05; // RGB565
 8000722:	2305      	movs	r3, #5
 8000724:	71fb      	strb	r3, [r7, #7]
    ST7735_WriteCommand(ST7735_COLMOD);
 8000726:	203a      	movs	r0, #58	@ 0x3a
 8000728:	f7ff ff4c 	bl	80005c4 <ST7735_WriteCommand>
    ST7735_WriteData(&colorMode, 1);
 800072c:	1dfb      	adds	r3, r7, #7
 800072e:	2101      	movs	r1, #1
 8000730:	4618      	mov	r0, r3
 8000732:	f7ff ff6b 	bl	800060c <ST7735_WriteData>

    uint8_t madctl = 0xC8; // orientation
 8000736:	23c8      	movs	r3, #200	@ 0xc8
 8000738:	71bb      	strb	r3, [r7, #6]
    ST7735_WriteCommand(ST7735_MADCTL);
 800073a:	2036      	movs	r0, #54	@ 0x36
 800073c:	f7ff ff42 	bl	80005c4 <ST7735_WriteCommand>
    ST7735_WriteData(&madctl, 1);
 8000740:	1dbb      	adds	r3, r7, #6
 8000742:	2101      	movs	r1, #1
 8000744:	4618      	mov	r0, r3
 8000746:	f7ff ff61 	bl	800060c <ST7735_WriteData>

    ST7735_WriteCommand(ST7735_DISPON);
 800074a:	2029      	movs	r0, #41	@ 0x29
 800074c:	f7ff ff3a 	bl	80005c4 <ST7735_WriteCommand>
    HAL_Delay(100);
 8000750:	2064      	movs	r0, #100	@ 0x64
 8000752:	f001 f885 	bl	8001860 <HAL_Delay>

    ST7735_FillScreen(BLACK);
 8000756:	2000      	movs	r0, #0
 8000758:	f000 f804 	bl	8000764 <ST7735_FillScreen>
}
 800075c:	bf00      	nop
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <ST7735_FillScreen>:
    ST7735_SetAddressWindow(x, y, x, y);
    ST7735_WriteData(data, 2);
}

void ST7735_FillScreen(uint16_t color)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af02      	add	r7, sp, #8
 800076a:	4603      	mov	r3, r0
 800076c:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRect(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 800076e:	88fb      	ldrh	r3, [r7, #6]
 8000770:	9300      	str	r3, [sp, #0]
 8000772:	23a0      	movs	r3, #160	@ 0xa0
 8000774:	2280      	movs	r2, #128	@ 0x80
 8000776:	2100      	movs	r1, #0
 8000778:	2000      	movs	r0, #0
 800077a:	f000 f805 	bl	8000788 <ST7735_FillRect>
}
 800077e:	bf00      	nop
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
	...

08000788 <ST7735_FillRect>:

void ST7735_FillRect(uint16_t x, uint16_t y,
                     uint16_t w, uint16_t h,
                     uint16_t color)
{
 8000788:	b590      	push	{r4, r7, lr}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
 800078e:	4604      	mov	r4, r0
 8000790:	4608      	mov	r0, r1
 8000792:	4611      	mov	r1, r2
 8000794:	461a      	mov	r2, r3
 8000796:	4623      	mov	r3, r4
 8000798:	80fb      	strh	r3, [r7, #6]
 800079a:	4603      	mov	r3, r0
 800079c:	80bb      	strh	r3, [r7, #4]
 800079e:	460b      	mov	r3, r1
 80007a0:	807b      	strh	r3, [r7, #2]
 80007a2:	4613      	mov	r3, r2
 80007a4:	803b      	strh	r3, [r7, #0]
	/*
	 * Function drawing a rectangle with (x,y) corner, width w, height h.
	 */
    if ((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80007a6:	88fb      	ldrh	r3, [r7, #6]
 80007a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80007aa:	d853      	bhi.n	8000854 <ST7735_FillRect+0xcc>
 80007ac:	88bb      	ldrh	r3, [r7, #4]
 80007ae:	2b9f      	cmp	r3, #159	@ 0x9f
 80007b0:	d850      	bhi.n	8000854 <ST7735_FillRect+0xcc>

    if ((x + w - 1) >= ST7735_WIDTH)  w = ST7735_WIDTH  - x;
 80007b2:	88fa      	ldrh	r2, [r7, #6]
 80007b4:	887b      	ldrh	r3, [r7, #2]
 80007b6:	4413      	add	r3, r2
 80007b8:	2b80      	cmp	r3, #128	@ 0x80
 80007ba:	dd03      	ble.n	80007c4 <ST7735_FillRect+0x3c>
 80007bc:	88fb      	ldrh	r3, [r7, #6]
 80007be:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80007c2:	807b      	strh	r3, [r7, #2]
    if ((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 80007c4:	88ba      	ldrh	r2, [r7, #4]
 80007c6:	883b      	ldrh	r3, [r7, #0]
 80007c8:	4413      	add	r3, r2
 80007ca:	2ba0      	cmp	r3, #160	@ 0xa0
 80007cc:	dd03      	ble.n	80007d6 <ST7735_FillRect+0x4e>
 80007ce:	88bb      	ldrh	r3, [r7, #4]
 80007d0:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 80007d4:	803b      	strh	r3, [r7, #0]

    ST7735_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 80007d6:	88fa      	ldrh	r2, [r7, #6]
 80007d8:	887b      	ldrh	r3, [r7, #2]
 80007da:	4413      	add	r3, r2
 80007dc:	b29b      	uxth	r3, r3
 80007de:	3b01      	subs	r3, #1
 80007e0:	b29c      	uxth	r4, r3
 80007e2:	88ba      	ldrh	r2, [r7, #4]
 80007e4:	883b      	ldrh	r3, [r7, #0]
 80007e6:	4413      	add	r3, r2
 80007e8:	b29b      	uxth	r3, r3
 80007ea:	3b01      	subs	r3, #1
 80007ec:	b29b      	uxth	r3, r3
 80007ee:	88b9      	ldrh	r1, [r7, #4]
 80007f0:	88f8      	ldrh	r0, [r7, #6]
 80007f2:	4622      	mov	r2, r4
 80007f4:	f7ff ff44 	bl	8000680 <ST7735_SetAddressWindow>

    uint8_t data[2] = { color >> 8, color & 0xFF };
 80007f8:	8c3b      	ldrh	r3, [r7, #32]
 80007fa:	0a1b      	lsrs	r3, r3, #8
 80007fc:	b29b      	uxth	r3, r3
 80007fe:	b2db      	uxtb	r3, r3
 8000800:	723b      	strb	r3, [r7, #8]
 8000802:	8c3b      	ldrh	r3, [r7, #32]
 8000804:	b2db      	uxtb	r3, r3
 8000806:	727b      	strb	r3, [r7, #9]

    DC_HIGH();
 8000808:	2201      	movs	r2, #1
 800080a:	2120      	movs	r1, #32
 800080c:	4813      	ldr	r0, [pc, #76]	@ (800085c <ST7735_FillRect+0xd4>)
 800080e:	f001 fe69 	bl	80024e4 <HAL_GPIO_WritePin>
    CS_LOW();
 8000812:	2200      	movs	r2, #0
 8000814:	2110      	movs	r1, #16
 8000816:	4811      	ldr	r0, [pc, #68]	@ (800085c <ST7735_FillRect+0xd4>)
 8000818:	f001 fe64 	bl	80024e4 <HAL_GPIO_WritePin>
    for (uint32_t i = 0; i < w * h; i++)
 800081c:	2300      	movs	r3, #0
 800081e:	60fb      	str	r3, [r7, #12]
 8000820:	e00a      	b.n	8000838 <ST7735_FillRect+0xb0>
        HAL_SPI_Transmit(&hspi1, data, 2, HAL_MAX_DELAY);
 8000822:	f107 0108 	add.w	r1, r7, #8
 8000826:	f04f 33ff 	mov.w	r3, #4294967295
 800082a:	2202      	movs	r2, #2
 800082c:	480c      	ldr	r0, [pc, #48]	@ (8000860 <ST7735_FillRect+0xd8>)
 800082e:	f003 fa6c 	bl	8003d0a <HAL_SPI_Transmit>
    for (uint32_t i = 0; i < w * h; i++)
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	3301      	adds	r3, #1
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	887b      	ldrh	r3, [r7, #2]
 800083a:	883a      	ldrh	r2, [r7, #0]
 800083c:	fb02 f303 	mul.w	r3, r2, r3
 8000840:	461a      	mov	r2, r3
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	4293      	cmp	r3, r2
 8000846:	d3ec      	bcc.n	8000822 <ST7735_FillRect+0x9a>
    CS_HIGH();
 8000848:	2201      	movs	r2, #1
 800084a:	2110      	movs	r1, #16
 800084c:	4803      	ldr	r0, [pc, #12]	@ (800085c <ST7735_FillRect+0xd4>)
 800084e:	f001 fe49 	bl	80024e4 <HAL_GPIO_WritePin>
 8000852:	e000      	b.n	8000856 <ST7735_FillRect+0xce>
    if ((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8000854:	bf00      	nop
}
 8000856:	3714      	adds	r7, #20
 8000858:	46bd      	mov	sp, r7
 800085a:	bd90      	pop	{r4, r7, pc}
 800085c:	40020800 	.word	0x40020800
 8000860:	20000120 	.word	0x20000120

08000864 <ST7735_DrawColumns>:
void ST7735_DrawScale_horizontal(){
	//to_do
}

void ST7735_DrawColumns(float* values, uint16_t values_size, uint8_t modeDb)
{
 8000864:	b590      	push	{r4, r7, lr}
 8000866:	b089      	sub	sp, #36	@ 0x24
 8000868:	af02      	add	r7, sp, #8
 800086a:	6078      	str	r0, [r7, #4]
 800086c:	460b      	mov	r3, r1
 800086e:	807b      	strh	r3, [r7, #2]
 8000870:	4613      	mov	r3, r2
 8000872:	707b      	strb	r3, [r7, #1]
	/*
	 * Function drawing values_size columns on LCD of heights normalized to maximum of maxVal.
	 */
	float maxVal = modeDb ? MAX_VAL_DB : MAX_VAL_LIN;
 8000874:	787b      	ldrb	r3, [r7, #1]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <ST7735_DrawColumns+0x1a>
 800087a:	4b31      	ldr	r3, [pc, #196]	@ (8000940 <ST7735_DrawColumns+0xdc>)
 800087c:	e000      	b.n	8000880 <ST7735_DrawColumns+0x1c>
 800087e:	4b31      	ldr	r3, [pc, #196]	@ (8000944 <ST7735_DrawColumns+0xe0>)
 8000880:	60fb      	str	r3, [r7, #12]
    if (values_size == 0) return;
 8000882:	887b      	ldrh	r3, [r7, #2]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d056      	beq.n	8000936 <ST7735_DrawColumns+0xd2>
    uint16_t h = ST7735_HEIGHT / values_size;
 8000888:	887b      	ldrh	r3, [r7, #2]
 800088a:	22a0      	movs	r2, #160	@ 0xa0
 800088c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000890:	82fb      	strh	r3, [r7, #22]
    if (h == 0) h = 1;
 8000892:	8afb      	ldrh	r3, [r7, #22]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d101      	bne.n	800089c <ST7735_DrawColumns+0x38>
 8000898:	2301      	movs	r3, #1
 800089a:	82fb      	strh	r3, [r7, #22]
            maxVal = values[i];
        }
    }
    */

    uint16_t x = 0;
 800089c:	2300      	movs	r3, #0
 800089e:	817b      	strh	r3, [r7, #10]
    uint16_t y = 0;
 80008a0:	2300      	movs	r3, #0
 80008a2:	82bb      	strh	r3, [r7, #20]
    uint16_t w = 0;
 80008a4:	2300      	movs	r3, #0
 80008a6:	827b      	strh	r3, [r7, #18]
    for (uint16_t i = 0; i < values_size; i++) {
 80008a8:	2300      	movs	r3, #0
 80008aa:	823b      	strh	r3, [r7, #16]
 80008ac:	e03e      	b.n	800092c <ST7735_DrawColumns+0xc8>
    	if(values[i] < maxVal){
 80008ae:	8a3b      	ldrh	r3, [r7, #16]
 80008b0:	009b      	lsls	r3, r3, #2
 80008b2:	687a      	ldr	r2, [r7, #4]
 80008b4:	4413      	add	r3, r2
 80008b6:	edd3 7a00 	vldr	s15, [r3]
 80008ba:	ed97 7a03 	vldr	s14, [r7, #12]
 80008be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80008c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008c6:	dd13      	ble.n	80008f0 <ST7735_DrawColumns+0x8c>
    		w = (uint16_t)(values[i] / maxVal * ((float)ST7735_WIDTH));
 80008c8:	8a3b      	ldrh	r3, [r7, #16]
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	687a      	ldr	r2, [r7, #4]
 80008ce:	4413      	add	r3, r2
 80008d0:	edd3 6a00 	vldr	s13, [r3]
 80008d4:	ed97 7a03 	vldr	s14, [r7, #12]
 80008d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80008dc:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8000948 <ST7735_DrawColumns+0xe4>
 80008e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80008e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80008e8:	ee17 3a90 	vmov	r3, s15
 80008ec:	827b      	strh	r3, [r7, #18]
 80008ee:	e001      	b.n	80008f4 <ST7735_DrawColumns+0x90>
    	}
    	else {
    		w = ST7735_WIDTH;
 80008f0:	2380      	movs	r3, #128	@ 0x80
 80008f2:	827b      	strh	r3, [r7, #18]
    	}
        x = ST7735_WIDTH - w;
 80008f4:	8a7b      	ldrh	r3, [r7, #18]
 80008f6:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80008fa:	817b      	strh	r3, [r7, #10]
        ST7735_FillRect(0, y, ST7735_WIDTH, h, BLACK);
 80008fc:	8afb      	ldrh	r3, [r7, #22]
 80008fe:	8ab9      	ldrh	r1, [r7, #20]
 8000900:	2200      	movs	r2, #0
 8000902:	9200      	str	r2, [sp, #0]
 8000904:	2280      	movs	r2, #128	@ 0x80
 8000906:	2000      	movs	r0, #0
 8000908:	f7ff ff3e 	bl	8000788 <ST7735_FillRect>
        ST7735_FillRect(x, y, w, h, GREEN);
 800090c:	8afb      	ldrh	r3, [r7, #22]
 800090e:	8a7a      	ldrh	r2, [r7, #18]
 8000910:	8ab9      	ldrh	r1, [r7, #20]
 8000912:	8978      	ldrh	r0, [r7, #10]
 8000914:	f44f 64fc 	mov.w	r4, #2016	@ 0x7e0
 8000918:	9400      	str	r4, [sp, #0]
 800091a:	f7ff ff35 	bl	8000788 <ST7735_FillRect>
        y += h;
 800091e:	8aba      	ldrh	r2, [r7, #20]
 8000920:	8afb      	ldrh	r3, [r7, #22]
 8000922:	4413      	add	r3, r2
 8000924:	82bb      	strh	r3, [r7, #20]
    for (uint16_t i = 0; i < values_size; i++) {
 8000926:	8a3b      	ldrh	r3, [r7, #16]
 8000928:	3301      	adds	r3, #1
 800092a:	823b      	strh	r3, [r7, #16]
 800092c:	8a3a      	ldrh	r2, [r7, #16]
 800092e:	887b      	ldrh	r3, [r7, #2]
 8000930:	429a      	cmp	r2, r3
 8000932:	d3bc      	bcc.n	80008ae <ST7735_DrawColumns+0x4a>
 8000934:	e000      	b.n	8000938 <ST7735_DrawColumns+0xd4>
    if (values_size == 0) return;
 8000936:	bf00      	nop
    }
}
 8000938:	371c      	adds	r7, #28
 800093a:	46bd      	mov	sp, r7
 800093c:	bd90      	pop	{r4, r7, pc}
 800093e:	bf00      	nop
 8000940:	42b40000 	.word	0x42b40000
 8000944:	41200000 	.word	0x41200000
 8000948:	43000000 	.word	0x43000000

0800094c <init>:

volatile uint8_t can_refresh_lcd = 0; // flag triggered on TIM2 callback

arm_rfft_fast_instance_f32 fftHandler;

void init() {
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
	// initialize peripherals and code variables
	ST7735_Init();
 8000950:	f7ff fed6 	bl	8000700 <ST7735_Init>
	ST7735_FillScreen(BLACK);
 8000954:	2000      	movs	r0, #0
 8000956:	f7ff ff05 	bl	8000764 <ST7735_FillScreen>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, 0); // MEMS Mic Channel Left
 800095a:	2200      	movs	r2, #0
 800095c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000960:	4804      	ldr	r0, [pc, #16]	@ (8000974 <init+0x28>)
 8000962:	f001 fdbf 	bl	80024e4 <HAL_GPIO_WritePin>
	arm_rfft_fast_init_f32(&fftHandler, FFT_BUF_SIZE);
 8000966:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800096a:	4803      	ldr	r0, [pc, #12]	@ (8000978 <init+0x2c>)
 800096c:	f004 f822 	bl	80049b4 <arm_rfft_fast_init_f32>
}
 8000970:	bf00      	nop
 8000972:	bd80      	pop	{r7, pc}
 8000974:	40021000 	.word	0x40021000
 8000978:	20001c48 	.word	0x20001c48

0800097c <copy_audio_block>:

void copy_audio_block(uint32_t start, uint32_t stop, uint32_t pcm_offset){
 800097c:	b480      	push	{r7}
 800097e:	b087      	sub	sp, #28
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
	// copy audio from i2s buffer to pcm
	uint32_t j = pcm_offset;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	617b      	str	r3, [r7, #20]
    for (uint32_t i = start; i < stop; i += 2)
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	613b      	str	r3, [r7, #16]
 8000990:	e012      	b.n	80009b8 <copy_audio_block+0x3c>
    {
    	fft_in[j++] = i2s_dma_buf[i];
 8000992:	4a0f      	ldr	r2, [pc, #60]	@ (80009d0 <copy_audio_block+0x54>)
 8000994:	693b      	ldr	r3, [r7, #16]
 8000996:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	1c5a      	adds	r2, r3, #1
 800099e:	617a      	str	r2, [r7, #20]
 80009a0:	ee07 1a90 	vmov	s15, r1
 80009a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009a8:	4a0a      	ldr	r2, [pc, #40]	@ (80009d4 <copy_audio_block+0x58>)
 80009aa:	009b      	lsls	r3, r3, #2
 80009ac:	4413      	add	r3, r2
 80009ae:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = start; i < stop; i += 2)
 80009b2:	693b      	ldr	r3, [r7, #16]
 80009b4:	3302      	adds	r3, #2
 80009b6:	613b      	str	r3, [r7, #16]
 80009b8:	693a      	ldr	r2, [r7, #16]
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	429a      	cmp	r2, r3
 80009be:	d3e8      	bcc.n	8000992 <copy_audio_block+0x16>
    }

}
 80009c0:	bf00      	nop
 80009c2:	bf00      	nop
 80009c4:	371c      	adds	r7, #28
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	20000444 	.word	0x20000444
 80009d4:	20000c44 	.word	0x20000c44

080009d8 <remove_dc>:
void remove_dc(float32_t *signal, uint32_t size)
{
 80009d8:	b480      	push	{r7}
 80009da:	b087      	sub	sp, #28
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	6039      	str	r1, [r7, #0]
    float32_t mean = 0.0f;
 80009e2:	f04f 0300 	mov.w	r3, #0
 80009e6:	617b      	str	r3, [r7, #20]

    for (uint32_t i = 0; i < size; i++)
 80009e8:	2300      	movs	r3, #0
 80009ea:	613b      	str	r3, [r7, #16]
 80009ec:	e00e      	b.n	8000a0c <remove_dc+0x34>
        mean += signal[i];
 80009ee:	693b      	ldr	r3, [r7, #16]
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	687a      	ldr	r2, [r7, #4]
 80009f4:	4413      	add	r3, r2
 80009f6:	edd3 7a00 	vldr	s15, [r3]
 80009fa:	ed97 7a05 	vldr	s14, [r7, #20]
 80009fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a02:	edc7 7a05 	vstr	s15, [r7, #20]
    for (uint32_t i = 0; i < size; i++)
 8000a06:	693b      	ldr	r3, [r7, #16]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	613b      	str	r3, [r7, #16]
 8000a0c:	693a      	ldr	r2, [r7, #16]
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d3ec      	bcc.n	80009ee <remove_dc+0x16>

    mean /= size;
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	ee07 3a90 	vmov	s15, r3
 8000a1a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a1e:	edd7 6a05 	vldr	s13, [r7, #20]
 8000a22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a26:	edc7 7a05 	vstr	s15, [r7, #20]

    for (uint32_t i = 0; i < size; i++)
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	e012      	b.n	8000a56 <remove_dc+0x7e>
        signal[i] -= mean;
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	009b      	lsls	r3, r3, #2
 8000a34:	687a      	ldr	r2, [r7, #4]
 8000a36:	4413      	add	r3, r2
 8000a38:	ed93 7a00 	vldr	s14, [r3]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	009b      	lsls	r3, r3, #2
 8000a40:	687a      	ldr	r2, [r7, #4]
 8000a42:	4413      	add	r3, r2
 8000a44:	edd7 7a05 	vldr	s15, [r7, #20]
 8000a48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a4c:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < size; i++)
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	3301      	adds	r3, #1
 8000a54:	60fb      	str	r3, [r7, #12]
 8000a56:	68fa      	ldr	r2, [r7, #12]
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	429a      	cmp	r2, r3
 8000a5c:	d3e8      	bcc.n	8000a30 <remove_dc+0x58>
}
 8000a5e:	bf00      	nop
 8000a60:	bf00      	nop
 8000a62:	371c      	adds	r7, #28
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr

08000a6c <process_audio>:
void process_audio(){
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
	/*
	 * use of FFT function and deriving spectrum by calculating magnitute of complex output
	 */
	uint32_t j = 0;
 8000a72:	2300      	movs	r3, #0
 8000a74:	607b      	str	r3, [r7, #4]
	remove_dc(fft_in, sizeof(fft_in)/sizeof(float32_t));
 8000a76:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a7a:	4881      	ldr	r0, [pc, #516]	@ (8000c80 <process_audio+0x214>)
 8000a7c:	f7ff ffac 	bl	80009d8 <remove_dc>
	arm_rfft_fast_f32(&fftHandler, &fft_in, &fft_out, 0);
 8000a80:	2300      	movs	r3, #0
 8000a82:	4a80      	ldr	r2, [pc, #512]	@ (8000c84 <process_audio+0x218>)
 8000a84:	497e      	ldr	r1, [pc, #504]	@ (8000c80 <process_audio+0x214>)
 8000a86:	4880      	ldr	r0, [pc, #512]	@ (8000c88 <process_audio+0x21c>)
 8000a88:	f004 f818 	bl	8004abc <arm_rfft_fast_f32>
	for(int i = 0; i < 2 * sizeof(amplitude)/sizeof(float32_t); i+=2){
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	603b      	str	r3, [r7, #0]
 8000a90:	e0ec      	b.n	8000c6c <process_audio+0x200>
		if(i == 0){
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d172      	bne.n	8000b7e <process_audio+0x112>
			amplitude[j++] = modeDb
					    ? 20.0f * log10f((sqrtf(fft_out[i]*fft_out[i] + fft_out[i+1]*fft_out[i+1]) / AUDIO_SAMPLES) + 1e-12f)
 8000a98:	4b7c      	ldr	r3, [pc, #496]	@ (8000c8c <process_audio+0x220>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	b2db      	uxtb	r3, r3
					    : (2.0f * sqrtf(fft_out[i]*fft_out[i] + fft_out[i+1]*fft_out[i+1]) / AUDIO_SAMPLES);
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d038      	beq.n	8000b14 <process_audio+0xa8>
					    ? 20.0f * log10f((sqrtf(fft_out[i]*fft_out[i] + fft_out[i+1]*fft_out[i+1]) / AUDIO_SAMPLES) + 1e-12f)
 8000aa2:	4a78      	ldr	r2, [pc, #480]	@ (8000c84 <process_audio+0x218>)
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	009b      	lsls	r3, r3, #2
 8000aa8:	4413      	add	r3, r2
 8000aaa:	ed93 7a00 	vldr	s14, [r3]
 8000aae:	4a75      	ldr	r2, [pc, #468]	@ (8000c84 <process_audio+0x218>)
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	009b      	lsls	r3, r3, #2
 8000ab4:	4413      	add	r3, r2
 8000ab6:	edd3 7a00 	vldr	s15, [r3]
 8000aba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	4a70      	ldr	r2, [pc, #448]	@ (8000c84 <process_audio+0x218>)
 8000ac4:	009b      	lsls	r3, r3, #2
 8000ac6:	4413      	add	r3, r2
 8000ac8:	edd3 6a00 	vldr	s13, [r3]
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	3301      	adds	r3, #1
 8000ad0:	4a6c      	ldr	r2, [pc, #432]	@ (8000c84 <process_audio+0x218>)
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	4413      	add	r3, r2
 8000ad6:	edd3 7a00 	vldr	s15, [r3]
 8000ada:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ade:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ae2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ae6:	f004 ff99 	bl	8005a1c <sqrtf>
 8000aea:	eeb0 7a40 	vmov.f32	s14, s0
 8000aee:	eddf 6a68 	vldr	s13, [pc, #416]	@ 8000c90 <process_audio+0x224>
 8000af2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000af6:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8000c94 <process_audio+0x228>
 8000afa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000afe:	eeb0 0a67 	vmov.f32	s0, s15
 8000b02:	f004 ff5d 	bl	80059c0 <log10f>
 8000b06:	eef0 7a40 	vmov.f32	s15, s0
					    : (2.0f * sqrtf(fft_out[i]*fft_out[i] + fft_out[i+1]*fft_out[i+1]) / AUDIO_SAMPLES);
 8000b0a:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8000b0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b12:	e02b      	b.n	8000b6c <process_audio+0x100>
 8000b14:	4a5b      	ldr	r2, [pc, #364]	@ (8000c84 <process_audio+0x218>)
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	4413      	add	r3, r2
 8000b1c:	ed93 7a00 	vldr	s14, [r3]
 8000b20:	4a58      	ldr	r2, [pc, #352]	@ (8000c84 <process_audio+0x218>)
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	4413      	add	r3, r2
 8000b28:	edd3 7a00 	vldr	s15, [r3]
 8000b2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	3301      	adds	r3, #1
 8000b34:	4a53      	ldr	r2, [pc, #332]	@ (8000c84 <process_audio+0x218>)
 8000b36:	009b      	lsls	r3, r3, #2
 8000b38:	4413      	add	r3, r2
 8000b3a:	edd3 6a00 	vldr	s13, [r3]
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	3301      	adds	r3, #1
 8000b42:	4a50      	ldr	r2, [pc, #320]	@ (8000c84 <process_audio+0x218>)
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	4413      	add	r3, r2
 8000b48:	edd3 7a00 	vldr	s15, [r3]
 8000b4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b54:	eeb0 0a67 	vmov.f32	s0, s15
 8000b58:	f004 ff60 	bl	8005a1c <sqrtf>
 8000b5c:	eef0 7a40 	vmov.f32	s15, s0
 8000b60:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000b64:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8000c90 <process_audio+0x224>
 8000b68:	eec7 7a26 	vdiv.f32	s15, s14, s13
			amplitude[j++] = modeDb
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	1c5a      	adds	r2, r3, #1
 8000b70:	607a      	str	r2, [r7, #4]
 8000b72:	4a49      	ldr	r2, [pc, #292]	@ (8000c98 <process_audio+0x22c>)
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	4413      	add	r3, r2
 8000b78:	edc3 7a00 	vstr	s15, [r3]
 8000b7c:	e073      	b.n	8000c66 <process_audio+0x1fa>
		}
		else {
			amplitude[j++] = modeDb
					    ? 20.0f * log10f((2.0f * sqrtf(fft_out[i]*fft_out[i] + fft_out[i+1]*fft_out[i+1]) / AUDIO_SAMPLES) + 1e-12f)
 8000b7e:	4b43      	ldr	r3, [pc, #268]	@ (8000c8c <process_audio+0x220>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	b2db      	uxtb	r3, r3
					    : (2.0f * sqrtf(fft_out[i]*fft_out[i] + fft_out[i+1]*fft_out[i+1]) / AUDIO_SAMPLES);
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d03a      	beq.n	8000bfe <process_audio+0x192>
					    ? 20.0f * log10f((2.0f * sqrtf(fft_out[i]*fft_out[i] + fft_out[i+1]*fft_out[i+1]) / AUDIO_SAMPLES) + 1e-12f)
 8000b88:	4a3e      	ldr	r2, [pc, #248]	@ (8000c84 <process_audio+0x218>)
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	4413      	add	r3, r2
 8000b90:	ed93 7a00 	vldr	s14, [r3]
 8000b94:	4a3b      	ldr	r2, [pc, #236]	@ (8000c84 <process_audio+0x218>)
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	4413      	add	r3, r2
 8000b9c:	edd3 7a00 	vldr	s15, [r3]
 8000ba0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	4a36      	ldr	r2, [pc, #216]	@ (8000c84 <process_audio+0x218>)
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	4413      	add	r3, r2
 8000bae:	edd3 6a00 	vldr	s13, [r3]
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	4a33      	ldr	r2, [pc, #204]	@ (8000c84 <process_audio+0x218>)
 8000bb8:	009b      	lsls	r3, r3, #2
 8000bba:	4413      	add	r3, r2
 8000bbc:	edd3 7a00 	vldr	s15, [r3]
 8000bc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000bc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bc8:	eeb0 0a67 	vmov.f32	s0, s15
 8000bcc:	f004 ff26 	bl	8005a1c <sqrtf>
 8000bd0:	eef0 7a40 	vmov.f32	s15, s0
 8000bd4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000bd8:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8000c90 <process_audio+0x224>
 8000bdc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000be0:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8000c94 <process_audio+0x228>
 8000be4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000be8:	eeb0 0a67 	vmov.f32	s0, s15
 8000bec:	f004 fee8 	bl	80059c0 <log10f>
 8000bf0:	eef0 7a40 	vmov.f32	s15, s0
					    : (2.0f * sqrtf(fft_out[i]*fft_out[i] + fft_out[i+1]*fft_out[i+1]) / AUDIO_SAMPLES);
 8000bf4:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8000bf8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000bfc:	e02b      	b.n	8000c56 <process_audio+0x1ea>
 8000bfe:	4a21      	ldr	r2, [pc, #132]	@ (8000c84 <process_audio+0x218>)
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	009b      	lsls	r3, r3, #2
 8000c04:	4413      	add	r3, r2
 8000c06:	ed93 7a00 	vldr	s14, [r3]
 8000c0a:	4a1e      	ldr	r2, [pc, #120]	@ (8000c84 <process_audio+0x218>)
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	009b      	lsls	r3, r3, #2
 8000c10:	4413      	add	r3, r2
 8000c12:	edd3 7a00 	vldr	s15, [r3]
 8000c16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	4a19      	ldr	r2, [pc, #100]	@ (8000c84 <process_audio+0x218>)
 8000c20:	009b      	lsls	r3, r3, #2
 8000c22:	4413      	add	r3, r2
 8000c24:	edd3 6a00 	vldr	s13, [r3]
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	4a15      	ldr	r2, [pc, #84]	@ (8000c84 <process_audio+0x218>)
 8000c2e:	009b      	lsls	r3, r3, #2
 8000c30:	4413      	add	r3, r2
 8000c32:	edd3 7a00 	vldr	s15, [r3]
 8000c36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c3e:	eeb0 0a67 	vmov.f32	s0, s15
 8000c42:	f004 feeb 	bl	8005a1c <sqrtf>
 8000c46:	eef0 7a40 	vmov.f32	s15, s0
 8000c4a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000c4e:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8000c90 <process_audio+0x224>
 8000c52:	eec7 7a26 	vdiv.f32	s15, s14, s13
			amplitude[j++] = modeDb
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	1c5a      	adds	r2, r3, #1
 8000c5a:	607a      	str	r2, [r7, #4]
 8000c5c:	4a0e      	ldr	r2, [pc, #56]	@ (8000c98 <process_audio+0x22c>)
 8000c5e:	009b      	lsls	r3, r3, #2
 8000c60:	4413      	add	r3, r2
 8000c62:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 2 * sizeof(amplitude)/sizeof(float32_t); i+=2){
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	3302      	adds	r3, #2
 8000c6a:	603b      	str	r3, [r7, #0]
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000c72:	f4ff af0e 	bcc.w	8000a92 <process_audio+0x26>
		}

	}
}
 8000c76:	bf00      	nop
 8000c78:	bf00      	nop
 8000c7a:	3708      	adds	r7, #8
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	20000c44 	.word	0x20000c44
 8000c84:	20001444 	.word	0x20001444
 8000c88:	20001c48 	.word	0x20001c48
 8000c8c:	20001c44 	.word	0x20001c44
 8000c90:	44000000 	.word	0x44000000
 8000c94:	2b8cbccc 	.word	0x2b8cbccc
 8000c98:	200001c0 	.word	0x200001c0

08000c9c <lcd>:
void lcd(){
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
	/*
	 * refreshing lcd screen outpput
	 */
	ST7735_DrawColumns(amplitude, sizeof(amplitude)/sizeof(uint32_t), modeDb);
 8000ca0:	4b04      	ldr	r3, [pc, #16]	@ (8000cb4 <lcd+0x18>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	21a0      	movs	r1, #160	@ 0xa0
 8000caa:	4803      	ldr	r0, [pc, #12]	@ (8000cb8 <lcd+0x1c>)
 8000cac:	f7ff fdda 	bl	8000864 <ST7735_DrawColumns>
}
 8000cb0:	bf00      	nop
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	20001c44 	.word	0x20001c44
 8000cb8:	200001c0 	.word	0x200001c0

08000cbc <modeSwitch>:
void modeSwitch(){
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
	modeDb = ~modeDb;
 8000cc0:	4b05      	ldr	r3, [pc, #20]	@ (8000cd8 <modeSwitch+0x1c>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	43db      	mvns	r3, r3
 8000cc8:	b2da      	uxtb	r2, r3
 8000cca:	4b03      	ldr	r3, [pc, #12]	@ (8000cd8 <modeSwitch+0x1c>)
 8000ccc:	701a      	strb	r2, [r3, #0]
}
 8000cce:	bf00      	nop
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr
 8000cd8:	20001c44 	.word	0x20001c44

08000cdc <isFallingEdge>:
/*
 * Button handling
 */
uint32_t btn_timerTick = 0;
uint32_t btn_lastTick = 0;
uint8_t isFallingEdge(){
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 0;
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	4805      	ldr	r0, [pc, #20]	@ (8000cf8 <isFallingEdge+0x1c>)
 8000ce4:	f001 fbe6 	bl	80024b4 <HAL_GPIO_ReadPin>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	bf0c      	ite	eq
 8000cee:	2301      	moveq	r3, #1
 8000cf0:	2300      	movne	r3, #0
 8000cf2:	b2db      	uxtb	r3, r3
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	40020000 	.word	0x40020000

08000cfc <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_0){
 8000d06:	88fb      	ldrh	r3, [r7, #6]
 8000d08:	2b01      	cmp	r3, #1
 8000d0a:	d11b      	bne.n	8000d44 <HAL_GPIO_EXTI_Callback+0x48>
		btn_timerTick = HAL_GetTick();
 8000d0c:	f000 fd9c 	bl	8001848 <HAL_GetTick>
 8000d10:	4603      	mov	r3, r0
 8000d12:	4a0e      	ldr	r2, [pc, #56]	@ (8000d4c <HAL_GPIO_EXTI_Callback+0x50>)
 8000d14:	6013      	str	r3, [r2, #0]
		if(isFallingEdge()){
 8000d16:	f7ff ffe1 	bl	8000cdc <isFallingEdge>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d004      	beq.n	8000d2a <HAL_GPIO_EXTI_Callback+0x2e>
			btn_lastTick = btn_timerTick;
 8000d20:	4b0a      	ldr	r3, [pc, #40]	@ (8000d4c <HAL_GPIO_EXTI_Callback+0x50>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a0a      	ldr	r2, [pc, #40]	@ (8000d50 <HAL_GPIO_EXTI_Callback+0x54>)
 8000d26:	6013      	str	r3, [r2, #0]
			return;
 8000d28:	e00c      	b.n	8000d44 <HAL_GPIO_EXTI_Callback+0x48>
		}
		if(btn_timerTick - btn_lastTick > 200){
 8000d2a:	4b08      	ldr	r3, [pc, #32]	@ (8000d4c <HAL_GPIO_EXTI_Callback+0x50>)
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	4b08      	ldr	r3, [pc, #32]	@ (8000d50 <HAL_GPIO_EXTI_Callback+0x54>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	1ad3      	subs	r3, r2, r3
 8000d34:	2bc8      	cmp	r3, #200	@ 0xc8
 8000d36:	d905      	bls.n	8000d44 <HAL_GPIO_EXTI_Callback+0x48>
			modeSwitch();
 8000d38:	f7ff ffc0 	bl	8000cbc <modeSwitch>
			btn_lastTick = btn_timerTick;
 8000d3c:	4b03      	ldr	r3, [pc, #12]	@ (8000d4c <HAL_GPIO_EXTI_Callback+0x50>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a03      	ldr	r2, [pc, #12]	@ (8000d50 <HAL_GPIO_EXTI_Callback+0x54>)
 8000d42:	6013      	str	r3, [r2, #0]
		}
	}
}
 8000d44:	3708      	adds	r7, #8
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20001c60 	.word	0x20001c60
 8000d50:	20001c64 	.word	0x20001c64

08000d54 <HAL_I2S_RxHalfCpltCallback>:

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == SPI2)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a05      	ldr	r2, [pc, #20]	@ (8000d78 <HAL_I2S_RxHalfCpltCallback+0x24>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d102      	bne.n	8000d6c <HAL_I2S_RxHalfCpltCallback+0x18>
    {
    	audio_half_ready = 1;
 8000d66:	4b05      	ldr	r3, [pc, #20]	@ (8000d7c <HAL_I2S_RxHalfCpltCallback+0x28>)
 8000d68:	2201      	movs	r2, #1
 8000d6a:	701a      	strb	r2, [r3, #0]
    }
}
 8000d6c:	bf00      	nop
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	40003800 	.word	0x40003800
 8000d7c:	20001c45 	.word	0x20001c45

08000d80 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == SPI2)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a05      	ldr	r2, [pc, #20]	@ (8000da4 <HAL_I2S_RxCpltCallback+0x24>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d102      	bne.n	8000d98 <HAL_I2S_RxCpltCallback+0x18>
    {
    	audio_full_ready = 1;
 8000d92:	4b05      	ldr	r3, [pc, #20]	@ (8000da8 <HAL_I2S_RxCpltCallback+0x28>)
 8000d94:	2201      	movs	r2, #1
 8000d96:	701a      	strb	r2, [r3, #0]
    }
}
 8000d98:	bf00      	nop
 8000d9a:	370c      	adds	r7, #12
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	40003800 	.word	0x40003800
 8000da8:	20001c46 	.word	0x20001c46

08000dac <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000dbc:	d102      	bne.n	8000dc4 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
    	can_refresh_lcd = 1;
 8000dbe:	4b04      	ldr	r3, [pc, #16]	@ (8000dd0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	701a      	strb	r2, [r3, #0]
    }
}
 8000dc4:	bf00      	nop
 8000dc6:	370c      	adds	r7, #12
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	20001c47 	.word	0x20001c47

08000dd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd8:	f000 fcd0 	bl	800177c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ddc:	f000 f858 	bl	8000e90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000de0:	f000 f994 	bl	800110c <MX_GPIO_Init>
  MX_DMA_Init();
 8000de4:	f000 f972 	bl	80010cc <MX_DMA_Init>
  MX_SPI1_Init();
 8000de8:	f000 f8ea 	bl	8000fc0 <MX_SPI1_Init>
  MX_I2S2_Init();
 8000dec:	f000 f8ba 	bl	8000f64 <MX_I2S2_Init>
  MX_TIM2_Init();
 8000df0:	f000 f91e 	bl	8001030 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  sampling_rate = hi2s2.Init.AudioFreq;
 8000df4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e74 <main+0xa0>)
 8000df6:	695b      	ldr	r3, [r3, #20]
 8000df8:	ee07 3a90 	vmov	s15, r3
 8000dfc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e00:	4b1d      	ldr	r3, [pc, #116]	@ (8000e78 <main+0xa4>)
 8000e02:	edc3 7a00 	vstr	s15, [r3]
  init();
 8000e06:	f7ff fda1 	bl	800094c <init>
  HAL_TIM_Base_Start_IT(&htim2);
 8000e0a:	481c      	ldr	r0, [pc, #112]	@ (8000e7c <main+0xa8>)
 8000e0c:	f003 f9ee 	bl	80041ec <HAL_TIM_Base_Start_IT>
  HAL_I2S_Receive_DMA(&hi2s2, i2s_dma_buf, I2S_DMA_BUF_LEN);
 8000e10:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e14:	491a      	ldr	r1, [pc, #104]	@ (8000e80 <main+0xac>)
 8000e16:	4817      	ldr	r0, [pc, #92]	@ (8000e74 <main+0xa0>)
 8000e18:	f001 fcd6 	bl	80027c8 <HAL_I2S_Receive_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      if (audio_half_ready)
 8000e1c:	4b19      	ldr	r3, [pc, #100]	@ (8000e84 <main+0xb0>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d008      	beq.n	8000e38 <main+0x64>
      {
          audio_half_ready = 0;
 8000e26:	4b17      	ldr	r3, [pc, #92]	@ (8000e84 <main+0xb0>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	701a      	strb	r2, [r3, #0]
          copy_audio_block(0, I2S_DMA_BUF_LEN / 2, 0);
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e32:	2000      	movs	r0, #0
 8000e34:	f7ff fda2 	bl	800097c <copy_audio_block>
      }

      if (audio_full_ready)
 8000e38:	4b13      	ldr	r3, [pc, #76]	@ (8000e88 <main+0xb4>)
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d00a      	beq.n	8000e58 <main+0x84>
      {
          audio_full_ready = 0;
 8000e42:	4b11      	ldr	r3, [pc, #68]	@ (8000e88 <main+0xb4>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	701a      	strb	r2, [r3, #0]
          copy_audio_block(I2S_DMA_BUF_LEN / 2, I2S_DMA_BUF_LEN, AUDIO_SAMPLES/2);
 8000e48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e4c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e50:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e54:	f7ff fd92 	bl	800097c <copy_audio_block>

      }
      if(can_refresh_lcd){
 8000e58:	4b0c      	ldr	r3, [pc, #48]	@ (8000e8c <main+0xb8>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d0dc      	beq.n	8000e1c <main+0x48>
    	  process_audio();
 8000e62:	f7ff fe03 	bl	8000a6c <process_audio>
    	  lcd();
 8000e66:	f7ff ff19 	bl	8000c9c <lcd>
    	  can_refresh_lcd = 0;
 8000e6a:	4b08      	ldr	r3, [pc, #32]	@ (8000e8c <main+0xb8>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	701a      	strb	r2, [r3, #0]
      if (audio_half_ready)
 8000e70:	e7d4      	b.n	8000e1c <main+0x48>
 8000e72:	bf00      	nop
 8000e74:	20000078 	.word	0x20000078
 8000e78:	20000440 	.word	0x20000440
 8000e7c:	20000178 	.word	0x20000178
 8000e80:	20000444 	.word	0x20000444
 8000e84:	20001c45 	.word	0x20001c45
 8000e88:	20001c46 	.word	0x20001c46
 8000e8c:	20001c47 	.word	0x20001c47

08000e90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b094      	sub	sp, #80	@ 0x50
 8000e94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e96:	f107 0320 	add.w	r3, r7, #32
 8000e9a:	2230      	movs	r2, #48	@ 0x30
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f004 fd5c 	bl	800595c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ea4:	f107 030c 	add.w	r3, r7, #12
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	60da      	str	r2, [r3, #12]
 8000eb2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	60bb      	str	r3, [r7, #8]
 8000eb8:	4b28      	ldr	r3, [pc, #160]	@ (8000f5c <SystemClock_Config+0xcc>)
 8000eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ebc:	4a27      	ldr	r2, [pc, #156]	@ (8000f5c <SystemClock_Config+0xcc>)
 8000ebe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ec2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ec4:	4b25      	ldr	r3, [pc, #148]	@ (8000f5c <SystemClock_Config+0xcc>)
 8000ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ecc:	60bb      	str	r3, [r7, #8]
 8000ece:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	607b      	str	r3, [r7, #4]
 8000ed4:	4b22      	ldr	r3, [pc, #136]	@ (8000f60 <SystemClock_Config+0xd0>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a21      	ldr	r2, [pc, #132]	@ (8000f60 <SystemClock_Config+0xd0>)
 8000eda:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000ede:	6013      	str	r3, [r2, #0]
 8000ee0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f60 <SystemClock_Config+0xd0>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ee8:	607b      	str	r3, [r7, #4]
 8000eea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000eec:	2302      	movs	r3, #2
 8000eee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ef4:	2310      	movs	r3, #16
 8000ef6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000efc:	2300      	movs	r3, #0
 8000efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f00:	2308      	movs	r3, #8
 8000f02:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000f04:	23c0      	movs	r3, #192	@ 0xc0
 8000f06:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000f08:	2304      	movs	r3, #4
 8000f0a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000f0c:	2308      	movs	r3, #8
 8000f0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f10:	f107 0320 	add.w	r3, r7, #32
 8000f14:	4618      	mov	r0, r3
 8000f16:	f002 f8b9 	bl	800308c <HAL_RCC_OscConfig>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f20:	f000 fa50 	bl	80013c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f24:	230f      	movs	r3, #15
 8000f26:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f30:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f34:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f3a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000f3c:	f107 030c 	add.w	r3, r7, #12
 8000f40:	2103      	movs	r1, #3
 8000f42:	4618      	mov	r0, r3
 8000f44:	f002 fb1a 	bl	800357c <HAL_RCC_ClockConfig>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000f4e:	f000 fa39 	bl	80013c4 <Error_Handler>
  }
}
 8000f52:	bf00      	nop
 8000f54:	3750      	adds	r7, #80	@ 0x50
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40023800 	.word	0x40023800
 8000f60:	40007000 	.word	0x40007000

08000f64 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000f68:	4b13      	ldr	r3, [pc, #76]	@ (8000fb8 <MX_I2S2_Init+0x54>)
 8000f6a:	4a14      	ldr	r2, [pc, #80]	@ (8000fbc <MX_I2S2_Init+0x58>)
 8000f6c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000f6e:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <MX_I2S2_Init+0x54>)
 8000f70:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000f74:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000f76:	4b10      	ldr	r3, [pc, #64]	@ (8000fb8 <MX_I2S2_Init+0x54>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000f7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb8 <MX_I2S2_Init+0x54>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000f82:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb8 <MX_I2S2_Init+0x54>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000f88:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb8 <MX_I2S2_Init+0x54>)
 8000f8a:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8000f8e:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000f90:	4b09      	ldr	r3, [pc, #36]	@ (8000fb8 <MX_I2S2_Init+0x54>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000f96:	4b08      	ldr	r3, [pc, #32]	@ (8000fb8 <MX_I2S2_Init+0x54>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000f9c:	4b06      	ldr	r3, [pc, #24]	@ (8000fb8 <MX_I2S2_Init+0x54>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000fa2:	4805      	ldr	r0, [pc, #20]	@ (8000fb8 <MX_I2S2_Init+0x54>)
 8000fa4:	f001 fad0 	bl	8002548 <HAL_I2S_Init>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 8000fae:	f000 fa09 	bl	80013c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	20000078 	.word	0x20000078
 8000fbc:	40003800 	.word	0x40003800

08000fc0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000fc4:	4b18      	ldr	r3, [pc, #96]	@ (8001028 <MX_SPI1_Init+0x68>)
 8000fc6:	4a19      	ldr	r2, [pc, #100]	@ (800102c <MX_SPI1_Init+0x6c>)
 8000fc8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fca:	4b17      	ldr	r3, [pc, #92]	@ (8001028 <MX_SPI1_Init+0x68>)
 8000fcc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000fd0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8000fd2:	4b15      	ldr	r3, [pc, #84]	@ (8001028 <MX_SPI1_Init+0x68>)
 8000fd4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000fd8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fda:	4b13      	ldr	r3, [pc, #76]	@ (8001028 <MX_SPI1_Init+0x68>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fe0:	4b11      	ldr	r3, [pc, #68]	@ (8001028 <MX_SPI1_Init+0x68>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fe6:	4b10      	ldr	r3, [pc, #64]	@ (8001028 <MX_SPI1_Init+0x68>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000fec:	4b0e      	ldr	r3, [pc, #56]	@ (8001028 <MX_SPI1_Init+0x68>)
 8000fee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ff2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8001028 <MX_SPI1_Init+0x68>)
 8000ff6:	2210      	movs	r2, #16
 8000ff8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ffa:	4b0b      	ldr	r3, [pc, #44]	@ (8001028 <MX_SPI1_Init+0x68>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001000:	4b09      	ldr	r3, [pc, #36]	@ (8001028 <MX_SPI1_Init+0x68>)
 8001002:	2200      	movs	r2, #0
 8001004:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001006:	4b08      	ldr	r3, [pc, #32]	@ (8001028 <MX_SPI1_Init+0x68>)
 8001008:	2200      	movs	r2, #0
 800100a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800100c:	4b06      	ldr	r3, [pc, #24]	@ (8001028 <MX_SPI1_Init+0x68>)
 800100e:	220a      	movs	r2, #10
 8001010:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001012:	4805      	ldr	r0, [pc, #20]	@ (8001028 <MX_SPI1_Init+0x68>)
 8001014:	f002 fdf0 	bl	8003bf8 <HAL_SPI_Init>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800101e:	f000 f9d1 	bl	80013c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	20000120 	.word	0x20000120
 800102c:	40013000 	.word	0x40013000

08001030 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001036:	f107 0308 	add.w	r3, r7, #8
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001044:	463b      	mov	r3, r7
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800104c:	4b1e      	ldr	r3, [pc, #120]	@ (80010c8 <MX_TIM2_Init+0x98>)
 800104e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001052:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 999;
 8001054:	4b1c      	ldr	r3, [pc, #112]	@ (80010c8 <MX_TIM2_Init+0x98>)
 8001056:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800105a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800105c:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <MX_TIM2_Init+0x98>)
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2999;
 8001062:	4b19      	ldr	r3, [pc, #100]	@ (80010c8 <MX_TIM2_Init+0x98>)
 8001064:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001068:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800106a:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <MX_TIM2_Init+0x98>)
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001070:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <MX_TIM2_Init+0x98>)
 8001072:	2200      	movs	r2, #0
 8001074:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001076:	4814      	ldr	r0, [pc, #80]	@ (80010c8 <MX_TIM2_Init+0x98>)
 8001078:	f003 f868 	bl	800414c <HAL_TIM_Base_Init>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001082:	f000 f99f 	bl	80013c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001086:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800108a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800108c:	f107 0308 	add.w	r3, r7, #8
 8001090:	4619      	mov	r1, r3
 8001092:	480d      	ldr	r0, [pc, #52]	@ (80010c8 <MX_TIM2_Init+0x98>)
 8001094:	f003 f9fc 	bl	8004490 <HAL_TIM_ConfigClockSource>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800109e:	f000 f991 	bl	80013c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010a2:	2300      	movs	r3, #0
 80010a4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010a6:	2300      	movs	r3, #0
 80010a8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010aa:	463b      	mov	r3, r7
 80010ac:	4619      	mov	r1, r3
 80010ae:	4806      	ldr	r0, [pc, #24]	@ (80010c8 <MX_TIM2_Init+0x98>)
 80010b0:	f003 fbfe 	bl	80048b0 <HAL_TIMEx_MasterConfigSynchronization>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80010ba:	f000 f983 	bl	80013c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	3718      	adds	r7, #24
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	20000178 	.word	0x20000178

080010cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	607b      	str	r3, [r7, #4]
 80010d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001108 <MX_DMA_Init+0x3c>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010da:	4a0b      	ldr	r2, [pc, #44]	@ (8001108 <MX_DMA_Init+0x3c>)
 80010dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e2:	4b09      	ldr	r3, [pc, #36]	@ (8001108 <MX_DMA_Init+0x3c>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010ea:	607b      	str	r3, [r7, #4]
 80010ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80010ee:	2200      	movs	r2, #0
 80010f0:	2100      	movs	r1, #0
 80010f2:	200e      	movs	r0, #14
 80010f4:	f000 fcb3 	bl	8001a5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80010f8:	200e      	movs	r0, #14
 80010fa:	f000 fccc 	bl	8001a96 <HAL_NVIC_EnableIRQ>

}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	40023800 	.word	0x40023800

0800110c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b08c      	sub	sp, #48	@ 0x30
 8001110:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001112:	f107 031c 	add.w	r3, r7, #28
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	605a      	str	r2, [r3, #4]
 800111c:	609a      	str	r2, [r3, #8]
 800111e:	60da      	str	r2, [r3, #12]
 8001120:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001122:	2300      	movs	r3, #0
 8001124:	61bb      	str	r3, [r7, #24]
 8001126:	4ba1      	ldr	r3, [pc, #644]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112a:	4aa0      	ldr	r2, [pc, #640]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 800112c:	f043 0310 	orr.w	r3, r3, #16
 8001130:	6313      	str	r3, [r2, #48]	@ 0x30
 8001132:	4b9e      	ldr	r3, [pc, #632]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001136:	f003 0310 	and.w	r3, r3, #16
 800113a:	61bb      	str	r3, [r7, #24]
 800113c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800113e:	2300      	movs	r3, #0
 8001140:	617b      	str	r3, [r7, #20]
 8001142:	4b9a      	ldr	r3, [pc, #616]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001146:	4a99      	ldr	r2, [pc, #612]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 8001148:	f043 0304 	orr.w	r3, r3, #4
 800114c:	6313      	str	r3, [r2, #48]	@ 0x30
 800114e:	4b97      	ldr	r3, [pc, #604]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001152:	f003 0304 	and.w	r3, r3, #4
 8001156:	617b      	str	r3, [r7, #20]
 8001158:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]
 800115e:	4b93      	ldr	r3, [pc, #588]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001162:	4a92      	ldr	r2, [pc, #584]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 8001164:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001168:	6313      	str	r3, [r2, #48]	@ 0x30
 800116a:	4b90      	ldr	r3, [pc, #576]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001172:	613b      	str	r3, [r7, #16]
 8001174:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	4b8c      	ldr	r3, [pc, #560]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117e:	4a8b      	ldr	r2, [pc, #556]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 8001180:	f043 0301 	orr.w	r3, r3, #1
 8001184:	6313      	str	r3, [r2, #48]	@ 0x30
 8001186:	4b89      	ldr	r3, [pc, #548]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001192:	2300      	movs	r3, #0
 8001194:	60bb      	str	r3, [r7, #8]
 8001196:	4b85      	ldr	r3, [pc, #532]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119a:	4a84      	ldr	r2, [pc, #528]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 800119c:	f043 0302 	orr.w	r3, r3, #2
 80011a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011a2:	4b82      	ldr	r3, [pc, #520]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	60bb      	str	r3, [r7, #8]
 80011ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	607b      	str	r3, [r7, #4]
 80011b2:	4b7e      	ldr	r3, [pc, #504]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	4a7d      	ldr	r2, [pc, #500]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 80011b8:	f043 0308 	orr.w	r3, r3, #8
 80011bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011be:	4b7b      	ldr	r3, [pc, #492]	@ (80013ac <MX_GPIO_Init+0x2a0>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c2:	f003 0308 	and.w	r3, r3, #8
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|GPIO_PIN_14, GPIO_PIN_RESET);
 80011ca:	2200      	movs	r2, #0
 80011cc:	f244 0108 	movw	r1, #16392	@ 0x4008
 80011d0:	4877      	ldr	r0, [pc, #476]	@ (80013b0 <MX_GPIO_Init+0x2a4>)
 80011d2:	f001 f987 	bl	80024e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80011d6:	2201      	movs	r2, #1
 80011d8:	2101      	movs	r1, #1
 80011da:	4876      	ldr	r0, [pc, #472]	@ (80013b4 <MX_GPIO_Init+0x2a8>)
 80011dc:	f001 f982 	bl	80024e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DC_Pin|CS_Pin, GPIO_PIN_RESET);
 80011e0:	2200      	movs	r2, #0
 80011e2:	2130      	movs	r1, #48	@ 0x30
 80011e4:	4873      	ldr	r0, [pc, #460]	@ (80013b4 <MX_GPIO_Init+0x2a8>)
 80011e6:	f001 f97d 	bl	80024e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 80011ea:	2200      	movs	r2, #0
 80011ec:	2101      	movs	r1, #1
 80011ee:	4872      	ldr	r0, [pc, #456]	@ (80013b8 <MX_GPIO_Init+0x2ac>)
 80011f0:	f001 f978 	bl	80024e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80011f4:	2200      	movs	r2, #0
 80011f6:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80011fa:	4870      	ldr	r0, [pc, #448]	@ (80013bc <MX_GPIO_Init+0x2b0>)
 80011fc:	f001 f972 	bl	80024e4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001200:	2304      	movs	r3, #4
 8001202:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001204:	2300      	movs	r3, #0
 8001206:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800120c:	f107 031c 	add.w	r3, r7, #28
 8001210:	4619      	mov	r1, r3
 8001212:	4867      	ldr	r0, [pc, #412]	@ (80013b0 <MX_GPIO_Init+0x2a4>)
 8001214:	f000 ffca 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin PE14 */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|GPIO_PIN_14;
 8001218:	f244 0308 	movw	r3, #16392	@ 0x4008
 800121c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121e:	2301      	movs	r3, #1
 8001220:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001226:	2300      	movs	r3, #0
 8001228:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800122a:	f107 031c 	add.w	r3, r7, #28
 800122e:	4619      	mov	r1, r3
 8001230:	485f      	ldr	r0, [pc, #380]	@ (80013b0 <MX_GPIO_Init+0x2a4>)
 8001232:	f000 ffbb 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 PE5 MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|MEMS_INT2_Pin;
 8001236:	2332      	movs	r3, #50	@ 0x32
 8001238:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800123a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800123e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001244:	f107 031c 	add.w	r3, r7, #28
 8001248:	4619      	mov	r1, r3
 800124a:	4859      	ldr	r0, [pc, #356]	@ (80013b0 <MX_GPIO_Init+0x2a4>)
 800124c:	f000 ffae 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001250:	2301      	movs	r3, #1
 8001252:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001254:	2301      	movs	r3, #1
 8001256:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125c:	2300      	movs	r3, #0
 800125e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001260:	f107 031c 	add.w	r3, r7, #28
 8001264:	4619      	mov	r1, r3
 8001266:	4853      	ldr	r0, [pc, #332]	@ (80013b4 <MX_GPIO_Init+0x2a8>)
 8001268:	f000 ffa0 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800126c:	2301      	movs	r3, #1
 800126e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001270:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001274:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001276:	2302      	movs	r3, #2
 8001278:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127a:	f107 031c 	add.w	r3, r7, #28
 800127e:	4619      	mov	r1, r3
 8001280:	484f      	ldr	r0, [pc, #316]	@ (80013c0 <MX_GPIO_Init+0x2b4>)
 8001282:	f000 ff93 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001286:	2310      	movs	r3, #16
 8001288:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128a:	2302      	movs	r3, #2
 800128c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	2300      	movs	r3, #0
 8001290:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001292:	2300      	movs	r3, #0
 8001294:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001296:	2306      	movs	r3, #6
 8001298:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800129a:	f107 031c 	add.w	r3, r7, #28
 800129e:	4619      	mov	r1, r3
 80012a0:	4847      	ldr	r0, [pc, #284]	@ (80013c0 <MX_GPIO_Init+0x2b4>)
 80012a2:	f000 ff83 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pins : DC_Pin CS_Pin */
  GPIO_InitStruct.Pin = DC_Pin|CS_Pin;
 80012a6:	2330      	movs	r3, #48	@ 0x30
 80012a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012aa:	2301      	movs	r3, #1
 80012ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b2:	2303      	movs	r3, #3
 80012b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012b6:	f107 031c 	add.w	r3, r7, #28
 80012ba:	4619      	mov	r1, r3
 80012bc:	483d      	ldr	r0, [pc, #244]	@ (80013b4 <MX_GPIO_Init+0x2a8>)
 80012be:	f000 ff75 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 80012c2:	2301      	movs	r3, #1
 80012c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c6:	2301      	movs	r3, #1
 80012c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ce:	2303      	movs	r3, #3
 80012d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80012d2:	f107 031c 	add.w	r3, r7, #28
 80012d6:	4619      	mov	r1, r3
 80012d8:	4837      	ldr	r0, [pc, #220]	@ (80013b8 <MX_GPIO_Init+0x2ac>)
 80012da:	f000 ff67 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80012de:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80012e2:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e4:	2301      	movs	r3, #1
 80012e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ec:	2300      	movs	r3, #0
 80012ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012f0:	f107 031c 	add.w	r3, r7, #28
 80012f4:	4619      	mov	r1, r3
 80012f6:	4831      	ldr	r0, [pc, #196]	@ (80013bc <MX_GPIO_Init+0x2b0>)
 80012f8:	f000 ff58 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80012fc:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001300:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001302:	2302      	movs	r3, #2
 8001304:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001306:	2300      	movs	r3, #0
 8001308:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130a:	2300      	movs	r3, #0
 800130c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800130e:	2306      	movs	r3, #6
 8001310:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001312:	f107 031c 	add.w	r3, r7, #28
 8001316:	4619      	mov	r1, r3
 8001318:	4826      	ldr	r0, [pc, #152]	@ (80013b4 <MX_GPIO_Init+0x2a8>)
 800131a:	f000 ff47 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800131e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001322:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001324:	2300      	movs	r3, #0
 8001326:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	2300      	movs	r3, #0
 800132a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800132c:	f107 031c 	add.w	r3, r7, #28
 8001330:	4619      	mov	r1, r3
 8001332:	4823      	ldr	r0, [pc, #140]	@ (80013c0 <MX_GPIO_Init+0x2b4>)
 8001334:	f000 ff3a 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8001338:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800133c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133e:	2302      	movs	r3, #2
 8001340:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	2300      	movs	r3, #0
 8001344:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001346:	2303      	movs	r3, #3
 8001348:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800134a:	230a      	movs	r3, #10
 800134c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134e:	f107 031c 	add.w	r3, r7, #28
 8001352:	4619      	mov	r1, r3
 8001354:	481a      	ldr	r0, [pc, #104]	@ (80013c0 <MX_GPIO_Init+0x2b4>)
 8001356:	f000 ff29 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800135a:	2320      	movs	r3, #32
 800135c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800135e:	2300      	movs	r3, #0
 8001360:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001362:	2300      	movs	r3, #0
 8001364:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001366:	f107 031c 	add.w	r3, r7, #28
 800136a:	4619      	mov	r1, r3
 800136c:	4813      	ldr	r0, [pc, #76]	@ (80013bc <MX_GPIO_Init+0x2b0>)
 800136e:	f000 ff1d 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001372:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001376:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001378:	2312      	movs	r3, #18
 800137a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	2300      	movs	r3, #0
 800137e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001380:	2300      	movs	r3, #0
 8001382:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001384:	2304      	movs	r3, #4
 8001386:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001388:	f107 031c 	add.w	r3, r7, #28
 800138c:	4619      	mov	r1, r3
 800138e:	480a      	ldr	r0, [pc, #40]	@ (80013b8 <MX_GPIO_Init+0x2ac>)
 8001390:	f000 ff0c 	bl	80021ac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001394:	2200      	movs	r2, #0
 8001396:	2100      	movs	r1, #0
 8001398:	2006      	movs	r0, #6
 800139a:	f000 fb60 	bl	8001a5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800139e:	2006      	movs	r0, #6
 80013a0:	f000 fb79 	bl	8001a96 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013a4:	bf00      	nop
 80013a6:	3730      	adds	r7, #48	@ 0x30
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40023800 	.word	0x40023800
 80013b0:	40021000 	.word	0x40021000
 80013b4:	40020800 	.word	0x40020800
 80013b8:	40020400 	.word	0x40020400
 80013bc:	40020c00 	.word	0x40020c00
 80013c0:	40020000 	.word	0x40020000

080013c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013c8:	b672      	cpsid	i
}
 80013ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013cc:	bf00      	nop
 80013ce:	e7fd      	b.n	80013cc <Error_Handler+0x8>

080013d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	607b      	str	r3, [r7, #4]
 80013da:	4b10      	ldr	r3, [pc, #64]	@ (800141c <HAL_MspInit+0x4c>)
 80013dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013de:	4a0f      	ldr	r2, [pc, #60]	@ (800141c <HAL_MspInit+0x4c>)
 80013e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013e6:	4b0d      	ldr	r3, [pc, #52]	@ (800141c <HAL_MspInit+0x4c>)
 80013e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	603b      	str	r3, [r7, #0]
 80013f6:	4b09      	ldr	r3, [pc, #36]	@ (800141c <HAL_MspInit+0x4c>)
 80013f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013fa:	4a08      	ldr	r2, [pc, #32]	@ (800141c <HAL_MspInit+0x4c>)
 80013fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001400:	6413      	str	r3, [r2, #64]	@ 0x40
 8001402:	4b06      	ldr	r3, [pc, #24]	@ (800141c <HAL_MspInit+0x4c>)
 8001404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001406:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800140a:	603b      	str	r3, [r7, #0]
 800140c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800140e:	2007      	movs	r0, #7
 8001410:	f000 fb1a 	bl	8001a48 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001414:	bf00      	nop
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40023800 	.word	0x40023800

08001420 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b090      	sub	sp, #64	@ 0x40
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001438:	f107 0314 	add.w	r3, r7, #20
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	60da      	str	r2, [r3, #12]
 8001446:	611a      	str	r2, [r3, #16]
 8001448:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI2)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a4b      	ldr	r2, [pc, #300]	@ (800157c <HAL_I2S_MspInit+0x15c>)
 8001450:	4293      	cmp	r3, r2
 8001452:	f040 808e 	bne.w	8001572 <HAL_I2S_MspInit+0x152>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001456:	2301      	movs	r3, #1
 8001458:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800145a:	23c0      	movs	r3, #192	@ 0xc0
 800145c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 8;
 800145e:	2308      	movs	r3, #8
 8001460:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 4;
 8001462:	2304      	movs	r3, #4
 8001464:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001466:	f107 0314 	add.w	r3, r7, #20
 800146a:	4618      	mov	r0, r3
 800146c:	f002 fa72 	bl	8003954 <HAL_RCCEx_PeriphCLKConfig>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <HAL_I2S_MspInit+0x5a>
    {
      Error_Handler();
 8001476:	f7ff ffa5 	bl	80013c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	613b      	str	r3, [r7, #16]
 800147e:	4b40      	ldr	r3, [pc, #256]	@ (8001580 <HAL_I2S_MspInit+0x160>)
 8001480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001482:	4a3f      	ldr	r2, [pc, #252]	@ (8001580 <HAL_I2S_MspInit+0x160>)
 8001484:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001488:	6413      	str	r3, [r2, #64]	@ 0x40
 800148a:	4b3d      	ldr	r3, [pc, #244]	@ (8001580 <HAL_I2S_MspInit+0x160>)
 800148c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001492:	613b      	str	r3, [r7, #16]
 8001494:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	60fb      	str	r3, [r7, #12]
 800149a:	4b39      	ldr	r3, [pc, #228]	@ (8001580 <HAL_I2S_MspInit+0x160>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	4a38      	ldr	r2, [pc, #224]	@ (8001580 <HAL_I2S_MspInit+0x160>)
 80014a0:	f043 0304 	orr.w	r3, r3, #4
 80014a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014a6:	4b36      	ldr	r3, [pc, #216]	@ (8001580 <HAL_I2S_MspInit+0x160>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	f003 0304 	and.w	r3, r3, #4
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	60bb      	str	r3, [r7, #8]
 80014b6:	4b32      	ldr	r3, [pc, #200]	@ (8001580 <HAL_I2S_MspInit+0x160>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	4a31      	ldr	r2, [pc, #196]	@ (8001580 <HAL_I2S_MspInit+0x160>)
 80014bc:	f043 0302 	orr.w	r3, r3, #2
 80014c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c2:	4b2f      	ldr	r3, [pc, #188]	@ (8001580 <HAL_I2S_MspInit+0x160>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	f003 0302 	and.w	r3, r3, #2
 80014ca:	60bb      	str	r3, [r7, #8]
 80014cc:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80014ce:	2308      	movs	r3, #8
 80014d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d2:	2302      	movs	r3, #2
 80014d4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d6:	2300      	movs	r3, #0
 80014d8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014da:	2300      	movs	r3, #0
 80014dc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014de:	2305      	movs	r3, #5
 80014e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80014e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80014e6:	4619      	mov	r1, r3
 80014e8:	4826      	ldr	r0, [pc, #152]	@ (8001584 <HAL_I2S_MspInit+0x164>)
 80014ea:	f000 fe5f 	bl	80021ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 80014ee:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80014f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f4:	2302      	movs	r3, #2
 80014f6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f8:	2300      	movs	r3, #0
 80014fa:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fc:	2300      	movs	r3, #0
 80014fe:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001500:	2305      	movs	r3, #5
 8001502:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001504:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001508:	4619      	mov	r1, r3
 800150a:	481f      	ldr	r0, [pc, #124]	@ (8001588 <HAL_I2S_MspInit+0x168>)
 800150c:	f000 fe4e 	bl	80021ac <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001510:	4b1e      	ldr	r3, [pc, #120]	@ (800158c <HAL_I2S_MspInit+0x16c>)
 8001512:	4a1f      	ldr	r2, [pc, #124]	@ (8001590 <HAL_I2S_MspInit+0x170>)
 8001514:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001516:	4b1d      	ldr	r3, [pc, #116]	@ (800158c <HAL_I2S_MspInit+0x16c>)
 8001518:	2200      	movs	r2, #0
 800151a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800151c:	4b1b      	ldr	r3, [pc, #108]	@ (800158c <HAL_I2S_MspInit+0x16c>)
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001522:	4b1a      	ldr	r3, [pc, #104]	@ (800158c <HAL_I2S_MspInit+0x16c>)
 8001524:	2200      	movs	r2, #0
 8001526:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001528:	4b18      	ldr	r3, [pc, #96]	@ (800158c <HAL_I2S_MspInit+0x16c>)
 800152a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800152e:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001530:	4b16      	ldr	r3, [pc, #88]	@ (800158c <HAL_I2S_MspInit+0x16c>)
 8001532:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001536:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001538:	4b14      	ldr	r3, [pc, #80]	@ (800158c <HAL_I2S_MspInit+0x16c>)
 800153a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800153e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8001540:	4b12      	ldr	r3, [pc, #72]	@ (800158c <HAL_I2S_MspInit+0x16c>)
 8001542:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001546:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001548:	4b10      	ldr	r3, [pc, #64]	@ (800158c <HAL_I2S_MspInit+0x16c>)
 800154a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800154e:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001550:	4b0e      	ldr	r3, [pc, #56]	@ (800158c <HAL_I2S_MspInit+0x16c>)
 8001552:	2200      	movs	r2, #0
 8001554:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001556:	480d      	ldr	r0, [pc, #52]	@ (800158c <HAL_I2S_MspInit+0x16c>)
 8001558:	f000 fab8 	bl	8001acc <HAL_DMA_Init>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <HAL_I2S_MspInit+0x146>
    {
      Error_Handler();
 8001562:	f7ff ff2f 	bl	80013c4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a08      	ldr	r2, [pc, #32]	@ (800158c <HAL_I2S_MspInit+0x16c>)
 800156a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800156c:	4a07      	ldr	r2, [pc, #28]	@ (800158c <HAL_I2S_MspInit+0x16c>)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001572:	bf00      	nop
 8001574:	3740      	adds	r7, #64	@ 0x40
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	40003800 	.word	0x40003800
 8001580:	40023800 	.word	0x40023800
 8001584:	40020800 	.word	0x40020800
 8001588:	40020400 	.word	0x40020400
 800158c:	200000c0 	.word	0x200000c0
 8001590:	40026058 	.word	0x40026058

08001594 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b08a      	sub	sp, #40	@ 0x28
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159c:	f107 0314 	add.w	r3, r7, #20
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	60da      	str	r2, [r3, #12]
 80015aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a19      	ldr	r2, [pc, #100]	@ (8001618 <HAL_SPI_MspInit+0x84>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d12b      	bne.n	800160e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015b6:	2300      	movs	r3, #0
 80015b8:	613b      	str	r3, [r7, #16]
 80015ba:	4b18      	ldr	r3, [pc, #96]	@ (800161c <HAL_SPI_MspInit+0x88>)
 80015bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015be:	4a17      	ldr	r2, [pc, #92]	@ (800161c <HAL_SPI_MspInit+0x88>)
 80015c0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80015c6:	4b15      	ldr	r3, [pc, #84]	@ (800161c <HAL_SPI_MspInit+0x88>)
 80015c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015ce:	613b      	str	r3, [r7, #16]
 80015d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	4b11      	ldr	r3, [pc, #68]	@ (800161c <HAL_SPI_MspInit+0x88>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015da:	4a10      	ldr	r2, [pc, #64]	@ (800161c <HAL_SPI_MspInit+0x88>)
 80015dc:	f043 0301 	orr.w	r3, r3, #1
 80015e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e2:	4b0e      	ldr	r3, [pc, #56]	@ (800161c <HAL_SPI_MspInit+0x88>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80015ee:	23e0      	movs	r3, #224	@ 0xe0
 80015f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f2:	2302      	movs	r3, #2
 80015f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f6:	2300      	movs	r3, #0
 80015f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015fa:	2303      	movs	r3, #3
 80015fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80015fe:	2305      	movs	r3, #5
 8001600:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001602:	f107 0314 	add.w	r3, r7, #20
 8001606:	4619      	mov	r1, r3
 8001608:	4805      	ldr	r0, [pc, #20]	@ (8001620 <HAL_SPI_MspInit+0x8c>)
 800160a:	f000 fdcf 	bl	80021ac <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800160e:	bf00      	nop
 8001610:	3728      	adds	r7, #40	@ 0x28
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	40013000 	.word	0x40013000
 800161c:	40023800 	.word	0x40023800
 8001620:	40020000 	.word	0x40020000

08001624 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001634:	d115      	bne.n	8001662 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001636:	2300      	movs	r3, #0
 8001638:	60fb      	str	r3, [r7, #12]
 800163a:	4b0c      	ldr	r3, [pc, #48]	@ (800166c <HAL_TIM_Base_MspInit+0x48>)
 800163c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163e:	4a0b      	ldr	r2, [pc, #44]	@ (800166c <HAL_TIM_Base_MspInit+0x48>)
 8001640:	f043 0301 	orr.w	r3, r3, #1
 8001644:	6413      	str	r3, [r2, #64]	@ 0x40
 8001646:	4b09      	ldr	r3, [pc, #36]	@ (800166c <HAL_TIM_Base_MspInit+0x48>)
 8001648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800164a:	f003 0301 	and.w	r3, r3, #1
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001652:	2200      	movs	r2, #0
 8001654:	2100      	movs	r1, #0
 8001656:	201c      	movs	r0, #28
 8001658:	f000 fa01 	bl	8001a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800165c:	201c      	movs	r0, #28
 800165e:	f000 fa1a 	bl	8001a96 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001662:	bf00      	nop
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40023800 	.word	0x40023800

08001670 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <NMI_Handler+0x4>

08001678 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800167c:	bf00      	nop
 800167e:	e7fd      	b.n	800167c <HardFault_Handler+0x4>

08001680 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <MemManage_Handler+0x4>

08001688 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800168c:	bf00      	nop
 800168e:	e7fd      	b.n	800168c <BusFault_Handler+0x4>

08001690 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001694:	bf00      	nop
 8001696:	e7fd      	b.n	8001694 <UsageFault_Handler+0x4>

08001698 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016a6:	b480      	push	{r7}
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016aa:	bf00      	nop
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016b8:	bf00      	nop
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016c6:	f000 f8ab 	bl	8001820 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}

080016ce <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80016d2:	2001      	movs	r0, #1
 80016d4:	f000 ff20 	bl	8002518 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}

080016dc <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80016e0:	4802      	ldr	r0, [pc, #8]	@ (80016ec <DMA1_Stream3_IRQHandler+0x10>)
 80016e2:	f000 faf9 	bl	8001cd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	200000c0 	.word	0x200000c0

080016f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016f4:	4802      	ldr	r0, [pc, #8]	@ (8001700 <TIM2_IRQHandler+0x10>)
 80016f6:	f002 fddb 	bl	80042b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20000178 	.word	0x20000178

08001704 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001708:	4b06      	ldr	r3, [pc, #24]	@ (8001724 <SystemInit+0x20>)
 800170a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800170e:	4a05      	ldr	r2, [pc, #20]	@ (8001724 <SystemInit+0x20>)
 8001710:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001714:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	e000ed00 	.word	0xe000ed00

08001728 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001728:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001760 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800172c:	f7ff ffea 	bl	8001704 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001730:	480c      	ldr	r0, [pc, #48]	@ (8001764 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001732:	490d      	ldr	r1, [pc, #52]	@ (8001768 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001734:	4a0d      	ldr	r2, [pc, #52]	@ (800176c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001736:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001738:	e002      	b.n	8001740 <LoopCopyDataInit>

0800173a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800173a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800173c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800173e:	3304      	adds	r3, #4

08001740 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001740:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001742:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001744:	d3f9      	bcc.n	800173a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001746:	4a0a      	ldr	r2, [pc, #40]	@ (8001770 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001748:	4c0a      	ldr	r4, [pc, #40]	@ (8001774 <LoopFillZerobss+0x22>)
  movs r3, #0
 800174a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800174c:	e001      	b.n	8001752 <LoopFillZerobss>

0800174e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800174e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001750:	3204      	adds	r2, #4

08001752 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001752:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001754:	d3fb      	bcc.n	800174e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001756:	f004 f90f 	bl	8005978 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800175a:	f7ff fb3b 	bl	8000dd4 <main>
  bx  lr    
 800175e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001760:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001764:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001768:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800176c:	0801919c 	.word	0x0801919c
  ldr r2, =_sbss
 8001770:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001774:	20001da4 	.word	0x20001da4

08001778 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001778:	e7fe      	b.n	8001778 <ADC_IRQHandler>
	...

0800177c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001780:	4b0e      	ldr	r3, [pc, #56]	@ (80017bc <HAL_Init+0x40>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a0d      	ldr	r2, [pc, #52]	@ (80017bc <HAL_Init+0x40>)
 8001786:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800178a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800178c:	4b0b      	ldr	r3, [pc, #44]	@ (80017bc <HAL_Init+0x40>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a0a      	ldr	r2, [pc, #40]	@ (80017bc <HAL_Init+0x40>)
 8001792:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001796:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001798:	4b08      	ldr	r3, [pc, #32]	@ (80017bc <HAL_Init+0x40>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a07      	ldr	r2, [pc, #28]	@ (80017bc <HAL_Init+0x40>)
 800179e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017a4:	2003      	movs	r0, #3
 80017a6:	f000 f94f 	bl	8001a48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017aa:	2000      	movs	r0, #0
 80017ac:	f000 f808 	bl	80017c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017b0:	f7ff fe0e 	bl	80013d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40023c00 	.word	0x40023c00

080017c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017c8:	4b12      	ldr	r3, [pc, #72]	@ (8001814 <HAL_InitTick+0x54>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <HAL_InitTick+0x58>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	4619      	mov	r1, r3
 80017d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017da:	fbb2 f3f3 	udiv	r3, r2, r3
 80017de:	4618      	mov	r0, r3
 80017e0:	f000 f967 	bl	8001ab2 <HAL_SYSTICK_Config>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e00e      	b.n	800180c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2b0f      	cmp	r3, #15
 80017f2:	d80a      	bhi.n	800180a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017f4:	2200      	movs	r2, #0
 80017f6:	6879      	ldr	r1, [r7, #4]
 80017f8:	f04f 30ff 	mov.w	r0, #4294967295
 80017fc:	f000 f92f 	bl	8001a5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001800:	4a06      	ldr	r2, [pc, #24]	@ (800181c <HAL_InitTick+0x5c>)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001806:	2300      	movs	r3, #0
 8001808:	e000      	b.n	800180c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
}
 800180c:	4618      	mov	r0, r3
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000000 	.word	0x20000000
 8001818:	20000008 	.word	0x20000008
 800181c:	20000004 	.word	0x20000004

08001820 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001824:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <HAL_IncTick+0x20>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	461a      	mov	r2, r3
 800182a:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <HAL_IncTick+0x24>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4413      	add	r3, r2
 8001830:	4a04      	ldr	r2, [pc, #16]	@ (8001844 <HAL_IncTick+0x24>)
 8001832:	6013      	str	r3, [r2, #0]
}
 8001834:	bf00      	nop
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	20000008 	.word	0x20000008
 8001844:	20001c68 	.word	0x20001c68

08001848 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  return uwTick;
 800184c:	4b03      	ldr	r3, [pc, #12]	@ (800185c <HAL_GetTick+0x14>)
 800184e:	681b      	ldr	r3, [r3, #0]
}
 8001850:	4618      	mov	r0, r3
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	20001c68 	.word	0x20001c68

08001860 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001868:	f7ff ffee 	bl	8001848 <HAL_GetTick>
 800186c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001878:	d005      	beq.n	8001886 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800187a:	4b0a      	ldr	r3, [pc, #40]	@ (80018a4 <HAL_Delay+0x44>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	461a      	mov	r2, r3
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	4413      	add	r3, r2
 8001884:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001886:	bf00      	nop
 8001888:	f7ff ffde 	bl	8001848 <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	68fa      	ldr	r2, [r7, #12]
 8001894:	429a      	cmp	r2, r3
 8001896:	d8f7      	bhi.n	8001888 <HAL_Delay+0x28>
  {
  }
}
 8001898:	bf00      	nop
 800189a:	bf00      	nop
 800189c:	3710      	adds	r7, #16
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20000008 	.word	0x20000008

080018a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f003 0307 	and.w	r3, r3, #7
 80018b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018b8:	4b0c      	ldr	r3, [pc, #48]	@ (80018ec <__NVIC_SetPriorityGrouping+0x44>)
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018be:	68ba      	ldr	r2, [r7, #8]
 80018c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018c4:	4013      	ands	r3, r2
 80018c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018da:	4a04      	ldr	r2, [pc, #16]	@ (80018ec <__NVIC_SetPriorityGrouping+0x44>)
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	60d3      	str	r3, [r2, #12]
}
 80018e0:	bf00      	nop
 80018e2:	3714      	adds	r7, #20
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr
 80018ec:	e000ed00 	.word	0xe000ed00

080018f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018f4:	4b04      	ldr	r3, [pc, #16]	@ (8001908 <__NVIC_GetPriorityGrouping+0x18>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	0a1b      	lsrs	r3, r3, #8
 80018fa:	f003 0307 	and.w	r3, r3, #7
}
 80018fe:	4618      	mov	r0, r3
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	e000ed00 	.word	0xe000ed00

0800190c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191a:	2b00      	cmp	r3, #0
 800191c:	db0b      	blt.n	8001936 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800191e:	79fb      	ldrb	r3, [r7, #7]
 8001920:	f003 021f 	and.w	r2, r3, #31
 8001924:	4907      	ldr	r1, [pc, #28]	@ (8001944 <__NVIC_EnableIRQ+0x38>)
 8001926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192a:	095b      	lsrs	r3, r3, #5
 800192c:	2001      	movs	r0, #1
 800192e:	fa00 f202 	lsl.w	r2, r0, r2
 8001932:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001936:	bf00      	nop
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	e000e100 	.word	0xe000e100

08001948 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	4603      	mov	r3, r0
 8001950:	6039      	str	r1, [r7, #0]
 8001952:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001958:	2b00      	cmp	r3, #0
 800195a:	db0a      	blt.n	8001972 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	b2da      	uxtb	r2, r3
 8001960:	490c      	ldr	r1, [pc, #48]	@ (8001994 <__NVIC_SetPriority+0x4c>)
 8001962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001966:	0112      	lsls	r2, r2, #4
 8001968:	b2d2      	uxtb	r2, r2
 800196a:	440b      	add	r3, r1
 800196c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001970:	e00a      	b.n	8001988 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	b2da      	uxtb	r2, r3
 8001976:	4908      	ldr	r1, [pc, #32]	@ (8001998 <__NVIC_SetPriority+0x50>)
 8001978:	79fb      	ldrb	r3, [r7, #7]
 800197a:	f003 030f 	and.w	r3, r3, #15
 800197e:	3b04      	subs	r3, #4
 8001980:	0112      	lsls	r2, r2, #4
 8001982:	b2d2      	uxtb	r2, r2
 8001984:	440b      	add	r3, r1
 8001986:	761a      	strb	r2, [r3, #24]
}
 8001988:	bf00      	nop
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	e000e100 	.word	0xe000e100
 8001998:	e000ed00 	.word	0xe000ed00

0800199c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800199c:	b480      	push	{r7}
 800199e:	b089      	sub	sp, #36	@ 0x24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f003 0307 	and.w	r3, r3, #7
 80019ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	f1c3 0307 	rsb	r3, r3, #7
 80019b6:	2b04      	cmp	r3, #4
 80019b8:	bf28      	it	cs
 80019ba:	2304      	movcs	r3, #4
 80019bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	3304      	adds	r3, #4
 80019c2:	2b06      	cmp	r3, #6
 80019c4:	d902      	bls.n	80019cc <NVIC_EncodePriority+0x30>
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	3b03      	subs	r3, #3
 80019ca:	e000      	b.n	80019ce <NVIC_EncodePriority+0x32>
 80019cc:	2300      	movs	r3, #0
 80019ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d0:	f04f 32ff 	mov.w	r2, #4294967295
 80019d4:	69bb      	ldr	r3, [r7, #24]
 80019d6:	fa02 f303 	lsl.w	r3, r2, r3
 80019da:	43da      	mvns	r2, r3
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	401a      	ands	r2, r3
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019e4:	f04f 31ff 	mov.w	r1, #4294967295
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	fa01 f303 	lsl.w	r3, r1, r3
 80019ee:	43d9      	mvns	r1, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f4:	4313      	orrs	r3, r2
         );
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3724      	adds	r7, #36	@ 0x24
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
	...

08001a04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	3b01      	subs	r3, #1
 8001a10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a14:	d301      	bcc.n	8001a1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a16:	2301      	movs	r3, #1
 8001a18:	e00f      	b.n	8001a3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a44 <SysTick_Config+0x40>)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a22:	210f      	movs	r1, #15
 8001a24:	f04f 30ff 	mov.w	r0, #4294967295
 8001a28:	f7ff ff8e 	bl	8001948 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a2c:	4b05      	ldr	r3, [pc, #20]	@ (8001a44 <SysTick_Config+0x40>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a32:	4b04      	ldr	r3, [pc, #16]	@ (8001a44 <SysTick_Config+0x40>)
 8001a34:	2207      	movs	r2, #7
 8001a36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a38:	2300      	movs	r3, #0
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	e000e010 	.word	0xe000e010

08001a48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f7ff ff29 	bl	80018a8 <__NVIC_SetPriorityGrouping>
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b086      	sub	sp, #24
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	4603      	mov	r3, r0
 8001a66:	60b9      	str	r1, [r7, #8]
 8001a68:	607a      	str	r2, [r7, #4]
 8001a6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a70:	f7ff ff3e 	bl	80018f0 <__NVIC_GetPriorityGrouping>
 8001a74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	68b9      	ldr	r1, [r7, #8]
 8001a7a:	6978      	ldr	r0, [r7, #20]
 8001a7c:	f7ff ff8e 	bl	800199c <NVIC_EncodePriority>
 8001a80:	4602      	mov	r2, r0
 8001a82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a86:	4611      	mov	r1, r2
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff ff5d 	bl	8001948 <__NVIC_SetPriority>
}
 8001a8e:	bf00      	nop
 8001a90:	3718      	adds	r7, #24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b082      	sub	sp, #8
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff ff31 	bl	800190c <__NVIC_EnableIRQ>
}
 8001aaa:	bf00      	nop
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b082      	sub	sp, #8
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f7ff ffa2 	bl	8001a04 <SysTick_Config>
 8001ac0:	4603      	mov	r3, r0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
	...

08001acc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001ad8:	f7ff feb6 	bl	8001848 <HAL_GetTick>
 8001adc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e099      	b.n	8001c1c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2202      	movs	r2, #2
 8001aec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f022 0201 	bic.w	r2, r2, #1
 8001b06:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b08:	e00f      	b.n	8001b2a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b0a:	f7ff fe9d 	bl	8001848 <HAL_GetTick>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	2b05      	cmp	r3, #5
 8001b16:	d908      	bls.n	8001b2a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2220      	movs	r2, #32
 8001b1c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2203      	movs	r2, #3
 8001b22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e078      	b.n	8001c1c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0301 	and.w	r3, r3, #1
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d1e8      	bne.n	8001b0a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b40:	697a      	ldr	r2, [r7, #20]
 8001b42:	4b38      	ldr	r3, [pc, #224]	@ (8001c24 <HAL_DMA_Init+0x158>)
 8001b44:	4013      	ands	r3, r2
 8001b46:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685a      	ldr	r2, [r3, #4]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b56:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	691b      	ldr	r3, [r3, #16]
 8001b5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6a1b      	ldr	r3, [r3, #32]
 8001b74:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b76:	697a      	ldr	r2, [r7, #20]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d107      	bne.n	8001b94 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	697a      	ldr	r2, [r7, #20]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	697a      	ldr	r2, [r7, #20]
 8001b9a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	695b      	ldr	r3, [r3, #20]
 8001ba2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	f023 0307 	bic.w	r3, r3, #7
 8001baa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb0:	697a      	ldr	r2, [r7, #20]
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bba:	2b04      	cmp	r3, #4
 8001bbc:	d117      	bne.n	8001bee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bc2:	697a      	ldr	r2, [r7, #20]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d00e      	beq.n	8001bee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 fa6f 	bl	80020b4 <DMA_CheckFifoParam>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d008      	beq.n	8001bee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2240      	movs	r2, #64	@ 0x40
 8001be0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2201      	movs	r2, #1
 8001be6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001bea:	2301      	movs	r3, #1
 8001bec:	e016      	b.n	8001c1c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	697a      	ldr	r2, [r7, #20]
 8001bf4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f000 fa26 	bl	8002048 <DMA_CalcBaseAndBitshift>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c04:	223f      	movs	r2, #63	@ 0x3f
 8001c06:	409a      	lsls	r2, r3
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2201      	movs	r2, #1
 8001c16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001c1a:	2300      	movs	r3, #0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	f010803f 	.word	0xf010803f

08001c28 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	607a      	str	r2, [r7, #4]
 8001c34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c36:	2300      	movs	r3, #0
 8001c38:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c3e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d101      	bne.n	8001c4e <HAL_DMA_Start_IT+0x26>
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	e040      	b.n	8001cd0 <HAL_DMA_Start_IT+0xa8>
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2201      	movs	r2, #1
 8001c52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d12f      	bne.n	8001cc2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	2202      	movs	r2, #2
 8001c66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	68b9      	ldr	r1, [r7, #8]
 8001c76:	68f8      	ldr	r0, [r7, #12]
 8001c78:	f000 f9b8 	bl	8001fec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c80:	223f      	movs	r2, #63	@ 0x3f
 8001c82:	409a      	lsls	r2, r3
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f042 0216 	orr.w	r2, r2, #22
 8001c96:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d007      	beq.n	8001cb0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f042 0208 	orr.w	r2, r2, #8
 8001cae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f042 0201 	orr.w	r2, r2, #1
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	e005      	b.n	8001cce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001cca:	2302      	movs	r3, #2
 8001ccc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001cce:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3718      	adds	r7, #24
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001ce4:	4b8e      	ldr	r3, [pc, #568]	@ (8001f20 <HAL_DMA_IRQHandler+0x248>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a8e      	ldr	r2, [pc, #568]	@ (8001f24 <HAL_DMA_IRQHandler+0x24c>)
 8001cea:	fba2 2303 	umull	r2, r3, r2, r3
 8001cee:	0a9b      	lsrs	r3, r3, #10
 8001cf0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d02:	2208      	movs	r2, #8
 8001d04:	409a      	lsls	r2, r3
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d01a      	beq.n	8001d44 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0304 	and.w	r3, r3, #4
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d013      	beq.n	8001d44 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f022 0204 	bic.w	r2, r2, #4
 8001d2a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d30:	2208      	movs	r2, #8
 8001d32:	409a      	lsls	r2, r3
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d3c:	f043 0201 	orr.w	r2, r3, #1
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d48:	2201      	movs	r2, #1
 8001d4a:	409a      	lsls	r2, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	4013      	ands	r3, r2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d012      	beq.n	8001d7a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	695b      	ldr	r3, [r3, #20]
 8001d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d00b      	beq.n	8001d7a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d66:	2201      	movs	r2, #1
 8001d68:	409a      	lsls	r2, r3
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d72:	f043 0202 	orr.w	r2, r3, #2
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d7e:	2204      	movs	r2, #4
 8001d80:	409a      	lsls	r2, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	4013      	ands	r3, r2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d012      	beq.n	8001db0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 0302 	and.w	r3, r3, #2
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d00b      	beq.n	8001db0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d9c:	2204      	movs	r2, #4
 8001d9e:	409a      	lsls	r2, r3
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001da8:	f043 0204 	orr.w	r2, r3, #4
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001db4:	2210      	movs	r2, #16
 8001db6:	409a      	lsls	r2, r3
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d043      	beq.n	8001e48 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0308 	and.w	r3, r3, #8
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d03c      	beq.n	8001e48 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dd2:	2210      	movs	r2, #16
 8001dd4:	409a      	lsls	r2, r3
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d018      	beq.n	8001e1a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d108      	bne.n	8001e08 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d024      	beq.n	8001e48 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	4798      	blx	r3
 8001e06:	e01f      	b.n	8001e48 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d01b      	beq.n	8001e48 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	4798      	blx	r3
 8001e18:	e016      	b.n	8001e48 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d107      	bne.n	8001e38 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f022 0208 	bic.w	r2, r2, #8
 8001e36:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d003      	beq.n	8001e48 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e4c:	2220      	movs	r2, #32
 8001e4e:	409a      	lsls	r2, r3
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	4013      	ands	r3, r2
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	f000 808f 	beq.w	8001f78 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0310 	and.w	r3, r3, #16
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	f000 8087 	beq.w	8001f78 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e6e:	2220      	movs	r2, #32
 8001e70:	409a      	lsls	r2, r3
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2b05      	cmp	r3, #5
 8001e80:	d136      	bne.n	8001ef0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f022 0216 	bic.w	r2, r2, #22
 8001e90:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	695a      	ldr	r2, [r3, #20]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001ea0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d103      	bne.n	8001eb2 <HAL_DMA_IRQHandler+0x1da>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d007      	beq.n	8001ec2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f022 0208 	bic.w	r2, r2, #8
 8001ec0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ec6:	223f      	movs	r2, #63	@ 0x3f
 8001ec8:	409a      	lsls	r2, r3
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d07e      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	4798      	blx	r3
        }
        return;
 8001eee:	e079      	b.n	8001fe4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d01d      	beq.n	8001f3a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d10d      	bne.n	8001f28 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d031      	beq.n	8001f78 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	4798      	blx	r3
 8001f1c:	e02c      	b.n	8001f78 <HAL_DMA_IRQHandler+0x2a0>
 8001f1e:	bf00      	nop
 8001f20:	20000000 	.word	0x20000000
 8001f24:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d023      	beq.n	8001f78 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	4798      	blx	r3
 8001f38:	e01e      	b.n	8001f78 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d10f      	bne.n	8001f68 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f022 0210 	bic.w	r2, r2, #16
 8001f56:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d003      	beq.n	8001f78 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d032      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f84:	f003 0301 	and.w	r3, r3, #1
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d022      	beq.n	8001fd2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2205      	movs	r2, #5
 8001f90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f022 0201 	bic.w	r2, r2, #1
 8001fa2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	60bb      	str	r3, [r7, #8]
 8001faa:	697a      	ldr	r2, [r7, #20]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d307      	bcc.n	8001fc0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d1f2      	bne.n	8001fa4 <HAL_DMA_IRQHandler+0x2cc>
 8001fbe:	e000      	b.n	8001fc2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001fc0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d005      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	4798      	blx	r3
 8001fe2:	e000      	b.n	8001fe6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001fe4:	bf00      	nop
    }
  }
}
 8001fe6:	3718      	adds	r7, #24
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}

08001fec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60f8      	str	r0, [r7, #12]
 8001ff4:	60b9      	str	r1, [r7, #8]
 8001ff6:	607a      	str	r2, [r7, #4]
 8001ff8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002008:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	683a      	ldr	r2, [r7, #0]
 8002010:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	2b40      	cmp	r3, #64	@ 0x40
 8002018:	d108      	bne.n	800202c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	68ba      	ldr	r2, [r7, #8]
 8002028:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800202a:	e007      	b.n	800203c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	68ba      	ldr	r2, [r7, #8]
 8002032:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	60da      	str	r2, [r3, #12]
}
 800203c:	bf00      	nop
 800203e:	3714      	adds	r7, #20
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	b2db      	uxtb	r3, r3
 8002056:	3b10      	subs	r3, #16
 8002058:	4a14      	ldr	r2, [pc, #80]	@ (80020ac <DMA_CalcBaseAndBitshift+0x64>)
 800205a:	fba2 2303 	umull	r2, r3, r2, r3
 800205e:	091b      	lsrs	r3, r3, #4
 8002060:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002062:	4a13      	ldr	r2, [pc, #76]	@ (80020b0 <DMA_CalcBaseAndBitshift+0x68>)
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	4413      	add	r3, r2
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	461a      	mov	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2b03      	cmp	r3, #3
 8002074:	d909      	bls.n	800208a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800207e:	f023 0303 	bic.w	r3, r3, #3
 8002082:	1d1a      	adds	r2, r3, #4
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	659a      	str	r2, [r3, #88]	@ 0x58
 8002088:	e007      	b.n	800209a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002092:	f023 0303 	bic.w	r3, r3, #3
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3714      	adds	r7, #20
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	aaaaaaab 	.word	0xaaaaaaab
 80020b0:	08005d28 	.word	0x08005d28

080020b4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020bc:	2300      	movs	r3, #0
 80020be:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020c4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	699b      	ldr	r3, [r3, #24]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d11f      	bne.n	800210e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	2b03      	cmp	r3, #3
 80020d2:	d856      	bhi.n	8002182 <DMA_CheckFifoParam+0xce>
 80020d4:	a201      	add	r2, pc, #4	@ (adr r2, 80020dc <DMA_CheckFifoParam+0x28>)
 80020d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020da:	bf00      	nop
 80020dc:	080020ed 	.word	0x080020ed
 80020e0:	080020ff 	.word	0x080020ff
 80020e4:	080020ed 	.word	0x080020ed
 80020e8:	08002183 	.word	0x08002183
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d046      	beq.n	8002186 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020fc:	e043      	b.n	8002186 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002102:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002106:	d140      	bne.n	800218a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800210c:	e03d      	b.n	800218a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	699b      	ldr	r3, [r3, #24]
 8002112:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002116:	d121      	bne.n	800215c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	2b03      	cmp	r3, #3
 800211c:	d837      	bhi.n	800218e <DMA_CheckFifoParam+0xda>
 800211e:	a201      	add	r2, pc, #4	@ (adr r2, 8002124 <DMA_CheckFifoParam+0x70>)
 8002120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002124:	08002135 	.word	0x08002135
 8002128:	0800213b 	.word	0x0800213b
 800212c:	08002135 	.word	0x08002135
 8002130:	0800214d 	.word	0x0800214d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	73fb      	strb	r3, [r7, #15]
      break;
 8002138:	e030      	b.n	800219c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800213e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d025      	beq.n	8002192 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800214a:	e022      	b.n	8002192 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002150:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002154:	d11f      	bne.n	8002196 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800215a:	e01c      	b.n	8002196 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	2b02      	cmp	r3, #2
 8002160:	d903      	bls.n	800216a <DMA_CheckFifoParam+0xb6>
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	2b03      	cmp	r3, #3
 8002166:	d003      	beq.n	8002170 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002168:	e018      	b.n	800219c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	73fb      	strb	r3, [r7, #15]
      break;
 800216e:	e015      	b.n	800219c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002174:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d00e      	beq.n	800219a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	73fb      	strb	r3, [r7, #15]
      break;
 8002180:	e00b      	b.n	800219a <DMA_CheckFifoParam+0xe6>
      break;
 8002182:	bf00      	nop
 8002184:	e00a      	b.n	800219c <DMA_CheckFifoParam+0xe8>
      break;
 8002186:	bf00      	nop
 8002188:	e008      	b.n	800219c <DMA_CheckFifoParam+0xe8>
      break;
 800218a:	bf00      	nop
 800218c:	e006      	b.n	800219c <DMA_CheckFifoParam+0xe8>
      break;
 800218e:	bf00      	nop
 8002190:	e004      	b.n	800219c <DMA_CheckFifoParam+0xe8>
      break;
 8002192:	bf00      	nop
 8002194:	e002      	b.n	800219c <DMA_CheckFifoParam+0xe8>
      break;   
 8002196:	bf00      	nop
 8002198:	e000      	b.n	800219c <DMA_CheckFifoParam+0xe8>
      break;
 800219a:	bf00      	nop
    }
  } 
  
  return status; 
 800219c:	7bfb      	ldrb	r3, [r7, #15]
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3714      	adds	r7, #20
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop

080021ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b089      	sub	sp, #36	@ 0x24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021ba:	2300      	movs	r3, #0
 80021bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021be:	2300      	movs	r3, #0
 80021c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021c2:	2300      	movs	r3, #0
 80021c4:	61fb      	str	r3, [r7, #28]
 80021c6:	e159      	b.n	800247c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021c8:	2201      	movs	r2, #1
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	697a      	ldr	r2, [r7, #20]
 80021d8:	4013      	ands	r3, r2
 80021da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	f040 8148 	bne.w	8002476 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f003 0303 	and.w	r3, r3, #3
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d005      	beq.n	80021fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d130      	bne.n	8002260 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	2203      	movs	r2, #3
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	43db      	mvns	r3, r3
 8002210:	69ba      	ldr	r2, [r7, #24]
 8002212:	4013      	ands	r3, r2
 8002214:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	68da      	ldr	r2, [r3, #12]
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	69ba      	ldr	r2, [r7, #24]
 8002224:	4313      	orrs	r3, r2
 8002226:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	69ba      	ldr	r2, [r7, #24]
 800222c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002234:	2201      	movs	r2, #1
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	fa02 f303 	lsl.w	r3, r2, r3
 800223c:	43db      	mvns	r3, r3
 800223e:	69ba      	ldr	r2, [r7, #24]
 8002240:	4013      	ands	r3, r2
 8002242:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	091b      	lsrs	r3, r3, #4
 800224a:	f003 0201 	and.w	r2, r3, #1
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	fa02 f303 	lsl.w	r3, r2, r3
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	4313      	orrs	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f003 0303 	and.w	r3, r3, #3
 8002268:	2b03      	cmp	r3, #3
 800226a:	d017      	beq.n	800229c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	2203      	movs	r2, #3
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	43db      	mvns	r3, r3
 800227e:	69ba      	ldr	r2, [r7, #24]
 8002280:	4013      	ands	r3, r2
 8002282:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	689a      	ldr	r2, [r3, #8]
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	69ba      	ldr	r2, [r7, #24]
 8002292:	4313      	orrs	r3, r2
 8002294:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	69ba      	ldr	r2, [r7, #24]
 800229a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f003 0303 	and.w	r3, r3, #3
 80022a4:	2b02      	cmp	r3, #2
 80022a6:	d123      	bne.n	80022f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	08da      	lsrs	r2, r3, #3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	3208      	adds	r2, #8
 80022b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	f003 0307 	and.w	r3, r3, #7
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	220f      	movs	r2, #15
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	43db      	mvns	r3, r3
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	4013      	ands	r3, r2
 80022ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	691a      	ldr	r2, [r3, #16]
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	f003 0307 	and.w	r3, r3, #7
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	4313      	orrs	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	08da      	lsrs	r2, r3, #3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	3208      	adds	r2, #8
 80022ea:	69b9      	ldr	r1, [r7, #24]
 80022ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	2203      	movs	r2, #3
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	43db      	mvns	r3, r3
 8002302:	69ba      	ldr	r2, [r7, #24]
 8002304:	4013      	ands	r3, r2
 8002306:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f003 0203 	and.w	r2, r3, #3
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	fa02 f303 	lsl.w	r3, r2, r3
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	4313      	orrs	r3, r2
 800231c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800232c:	2b00      	cmp	r3, #0
 800232e:	f000 80a2 	beq.w	8002476 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002332:	2300      	movs	r3, #0
 8002334:	60fb      	str	r3, [r7, #12]
 8002336:	4b57      	ldr	r3, [pc, #348]	@ (8002494 <HAL_GPIO_Init+0x2e8>)
 8002338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800233a:	4a56      	ldr	r2, [pc, #344]	@ (8002494 <HAL_GPIO_Init+0x2e8>)
 800233c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002340:	6453      	str	r3, [r2, #68]	@ 0x44
 8002342:	4b54      	ldr	r3, [pc, #336]	@ (8002494 <HAL_GPIO_Init+0x2e8>)
 8002344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002346:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800234e:	4a52      	ldr	r2, [pc, #328]	@ (8002498 <HAL_GPIO_Init+0x2ec>)
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	089b      	lsrs	r3, r3, #2
 8002354:	3302      	adds	r3, #2
 8002356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800235a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	f003 0303 	and.w	r3, r3, #3
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	220f      	movs	r2, #15
 8002366:	fa02 f303 	lsl.w	r3, r2, r3
 800236a:	43db      	mvns	r3, r3
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	4013      	ands	r3, r2
 8002370:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a49      	ldr	r2, [pc, #292]	@ (800249c <HAL_GPIO_Init+0x2f0>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d019      	beq.n	80023ae <HAL_GPIO_Init+0x202>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a48      	ldr	r2, [pc, #288]	@ (80024a0 <HAL_GPIO_Init+0x2f4>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d013      	beq.n	80023aa <HAL_GPIO_Init+0x1fe>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a47      	ldr	r2, [pc, #284]	@ (80024a4 <HAL_GPIO_Init+0x2f8>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d00d      	beq.n	80023a6 <HAL_GPIO_Init+0x1fa>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a46      	ldr	r2, [pc, #280]	@ (80024a8 <HAL_GPIO_Init+0x2fc>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d007      	beq.n	80023a2 <HAL_GPIO_Init+0x1f6>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a45      	ldr	r2, [pc, #276]	@ (80024ac <HAL_GPIO_Init+0x300>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d101      	bne.n	800239e <HAL_GPIO_Init+0x1f2>
 800239a:	2304      	movs	r3, #4
 800239c:	e008      	b.n	80023b0 <HAL_GPIO_Init+0x204>
 800239e:	2307      	movs	r3, #7
 80023a0:	e006      	b.n	80023b0 <HAL_GPIO_Init+0x204>
 80023a2:	2303      	movs	r3, #3
 80023a4:	e004      	b.n	80023b0 <HAL_GPIO_Init+0x204>
 80023a6:	2302      	movs	r3, #2
 80023a8:	e002      	b.n	80023b0 <HAL_GPIO_Init+0x204>
 80023aa:	2301      	movs	r3, #1
 80023ac:	e000      	b.n	80023b0 <HAL_GPIO_Init+0x204>
 80023ae:	2300      	movs	r3, #0
 80023b0:	69fa      	ldr	r2, [r7, #28]
 80023b2:	f002 0203 	and.w	r2, r2, #3
 80023b6:	0092      	lsls	r2, r2, #2
 80023b8:	4093      	lsls	r3, r2
 80023ba:	69ba      	ldr	r2, [r7, #24]
 80023bc:	4313      	orrs	r3, r2
 80023be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023c0:	4935      	ldr	r1, [pc, #212]	@ (8002498 <HAL_GPIO_Init+0x2ec>)
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	089b      	lsrs	r3, r3, #2
 80023c6:	3302      	adds	r3, #2
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023ce:	4b38      	ldr	r3, [pc, #224]	@ (80024b0 <HAL_GPIO_Init+0x304>)
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	43db      	mvns	r3, r3
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	4013      	ands	r3, r2
 80023dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d003      	beq.n	80023f2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80023ea:	69ba      	ldr	r2, [r7, #24]
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023f2:	4a2f      	ldr	r2, [pc, #188]	@ (80024b0 <HAL_GPIO_Init+0x304>)
 80023f4:	69bb      	ldr	r3, [r7, #24]
 80023f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023f8:	4b2d      	ldr	r3, [pc, #180]	@ (80024b0 <HAL_GPIO_Init+0x304>)
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	43db      	mvns	r3, r3
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	4013      	ands	r3, r2
 8002406:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d003      	beq.n	800241c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	4313      	orrs	r3, r2
 800241a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800241c:	4a24      	ldr	r2, [pc, #144]	@ (80024b0 <HAL_GPIO_Init+0x304>)
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002422:	4b23      	ldr	r3, [pc, #140]	@ (80024b0 <HAL_GPIO_Init+0x304>)
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	43db      	mvns	r3, r3
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	4013      	ands	r3, r2
 8002430:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800243e:	69ba      	ldr	r2, [r7, #24]
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	4313      	orrs	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002446:	4a1a      	ldr	r2, [pc, #104]	@ (80024b0 <HAL_GPIO_Init+0x304>)
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800244c:	4b18      	ldr	r3, [pc, #96]	@ (80024b0 <HAL_GPIO_Init+0x304>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	43db      	mvns	r3, r3
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	4013      	ands	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d003      	beq.n	8002470 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	4313      	orrs	r3, r2
 800246e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002470:	4a0f      	ldr	r2, [pc, #60]	@ (80024b0 <HAL_GPIO_Init+0x304>)
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	3301      	adds	r3, #1
 800247a:	61fb      	str	r3, [r7, #28]
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	2b0f      	cmp	r3, #15
 8002480:	f67f aea2 	bls.w	80021c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002484:	bf00      	nop
 8002486:	bf00      	nop
 8002488:	3724      	adds	r7, #36	@ 0x24
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	40023800 	.word	0x40023800
 8002498:	40013800 	.word	0x40013800
 800249c:	40020000 	.word	0x40020000
 80024a0:	40020400 	.word	0x40020400
 80024a4:	40020800 	.word	0x40020800
 80024a8:	40020c00 	.word	0x40020c00
 80024ac:	40021000 	.word	0x40021000
 80024b0:	40013c00 	.word	0x40013c00

080024b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	460b      	mov	r3, r1
 80024be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	691a      	ldr	r2, [r3, #16]
 80024c4:	887b      	ldrh	r3, [r7, #2]
 80024c6:	4013      	ands	r3, r2
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d002      	beq.n	80024d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024cc:	2301      	movs	r3, #1
 80024ce:	73fb      	strb	r3, [r7, #15]
 80024d0:	e001      	b.n	80024d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024d2:	2300      	movs	r3, #0
 80024d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	460b      	mov	r3, r1
 80024ee:	807b      	strh	r3, [r7, #2]
 80024f0:	4613      	mov	r3, r2
 80024f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024f4:	787b      	ldrb	r3, [r7, #1]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024fa:	887a      	ldrh	r2, [r7, #2]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002500:	e003      	b.n	800250a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002502:	887b      	ldrh	r3, [r7, #2]
 8002504:	041a      	lsls	r2, r3, #16
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	619a      	str	r2, [r3, #24]
}
 800250a:	bf00      	nop
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
	...

08002518 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	4603      	mov	r3, r0
 8002520:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002522:	4b08      	ldr	r3, [pc, #32]	@ (8002544 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002524:	695a      	ldr	r2, [r3, #20]
 8002526:	88fb      	ldrh	r3, [r7, #6]
 8002528:	4013      	ands	r3, r2
 800252a:	2b00      	cmp	r3, #0
 800252c:	d006      	beq.n	800253c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800252e:	4a05      	ldr	r2, [pc, #20]	@ (8002544 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002530:	88fb      	ldrh	r3, [r7, #6]
 8002532:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002534:	88fb      	ldrh	r3, [r7, #6]
 8002536:	4618      	mov	r0, r3
 8002538:	f7fe fbe0 	bl	8000cfc <HAL_GPIO_EXTI_Callback>
  }
}
 800253c:	bf00      	nop
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	40013c00 	.word	0x40013c00

08002548 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b088      	sub	sp, #32
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d101      	bne.n	800255a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e128      	b.n	80027ac <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002560:	b2db      	uxtb	r3, r3
 8002562:	2b00      	cmp	r3, #0
 8002564:	d109      	bne.n	800257a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2200      	movs	r2, #0
 800256a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4a90      	ldr	r2, [pc, #576]	@ (80027b4 <HAL_I2S_Init+0x26c>)
 8002572:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f7fe ff53 	bl	8001420 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2202      	movs	r2, #2
 800257e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	69db      	ldr	r3, [r3, #28]
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	6812      	ldr	r2, [r2, #0]
 800258c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002590:	f023 030f 	bic.w	r3, r3, #15
 8002594:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2202      	movs	r2, #2
 800259c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d060      	beq.n	8002668 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d102      	bne.n	80025b4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80025ae:	2310      	movs	r3, #16
 80025b0:	617b      	str	r3, [r7, #20]
 80025b2:	e001      	b.n	80025b8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80025b4:	2320      	movs	r3, #32
 80025b6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	2b20      	cmp	r3, #32
 80025be:	d802      	bhi.n	80025c6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	005b      	lsls	r3, r3, #1
 80025c4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80025c6:	2001      	movs	r0, #1
 80025c8:	f001 fab4 	bl	8003b34 <HAL_RCCEx_GetPeriphCLKFreq>
 80025cc:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025d6:	d125      	bne.n	8002624 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d010      	beq.n	8002602 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	68fa      	ldr	r2, [r7, #12]
 80025e6:	fbb2 f2f3 	udiv	r2, r2, r3
 80025ea:	4613      	mov	r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	4413      	add	r3, r2
 80025f0:	005b      	lsls	r3, r3, #1
 80025f2:	461a      	mov	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	695b      	ldr	r3, [r3, #20]
 80025f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025fc:	3305      	adds	r3, #5
 80025fe:	613b      	str	r3, [r7, #16]
 8002600:	e01f      	b.n	8002642 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	00db      	lsls	r3, r3, #3
 8002606:	68fa      	ldr	r2, [r7, #12]
 8002608:	fbb2 f2f3 	udiv	r2, r2, r3
 800260c:	4613      	mov	r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	4413      	add	r3, r2
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	461a      	mov	r2, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	695b      	ldr	r3, [r3, #20]
 800261a:	fbb2 f3f3 	udiv	r3, r2, r3
 800261e:	3305      	adds	r3, #5
 8002620:	613b      	str	r3, [r7, #16]
 8002622:	e00e      	b.n	8002642 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002624:	68fa      	ldr	r2, [r7, #12]
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	fbb2 f2f3 	udiv	r2, r2, r3
 800262c:	4613      	mov	r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	4413      	add	r3, r2
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	461a      	mov	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	fbb2 f3f3 	udiv	r3, r2, r3
 800263e:	3305      	adds	r3, #5
 8002640:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	4a5c      	ldr	r2, [pc, #368]	@ (80027b8 <HAL_I2S_Init+0x270>)
 8002646:	fba2 2303 	umull	r2, r3, r2, r3
 800264a:	08db      	lsrs	r3, r3, #3
 800264c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	f003 0301 	and.w	r3, r3, #1
 8002654:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	085b      	lsrs	r3, r3, #1
 800265e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	021b      	lsls	r3, r3, #8
 8002664:	61bb      	str	r3, [r7, #24]
 8002666:	e003      	b.n	8002670 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002668:	2302      	movs	r3, #2
 800266a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800266c:	2300      	movs	r3, #0
 800266e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	2b01      	cmp	r3, #1
 8002674:	d902      	bls.n	800267c <HAL_I2S_Init+0x134>
 8002676:	69fb      	ldr	r3, [r7, #28]
 8002678:	2bff      	cmp	r3, #255	@ 0xff
 800267a:	d907      	bls.n	800268c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002680:	f043 0210 	orr.w	r2, r3, #16
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e08f      	b.n	80027ac <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	691a      	ldr	r2, [r3, #16]
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	ea42 0103 	orr.w	r1, r2, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	69fa      	ldr	r2, [r7, #28]
 800269c:	430a      	orrs	r2, r1
 800269e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	69db      	ldr	r3, [r3, #28]
 80026a6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80026aa:	f023 030f 	bic.w	r3, r3, #15
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	6851      	ldr	r1, [r2, #4]
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	6892      	ldr	r2, [r2, #8]
 80026b6:	4311      	orrs	r1, r2
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	68d2      	ldr	r2, [r2, #12]
 80026bc:	4311      	orrs	r1, r2
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	6992      	ldr	r2, [r2, #24]
 80026c2:	430a      	orrs	r2, r1
 80026c4:	431a      	orrs	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80026ce:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a1b      	ldr	r3, [r3, #32]
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d161      	bne.n	800279c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4a38      	ldr	r2, [pc, #224]	@ (80027bc <HAL_I2S_Init+0x274>)
 80026dc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a37      	ldr	r2, [pc, #220]	@ (80027c0 <HAL_I2S_Init+0x278>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d101      	bne.n	80026ec <HAL_I2S_Init+0x1a4>
 80026e8:	4b36      	ldr	r3, [pc, #216]	@ (80027c4 <HAL_I2S_Init+0x27c>)
 80026ea:	e001      	b.n	80026f0 <HAL_I2S_Init+0x1a8>
 80026ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80026f0:	69db      	ldr	r3, [r3, #28]
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	6812      	ldr	r2, [r2, #0]
 80026f6:	4932      	ldr	r1, [pc, #200]	@ (80027c0 <HAL_I2S_Init+0x278>)
 80026f8:	428a      	cmp	r2, r1
 80026fa:	d101      	bne.n	8002700 <HAL_I2S_Init+0x1b8>
 80026fc:	4a31      	ldr	r2, [pc, #196]	@ (80027c4 <HAL_I2S_Init+0x27c>)
 80026fe:	e001      	b.n	8002704 <HAL_I2S_Init+0x1bc>
 8002700:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002704:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002708:	f023 030f 	bic.w	r3, r3, #15
 800270c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a2b      	ldr	r2, [pc, #172]	@ (80027c0 <HAL_I2S_Init+0x278>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d101      	bne.n	800271c <HAL_I2S_Init+0x1d4>
 8002718:	4b2a      	ldr	r3, [pc, #168]	@ (80027c4 <HAL_I2S_Init+0x27c>)
 800271a:	e001      	b.n	8002720 <HAL_I2S_Init+0x1d8>
 800271c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002720:	2202      	movs	r2, #2
 8002722:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a25      	ldr	r2, [pc, #148]	@ (80027c0 <HAL_I2S_Init+0x278>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d101      	bne.n	8002732 <HAL_I2S_Init+0x1ea>
 800272e:	4b25      	ldr	r3, [pc, #148]	@ (80027c4 <HAL_I2S_Init+0x27c>)
 8002730:	e001      	b.n	8002736 <HAL_I2S_Init+0x1ee>
 8002732:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002736:	69db      	ldr	r3, [r3, #28]
 8002738:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002742:	d003      	beq.n	800274c <HAL_I2S_Init+0x204>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d103      	bne.n	8002754 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800274c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002750:	613b      	str	r3, [r7, #16]
 8002752:	e001      	b.n	8002758 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002754:	2300      	movs	r3, #0
 8002756:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002762:	4313      	orrs	r3, r2
 8002764:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800276c:	4313      	orrs	r3, r2
 800276e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002776:	4313      	orrs	r3, r2
 8002778:	b29a      	uxth	r2, r3
 800277a:	897b      	ldrh	r3, [r7, #10]
 800277c:	4313      	orrs	r3, r2
 800277e:	b29b      	uxth	r3, r3
 8002780:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002784:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a0d      	ldr	r2, [pc, #52]	@ (80027c0 <HAL_I2S_Init+0x278>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d101      	bne.n	8002794 <HAL_I2S_Init+0x24c>
 8002790:	4b0c      	ldr	r3, [pc, #48]	@ (80027c4 <HAL_I2S_Init+0x27c>)
 8002792:	e001      	b.n	8002798 <HAL_I2S_Init+0x250>
 8002794:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002798:	897a      	ldrh	r2, [r7, #10]
 800279a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2201      	movs	r2, #1
 80027a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3720      	adds	r7, #32
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	08002ac5 	.word	0x08002ac5
 80027b8:	cccccccd 	.word	0xcccccccd
 80027bc:	08002bd9 	.word	0x08002bd9
 80027c0:	40003800 	.word	0x40003800
 80027c4:	40003400 	.word	0x40003400

080027c8 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	4613      	mov	r3, r2
 80027d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d002      	beq.n	80027e2 <HAL_I2S_Receive_DMA+0x1a>
 80027dc:	88fb      	ldrh	r3, [r7, #6]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d101      	bne.n	80027e6 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e09d      	b.n	8002922 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d001      	beq.n	80027f6 <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 80027f2:	2302      	movs	r3, #2
 80027f4:	e095      	b.n	8002922 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d101      	bne.n	8002806 <HAL_I2S_Receive_DMA+0x3e>
 8002802:	2302      	movs	r3, #2
 8002804:	e08d      	b.n	8002922 <HAL_I2S_Receive_DMA+0x15a>
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2201      	movs	r2, #1
 800280a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2204      	movs	r2, #4
 8002812:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2200      	movs	r2, #0
 800281a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	68ba      	ldr	r2, [r7, #8]
 8002820:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	69db      	ldr	r3, [r3, #28]
 8002828:	f003 0307 	and.w	r3, r3, #7
 800282c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	2b03      	cmp	r3, #3
 8002832:	d002      	beq.n	800283a <HAL_I2S_Receive_DMA+0x72>
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	2b05      	cmp	r3, #5
 8002838:	d10a      	bne.n	8002850 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 800283a:	88fb      	ldrh	r3, [r7, #6]
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	b29a      	uxth	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002844:	88fb      	ldrh	r3, [r7, #6]
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	b29a      	uxth	r2, r3
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	865a      	strh	r2, [r3, #50]	@ 0x32
 800284e:	e005      	b.n	800285c <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	88fa      	ldrh	r2, [r7, #6]
 8002854:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	88fa      	ldrh	r2, [r7, #6]
 800285a:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002860:	4a32      	ldr	r2, [pc, #200]	@ (800292c <HAL_I2S_Receive_DMA+0x164>)
 8002862:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002868:	4a31      	ldr	r2, [pc, #196]	@ (8002930 <HAL_I2S_Receive_DMA+0x168>)
 800286a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002870:	4a30      	ldr	r2, [pc, #192]	@ (8002934 <HAL_I2S_Receive_DMA+0x16c>)
 8002872:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	69db      	ldr	r3, [r3, #28]
 800287a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800287e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002882:	d10a      	bne.n	800289a <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002884:	2300      	movs	r3, #0
 8002886:	613b      	str	r3, [r7, #16]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	613b      	str	r3, [r7, #16]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	613b      	str	r3, [r7, #16]
 8002898:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	330c      	adds	r3, #12
 80028a4:	4619      	mov	r1, r3
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028aa:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80028b0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80028b2:	f7ff f9b9 	bl	8001c28 <HAL_DMA_Start_IT>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d00f      	beq.n	80028dc <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c0:	f043 0208 	orr.w	r2, r3, #8
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e022      	b.n	8002922 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d107      	bne.n	8002902 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f042 0201 	orr.w	r2, r2, #1
 8002900:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	69db      	ldr	r3, [r3, #28]
 8002908:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800290c:	2b00      	cmp	r3, #0
 800290e:	d107      	bne.n	8002920 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	69da      	ldr	r2, [r3, #28]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800291e:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3718      	adds	r7, #24
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	080029a3 	.word	0x080029a3
 8002930:	08002961 	.word	0x08002961
 8002934:	080029bf 	.word	0x080029bf

08002938 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002940:	bf00      	nop
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002954:	bf00      	nop
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr

08002960 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800296c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	69db      	ldr	r3, [r3, #28]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d10e      	bne.n	8002994 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	685a      	ldr	r2, [r3, #4]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f022 0201 	bic.w	r2, r2, #1
 8002984:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2200      	movs	r2, #0
 800298a:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8002994:	68f8      	ldr	r0, [r7, #12]
 8002996:	f7fe f9f3 	bl	8000d80 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800299a:	bf00      	nop
 800299c:	3710      	adds	r7, #16
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b084      	sub	sp, #16
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029ae:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80029b0:	68f8      	ldr	r0, [r7, #12]
 80029b2:	f7fe f9cf 	bl	8000d54 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80029b6:	bf00      	nop
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	b084      	sub	sp, #16
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029ca:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	685a      	ldr	r2, [r3, #4]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f022 0203 	bic.w	r2, r2, #3
 80029da:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2200      	movs	r2, #0
 80029e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2200      	movs	r2, #0
 80029e6:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f4:	f043 0208 	orr.w	r2, r3, #8
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80029fc:	68f8      	ldr	r0, [r7, #12]
 80029fe:	f7ff ffa5 	bl	800294c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002a02:	bf00      	nop
 8002a04:	3710      	adds	r7, #16
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b082      	sub	sp, #8
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a16:	881a      	ldrh	r2, [r3, #0]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a22:	1c9a      	adds	r2, r3, #2
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a2c:	b29b      	uxth	r3, r3
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	b29a      	uxth	r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d10e      	bne.n	8002a5e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	685a      	ldr	r2, [r3, #4]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002a4e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f7ff ff6d 	bl	8002938 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002a5e:	bf00      	nop
 8002a60:	3708      	adds	r7, #8
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b082      	sub	sp, #8
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68da      	ldr	r2, [r3, #12]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a78:	b292      	uxth	r2, r2
 8002a7a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a80:	1c9a      	adds	r2, r3, #2
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	3b01      	subs	r3, #1
 8002a8e:	b29a      	uxth	r2, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d10e      	bne.n	8002abc <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	685a      	ldr	r2, [r3, #4]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002aac:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f7fe f962 	bl	8000d80 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002abc:	bf00      	nop
 8002abe:	3708      	adds	r7, #8
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b086      	sub	sp, #24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b04      	cmp	r3, #4
 8002ade:	d13a      	bne.n	8002b56 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d109      	bne.n	8002afe <I2S_IRQHandler+0x3a>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002af4:	2b40      	cmp	r3, #64	@ 0x40
 8002af6:	d102      	bne.n	8002afe <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f7ff ffb4 	bl	8002a66 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b04:	2b40      	cmp	r3, #64	@ 0x40
 8002b06:	d126      	bne.n	8002b56 <I2S_IRQHandler+0x92>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f003 0320 	and.w	r3, r3, #32
 8002b12:	2b20      	cmp	r3, #32
 8002b14:	d11f      	bne.n	8002b56 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	685a      	ldr	r2, [r3, #4]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b24:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002b26:	2300      	movs	r3, #0
 8002b28:	613b      	str	r3, [r7, #16]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	613b      	str	r3, [r7, #16]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	613b      	str	r3, [r7, #16]
 8002b3a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b48:	f043 0202 	orr.w	r2, r3, #2
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f7ff fefb 	bl	800294c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	2b03      	cmp	r3, #3
 8002b60:	d136      	bne.n	8002bd0 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	f003 0302 	and.w	r3, r3, #2
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d109      	bne.n	8002b80 <I2S_IRQHandler+0xbc>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b76:	2b80      	cmp	r3, #128	@ 0x80
 8002b78:	d102      	bne.n	8002b80 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f7ff ff45 	bl	8002a0a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	f003 0308 	and.w	r3, r3, #8
 8002b86:	2b08      	cmp	r3, #8
 8002b88:	d122      	bne.n	8002bd0 <I2S_IRQHandler+0x10c>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f003 0320 	and.w	r3, r3, #32
 8002b94:	2b20      	cmp	r3, #32
 8002b96:	d11b      	bne.n	8002bd0 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	685a      	ldr	r2, [r3, #4]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002ba6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002ba8:	2300      	movs	r3, #0
 8002baa:	60fb      	str	r3, [r7, #12]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	60fb      	str	r3, [r7, #12]
 8002bb4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2201      	movs	r2, #1
 8002bba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc2:	f043 0204 	orr.w	r2, r3, #4
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f7ff febe 	bl	800294c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002bd0:	bf00      	nop
 8002bd2:	3718      	adds	r7, #24
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b088      	sub	sp, #32
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a92      	ldr	r2, [pc, #584]	@ (8002e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d101      	bne.n	8002bf6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002bf2:	4b92      	ldr	r3, [pc, #584]	@ (8002e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002bf4:	e001      	b.n	8002bfa <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002bf6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a8b      	ldr	r2, [pc, #556]	@ (8002e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d101      	bne.n	8002c14 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002c10:	4b8a      	ldr	r3, [pc, #552]	@ (8002e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002c12:	e001      	b.n	8002c18 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002c14:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c24:	d004      	beq.n	8002c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f040 8099 	bne.w	8002d62 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	f003 0302 	and.w	r3, r3, #2
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d107      	bne.n	8002c4a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d002      	beq.n	8002c4a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f000 f925 	bl	8002e94 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d107      	bne.n	8002c64 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d002      	beq.n	8002c64 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f000 f9c8 	bl	8002ff4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002c64:	69bb      	ldr	r3, [r7, #24]
 8002c66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c6a:	2b40      	cmp	r3, #64	@ 0x40
 8002c6c:	d13a      	bne.n	8002ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	f003 0320 	and.w	r3, r3, #32
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d035      	beq.n	8002ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a6e      	ldr	r2, [pc, #440]	@ (8002e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d101      	bne.n	8002c86 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002c82:	4b6e      	ldr	r3, [pc, #440]	@ (8002e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002c84:	e001      	b.n	8002c8a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002c86:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c8a:	685a      	ldr	r2, [r3, #4]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4969      	ldr	r1, [pc, #420]	@ (8002e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002c92:	428b      	cmp	r3, r1
 8002c94:	d101      	bne.n	8002c9a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002c96:	4b69      	ldr	r3, [pc, #420]	@ (8002e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002c98:	e001      	b.n	8002c9e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002c9a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c9e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002ca2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	685a      	ldr	r2, [r3, #4]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002cb2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	60fb      	str	r3, [r7, #12]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cd6:	f043 0202 	orr.w	r2, r3, #2
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f7ff fe34 	bl	800294c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	f003 0308 	and.w	r3, r3, #8
 8002cea:	2b08      	cmp	r3, #8
 8002cec:	f040 80c3 	bne.w	8002e76 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	f003 0320 	and.w	r3, r3, #32
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	f000 80bd 	beq.w	8002e76 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002d0a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a49      	ldr	r2, [pc, #292]	@ (8002e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d101      	bne.n	8002d1a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002d16:	4b49      	ldr	r3, [pc, #292]	@ (8002e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d18:	e001      	b.n	8002d1e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002d1a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d1e:	685a      	ldr	r2, [r3, #4]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4944      	ldr	r1, [pc, #272]	@ (8002e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d26:	428b      	cmp	r3, r1
 8002d28:	d101      	bne.n	8002d2e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002d2a:	4b44      	ldr	r3, [pc, #272]	@ (8002e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d2c:	e001      	b.n	8002d32 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002d2e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d32:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002d36:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60bb      	str	r3, [r7, #8]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	60bb      	str	r3, [r7, #8]
 8002d44:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d52:	f043 0204 	orr.w	r2, r3, #4
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f7ff fdf6 	bl	800294c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002d60:	e089      	b.n	8002e76 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	f003 0302 	and.w	r3, r3, #2
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d107      	bne.n	8002d7c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d002      	beq.n	8002d7c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 f8be 	bl	8002ef8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	f003 0301 	and.w	r3, r3, #1
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d107      	bne.n	8002d96 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d002      	beq.n	8002d96 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f000 f8fd 	bl	8002f90 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d9c:	2b40      	cmp	r3, #64	@ 0x40
 8002d9e:	d12f      	bne.n	8002e00 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	f003 0320 	and.w	r3, r3, #32
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d02a      	beq.n	8002e00 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	685a      	ldr	r2, [r3, #4]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002db8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a1e      	ldr	r2, [pc, #120]	@ (8002e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d101      	bne.n	8002dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8002e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002dc6:	e001      	b.n	8002dcc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002dc8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002dcc:	685a      	ldr	r2, [r3, #4]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4919      	ldr	r1, [pc, #100]	@ (8002e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002dd4:	428b      	cmp	r3, r1
 8002dd6:	d101      	bne.n	8002ddc <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002dd8:	4b18      	ldr	r3, [pc, #96]	@ (8002e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002dda:	e001      	b.n	8002de0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002ddc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002de0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002de4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2201      	movs	r2, #1
 8002dea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df2:	f043 0202 	orr.w	r2, r3, #2
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7ff fda6 	bl	800294c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	f003 0308 	and.w	r3, r3, #8
 8002e06:	2b08      	cmp	r3, #8
 8002e08:	d136      	bne.n	8002e78 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	f003 0320 	and.w	r3, r3, #32
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d031      	beq.n	8002e78 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a07      	ldr	r2, [pc, #28]	@ (8002e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d101      	bne.n	8002e22 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002e1e:	4b07      	ldr	r3, [pc, #28]	@ (8002e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e20:	e001      	b.n	8002e26 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002e22:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4902      	ldr	r1, [pc, #8]	@ (8002e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e2e:	428b      	cmp	r3, r1
 8002e30:	d106      	bne.n	8002e40 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002e32:	4b02      	ldr	r3, [pc, #8]	@ (8002e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e34:	e006      	b.n	8002e44 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002e36:	bf00      	nop
 8002e38:	40003800 	.word	0x40003800
 8002e3c:	40003400 	.word	0x40003400
 8002e40:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e44:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002e48:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	685a      	ldr	r2, [r3, #4]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002e58:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e66:	f043 0204 	orr.w	r2, r3, #4
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f7ff fd6c 	bl	800294c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002e74:	e000      	b.n	8002e78 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002e76:	bf00      	nop
}
 8002e78:	bf00      	nop
 8002e7a:	3720      	adds	r7, #32
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002e88:	bf00      	nop
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr

08002e94 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea0:	1c99      	adds	r1, r3, #2
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	6251      	str	r1, [r2, #36]	@ 0x24
 8002ea6:	881a      	ldrh	r2, [r3, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	3b01      	subs	r3, #1
 8002eb6:	b29a      	uxth	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d113      	bne.n	8002eee <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	685a      	ldr	r2, [r3, #4]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002ed4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d106      	bne.n	8002eee <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f7ff ffc9 	bl	8002e80 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002eee:	bf00      	nop
 8002ef0:	3708      	adds	r7, #8
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
	...

08002ef8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f04:	1c99      	adds	r1, r3, #2
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	6251      	str	r1, [r2, #36]	@ 0x24
 8002f0a:	8819      	ldrh	r1, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a1d      	ldr	r2, [pc, #116]	@ (8002f88 <I2SEx_TxISR_I2SExt+0x90>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d101      	bne.n	8002f1a <I2SEx_TxISR_I2SExt+0x22>
 8002f16:	4b1d      	ldr	r3, [pc, #116]	@ (8002f8c <I2SEx_TxISR_I2SExt+0x94>)
 8002f18:	e001      	b.n	8002f1e <I2SEx_TxISR_I2SExt+0x26>
 8002f1a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f1e:	460a      	mov	r2, r1
 8002f20:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	b29a      	uxth	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d121      	bne.n	8002f7e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a12      	ldr	r2, [pc, #72]	@ (8002f88 <I2SEx_TxISR_I2SExt+0x90>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d101      	bne.n	8002f48 <I2SEx_TxISR_I2SExt+0x50>
 8002f44:	4b11      	ldr	r3, [pc, #68]	@ (8002f8c <I2SEx_TxISR_I2SExt+0x94>)
 8002f46:	e001      	b.n	8002f4c <I2SEx_TxISR_I2SExt+0x54>
 8002f48:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f4c:	685a      	ldr	r2, [r3, #4]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	490d      	ldr	r1, [pc, #52]	@ (8002f88 <I2SEx_TxISR_I2SExt+0x90>)
 8002f54:	428b      	cmp	r3, r1
 8002f56:	d101      	bne.n	8002f5c <I2SEx_TxISR_I2SExt+0x64>
 8002f58:	4b0c      	ldr	r3, [pc, #48]	@ (8002f8c <I2SEx_TxISR_I2SExt+0x94>)
 8002f5a:	e001      	b.n	8002f60 <I2SEx_TxISR_I2SExt+0x68>
 8002f5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f60:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002f64:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d106      	bne.n	8002f7e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f7ff ff81 	bl	8002e80 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f7e:	bf00      	nop
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40003800 	.word	0x40003800
 8002f8c:	40003400 	.word	0x40003400

08002f90 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68d8      	ldr	r0, [r3, #12]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fa2:	1c99      	adds	r1, r3, #2
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002fa8:	b282      	uxth	r2, r0
 8002faa:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	3b01      	subs	r3, #1
 8002fb4:	b29a      	uxth	r2, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d113      	bne.n	8002fec <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	685a      	ldr	r2, [r3, #4]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002fd2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d106      	bne.n	8002fec <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f7ff ff4a 	bl	8002e80 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002fec:	bf00      	nop
 8002fee:	3708      	adds	r7, #8
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a20      	ldr	r2, [pc, #128]	@ (8003084 <I2SEx_RxISR_I2SExt+0x90>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d101      	bne.n	800300a <I2SEx_RxISR_I2SExt+0x16>
 8003006:	4b20      	ldr	r3, [pc, #128]	@ (8003088 <I2SEx_RxISR_I2SExt+0x94>)
 8003008:	e001      	b.n	800300e <I2SEx_RxISR_I2SExt+0x1a>
 800300a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800300e:	68d8      	ldr	r0, [r3, #12]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003014:	1c99      	adds	r1, r3, #2
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800301a:	b282      	uxth	r2, r0
 800301c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003022:	b29b      	uxth	r3, r3
 8003024:	3b01      	subs	r3, #1
 8003026:	b29a      	uxth	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003030:	b29b      	uxth	r3, r3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d121      	bne.n	800307a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a12      	ldr	r2, [pc, #72]	@ (8003084 <I2SEx_RxISR_I2SExt+0x90>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d101      	bne.n	8003044 <I2SEx_RxISR_I2SExt+0x50>
 8003040:	4b11      	ldr	r3, [pc, #68]	@ (8003088 <I2SEx_RxISR_I2SExt+0x94>)
 8003042:	e001      	b.n	8003048 <I2SEx_RxISR_I2SExt+0x54>
 8003044:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003048:	685a      	ldr	r2, [r3, #4]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	490d      	ldr	r1, [pc, #52]	@ (8003084 <I2SEx_RxISR_I2SExt+0x90>)
 8003050:	428b      	cmp	r3, r1
 8003052:	d101      	bne.n	8003058 <I2SEx_RxISR_I2SExt+0x64>
 8003054:	4b0c      	ldr	r3, [pc, #48]	@ (8003088 <I2SEx_RxISR_I2SExt+0x94>)
 8003056:	e001      	b.n	800305c <I2SEx_RxISR_I2SExt+0x68>
 8003058:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800305c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003060:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003066:	b29b      	uxth	r3, r3
 8003068:	2b00      	cmp	r3, #0
 800306a:	d106      	bne.n	800307a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f7ff ff03 	bl	8002e80 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800307a:	bf00      	nop
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	40003800 	.word	0x40003800
 8003088:	40003400 	.word	0x40003400

0800308c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e267      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d075      	beq.n	8003196 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80030aa:	4b88      	ldr	r3, [pc, #544]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f003 030c 	and.w	r3, r3, #12
 80030b2:	2b04      	cmp	r3, #4
 80030b4:	d00c      	beq.n	80030d0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030b6:	4b85      	ldr	r3, [pc, #532]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80030be:	2b08      	cmp	r3, #8
 80030c0:	d112      	bne.n	80030e8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030c2:	4b82      	ldr	r3, [pc, #520]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030ce:	d10b      	bne.n	80030e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030d0:	4b7e      	ldr	r3, [pc, #504]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d05b      	beq.n	8003194 <HAL_RCC_OscConfig+0x108>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d157      	bne.n	8003194 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e242      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030f0:	d106      	bne.n	8003100 <HAL_RCC_OscConfig+0x74>
 80030f2:	4b76      	ldr	r3, [pc, #472]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a75      	ldr	r2, [pc, #468]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 80030f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030fc:	6013      	str	r3, [r2, #0]
 80030fe:	e01d      	b.n	800313c <HAL_RCC_OscConfig+0xb0>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003108:	d10c      	bne.n	8003124 <HAL_RCC_OscConfig+0x98>
 800310a:	4b70      	ldr	r3, [pc, #448]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a6f      	ldr	r2, [pc, #444]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 8003110:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003114:	6013      	str	r3, [r2, #0]
 8003116:	4b6d      	ldr	r3, [pc, #436]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a6c      	ldr	r2, [pc, #432]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 800311c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	e00b      	b.n	800313c <HAL_RCC_OscConfig+0xb0>
 8003124:	4b69      	ldr	r3, [pc, #420]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a68      	ldr	r2, [pc, #416]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 800312a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800312e:	6013      	str	r3, [r2, #0]
 8003130:	4b66      	ldr	r3, [pc, #408]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a65      	ldr	r2, [pc, #404]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 8003136:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800313a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d013      	beq.n	800316c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003144:	f7fe fb80 	bl	8001848 <HAL_GetTick>
 8003148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800314a:	e008      	b.n	800315e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800314c:	f7fe fb7c 	bl	8001848 <HAL_GetTick>
 8003150:	4602      	mov	r2, r0
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	2b64      	cmp	r3, #100	@ 0x64
 8003158:	d901      	bls.n	800315e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e207      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800315e:	4b5b      	ldr	r3, [pc, #364]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d0f0      	beq.n	800314c <HAL_RCC_OscConfig+0xc0>
 800316a:	e014      	b.n	8003196 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800316c:	f7fe fb6c 	bl	8001848 <HAL_GetTick>
 8003170:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003172:	e008      	b.n	8003186 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003174:	f7fe fb68 	bl	8001848 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b64      	cmp	r3, #100	@ 0x64
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e1f3      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003186:	4b51      	ldr	r3, [pc, #324]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1f0      	bne.n	8003174 <HAL_RCC_OscConfig+0xe8>
 8003192:	e000      	b.n	8003196 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003194:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d063      	beq.n	800326a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80031a2:	4b4a      	ldr	r3, [pc, #296]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f003 030c 	and.w	r3, r3, #12
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00b      	beq.n	80031c6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031ae:	4b47      	ldr	r3, [pc, #284]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80031b6:	2b08      	cmp	r3, #8
 80031b8:	d11c      	bne.n	80031f4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031ba:	4b44      	ldr	r3, [pc, #272]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d116      	bne.n	80031f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031c6:	4b41      	ldr	r3, [pc, #260]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d005      	beq.n	80031de <HAL_RCC_OscConfig+0x152>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d001      	beq.n	80031de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e1c7      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031de:	4b3b      	ldr	r3, [pc, #236]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	4937      	ldr	r1, [pc, #220]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031f2:	e03a      	b.n	800326a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d020      	beq.n	800323e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031fc:	4b34      	ldr	r3, [pc, #208]	@ (80032d0 <HAL_RCC_OscConfig+0x244>)
 80031fe:	2201      	movs	r2, #1
 8003200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003202:	f7fe fb21 	bl	8001848 <HAL_GetTick>
 8003206:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003208:	e008      	b.n	800321c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800320a:	f7fe fb1d 	bl	8001848 <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	2b02      	cmp	r3, #2
 8003216:	d901      	bls.n	800321c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e1a8      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800321c:	4b2b      	ldr	r3, [pc, #172]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0302 	and.w	r3, r3, #2
 8003224:	2b00      	cmp	r3, #0
 8003226:	d0f0      	beq.n	800320a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003228:	4b28      	ldr	r3, [pc, #160]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	00db      	lsls	r3, r3, #3
 8003236:	4925      	ldr	r1, [pc, #148]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 8003238:	4313      	orrs	r3, r2
 800323a:	600b      	str	r3, [r1, #0]
 800323c:	e015      	b.n	800326a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800323e:	4b24      	ldr	r3, [pc, #144]	@ (80032d0 <HAL_RCC_OscConfig+0x244>)
 8003240:	2200      	movs	r2, #0
 8003242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003244:	f7fe fb00 	bl	8001848 <HAL_GetTick>
 8003248:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800324a:	e008      	b.n	800325e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800324c:	f7fe fafc 	bl	8001848 <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	2b02      	cmp	r3, #2
 8003258:	d901      	bls.n	800325e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e187      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800325e:	4b1b      	ldr	r3, [pc, #108]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1f0      	bne.n	800324c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0308 	and.w	r3, r3, #8
 8003272:	2b00      	cmp	r3, #0
 8003274:	d036      	beq.n	80032e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d016      	beq.n	80032ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800327e:	4b15      	ldr	r3, [pc, #84]	@ (80032d4 <HAL_RCC_OscConfig+0x248>)
 8003280:	2201      	movs	r2, #1
 8003282:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003284:	f7fe fae0 	bl	8001848 <HAL_GetTick>
 8003288:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800328a:	e008      	b.n	800329e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800328c:	f7fe fadc 	bl	8001848 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b02      	cmp	r3, #2
 8003298:	d901      	bls.n	800329e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e167      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800329e:	4b0b      	ldr	r3, [pc, #44]	@ (80032cc <HAL_RCC_OscConfig+0x240>)
 80032a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d0f0      	beq.n	800328c <HAL_RCC_OscConfig+0x200>
 80032aa:	e01b      	b.n	80032e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032ac:	4b09      	ldr	r3, [pc, #36]	@ (80032d4 <HAL_RCC_OscConfig+0x248>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032b2:	f7fe fac9 	bl	8001848 <HAL_GetTick>
 80032b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032b8:	e00e      	b.n	80032d8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032ba:	f7fe fac5 	bl	8001848 <HAL_GetTick>
 80032be:	4602      	mov	r2, r0
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d907      	bls.n	80032d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	e150      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
 80032cc:	40023800 	.word	0x40023800
 80032d0:	42470000 	.word	0x42470000
 80032d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032d8:	4b88      	ldr	r3, [pc, #544]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 80032da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032dc:	f003 0302 	and.w	r3, r3, #2
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1ea      	bne.n	80032ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0304 	and.w	r3, r3, #4
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	f000 8097 	beq.w	8003420 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032f2:	2300      	movs	r3, #0
 80032f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032f6:	4b81      	ldr	r3, [pc, #516]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 80032f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10f      	bne.n	8003322 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003302:	2300      	movs	r3, #0
 8003304:	60bb      	str	r3, [r7, #8]
 8003306:	4b7d      	ldr	r3, [pc, #500]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 8003308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330a:	4a7c      	ldr	r2, [pc, #496]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 800330c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003310:	6413      	str	r3, [r2, #64]	@ 0x40
 8003312:	4b7a      	ldr	r3, [pc, #488]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 8003314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003316:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800331a:	60bb      	str	r3, [r7, #8]
 800331c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800331e:	2301      	movs	r3, #1
 8003320:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003322:	4b77      	ldr	r3, [pc, #476]	@ (8003500 <HAL_RCC_OscConfig+0x474>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800332a:	2b00      	cmp	r3, #0
 800332c:	d118      	bne.n	8003360 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800332e:	4b74      	ldr	r3, [pc, #464]	@ (8003500 <HAL_RCC_OscConfig+0x474>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a73      	ldr	r2, [pc, #460]	@ (8003500 <HAL_RCC_OscConfig+0x474>)
 8003334:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003338:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800333a:	f7fe fa85 	bl	8001848 <HAL_GetTick>
 800333e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003340:	e008      	b.n	8003354 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003342:	f7fe fa81 	bl	8001848 <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d901      	bls.n	8003354 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e10c      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003354:	4b6a      	ldr	r3, [pc, #424]	@ (8003500 <HAL_RCC_OscConfig+0x474>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800335c:	2b00      	cmp	r3, #0
 800335e:	d0f0      	beq.n	8003342 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	2b01      	cmp	r3, #1
 8003366:	d106      	bne.n	8003376 <HAL_RCC_OscConfig+0x2ea>
 8003368:	4b64      	ldr	r3, [pc, #400]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 800336a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800336c:	4a63      	ldr	r2, [pc, #396]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 800336e:	f043 0301 	orr.w	r3, r3, #1
 8003372:	6713      	str	r3, [r2, #112]	@ 0x70
 8003374:	e01c      	b.n	80033b0 <HAL_RCC_OscConfig+0x324>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	2b05      	cmp	r3, #5
 800337c:	d10c      	bne.n	8003398 <HAL_RCC_OscConfig+0x30c>
 800337e:	4b5f      	ldr	r3, [pc, #380]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 8003380:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003382:	4a5e      	ldr	r2, [pc, #376]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 8003384:	f043 0304 	orr.w	r3, r3, #4
 8003388:	6713      	str	r3, [r2, #112]	@ 0x70
 800338a:	4b5c      	ldr	r3, [pc, #368]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 800338c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800338e:	4a5b      	ldr	r2, [pc, #364]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 8003390:	f043 0301 	orr.w	r3, r3, #1
 8003394:	6713      	str	r3, [r2, #112]	@ 0x70
 8003396:	e00b      	b.n	80033b0 <HAL_RCC_OscConfig+0x324>
 8003398:	4b58      	ldr	r3, [pc, #352]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 800339a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800339c:	4a57      	ldr	r2, [pc, #348]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 800339e:	f023 0301 	bic.w	r3, r3, #1
 80033a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80033a4:	4b55      	ldr	r3, [pc, #340]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 80033a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033a8:	4a54      	ldr	r2, [pc, #336]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 80033aa:	f023 0304 	bic.w	r3, r3, #4
 80033ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d015      	beq.n	80033e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033b8:	f7fe fa46 	bl	8001848 <HAL_GetTick>
 80033bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033be:	e00a      	b.n	80033d6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033c0:	f7fe fa42 	bl	8001848 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e0cb      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033d6:	4b49      	ldr	r3, [pc, #292]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 80033d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d0ee      	beq.n	80033c0 <HAL_RCC_OscConfig+0x334>
 80033e2:	e014      	b.n	800340e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033e4:	f7fe fa30 	bl	8001848 <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033ea:	e00a      	b.n	8003402 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ec:	f7fe fa2c 	bl	8001848 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d901      	bls.n	8003402 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e0b5      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003402:	4b3e      	ldr	r3, [pc, #248]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 8003404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	2b00      	cmp	r3, #0
 800340c:	d1ee      	bne.n	80033ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800340e:	7dfb      	ldrb	r3, [r7, #23]
 8003410:	2b01      	cmp	r3, #1
 8003412:	d105      	bne.n	8003420 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003414:	4b39      	ldr	r3, [pc, #228]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 8003416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003418:	4a38      	ldr	r2, [pc, #224]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 800341a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800341e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	699b      	ldr	r3, [r3, #24]
 8003424:	2b00      	cmp	r3, #0
 8003426:	f000 80a1 	beq.w	800356c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800342a:	4b34      	ldr	r3, [pc, #208]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	f003 030c 	and.w	r3, r3, #12
 8003432:	2b08      	cmp	r3, #8
 8003434:	d05c      	beq.n	80034f0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	699b      	ldr	r3, [r3, #24]
 800343a:	2b02      	cmp	r3, #2
 800343c:	d141      	bne.n	80034c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800343e:	4b31      	ldr	r3, [pc, #196]	@ (8003504 <HAL_RCC_OscConfig+0x478>)
 8003440:	2200      	movs	r2, #0
 8003442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003444:	f7fe fa00 	bl	8001848 <HAL_GetTick>
 8003448:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800344a:	e008      	b.n	800345e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800344c:	f7fe f9fc 	bl	8001848 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b02      	cmp	r3, #2
 8003458:	d901      	bls.n	800345e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e087      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800345e:	4b27      	ldr	r3, [pc, #156]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d1f0      	bne.n	800344c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	69da      	ldr	r2, [r3, #28]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a1b      	ldr	r3, [r3, #32]
 8003472:	431a      	orrs	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003478:	019b      	lsls	r3, r3, #6
 800347a:	431a      	orrs	r2, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003480:	085b      	lsrs	r3, r3, #1
 8003482:	3b01      	subs	r3, #1
 8003484:	041b      	lsls	r3, r3, #16
 8003486:	431a      	orrs	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800348c:	061b      	lsls	r3, r3, #24
 800348e:	491b      	ldr	r1, [pc, #108]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 8003490:	4313      	orrs	r3, r2
 8003492:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003494:	4b1b      	ldr	r3, [pc, #108]	@ (8003504 <HAL_RCC_OscConfig+0x478>)
 8003496:	2201      	movs	r2, #1
 8003498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800349a:	f7fe f9d5 	bl	8001848 <HAL_GetTick>
 800349e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034a0:	e008      	b.n	80034b4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034a2:	f7fe f9d1 	bl	8001848 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d901      	bls.n	80034b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e05c      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034b4:	4b11      	ldr	r3, [pc, #68]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d0f0      	beq.n	80034a2 <HAL_RCC_OscConfig+0x416>
 80034c0:	e054      	b.n	800356c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034c2:	4b10      	ldr	r3, [pc, #64]	@ (8003504 <HAL_RCC_OscConfig+0x478>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034c8:	f7fe f9be 	bl	8001848 <HAL_GetTick>
 80034cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ce:	e008      	b.n	80034e2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034d0:	f7fe f9ba 	bl	8001848 <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e045      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034e2:	4b06      	ldr	r3, [pc, #24]	@ (80034fc <HAL_RCC_OscConfig+0x470>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d1f0      	bne.n	80034d0 <HAL_RCC_OscConfig+0x444>
 80034ee:	e03d      	b.n	800356c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	699b      	ldr	r3, [r3, #24]
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d107      	bne.n	8003508 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e038      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
 80034fc:	40023800 	.word	0x40023800
 8003500:	40007000 	.word	0x40007000
 8003504:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003508:	4b1b      	ldr	r3, [pc, #108]	@ (8003578 <HAL_RCC_OscConfig+0x4ec>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d028      	beq.n	8003568 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003520:	429a      	cmp	r2, r3
 8003522:	d121      	bne.n	8003568 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800352e:	429a      	cmp	r2, r3
 8003530:	d11a      	bne.n	8003568 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003532:	68fa      	ldr	r2, [r7, #12]
 8003534:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003538:	4013      	ands	r3, r2
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800353e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003540:	4293      	cmp	r3, r2
 8003542:	d111      	bne.n	8003568 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800354e:	085b      	lsrs	r3, r3, #1
 8003550:	3b01      	subs	r3, #1
 8003552:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003554:	429a      	cmp	r2, r3
 8003556:	d107      	bne.n	8003568 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003562:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003564:	429a      	cmp	r2, r3
 8003566:	d001      	beq.n	800356c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e000      	b.n	800356e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800356c:	2300      	movs	r3, #0
}
 800356e:	4618      	mov	r0, r3
 8003570:	3718      	adds	r7, #24
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	40023800 	.word	0x40023800

0800357c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d101      	bne.n	8003590 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e0cc      	b.n	800372a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003590:	4b68      	ldr	r3, [pc, #416]	@ (8003734 <HAL_RCC_ClockConfig+0x1b8>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0307 	and.w	r3, r3, #7
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	429a      	cmp	r2, r3
 800359c:	d90c      	bls.n	80035b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800359e:	4b65      	ldr	r3, [pc, #404]	@ (8003734 <HAL_RCC_ClockConfig+0x1b8>)
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	b2d2      	uxtb	r2, r2
 80035a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035a6:	4b63      	ldr	r3, [pc, #396]	@ (8003734 <HAL_RCC_ClockConfig+0x1b8>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0307 	and.w	r3, r3, #7
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d001      	beq.n	80035b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e0b8      	b.n	800372a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0302 	and.w	r3, r3, #2
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d020      	beq.n	8003606 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0304 	and.w	r3, r3, #4
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d005      	beq.n	80035dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035d0:	4b59      	ldr	r3, [pc, #356]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	4a58      	ldr	r2, [pc, #352]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80035d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80035da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0308 	and.w	r3, r3, #8
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d005      	beq.n	80035f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035e8:	4b53      	ldr	r3, [pc, #332]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	4a52      	ldr	r2, [pc, #328]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80035ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80035f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035f4:	4b50      	ldr	r3, [pc, #320]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	494d      	ldr	r1, [pc, #308]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 8003602:	4313      	orrs	r3, r2
 8003604:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b00      	cmp	r3, #0
 8003610:	d044      	beq.n	800369c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	2b01      	cmp	r3, #1
 8003618:	d107      	bne.n	800362a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800361a:	4b47      	ldr	r3, [pc, #284]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d119      	bne.n	800365a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e07f      	b.n	800372a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	2b02      	cmp	r3, #2
 8003630:	d003      	beq.n	800363a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003636:	2b03      	cmp	r3, #3
 8003638:	d107      	bne.n	800364a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800363a:	4b3f      	ldr	r3, [pc, #252]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003642:	2b00      	cmp	r3, #0
 8003644:	d109      	bne.n	800365a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e06f      	b.n	800372a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800364a:	4b3b      	ldr	r3, [pc, #236]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d101      	bne.n	800365a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e067      	b.n	800372a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800365a:	4b37      	ldr	r3, [pc, #220]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f023 0203 	bic.w	r2, r3, #3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	4934      	ldr	r1, [pc, #208]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 8003668:	4313      	orrs	r3, r2
 800366a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800366c:	f7fe f8ec 	bl	8001848 <HAL_GetTick>
 8003670:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003672:	e00a      	b.n	800368a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003674:	f7fe f8e8 	bl	8001848 <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003682:	4293      	cmp	r3, r2
 8003684:	d901      	bls.n	800368a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003686:	2303      	movs	r3, #3
 8003688:	e04f      	b.n	800372a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800368a:	4b2b      	ldr	r3, [pc, #172]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	f003 020c 	and.w	r2, r3, #12
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	429a      	cmp	r2, r3
 800369a:	d1eb      	bne.n	8003674 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800369c:	4b25      	ldr	r3, [pc, #148]	@ (8003734 <HAL_RCC_ClockConfig+0x1b8>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	683a      	ldr	r2, [r7, #0]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d20c      	bcs.n	80036c4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036aa:	4b22      	ldr	r3, [pc, #136]	@ (8003734 <HAL_RCC_ClockConfig+0x1b8>)
 80036ac:	683a      	ldr	r2, [r7, #0]
 80036ae:	b2d2      	uxtb	r2, r2
 80036b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036b2:	4b20      	ldr	r3, [pc, #128]	@ (8003734 <HAL_RCC_ClockConfig+0x1b8>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0307 	and.w	r3, r3, #7
 80036ba:	683a      	ldr	r2, [r7, #0]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d001      	beq.n	80036c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e032      	b.n	800372a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0304 	and.w	r3, r3, #4
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d008      	beq.n	80036e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036d0:	4b19      	ldr	r3, [pc, #100]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	4916      	ldr	r1, [pc, #88]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80036de:	4313      	orrs	r3, r2
 80036e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0308 	and.w	r3, r3, #8
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d009      	beq.n	8003702 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036ee:	4b12      	ldr	r3, [pc, #72]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	00db      	lsls	r3, r3, #3
 80036fc:	490e      	ldr	r1, [pc, #56]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80036fe:	4313      	orrs	r3, r2
 8003700:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003702:	f000 f821 	bl	8003748 <HAL_RCC_GetSysClockFreq>
 8003706:	4602      	mov	r2, r0
 8003708:	4b0b      	ldr	r3, [pc, #44]	@ (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	091b      	lsrs	r3, r3, #4
 800370e:	f003 030f 	and.w	r3, r3, #15
 8003712:	490a      	ldr	r1, [pc, #40]	@ (800373c <HAL_RCC_ClockConfig+0x1c0>)
 8003714:	5ccb      	ldrb	r3, [r1, r3]
 8003716:	fa22 f303 	lsr.w	r3, r2, r3
 800371a:	4a09      	ldr	r2, [pc, #36]	@ (8003740 <HAL_RCC_ClockConfig+0x1c4>)
 800371c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800371e:	4b09      	ldr	r3, [pc, #36]	@ (8003744 <HAL_RCC_ClockConfig+0x1c8>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4618      	mov	r0, r3
 8003724:	f7fe f84c 	bl	80017c0 <HAL_InitTick>

  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3710      	adds	r7, #16
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40023c00 	.word	0x40023c00
 8003738:	40023800 	.word	0x40023800
 800373c:	08005d18 	.word	0x08005d18
 8003740:	20000000 	.word	0x20000000
 8003744:	20000004 	.word	0x20000004

08003748 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003748:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800374c:	b094      	sub	sp, #80	@ 0x50
 800374e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003750:	2300      	movs	r3, #0
 8003752:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003754:	2300      	movs	r3, #0
 8003756:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003758:	2300      	movs	r3, #0
 800375a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800375c:	2300      	movs	r3, #0
 800375e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003760:	4b79      	ldr	r3, [pc, #484]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x200>)
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f003 030c 	and.w	r3, r3, #12
 8003768:	2b08      	cmp	r3, #8
 800376a:	d00d      	beq.n	8003788 <HAL_RCC_GetSysClockFreq+0x40>
 800376c:	2b08      	cmp	r3, #8
 800376e:	f200 80e1 	bhi.w	8003934 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003772:	2b00      	cmp	r3, #0
 8003774:	d002      	beq.n	800377c <HAL_RCC_GetSysClockFreq+0x34>
 8003776:	2b04      	cmp	r3, #4
 8003778:	d003      	beq.n	8003782 <HAL_RCC_GetSysClockFreq+0x3a>
 800377a:	e0db      	b.n	8003934 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800377c:	4b73      	ldr	r3, [pc, #460]	@ (800394c <HAL_RCC_GetSysClockFreq+0x204>)
 800377e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003780:	e0db      	b.n	800393a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003782:	4b73      	ldr	r3, [pc, #460]	@ (8003950 <HAL_RCC_GetSysClockFreq+0x208>)
 8003784:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003786:	e0d8      	b.n	800393a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003788:	4b6f      	ldr	r3, [pc, #444]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x200>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003790:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003792:	4b6d      	ldr	r3, [pc, #436]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x200>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d063      	beq.n	8003866 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800379e:	4b6a      	ldr	r3, [pc, #424]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x200>)
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	099b      	lsrs	r3, r3, #6
 80037a4:	2200      	movs	r2, #0
 80037a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80037a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80037aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80037b2:	2300      	movs	r3, #0
 80037b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80037b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80037ba:	4622      	mov	r2, r4
 80037bc:	462b      	mov	r3, r5
 80037be:	f04f 0000 	mov.w	r0, #0
 80037c2:	f04f 0100 	mov.w	r1, #0
 80037c6:	0159      	lsls	r1, r3, #5
 80037c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037cc:	0150      	lsls	r0, r2, #5
 80037ce:	4602      	mov	r2, r0
 80037d0:	460b      	mov	r3, r1
 80037d2:	4621      	mov	r1, r4
 80037d4:	1a51      	subs	r1, r2, r1
 80037d6:	6139      	str	r1, [r7, #16]
 80037d8:	4629      	mov	r1, r5
 80037da:	eb63 0301 	sbc.w	r3, r3, r1
 80037de:	617b      	str	r3, [r7, #20]
 80037e0:	f04f 0200 	mov.w	r2, #0
 80037e4:	f04f 0300 	mov.w	r3, #0
 80037e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80037ec:	4659      	mov	r1, fp
 80037ee:	018b      	lsls	r3, r1, #6
 80037f0:	4651      	mov	r1, sl
 80037f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80037f6:	4651      	mov	r1, sl
 80037f8:	018a      	lsls	r2, r1, #6
 80037fa:	4651      	mov	r1, sl
 80037fc:	ebb2 0801 	subs.w	r8, r2, r1
 8003800:	4659      	mov	r1, fp
 8003802:	eb63 0901 	sbc.w	r9, r3, r1
 8003806:	f04f 0200 	mov.w	r2, #0
 800380a:	f04f 0300 	mov.w	r3, #0
 800380e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003812:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003816:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800381a:	4690      	mov	r8, r2
 800381c:	4699      	mov	r9, r3
 800381e:	4623      	mov	r3, r4
 8003820:	eb18 0303 	adds.w	r3, r8, r3
 8003824:	60bb      	str	r3, [r7, #8]
 8003826:	462b      	mov	r3, r5
 8003828:	eb49 0303 	adc.w	r3, r9, r3
 800382c:	60fb      	str	r3, [r7, #12]
 800382e:	f04f 0200 	mov.w	r2, #0
 8003832:	f04f 0300 	mov.w	r3, #0
 8003836:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800383a:	4629      	mov	r1, r5
 800383c:	024b      	lsls	r3, r1, #9
 800383e:	4621      	mov	r1, r4
 8003840:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003844:	4621      	mov	r1, r4
 8003846:	024a      	lsls	r2, r1, #9
 8003848:	4610      	mov	r0, r2
 800384a:	4619      	mov	r1, r3
 800384c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800384e:	2200      	movs	r2, #0
 8003850:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003852:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003854:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003858:	f7fc fd1e 	bl	8000298 <__aeabi_uldivmod>
 800385c:	4602      	mov	r2, r0
 800385e:	460b      	mov	r3, r1
 8003860:	4613      	mov	r3, r2
 8003862:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003864:	e058      	b.n	8003918 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003866:	4b38      	ldr	r3, [pc, #224]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x200>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	099b      	lsrs	r3, r3, #6
 800386c:	2200      	movs	r2, #0
 800386e:	4618      	mov	r0, r3
 8003870:	4611      	mov	r1, r2
 8003872:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003876:	623b      	str	r3, [r7, #32]
 8003878:	2300      	movs	r3, #0
 800387a:	627b      	str	r3, [r7, #36]	@ 0x24
 800387c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003880:	4642      	mov	r2, r8
 8003882:	464b      	mov	r3, r9
 8003884:	f04f 0000 	mov.w	r0, #0
 8003888:	f04f 0100 	mov.w	r1, #0
 800388c:	0159      	lsls	r1, r3, #5
 800388e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003892:	0150      	lsls	r0, r2, #5
 8003894:	4602      	mov	r2, r0
 8003896:	460b      	mov	r3, r1
 8003898:	4641      	mov	r1, r8
 800389a:	ebb2 0a01 	subs.w	sl, r2, r1
 800389e:	4649      	mov	r1, r9
 80038a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80038a4:	f04f 0200 	mov.w	r2, #0
 80038a8:	f04f 0300 	mov.w	r3, #0
 80038ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80038b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80038b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80038b8:	ebb2 040a 	subs.w	r4, r2, sl
 80038bc:	eb63 050b 	sbc.w	r5, r3, fp
 80038c0:	f04f 0200 	mov.w	r2, #0
 80038c4:	f04f 0300 	mov.w	r3, #0
 80038c8:	00eb      	lsls	r3, r5, #3
 80038ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038ce:	00e2      	lsls	r2, r4, #3
 80038d0:	4614      	mov	r4, r2
 80038d2:	461d      	mov	r5, r3
 80038d4:	4643      	mov	r3, r8
 80038d6:	18e3      	adds	r3, r4, r3
 80038d8:	603b      	str	r3, [r7, #0]
 80038da:	464b      	mov	r3, r9
 80038dc:	eb45 0303 	adc.w	r3, r5, r3
 80038e0:	607b      	str	r3, [r7, #4]
 80038e2:	f04f 0200 	mov.w	r2, #0
 80038e6:	f04f 0300 	mov.w	r3, #0
 80038ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80038ee:	4629      	mov	r1, r5
 80038f0:	028b      	lsls	r3, r1, #10
 80038f2:	4621      	mov	r1, r4
 80038f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038f8:	4621      	mov	r1, r4
 80038fa:	028a      	lsls	r2, r1, #10
 80038fc:	4610      	mov	r0, r2
 80038fe:	4619      	mov	r1, r3
 8003900:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003902:	2200      	movs	r2, #0
 8003904:	61bb      	str	r3, [r7, #24]
 8003906:	61fa      	str	r2, [r7, #28]
 8003908:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800390c:	f7fc fcc4 	bl	8000298 <__aeabi_uldivmod>
 8003910:	4602      	mov	r2, r0
 8003912:	460b      	mov	r3, r1
 8003914:	4613      	mov	r3, r2
 8003916:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003918:	4b0b      	ldr	r3, [pc, #44]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x200>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	0c1b      	lsrs	r3, r3, #16
 800391e:	f003 0303 	and.w	r3, r3, #3
 8003922:	3301      	adds	r3, #1
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003928:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800392a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800392c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003930:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003932:	e002      	b.n	800393a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003934:	4b05      	ldr	r3, [pc, #20]	@ (800394c <HAL_RCC_GetSysClockFreq+0x204>)
 8003936:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003938:	bf00      	nop
    }
  }
  return sysclockfreq;
 800393a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800393c:	4618      	mov	r0, r3
 800393e:	3750      	adds	r7, #80	@ 0x50
 8003940:	46bd      	mov	sp, r7
 8003942:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003946:	bf00      	nop
 8003948:	40023800 	.word	0x40023800
 800394c:	00f42400 	.word	0x00f42400
 8003950:	007a1200 	.word	0x007a1200

08003954 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b086      	sub	sp, #24
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800395c:	2300      	movs	r3, #0
 800395e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003960:	2300      	movs	r3, #0
 8003962:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	2b00      	cmp	r3, #0
 800396e:	d105      	bne.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003978:	2b00      	cmp	r3, #0
 800397a:	d038      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800397c:	4b68      	ldr	r3, [pc, #416]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800397e:	2200      	movs	r2, #0
 8003980:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003982:	f7fd ff61 	bl	8001848 <HAL_GetTick>
 8003986:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003988:	e008      	b.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800398a:	f7fd ff5d 	bl	8001848 <HAL_GetTick>
 800398e:	4602      	mov	r2, r0
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	2b02      	cmp	r3, #2
 8003996:	d901      	bls.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	e0bd      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800399c:	4b61      	ldr	r3, [pc, #388]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d1f0      	bne.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685a      	ldr	r2, [r3, #4]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	019b      	lsls	r3, r3, #6
 80039b2:	431a      	orrs	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	071b      	lsls	r3, r3, #28
 80039ba:	495a      	ldr	r1, [pc, #360]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80039c2:	4b57      	ldr	r3, [pc, #348]	@ (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80039c4:	2201      	movs	r2, #1
 80039c6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80039c8:	f7fd ff3e 	bl	8001848 <HAL_GetTick>
 80039cc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039ce:	e008      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80039d0:	f7fd ff3a 	bl	8001848 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d901      	bls.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e09a      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039e2:	4b50      	ldr	r3, [pc, #320]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d0f0      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	f000 8083 	beq.w	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80039fc:	2300      	movs	r3, #0
 80039fe:	60fb      	str	r3, [r7, #12]
 8003a00:	4b48      	ldr	r3, [pc, #288]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a04:	4a47      	ldr	r2, [pc, #284]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a0c:	4b45      	ldr	r3, [pc, #276]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a14:	60fb      	str	r3, [r7, #12]
 8003a16:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003a18:	4b43      	ldr	r3, [pc, #268]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a42      	ldr	r2, [pc, #264]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a22:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003a24:	f7fd ff10 	bl	8001848 <HAL_GetTick>
 8003a28:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003a2a:	e008      	b.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a2c:	f7fd ff0c 	bl	8001848 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e06c      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003a3e:	4b3a      	ldr	r3, [pc, #232]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d0f0      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a4a:	4b36      	ldr	r3, [pc, #216]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a52:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d02f      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d028      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a68:	4b2e      	ldr	r3, [pc, #184]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a70:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a72:	4b2e      	ldr	r3, [pc, #184]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003a74:	2201      	movs	r2, #1
 8003a76:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a78:	4b2c      	ldr	r3, [pc, #176]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003a7e:	4a29      	ldr	r2, [pc, #164]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003a84:	4b27      	ldr	r3, [pc, #156]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d114      	bne.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003a90:	f7fd feda 	bl	8001848 <HAL_GetTick>
 8003a94:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a96:	e00a      	b.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a98:	f7fd fed6 	bl	8001848 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d901      	bls.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e034      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aae:	4b1d      	ldr	r3, [pc, #116]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d0ee      	beq.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ac2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ac6:	d10d      	bne.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8003ac8:	4b16      	ldr	r3, [pc, #88]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	691b      	ldr	r3, [r3, #16]
 8003ad4:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003ad8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003adc:	4911      	ldr	r1, [pc, #68]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	608b      	str	r3, [r1, #8]
 8003ae2:	e005      	b.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8003ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	4a0e      	ldr	r2, [pc, #56]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aea:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003aee:	6093      	str	r3, [r2, #8]
 8003af0:	4b0c      	ldr	r3, [pc, #48]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003af2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	691b      	ldr	r3, [r3, #16]
 8003af8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003afc:	4909      	ldr	r1, [pc, #36]	@ (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0308 	and.w	r3, r3, #8
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d003      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	7d1a      	ldrb	r2, [r3, #20]
 8003b12:	4b07      	ldr	r3, [pc, #28]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003b14:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3718      	adds	r7, #24
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	42470068 	.word	0x42470068
 8003b24:	40023800 	.word	0x40023800
 8003b28:	40007000 	.word	0x40007000
 8003b2c:	42470e40 	.word	0x42470e40
 8003b30:	424711e0 	.word	0x424711e0

08003b34 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b087      	sub	sp, #28
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d141      	bne.n	8003bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003b52:	4b25      	ldr	r3, [pc, #148]	@ (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b5a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d006      	beq.n	8003b70 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b68:	d131      	bne.n	8003bce <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003b6a:	4b20      	ldr	r3, [pc, #128]	@ (8003bec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8003b6c:	617b      	str	r3, [r7, #20]
          break;
 8003b6e:	e031      	b.n	8003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003b70:	4b1d      	ldr	r3, [pc, #116]	@ (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b7c:	d109      	bne.n	8003b92 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003b7e:	4b1a      	ldr	r3, [pc, #104]	@ (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003b80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b88:	4a19      	ldr	r2, [pc, #100]	@ (8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8003b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b8e:	613b      	str	r3, [r7, #16]
 8003b90:	e008      	b.n	8003ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003b92:	4b15      	ldr	r3, [pc, #84]	@ (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003b94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b9c:	4a15      	ldr	r2, [pc, #84]	@ (8003bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8003b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba2:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003ba4:	4b10      	ldr	r3, [pc, #64]	@ (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003ba6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003baa:	099b      	lsrs	r3, r3, #6
 8003bac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	fb02 f303 	mul.w	r3, r2, r3
 8003bb6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003bb8:	4b0b      	ldr	r3, [pc, #44]	@ (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003bba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003bbe:	0f1b      	lsrs	r3, r3, #28
 8003bc0:	f003 0307 	and.w	r3, r3, #7
 8003bc4:	68ba      	ldr	r2, [r7, #8]
 8003bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bca:	617b      	str	r3, [r7, #20]
          break;
 8003bcc:	e002      	b.n	8003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	617b      	str	r3, [r7, #20]
          break;
 8003bd2:	bf00      	nop
        }
      }
      break;
 8003bd4:	e000      	b.n	8003bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 8003bd6:	bf00      	nop
    }
  }
  return frequency;
 8003bd8:	697b      	ldr	r3, [r7, #20]
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	371c      	adds	r7, #28
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	40023800 	.word	0x40023800
 8003bec:	00bb8000 	.word	0x00bb8000
 8003bf0:	007a1200 	.word	0x007a1200
 8003bf4:	00f42400 	.word	0x00f42400

08003bf8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e07b      	b.n	8003d02 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d108      	bne.n	8003c24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c1a:	d009      	beq.n	8003c30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	61da      	str	r2, [r3, #28]
 8003c22:	e005      	b.n	8003c30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d106      	bne.n	8003c50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f7fd fca2 	bl	8001594 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2202      	movs	r2, #2
 8003c54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c66:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003c78:	431a      	orrs	r2, r3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c82:	431a      	orrs	r2, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	f003 0302 	and.w	r3, r3, #2
 8003c8c:	431a      	orrs	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	431a      	orrs	r2, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	699b      	ldr	r3, [r3, #24]
 8003c9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ca0:	431a      	orrs	r2, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	69db      	ldr	r3, [r3, #28]
 8003ca6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003caa:	431a      	orrs	r2, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6a1b      	ldr	r3, [r3, #32]
 8003cb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cb4:	ea42 0103 	orr.w	r1, r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cbc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	0c1b      	lsrs	r3, r3, #16
 8003cce:	f003 0104 	and.w	r1, r3, #4
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd6:	f003 0210 	and.w	r2, r3, #16
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	69da      	ldr	r2, [r3, #28]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cf0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3708      	adds	r7, #8
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}

08003d0a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d0a:	b580      	push	{r7, lr}
 8003d0c:	b088      	sub	sp, #32
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	60f8      	str	r0, [r7, #12]
 8003d12:	60b9      	str	r1, [r7, #8]
 8003d14:	603b      	str	r3, [r7, #0]
 8003d16:	4613      	mov	r3, r2
 8003d18:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d1a:	f7fd fd95 	bl	8001848 <HAL_GetTick>
 8003d1e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003d20:	88fb      	ldrh	r3, [r7, #6]
 8003d22:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d001      	beq.n	8003d34 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003d30:	2302      	movs	r3, #2
 8003d32:	e12a      	b.n	8003f8a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d002      	beq.n	8003d40 <HAL_SPI_Transmit+0x36>
 8003d3a:	88fb      	ldrh	r3, [r7, #6]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d101      	bne.n	8003d44 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e122      	b.n	8003f8a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d101      	bne.n	8003d52 <HAL_SPI_Transmit+0x48>
 8003d4e:	2302      	movs	r3, #2
 8003d50:	e11b      	b.n	8003f8a <HAL_SPI_Transmit+0x280>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2201      	movs	r2, #1
 8003d56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2203      	movs	r2, #3
 8003d5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2200      	movs	r2, #0
 8003d66:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	68ba      	ldr	r2, [r7, #8]
 8003d6c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	88fa      	ldrh	r2, [r7, #6]
 8003d72:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	88fa      	ldrh	r2, [r7, #6]
 8003d78:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003da0:	d10f      	bne.n	8003dc2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003db0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003dc0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dcc:	2b40      	cmp	r3, #64	@ 0x40
 8003dce:	d007      	beq.n	8003de0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003dde:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003de8:	d152      	bne.n	8003e90 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d002      	beq.n	8003df8 <HAL_SPI_Transmit+0xee>
 8003df2:	8b7b      	ldrh	r3, [r7, #26]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d145      	bne.n	8003e84 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dfc:	881a      	ldrh	r2, [r3, #0]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e08:	1c9a      	adds	r2, r3, #2
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	3b01      	subs	r3, #1
 8003e16:	b29a      	uxth	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003e1c:	e032      	b.n	8003e84 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	f003 0302 	and.w	r3, r3, #2
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d112      	bne.n	8003e52 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e30:	881a      	ldrh	r2, [r3, #0]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3c:	1c9a      	adds	r2, r3, #2
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	b29a      	uxth	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003e50:	e018      	b.n	8003e84 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e52:	f7fd fcf9 	bl	8001848 <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	683a      	ldr	r2, [r7, #0]
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d803      	bhi.n	8003e6a <HAL_SPI_Transmit+0x160>
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e68:	d102      	bne.n	8003e70 <HAL_SPI_Transmit+0x166>
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d109      	bne.n	8003e84 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e082      	b.n	8003f8a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d1c7      	bne.n	8003e1e <HAL_SPI_Transmit+0x114>
 8003e8e:	e053      	b.n	8003f38 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d002      	beq.n	8003e9e <HAL_SPI_Transmit+0x194>
 8003e98:	8b7b      	ldrh	r3, [r7, #26]
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d147      	bne.n	8003f2e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	330c      	adds	r3, #12
 8003ea8:	7812      	ldrb	r2, [r2, #0]
 8003eaa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb0:	1c5a      	adds	r2, r3, #1
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	3b01      	subs	r3, #1
 8003ebe:	b29a      	uxth	r2, r3
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003ec4:	e033      	b.n	8003f2e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f003 0302 	and.w	r3, r3, #2
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d113      	bne.n	8003efc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	330c      	adds	r3, #12
 8003ede:	7812      	ldrb	r2, [r2, #0]
 8003ee0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee6:	1c5a      	adds	r2, r3, #1
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	b29a      	uxth	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003efa:	e018      	b.n	8003f2e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003efc:	f7fd fca4 	bl	8001848 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	683a      	ldr	r2, [r7, #0]
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d803      	bhi.n	8003f14 <HAL_SPI_Transmit+0x20a>
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f12:	d102      	bne.n	8003f1a <HAL_SPI_Transmit+0x210>
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d109      	bne.n	8003f2e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003f2a:	2303      	movs	r3, #3
 8003f2c:	e02d      	b.n	8003f8a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d1c6      	bne.n	8003ec6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f38:	69fa      	ldr	r2, [r7, #28]
 8003f3a:	6839      	ldr	r1, [r7, #0]
 8003f3c:	68f8      	ldr	r0, [r7, #12]
 8003f3e:	f000 f8b1 	bl	80040a4 <SPI_EndRxTxTransaction>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d002      	beq.n	8003f4e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2220      	movs	r2, #32
 8003f4c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d10a      	bne.n	8003f6c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f56:	2300      	movs	r3, #0
 8003f58:	617b      	str	r3, [r7, #20]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	617b      	str	r3, [r7, #20]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	617b      	str	r3, [r7, #20]
 8003f6a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d001      	beq.n	8003f88 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e000      	b.n	8003f8a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003f88:	2300      	movs	r3, #0
  }
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3720      	adds	r7, #32
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
	...

08003f94 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b088      	sub	sp, #32
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	603b      	str	r3, [r7, #0]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003fa4:	f7fd fc50 	bl	8001848 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fac:	1a9b      	subs	r3, r3, r2
 8003fae:	683a      	ldr	r2, [r7, #0]
 8003fb0:	4413      	add	r3, r2
 8003fb2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003fb4:	f7fd fc48 	bl	8001848 <HAL_GetTick>
 8003fb8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003fba:	4b39      	ldr	r3, [pc, #228]	@ (80040a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	015b      	lsls	r3, r3, #5
 8003fc0:	0d1b      	lsrs	r3, r3, #20
 8003fc2:	69fa      	ldr	r2, [r7, #28]
 8003fc4:	fb02 f303 	mul.w	r3, r2, r3
 8003fc8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fca:	e055      	b.n	8004078 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fd2:	d051      	beq.n	8004078 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003fd4:	f7fd fc38 	bl	8001848 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	69fa      	ldr	r2, [r7, #28]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d902      	bls.n	8003fea <SPI_WaitFlagStateUntilTimeout+0x56>
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d13d      	bne.n	8004066 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	685a      	ldr	r2, [r3, #4]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003ff8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004002:	d111      	bne.n	8004028 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800400c:	d004      	beq.n	8004018 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004016:	d107      	bne.n	8004028 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004026:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800402c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004030:	d10f      	bne.n	8004052 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004040:	601a      	str	r2, [r3, #0]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004050:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2201      	movs	r2, #1
 8004056:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e018      	b.n	8004098 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d102      	bne.n	8004072 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800406c:	2300      	movs	r3, #0
 800406e:	61fb      	str	r3, [r7, #28]
 8004070:	e002      	b.n	8004078 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	3b01      	subs	r3, #1
 8004076:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	689a      	ldr	r2, [r3, #8]
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	4013      	ands	r3, r2
 8004082:	68ba      	ldr	r2, [r7, #8]
 8004084:	429a      	cmp	r2, r3
 8004086:	bf0c      	ite	eq
 8004088:	2301      	moveq	r3, #1
 800408a:	2300      	movne	r3, #0
 800408c:	b2db      	uxtb	r3, r3
 800408e:	461a      	mov	r2, r3
 8004090:	79fb      	ldrb	r3, [r7, #7]
 8004092:	429a      	cmp	r2, r3
 8004094:	d19a      	bne.n	8003fcc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004096:	2300      	movs	r3, #0
}
 8004098:	4618      	mov	r0, r3
 800409a:	3720      	adds	r7, #32
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	20000000 	.word	0x20000000

080040a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b088      	sub	sp, #32
 80040a8:	af02      	add	r7, sp, #8
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	9300      	str	r3, [sp, #0]
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	2201      	movs	r2, #1
 80040b8:	2102      	movs	r1, #2
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	f7ff ff6a 	bl	8003f94 <SPI_WaitFlagStateUntilTimeout>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d007      	beq.n	80040d6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ca:	f043 0220 	orr.w	r2, r3, #32
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e032      	b.n	800413c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80040d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004144 <SPI_EndRxTxTransaction+0xa0>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a1b      	ldr	r2, [pc, #108]	@ (8004148 <SPI_EndRxTxTransaction+0xa4>)
 80040dc:	fba2 2303 	umull	r2, r3, r2, r3
 80040e0:	0d5b      	lsrs	r3, r3, #21
 80040e2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80040e6:	fb02 f303 	mul.w	r3, r2, r3
 80040ea:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040f4:	d112      	bne.n	800411c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	9300      	str	r3, [sp, #0]
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	2200      	movs	r2, #0
 80040fe:	2180      	movs	r1, #128	@ 0x80
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f7ff ff47 	bl	8003f94 <SPI_WaitFlagStateUntilTimeout>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d016      	beq.n	800413a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004110:	f043 0220 	orr.w	r2, r3, #32
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e00f      	b.n	800413c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d00a      	beq.n	8004138 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	3b01      	subs	r3, #1
 8004126:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004132:	2b80      	cmp	r3, #128	@ 0x80
 8004134:	d0f2      	beq.n	800411c <SPI_EndRxTxTransaction+0x78>
 8004136:	e000      	b.n	800413a <SPI_EndRxTxTransaction+0x96>
        break;
 8004138:	bf00      	nop
  }

  return HAL_OK;
 800413a:	2300      	movs	r3, #0
}
 800413c:	4618      	mov	r0, r3
 800413e:	3718      	adds	r7, #24
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}
 8004144:	20000000 	.word	0x20000000
 8004148:	165e9f81 	.word	0x165e9f81

0800414c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e041      	b.n	80041e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b00      	cmp	r3, #0
 8004168:	d106      	bne.n	8004178 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f7fd fa56 	bl	8001624 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2202      	movs	r2, #2
 800417c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	3304      	adds	r3, #4
 8004188:	4619      	mov	r1, r3
 800418a:	4610      	mov	r0, r2
 800418c:	f000 fa70 	bl	8004670 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3708      	adds	r7, #8
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
	...

080041ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b085      	sub	sp, #20
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d001      	beq.n	8004204 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e044      	b.n	800428e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68da      	ldr	r2, [r3, #12]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0201 	orr.w	r2, r2, #1
 800421a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a1e      	ldr	r2, [pc, #120]	@ (800429c <HAL_TIM_Base_Start_IT+0xb0>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d018      	beq.n	8004258 <HAL_TIM_Base_Start_IT+0x6c>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800422e:	d013      	beq.n	8004258 <HAL_TIM_Base_Start_IT+0x6c>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a1a      	ldr	r2, [pc, #104]	@ (80042a0 <HAL_TIM_Base_Start_IT+0xb4>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d00e      	beq.n	8004258 <HAL_TIM_Base_Start_IT+0x6c>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a19      	ldr	r2, [pc, #100]	@ (80042a4 <HAL_TIM_Base_Start_IT+0xb8>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d009      	beq.n	8004258 <HAL_TIM_Base_Start_IT+0x6c>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a17      	ldr	r2, [pc, #92]	@ (80042a8 <HAL_TIM_Base_Start_IT+0xbc>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d004      	beq.n	8004258 <HAL_TIM_Base_Start_IT+0x6c>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a16      	ldr	r2, [pc, #88]	@ (80042ac <HAL_TIM_Base_Start_IT+0xc0>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d111      	bne.n	800427c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f003 0307 	and.w	r3, r3, #7
 8004262:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2b06      	cmp	r3, #6
 8004268:	d010      	beq.n	800428c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f042 0201 	orr.w	r2, r2, #1
 8004278:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800427a:	e007      	b.n	800428c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f042 0201 	orr.w	r2, r2, #1
 800428a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3714      	adds	r7, #20
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop
 800429c:	40010000 	.word	0x40010000
 80042a0:	40000400 	.word	0x40000400
 80042a4:	40000800 	.word	0x40000800
 80042a8:	40000c00 	.word	0x40000c00
 80042ac:	40014000 	.word	0x40014000

080042b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	691b      	ldr	r3, [r3, #16]
 80042c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d020      	beq.n	8004314 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f003 0302 	and.w	r3, r3, #2
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d01b      	beq.n	8004314 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f06f 0202 	mvn.w	r2, #2
 80042e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2201      	movs	r2, #1
 80042ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	699b      	ldr	r3, [r3, #24]
 80042f2:	f003 0303 	and.w	r3, r3, #3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d003      	beq.n	8004302 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 f999 	bl	8004632 <HAL_TIM_IC_CaptureCallback>
 8004300:	e005      	b.n	800430e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 f98b 	bl	800461e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f000 f99c 	bl	8004646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	f003 0304 	and.w	r3, r3, #4
 800431a:	2b00      	cmp	r3, #0
 800431c:	d020      	beq.n	8004360 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f003 0304 	and.w	r3, r3, #4
 8004324:	2b00      	cmp	r3, #0
 8004326:	d01b      	beq.n	8004360 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f06f 0204 	mvn.w	r2, #4
 8004330:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2202      	movs	r2, #2
 8004336:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	699b      	ldr	r3, [r3, #24]
 800433e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004342:	2b00      	cmp	r3, #0
 8004344:	d003      	beq.n	800434e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 f973 	bl	8004632 <HAL_TIM_IC_CaptureCallback>
 800434c:	e005      	b.n	800435a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f000 f965 	bl	800461e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f000 f976 	bl	8004646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	f003 0308 	and.w	r3, r3, #8
 8004366:	2b00      	cmp	r3, #0
 8004368:	d020      	beq.n	80043ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f003 0308 	and.w	r3, r3, #8
 8004370:	2b00      	cmp	r3, #0
 8004372:	d01b      	beq.n	80043ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f06f 0208 	mvn.w	r2, #8
 800437c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2204      	movs	r2, #4
 8004382:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	69db      	ldr	r3, [r3, #28]
 800438a:	f003 0303 	and.w	r3, r3, #3
 800438e:	2b00      	cmp	r3, #0
 8004390:	d003      	beq.n	800439a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 f94d 	bl	8004632 <HAL_TIM_IC_CaptureCallback>
 8004398:	e005      	b.n	80043a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f000 f93f 	bl	800461e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f000 f950 	bl	8004646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	f003 0310 	and.w	r3, r3, #16
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d020      	beq.n	80043f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	f003 0310 	and.w	r3, r3, #16
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d01b      	beq.n	80043f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f06f 0210 	mvn.w	r2, #16
 80043c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2208      	movs	r2, #8
 80043ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	69db      	ldr	r3, [r3, #28]
 80043d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d003      	beq.n	80043e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 f927 	bl	8004632 <HAL_TIM_IC_CaptureCallback>
 80043e4:	e005      	b.n	80043f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f000 f919 	bl	800461e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	f000 f92a 	bl	8004646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	f003 0301 	and.w	r3, r3, #1
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d00c      	beq.n	800441c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f003 0301 	and.w	r3, r3, #1
 8004408:	2b00      	cmp	r3, #0
 800440a:	d007      	beq.n	800441c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f06f 0201 	mvn.w	r2, #1
 8004414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f7fc fcc8 	bl	8000dac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00c      	beq.n	8004440 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800442c:	2b00      	cmp	r3, #0
 800442e:	d007      	beq.n	8004440 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 fab0 	bl	80049a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00c      	beq.n	8004464 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004450:	2b00      	cmp	r3, #0
 8004452:	d007      	beq.n	8004464 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800445c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 f8fb 	bl	800465a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	f003 0320 	and.w	r3, r3, #32
 800446a:	2b00      	cmp	r3, #0
 800446c:	d00c      	beq.n	8004488 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	f003 0320 	and.w	r3, r3, #32
 8004474:	2b00      	cmp	r3, #0
 8004476:	d007      	beq.n	8004488 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f06f 0220 	mvn.w	r2, #32
 8004480:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 fa82 	bl	800498c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004488:	bf00      	nop
 800448a:	3710      	adds	r7, #16
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800449a:	2300      	movs	r3, #0
 800449c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d101      	bne.n	80044ac <HAL_TIM_ConfigClockSource+0x1c>
 80044a8:	2302      	movs	r3, #2
 80044aa:	e0b4      	b.n	8004616 <HAL_TIM_ConfigClockSource+0x186>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2202      	movs	r2, #2
 80044b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80044ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80044d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68ba      	ldr	r2, [r7, #8]
 80044da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044e4:	d03e      	beq.n	8004564 <HAL_TIM_ConfigClockSource+0xd4>
 80044e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044ea:	f200 8087 	bhi.w	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 80044ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044f2:	f000 8086 	beq.w	8004602 <HAL_TIM_ConfigClockSource+0x172>
 80044f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044fa:	d87f      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 80044fc:	2b70      	cmp	r3, #112	@ 0x70
 80044fe:	d01a      	beq.n	8004536 <HAL_TIM_ConfigClockSource+0xa6>
 8004500:	2b70      	cmp	r3, #112	@ 0x70
 8004502:	d87b      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 8004504:	2b60      	cmp	r3, #96	@ 0x60
 8004506:	d050      	beq.n	80045aa <HAL_TIM_ConfigClockSource+0x11a>
 8004508:	2b60      	cmp	r3, #96	@ 0x60
 800450a:	d877      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 800450c:	2b50      	cmp	r3, #80	@ 0x50
 800450e:	d03c      	beq.n	800458a <HAL_TIM_ConfigClockSource+0xfa>
 8004510:	2b50      	cmp	r3, #80	@ 0x50
 8004512:	d873      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 8004514:	2b40      	cmp	r3, #64	@ 0x40
 8004516:	d058      	beq.n	80045ca <HAL_TIM_ConfigClockSource+0x13a>
 8004518:	2b40      	cmp	r3, #64	@ 0x40
 800451a:	d86f      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 800451c:	2b30      	cmp	r3, #48	@ 0x30
 800451e:	d064      	beq.n	80045ea <HAL_TIM_ConfigClockSource+0x15a>
 8004520:	2b30      	cmp	r3, #48	@ 0x30
 8004522:	d86b      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 8004524:	2b20      	cmp	r3, #32
 8004526:	d060      	beq.n	80045ea <HAL_TIM_ConfigClockSource+0x15a>
 8004528:	2b20      	cmp	r3, #32
 800452a:	d867      	bhi.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 800452c:	2b00      	cmp	r3, #0
 800452e:	d05c      	beq.n	80045ea <HAL_TIM_ConfigClockSource+0x15a>
 8004530:	2b10      	cmp	r3, #16
 8004532:	d05a      	beq.n	80045ea <HAL_TIM_ConfigClockSource+0x15a>
 8004534:	e062      	b.n	80045fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004546:	f000 f993 	bl	8004870 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004558:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	68ba      	ldr	r2, [r7, #8]
 8004560:	609a      	str	r2, [r3, #8]
      break;
 8004562:	e04f      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004574:	f000 f97c 	bl	8004870 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689a      	ldr	r2, [r3, #8]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004586:	609a      	str	r2, [r3, #8]
      break;
 8004588:	e03c      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004596:	461a      	mov	r2, r3
 8004598:	f000 f8f0 	bl	800477c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	2150      	movs	r1, #80	@ 0x50
 80045a2:	4618      	mov	r0, r3
 80045a4:	f000 f949 	bl	800483a <TIM_ITRx_SetConfig>
      break;
 80045a8:	e02c      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045b6:	461a      	mov	r2, r3
 80045b8:	f000 f90f 	bl	80047da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2160      	movs	r1, #96	@ 0x60
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 f939 	bl	800483a <TIM_ITRx_SetConfig>
      break;
 80045c8:	e01c      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045d6:	461a      	mov	r2, r3
 80045d8:	f000 f8d0 	bl	800477c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2140      	movs	r1, #64	@ 0x40
 80045e2:	4618      	mov	r0, r3
 80045e4:	f000 f929 	bl	800483a <TIM_ITRx_SetConfig>
      break;
 80045e8:	e00c      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4619      	mov	r1, r3
 80045f4:	4610      	mov	r0, r2
 80045f6:	f000 f920 	bl	800483a <TIM_ITRx_SetConfig>
      break;
 80045fa:	e003      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004600:	e000      	b.n	8004604 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004602:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004614:	7bfb      	ldrb	r3, [r7, #15]
}
 8004616:	4618      	mov	r0, r3
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}

0800461e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800461e:	b480      	push	{r7}
 8004620:	b083      	sub	sp, #12
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004626:	bf00      	nop
 8004628:	370c      	adds	r7, #12
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr

08004632 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004632:	b480      	push	{r7}
 8004634:	b083      	sub	sp, #12
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800463a:	bf00      	nop
 800463c:	370c      	adds	r7, #12
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr

08004646 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004646:	b480      	push	{r7}
 8004648:	b083      	sub	sp, #12
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800464e:	bf00      	nop
 8004650:	370c      	adds	r7, #12
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr

0800465a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800465a:	b480      	push	{r7}
 800465c:	b083      	sub	sp, #12
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004662:	bf00      	nop
 8004664:	370c      	adds	r7, #12
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr
	...

08004670 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004670:	b480      	push	{r7}
 8004672:	b085      	sub	sp, #20
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4a37      	ldr	r2, [pc, #220]	@ (8004760 <TIM_Base_SetConfig+0xf0>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d00f      	beq.n	80046a8 <TIM_Base_SetConfig+0x38>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800468e:	d00b      	beq.n	80046a8 <TIM_Base_SetConfig+0x38>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a34      	ldr	r2, [pc, #208]	@ (8004764 <TIM_Base_SetConfig+0xf4>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d007      	beq.n	80046a8 <TIM_Base_SetConfig+0x38>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a33      	ldr	r2, [pc, #204]	@ (8004768 <TIM_Base_SetConfig+0xf8>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d003      	beq.n	80046a8 <TIM_Base_SetConfig+0x38>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a32      	ldr	r2, [pc, #200]	@ (800476c <TIM_Base_SetConfig+0xfc>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d108      	bne.n	80046ba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	68fa      	ldr	r2, [r7, #12]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a28      	ldr	r2, [pc, #160]	@ (8004760 <TIM_Base_SetConfig+0xf0>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d01b      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046c8:	d017      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a25      	ldr	r2, [pc, #148]	@ (8004764 <TIM_Base_SetConfig+0xf4>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d013      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a24      	ldr	r2, [pc, #144]	@ (8004768 <TIM_Base_SetConfig+0xf8>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d00f      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a23      	ldr	r2, [pc, #140]	@ (800476c <TIM_Base_SetConfig+0xfc>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d00b      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a22      	ldr	r2, [pc, #136]	@ (8004770 <TIM_Base_SetConfig+0x100>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d007      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a21      	ldr	r2, [pc, #132]	@ (8004774 <TIM_Base_SetConfig+0x104>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d003      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a20      	ldr	r2, [pc, #128]	@ (8004778 <TIM_Base_SetConfig+0x108>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d108      	bne.n	800470c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004700:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	4313      	orrs	r3, r2
 800470a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	4313      	orrs	r3, r2
 8004718:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	689a      	ldr	r2, [r3, #8]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a0c      	ldr	r2, [pc, #48]	@ (8004760 <TIM_Base_SetConfig+0xf0>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d103      	bne.n	800473a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	691a      	ldr	r2, [r3, #16]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f043 0204 	orr.w	r2, r3, #4
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2201      	movs	r2, #1
 800474a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	68fa      	ldr	r2, [r7, #12]
 8004750:	601a      	str	r2, [r3, #0]
}
 8004752:	bf00      	nop
 8004754:	3714      	adds	r7, #20
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	40010000 	.word	0x40010000
 8004764:	40000400 	.word	0x40000400
 8004768:	40000800 	.word	0x40000800
 800476c:	40000c00 	.word	0x40000c00
 8004770:	40014000 	.word	0x40014000
 8004774:	40014400 	.word	0x40014400
 8004778:	40014800 	.word	0x40014800

0800477c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800477c:	b480      	push	{r7}
 800477e:	b087      	sub	sp, #28
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6a1b      	ldr	r3, [r3, #32]
 800478c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6a1b      	ldr	r3, [r3, #32]
 8004792:	f023 0201 	bic.w	r2, r3, #1
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	011b      	lsls	r3, r3, #4
 80047ac:	693a      	ldr	r2, [r7, #16]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	f023 030a 	bic.w	r3, r3, #10
 80047b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047ba:	697a      	ldr	r2, [r7, #20]
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	4313      	orrs	r3, r2
 80047c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	693a      	ldr	r2, [r7, #16]
 80047c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	621a      	str	r2, [r3, #32]
}
 80047ce:	bf00      	nop
 80047d0:	371c      	adds	r7, #28
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr

080047da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047da:	b480      	push	{r7}
 80047dc:	b087      	sub	sp, #28
 80047de:	af00      	add	r7, sp, #0
 80047e0:	60f8      	str	r0, [r7, #12]
 80047e2:	60b9      	str	r1, [r7, #8]
 80047e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6a1b      	ldr	r3, [r3, #32]
 80047ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	6a1b      	ldr	r3, [r3, #32]
 80047f0:	f023 0210 	bic.w	r2, r3, #16
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	699b      	ldr	r3, [r3, #24]
 80047fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004804:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	031b      	lsls	r3, r3, #12
 800480a:	693a      	ldr	r2, [r7, #16]
 800480c:	4313      	orrs	r3, r2
 800480e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004816:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	011b      	lsls	r3, r3, #4
 800481c:	697a      	ldr	r2, [r7, #20]
 800481e:	4313      	orrs	r3, r2
 8004820:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	693a      	ldr	r2, [r7, #16]
 8004826:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	697a      	ldr	r2, [r7, #20]
 800482c:	621a      	str	r2, [r3, #32]
}
 800482e:	bf00      	nop
 8004830:	371c      	adds	r7, #28
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr

0800483a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800483a:	b480      	push	{r7}
 800483c:	b085      	sub	sp, #20
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
 8004842:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004850:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004852:	683a      	ldr	r2, [r7, #0]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	4313      	orrs	r3, r2
 8004858:	f043 0307 	orr.w	r3, r3, #7
 800485c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	68fa      	ldr	r2, [r7, #12]
 8004862:	609a      	str	r2, [r3, #8]
}
 8004864:	bf00      	nop
 8004866:	3714      	adds	r7, #20
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr

08004870 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004870:	b480      	push	{r7}
 8004872:	b087      	sub	sp, #28
 8004874:	af00      	add	r7, sp, #0
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	60b9      	str	r1, [r7, #8]
 800487a:	607a      	str	r2, [r7, #4]
 800487c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800488a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	021a      	lsls	r2, r3, #8
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	431a      	orrs	r2, r3
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	4313      	orrs	r3, r2
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	4313      	orrs	r3, r2
 800489c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	697a      	ldr	r2, [r7, #20]
 80048a2:	609a      	str	r2, [r3, #8]
}
 80048a4:	bf00      	nop
 80048a6:	371c      	adds	r7, #28
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr

080048b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b085      	sub	sp, #20
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d101      	bne.n	80048c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048c4:	2302      	movs	r3, #2
 80048c6:	e050      	b.n	800496a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2202      	movs	r2, #2
 80048d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a1c      	ldr	r2, [pc, #112]	@ (8004978 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d018      	beq.n	800493e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004914:	d013      	beq.n	800493e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a18      	ldr	r2, [pc, #96]	@ (800497c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d00e      	beq.n	800493e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a16      	ldr	r2, [pc, #88]	@ (8004980 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d009      	beq.n	800493e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a15      	ldr	r2, [pc, #84]	@ (8004984 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d004      	beq.n	800493e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a13      	ldr	r2, [pc, #76]	@ (8004988 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d10c      	bne.n	8004958 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004944:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	68ba      	ldr	r2, [r7, #8]
 800494c:	4313      	orrs	r3, r2
 800494e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	68ba      	ldr	r2, [r7, #8]
 8004956:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3714      	adds	r7, #20
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	40010000 	.word	0x40010000
 800497c:	40000400 	.word	0x40000400
 8004980:	40000800 	.word	0x40000800
 8004984:	40000c00 	.word	0x40000c00
 8004988:	40014000 	.word	0x40014000

0800498c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004994:	bf00      	nop
 8004996:	370c      	adds	r7, #12
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr

080049a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b083      	sub	sp, #12
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049a8:	bf00      	nop
 80049aa:	370c      	adds	r7, #12
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <arm_rfft_fast_init_f32>:
 80049b4:	084b      	lsrs	r3, r1, #1
 80049b6:	2b80      	cmp	r3, #128	@ 0x80
 80049b8:	b410      	push	{r4}
 80049ba:	8201      	strh	r1, [r0, #16]
 80049bc:	8003      	strh	r3, [r0, #0]
 80049be:	d047      	beq.n	8004a50 <arm_rfft_fast_init_f32+0x9c>
 80049c0:	d917      	bls.n	80049f2 <arm_rfft_fast_init_f32+0x3e>
 80049c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049c6:	d03d      	beq.n	8004a44 <arm_rfft_fast_init_f32+0x90>
 80049c8:	d929      	bls.n	8004a1e <arm_rfft_fast_init_f32+0x6a>
 80049ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049ce:	d020      	beq.n	8004a12 <arm_rfft_fast_init_f32+0x5e>
 80049d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049d4:	d113      	bne.n	80049fe <arm_rfft_fast_init_f32+0x4a>
 80049d6:	4921      	ldr	r1, [pc, #132]	@ (8004a5c <arm_rfft_fast_init_f32+0xa8>)
 80049d8:	4a21      	ldr	r2, [pc, #132]	@ (8004a60 <arm_rfft_fast_init_f32+0xac>)
 80049da:	4b22      	ldr	r3, [pc, #136]	@ (8004a64 <arm_rfft_fast_init_f32+0xb0>)
 80049dc:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 80049e0:	8184      	strh	r4, [r0, #12]
 80049e2:	6081      	str	r1, [r0, #8]
 80049e4:	6042      	str	r2, [r0, #4]
 80049e6:	6143      	str	r3, [r0, #20]
 80049e8:	2000      	movs	r0, #0
 80049ea:	b240      	sxtb	r0, r0
 80049ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80049f0:	4770      	bx	lr
 80049f2:	2b20      	cmp	r3, #32
 80049f4:	d01c      	beq.n	8004a30 <arm_rfft_fast_init_f32+0x7c>
 80049f6:	2b40      	cmp	r3, #64	@ 0x40
 80049f8:	d006      	beq.n	8004a08 <arm_rfft_fast_init_f32+0x54>
 80049fa:	2b10      	cmp	r3, #16
 80049fc:	d01d      	beq.n	8004a3a <arm_rfft_fast_init_f32+0x86>
 80049fe:	20ff      	movs	r0, #255	@ 0xff
 8004a00:	b240      	sxtb	r0, r0
 8004a02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a06:	4770      	bx	lr
 8004a08:	2438      	movs	r4, #56	@ 0x38
 8004a0a:	4917      	ldr	r1, [pc, #92]	@ (8004a68 <arm_rfft_fast_init_f32+0xb4>)
 8004a0c:	4a17      	ldr	r2, [pc, #92]	@ (8004a6c <arm_rfft_fast_init_f32+0xb8>)
 8004a0e:	4b18      	ldr	r3, [pc, #96]	@ (8004a70 <arm_rfft_fast_init_f32+0xbc>)
 8004a10:	e7e6      	b.n	80049e0 <arm_rfft_fast_init_f32+0x2c>
 8004a12:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 8004a16:	4917      	ldr	r1, [pc, #92]	@ (8004a74 <arm_rfft_fast_init_f32+0xc0>)
 8004a18:	4a17      	ldr	r2, [pc, #92]	@ (8004a78 <arm_rfft_fast_init_f32+0xc4>)
 8004a1a:	4b18      	ldr	r3, [pc, #96]	@ (8004a7c <arm_rfft_fast_init_f32+0xc8>)
 8004a1c:	e7e0      	b.n	80049e0 <arm_rfft_fast_init_f32+0x2c>
 8004a1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a22:	d1ec      	bne.n	80049fe <arm_rfft_fast_init_f32+0x4a>
 8004a24:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 8004a28:	4915      	ldr	r1, [pc, #84]	@ (8004a80 <arm_rfft_fast_init_f32+0xcc>)
 8004a2a:	4a16      	ldr	r2, [pc, #88]	@ (8004a84 <arm_rfft_fast_init_f32+0xd0>)
 8004a2c:	4b16      	ldr	r3, [pc, #88]	@ (8004a88 <arm_rfft_fast_init_f32+0xd4>)
 8004a2e:	e7d7      	b.n	80049e0 <arm_rfft_fast_init_f32+0x2c>
 8004a30:	2430      	movs	r4, #48	@ 0x30
 8004a32:	4916      	ldr	r1, [pc, #88]	@ (8004a8c <arm_rfft_fast_init_f32+0xd8>)
 8004a34:	4a16      	ldr	r2, [pc, #88]	@ (8004a90 <arm_rfft_fast_init_f32+0xdc>)
 8004a36:	4b17      	ldr	r3, [pc, #92]	@ (8004a94 <arm_rfft_fast_init_f32+0xe0>)
 8004a38:	e7d2      	b.n	80049e0 <arm_rfft_fast_init_f32+0x2c>
 8004a3a:	2414      	movs	r4, #20
 8004a3c:	4916      	ldr	r1, [pc, #88]	@ (8004a98 <arm_rfft_fast_init_f32+0xe4>)
 8004a3e:	4a17      	ldr	r2, [pc, #92]	@ (8004a9c <arm_rfft_fast_init_f32+0xe8>)
 8004a40:	4b17      	ldr	r3, [pc, #92]	@ (8004aa0 <arm_rfft_fast_init_f32+0xec>)
 8004a42:	e7cd      	b.n	80049e0 <arm_rfft_fast_init_f32+0x2c>
 8004a44:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 8004a48:	4916      	ldr	r1, [pc, #88]	@ (8004aa4 <arm_rfft_fast_init_f32+0xf0>)
 8004a4a:	4a17      	ldr	r2, [pc, #92]	@ (8004aa8 <arm_rfft_fast_init_f32+0xf4>)
 8004a4c:	4b17      	ldr	r3, [pc, #92]	@ (8004aac <arm_rfft_fast_init_f32+0xf8>)
 8004a4e:	e7c7      	b.n	80049e0 <arm_rfft_fast_init_f32+0x2c>
 8004a50:	24d0      	movs	r4, #208	@ 0xd0
 8004a52:	4917      	ldr	r1, [pc, #92]	@ (8004ab0 <arm_rfft_fast_init_f32+0xfc>)
 8004a54:	4a17      	ldr	r2, [pc, #92]	@ (8004ab4 <arm_rfft_fast_init_f32+0x100>)
 8004a56:	4b18      	ldr	r3, [pc, #96]	@ (8004ab8 <arm_rfft_fast_init_f32+0x104>)
 8004a58:	e7c2      	b.n	80049e0 <arm_rfft_fast_init_f32+0x2c>
 8004a5a:	bf00      	nop
 8004a5c:	08014b38 	.word	0x08014b38
 8004a60:	08005d30 	.word	0x08005d30
 8004a64:	0800bea0 	.word	0x0800bea0
 8004a68:	08009e30 	.word	0x08009e30
 8004a6c:	080168f8 	.word	0x080168f8
 8004a70:	08018de8 	.word	0x08018de8
 8004a74:	08012820 	.word	0x08012820
 8004a78:	08010720 	.word	0x08010720
 8004a7c:	08009ea0 	.word	0x08009ea0
 8004a80:	08018a78 	.word	0x08018a78
 8004a84:	0800fea0 	.word	0x0800fea0
 8004a88:	08016af8 	.word	0x08016af8
 8004a8c:	080136d8 	.word	0x080136d8
 8004a90:	08012720 	.word	0x08012720
 8004a94:	08009d30 	.word	0x08009d30
 8004a98:	08013630 	.word	0x08013630
 8004a9c:	080106a0 	.word	0x080106a0
 8004aa0:	08013658 	.word	0x08013658
 8004aa4:	080172f8 	.word	0x080172f8
 8004aa8:	08013b38 	.word	0x08013b38
 8004aac:	08017678 	.word	0x08017678
 8004ab0:	08018fe8 	.word	0x08018fe8
 8004ab4:	08013738 	.word	0x08013738
 8004ab8:	08018678 	.word	0x08018678

08004abc <arm_rfft_fast_f32>:
 8004abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ac0:	8a06      	ldrh	r6, [r0, #16]
 8004ac2:	0876      	lsrs	r6, r6, #1
 8004ac4:	4607      	mov	r7, r0
 8004ac6:	4615      	mov	r5, r2
 8004ac8:	8006      	strh	r6, [r0, #0]
 8004aca:	460c      	mov	r4, r1
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d15c      	bne.n	8004b8a <arm_rfft_fast_f32+0xce>
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	f000 fbe6 	bl	80052a4 <arm_cfft_f32>
 8004ad8:	edd4 7a00 	vldr	s15, [r4]
 8004adc:	ed94 7a01 	vldr	s14, [r4, #4]
 8004ae0:	883e      	ldrh	r6, [r7, #0]
 8004ae2:	6978      	ldr	r0, [r7, #20]
 8004ae4:	ee37 7a07 	vadd.f32	s14, s14, s14
 8004ae8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004aec:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8004af0:	ee77 6a87 	vadd.f32	s13, s15, s14
 8004af4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004af8:	3e01      	subs	r6, #1
 8004afa:	ee26 7aa3 	vmul.f32	s14, s13, s7
 8004afe:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8004b02:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8004b06:	ed85 7a00 	vstr	s14, [r5]
 8004b0a:	edc5 7a01 	vstr	s15, [r5, #4]
 8004b0e:	3010      	adds	r0, #16
 8004b10:	f105 0210 	add.w	r2, r5, #16
 8004b14:	3b08      	subs	r3, #8
 8004b16:	f104 0110 	add.w	r1, r4, #16
 8004b1a:	ed51 4a02 	vldr	s9, [r1, #-8]
 8004b1e:	ed93 5a02 	vldr	s10, [r3, #8]
 8004b22:	ed11 7a01 	vldr	s14, [r1, #-4]
 8004b26:	ed10 6a02 	vldr	s12, [r0, #-8]
 8004b2a:	edd3 5a03 	vldr	s11, [r3, #12]
 8004b2e:	ed50 6a01 	vldr	s13, [r0, #-4]
 8004b32:	ee75 7a64 	vsub.f32	s15, s10, s9
 8004b36:	ee35 4a87 	vadd.f32	s8, s11, s14
 8004b3a:	ee35 5a24 	vadd.f32	s10, s10, s9
 8004b3e:	ee77 5a65 	vsub.f32	s11, s14, s11
 8004b42:	ee66 4a27 	vmul.f32	s9, s12, s15
 8004b46:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8004b4a:	ee34 5a85 	vadd.f32	s10, s9, s10
 8004b4e:	ee26 6a04 	vmul.f32	s12, s12, s8
 8004b52:	ee66 6a84 	vmul.f32	s13, s13, s8
 8004b56:	ee77 7a25 	vadd.f32	s15, s14, s11
 8004b5a:	ee76 6a85 	vadd.f32	s13, s13, s10
 8004b5e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8004b62:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8004b66:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8004b6a:	3e01      	subs	r6, #1
 8004b6c:	ed42 6a02 	vstr	s13, [r2, #-8]
 8004b70:	ed42 7a01 	vstr	s15, [r2, #-4]
 8004b74:	f1a3 0308 	sub.w	r3, r3, #8
 8004b78:	f101 0108 	add.w	r1, r1, #8
 8004b7c:	f100 0008 	add.w	r0, r0, #8
 8004b80:	f102 0208 	add.w	r2, r2, #8
 8004b84:	d1c9      	bne.n	8004b1a <arm_rfft_fast_f32+0x5e>
 8004b86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b8a:	edd1 7a00 	vldr	s15, [r1]
 8004b8e:	edd1 6a01 	vldr	s13, [r1, #4]
 8004b92:	6941      	ldr	r1, [r0, #20]
 8004b94:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004b98:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004b9c:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8004ba0:	ee27 7a23 	vmul.f32	s14, s14, s7
 8004ba4:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8004ba8:	3e01      	subs	r6, #1
 8004baa:	ed82 7a00 	vstr	s14, [r2]
 8004bae:	edc2 7a01 	vstr	s15, [r2, #4]
 8004bb2:	00f0      	lsls	r0, r6, #3
 8004bb4:	b3ee      	cbz	r6, 8004c32 <arm_rfft_fast_f32+0x176>
 8004bb6:	3808      	subs	r0, #8
 8004bb8:	f101 0e10 	add.w	lr, r1, #16
 8004bbc:	4420      	add	r0, r4
 8004bbe:	f104 0110 	add.w	r1, r4, #16
 8004bc2:	f102 0c10 	add.w	ip, r2, #16
 8004bc6:	ed90 7a02 	vldr	s14, [r0, #8]
 8004bca:	ed51 6a02 	vldr	s13, [r1, #-8]
 8004bce:	ed1e 6a02 	vldr	s12, [lr, #-8]
 8004bd2:	ed90 4a03 	vldr	s8, [r0, #12]
 8004bd6:	ed11 5a01 	vldr	s10, [r1, #-4]
 8004bda:	ed5e 5a01 	vldr	s11, [lr, #-4]
 8004bde:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8004be2:	ee74 4a05 	vadd.f32	s9, s8, s10
 8004be6:	ee26 3a27 	vmul.f32	s6, s12, s15
 8004bea:	ee77 6a26 	vadd.f32	s13, s14, s13
 8004bee:	ee35 5a44 	vsub.f32	s10, s10, s8
 8004bf2:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8004bf6:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8004bfa:	ee77 7a05 	vadd.f32	s15, s14, s10
 8004bfe:	ee26 6a24 	vmul.f32	s12, s12, s9
 8004c02:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8004c06:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8004c0a:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8004c0e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8004c12:	ee27 7a23 	vmul.f32	s14, s14, s7
 8004c16:	3e01      	subs	r6, #1
 8004c18:	ed0c 7a02 	vstr	s14, [ip, #-8]
 8004c1c:	ed4c 7a01 	vstr	s15, [ip, #-4]
 8004c20:	f1a0 0008 	sub.w	r0, r0, #8
 8004c24:	f101 0108 	add.w	r1, r1, #8
 8004c28:	f10e 0e08 	add.w	lr, lr, #8
 8004c2c:	f10c 0c08 	add.w	ip, ip, #8
 8004c30:	d1c9      	bne.n	8004bc6 <arm_rfft_fast_f32+0x10a>
 8004c32:	4638      	mov	r0, r7
 8004c34:	4629      	mov	r1, r5
 8004c36:	461a      	mov	r2, r3
 8004c38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	f000 bb31 	b.w	80052a4 <arm_cfft_f32>
 8004c42:	bf00      	nop

08004c44 <arm_cfft_radix8by2_f32>:
 8004c44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c48:	ed2d 8b08 	vpush	{d8-d11}
 8004c4c:	f8b0 e000 	ldrh.w	lr, [r0]
 8004c50:	6842      	ldr	r2, [r0, #4]
 8004c52:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 8004c56:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 8004c5a:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8004c5e:	4607      	mov	r7, r0
 8004c60:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8004c64:	f000 80af 	beq.w	8004dc6 <arm_cfft_radix8by2_f32+0x182>
 8004c68:	3310      	adds	r3, #16
 8004c6a:	18ce      	adds	r6, r1, r3
 8004c6c:	3210      	adds	r2, #16
 8004c6e:	4443      	add	r3, r8
 8004c70:	f101 0510 	add.w	r5, r1, #16
 8004c74:	f108 0410 	add.w	r4, r8, #16
 8004c78:	ed54 1a04 	vldr	s3, [r4, #-16]
 8004c7c:	ed13 4a04 	vldr	s8, [r3, #-16]
 8004c80:	ed53 3a03 	vldr	s7, [r3, #-12]
 8004c84:	ed53 5a02 	vldr	s11, [r3, #-8]
 8004c88:	ed13 5a01 	vldr	s10, [r3, #-4]
 8004c8c:	ed54 6a03 	vldr	s13, [r4, #-12]
 8004c90:	ed14 0a02 	vldr	s0, [r4, #-8]
 8004c94:	ed16 2a04 	vldr	s4, [r6, #-16]
 8004c98:	ed56 2a03 	vldr	s5, [r6, #-12]
 8004c9c:	ed15 6a03 	vldr	s12, [r5, #-12]
 8004ca0:	ed15 7a01 	vldr	s14, [r5, #-4]
 8004ca4:	ed15 3a04 	vldr	s6, [r5, #-16]
 8004ca8:	ed54 7a01 	vldr	s15, [r4, #-4]
 8004cac:	ed56 0a02 	vldr	s1, [r6, #-8]
 8004cb0:	ed16 1a01 	vldr	s2, [r6, #-4]
 8004cb4:	ed55 4a02 	vldr	s9, [r5, #-8]
 8004cb8:	ee73 ba21 	vadd.f32	s23, s6, s3
 8004cbc:	ee36 ba26 	vadd.f32	s22, s12, s13
 8004cc0:	ee37 aa27 	vadd.f32	s20, s14, s15
 8004cc4:	ee72 9a04 	vadd.f32	s19, s4, s8
 8004cc8:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8004ccc:	ee31 8a05 	vadd.f32	s16, s2, s10
 8004cd0:	ee74 aa80 	vadd.f32	s21, s9, s0
 8004cd4:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8004cd8:	ed45 ba04 	vstr	s23, [r5, #-16]
 8004cdc:	ed05 ba03 	vstr	s22, [r5, #-12]
 8004ce0:	ed45 aa02 	vstr	s21, [r5, #-8]
 8004ce4:	ed05 aa01 	vstr	s20, [r5, #-4]
 8004ce8:	ed06 8a01 	vstr	s16, [r6, #-4]
 8004cec:	ed46 9a04 	vstr	s19, [r6, #-16]
 8004cf0:	ed06 9a03 	vstr	s18, [r6, #-12]
 8004cf4:	ed46 8a02 	vstr	s17, [r6, #-8]
 8004cf8:	ee76 6a66 	vsub.f32	s13, s12, s13
 8004cfc:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8004d00:	ed12 6a03 	vldr	s12, [r2, #-12]
 8004d04:	ed52 2a04 	vldr	s5, [r2, #-16]
 8004d08:	ee33 3a61 	vsub.f32	s6, s6, s3
 8004d0c:	ee34 4a42 	vsub.f32	s8, s8, s4
 8004d10:	ee26 8a86 	vmul.f32	s16, s13, s12
 8004d14:	ee24 2a06 	vmul.f32	s4, s8, s12
 8004d18:	ee63 1a22 	vmul.f32	s3, s6, s5
 8004d1c:	ee24 4a22 	vmul.f32	s8, s8, s5
 8004d20:	ee23 3a06 	vmul.f32	s6, s6, s12
 8004d24:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8004d28:	ee23 6a86 	vmul.f32	s12, s7, s12
 8004d2c:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8004d30:	ee36 6a04 	vadd.f32	s12, s12, s8
 8004d34:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8004d38:	ee72 3a63 	vsub.f32	s7, s4, s7
 8004d3c:	ee71 2a88 	vadd.f32	s5, s3, s16
 8004d40:	ed44 6a03 	vstr	s13, [r4, #-12]
 8004d44:	ed44 2a04 	vstr	s5, [r4, #-16]
 8004d48:	ed43 3a04 	vstr	s7, [r3, #-16]
 8004d4c:	ed03 6a03 	vstr	s12, [r3, #-12]
 8004d50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d54:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8004d58:	ed12 7a01 	vldr	s14, [r2, #-4]
 8004d5c:	ed52 5a02 	vldr	s11, [r2, #-8]
 8004d60:	ee35 6a41 	vsub.f32	s12, s10, s2
 8004d64:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8004d68:	ee67 3a87 	vmul.f32	s7, s15, s14
 8004d6c:	ee26 5a87 	vmul.f32	s10, s13, s14
 8004d70:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8004d74:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004d78:	ee64 4a87 	vmul.f32	s9, s9, s14
 8004d7c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8004d80:	ee26 7a07 	vmul.f32	s14, s12, s14
 8004d84:	ee26 6a25 	vmul.f32	s12, s12, s11
 8004d88:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8004d8c:	ee74 5a23 	vadd.f32	s11, s8, s7
 8004d90:	ee35 6a46 	vsub.f32	s12, s10, s12
 8004d94:	ee37 7a26 	vadd.f32	s14, s14, s13
 8004d98:	f1be 0e01 	subs.w	lr, lr, #1
 8004d9c:	ed44 5a02 	vstr	s11, [r4, #-8]
 8004da0:	f105 0510 	add.w	r5, r5, #16
 8004da4:	ed44 7a01 	vstr	s15, [r4, #-4]
 8004da8:	f106 0610 	add.w	r6, r6, #16
 8004dac:	ed03 6a02 	vstr	s12, [r3, #-8]
 8004db0:	ed03 7a01 	vstr	s14, [r3, #-4]
 8004db4:	f102 0210 	add.w	r2, r2, #16
 8004db8:	f104 0410 	add.w	r4, r4, #16
 8004dbc:	f103 0310 	add.w	r3, r3, #16
 8004dc0:	f47f af5a 	bne.w	8004c78 <arm_cfft_radix8by2_f32+0x34>
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	fa1f f48c 	uxth.w	r4, ip
 8004dca:	4608      	mov	r0, r1
 8004dcc:	2302      	movs	r3, #2
 8004dce:	4621      	mov	r1, r4
 8004dd0:	f000 fae2 	bl	8005398 <arm_radix8_butterfly_f32>
 8004dd4:	ecbd 8b08 	vpop	{d8-d11}
 8004dd8:	4640      	mov	r0, r8
 8004dda:	4621      	mov	r1, r4
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	2302      	movs	r3, #2
 8004de0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004de4:	f000 bad8 	b.w	8005398 <arm_radix8_butterfly_f32>

08004de8 <arm_cfft_radix8by4_f32>:
 8004de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dec:	ed2d 8b0a 	vpush	{d8-d12}
 8004df0:	8802      	ldrh	r2, [r0, #0]
 8004df2:	ed91 6a00 	vldr	s12, [r1]
 8004df6:	b08f      	sub	sp, #60	@ 0x3c
 8004df8:	460f      	mov	r7, r1
 8004dfa:	0852      	lsrs	r2, r2, #1
 8004dfc:	0093      	lsls	r3, r2, #2
 8004dfe:	900c      	str	r0, [sp, #48]	@ 0x30
 8004e00:	9103      	str	r1, [sp, #12]
 8004e02:	6841      	ldr	r1, [r0, #4]
 8004e04:	ed97 7a01 	vldr	s14, [r7, #4]
 8004e08:	4638      	mov	r0, r7
 8004e0a:	4418      	add	r0, r3
 8004e0c:	4606      	mov	r6, r0
 8004e0e:	9009      	str	r0, [sp, #36]	@ 0x24
 8004e10:	4418      	add	r0, r3
 8004e12:	edd0 6a00 	vldr	s13, [r0]
 8004e16:	edd6 3a00 	vldr	s7, [r6]
 8004e1a:	edd6 2a01 	vldr	s5, [r6, #4]
 8004e1e:	edd0 7a01 	vldr	s15, [r0, #4]
 8004e22:	900a      	str	r0, [sp, #40]	@ 0x28
 8004e24:	ee76 5a26 	vadd.f32	s11, s12, s13
 8004e28:	4604      	mov	r4, r0
 8004e2a:	4625      	mov	r5, r4
 8004e2c:	441c      	add	r4, r3
 8004e2e:	ed94 4a00 	vldr	s8, [r4]
 8004e32:	ed94 5a01 	vldr	s10, [r4, #4]
 8004e36:	9401      	str	r4, [sp, #4]
 8004e38:	ee75 4aa3 	vadd.f32	s9, s11, s7
 8004e3c:	4630      	mov	r0, r6
 8004e3e:	ee74 4a24 	vadd.f32	s9, s8, s9
 8004e42:	463e      	mov	r6, r7
 8004e44:	ee14 ea90 	vmov	lr, s9
 8004e48:	ee76 6a66 	vsub.f32	s13, s12, s13
 8004e4c:	f846 eb08 	str.w	lr, [r6], #8
 8004e50:	ee37 6a27 	vadd.f32	s12, s14, s15
 8004e54:	edd0 4a01 	vldr	s9, [r0, #4]
 8004e58:	9604      	str	r6, [sp, #16]
 8004e5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e5e:	9e01      	ldr	r6, [sp, #4]
 8004e60:	ee32 3aa6 	vadd.f32	s6, s5, s13
 8004e64:	ed96 2a01 	vldr	s4, [r6, #4]
 8004e68:	ee36 7a24 	vadd.f32	s14, s12, s9
 8004e6c:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8004e70:	ee77 4ae3 	vsub.f32	s9, s15, s7
 8004e74:	ee36 6a62 	vsub.f32	s12, s12, s5
 8004e78:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8004e7c:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8004e80:	ee73 3a45 	vsub.f32	s7, s6, s10
 8004e84:	4604      	mov	r4, r0
 8004e86:	ee36 6a45 	vsub.f32	s12, s12, s10
 8004e8a:	ee75 6a26 	vadd.f32	s13, s10, s13
 8004e8e:	46a3      	mov	fp, r4
 8004e90:	ee37 7a02 	vadd.f32	s14, s14, s4
 8004e94:	ee34 5a84 	vadd.f32	s10, s9, s8
 8004e98:	ee13 8a90 	vmov	r8, s7
 8004e9c:	46a4      	mov	ip, r4
 8004e9e:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8004ea2:	ed87 7a01 	vstr	s14, [r7, #4]
 8004ea6:	f84b 8b08 	str.w	r8, [fp], #8
 8004eaa:	f1ac 0704 	sub.w	r7, ip, #4
 8004eae:	ed8c 5a01 	vstr	s10, [ip, #4]
 8004eb2:	f101 0c08 	add.w	ip, r1, #8
 8004eb6:	462c      	mov	r4, r5
 8004eb8:	f8cd c014 	str.w	ip, [sp, #20]
 8004ebc:	ee15 ca90 	vmov	ip, s11
 8004ec0:	f844 cb08 	str.w	ip, [r4], #8
 8004ec4:	9407      	str	r4, [sp, #28]
 8004ec6:	f101 0410 	add.w	r4, r1, #16
 8004eca:	ed85 6a01 	vstr	s12, [r5, #4]
 8004ece:	0852      	lsrs	r2, r2, #1
 8004ed0:	9402      	str	r4, [sp, #8]
 8004ed2:	462c      	mov	r4, r5
 8004ed4:	f101 0518 	add.w	r5, r1, #24
 8004ed8:	920b      	str	r2, [sp, #44]	@ 0x2c
 8004eda:	46b2      	mov	sl, r6
 8004edc:	9506      	str	r5, [sp, #24]
 8004ede:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8004ee2:	3a02      	subs	r2, #2
 8004ee4:	ee16 5a90 	vmov	r5, s13
 8004ee8:	46b6      	mov	lr, r6
 8004eea:	4630      	mov	r0, r6
 8004eec:	0852      	lsrs	r2, r2, #1
 8004eee:	f84a 5b08 	str.w	r5, [sl], #8
 8004ef2:	f1a0 0604 	sub.w	r6, r0, #4
 8004ef6:	edce 7a01 	vstr	s15, [lr, #4]
 8004efa:	9208      	str	r2, [sp, #32]
 8004efc:	f000 8130 	beq.w	8005160 <arm_cfft_radix8by4_f32+0x378>
 8004f00:	4691      	mov	r9, r2
 8004f02:	9a03      	ldr	r2, [sp, #12]
 8004f04:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004f08:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 8004f0c:	3b08      	subs	r3, #8
 8004f0e:	f102 0510 	add.w	r5, r2, #16
 8004f12:	f101 0c20 	add.w	ip, r1, #32
 8004f16:	f1a4 020c 	sub.w	r2, r4, #12
 8004f1a:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 8004f1e:	4433      	add	r3, r6
 8004f20:	3410      	adds	r4, #16
 8004f22:	4650      	mov	r0, sl
 8004f24:	4659      	mov	r1, fp
 8004f26:	ed55 3a02 	vldr	s7, [r5, #-8]
 8004f2a:	ed14 5a02 	vldr	s10, [r4, #-8]
 8004f2e:	ed91 7a00 	vldr	s14, [r1]
 8004f32:	edd0 7a00 	vldr	s15, [r0]
 8004f36:	ed15 4a01 	vldr	s8, [r5, #-4]
 8004f3a:	ed54 5a01 	vldr	s11, [r4, #-4]
 8004f3e:	edd0 6a01 	vldr	s13, [r0, #4]
 8004f42:	ed91 6a01 	vldr	s12, [r1, #4]
 8004f46:	ee33 8a85 	vadd.f32	s16, s7, s10
 8004f4a:	ee34 0a25 	vadd.f32	s0, s8, s11
 8004f4e:	ee78 4a07 	vadd.f32	s9, s16, s14
 8004f52:	ee74 5a65 	vsub.f32	s11, s8, s11
 8004f56:	ee77 4aa4 	vadd.f32	s9, s15, s9
 8004f5a:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8004f5e:	ed45 4a02 	vstr	s9, [r5, #-8]
 8004f62:	edd1 4a01 	vldr	s9, [r1, #4]
 8004f66:	ed90 4a01 	vldr	s8, [r0, #4]
 8004f6a:	ee70 4a24 	vadd.f32	s9, s0, s9
 8004f6e:	ee76 aa05 	vadd.f32	s21, s12, s10
 8004f72:	ee74 4a84 	vadd.f32	s9, s9, s8
 8004f76:	ee35 aac7 	vsub.f32	s20, s11, s14
 8004f7a:	ed45 4a01 	vstr	s9, [r5, #-4]
 8004f7e:	edd6 1a00 	vldr	s3, [r6]
 8004f82:	edd7 0a00 	vldr	s1, [r7]
 8004f86:	ed92 4a02 	vldr	s8, [r2, #8]
 8004f8a:	edd3 3a02 	vldr	s7, [r3, #8]
 8004f8e:	ed93 2a01 	vldr	s4, [r3, #4]
 8004f92:	ed16 1a01 	vldr	s2, [r6, #-4]
 8004f96:	edd2 2a01 	vldr	s5, [r2, #4]
 8004f9a:	ed57 9a01 	vldr	s19, [r7, #-4]
 8004f9e:	ee70 4aa1 	vadd.f32	s9, s1, s3
 8004fa2:	ee39 3a81 	vadd.f32	s6, s19, s2
 8004fa6:	ee74 8a84 	vadd.f32	s17, s9, s8
 8004faa:	ee70 1ae1 	vsub.f32	s3, s1, s3
 8004fae:	ee73 8aa8 	vadd.f32	s17, s7, s17
 8004fb2:	ee7a aae6 	vsub.f32	s21, s21, s13
 8004fb6:	ee18 aa90 	vmov	sl, s17
 8004fba:	f847 a908 	str.w	sl, [r7], #-8
 8004fbe:	edd2 8a01 	vldr	s17, [r2, #4]
 8004fc2:	ed93 9a01 	vldr	s18, [r3, #4]
 8004fc6:	ee73 8a28 	vadd.f32	s17, s6, s17
 8004fca:	ee3a aa27 	vadd.f32	s20, s20, s15
 8004fce:	ee78 8a89 	vadd.f32	s17, s17, s18
 8004fd2:	ee74 0a63 	vsub.f32	s1, s8, s7
 8004fd6:	edc7 8a01 	vstr	s17, [r7, #4]
 8004fda:	ed18 ba02 	vldr	s22, [r8, #-8]
 8004fde:	ed58 8a01 	vldr	s17, [r8, #-4]
 8004fe2:	ee39 1ac1 	vsub.f32	s2, s19, s2
 8004fe6:	ee6a ba28 	vmul.f32	s23, s20, s17
 8004fea:	ee2a ca8b 	vmul.f32	s24, s21, s22
 8004fee:	ee71 9ae2 	vsub.f32	s19, s3, s5
 8004ff2:	ee30 9a81 	vadd.f32	s18, s1, s2
 8004ff6:	ee79 9a82 	vadd.f32	s19, s19, s4
 8004ffa:	ee3c ca2b 	vadd.f32	s24, s24, s23
 8004ffe:	ee6a aaa8 	vmul.f32	s21, s21, s17
 8005002:	ee69 baa8 	vmul.f32	s23, s19, s17
 8005006:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800500a:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800500e:	ee69 8a28 	vmul.f32	s17, s18, s17
 8005012:	ee29 ba0b 	vmul.f32	s22, s18, s22
 8005016:	ee1c aa10 	vmov	sl, s24
 800501a:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800501e:	f841 ab08 	str.w	sl, [r1], #8
 8005022:	ee3a aa6a 	vsub.f32	s20, s20, s21
 8005026:	ee3b bacb 	vsub.f32	s22, s23, s22
 800502a:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800502e:	ee33 3a62 	vsub.f32	s6, s6, s5
 8005032:	ed01 aa01 	vstr	s20, [r1, #-4]
 8005036:	edc2 8a01 	vstr	s17, [r2, #4]
 800503a:	ed82 ba02 	vstr	s22, [r2, #8]
 800503e:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8005042:	ee74 3a63 	vsub.f32	s7, s8, s7
 8005046:	ee38 8a47 	vsub.f32	s16, s16, s14
 800504a:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800504e:	ee30 0a46 	vsub.f32	s0, s0, s12
 8005052:	ee33 3a42 	vsub.f32	s6, s6, s4
 8005056:	ee38 8a67 	vsub.f32	s16, s16, s15
 800505a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800505e:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8005062:	ee63 8a04 	vmul.f32	s17, s6, s8
 8005066:	ee28 aa24 	vmul.f32	s20, s16, s9
 800506a:	ee60 9a04 	vmul.f32	s19, s0, s8
 800506e:	ee28 8a04 	vmul.f32	s16, s16, s8
 8005072:	ee20 0a24 	vmul.f32	s0, s0, s9
 8005076:	ee63 3a84 	vmul.f32	s7, s7, s8
 800507a:	ee39 4a68 	vsub.f32	s8, s18, s17
 800507e:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8005082:	ee14 aa10 	vmov	sl, s8
 8005086:	ee30 0a48 	vsub.f32	s0, s0, s16
 800508a:	ee63 4a24 	vmul.f32	s9, s6, s9
 800508e:	ed44 9a02 	vstr	s19, [r4, #-8]
 8005092:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8005096:	ed04 0a01 	vstr	s0, [r4, #-4]
 800509a:	f846 a908 	str.w	sl, [r6], #-8
 800509e:	ee35 6a46 	vsub.f32	s12, s10, s12
 80050a2:	ee35 7a87 	vadd.f32	s14, s11, s14
 80050a6:	edc6 3a01 	vstr	s7, [r6, #4]
 80050aa:	ee76 6a86 	vadd.f32	s13, s13, s12
 80050ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050b2:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 80050b6:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 80050ba:	ee67 5a86 	vmul.f32	s11, s15, s12
 80050be:	ee26 5a87 	vmul.f32	s10, s13, s14
 80050c2:	ee72 2a62 	vsub.f32	s5, s4, s5
 80050c6:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80050ca:	ee72 2ae1 	vsub.f32	s5, s5, s3
 80050ce:	ee75 5a25 	vadd.f32	s11, s10, s11
 80050d2:	ee62 0a86 	vmul.f32	s1, s5, s12
 80050d6:	ee66 6a86 	vmul.f32	s13, s13, s12
 80050da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80050de:	ee21 6a06 	vmul.f32	s12, s2, s12
 80050e2:	ee62 2a87 	vmul.f32	s5, s5, s14
 80050e6:	ee21 1a07 	vmul.f32	s2, s2, s14
 80050ea:	ee15 aa90 	vmov	sl, s11
 80050ee:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80050f2:	f840 ab08 	str.w	sl, [r0], #8
 80050f6:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80050fa:	ee76 2a22 	vadd.f32	s5, s12, s5
 80050fe:	f1b9 0901 	subs.w	r9, r9, #1
 8005102:	ed40 7a01 	vstr	s15, [r0, #-4]
 8005106:	f105 0508 	add.w	r5, r5, #8
 800510a:	ed83 1a02 	vstr	s2, [r3, #8]
 800510e:	edc3 2a01 	vstr	s5, [r3, #4]
 8005112:	f108 0808 	add.w	r8, r8, #8
 8005116:	f1a2 0208 	sub.w	r2, r2, #8
 800511a:	f10c 0c10 	add.w	ip, ip, #16
 800511e:	f104 0408 	add.w	r4, r4, #8
 8005122:	f10e 0e18 	add.w	lr, lr, #24
 8005126:	f1a3 0308 	sub.w	r3, r3, #8
 800512a:	f47f aefc 	bne.w	8004f26 <arm_cfft_radix8by4_f32+0x13e>
 800512e:	9908      	ldr	r1, [sp, #32]
 8005130:	9802      	ldr	r0, [sp, #8]
 8005132:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 8005136:	00cb      	lsls	r3, r1, #3
 8005138:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800513c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8005140:	9102      	str	r1, [sp, #8]
 8005142:	9904      	ldr	r1, [sp, #16]
 8005144:	4419      	add	r1, r3
 8005146:	9104      	str	r1, [sp, #16]
 8005148:	9905      	ldr	r1, [sp, #20]
 800514a:	4419      	add	r1, r3
 800514c:	9105      	str	r1, [sp, #20]
 800514e:	9907      	ldr	r1, [sp, #28]
 8005150:	449b      	add	fp, r3
 8005152:	4419      	add	r1, r3
 8005154:	449a      	add	sl, r3
 8005156:	9b06      	ldr	r3, [sp, #24]
 8005158:	9107      	str	r1, [sp, #28]
 800515a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800515e:	9306      	str	r3, [sp, #24]
 8005160:	9a04      	ldr	r2, [sp, #16]
 8005162:	9807      	ldr	r0, [sp, #28]
 8005164:	edd2 3a00 	vldr	s7, [r2]
 8005168:	ed90 4a00 	vldr	s8, [r0]
 800516c:	eddb 7a00 	vldr	s15, [fp]
 8005170:	ed9a 3a00 	vldr	s6, [sl]
 8005174:	edd2 4a01 	vldr	s9, [r2, #4]
 8005178:	ed90 7a01 	vldr	s14, [r0, #4]
 800517c:	ed9b 2a01 	vldr	s4, [fp, #4]
 8005180:	edda 5a01 	vldr	s11, [sl, #4]
 8005184:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8005188:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800518a:	ee73 6a84 	vadd.f32	s13, s7, s8
 800518e:	ee34 6a87 	vadd.f32	s12, s9, s14
 8005192:	ee36 5aa7 	vadd.f32	s10, s13, s15
 8005196:	ee34 7ac7 	vsub.f32	s14, s9, s14
 800519a:	ee33 5a05 	vadd.f32	s10, s6, s10
 800519e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 80051a2:	ed82 5a00 	vstr	s10, [r2]
 80051a6:	ed9b 5a01 	vldr	s10, [fp, #4]
 80051aa:	edda 4a01 	vldr	s9, [sl, #4]
 80051ae:	ee36 5a05 	vadd.f32	s10, s12, s10
 80051b2:	ee72 3a04 	vadd.f32	s7, s4, s8
 80051b6:	ee35 5a24 	vadd.f32	s10, s10, s9
 80051ba:	ee77 4a67 	vsub.f32	s9, s14, s15
 80051be:	ed82 5a01 	vstr	s10, [r2, #4]
 80051c2:	9a05      	ldr	r2, [sp, #20]
 80051c4:	ee34 5a83 	vadd.f32	s10, s9, s6
 80051c8:	edd2 1a00 	vldr	s3, [r2]
 80051cc:	edd2 2a01 	vldr	s5, [r2, #4]
 80051d0:	9a02      	ldr	r2, [sp, #8]
 80051d2:	ee73 3ae5 	vsub.f32	s7, s7, s11
 80051d6:	ee36 6a42 	vsub.f32	s12, s12, s4
 80051da:	ee63 4aa1 	vmul.f32	s9, s7, s3
 80051de:	ee63 3aa2 	vmul.f32	s7, s7, s5
 80051e2:	ee65 2a22 	vmul.f32	s5, s10, s5
 80051e6:	ee25 5a21 	vmul.f32	s10, s10, s3
 80051ea:	ee74 2aa2 	vadd.f32	s5, s9, s5
 80051ee:	ee35 5a63 	vsub.f32	s10, s10, s7
 80051f2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80051f6:	edcb 2a00 	vstr	s5, [fp]
 80051fa:	ed8b 5a01 	vstr	s10, [fp, #4]
 80051fe:	edd2 3a01 	vldr	s7, [r2, #4]
 8005202:	ed92 5a00 	vldr	s10, [r2]
 8005206:	9a06      	ldr	r2, [sp, #24]
 8005208:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800520c:	ee36 6a65 	vsub.f32	s12, s12, s11
 8005210:	ee66 4a85 	vmul.f32	s9, s13, s10
 8005214:	ee26 5a05 	vmul.f32	s10, s12, s10
 8005218:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800521c:	ee26 6a23 	vmul.f32	s12, s12, s7
 8005220:	ee75 6a66 	vsub.f32	s13, s10, s13
 8005224:	ee34 6a86 	vadd.f32	s12, s9, s12
 8005228:	ee34 4a42 	vsub.f32	s8, s8, s4
 800522c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005230:	edc0 6a01 	vstr	s13, [r0, #4]
 8005234:	ed80 6a00 	vstr	s12, [r0]
 8005238:	ed92 6a01 	vldr	s12, [r2, #4]
 800523c:	9803      	ldr	r0, [sp, #12]
 800523e:	ee77 7a43 	vsub.f32	s15, s14, s6
 8005242:	ee75 5a84 	vadd.f32	s11, s11, s8
 8005246:	ed92 7a00 	vldr	s14, [r2]
 800524a:	ee65 6a87 	vmul.f32	s13, s11, s14
 800524e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005252:	ee65 5a86 	vmul.f32	s11, s11, s12
 8005256:	ee67 7a86 	vmul.f32	s15, s15, s12
 800525a:	ee77 5a65 	vsub.f32	s11, s14, s11
 800525e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005262:	edca 5a01 	vstr	s11, [sl, #4]
 8005266:	edca 7a00 	vstr	s15, [sl]
 800526a:	6872      	ldr	r2, [r6, #4]
 800526c:	4621      	mov	r1, r4
 800526e:	2304      	movs	r3, #4
 8005270:	f000 f892 	bl	8005398 <arm_radix8_butterfly_f32>
 8005274:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005276:	6872      	ldr	r2, [r6, #4]
 8005278:	4621      	mov	r1, r4
 800527a:	2304      	movs	r3, #4
 800527c:	f000 f88c 	bl	8005398 <arm_radix8_butterfly_f32>
 8005280:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005282:	6872      	ldr	r2, [r6, #4]
 8005284:	4621      	mov	r1, r4
 8005286:	2304      	movs	r3, #4
 8005288:	f000 f886 	bl	8005398 <arm_radix8_butterfly_f32>
 800528c:	9801      	ldr	r0, [sp, #4]
 800528e:	6872      	ldr	r2, [r6, #4]
 8005290:	4621      	mov	r1, r4
 8005292:	2304      	movs	r3, #4
 8005294:	b00f      	add	sp, #60	@ 0x3c
 8005296:	ecbd 8b0a 	vpop	{d8-d12}
 800529a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800529e:	f000 b87b 	b.w	8005398 <arm_radix8_butterfly_f32>
 80052a2:	bf00      	nop

080052a4 <arm_cfft_f32>:
 80052a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052a8:	2a01      	cmp	r2, #1
 80052aa:	4606      	mov	r6, r0
 80052ac:	4617      	mov	r7, r2
 80052ae:	460c      	mov	r4, r1
 80052b0:	4698      	mov	r8, r3
 80052b2:	8805      	ldrh	r5, [r0, #0]
 80052b4:	d054      	beq.n	8005360 <arm_cfft_f32+0xbc>
 80052b6:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 80052ba:	d04c      	beq.n	8005356 <arm_cfft_f32+0xb2>
 80052bc:	d916      	bls.n	80052ec <arm_cfft_f32+0x48>
 80052be:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 80052c2:	d01a      	beq.n	80052fa <arm_cfft_f32+0x56>
 80052c4:	d95c      	bls.n	8005380 <arm_cfft_f32+0xdc>
 80052c6:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 80052ca:	d044      	beq.n	8005356 <arm_cfft_f32+0xb2>
 80052cc:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80052d0:	d105      	bne.n	80052de <arm_cfft_f32+0x3a>
 80052d2:	4620      	mov	r0, r4
 80052d4:	4629      	mov	r1, r5
 80052d6:	6872      	ldr	r2, [r6, #4]
 80052d8:	2301      	movs	r3, #1
 80052da:	f000 f85d 	bl	8005398 <arm_radix8_butterfly_f32>
 80052de:	f1b8 0f00 	cmp.w	r8, #0
 80052e2:	d111      	bne.n	8005308 <arm_cfft_f32+0x64>
 80052e4:	2f01      	cmp	r7, #1
 80052e6:	d016      	beq.n	8005316 <arm_cfft_f32+0x72>
 80052e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80052ec:	2d20      	cmp	r5, #32
 80052ee:	d032      	beq.n	8005356 <arm_cfft_f32+0xb2>
 80052f0:	d94a      	bls.n	8005388 <arm_cfft_f32+0xe4>
 80052f2:	2d40      	cmp	r5, #64	@ 0x40
 80052f4:	d0ed      	beq.n	80052d2 <arm_cfft_f32+0x2e>
 80052f6:	2d80      	cmp	r5, #128	@ 0x80
 80052f8:	d1f1      	bne.n	80052de <arm_cfft_f32+0x3a>
 80052fa:	4630      	mov	r0, r6
 80052fc:	4621      	mov	r1, r4
 80052fe:	f7ff fca1 	bl	8004c44 <arm_cfft_radix8by2_f32>
 8005302:	f1b8 0f00 	cmp.w	r8, #0
 8005306:	d0ed      	beq.n	80052e4 <arm_cfft_f32+0x40>
 8005308:	4620      	mov	r0, r4
 800530a:	89b1      	ldrh	r1, [r6, #12]
 800530c:	68b2      	ldr	r2, [r6, #8]
 800530e:	f7fa ff63 	bl	80001d8 <arm_bitreversal_32>
 8005312:	2f01      	cmp	r7, #1
 8005314:	d1e8      	bne.n	80052e8 <arm_cfft_f32+0x44>
 8005316:	ee07 5a90 	vmov	s15, r5
 800531a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800531e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005322:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 8005326:	2d00      	cmp	r5, #0
 8005328:	d0de      	beq.n	80052e8 <arm_cfft_f32+0x44>
 800532a:	f104 0108 	add.w	r1, r4, #8
 800532e:	2300      	movs	r3, #0
 8005330:	3301      	adds	r3, #1
 8005332:	429d      	cmp	r5, r3
 8005334:	f101 0108 	add.w	r1, r1, #8
 8005338:	ed11 7a04 	vldr	s14, [r1, #-16]
 800533c:	ed51 7a03 	vldr	s15, [r1, #-12]
 8005340:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005344:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8005348:	ed01 7a04 	vstr	s14, [r1, #-16]
 800534c:	ed41 7a03 	vstr	s15, [r1, #-12]
 8005350:	d1ee      	bne.n	8005330 <arm_cfft_f32+0x8c>
 8005352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005356:	4630      	mov	r0, r6
 8005358:	4621      	mov	r1, r4
 800535a:	f7ff fd45 	bl	8004de8 <arm_cfft_radix8by4_f32>
 800535e:	e7be      	b.n	80052de <arm_cfft_f32+0x3a>
 8005360:	b1ad      	cbz	r5, 800538e <arm_cfft_f32+0xea>
 8005362:	f101 030c 	add.w	r3, r1, #12
 8005366:	2200      	movs	r2, #0
 8005368:	ed53 7a02 	vldr	s15, [r3, #-8]
 800536c:	3201      	adds	r2, #1
 800536e:	eef1 7a67 	vneg.f32	s15, s15
 8005372:	4295      	cmp	r5, r2
 8005374:	ed43 7a02 	vstr	s15, [r3, #-8]
 8005378:	f103 0308 	add.w	r3, r3, #8
 800537c:	d1f4      	bne.n	8005368 <arm_cfft_f32+0xc4>
 800537e:	e79a      	b.n	80052b6 <arm_cfft_f32+0x12>
 8005380:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8005384:	d0a5      	beq.n	80052d2 <arm_cfft_f32+0x2e>
 8005386:	e7aa      	b.n	80052de <arm_cfft_f32+0x3a>
 8005388:	2d10      	cmp	r5, #16
 800538a:	d0b6      	beq.n	80052fa <arm_cfft_f32+0x56>
 800538c:	e7a7      	b.n	80052de <arm_cfft_f32+0x3a>
 800538e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8005392:	d894      	bhi.n	80052be <arm_cfft_f32+0x1a>
 8005394:	e7aa      	b.n	80052ec <arm_cfft_f32+0x48>
 8005396:	bf00      	nop

08005398 <arm_radix8_butterfly_f32>:
 8005398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800539c:	ed2d 8b10 	vpush	{d8-d15}
 80053a0:	b09d      	sub	sp, #116	@ 0x74
 80053a2:	461c      	mov	r4, r3
 80053a4:	ed9f bac8 	vldr	s22, [pc, #800]	@ 80056c8 <arm_radix8_butterfly_f32+0x330>
 80053a8:	921a      	str	r2, [sp, #104]	@ 0x68
 80053aa:	1d03      	adds	r3, r0, #4
 80053ac:	4682      	mov	sl, r0
 80053ae:	4689      	mov	r9, r1
 80053b0:	468b      	mov	fp, r1
 80053b2:	931b      	str	r3, [sp, #108]	@ 0x6c
 80053b4:	9400      	str	r4, [sp, #0]
 80053b6:	469e      	mov	lr, r3
 80053b8:	ea4f 03db 	mov.w	r3, fp, lsr #3
 80053bc:	005a      	lsls	r2, r3, #1
 80053be:	18d6      	adds	r6, r2, r3
 80053c0:	18f5      	adds	r5, r6, r3
 80053c2:	9203      	str	r2, [sp, #12]
 80053c4:	195a      	adds	r2, r3, r5
 80053c6:	18d0      	adds	r0, r2, r3
 80053c8:	00df      	lsls	r7, r3, #3
 80053ca:	1819      	adds	r1, r3, r0
 80053cc:	463c      	mov	r4, r7
 80053ce:	9701      	str	r7, [sp, #4]
 80053d0:	4457      	add	r7, sl
 80053d2:	930c      	str	r3, [sp, #48]	@ 0x30
 80053d4:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 80053d8:	011b      	lsls	r3, r3, #4
 80053da:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 80053de:	eb07 0c04 	add.w	ip, r7, r4
 80053e2:	9c00      	ldr	r4, [sp, #0]
 80053e4:	9302      	str	r3, [sp, #8]
 80053e6:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 80053ea:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 80053ee:	3204      	adds	r2, #4
 80053f0:	3104      	adds	r1, #4
 80053f2:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 80053f6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80053fa:	f04f 0800 	mov.w	r8, #0
 80053fe:	eddc 7a00 	vldr	s15, [ip]
 8005402:	edd7 6a00 	vldr	s13, [r7]
 8005406:	edd6 3a00 	vldr	s7, [r6]
 800540a:	ed5e aa01 	vldr	s21, [lr, #-4]
 800540e:	edd5 4a00 	vldr	s9, [r5]
 8005412:	ed90 2a00 	vldr	s4, [r0]
 8005416:	ed12 7a01 	vldr	s14, [r2, #-4]
 800541a:	ed51 0a01 	vldr	s1, [r1, #-4]
 800541e:	ee77 8a82 	vadd.f32	s17, s15, s4
 8005422:	ee33 4aa0 	vadd.f32	s8, s7, s1
 8005426:	ee76 1a87 	vadd.f32	s3, s13, s14
 800542a:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 800542e:	ee31 6a84 	vadd.f32	s12, s3, s8
 8005432:	ee33 5a28 	vadd.f32	s10, s6, s17
 8005436:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800543a:	ee75 6a06 	vadd.f32	s13, s10, s12
 800543e:	ee35 5a46 	vsub.f32	s10, s10, s12
 8005442:	ed4e 6a01 	vstr	s13, [lr, #-4]
 8005446:	ed85 5a00 	vstr	s10, [r5]
 800544a:	ed96 1a01 	vldr	s2, [r6, #4]
 800544e:	edd7 5a01 	vldr	s11, [r7, #4]
 8005452:	ed92 aa00 	vldr	s20, [r2]
 8005456:	ed91 6a00 	vldr	s12, [r1]
 800545a:	ed9e 9a00 	vldr	s18, [lr]
 800545e:	ed95 5a01 	vldr	s10, [r5, #4]
 8005462:	eddc 6a01 	vldr	s13, [ip, #4]
 8005466:	edd0 9a01 	vldr	s19, [r0, #4]
 800546a:	ee73 0ae0 	vsub.f32	s1, s7, s1
 800546e:	ee71 2a46 	vsub.f32	s5, s2, s12
 8005472:	ee75 3aca 	vsub.f32	s7, s11, s20
 8005476:	ee37 0a60 	vsub.f32	s0, s14, s1
 800547a:	ee33 8aa2 	vadd.f32	s16, s7, s5
 800547e:	ee37 7a20 	vadd.f32	s14, s14, s1
 8005482:	ee73 2ae2 	vsub.f32	s5, s7, s5
 8005486:	ee37 2ac2 	vsub.f32	s4, s15, s4
 800548a:	ee79 3a05 	vadd.f32	s7, s18, s10
 800548e:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8005492:	ee39 5a45 	vsub.f32	s10, s18, s10
 8005496:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 800549a:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800549e:	ee75 5a8a 	vadd.f32	s11, s11, s20
 80054a2:	ee31 6a06 	vadd.f32	s12, s2, s12
 80054a6:	ee76 6ae9 	vsub.f32	s13, s13, s19
 80054aa:	ee28 8a0b 	vmul.f32	s16, s16, s22
 80054ae:	ee62 2a8b 	vmul.f32	s5, s5, s22
 80054b2:	ee67 7a0b 	vmul.f32	s15, s14, s22
 80054b6:	ee33 3a68 	vsub.f32	s6, s6, s17
 80054ba:	ee36 0a88 	vadd.f32	s0, s13, s16
 80054be:	ee75 8a86 	vadd.f32	s17, s11, s12
 80054c2:	ee36 7ac8 	vsub.f32	s14, s13, s16
 80054c6:	ee71 1ac4 	vsub.f32	s3, s3, s8
 80054ca:	ee75 6a62 	vsub.f32	s13, s10, s5
 80054ce:	ee33 4ac9 	vsub.f32	s8, s7, s18
 80054d2:	ee35 6ac6 	vsub.f32	s12, s11, s12
 80054d6:	ee33 1a89 	vadd.f32	s2, s7, s18
 80054da:	ee74 5ae0 	vsub.f32	s11, s9, s1
 80054de:	ee74 3aa0 	vadd.f32	s7, s9, s1
 80054e2:	ee75 4a22 	vadd.f32	s9, s10, s5
 80054e6:	ee32 5a27 	vadd.f32	s10, s4, s15
 80054ea:	ee72 7a67 	vsub.f32	s15, s4, s15
 80054ee:	ee33 8a06 	vadd.f32	s16, s6, s12
 80054f2:	ee75 2a87 	vadd.f32	s5, s11, s14
 80054f6:	ee31 9a28 	vadd.f32	s18, s2, s17
 80054fa:	ee33 6a46 	vsub.f32	s12, s6, s12
 80054fe:	ee74 0a61 	vsub.f32	s1, s8, s3
 8005502:	ee33 2a80 	vadd.f32	s4, s7, s0
 8005506:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800550a:	ee34 3ac5 	vsub.f32	s6, s9, s10
 800550e:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8005512:	ee31 1a68 	vsub.f32	s2, s2, s17
 8005516:	ee34 4a21 	vadd.f32	s8, s8, s3
 800551a:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800551e:	ee74 4a85 	vadd.f32	s9, s9, s10
 8005522:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8005526:	44d8      	add	r8, fp
 8005528:	45c1      	cmp	r9, r8
 800552a:	ed8e 9a00 	vstr	s18, [lr]
 800552e:	ed85 1a01 	vstr	s2, [r5, #4]
 8005532:	449e      	add	lr, r3
 8005534:	ed8c 8a00 	vstr	s16, [ip]
 8005538:	441d      	add	r5, r3
 800553a:	ed80 6a00 	vstr	s12, [r0]
 800553e:	edcc 0a01 	vstr	s1, [ip, #4]
 8005542:	ed80 4a01 	vstr	s8, [r0, #4]
 8005546:	449c      	add	ip, r3
 8005548:	ed87 2a00 	vstr	s4, [r7]
 800554c:	4418      	add	r0, r3
 800554e:	ed41 3a01 	vstr	s7, [r1, #-4]
 8005552:	ed42 2a01 	vstr	s5, [r2, #-4]
 8005556:	ed86 7a00 	vstr	s14, [r6]
 800555a:	ed87 3a01 	vstr	s6, [r7, #4]
 800555e:	edc1 4a00 	vstr	s9, [r1]
 8005562:	441f      	add	r7, r3
 8005564:	edc2 5a00 	vstr	s11, [r2]
 8005568:	4419      	add	r1, r3
 800556a:	edc6 6a01 	vstr	s13, [r6, #4]
 800556e:	441a      	add	r2, r3
 8005570:	441e      	add	r6, r3
 8005572:	f63f af44 	bhi.w	80053fe <arm_radix8_butterfly_f32+0x66>
 8005576:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005578:	2907      	cmp	r1, #7
 800557a:	4620      	mov	r0, r4
 800557c:	f240 81e9 	bls.w	8005952 <arm_radix8_butterfly_f32+0x5ba>
 8005580:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 8005584:	193e      	adds	r6, r7, r4
 8005586:	1935      	adds	r5, r6, r4
 8005588:	9c03      	ldr	r4, [sp, #12]
 800558a:	9000      	str	r0, [sp, #0]
 800558c:	4622      	mov	r2, r4
 800558e:	3201      	adds	r2, #1
 8005590:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8005594:	9900      	ldr	r1, [sp, #0]
 8005596:	1828      	adds	r0, r5, r0
 8005598:	eb00 0e01 	add.w	lr, r0, r1
 800559c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800559e:	440a      	add	r2, r1
 80055a0:	eb04 0c01 	add.w	ip, r4, r1
 80055a4:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 80055a8:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 80055ac:	9a00      	ldr	r2, [sp, #0]
 80055ae:	940f      	str	r4, [sp, #60]	@ 0x3c
 80055b0:	00ed      	lsls	r5, r5, #3
 80055b2:	9511      	str	r5, [sp, #68]	@ 0x44
 80055b4:	00d5      	lsls	r5, r2, #3
 80055b6:	950d      	str	r5, [sp, #52]	@ 0x34
 80055b8:	9d01      	ldr	r5, [sp, #4]
 80055ba:	3508      	adds	r5, #8
 80055bc:	9516      	str	r5, [sp, #88]	@ 0x58
 80055be:	9d02      	ldr	r5, [sp, #8]
 80055c0:	3508      	adds	r5, #8
 80055c2:	0114      	lsls	r4, r2, #4
 80055c4:	9517      	str	r5, [sp, #92]	@ 0x5c
 80055c6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80055c8:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 80055ca:	940e      	str	r4, [sp, #56]	@ 0x38
 80055cc:	00c0      	lsls	r0, r0, #3
 80055ce:	9010      	str	r0, [sp, #64]	@ 0x40
 80055d0:	18aa      	adds	r2, r5, r2
 80055d2:	9207      	str	r2, [sp, #28]
 80055d4:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80055d6:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80055d8:	18aa      	adds	r2, r5, r2
 80055da:	9208      	str	r2, [sp, #32]
 80055dc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80055de:	18aa      	adds	r2, r5, r2
 80055e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80055e2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80055e6:	f10e 0204 	add.w	r2, lr, #4
 80055ea:	920a      	str	r2, [sp, #40]	@ 0x28
 80055ec:	00c9      	lsls	r1, r1, #3
 80055ee:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80055f0:	310c      	adds	r1, #12
 80055f2:	00f6      	lsls	r6, r6, #3
 80055f4:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 80055f8:	9114      	str	r1, [sp, #80]	@ 0x50
 80055fa:	18a9      	adds	r1, r5, r2
 80055fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80055fe:	9612      	str	r6, [sp, #72]	@ 0x48
 8005600:	00ff      	lsls	r7, r7, #3
 8005602:	19ae      	adds	r6, r5, r6
 8005604:	3008      	adds	r0, #8
 8005606:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800560a:	9606      	str	r6, [sp, #24]
 800560c:	9019      	str	r0, [sp, #100]	@ 0x64
 800560e:	18aa      	adds	r2, r5, r2
 8005610:	0164      	lsls	r4, r4, #5
 8005612:	19ee      	adds	r6, r5, r7
 8005614:	f10c 000c 	add.w	r0, ip, #12
 8005618:	9713      	str	r7, [sp, #76]	@ 0x4c
 800561a:	9604      	str	r6, [sp, #16]
 800561c:	9015      	str	r0, [sp, #84]	@ 0x54
 800561e:	9103      	str	r1, [sp, #12]
 8005620:	9205      	str	r2, [sp, #20]
 8005622:	f104 0208 	add.w	r2, r4, #8
 8005626:	9218      	str	r2, [sp, #96]	@ 0x60
 8005628:	f04f 0801 	mov.w	r8, #1
 800562c:	2200      	movs	r2, #0
 800562e:	f102 0108 	add.w	r1, r2, #8
 8005632:	460f      	mov	r7, r1
 8005634:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005636:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8005638:	188e      	adds	r6, r1, r2
 800563a:	9916      	ldr	r1, [sp, #88]	@ 0x58
 800563c:	188d      	adds	r5, r1, r2
 800563e:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8005640:	188c      	adds	r4, r1, r2
 8005642:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8005644:	1888      	adds	r0, r1, r2
 8005646:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8005648:	eb01 0c02 	add.w	ip, r1, r2
 800564c:	9915      	ldr	r1, [sp, #84]	@ 0x54
 800564e:	440a      	add	r2, r1
 8005650:	9903      	ldr	r1, [sp, #12]
 8005652:	edd1 fa00 	vldr	s31, [r1]
 8005656:	9905      	ldr	r1, [sp, #20]
 8005658:	ed91 fa00 	vldr	s30, [r1]
 800565c:	9904      	ldr	r1, [sp, #16]
 800565e:	edd1 ea00 	vldr	s29, [r1]
 8005662:	9906      	ldr	r1, [sp, #24]
 8005664:	ed91 ea00 	vldr	s28, [r1]
 8005668:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800566a:	edd1 da00 	vldr	s27, [r1]
 800566e:	9908      	ldr	r1, [sp, #32]
 8005670:	ed91 da00 	vldr	s26, [r1]
 8005674:	9907      	ldr	r1, [sp, #28]
 8005676:	edd1 ca00 	vldr	s25, [r1]
 800567a:	9903      	ldr	r1, [sp, #12]
 800567c:	ed91 ca01 	vldr	s24, [r1, #4]
 8005680:	9905      	ldr	r1, [sp, #20]
 8005682:	edd1 ba01 	vldr	s23, [r1, #4]
 8005686:	9904      	ldr	r1, [sp, #16]
 8005688:	edd1 aa01 	vldr	s21, [r1, #4]
 800568c:	9906      	ldr	r1, [sp, #24]
 800568e:	ed91 aa01 	vldr	s20, [r1, #4]
 8005692:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005694:	edd1 7a01 	vldr	s15, [r1, #4]
 8005698:	9908      	ldr	r1, [sp, #32]
 800569a:	edcd 7a00 	vstr	s15, [sp]
 800569e:	edd1 7a01 	vldr	s15, [r1, #4]
 80056a2:	9907      	ldr	r1, [sp, #28]
 80056a4:	edcd 7a01 	vstr	s15, [sp, #4]
 80056a8:	edd1 7a01 	vldr	s15, [r1, #4]
 80056ac:	eb0a 0e07 	add.w	lr, sl, r7
 80056b0:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 80056b2:	edcd 7a02 	vstr	s15, [sp, #8]
 80056b6:	eb0c 010a 	add.w	r1, ip, sl
 80056ba:	4456      	add	r6, sl
 80056bc:	4455      	add	r5, sl
 80056be:	4454      	add	r4, sl
 80056c0:	4450      	add	r0, sl
 80056c2:	4452      	add	r2, sl
 80056c4:	46c4      	mov	ip, r8
 80056c6:	e001      	b.n	80056cc <arm_radix8_butterfly_f32+0x334>
 80056c8:	3f3504f3 	.word	0x3f3504f3
 80056cc:	ed96 5a00 	vldr	s10, [r6]
 80056d0:	ed52 9a01 	vldr	s19, [r2, #-4]
 80056d4:	ed11 6a01 	vldr	s12, [r1, #-4]
 80056d8:	edd0 7a00 	vldr	s15, [r0]
 80056dc:	ed17 7a01 	vldr	s14, [r7, #-4]
 80056e0:	edde 3a00 	vldr	s7, [lr]
 80056e4:	ed94 3a00 	vldr	s6, [r4]
 80056e8:	ed95 2a00 	vldr	s4, [r5]
 80056ec:	ed9e 0a01 	vldr	s0, [lr, #4]
 80056f0:	ee33 8a85 	vadd.f32	s16, s7, s10
 80056f4:	ee32 1a06 	vadd.f32	s2, s4, s12
 80056f8:	ee33 4a29 	vadd.f32	s8, s6, s19
 80056fc:	ee77 4a87 	vadd.f32	s9, s15, s14
 8005700:	ee78 1a04 	vadd.f32	s3, s16, s8
 8005704:	ee71 6a24 	vadd.f32	s13, s2, s9
 8005708:	ee32 2a46 	vsub.f32	s4, s4, s12
 800570c:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8005710:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005714:	ed8e 6a00 	vstr	s12, [lr]
 8005718:	edd0 8a01 	vldr	s17, [r0, #4]
 800571c:	ed95 9a01 	vldr	s18, [r5, #4]
 8005720:	edd1 2a00 	vldr	s5, [r1]
 8005724:	ed97 7a00 	vldr	s14, [r7]
 8005728:	edd4 0a01 	vldr	s1, [r4, #4]
 800572c:	ed96 6a01 	vldr	s12, [r6, #4]
 8005730:	edd2 5a00 	vldr	s11, [r2]
 8005734:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8005738:	ee33 3a69 	vsub.f32	s6, s6, s19
 800573c:	ee39 5a62 	vsub.f32	s10, s18, s5
 8005740:	ee78 9ac7 	vsub.f32	s19, s17, s14
 8005744:	ee38 4a44 	vsub.f32	s8, s16, s8
 8005748:	ee38 7a87 	vadd.f32	s14, s17, s14
 800574c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8005750:	ee79 2a22 	vadd.f32	s5, s18, s5
 8005754:	ee75 8a69 	vsub.f32	s17, s10, s19
 8005758:	ee32 9a27 	vadd.f32	s18, s4, s15
 800575c:	ee35 5a29 	vadd.f32	s10, s10, s19
 8005760:	ee72 7a67 	vsub.f32	s15, s4, s15
 8005764:	ee30 2a06 	vadd.f32	s4, s0, s12
 8005768:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800576c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8005770:	ee32 9a08 	vadd.f32	s18, s4, s16
 8005774:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8005778:	ee32 2a48 	vsub.f32	s4, s4, s16
 800577c:	ee71 4a64 	vsub.f32	s9, s2, s9
 8005780:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8005784:	ee32 1a87 	vadd.f32	s2, s5, s14
 8005788:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800578c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8005790:	ee30 6a46 	vsub.f32	s12, s0, s12
 8005794:	ee73 0a29 	vadd.f32	s1, s6, s19
 8005798:	ee36 0a28 	vadd.f32	s0, s12, s17
 800579c:	ee33 3a69 	vsub.f32	s6, s6, s19
 80057a0:	ee32 7a64 	vsub.f32	s14, s4, s9
 80057a4:	ee73 9aa7 	vadd.f32	s19, s7, s15
 80057a8:	ee36 6a68 	vsub.f32	s12, s12, s17
 80057ac:	ee73 7ae7 	vsub.f32	s15, s7, s15
 80057b0:	ee75 8a85 	vadd.f32	s17, s11, s10
 80057b4:	ee74 3a22 	vadd.f32	s7, s8, s5
 80057b8:	ee35 5ac5 	vsub.f32	s10, s11, s10
 80057bc:	ee71 6ae6 	vsub.f32	s13, s3, s13
 80057c0:	ee79 1a41 	vsub.f32	s3, s18, s2
 80057c4:	ee39 8aa8 	vadd.f32	s16, s19, s17
 80057c8:	ee76 5a43 	vsub.f32	s11, s12, s6
 80057cc:	ee74 2a62 	vsub.f32	s5, s8, s5
 80057d0:	ee72 4a24 	vadd.f32	s9, s4, s9
 80057d4:	ee30 4a60 	vsub.f32	s8, s0, s1
 80057d8:	ee79 8ae8 	vsub.f32	s17, s19, s17
 80057dc:	ee30 0a20 	vadd.f32	s0, s0, s1
 80057e0:	ee77 9a85 	vadd.f32	s19, s15, s10
 80057e4:	ee36 6a03 	vadd.f32	s12, s12, s6
 80057e8:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80057ec:	ee2e 2a21 	vmul.f32	s4, s28, s3
 80057f0:	ee2e 5a26 	vmul.f32	s10, s28, s13
 80057f4:	ee6f 0a23 	vmul.f32	s1, s30, s7
 80057f8:	ee2a 3a21 	vmul.f32	s6, s20, s3
 80057fc:	ee39 1a01 	vadd.f32	s2, s18, s2
 8005800:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8005804:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8005808:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800580c:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8005810:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8005814:	ee35 3a03 	vadd.f32	s6, s10, s6
 8005818:	ee72 6a66 	vsub.f32	s13, s4, s13
 800581c:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8005820:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8005824:	ed9d 4a02 	vldr	s8, [sp, #8]
 8005828:	ed8e 1a01 	vstr	s2, [lr, #4]
 800582c:	ee77 3a63 	vsub.f32	s7, s14, s7
 8005830:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8005834:	ed9d 7a01 	vldr	s14, [sp, #4]
 8005838:	ed86 3a00 	vstr	s6, [r6]
 800583c:	ee30 9a89 	vadd.f32	s18, s1, s18
 8005840:	ee32 2a05 	vadd.f32	s4, s4, s10
 8005844:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8005848:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800584c:	ee67 2a22 	vmul.f32	s5, s14, s5
 8005850:	ee64 1a00 	vmul.f32	s3, s8, s0
 8005854:	ee27 7a24 	vmul.f32	s14, s14, s9
 8005858:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800585c:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8005860:	ee64 8a28 	vmul.f32	s17, s8, s17
 8005864:	ed9d 4a00 	vldr	s8, [sp]
 8005868:	edc6 6a01 	vstr	s13, [r6, #4]
 800586c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8005870:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8005874:	ee64 9a29 	vmul.f32	s19, s8, s19
 8005878:	ee24 4a25 	vmul.f32	s8, s8, s11
 800587c:	ee30 7a87 	vadd.f32	s14, s1, s14
 8005880:	ee74 4a84 	vadd.f32	s9, s9, s8
 8005884:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 8005888:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800588c:	ee2c 0a80 	vmul.f32	s0, s25, s0
 8005890:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 8005894:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8005898:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800589c:	ee75 1a21 	vadd.f32	s3, s10, s3
 80058a0:	ee30 0a68 	vsub.f32	s0, s0, s17
 80058a4:	ee75 9ae9 	vsub.f32	s19, s11, s19
 80058a8:	ee70 0a84 	vadd.f32	s1, s1, s8
 80058ac:	ee36 6a67 	vsub.f32	s12, s12, s15
 80058b0:	44dc      	add	ip, fp
 80058b2:	45e1      	cmp	r9, ip
 80058b4:	ed84 9a00 	vstr	s18, [r4]
 80058b8:	edc4 3a01 	vstr	s7, [r4, #4]
 80058bc:	449e      	add	lr, r3
 80058be:	ed02 7a01 	vstr	s14, [r2, #-4]
 80058c2:	edc2 2a00 	vstr	s5, [r2]
 80058c6:	441e      	add	r6, r3
 80058c8:	ed85 2a00 	vstr	s4, [r5]
 80058cc:	ed85 8a01 	vstr	s16, [r5, #4]
 80058d0:	441c      	add	r4, r3
 80058d2:	ed47 1a01 	vstr	s3, [r7, #-4]
 80058d6:	ed87 0a00 	vstr	s0, [r7]
 80058da:	441a      	add	r2, r3
 80058dc:	ed41 4a01 	vstr	s9, [r1, #-4]
 80058e0:	edc1 9a00 	vstr	s19, [r1]
 80058e4:	441d      	add	r5, r3
 80058e6:	edc0 0a00 	vstr	s1, [r0]
 80058ea:	441f      	add	r7, r3
 80058ec:	ed80 6a01 	vstr	s12, [r0, #4]
 80058f0:	4419      	add	r1, r3
 80058f2:	4418      	add	r0, r3
 80058f4:	f63f aeea 	bhi.w	80056cc <arm_radix8_butterfly_f32+0x334>
 80058f8:	9a03      	ldr	r2, [sp, #12]
 80058fa:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80058fc:	440a      	add	r2, r1
 80058fe:	9203      	str	r2, [sp, #12]
 8005900:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005902:	9a05      	ldr	r2, [sp, #20]
 8005904:	440a      	add	r2, r1
 8005906:	9205      	str	r2, [sp, #20]
 8005908:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800590a:	9a04      	ldr	r2, [sp, #16]
 800590c:	440a      	add	r2, r1
 800590e:	9204      	str	r2, [sp, #16]
 8005910:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8005912:	9a06      	ldr	r2, [sp, #24]
 8005914:	440a      	add	r2, r1
 8005916:	9206      	str	r2, [sp, #24]
 8005918:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800591a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800591c:	440a      	add	r2, r1
 800591e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005920:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8005922:	9a08      	ldr	r2, [sp, #32]
 8005924:	440a      	add	r2, r1
 8005926:	9208      	str	r2, [sp, #32]
 8005928:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800592a:	9a07      	ldr	r2, [sp, #28]
 800592c:	440a      	add	r2, r1
 800592e:	9207      	str	r2, [sp, #28]
 8005930:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005932:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005934:	f108 0801 	add.w	r8, r8, #1
 8005938:	3208      	adds	r2, #8
 800593a:	4588      	cmp	r8, r1
 800593c:	920a      	str	r2, [sp, #40]	@ 0x28
 800593e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005940:	f47f ae75 	bne.w	800562e <arm_radix8_butterfly_f32+0x296>
 8005944:	f8bd 3034 	ldrh.w	r3, [sp, #52]	@ 0x34
 8005948:	9300      	str	r3, [sp, #0]
 800594a:	46c3      	mov	fp, r8
 800594c:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
 8005950:	e532      	b.n	80053b8 <arm_radix8_butterfly_f32+0x20>
 8005952:	b01d      	add	sp, #116	@ 0x74
 8005954:	ecbd 8b10 	vpop	{d8-d15}
 8005958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800595c <memset>:
 800595c:	4402      	add	r2, r0
 800595e:	4603      	mov	r3, r0
 8005960:	4293      	cmp	r3, r2
 8005962:	d100      	bne.n	8005966 <memset+0xa>
 8005964:	4770      	bx	lr
 8005966:	f803 1b01 	strb.w	r1, [r3], #1
 800596a:	e7f9      	b.n	8005960 <memset+0x4>

0800596c <__errno>:
 800596c:	4b01      	ldr	r3, [pc, #4]	@ (8005974 <__errno+0x8>)
 800596e:	6818      	ldr	r0, [r3, #0]
 8005970:	4770      	bx	lr
 8005972:	bf00      	nop
 8005974:	2000000c 	.word	0x2000000c

08005978 <__libc_init_array>:
 8005978:	b570      	push	{r4, r5, r6, lr}
 800597a:	4d0d      	ldr	r5, [pc, #52]	@ (80059b0 <__libc_init_array+0x38>)
 800597c:	4c0d      	ldr	r4, [pc, #52]	@ (80059b4 <__libc_init_array+0x3c>)
 800597e:	1b64      	subs	r4, r4, r5
 8005980:	10a4      	asrs	r4, r4, #2
 8005982:	2600      	movs	r6, #0
 8005984:	42a6      	cmp	r6, r4
 8005986:	d109      	bne.n	800599c <__libc_init_array+0x24>
 8005988:	4d0b      	ldr	r5, [pc, #44]	@ (80059b8 <__libc_init_array+0x40>)
 800598a:	4c0c      	ldr	r4, [pc, #48]	@ (80059bc <__libc_init_array+0x44>)
 800598c:	f000 f9b8 	bl	8005d00 <_init>
 8005990:	1b64      	subs	r4, r4, r5
 8005992:	10a4      	asrs	r4, r4, #2
 8005994:	2600      	movs	r6, #0
 8005996:	42a6      	cmp	r6, r4
 8005998:	d105      	bne.n	80059a6 <__libc_init_array+0x2e>
 800599a:	bd70      	pop	{r4, r5, r6, pc}
 800599c:	f855 3b04 	ldr.w	r3, [r5], #4
 80059a0:	4798      	blx	r3
 80059a2:	3601      	adds	r6, #1
 80059a4:	e7ee      	b.n	8005984 <__libc_init_array+0xc>
 80059a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80059aa:	4798      	blx	r3
 80059ac:	3601      	adds	r6, #1
 80059ae:	e7f2      	b.n	8005996 <__libc_init_array+0x1e>
 80059b0:	08019194 	.word	0x08019194
 80059b4:	08019194 	.word	0x08019194
 80059b8:	08019194 	.word	0x08019194
 80059bc:	08019198 	.word	0x08019198

080059c0 <log10f>:
 80059c0:	b508      	push	{r3, lr}
 80059c2:	ed2d 8b02 	vpush	{d8}
 80059c6:	eeb0 8a40 	vmov.f32	s16, s0
 80059ca:	f000 f84f 	bl	8005a6c <__ieee754_log10f>
 80059ce:	eeb4 8a48 	vcmp.f32	s16, s16
 80059d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059d6:	d60f      	bvs.n	80059f8 <log10f+0x38>
 80059d8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80059dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059e0:	d80a      	bhi.n	80059f8 <log10f+0x38>
 80059e2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80059e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059ea:	d108      	bne.n	80059fe <log10f+0x3e>
 80059ec:	f7ff ffbe 	bl	800596c <__errno>
 80059f0:	2322      	movs	r3, #34	@ 0x22
 80059f2:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8005a14 <log10f+0x54>
 80059f6:	6003      	str	r3, [r0, #0]
 80059f8:	ecbd 8b02 	vpop	{d8}
 80059fc:	bd08      	pop	{r3, pc}
 80059fe:	f7ff ffb5 	bl	800596c <__errno>
 8005a02:	ecbd 8b02 	vpop	{d8}
 8005a06:	2321      	movs	r3, #33	@ 0x21
 8005a08:	6003      	str	r3, [r0, #0]
 8005a0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005a0e:	4802      	ldr	r0, [pc, #8]	@ (8005a18 <log10f+0x58>)
 8005a10:	f000 b822 	b.w	8005a58 <nanf>
 8005a14:	ff800000 	.word	0xff800000
 8005a18:	08019188 	.word	0x08019188

08005a1c <sqrtf>:
 8005a1c:	b508      	push	{r3, lr}
 8005a1e:	ed2d 8b02 	vpush	{d8}
 8005a22:	eeb0 8a40 	vmov.f32	s16, s0
 8005a26:	f000 f81d 	bl	8005a64 <__ieee754_sqrtf>
 8005a2a:	eeb4 8a48 	vcmp.f32	s16, s16
 8005a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a32:	d60c      	bvs.n	8005a4e <sqrtf+0x32>
 8005a34:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8005a54 <sqrtf+0x38>
 8005a38:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8005a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a40:	d505      	bpl.n	8005a4e <sqrtf+0x32>
 8005a42:	f7ff ff93 	bl	800596c <__errno>
 8005a46:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8005a4a:	2321      	movs	r3, #33	@ 0x21
 8005a4c:	6003      	str	r3, [r0, #0]
 8005a4e:	ecbd 8b02 	vpop	{d8}
 8005a52:	bd08      	pop	{r3, pc}
 8005a54:	00000000 	.word	0x00000000

08005a58 <nanf>:
 8005a58:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005a60 <nanf+0x8>
 8005a5c:	4770      	bx	lr
 8005a5e:	bf00      	nop
 8005a60:	7fc00000 	.word	0x7fc00000

08005a64 <__ieee754_sqrtf>:
 8005a64:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8005a68:	4770      	bx	lr
	...

08005a6c <__ieee754_log10f>:
 8005a6c:	b508      	push	{r3, lr}
 8005a6e:	ee10 3a10 	vmov	r3, s0
 8005a72:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8005a76:	ed2d 8b02 	vpush	{d8}
 8005a7a:	d108      	bne.n	8005a8e <__ieee754_log10f+0x22>
 8005a7c:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8005b04 <__ieee754_log10f+0x98>
 8005a80:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8005b08 <__ieee754_log10f+0x9c>
 8005a84:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8005a88:	ecbd 8b02 	vpop	{d8}
 8005a8c:	bd08      	pop	{r3, pc}
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	461a      	mov	r2, r3
 8005a92:	da02      	bge.n	8005a9a <__ieee754_log10f+0x2e>
 8005a94:	ee30 7a40 	vsub.f32	s14, s0, s0
 8005a98:	e7f2      	b.n	8005a80 <__ieee754_log10f+0x14>
 8005a9a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005a9e:	db02      	blt.n	8005aa6 <__ieee754_log10f+0x3a>
 8005aa0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005aa4:	e7f0      	b.n	8005a88 <__ieee754_log10f+0x1c>
 8005aa6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005aaa:	bfbf      	itttt	lt
 8005aac:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 8005b0c <__ieee754_log10f+0xa0>
 8005ab0:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8005ab4:	f06f 0118 	mvnlt.w	r1, #24
 8005ab8:	ee17 2a90 	vmovlt	r2, s15
 8005abc:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8005ac0:	bfa8      	it	ge
 8005ac2:	2100      	movge	r1, #0
 8005ac4:	3b7f      	subs	r3, #127	@ 0x7f
 8005ac6:	440b      	add	r3, r1
 8005ac8:	0fd9      	lsrs	r1, r3, #31
 8005aca:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8005ace:	ee07 3a90 	vmov	s15, r3
 8005ad2:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8005ad6:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 8005ada:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8005ade:	ee00 3a10 	vmov	s0, r3
 8005ae2:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8005ae6:	f000 f819 	bl	8005b1c <__ieee754_logf>
 8005aea:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8005b10 <__ieee754_log10f+0xa4>
 8005aee:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005af2:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8005b14 <__ieee754_log10f+0xa8>
 8005af6:	eea8 0a27 	vfma.f32	s0, s16, s15
 8005afa:	eddf 7a07 	vldr	s15, [pc, #28]	@ 8005b18 <__ieee754_log10f+0xac>
 8005afe:	eea8 0a27 	vfma.f32	s0, s16, s15
 8005b02:	e7c1      	b.n	8005a88 <__ieee754_log10f+0x1c>
 8005b04:	cc000000 	.word	0xcc000000
 8005b08:	00000000 	.word	0x00000000
 8005b0c:	4c000000 	.word	0x4c000000
 8005b10:	3ede5bd9 	.word	0x3ede5bd9
 8005b14:	355427db 	.word	0x355427db
 8005b18:	3e9a2080 	.word	0x3e9a2080

08005b1c <__ieee754_logf>:
 8005b1c:	ee10 3a10 	vmov	r3, s0
 8005b20:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8005b24:	d106      	bne.n	8005b34 <__ieee754_logf+0x18>
 8005b26:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8005cc0 <__ieee754_logf+0x1a4>
 8005b2a:	eddf 7a66 	vldr	s15, [pc, #408]	@ 8005cc4 <__ieee754_logf+0x1a8>
 8005b2e:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8005b32:	4770      	bx	lr
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	461a      	mov	r2, r3
 8005b38:	da02      	bge.n	8005b40 <__ieee754_logf+0x24>
 8005b3a:	ee30 7a40 	vsub.f32	s14, s0, s0
 8005b3e:	e7f4      	b.n	8005b2a <__ieee754_logf+0xe>
 8005b40:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005b44:	db02      	blt.n	8005b4c <__ieee754_logf+0x30>
 8005b46:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005b4a:	4770      	bx	lr
 8005b4c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005b50:	bfb8      	it	lt
 8005b52:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 8005cc8 <__ieee754_logf+0x1ac>
 8005b56:	485d      	ldr	r0, [pc, #372]	@ (8005ccc <__ieee754_logf+0x1b0>)
 8005b58:	bfbe      	ittt	lt
 8005b5a:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8005b5e:	f06f 0118 	mvnlt.w	r1, #24
 8005b62:	ee17 2a90 	vmovlt	r2, s15
 8005b66:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8005b6a:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8005b6e:	4410      	add	r0, r2
 8005b70:	bfa8      	it	ge
 8005b72:	2100      	movge	r1, #0
 8005b74:	3b7f      	subs	r3, #127	@ 0x7f
 8005b76:	440b      	add	r3, r1
 8005b78:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 8005b7c:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 8005b80:	4311      	orrs	r1, r2
 8005b82:	ee00 1a10 	vmov	s0, r1
 8005b86:	4952      	ldr	r1, [pc, #328]	@ (8005cd0 <__ieee754_logf+0x1b4>)
 8005b88:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 8005b8c:	f102 000f 	add.w	r0, r2, #15
 8005b90:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005b94:	4001      	ands	r1, r0
 8005b96:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005b9a:	bb89      	cbnz	r1, 8005c00 <__ieee754_logf+0xe4>
 8005b9c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ba4:	d10f      	bne.n	8005bc6 <__ieee754_logf+0xaa>
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	f000 8087 	beq.w	8005cba <__ieee754_logf+0x19e>
 8005bac:	ee07 3a90 	vmov	s15, r3
 8005bb0:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8005cd4 <__ieee754_logf+0x1b8>
 8005bb4:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8005cd8 <__ieee754_logf+0x1bc>
 8005bb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bbc:	ee27 0a80 	vmul.f32	s0, s15, s0
 8005bc0:	eea7 0a87 	vfma.f32	s0, s15, s14
 8005bc4:	4770      	bx	lr
 8005bc6:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8005cdc <__ieee754_logf+0x1c0>
 8005bca:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005bce:	eee0 7a66 	vfms.f32	s15, s0, s13
 8005bd2:	ee20 7a00 	vmul.f32	s14, s0, s0
 8005bd6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005bda:	b913      	cbnz	r3, 8005be2 <__ieee754_logf+0xc6>
 8005bdc:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005be0:	4770      	bx	lr
 8005be2:	ee07 3a90 	vmov	s15, r3
 8005be6:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8005cd4 <__ieee754_logf+0x1b8>
 8005bea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bee:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8005bf2:	ee37 0a40 	vsub.f32	s0, s14, s0
 8005bf6:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8005cd8 <__ieee754_logf+0x1bc>
 8005bfa:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8005bfe:	4770      	bx	lr
 8005c00:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8005c04:	ee70 7a27 	vadd.f32	s15, s0, s15
 8005c08:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8005ce0 <__ieee754_logf+0x1c4>
 8005c0c:	eddf 4a35 	vldr	s9, [pc, #212]	@ 8005ce4 <__ieee754_logf+0x1c8>
 8005c10:	4935      	ldr	r1, [pc, #212]	@ (8005ce8 <__ieee754_logf+0x1cc>)
 8005c12:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8005c16:	4411      	add	r1, r2
 8005c18:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 8005c1c:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 8005c20:	430a      	orrs	r2, r1
 8005c22:	2a00      	cmp	r2, #0
 8005c24:	ee07 3a90 	vmov	s15, r3
 8005c28:	ee26 5a06 	vmul.f32	s10, s12, s12
 8005c2c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005c30:	ee25 7a05 	vmul.f32	s14, s10, s10
 8005c34:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 8005cec <__ieee754_logf+0x1d0>
 8005c38:	eee7 7a25 	vfma.f32	s15, s14, s11
 8005c3c:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8005cf0 <__ieee754_logf+0x1d4>
 8005c40:	eee7 5a87 	vfma.f32	s11, s15, s14
 8005c44:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8005cf4 <__ieee754_logf+0x1d8>
 8005c48:	eee7 7a24 	vfma.f32	s15, s14, s9
 8005c4c:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 8005cf8 <__ieee754_logf+0x1dc>
 8005c50:	eee7 4a87 	vfma.f32	s9, s15, s14
 8005c54:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8005cfc <__ieee754_logf+0x1e0>
 8005c58:	eee4 7a87 	vfma.f32	s15, s9, s14
 8005c5c:	ee67 7a85 	vmul.f32	s15, s15, s10
 8005c60:	eee5 7a87 	vfma.f32	s15, s11, s14
 8005c64:	dd1a      	ble.n	8005c9c <__ieee754_logf+0x180>
 8005c66:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005c6a:	ee20 7a07 	vmul.f32	s14, s0, s14
 8005c6e:	ee27 7a00 	vmul.f32	s14, s14, s0
 8005c72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c76:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005c7a:	b913      	cbnz	r3, 8005c82 <__ieee754_logf+0x166>
 8005c7c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005c80:	e7ac      	b.n	8005bdc <__ieee754_logf+0xc0>
 8005c82:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 8005cd4 <__ieee754_logf+0x1b8>
 8005c86:	eee6 7a86 	vfma.f32	s15, s13, s12
 8005c8a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005c8e:	ee37 0a40 	vsub.f32	s0, s14, s0
 8005c92:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8005cd8 <__ieee754_logf+0x1bc>
 8005c96:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8005c9a:	4770      	bx	lr
 8005c9c:	ee70 7a67 	vsub.f32	s15, s0, s15
 8005ca0:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005ca4:	b913      	cbnz	r3, 8005cac <__ieee754_logf+0x190>
 8005ca6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005caa:	4770      	bx	lr
 8005cac:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8005cd4 <__ieee754_logf+0x1b8>
 8005cb0:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8005cb4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8005cb8:	e7eb      	b.n	8005c92 <__ieee754_logf+0x176>
 8005cba:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 8005cc4 <__ieee754_logf+0x1a8>
 8005cbe:	4770      	bx	lr
 8005cc0:	cc000000 	.word	0xcc000000
 8005cc4:	00000000 	.word	0x00000000
 8005cc8:	4c000000 	.word	0x4c000000
 8005ccc:	004afb20 	.word	0x004afb20
 8005cd0:	007ffff0 	.word	0x007ffff0
 8005cd4:	3717f7d1 	.word	0x3717f7d1
 8005cd8:	3f317180 	.word	0x3f317180
 8005cdc:	3eaaaaab 	.word	0x3eaaaaab
 8005ce0:	3e1cd04f 	.word	0x3e1cd04f
 8005ce4:	3e178897 	.word	0x3e178897
 8005ce8:	ffcf5c30 	.word	0xffcf5c30
 8005cec:	3e638e29 	.word	0x3e638e29
 8005cf0:	3ecccccd 	.word	0x3ecccccd
 8005cf4:	3e3a3325 	.word	0x3e3a3325
 8005cf8:	3e924925 	.word	0x3e924925
 8005cfc:	3f2aaaab 	.word	0x3f2aaaab

08005d00 <_init>:
 8005d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d02:	bf00      	nop
 8005d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d06:	bc08      	pop	{r3}
 8005d08:	469e      	mov	lr, r3
 8005d0a:	4770      	bx	lr

08005d0c <_fini>:
 8005d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d0e:	bf00      	nop
 8005d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d12:	bc08      	pop	{r3}
 8005d14:	469e      	mov	lr, r3
 8005d16:	4770      	bx	lr
