// Seed: 4183359415
module module_0 (
    output tri0 id_0,
    input  wand id_1,
    output wand id_2,
    output wire id_3
);
  wire id_5;
  wire id_7;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  uwire id_3
    , id_20,
    output wor   id_4,
    input  tri0  id_5,
    output wor   id_6,
    output uwire id_7,
    input  tri0  id_8,
    input  tri1  id_9,
    input  tri0  id_10,
    output uwire id_11,
    input  wire  id_12,
    input  tri0  id_13,
    output uwire id_14
    , id_21,
    input  tri0  id_15,
    input  tri   id_16,
    output wire  id_17,
    output tri1  id_18
);
  wire id_22;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_4,
      id_4
  );
endmodule
