library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity time_count is
	port (
		clk                : in std_logic;  -- Must be 1Hz
		running            : in std_logic;
		remaining_time     : out integer;
		has_remaining_time : out std_logic
	);
end time_count;


architecture behavioral of time_count is
signal remaining_time_sig : integer := 120;  -- in seconds
signal has_remaining_sig : std_logic := '0';  -- in seconds
begin
	process(clk)
	begin
		if (rising_edge(clk)) then
			-- Update remaining time.
			if (running = '1' ) then
				if(remaining_time_sig > 0) then
					remaining_time_sig <= remaining_time_sig - 1;
					has_remaining_sig <= '1';
				else
					has_remaining_sig <= '0';
				end if;
			end if;
		end if;
	end process;
	
	has_remaining_time <= has_remaining_sig;
	remaining_time <= remaining_time_sig;
end behavioral;