#!/usr/bin/env python3
"""
ç«¯å£éªŒè¯å™¨ - ä¸“é—¨å¤„ç†ç«¯å£ä¸€è‡´æ€§æ£€æŸ¥å’Œè‡ªåŠ¨ä¿®å¤
==================================================

è¿™ä¸ªæ¨¡å—è§£å†³äº†æ™ºèƒ½ä½“é—´ç«¯å£ä¿¡æ¯ä¼ é€’ä¸ä¸€è‡´çš„é—®é¢˜ï¼š
âœ… è‡ªåŠ¨æå–Verilogæ¨¡å—ç«¯å£ä¿¡æ¯
âœ… éªŒè¯æµ‹è¯•å°ç«¯å£ä¸è®¾è®¡ç«¯å£çš„ä¸€è‡´æ€§
âœ… è‡ªåŠ¨ä¿®å¤ç«¯å£ä¸åŒ¹é…é—®é¢˜
âœ… æä¾›è¯¦ç»†çš„ç«¯å£åˆ†ææŠ¥å‘Š
"""

import re
import logging
from typing import Dict, Any, List, Optional, Tuple
from dataclasses import dataclass
from pathlib import Path


@dataclass
class PortInfo:
    """ç«¯å£ä¿¡æ¯"""
    name: str
    direction: str  # input, output, inout
    width: int
    msb: Optional[int] = None
    lsb: Optional[int] = None
    description: str = ""


@dataclass
class ModuleInfo:
    """æ¨¡å—ä¿¡æ¯"""
    name: str
    ports: List[PortInfo]
    port_count: int
    file_path: str = ""


class PortValidator:
    """ç«¯å£éªŒè¯å™¨"""
    
    def __init__(self):
        self.logger = logging.getLogger(__name__)
    
    def extract_module_ports(self, verilog_content: str, file_path: str = "") -> Optional[ModuleInfo]:
        """ä»Verilogä»£ç ä¸­æå–æ¨¡å—ç«¯å£ä¿¡æ¯"""
        try:
            # æå–æ¨¡å—å®šä¹‰
            module_pattern = r'module\s+(\w+)\s*\(([^)]+)\);'
            match = re.search(module_pattern, verilog_content, re.DOTALL)
            
            if not match:
                self.logger.warning("æœªæ‰¾åˆ°æ¨¡å—å®šä¹‰")
                return None
            
            module_name = match.group(1)
            port_declarations = match.group(2)
            
            # è§£æç«¯å£
            ports = []
            port_lines = [line.strip() for line in port_declarations.split(',')]
            
            for line in port_lines:
                if not line:
                    continue
                
                # åŒ¹é…ç«¯å£å£°æ˜
                port_match = re.search(r'(input|output|inout)\s*(?:\[(\d+):(\d+)\])?\s*(\w+)', line)
                if port_match:
                    direction = port_match.group(1)
                    msb = port_match.group(2)
                    lsb = port_match.group(3)
                    port_name = port_match.group(4)
                    
                    width = 1
                    msb_val = None
                    lsb_val = None
                    
                    if msb and lsb:
                        msb_val = int(msb)
                        lsb_val = int(lsb)
                        width = msb_val - lsb_val + 1
                    
                    port = PortInfo(
                        name=port_name,
                        direction=direction,
                        width=width,
                        msb=msb_val,
                        lsb=lsb_val
                    )
                    ports.append(port)
            
            return ModuleInfo(
                name=module_name,
                ports=ports,
                port_count=len(ports),
                file_path=file_path
            )
            
        except Exception as e:
            self.logger.error(f"æå–æ¨¡å—ç«¯å£ä¿¡æ¯å¤±è´¥: {str(e)}")
            return None
    
    def validate_testbench_ports(self, testbench_content: str, design_module: ModuleInfo) -> Dict[str, Any]:
        """éªŒè¯æµ‹è¯•å°ç«¯å£ä¸è®¾è®¡ç«¯å£çš„ä¸€è‡´æ€§"""
        try:
            # æå–æµ‹è¯•å°ä¸­çš„æ¨¡å—å®ä¾‹åŒ–
            instance_pattern = rf'{design_module.name}\s+\w+\s*\(([^)]+)\);'
            match = re.search(instance_pattern, testbench_content, re.DOTALL)
            
            if not match:
                return {
                    "valid": False,
                    "error": f"æœªæ‰¾åˆ°æ¨¡å— {design_module.name} çš„å®ä¾‹åŒ–",
                    "design_ports": design_module,
                    "testbench_connections": []
                }
            
            instance_ports = match.group(1)
            port_connections = []
            
            # è§£æç«¯å£è¿æ¥
            for line in instance_ports.split(','):
                line = line.strip()
                if not line:
                    continue
                
                port_match = re.search(r'\.(\w+)\s*\(\s*(\w+)\s*\)', line)
                if port_match:
                    port_name = port_match.group(1)
                    signal_name = port_match.group(2)
                    port_connections.append({
                        "port": port_name,
                        "signal": signal_name,
                        "line": line
                    })
            
            # éªŒè¯ç«¯å£è¿æ¥
            design_port_names = {port.name for port in design_module.ports}
            testbench_port_names = {conn["port"] for conn in port_connections}
            
            missing_ports = design_port_names - testbench_port_names
            extra_ports = testbench_port_names - design_port_names
            
            # ç”Ÿæˆè¯¦ç»†æŠ¥å‘Š
            validation_report = {
                "valid": len(missing_ports) == 0 and len(extra_ports) == 0,
                "missing_ports": list(missing_ports),
                "extra_ports": list(extra_ports),
                "design_ports": design_module,
                "testbench_connections": port_connections,
                "port_count_match": len(design_port_names) == len(testbench_port_names),
                "detailed_analysis": self._generate_detailed_analysis(
                    design_module, port_connections, missing_ports, extra_ports
                )
            }
            
            return validation_report
            
        except Exception as e:
            return {
                "valid": False,
                "error": f"éªŒè¯å¤±è´¥: {str(e)}",
                "design_ports": design_module,
                "testbench_connections": []
            }
    
    def auto_fix_testbench_ports(self, testbench_content: str, design_module: ModuleInfo) -> Optional[str]:
        """è‡ªåŠ¨ä¿®å¤æµ‹è¯•å°ç«¯å£ä¸åŒ¹é…é—®é¢˜"""
        try:
            # æŸ¥æ‰¾æ¨¡å—å®ä¾‹åŒ–
            instance_pattern = rf'{design_module.name}\s+\w+\s*\(([^)]+)\);'
            match = re.search(instance_pattern, testbench_content, re.DOTALL)
            
            if not match:
                self.logger.error(f"æœªæ‰¾åˆ°æ¨¡å— {design_module.name} çš„å®ä¾‹åŒ–")
                return None
            
            instance_ports = match.group(1)
            
            # æ„å»ºæ­£ç¡®çš„ç«¯å£è¿æ¥
            correct_connections = []
            existing_connections = {}
            
            # å…ˆæ”¶é›†ç°æœ‰çš„è¿æ¥
            for line in instance_ports.split(','):
                line = line.strip()
                if not line:
                    continue
                
                port_match = re.search(r'\.(\w+)\s*\(\s*(\w+)\s*\)', line)
                if port_match:
                    port_name = port_match.group(1)
                    signal_name = port_match.group(2)
                    existing_connections[port_name] = signal_name
            
            # ä¸ºæ¯ä¸ªè®¾è®¡ç«¯å£æ„å»ºè¿æ¥
            for port in design_module.ports:
                port_name = port.name
                
                if port_name in existing_connections:
                    # ä½¿ç”¨ç°æœ‰è¿æ¥
                    signal_name = existing_connections[port_name]
                    correct_connections.append(f".{port_name}({signal_name})")
                else:
                    # ç”Ÿæˆé»˜è®¤ä¿¡å·å
                    default_signal = f"{port_name}_signal"
                    correct_connections.append(f".{port_name}({default_signal})")
                    self.logger.info(f"ä¸ºç«¯å£ {port_name} ç”Ÿæˆé»˜è®¤ä¿¡å·: {default_signal}")
            
            # æ›¿æ¢ç«¯å£è¿æ¥
            new_instance_ports = ",\n        ".join(correct_connections)
            new_instance = f"{design_module.name} uut (\n        {new_instance_ports}\n    );"
            
            # æ›¿æ¢æ•´ä¸ªå®ä¾‹åŒ–
            fixed_content = re.sub(instance_pattern + r';', new_instance, testbench_content, flags=re.DOTALL)
            
            self.logger.info(f"è‡ªåŠ¨ä¿®å¤å®Œæˆ: æ¨¡å— {design_module.name} çš„ç«¯å£è¿æ¥")
            return fixed_content
            
        except Exception as e:
            self.logger.error(f"è‡ªåŠ¨ä¿®å¤æµ‹è¯•å°ç«¯å£å¤±è´¥: {str(e)}")
            return None
    
    def _generate_detailed_analysis(self, design_module: ModuleInfo, 
                                  port_connections: List[Dict[str, Any]],
                                  missing_ports: set, extra_ports: set) -> Dict[str, Any]:
        """ç”Ÿæˆè¯¦ç»†çš„ç«¯å£åˆ†ææŠ¥å‘Š"""
        analysis = {
            "design_summary": {
                "module_name": design_module.name,
                "total_ports": design_module.port_count,
                "input_ports": [p.name for p in design_module.ports if p.direction == "input"],
                "output_ports": [p.name for p in design_module.ports if p.direction == "output"],
                "inout_ports": [p.name for p in design_module.ports if p.direction == "inout"]
            },
            "testbench_summary": {
                "connected_ports": len(port_connections),
                "port_connections": port_connections
            },
            "issues": {
                "missing_ports": list(missing_ports),
                "extra_ports": list(extra_ports),
                "total_issues": len(missing_ports) + len(extra_ports)
            },
            "recommendations": []
        }
        
        # ç”Ÿæˆä¿®å¤å»ºè®®
        if missing_ports:
            analysis["recommendations"].append({
                "type": "missing_ports",
                "message": f"éœ€è¦æ·»åŠ ç¼ºå¤±çš„ç«¯å£è¿æ¥: {list(missing_ports)}",
                "suggestions": [f".{port}({port}_signal)" for port in missing_ports]
            })
        
        if extra_ports:
            analysis["recommendations"].append({
                "type": "extra_ports",
                "message": f"éœ€è¦ç§»é™¤å¤šä½™çš„ç«¯å£è¿æ¥: {list(extra_ports)}",
                "suggestions": [f"åˆ é™¤ .{port} è¿æ¥" for port in extra_ports]
            })
        
        return analysis
    
    def generate_port_report(self, validation_result: Dict[str, Any]) -> str:
        """ç”Ÿæˆç«¯å£éªŒè¯æŠ¥å‘Š"""
        if not validation_result.get("valid", False):
            report = f"""
ğŸ” ç«¯å£éªŒè¯æŠ¥å‘Š
================

âŒ ç«¯å£éªŒè¯å¤±è´¥

è®¾è®¡æ¨¡å—: {validation_result.get('design_ports', {}).get('name', 'unknown')}
æµ‹è¯•å°è¿æ¥æ•°: {len(validation_result.get('testbench_connections', []))}

é—®é¢˜è¯¦æƒ…:
"""
            
            if validation_result.get("missing_ports"):
                report += f"- ç¼ºå¤±ç«¯å£: {validation_result['missing_ports']}\n"
            
            if validation_result.get("extra_ports"):
                report += f"- å¤šä½™ç«¯å£: {validation_result['extra_ports']}\n"
            
            if "detailed_analysis" in validation_result:
                analysis = validation_result["detailed_analysis"]
                report += f"""
è¯¦ç»†åˆ†æ:
- è®¾è®¡ç«¯å£æ€»æ•°: {analysis['design_summary']['total_ports']}
- è¾“å…¥ç«¯å£: {analysis['design_summary']['input_ports']}
- è¾“å‡ºç«¯å£: {analysis['design_summary']['output_ports']}
- åŒå‘ç«¯å£: {analysis['design_summary']['inout_ports']}

ä¿®å¤å»ºè®®:
"""
                for rec in analysis.get("recommendations", []):
                    report += f"- {rec['message']}\n"
            
            return report
        else:
            return f"""
ğŸ” ç«¯å£éªŒè¯æŠ¥å‘Š
================

âœ… ç«¯å£éªŒè¯é€šè¿‡

è®¾è®¡æ¨¡å—: {validation_result.get('design_ports', {}).get('name', 'unknown')}
ç«¯å£è¿æ¥æ•°: {len(validation_result.get('testbench_connections', []))}
æ‰€æœ‰ç«¯å£è¿æ¥æ­£ç¡®åŒ¹é…ï¼
"""


# å…¨å±€å®ä¾‹
port_validator = PortValidator() 