{"Source Block": ["hdl/projects/fmcomms1/zc706/system_top.v@154:164@HdlIdDef", "  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg     [ 1:0]  adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [63:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n"], "Clone Blocks": [["hdl/projects/daq1/zc706/system_top.v@182:192", "  // internal registers\n\n  reg             dac_drd = 'd0;\n  reg    [63:0]   dac_ddata_0 = 'd0;\n  reg    [63:0]   dac_ddata_1 = 'd0;\n  reg             adc_dwr    = 'd0;\n  reg    [63:0]   adc_ddata  = 'd0;\n\n  // internal signals\n\n  wire    [39:0]  gpio_i;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@153:163", "\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg     [ 1:0]  adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [63:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n"], ["hdl/projects/daq1/zc706/system_top.v@183:193", "\n  reg             dac_drd = 'd0;\n  reg    [63:0]   dac_ddata_0 = 'd0;\n  reg    [63:0]   dac_ddata_1 = 'd0;\n  reg             adc_dwr    = 'd0;\n  reg    [63:0]   adc_ddata  = 'd0;\n\n  // internal signals\n\n  wire    [39:0]  gpio_i;\n  wire    [39:0]  gpio_o;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@151:161", "  inout           iic_scl;\n  inout           iic_sda;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg     [ 1:0]  adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [63:0]  adc_dma_wdata = 'd0;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@155:165", "\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg     [ 1:0]  adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [63:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@156:166", "  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg     [ 1:0]  adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [63:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@100:110", "\n//------------------------------------------------------------------------------\n//----------- Registers Declarations -------------------------------------------\n//------------------------------------------------------------------------------\n\nreg             adc_valid       = 'd0;\nreg     [63:0]  adc_data        = 'd0;\nreg     [47:0]  adc_data_3      = 'd0;\nreg     [31:0]  up_rdata        = 'd0;\nreg             up_ack          = 'd0;\nreg     [1:0]   adc_data_cnt    = 'd0;\n"], ["hdl/projects/daq1/zc706/system_top.v@180:190", "  inout           spi_sdio;\n\n  // internal registers\n\n  reg             dac_drd = 'd0;\n  reg    [63:0]   dac_ddata_0 = 'd0;\n  reg    [63:0]   dac_ddata_1 = 'd0;\n  reg             adc_dwr    = 'd0;\n  reg    [63:0]   adc_ddata  = 'd0;\n\n  // internal signals\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@152:162", "  inout           iic_sda;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg     [ 1:0]  adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [63:0]  adc_dma_wdata = 'd0;\n\n"], ["hdl/projects/daq1/zc706/system_top.v@179:189", "  output          spi_clk;\n  inout           spi_sdio;\n\n  // internal registers\n\n  reg             dac_drd = 'd0;\n  reg    [63:0]   dac_ddata_0 = 'd0;\n  reg    [63:0]   dac_ddata_1 = 'd0;\n  reg             adc_dwr    = 'd0;\n  reg    [63:0]   adc_ddata  = 'd0;\n\n"], ["hdl/projects/daq1/zc706/system_top.v@181:191", "\n  // internal registers\n\n  reg             dac_drd = 'd0;\n  reg    [63:0]   dac_ddata_0 = 'd0;\n  reg    [63:0]   dac_ddata_1 = 'd0;\n  reg             adc_dwr    = 'd0;\n  reg    [63:0]   adc_ddata  = 'd0;\n\n  // internal signals\n\n"]], "Diff Content": {"Delete": [[159, "  reg     [ 1:0]  adc_data_cnt = 'd0;\n"]], "Add": [[159, "  reg             adc_data_cnt = 'd0;\n"]]}}