
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/Lite_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/lite/DATA/A_Software/Xilinx/Vivado2016.03/Vivado/2016.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4955 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1153.223 ; gain = 240.691 ; free physical = 1400 ; free virtual = 12122
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_XADC_SignalChannel_PreProcess_64_0_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_XADC_SignalChannel_PreProcess_64_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_XADC_SignalChannel_PreProcess_64_0_0' (1#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_XADC_SignalChannel_PreProcess_64_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'XADC_SignalChannel_PreProcess_64_0' of module 'design_1_XADC_SignalChannel_PreProcess_64_0_0' requires 9 connections, but only 8 given [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:462]
INFO: [Synth 8-638] synthesizing module 'design_1_XADC_SignalChannel_PreProcess_64_0_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_XADC_SignalChannel_PreProcess_64_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_XADC_SignalChannel_PreProcess_64_0_1' (2#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_XADC_SignalChannel_PreProcess_64_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'XADC_SignalChannel_PreProcess_64_1' of module 'design_1_XADC_SignalChannel_PreProcess_64_0_1' requires 9 connections, but only 8 given [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:471]
INFO: [Synth 8-638] synthesizing module 'design_1_XADC_multiChannels_PreProcess_0_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_XADC_multiChannels_PreProcess_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_XADC_multiChannels_PreProcess_0_0' (3#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_XADC_multiChannels_PreProcess_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'XADC_multiChannels_PreProcess_0' of module 'design_1_XADC_multiChannels_PreProcess_0_0' requires 27 connections, but only 17 given [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:480]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (4#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 73 connections, but only 71 given [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:498]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_axi_dma_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_1' (5#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_axi_dma_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_1' of module 'design_1_axi_dma_0_1' requires 73 connections, but only 71 given [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:570]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1210]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R706YB' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:3418]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (6#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R706YB' (7#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:3418]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:5263]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (8#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:5263]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1W60HW0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:5604]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1W60HW0' (9#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:5604]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (10#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1881]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_rdata' does not match port width (64) of module 'design_1_xbar_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1898]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1899]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1901]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1902]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 78 connections, but only 76 given [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1831]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (11#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1210]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1910]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1W8JXFU' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:3823]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (12#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1W8JXFU' (13#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:3823]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_3JZIO8' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:5047]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_3JZIO8' (14#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:5047]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1R4JB1L' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:5479]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1R4JB1L' (15#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:5479]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_2' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xbar_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_2' (16#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xbar_2_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_2' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:2581]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_rdata' does not match port width (64) of module 'design_1_xbar_2' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:2598]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_2' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:2599]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_2' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:2601]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_2' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:2602]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_2' requires 78 connections, but only 76 given [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:2531]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_1' (17#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1910]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (18#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (19#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 11 connections, but only 8 given [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:849]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_axis_data_fifo_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_1' (20#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_axis_data_fifo_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_1' of module 'design_1_axis_data_fifo_0_1' requires 11 connections, but only 8 given [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:858]
INFO: [Synth 8-638] synthesizing module 'design_1_fir_compiler_0_2' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_fir_compiler_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fir_compiler_0_2' (21#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_fir_compiler_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_fir_compiler_0_3' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_fir_compiler_0_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_fir_compiler_0_3' (22#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_fir_compiler_0_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_processing_system7_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_1' (23#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_processing_system7_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_1' requires 156 connections, but only 147 given [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:881]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:2610]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OBU1DD' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:4228]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OBU1DD' (24#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:4228]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FBREZ4' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:4360]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FBREZ4' (25#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:4360]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_MVV5YQ' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:4485]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_MVV5YQ' (26#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:4485]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1GHG26R' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:4610]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1GHG26R' (27#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:4610]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:4742]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (28#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (29#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:4742]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (30#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 38 given [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:3377]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_1' (31#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:2610]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_rst_processing_system7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (32#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_rst_processing_system7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_50M' of module 'design_1_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1146]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xadc_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_1' (33#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xadc_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'design_1_xadc_wiz_0_1' requires 44 connections, but only 38 given [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1154]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (34#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xlconstant_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (35#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xlconstant_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_2' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xlconstant_0_2_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_2' (36#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xlconstant_0_2_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_2_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xlconstant_2_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_2_0' (37#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xlconstant_2_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_2_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xlconstant_2_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_2_1' (38#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xlconstant_2_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_2_2' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xlconstant_2_2_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_2_2' (39#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/realtime/design_1_xlconstant_2_2_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (41#1) [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1CFO1MB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1CFO1MB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1GHG26R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1GHG26R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1GHG26R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1GHG26R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_MVV5YQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_MVV5YQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_MVV5YQ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_MVV5YQ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1FBREZ4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1FBREZ4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1FBREZ4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1FBREZ4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_OBU1DD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_OBU1DD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_OBU1DD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_OBU1DD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1R4JB1L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1R4JB1L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1R4JB1L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1R4JB1L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_3JZIO8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_3JZIO8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_3JZIO8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_3JZIO8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1194.691 ; gain = 282.160 ; free physical = 1356 ; free virtual = 12079
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1194.691 ; gain = 282.160 ; free physical = 1356 ; free virtual = 12079
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_XADC_SignalChannel_PreProcess_64_0_0' instantiated as 'design_1_i/XADC_SignalChannel_PreProcess_64_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:462]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_XADC_SignalChannel_PreProcess_64_0_1' instantiated as 'design_1_i/XADC_SignalChannel_PreProcess_64_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:471]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_XADC_multiChannels_PreProcess_0_0' instantiated as 'design_1_i/XADC_multiChannels_PreProcess_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:480]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_0' instantiated as 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:4985]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_1' instantiated as 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:3741]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_2' instantiated as 'design_1_i/axi_mem_intercon1/m00_couplers/auto_pc' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:4146]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_dma_0_0' instantiated as 'design_1_i/axi_dma_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:498]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_dma_0_1' instantiated as 'design_1_i/axi_dma_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:570]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_uartlite_0_0' instantiated as 'design_1_i/axi_uartlite_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:826]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axis_data_fifo_0_0' instantiated as 'design_1_i/axis_data_fifo_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:849]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axis_data_fifo_0_1' instantiated as 'design_1_i/axis_data_fifo_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:858]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_fir_compiler_0_2' instantiated as 'design_1_i/fir_compiler_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:867]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_fir_compiler_0_3' instantiated as 'design_1_i/fir_compiler_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:874]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_processing_system7_0_1' instantiated as 'design_1_i/processing_system7_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:881]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_processing_system7_0_100M_0' instantiated as 'design_1_i/rst_processing_system7_0_50M' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1146]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xadc_wiz_0_1' instantiated as 'design_1_i/xadc_wiz_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1154]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_0' instantiated as 'design_1_i/processing_system7_0_axi_periph/xbar' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:3377]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_1' instantiated as 'design_1_i/axi_mem_intercon/xbar' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1831]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_2' instantiated as 'design_1_i/axi_mem_intercon1/xbar' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:2531]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconcat_0_0' instantiated as 'design_1_i/xlconcat_0' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1193]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_1' instantiated as 'design_1_i/xlconstant_1' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1198]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_2' instantiated as 'design_1_i/xlconstant_2' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1200]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_2_0' instantiated as 'design_1_i/xlconstant_3' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1202]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_2_1' instantiated as 'design_1_i/xlconstant_4' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1204]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_2_2' instantiated as 'design_1_i/xlconstant_5' [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/sources_1/bd/design_1/hdl/design_1.v:1206]
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_2/design_1_xadc_wiz_0_1_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_2/design_1_xadc_wiz_0_1_in_context.xdc] for cell 'design_1_i/xadc_wiz_0'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_3/design_1_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_3/design_1_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_4/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_4/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_5/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/xbar'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_5/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/xbar'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_6/design_1_XADC_multiChannels_PreProcess_0_0_in_context.xdc] for cell 'design_1_i/XADC_multiChannels_PreProcess_0'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_6/design_1_XADC_multiChannels_PreProcess_0_0_in_context.xdc] for cell 'design_1_i/XADC_multiChannels_PreProcess_0'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_7/design_1_xlconstant_0_1_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_7/design_1_xlconstant_0_1_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_8/design_1_xlconstant_0_2_in_context.xdc] for cell 'design_1_i/xlconstant_2'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_8/design_1_xlconstant_0_2_in_context.xdc] for cell 'design_1_i/xlconstant_2'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_9/design_1_xlconstant_2_0_in_context.xdc] for cell 'design_1_i/xlconstant_3'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_9/design_1_xlconstant_2_0_in_context.xdc] for cell 'design_1_i/xlconstant_3'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_10/design_1_xlconstant_2_1_in_context.xdc] for cell 'design_1_i/xlconstant_4'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_10/design_1_xlconstant_2_1_in_context.xdc] for cell 'design_1_i/xlconstant_4'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_11/design_1_xlconstant_2_2_in_context.xdc] for cell 'design_1_i/xlconstant_5'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_11/design_1_xlconstant_2_2_in_context.xdc] for cell 'design_1_i/xlconstant_5'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_12/design_1_axi_dma_0_1_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_12/design_1_axi_dma_0_1_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_13/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_13/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_14/design_1_XADC_SignalChannel_PreProcess_64_0_0_in_context.xdc] for cell 'design_1_i/XADC_SignalChannel_PreProcess_64_0'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_14/design_1_XADC_SignalChannel_PreProcess_64_0_0_in_context.xdc] for cell 'design_1_i/XADC_SignalChannel_PreProcess_64_0'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_15/design_1_XADC_SignalChannel_PreProcess_64_0_1_in_context.xdc] for cell 'design_1_i/XADC_SignalChannel_PreProcess_64_1'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_15/design_1_XADC_SignalChannel_PreProcess_64_0_1_in_context.xdc] for cell 'design_1_i/XADC_SignalChannel_PreProcess_64_1'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_16/design_1_fir_compiler_0_2_in_context.xdc] for cell 'design_1_i/fir_compiler_0'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_16/design_1_fir_compiler_0_2_in_context.xdc] for cell 'design_1_i/fir_compiler_0'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_17/design_1_fir_compiler_0_3_in_context.xdc] for cell 'design_1_i/fir_compiler_1'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_17/design_1_fir_compiler_0_3_in_context.xdc] for cell 'design_1_i/fir_compiler_1'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_18/design_1_xbar_2_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/xbar'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_18/design_1_xbar_2_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/xbar'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_19/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_19/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_20/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_20/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_21/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_21/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_22/design_1_axis_data_fifo_0_1_in_context.xdc] for cell 'design_1_i/axis_data_fifo_1'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_22/design_1_axis_data_fifo_0_1_in_context.xdc] for cell 'design_1_i/axis_data_fifo_1'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_23/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_23/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_24/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_24/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_25/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m00_couplers/auto_pc'
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp_25/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m00_couplers/auto_pc'
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/constrs_1/new/design_1.xdc]
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/constrs_1/new/design_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.srcs/constrs_1/new/design_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1561.754 ; gain = 0.000 ; free physical = 1158 ; free virtual = 11884
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/axis_data_fifo_0' at clock pin 's_axis_aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/axis_data_fifo_1' at clock pin 's_axis_aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1143 ; free virtual = 11884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1143 ; free virtual = 11884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/.Xil/Vivado-4820-litexia/dcp/design_1_processing_system7_0_1_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/XADC_SignalChannel_PreProcess_64_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/XADC_SignalChannel_PreProcess_64_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/XADC_multiChannels_PreProcess_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon1/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fir_compiler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fir_compiler_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_5. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1143 ; free virtual = 11884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1143 ; free virtual = 11884
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_processing_system7_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_processing_system7_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_processing_system7_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_processing_system7_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_processing_system7_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_processing_system7_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_processing_system7_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_processing_system7_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port M00_AXI_bid[5]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port M00_AXI_bid[4]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port M00_AXI_bid[3]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port M00_AXI_bid[2]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port M00_AXI_bid[1]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port M00_AXI_rid[5]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port M00_AXI_rid[4]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port M00_AXI_rid[3]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port M00_AXI_rid[2]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port M00_AXI_rid[1]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_AXI_bid[5]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_AXI_bid[4]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_AXI_bid[3]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_AXI_bid[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1122 ; free virtual = 11868
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1093 ; free virtual = 11833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1093 ; free virtual = 11833
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1085 ; free virtual = 11821
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1085 ; free virtual = 11822
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1085 ; free virtual = 11822
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1085 ; free virtual = 11822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1085 ; free virtual = 11822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1085 ; free virtual = 11822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1085 ; free virtual = 11822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------------+----------+
|      |BlackBox name                                 |Instances |
+------+----------------------------------------------+----------+
|1     |design_1_XADC_SignalChannel_PreProcess_64_0_0 |         1|
|2     |design_1_XADC_SignalChannel_PreProcess_64_0_1 |         1|
|3     |design_1_XADC_multiChannels_PreProcess_0_0    |         1|
|4     |design_1_axi_dma_0_0                          |         1|
|5     |design_1_axi_dma_0_1                          |         1|
|6     |design_1_xbar_1                               |         1|
|7     |design_1_auto_pc_1                            |         1|
|8     |design_1_xbar_2                               |         1|
|9     |design_1_auto_pc_2                            |         1|
|10    |design_1_axi_uartlite_0_0                     |         1|
|11    |design_1_axis_data_fifo_0_0                   |         1|
|12    |design_1_axis_data_fifo_0_1                   |         1|
|13    |design_1_fir_compiler_0_2                     |         1|
|14    |design_1_fir_compiler_0_3                     |         1|
|15    |design_1_processing_system7_0_1               |         1|
|16    |design_1_xbar_0                               |         1|
|17    |design_1_auto_pc_0                            |         1|
|18    |design_1_rst_processing_system7_0_100M_0      |         1|
|19    |design_1_xadc_wiz_0_1                         |         1|
|20    |design_1_xlconcat_0_0                         |         1|
|21    |design_1_xlconstant_0_1                       |         1|
|22    |design_1_xlconstant_0_2                       |         1|
|23    |design_1_xlconstant_2_0                       |         1|
|24    |design_1_xlconstant_2_1                       |         1|
|25    |design_1_xlconstant_2_2                       |         1|
+------+----------------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |design_1_XADC_SignalChannel_PreProcess_64_0_0 |     1|
|2     |design_1_XADC_SignalChannel_PreProcess_64_0_1 |     1|
|3     |design_1_XADC_multiChannels_PreProcess_0_0    |     1|
|4     |design_1_auto_pc_0                            |     1|
|5     |design_1_auto_pc_1                            |     1|
|6     |design_1_auto_pc_2                            |     1|
|7     |design_1_axi_dma_0_0                          |     1|
|8     |design_1_axi_dma_0_1                          |     1|
|9     |design_1_axi_uartlite_0_0                     |     1|
|10    |design_1_axis_data_fifo_0_0                   |     1|
|11    |design_1_axis_data_fifo_0_1                   |     1|
|12    |design_1_fir_compiler_0_2                     |     1|
|13    |design_1_fir_compiler_0_3                     |     1|
|14    |design_1_processing_system7_0_1               |     1|
|15    |design_1_rst_processing_system7_0_100M_0      |     1|
|16    |design_1_xadc_wiz_0_1                         |     1|
|17    |design_1_xbar_0                               |     1|
|18    |design_1_xbar_1                               |     1|
|19    |design_1_xbar_2                               |     1|
|20    |design_1_xlconcat_0_0                         |     1|
|21    |design_1_xlconstant_0_1                       |     1|
|22    |design_1_xlconstant_0_2                       |     1|
|23    |design_1_xlconstant_2_0                       |     1|
|24    |design_1_xlconstant_2_1                       |     1|
|25    |design_1_xlconstant_2_2                       |     1|
|26    |IBUF                                          |    16|
|27    |OBUF                                          |     2|
+------+----------------------------------------------+------+

Report Instance Areas: 
+------+------------------------------------+-------------------------------------------+------+
|      |Instance                            |Module                                     |Cells |
+------+------------------------------------+-------------------------------------------+------+
|1     |top                                 |                                           |  3109|
|2     |  design_1_i                        |design_1                                   |  3091|
|3     |    axi_mem_intercon                |design_1_axi_mem_intercon_0                |   451|
|4     |      m00_couplers                  |m00_couplers_imp_1R706YB                   |   197|
|5     |    axi_mem_intercon1               |design_1_axi_mem_intercon_1                |   451|
|6     |      m00_couplers                  |m00_couplers_imp_1W8JXFU                   |   197|
|7     |    processing_system7_0_axi_periph |design_1_processing_system7_0_axi_periph_1 |   662|
|8     |      s00_couplers                  |s00_couplers_imp_1CFO1MB                   |   177|
+------+------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1085 ; free virtual = 11822
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1561.754 ; gain = 111.469 ; free physical = 1084 ; free virtual = 11821
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1561.754 ; gain = 649.223 ; free physical = 1086 ; free virtual = 11823
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 150 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1561.754 ; gain = 499.113 ; free physical = 1091 ; free virtual = 11817
INFO: [Common 17-1381] The checkpoint '/media/lite/DATA/E_Dissertation/HPRTU/projects/eLinuxPrj/Prj/2-4_XADC_MultiChannels_Decimation_DMA/xadc_pynq/xadc_pynq.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1561.754 ; gain = 0.000 ; free physical = 1075 ; free virtual = 11816
INFO: [Common 17-206] Exiting Vivado at Thu Apr 19 07:40:30 2018...
