// Seed: 2190213283
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_2.id_3 = 0;
  input wire id_2;
  assign module_1.id_3 = 0;
  inout wire id_1;
  final $clog2(78);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = -1;
  buf primCall (id_2, id_1);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  uwire id_3;
  wire  id_4;
  assign id_3 = 1;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
