
"C:/lscc/radiant/2023.1/tcltk/windows/bin/tclsh" "Test_Proj_impl_1_synthesize.tcl"

synthesis -f Test_Proj_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec  2 15:28:06 2023


Command Line:  C:\lscc\radiant\2023.1\ispfpga\bin\nt64\synthesis.exe -f Test_Proj_impl_1_lattice.synproj -gui -msgset Z:/ES4-Final/Test_Proj/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = master.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = Test_Proj_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-vh2008

-path C:/lscc/radiant/2023.1/ispfpga/ice40tp/data (searchpath added)
-path Z:/ES4-Final/Test_Proj (searchpath added)
-path Z:/ES4-Final/Test_Proj/impl_1 (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/Test_Proj/source/impl_1/clock.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/Test_Proj/source/impl_1/master.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/Test_Proj/source/impl_1/nes_controller.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/Test_Proj/source/impl_1/pattern_gen.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/Test_Proj/source/impl_1/piece.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/Test_Proj/source/impl_1/vga.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/clock.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/clock.vhd

INFO <35921012> - z:/es4-final/test_proj/source/impl_1/clock.vhd(5): analyzing entity clock. VHDL-1012
INFO <35921010> - z:/es4-final/test_proj/source/impl_1/clock.vhd(14): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/master.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/master.vhd

INFO <35921012> - z:/es4-final/test_proj/source/impl_1/master.vhd(5): analyzing entity master. VHDL-1012
INFO <35921010> - z:/es4-final/test_proj/source/impl_1/master.vhd(20): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/nes_controller.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/nes_controller.vhd

INFO <35921012> - z:/es4-final/test_proj/source/impl_1/nes_controller.vhd(5): analyzing entity nes_controller. VHDL-1012
INFO <35921010> - z:/es4-final/test_proj/source/impl_1/nes_controller.vhd(25): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/pattern_gen.vhd

INFO <35921012> - z:/es4-final/test_proj/source/impl_1/pattern_gen.vhd(5): analyzing entity pattern_gen. VHDL-1012
INFO <35921010> - z:/es4-final/test_proj/source/impl_1/pattern_gen.vhd(17): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/piece.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/piece.vhd

INFO <35921012> - z:/es4-final/test_proj/source/impl_1/piece.vhd(5): analyzing entity piece. VHDL-1012
INFO <35921010> - z:/es4-final/test_proj/source/impl_1/piece.vhd(15): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/vga.vhd

INFO <35921012> - z:/es4-final/test_proj/source/impl_1/vga.vhd(5): analyzing entity vga. VHDL-1012
INFO <35921010> - z:/es4-final/test_proj/source/impl_1/vga.vhd(16): analyzing architecture synth. VHDL-1010
The default VHDL library search path is now "Z:/ES4-Final/Test_Proj/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): master
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35001771> - Initial value found on net next_col[9] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[8] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[7] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[6] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[5] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[4] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[3] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[2] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[1] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[0] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[9] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[8] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[7] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[6] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[5] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[4] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[3] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[2] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[1] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[0] will be ignored due to unrecognized driver type
CRITICAL <35001747> - Bit 15 of Register board[1] is stuck at Zero
CRITICAL <35001747> - Bit 14 of Register board[1] is stuck at Zero
CRITICAL <35001747> - Bit 13 of Register board[1] is stuck at Zero
CRITICAL <35001747> - Bit 12 of Register board[1] is stuck at Zero
CRITICAL <35001747> - Bit 11 of Register board[1] is stuck at Zero
CRITICAL <35001747> - Bit 10 of Register board[1] is stuck at Zero
CRITICAL <35001747> - Bit 9 of Register board[1] is stuck at Zero
CRITICAL <35001747> - Bit 8 of Register board[1] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register board[1] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register board[1] is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register board[1] is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register board[1] is stuck at Zero
CRITICAL <35001747> - Bit 3 of Register board[1] is stuck at Zero
CRITICAL <35001747> - Bit 2 of Register board[1] is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register board[1] is stuck at Zero
CRITICAL <35001748> - Bit 0 of Register board[1] is stuck at One
z:/es4-final/test_proj/source/impl_1/pattern_gen.vhd(31): net board[9][0] does not have a driver. VDB-1002
z:/es4-final/test_proj/source/impl_1/nes_controller.vhd(27): net shift_reg[7] does not have a driver. VDB-1002
CRITICAL <35002028> - I/O Port test_input 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port test_output 's net has no driver and is unused.
######## Missing driver on net \my_pattern_gen/board[9][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[8][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[7][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[6][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[5][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[4][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[3][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[2][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][15]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][14]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][13]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][12]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][11]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][10]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][9]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][8]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][7]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][6]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][5]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][4]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][3]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][2]. Patching with GND.
######## Missing driver on net \my_nes_controller/shift_reg[7]. Patching with GND.
######## Missing driver on net \my_nes_controller/shift_reg[6]. Patching with GND.
######## Missing driver on net \my_nes_controller/shift_reg[5]. Patching with GND.
######## Missing driver on net \my_nes_controller/shift_reg[4]. Patching with GND.
######## Missing driver on net \my_nes_controller/shift_reg[3]. Patching with GND.
######## Missing driver on net \my_nes_controller/shift_reg[2]. Patching with GND.
######## Missing driver on net \my_nes_controller/shift_reg[1]. Patching with GND.



Removed duplicate sequential element \my_pattern_gen/board[7][15:1](15 bit), because it is equivalent to \my_pattern_gen/board[8][15:1]

Removed duplicate sequential element \my_pattern_gen/board[6][15:1](15 bit), because it is equivalent to \my_pattern_gen/board[8][15:1]

Removed duplicate sequential element \my_pattern_gen/board[5][15:1](15 bit), because it is equivalent to \my_pattern_gen/board[8][15:1]

Removed duplicate sequential element \my_pattern_gen/board[4][15:1](15 bit), because it is equivalent to \my_pattern_gen/board[8][15:1]

Removed duplicate sequential element \my_pattern_gen/board[3][15:1](15 bit), because it is equivalent to \my_pattern_gen/board[8][15:1]

Removed duplicate sequential element \my_pattern_gen/board[2][15:1](15 bit), because it is equivalent to \my_pattern_gen/board[8][15:1]

Removed duplicate sequential element \my_pattern_gen/board[9][15:1](15 bit), because it is equivalent to \my_pattern_gen/board[8][15:1]

CRITICAL <35001747> - Bit 15 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - Bit 14 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - Bit 13 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - Bit 12 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - Bit 11 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - Bit 10 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - Bit 9 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - Bit 8 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - Bit 3 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - Bit 2 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001748> - Bit 1 of Register \my_pattern_gen/board[0][1:0] is stuck at One
CRITICAL <35001748> - Bit 0 of Register \my_pattern_gen/board[0][1:0] is stuck at One
CRITICAL <35002028> - I/O Port test_input 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port test_output 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port ctrlr_data 's net has no driver and is unused.

################### Begin Area Report (master)######################
Number of register bits => 53 of 5280 (1 % )
CCU2 => 25
FD1P3XZ => 53
IB => 2
LUT4 => 64
OB => 12
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 2

################### Begin BlackBox Report ######################
pll_component => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clock_device/game_clock, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : outglobal_o, loads : 49
  Net : my_vga/col_0__N_50, loads : 21
  Net : my_vga/row[4], loads : 10
  Net : my_vga/row_0__N_30, loads : 10
  Net : my_vga/col[6], loads : 9
  Net : my_vga/col[7], loads : 8
  Net : my_pattern_gen/top_left_row[0], loads : 8
  Net : my_vga/col[8], loads : 7
  Net : my_vga/col[5], loads : 7
  Net : my_pattern_gen/top_left_row[1], loads : 7
################### End Clock Report ##################

Peak Memory Usage: 131 MB

--------------------------------------------------------------
Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
--------------------------------------------------------------


postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o Test_Proj_impl_1_syn.udb Test_Proj_impl_1.vm
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2023.1.0.43.3
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o Test_Proj_impl_1_syn.udb -gui -msgset Z:/ES4-Final/Test_Proj/promote.xml Test_Proj_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'Test_Proj_impl_1.vm' ...
CPU Time to convert: 0.09375
REAL Time to convert: 0
convert PEAK Memory Usage: 27 MB
convert CURRENT Memory Usage: 27 MB
Removing unused logic ...
INFO <35811146> - Signal clock_device/outglobal_o undriven or does not drive anything - clipped
INFO <35811146> - Signal my_pattern_gen/outglobal_o undriven or does not drive anything - clipped
INFO <35811146> - Signal my_vga/outglobal_o undriven or does not drive anything - clipped
INFO <35811146> - Signal clk_test_c undriven or does not drive anything - clipped
INFO <35811146> - Signal outglobal_o undriven or does not drive anything - clipped
Starting design annotation....
 
Constraint Summary:
   Total number of constraints: 0
   Total number of constraints dropped: 0
 
Writing output file 'Test_Proj_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 32 MB


map -i "Test_Proj_impl_1_syn.udb" -pdc "Z:/ES4-Final/Test_Proj/netlist.pdc" -o "Test_Proj_impl_1_map.udb" -mp "Test_Proj_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i Test_Proj_impl_1_syn.udb -pdc Z:/ES4-Final/Test_Proj/netlist.pdc -o Test_Proj_impl_1_map.udb -mp Test_Proj_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.



   Remove unused logic

   Do not produce over sized UDBs.

Design:  master
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Running general design DRC...

WARNING <71003020> - Top module port 'ctrlr_data' does not connect to anything.
Removing unused logic...

WARNING <51011053> - Register my_vga.col_9__I_18 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.row_9__I_8 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.row_9__I_7 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.row_9__I_2 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.row_9__I_3 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.row_9__I_4 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.row_9__I_6 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.row_9__I_1 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.row_9__I_9 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.row_9__I_5 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.col_9__I_0_2 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.col_9__I_10 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.col_9__I_11 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.col_9__I_12 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.col_9__I_13 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.col_9__I_14 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.col_9__I_15 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.col_9__I_16 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.col_9__I_17 has a clock signal tied to GND.
WARNING <51011053> - Register my_vga.row_9__I_0 has a clock signal tied to GND.
WARNING <51011053> - Register my_pattern_gen.top_left_row_3__I_0 has a clock signal tied to GND.
WARNING <51011053> - Register my_pattern_gen.top_left_row_3__I_26 has a clock signal tied to GND.
WARNING <51011053> - Register my_pattern_gen.top_left_row_3__I_27 has a clock signal tied to GND.
WARNING <51011053> - Register my_pattern_gen.top_left_row_3__I_28 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.NEScount_7__I_29 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.counter_78_84__i24 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.counter_78_84__i23 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.counter_78_84__i22 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.counter_78_84__i21 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.counter_78_84__i20 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.counter_78_84__i19 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.counter_78_84__i18 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.NEScount_7__I_0 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.NEScount_7__I_19 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.NEScount_7__I_20 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.NEScount_7__I_21 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.NEScount_7__I_22 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.NEScount_7__I_23 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.NEScount_7__I_24 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.NEScount_7__I_25 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.NEScount_7__I_30 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.counter_78_84__i8 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.counter_78_84__i7 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.counter_78_84__i6 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.counter_78_84__i5 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.counter_78_84__i4 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.counter_78_84__i3 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.counter_78_84__i2 has a clock signal tied to GND.
WARNING <51011053> - Register clock_device.counter_78_84__i1 has a clock signal tied to GND.
Optimizing...




Design Summary:
   Number of slice registers:  20 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            70 out of  5280 (1%)
      Number of logic LUT4s:              46
      Number of ripple logic:             12 (24 LUT4s)
   Number of IO sites used:   14 out of 39 (36%)
      Number of IO sites used for general PIO: 14
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 14 out of 36 (39%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 14 out of 39 (36%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  0
   Number of Clock Enables:  1
      Net my_vga.col_0__N_50: 6 loads, 6 SLICEs
   Number of LSRs:  2
      Net my_vga.col_0__N_50: 6 loads, 6 SLICEs
      Net my_vga.row_0__N_30: 6 loads, 6 SLICEs
   Top 10 highest fanout non-clock nets:
      Net my_vga.col_0__N_50: 13 loads
      Net col[5]: 10 loads
      Net col[6]: 10 loads
      Net col[4]: 9 loads
      Net row[4]: 9 loads
      Net col[7]: 8 loads
      Net col[8]: 7 loads
      Net col[9]: 7 loads
      Net my_vga.row_0__N_30: 6 loads
      Net row[5]: 6 loads
Running physical design DRC...

WARNING <71003020> - Top module port 'ctrlr_data' does not connect to anything.
 

   Number of warnings:  51
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 12
   Total number of constraints dropped: 0


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 57 MB


par -f "Test_Proj_impl_1.p2t" "Test_Proj_impl_1_map.udb" "Test_Proj_impl_1.udb"

Lattice Place and Route Report for Design "Test_Proj_impl_1_map.udb"
Sat Dec  2 15:28:11 2023

PAR: Place And Route Radiant Software (64-bit) 2023.1.0.43.3.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=ON \
	Test_Proj_impl_1_map.udb Test_Proj_impl_1_par.dir/5_1.udb 

Loading Test_Proj_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  master
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <77001032> - Unable to find the instance/port 'ctrlr_data' in the constraint 'ldc_set_location -site {46} [get_ports ctrlr_data]'

WARNING <77001031> - In the constraint 'ldc_set_location -site {46} [get_ports ctrlr_data]', the locate object is not specified

WARNING <71003020> - Top module port 'ctrlr_data' does not connect to anything.
WARNING <71003020> - Top module port 'ctrlr_data' does not connect to anything.
WARNING <71003020> - Top module port 'ctrlr_data' does not connect to anything.
WARNING <71003020> - Top module port 'ctrlr_data' does not connect to anything.
Number of Signals: 109
Number of Connections: 261
Device utilization summary:

   SLICE (est.)      38/2640          1% used
     LUT             70/5280          1% used
     REG             20/5280         <1% used
   PIO               14/56           25% used
                     14/36           38% bonded
   IOLOGIC            0/56            0% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              0/1             0% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                0/1             0% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   11 out of 14 pins locked (78% locked).
.
...........
Finished Placer Phase 0 (HIER). CPU time: 0 secs , REAL time: 0 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 0 secs , REAL time: 0 secs 

Starting Placer Phase 1. CPU time: 0 secs , REAL time: 0 secs 
..  ..
....................

Placer score = 7670.

Device SLICE utilization summary after final SLICE packing:
   SLICE             37/2640          1% used

Finished Placer Phase 1. CPU time: 5 secs , REAL time: 5 secs 

Starting Placer Phase 2.
.

Placer score =  23515
Finished Placer Phase 2.  CPU time: 5 secs , REAL time: 5 secs 


------------------ Clock Report ------------------

Global Clocks :

  PRIMARY  : 0 out of 8 (0%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   14 out of 56 (25.0%) I/O sites used.
   14 out of 36 (38.9%) bonded I/O sites used.
   Number of I/O components: 14; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 10 / 14 ( 71%) | 3.3V       |            |            |
| 1        | 2 / 14 ( 14%)  | 3.3V       |            |            |
| 2        | 2 / 8 ( 25%)   | 3.3V       |            |            |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 5 secs , REAL time: 5 secs 

Writing design to file Test_Proj_impl_1_par.dir/5_1.udb ...


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------


Start NBR router at 15:28:16 12/02/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
40 connections routed with dedicated routing resources
40 connections routed (of 261 total) (15.33%)
--------------------------------------------------------------------------------
Completed routing resource preassignment

Start NBR section for initial routing at 15:28:17 12/02/23
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Level 4, iteration 1
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 15:28:17 12/02/23
Level 4, iteration 1
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 
Level 4, iteration 2
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 
Level 4, iteration 3
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 

Start NBR section for post-routing at 15:28:17 12/02/23

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
-----------


Total CPU time 0 secs 
Total REAL time: 0 secs 
Completely routed.
End of route.  261 routed (100.00%); 0 unrouted.

Writing design to file Test_Proj_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 5 secs 
Total REAL Time: 6 secs 
Peak Memory Usage: 96.78 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "Test_Proj_impl_1.twr" "Test_Proj_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt Test_Proj_impl_1.twr Test_Proj_impl_1.udb -gui
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  master
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.06 seconds

Initializing timer
Starting design annotation....
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  61  counted  2  covered  0
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 91 MB

 1.090237s wall, 0.750000s user + 0.140625s system = 0.890625s CPU (81.7%)


tmcheck -par "Test_Proj_impl_1.par" 

bitgen -w "Test_Proj_impl_1.udb" -f "Test_Proj_impl_1.t2b" 
Loading Test_Proj_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  master
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <77001032> - bitgen: Unable to find the instance/port 'ctrlr_data' in the constraint 'ldc_set_location -site {46} [get_ports ctrlr_data]'

WARNING <77001031> - bitgen: In the constraint 'ldc_set_location -site {46} [get_ports ctrlr_data]', the locate object is not specified

Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "Z:\ES4-Final\Test_Proj\impl_1\Test_Proj_impl_1.bin".
INFO <1081100> - Bitstream authenticated.
Bitstream generation complete!

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 109 MB


ibisgen "Test_Proj_impl_1.udb" "C:/lscc/radiant/2023.1/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.1.0.43.3

Sat Dec  2 15:28:19 2023

Loading Test_Proj_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  master
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <77001032> - Unable to find the instance/port 'ctrlr_data' in the constraint 'ldc_set_location -site {46} [get_ports ctrlr_data]'

WARNING <77001031> - In the constraint 'ldc_set_location -site {46} [get_ports ctrlr_data]', the locate object is not specified

Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: Z:\ES4-Final\Test_Proj\impl_1\IBIS\Test_Proj_impl_1.ibs


INFO <1191031> - Design IBIS models are generated for board level analysis.


backanno "Test_Proj_impl_1.udb"  -o "Test_Proj_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  master
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the Test_Proj_impl_1 design file.

Writing Verilog netlist to file Test_Proj_impl_1_vo.vo
Writing SDF timing to file Test_Proj_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 80 MB
