// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tx_rdma_hdr_lshiftWordByOctet_512_0_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ecn_for_ack_dout,
        ecn_for_ack_empty_n,
        ecn_for_ack_read,
        ecn_for_ack_out_din,
        ecn_for_ack_out_full_n,
        ecn_for_ack_out_write,
        tx_in_TVALID,
        axis_frame_ctx_tx_V_TVALID,
        axis_frame_ctx_rx_V_TVALID,
        tx_to_hdr_gen_din,
        tx_to_hdr_gen_full_n,
        tx_to_hdr_gen_write,
        axis_frame_ctx_to_hdr_gen_din,
        axis_frame_ctx_to_hdr_gen_full_n,
        axis_frame_ctx_to_hdr_gen_write,
        axis_frame_ctx_tx_V_TDATA,
        axis_frame_ctx_tx_V_TREADY,
        axis_frame_ctx_rx_V_TDATA,
        axis_frame_ctx_rx_V_TREADY,
        offst,
        offst_ap_vld,
        tx_in_TDATA,
        tx_in_TREADY,
        tx_in_TKEEP,
        tx_in_TSTRB,
        tx_in_TLAST,
        tx_in_TDEST
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [0:0] ecn_for_ack_dout;
input   ecn_for_ack_empty_n;
output   ecn_for_ack_read;
output  [0:0] ecn_for_ack_out_din;
input   ecn_for_ack_out_full_n;
output   ecn_for_ack_out_write;
input   tx_in_TVALID;
input   axis_frame_ctx_tx_V_TVALID;
input   axis_frame_ctx_rx_V_TVALID;
output  [1023:0] tx_to_hdr_gen_din;
input   tx_to_hdr_gen_full_n;
output   tx_to_hdr_gen_write;
output  [280:0] axis_frame_ctx_to_hdr_gen_din;
input   axis_frame_ctx_to_hdr_gen_full_n;
output   axis_frame_ctx_to_hdr_gen_write;
input  [319:0] axis_frame_ctx_tx_V_TDATA;
output   axis_frame_ctx_tx_V_TREADY;
input  [319:0] axis_frame_ctx_rx_V_TDATA;
output   axis_frame_ctx_rx_V_TREADY;
output  [31:0] offst;
output   offst_ap_vld;
input  [511:0] tx_in_TDATA;
output   tx_in_TREADY;
input  [63:0] tx_in_TKEEP;
input  [63:0] tx_in_TSTRB;
input  [0:0] tx_in_TLAST;
input  [0:0] tx_in_TDEST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ecn_for_ack_read;
reg ecn_for_ack_out_write;
reg[1023:0] tx_to_hdr_gen_din;
reg tx_to_hdr_gen_write;
reg axis_frame_ctx_to_hdr_gen_write;
reg axis_frame_ctx_tx_V_TREADY;
reg axis_frame_ctx_rx_V_TREADY;
reg[31:0] offst;
reg offst_ap_vld;
reg tx_in_TREADY;

reg    ap_done_reg;
reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
wire   [1:0] state_load_load_fu_647_p1;
wire   [0:0] grp_nbreadreq_fu_292_p7;
wire   [0:0] icmp_ln870_fu_867_p2;
reg    ap_predicate_op312_read_state1;
reg    ap_predicate_op429_read_state1;
wire   [0:0] tmp_i_i_i_i_nbreadreq_fu_322_p3;
wire   [0:0] tmp_i_i_i_i_53_nbreadreq_fu_330_p3;
reg    ap_predicate_op494_read_state1;
reg    ap_predicate_op521_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] state_load_reg_2230;
reg   [0:0] tmp_11_reg_2283;
reg   [0:0] ls_firstWord_load_reg_2287;
reg   [0:0] icmp_ln870_reg_2279;
reg    ap_predicate_op589_write_state2;
reg    ap_predicate_op596_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
reg   [1:0] state;
reg   [15:0] frame_ctx_payload_len_V;
reg   [5:0] offset;
reg   [511:0] prevWord_data_V;
reg   [63:0] prevWord_keep_V;
reg   [23:0] frame_ctx_qp_num_V;
reg   [23:0] frame_ctx_psn_V;
reg   [7:0] frame_ctx_opcode_V;
reg   [0:0] frame_ctx_explicit_ack;
reg   [31:0] frame_ctx_remote_ip;
reg   [15:0] frame_ctx_qp_rdma_udp_port_src;
reg   [31:0] frame_ctx_rdma_va_high_or_ack_V;
reg   [31:0] frame_ctx_rdma_va_low_V;
reg   [31:0] frame_ctx_rdma_r_key_V;
reg   [31:0] frame_ctx_rdma_size_V;
reg   [31:0] frame_ctx_immdt_V;
reg   [0:0] ls_firstWord;
reg    axis_frame_ctx_tx_V_TDATA_blk_n;
reg    axis_frame_ctx_rx_V_TDATA_blk_n;
reg    tx_in_TDATA_blk_n;
reg    ecn_for_ack_blk_n;
reg    ecn_for_ack_out_blk_n;
reg    axis_frame_ctx_to_hdr_gen_blk_n;
reg    tx_to_hdr_gen_blk_n;
reg   [5:0] phi_ln48_reg_371;
reg   [15:0] frame_ctx_payload_len_V_load_reg_2234;
reg   [5:0] offset_load_reg_2239;
wire   [6:0] zext_ln164_fu_667_p1;
reg   [6:0] zext_ln164_reg_2244;
wire   [8:0] shl_ln_i_fu_671_p3;
reg   [8:0] shl_ln_i_reg_2249;
wire   [9:0] zext_ln164_1_fu_679_p1;
reg   [9:0] zext_ln164_1_reg_2254;
wire   [9:0] sub_ln674_2_fu_759_p2;
reg   [9:0] sub_ln674_2_reg_2259;
wire   [511:0] lshr_ln674_fu_769_p2;
reg   [511:0] lshr_ln674_reg_2264;
wire   [6:0] sub_ln674_5_fu_851_p2;
reg   [6:0] sub_ln674_5_reg_2269;
wire   [63:0] lshr_ln674_2_fu_861_p2;
reg   [63:0] lshr_ln674_2_reg_2274;
wire   [511:0] p_Result_26_fu_1093_p2;
wire   [63:0] p_Result_30_fu_1299_p2;
wire   [7:0] opcode_V_load_fu_1408_p1;
reg   [7:0] opcode_V_reg_2301;
wire   [511:0] p_Result_18_fu_1478_p2;
wire   [63:0] p_Result_21_fu_1580_p2;
wire   [0:0] sendWord_last_V_fu_1619_p2;
reg   [0:0] sendWord_last_V_reg_2316;
reg   [5:0] ap_phi_mux_phi_ln48_phi_fu_374_p50;
wire   [5:0] ap_phi_reg_pp0_iter0_phi_ln48_reg_371;
reg   [511:0] ap_phi_mux_currWord_data_V_3_phi_fu_455_p4;
wire   [511:0] ap_phi_reg_pp0_iter0_currWord_data_V_3_reg_452;
reg   [63:0] ap_phi_mux_currWord_keep_V_3_phi_fu_465_p4;
wire   [63:0] ap_phi_reg_pp0_iter0_currWord_keep_V_3_reg_462;
reg   [0:0] ap_phi_mux_currWord_last_V_2_phi_fu_475_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_currWord_last_V_2_reg_472;
reg   [511:0] ap_phi_mux_currWord_data_V_2_phi_fu_485_p4;
wire   [511:0] ap_phi_reg_pp0_iter0_currWord_data_V_2_reg_482;
reg   [63:0] ap_phi_mux_currWord_keep_V_2_phi_fu_495_p4;
wire   [63:0] ap_phi_reg_pp0_iter0_currWord_keep_V_2_reg_492;
reg   [0:0] ap_phi_mux_currWord_last_V_3_phi_fu_505_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_currWord_last_V_3_reg_502;
reg   [63:0] ap_phi_mux_sendWord_2_0_in_i_i_i_i_phi_fu_515_p4;
wire   [63:0] p_Result_22_fu_1612_p2;
wire   [63:0] ap_phi_reg_pp0_iter0_sendWord_2_0_in_i_i_i_i_reg_512;
wire   [63:0] p_Result_31_fu_1401_p2;
reg   [0:0] ap_phi_mux_ls_firstWord_flag_0_i_i_i_i_phi_fu_524_p20;
wire   [0:0] ap_phi_reg_pp0_iter0_ls_firstWord_flag_0_i_i_i_i_reg_521;
reg   [0:0] ap_phi_mux_ls_firstWord_new_0_i_i_i_i_phi_fu_559_p20;
wire   [0:0] ap_phi_reg_pp0_iter0_ls_firstWord_new_0_i_i_i_i_reg_556;
wire   [511:0] ap_phi_reg_pp0_iter0_sendWord_data_V_4_reg_591;
reg   [511:0] ap_phi_reg_pp0_iter1_sendWord_data_V_4_reg_591;
wire   [63:0] ap_phi_reg_pp0_iter0_sendWord_keep_V_5_reg_600;
reg   [63:0] ap_phi_reg_pp0_iter1_sendWord_keep_V_5_reg_600;
wire   [23:0] trunc_ln91_fu_1643_p1;
wire   [23:0] trunc_ln87_fu_1827_p1;
wire   [1023:0] zext_ln174_fu_2139_p1;
wire   [1023:0] zext_ln174_1_fu_2225_p1;
wire   [31:0] zext_ln298_fu_2211_p1;
reg   [31:0] offst_preg;
wire   [9:0] sub_ln164_fu_683_p2;
wire   [0:0] tmp_fu_689_p3;
wire   [22:0] zext_ln674_fu_697_p1;
wire   [0:0] icmp_ln674_fu_701_p2;
wire   [9:0] add_ln674_fu_717_p2;
wire   [9:0] sub_ln674_1_fu_729_p2;
reg   [511:0] tmp_6_fu_707_p4;
wire   [9:0] sub_ln674_fu_723_p2;
wire   [9:0] select_ln674_fu_735_p3;
wire   [9:0] select_ln674_2_fu_751_p3;
wire   [511:0] select_ln674_1_fu_743_p3;
wire   [511:0] zext_ln674_1_fu_765_p1;
wire   [6:0] sub_ln166_fu_775_p2;
wire   [0:0] tmp_7_fu_781_p3;
wire   [25:0] zext_ln674_3_fu_789_p1;
wire   [0:0] icmp_ln674_1_fu_793_p2;
wire   [6:0] add_ln674_1_fu_809_p2;
wire   [6:0] sub_ln674_4_fu_821_p2;
reg   [63:0] tmp_8_fu_799_p4;
wire   [6:0] sub_ln674_3_fu_815_p2;
wire   [6:0] select_ln674_3_fu_827_p3;
wire   [6:0] select_ln674_5_fu_843_p3;
wire   [63:0] select_ln674_4_fu_835_p3;
wire   [63:0] zext_ln674_4_fu_857_p1;
wire   [8:0] shl_ln1_i_fu_881_p3;
wire   [9:0] zext_ln137_1_fu_889_p1;
wire   [9:0] sub_ln137_fu_893_p2;
wire   [0:0] tmp_15_fu_899_p3;
wire   [22:0] zext_ln674_6_fu_907_p1;
wire   [0:0] icmp_ln674_2_fu_911_p2;
wire   [9:0] add_ln674_2_fu_927_p2;
wire   [9:0] sub_ln674_7_fu_939_p2;
reg   [511:0] tmp_16_fu_917_p4;
wire   [9:0] sub_ln674_6_fu_933_p2;
wire   [9:0] select_ln674_6_fu_945_p3;
wire   [9:0] select_ln674_8_fu_961_p3;
wire   [9:0] sub_ln674_8_fu_969_p2;
wire   [511:0] select_ln674_7_fu_953_p3;
wire   [511:0] zext_ln674_7_fu_975_p1;
wire   [511:0] zext_ln674_8_fu_979_p1;
wire   [511:0] lshr_ln674_4_fu_983_p2;
wire   [511:0] lshr_ln674_5_fu_989_p2;
wire   [9:0] sub_ln414_2_fu_1001_p2;
wire   [511:0] zext_ln414_7_fu_1007_p1;
wire   [511:0] p_Result_23_fu_995_p2;
wire   [511:0] lshr_ln414_3_fu_1011_p2;
wire   [8:0] xor_ln138_fu_1023_p2;
wire   [9:0] zext_ln674_9_fu_1029_p1;
wire   [9:0] xor_ln674_fu_1033_p2;
wire   [511:0] zext_ln674_10_fu_1039_p1;
wire   [511:0] lshr_ln674_6_fu_1043_p2;
wire   [511:0] p_Result_25_fu_1049_p2;
wire   [511:0] zext_ln414_8_fu_1055_p1;
wire   [511:0] zext_ln414_9_fu_1059_p1;
wire   [511:0] shl_ln414_4_fu_1069_p2;
wire   [511:0] p_Result_24_fu_1017_p2;
wire   [511:0] xor_ln414_fu_1075_p2;
wire   [511:0] shl_ln414_fu_1063_p2;
wire   [511:0] and_ln414_fu_1081_p2;
wire   [511:0] and_ln414_6_fu_1087_p2;
wire   [6:0] zext_ln137_fu_877_p1;
wire   [6:0] sub_ln140_fu_1099_p2;
wire   [0:0] tmp_17_fu_1105_p3;
wire   [25:0] zext_ln674_11_fu_1113_p1;
wire   [0:0] icmp_ln674_3_fu_1117_p2;
wire   [6:0] add_ln674_3_fu_1133_p2;
wire   [6:0] sub_ln674_10_fu_1145_p2;
reg   [63:0] tmp_18_fu_1123_p4;
wire   [6:0] sub_ln674_9_fu_1139_p2;
wire   [6:0] select_ln674_9_fu_1151_p3;
wire   [6:0] select_ln674_11_fu_1167_p3;
wire   [6:0] sub_ln674_11_fu_1175_p2;
wire   [63:0] select_ln674_10_fu_1159_p3;
wire   [63:0] zext_ln674_12_fu_1181_p1;
wire   [63:0] zext_ln674_13_fu_1185_p1;
wire   [63:0] lshr_ln674_7_fu_1189_p2;
wire   [63:0] lshr_ln674_8_fu_1195_p2;
wire   [6:0] sub_ln414_3_fu_1207_p2;
wire   [63:0] zext_ln414_10_fu_1213_p1;
wire   [63:0] p_Result_27_fu_1201_p2;
wire   [63:0] lshr_ln414_4_fu_1217_p2;
wire   [5:0] xor_ln141_fu_1229_p2;
wire   [6:0] zext_ln674_14_fu_1235_p1;
wire   [6:0] xor_ln674_1_fu_1239_p2;
wire   [63:0] zext_ln674_15_fu_1245_p1;
wire   [63:0] lshr_ln674_9_fu_1249_p2;
wire   [63:0] p_Result_29_fu_1255_p2;
wire   [63:0] zext_ln414_11_fu_1261_p1;
wire   [63:0] zext_ln414_12_fu_1265_p1;
wire   [63:0] shl_ln414_6_fu_1275_p2;
wire   [63:0] p_Result_28_fu_1223_p2;
wire   [63:0] xor_ln414_6_fu_1281_p2;
wire   [63:0] shl_ln414_5_fu_1269_p2;
wire   [63:0] and_ln414_8_fu_1287_p2;
wire   [63:0] and_ln414_9_fu_1293_p2;
wire   [0:0] tmp_19_fu_1305_p3;
wire   [25:0] zext_ln674_16_fu_1313_p1;
wire   [0:0] icmp_ln674_4_fu_1317_p2;
wire   [6:0] add_ln674_4_fu_1333_p2;
wire   [6:0] sub_ln674_13_fu_1345_p2;
reg   [63:0] tmp_20_fu_1323_p4;
wire   [6:0] sub_ln674_12_fu_1339_p2;
wire   [6:0] select_ln674_12_fu_1351_p3;
wire   [6:0] select_ln674_14_fu_1367_p3;
wire   [6:0] sub_ln674_14_fu_1375_p2;
wire   [63:0] select_ln674_13_fu_1359_p3;
wire   [63:0] zext_ln674_17_fu_1381_p1;
wire   [63:0] zext_ln674_18_fu_1385_p1;
wire   [63:0] lshr_ln674_10_fu_1389_p2;
wire   [63:0] lshr_ln674_11_fu_1395_p2;
wire   [8:0] shl_ln2_i_fu_1418_p3;
wire   [8:0] xor_ln124_fu_1426_p2;
wire   [9:0] zext_ln674_19_fu_1432_p1;
wire   [9:0] xor_ln674_2_fu_1436_p2;
wire   [511:0] zext_ln674_20_fu_1442_p1;
wire   [511:0] lshr_ln674_12_fu_1446_p2;
wire   [511:0] p_Result_s_fu_1452_p2;
wire   [511:0] zext_ln414_13_fu_1458_p1;
wire   [511:0] zext_ln414_14_fu_1462_p1;
wire   [511:0] shl_ln414_7_fu_1466_p2;
wire   [511:0] shl_ln414_8_fu_1472_p2;
wire   [5:0] add_ln125_fu_1484_p2;
wire   [6:0] zext_ln394_fu_1490_p1;
wire   [6:0] xor_ln394_fu_1494_p2;
wire   [63:0] zext_ln394_1_fu_1500_p1;
wire   [5:0] xor_ln126_fu_1510_p2;
wire   [6:0] zext_ln674_21_fu_1516_p1;
wire   [6:0] xor_ln674_3_fu_1520_p2;
wire   [63:0] zext_ln674_22_fu_1526_p1;
wire   [63:0] lshr_ln674_13_fu_1530_p2;
wire   [63:0] p_Result_20_fu_1536_p2;
wire   [63:0] zext_ln414_15_fu_1542_p1;
wire   [63:0] zext_ln414_16_fu_1546_p1;
wire   [63:0] shl_ln414_10_fu_1556_p2;
wire   [63:0] p_Result_19_fu_1504_p2;
wire   [63:0] xor_ln414_7_fu_1562_p2;
wire   [63:0] shl_ln414_9_fu_1550_p2;
wire   [63:0] and_ln414_11_fu_1568_p2;
wire   [63:0] and_ln414_12_fu_1574_p2;
wire   [5:0] sub_ln127_fu_1586_p2;
wire   [63:0] zext_ln674_23_fu_1592_p1;
wire   [63:0] zext_ln674_24_fu_1596_p1;
wire   [63:0] lshr_ln674_14_fu_1600_p2;
wire   [63:0] lshr_ln674_15_fu_1606_p2;
wire   [511:0] zext_ln674_2_fu_2017_p1;
wire   [511:0] lshr_ln674_1_fu_2020_p2;
wire   [9:0] sub_ln414_fu_2031_p2;
wire   [511:0] zext_ln414_fu_2036_p1;
wire   [511:0] p_Result_32_fu_2026_p2;
wire   [511:0] lshr_ln414_fu_2040_p2;
wire   [511:0] zext_ln391_fu_2052_p1;
wire   [511:0] shl_ln391_fu_2055_p2;
wire   [511:0] p_Result_33_fu_2046_p2;
wire   [511:0] xor_ln391_fu_2061_p2;
wire   [63:0] zext_ln674_5_fu_2073_p1;
wire   [63:0] lshr_ln674_3_fu_2076_p2;
wire   [6:0] sub_ln414_1_fu_2087_p2;
wire   [63:0] zext_ln414_6_fu_2092_p1;
wire   [63:0] p_Result_35_fu_2082_p2;
wire   [63:0] lshr_ln414_2_fu_2096_p2;
wire   [63:0] zext_ln391_1_fu_2108_p1;
wire   [63:0] shl_ln391_1_fu_2111_p2;
wire   [63:0] p_Result_36_fu_2102_p2;
wire   [63:0] xor_ln391_1_fu_2117_p2;
wire   [63:0] p_Result_37_fu_2123_p2;
wire   [511:0] p_Result_34_fu_2067_p2;
wire   [576:0] or_ln_i_fu_2129_p4;
wire   [576:0] tmp_14_i_i_i_i_fu_2216_p4;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg    ap_condition_289;
reg    ap_condition_60;
reg    ap_condition_149;
reg    ap_condition_1652;
reg    ap_condition_1650;
reg    ap_condition_644;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 state = 2'd0;
#0 frame_ctx_payload_len_V = 16'd0;
#0 offset = 6'd0;
#0 prevWord_data_V = 512'd0;
#0 prevWord_keep_V = 64'd0;
#0 frame_ctx_qp_num_V = 24'd0;
#0 frame_ctx_psn_V = 24'd0;
#0 frame_ctx_opcode_V = 8'd0;
#0 frame_ctx_explicit_ack = 1'd0;
#0 frame_ctx_remote_ip = 32'd0;
#0 frame_ctx_qp_rdma_udp_port_src = 16'd0;
#0 frame_ctx_rdma_va_high_or_ack_V = 32'd0;
#0 frame_ctx_rdma_va_low_V = 32'd0;
#0 frame_ctx_rdma_r_key_V = 32'd0;
#0 frame_ctx_rdma_size_V = 32'd0;
#0 frame_ctx_immdt_V = 32'd0;
#0 ls_firstWord = 1'd1;
#0 offst_preg = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_done_reg == 1'b1) | ((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                offst_preg[0] <= 1'b0;
        offst_preg[1] <= 1'b0;
        offst_preg[2] <= 1'b0;
        offst_preg[3] <= 1'b0;
        offst_preg[4] <= 1'b0;
        offst_preg[5] <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | ((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2) & (((icmp_ln870_reg_2279 == 1'd1) & (ls_firstWord_load_reg_2287 == 1'd1) & (state_load_reg_2230 == 2'd1)) | ((ls_firstWord_load_reg_2287 == 1'd1) & (tmp_11_reg_2283 == 1'd1) & (state_load_reg_2230 == 2'd1))))) begin
                        offst_preg[5 : 0] <= zext_ln298_fu_2211_p1[5 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_149)) begin
        if ((1'b1 == ap_condition_60)) begin
            ap_phi_reg_pp0_iter1_sendWord_data_V_4_reg_591 <= p_Result_26_fu_1093_p2;
        end else if ((1'b1 == ap_condition_289)) begin
            ap_phi_reg_pp0_iter1_sendWord_data_V_4_reg_591 <= p_Result_18_fu_1478_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_sendWord_data_V_4_reg_591 <= ap_phi_reg_pp0_iter0_sendWord_data_V_4_reg_591;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_149)) begin
        if ((1'b1 == ap_condition_60)) begin
            ap_phi_reg_pp0_iter1_sendWord_keep_V_5_reg_600 <= p_Result_30_fu_1299_p2;
        end else if ((1'b1 == ap_condition_289)) begin
            ap_phi_reg_pp0_iter1_sendWord_keep_V_5_reg_600 <= p_Result_21_fu_1580_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_sendWord_keep_V_5_reg_600 <= ap_phi_reg_pp0_iter0_sendWord_keep_V_5_reg_600;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1650)) begin
        if ((tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd1)) begin
            frame_ctx_explicit_ack <= axis_frame_ctx_rx_V_TDATA[32'd88];
        end else if ((1'b1 == ap_condition_1652)) begin
            frame_ctx_explicit_ack <= axis_frame_ctx_tx_V_TDATA[32'd88];
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1650)) begin
        if ((tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd1)) begin
            frame_ctx_immdt_V <= {{axis_frame_ctx_rx_V_TDATA[319:288]}};
        end else if ((1'b1 == ap_condition_1652)) begin
            frame_ctx_immdt_V <= {{axis_frame_ctx_tx_V_TDATA[319:288]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1650)) begin
        if ((tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd1)) begin
            frame_ctx_opcode_V <= {{axis_frame_ctx_rx_V_TDATA[87:80]}};
        end else if ((1'b1 == ap_condition_1652)) begin
            frame_ctx_opcode_V <= {{axis_frame_ctx_tx_V_TDATA[87:80]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1650)) begin
        if ((tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd1)) begin
            frame_ctx_payload_len_V <= {{axis_frame_ctx_rx_V_TDATA[79:64]}};
        end else if ((1'b1 == ap_condition_1652)) begin
            frame_ctx_payload_len_V <= {{axis_frame_ctx_tx_V_TDATA[79:64]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1650)) begin
        if ((tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd1)) begin
            frame_ctx_psn_V <= {{axis_frame_ctx_rx_V_TDATA[55:32]}};
        end else if ((1'b1 == ap_condition_1652)) begin
            frame_ctx_psn_V <= {{axis_frame_ctx_tx_V_TDATA[55:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1650)) begin
        if ((tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd1)) begin
            frame_ctx_qp_num_V <= trunc_ln87_fu_1827_p1;
        end else if ((1'b1 == ap_condition_1652)) begin
            frame_ctx_qp_num_V <= trunc_ln91_fu_1643_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1650)) begin
        if ((tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd1)) begin
            frame_ctx_qp_rdma_udp_port_src <= {{axis_frame_ctx_rx_V_TDATA[143:128]}};
        end else if ((1'b1 == ap_condition_1652)) begin
            frame_ctx_qp_rdma_udp_port_src <= {{axis_frame_ctx_tx_V_TDATA[143:128]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1650)) begin
        if ((tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd1)) begin
            frame_ctx_rdma_r_key_V <= {{axis_frame_ctx_rx_V_TDATA[255:224]}};
        end else if ((1'b1 == ap_condition_1652)) begin
            frame_ctx_rdma_r_key_V <= {{axis_frame_ctx_tx_V_TDATA[255:224]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1650)) begin
        if ((tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd1)) begin
            frame_ctx_rdma_size_V <= {{axis_frame_ctx_rx_V_TDATA[287:256]}};
        end else if ((1'b1 == ap_condition_1652)) begin
            frame_ctx_rdma_size_V <= {{axis_frame_ctx_tx_V_TDATA[287:256]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1650)) begin
        if ((tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd1)) begin
            frame_ctx_rdma_va_high_or_ack_V <= {{axis_frame_ctx_rx_V_TDATA[191:160]}};
        end else if ((1'b1 == ap_condition_1652)) begin
            frame_ctx_rdma_va_high_or_ack_V <= {{axis_frame_ctx_tx_V_TDATA[191:160]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1650)) begin
        if ((tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd1)) begin
            frame_ctx_rdma_va_low_V <= {{axis_frame_ctx_rx_V_TDATA[223:192]}};
        end else if ((1'b1 == ap_condition_1652)) begin
            frame_ctx_rdma_va_low_V <= {{axis_frame_ctx_tx_V_TDATA[223:192]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1650)) begin
        if ((tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd1)) begin
            frame_ctx_remote_ip <= {{axis_frame_ctx_rx_V_TDATA[127:96]}};
        end else if ((1'b1 == ap_condition_1652)) begin
            frame_ctx_remote_ip <= {{axis_frame_ctx_tx_V_TDATA[127:96]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd14)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd14)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd8)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd8)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd7)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd7)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd4)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd4)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd2)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd2)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd1)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd1)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd0)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd0)))))) begin
        phi_ln48_reg_371 <= 6'd40;
    end else if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd11)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd11))))) begin
        phi_ln48_reg_371 <= 6'd60;
    end else if (((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd6)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd6)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd10)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd10)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd12)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd12)))))) begin
        phi_ln48_reg_371 <= 6'd56;
    end else if (((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd3)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd3)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd5)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd5)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd9)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd9)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd13)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd13)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd15)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd15)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd16)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd16)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd17)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd17)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd18)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd18)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd22)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd22)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd23)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd23)))))) begin
        phi_ln48_reg_371 <= 6'd44;
    end else if (((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd19)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd19)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd20)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd20)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd21)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd21)))) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & ((~(opcode_V_load_fu_1408_p1 == 8'd23) & ~(opcode_V_load_fu_1408_p1 == 8'd22) & ~(opcode_V_load_fu_1408_p1 == 8'd21) & ~(opcode_V_load_fu_1408_p1 == 8'd20) & ~(opcode_V_load_fu_1408_p1 == 8'd19) & ~(opcode_V_load_fu_1408_p1 == 8'd18) & ~(opcode_V_load_fu_1408_p1 == 8'd17) & ~(opcode_V_load_fu_1408_p1 == 8'd16) & ~(opcode_V_load_fu_1408_p1 == 8'd15) & ~(opcode_V_load_fu_1408_p1 == 8'd14) & ~(opcode_V_load_fu_1408_p1 == 8'd13) & ~(opcode_V_load_fu_1408_p1 == 8'd12) & ~(opcode_V_load_fu_1408_p1 == 8'd11) & ~(opcode_V_load_fu_1408_p1 == 8'd10) & ~(opcode_V_load_fu_1408_p1 == 8'd9) & ~(opcode_V_load_fu_1408_p1 == 8'd8) & ~(opcode_V_load_fu_1408_p1 == 8'd7) & ~(opcode_V_load_fu_1408_p1 == 8'd6) & ~(opcode_V_load_fu_1408_p1 == 8'd5) & ~(opcode_V_load_fu_1408_p1 == 8'd4) & ~(opcode_V_load_fu_1408_p1 == 8'd3) & ~(opcode_V_load_fu_1408_p1 == 8'd2) & ~(opcode_V_load_fu_1408_p1 == 8'd1) & ~(opcode_V_load_fu_1408_p1 == 8'd0) & (ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)) | (~(opcode_V_load_fu_1408_p1 == 8'd23) & ~(opcode_V_load_fu_1408_p1 == 8'd22) & ~(opcode_V_load_fu_1408_p1 == 8'd21) & ~(opcode_V_load_fu_1408_p1 == 8'd20) & ~(opcode_V_load_fu_1408_p1 == 8'd19) & ~(opcode_V_load_fu_1408_p1 == 8'd18) & ~(opcode_V_load_fu_1408_p1 == 8'd17) & ~(opcode_V_load_fu_1408_p1 == 8'd16) & ~(opcode_V_load_fu_1408_p1 == 8'd15) & ~(opcode_V_load_fu_1408_p1 == 8'd14) & ~(opcode_V_load_fu_1408_p1 == 8'd13) & ~(opcode_V_load_fu_1408_p1 == 8'd12) & ~(opcode_V_load_fu_1408_p1 == 8'd11) & ~(opcode_V_load_fu_1408_p1 == 8'd10) & ~(opcode_V_load_fu_1408_p1 == 8'd9) & ~(opcode_V_load_fu_1408_p1 == 8'd8) & ~(opcode_V_load_fu_1408_p1 == 8'd7) & ~(opcode_V_load_fu_1408_p1 == 8'd6) & ~(opcode_V_load_fu_1408_p1 == 8'd5) & ~(opcode_V_load_fu_1408_p1 == 8'd4) & ~(opcode_V_load_fu_1408_p1 == 8'd3) & ~(opcode_V_load_fu_1408_p1 == 8'd2) & ~(opcode_V_load_fu_1408_p1 == 8'd1) & ~(opcode_V_load_fu_1408_p1 == 8'd0) & (icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1)))))) begin
        phi_ln48_reg_371 <= 6'd28;
    end else if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        phi_ln48_reg_371 <= ap_phi_reg_pp0_iter0_phi_ln48_reg_371;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd1) & (state == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (tmp_i_i_i_i_53_nbreadreq_fu_330_p3 == 1'd1) & (tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        state <= 2'd1;
    end else if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd1) & (icmp_ln870_fu_867_p2 == 1'd1) & (state == 2'd1) & (sendWord_last_V_fu_1619_p2 == 1'd0)) | ((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (sendWord_last_V_fu_1619_p2 == 1'd0))))) begin
        state <= 2'd2;
    end else if (((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (state_load_load_fu_647_p1 == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd1) & (icmp_ln870_fu_867_p2 == 1'd1) & (state == 2'd1) & (sendWord_last_V_fu_1619_p2 == 1'd1)) | ((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (sendWord_last_V_fu_1619_p2 == 1'd1)))))) begin
        state <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        frame_ctx_payload_len_V_load_reg_2234 <= frame_ctx_payload_len_V;
        offset_load_reg_2239 <= offset;
        state_load_reg_2230 <= state;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (state == 2'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        icmp_ln870_reg_2279 <= icmp_ln870_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (ap_phi_mux_ls_firstWord_flag_0_i_i_i_i_phi_fu_524_p20 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ls_firstWord <= ap_phi_mux_ls_firstWord_new_0_i_i_i_i_phi_fu_559_p20;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((icmp_ln870_fu_867_p2 == 1'd1) & (state == 2'd1)) | ((grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1))))) begin
        ls_firstWord_load_reg_2287 <= ls_firstWord;
        prevWord_data_V <= ap_phi_mux_currWord_data_V_2_phi_fu_485_p4;
        prevWord_keep_V <= ap_phi_mux_currWord_keep_V_2_phi_fu_495_p4;
        sendWord_last_V_reg_2316 <= sendWord_last_V_fu_1619_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (state_load_load_fu_647_p1 == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        lshr_ln674_2_reg_2274 <= lshr_ln674_2_fu_861_p2;
        lshr_ln674_reg_2264 <= lshr_ln674_fu_769_p2;
        shl_ln_i_reg_2249[8 : 3] <= shl_ln_i_fu_671_p3[8 : 3];
        sub_ln674_2_reg_2259[9 : 1] <= sub_ln674_2_fu_759_p2[9 : 1];
        sub_ln674_5_reg_2269 <= sub_ln674_5_fu_851_p2;
        zext_ln164_1_reg_2254[8 : 3] <= zext_ln164_1_fu_679_p1[8 : 3];
        zext_ln164_reg_2244[5 : 0] <= zext_ln164_fu_667_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1))))) begin
        offset <= ap_phi_mux_phi_ln48_phi_fu_374_p50;
        opcode_V_reg_2301 <= frame_ctx_opcode_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (icmp_ln870_fu_867_p2 == 1'd0) & (state == 2'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        tmp_11_reg_2283 <= grp_nbreadreq_fu_292_p7;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd0) & (state == 2'd1)) | ((ls_firstWord == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)))) begin
        ap_phi_mux_currWord_data_V_2_phi_fu_485_p4 = tx_in_TDATA;
    end else if ((((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1)))) begin
        ap_phi_mux_currWord_data_V_2_phi_fu_485_p4 = ap_phi_mux_currWord_data_V_3_phi_fu_455_p4;
    end else begin
        ap_phi_mux_currWord_data_V_2_phi_fu_485_p4 = ap_phi_reg_pp0_iter0_currWord_data_V_2_reg_482;
    end
end

always @ (*) begin
    if (((ls_firstWord == 1'd1) & (state == 2'd1))) begin
        if ((icmp_ln870_fu_867_p2 == 1'd1)) begin
            ap_phi_mux_currWord_data_V_3_phi_fu_455_p4 = 512'd0;
        end else if (((icmp_ln870_fu_867_p2 == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd1))) begin
            ap_phi_mux_currWord_data_V_3_phi_fu_455_p4 = tx_in_TDATA;
        end else begin
            ap_phi_mux_currWord_data_V_3_phi_fu_455_p4 = ap_phi_reg_pp0_iter0_currWord_data_V_3_reg_452;
        end
    end else begin
        ap_phi_mux_currWord_data_V_3_phi_fu_455_p4 = ap_phi_reg_pp0_iter0_currWord_data_V_3_reg_452;
    end
end

always @ (*) begin
    if ((((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd0) & (state == 2'd1)) | ((ls_firstWord == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)))) begin
        ap_phi_mux_currWord_keep_V_2_phi_fu_495_p4 = tx_in_TKEEP;
    end else if ((((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1)))) begin
        ap_phi_mux_currWord_keep_V_2_phi_fu_495_p4 = ap_phi_mux_currWord_keep_V_3_phi_fu_465_p4;
    end else begin
        ap_phi_mux_currWord_keep_V_2_phi_fu_495_p4 = ap_phi_reg_pp0_iter0_currWord_keep_V_2_reg_492;
    end
end

always @ (*) begin
    if (((ls_firstWord == 1'd1) & (state == 2'd1))) begin
        if ((icmp_ln870_fu_867_p2 == 1'd1)) begin
            ap_phi_mux_currWord_keep_V_3_phi_fu_465_p4 = 64'd0;
        end else if (((icmp_ln870_fu_867_p2 == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd1))) begin
            ap_phi_mux_currWord_keep_V_3_phi_fu_465_p4 = tx_in_TKEEP;
        end else begin
            ap_phi_mux_currWord_keep_V_3_phi_fu_465_p4 = ap_phi_reg_pp0_iter0_currWord_keep_V_3_reg_462;
        end
    end else begin
        ap_phi_mux_currWord_keep_V_3_phi_fu_465_p4 = ap_phi_reg_pp0_iter0_currWord_keep_V_3_reg_462;
    end
end

always @ (*) begin
    if (((ls_firstWord == 1'd1) & (state == 2'd1))) begin
        if ((icmp_ln870_fu_867_p2 == 1'd1)) begin
            ap_phi_mux_currWord_last_V_2_phi_fu_475_p4 = 1'd1;
        end else if (((icmp_ln870_fu_867_p2 == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd1))) begin
            ap_phi_mux_currWord_last_V_2_phi_fu_475_p4 = tx_in_TLAST;
        end else begin
            ap_phi_mux_currWord_last_V_2_phi_fu_475_p4 = ap_phi_reg_pp0_iter0_currWord_last_V_2_reg_472;
        end
    end else begin
        ap_phi_mux_currWord_last_V_2_phi_fu_475_p4 = ap_phi_reg_pp0_iter0_currWord_last_V_2_reg_472;
    end
end

always @ (*) begin
    if ((((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd0) & (state == 2'd1)) | ((ls_firstWord == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)))) begin
        ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 = tx_in_TLAST;
    end else if ((((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1)))) begin
        ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 = ap_phi_mux_currWord_last_V_2_phi_fu_475_p4;
    end else begin
        ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 = ap_phi_reg_pp0_iter0_currWord_last_V_3_reg_502;
    end
end

always @ (*) begin
    if ((((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd0) & (icmp_ln870_fu_867_p2 == 1'd1) & (state == 2'd1)) | ((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)) | ((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd1) & (icmp_ln870_fu_867_p2 == 1'd1) & (state == 2'd1) & (sendWord_last_V_fu_1619_p2 == 1'd0)) | ((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd1) & (icmp_ln870_fu_867_p2 == 1'd1) & (state == 2'd1) & (sendWord_last_V_fu_1619_p2 == 1'd1)) | ((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (sendWord_last_V_fu_1619_p2 == 1'd0)) | ((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (sendWord_last_V_fu_1619_p2 == 1'd1)))) begin
        ap_phi_mux_ls_firstWord_flag_0_i_i_i_i_phi_fu_524_p20 = 1'd1;
    end else if (((state_load_load_fu_647_p1 == 2'd3) | (state_load_load_fu_647_p1 == 2'd2) | ((tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd1) & (state == 2'd0)) | ((tmp_i_i_i_i_53_nbreadreq_fu_330_p3 == 1'd1) & (tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd0) & (state == 2'd0)) | ((tmp_i_i_i_i_53_nbreadreq_fu_330_p3 == 1'd1) & (tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd0)) | ((icmp_ln870_fu_867_p2 == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd0) & (state == 2'd1)) | ((tmp_i_i_i_i_53_nbreadreq_fu_330_p3 == 1'd0) & (tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd0) & (state == 2'd0)))) begin
        ap_phi_mux_ls_firstWord_flag_0_i_i_i_i_phi_fu_524_p20 = 1'd0;
    end else begin
        ap_phi_mux_ls_firstWord_flag_0_i_i_i_i_phi_fu_524_p20 = ap_phi_reg_pp0_iter0_ls_firstWord_flag_0_i_i_i_i_reg_521;
    end
end

always @ (*) begin
    if ((((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd0) & (icmp_ln870_fu_867_p2 == 1'd1) & (state == 2'd1)) | ((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)))) begin
        ap_phi_mux_ls_firstWord_new_0_i_i_i_i_phi_fu_559_p20 = 1'd0;
    end else if ((((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd1) & (icmp_ln870_fu_867_p2 == 1'd1) & (state == 2'd1) & (sendWord_last_V_fu_1619_p2 == 1'd0)) | ((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd1) & (icmp_ln870_fu_867_p2 == 1'd1) & (state == 2'd1) & (sendWord_last_V_fu_1619_p2 == 1'd1)) | ((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (sendWord_last_V_fu_1619_p2 == 1'd0)) | ((ap_phi_mux_currWord_last_V_3_phi_fu_505_p4 == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (sendWord_last_V_fu_1619_p2 == 1'd1)))) begin
        ap_phi_mux_ls_firstWord_new_0_i_i_i_i_phi_fu_559_p20 = 1'd1;
    end else begin
        ap_phi_mux_ls_firstWord_new_0_i_i_i_i_phi_fu_559_p20 = ap_phi_reg_pp0_iter0_ls_firstWord_new_0_i_i_i_i_reg_556;
    end
end

always @ (*) begin
    if ((((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd14)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd8)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd7)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd4)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd2)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd1)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd0)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd14)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd8)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd7)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd4)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd2)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd1)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd0)))) begin
        ap_phi_mux_phi_ln48_phi_fu_374_p50 = 6'd40;
    end else if ((((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd11)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd11)))) begin
        ap_phi_mux_phi_ln48_phi_fu_374_p50 = 6'd60;
    end else if ((((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd12)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd10)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd6)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd12)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd10)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd6)))) begin
        ap_phi_mux_phi_ln48_phi_fu_374_p50 = 6'd56;
    end else if ((((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd23)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd22)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd18)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd17)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd16)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd15)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd13)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd9)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd5)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd3)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd23)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd22)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd18)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd17)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd16)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd15)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd13)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd9)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd5)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd3)))) begin
        ap_phi_mux_phi_ln48_phi_fu_374_p50 = 6'd44;
    end else if ((((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd21)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd20)) | ((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd19)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd21)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd20)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1) & (opcode_V_load_fu_1408_p1 == 8'd19)) | (~(opcode_V_load_fu_1408_p1 == 8'd23) & ~(opcode_V_load_fu_1408_p1 == 8'd22) & ~(opcode_V_load_fu_1408_p1 == 8'd21) & ~(opcode_V_load_fu_1408_p1 == 8'd20) & ~(opcode_V_load_fu_1408_p1 == 8'd19) & ~(opcode_V_load_fu_1408_p1 == 8'd18) & ~(opcode_V_load_fu_1408_p1 == 8'd17) & ~(opcode_V_load_fu_1408_p1 == 8'd16) & ~(opcode_V_load_fu_1408_p1 == 8'd15) & ~(opcode_V_load_fu_1408_p1 == 8'd14) & ~(opcode_V_load_fu_1408_p1 == 8'd13) & ~(opcode_V_load_fu_1408_p1 == 8'd12) & ~(opcode_V_load_fu_1408_p1 == 8'd11) & ~(opcode_V_load_fu_1408_p1 == 8'd10) & ~(opcode_V_load_fu_1408_p1 == 8'd9) & ~(opcode_V_load_fu_1408_p1 == 8'd8) & ~(opcode_V_load_fu_1408_p1 == 8'd7) & ~(opcode_V_load_fu_1408_p1 == 8'd6) & ~(opcode_V_load_fu_1408_p1 == 8'd5) & ~(opcode_V_load_fu_1408_p1 == 8'd4) & ~(opcode_V_load_fu_1408_p1 == 8'd3) & ~(opcode_V_load_fu_1408_p1 == 8'd2) & ~(opcode_V_load_fu_1408_p1 == 8'd1) & ~(opcode_V_load_fu_1408_p1 == 8'd0) & (ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)) | (~(opcode_V_load_fu_1408_p1 == 8'd23) & ~(opcode_V_load_fu_1408_p1 == 8'd22) & ~(opcode_V_load_fu_1408_p1 == 8'd21) & ~(opcode_V_load_fu_1408_p1 == 8'd20) & ~(opcode_V_load_fu_1408_p1 == 8'd19) & ~(opcode_V_load_fu_1408_p1 == 8'd18) & ~(opcode_V_load_fu_1408_p1 == 8'd17) & ~(opcode_V_load_fu_1408_p1 == 8'd16) & ~(opcode_V_load_fu_1408_p1 == 8'd15) & ~(opcode_V_load_fu_1408_p1 == 8'd14) & ~(opcode_V_load_fu_1408_p1 == 8'd13) & ~(opcode_V_load_fu_1408_p1 == 8'd12) & ~(opcode_V_load_fu_1408_p1 == 8'd11) & ~(opcode_V_load_fu_1408_p1 == 8'd10) & ~(opcode_V_load_fu_1408_p1 == 8'd9) & ~(opcode_V_load_fu_1408_p1 == 8'd8) & ~(opcode_V_load_fu_1408_p1 == 8'd7) & ~(opcode_V_load_fu_1408_p1 == 8'd6) & ~(opcode_V_load_fu_1408_p1 == 8'd5) & ~(opcode_V_load_fu_1408_p1 == 8'd4) & ~(opcode_V_load_fu_1408_p1 == 8'd3) & ~(opcode_V_load_fu_1408_p1 == 8'd2) & ~(opcode_V_load_fu_1408_p1 == 8'd1) & ~(opcode_V_load_fu_1408_p1 == 8'd0) & (icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1)))) begin
        ap_phi_mux_phi_ln48_phi_fu_374_p50 = 6'd28;
    end else begin
        ap_phi_mux_phi_ln48_phi_fu_374_p50 = ap_phi_reg_pp0_iter0_phi_ln48_reg_371;
    end
end

always @ (*) begin
    if ((((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd0) & (state == 2'd1)) | ((ls_firstWord == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)))) begin
        ap_phi_mux_sendWord_2_0_in_i_i_i_i_phi_fu_515_p4 = p_Result_31_fu_1401_p2;
    end else if ((((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1)))) begin
        ap_phi_mux_sendWord_2_0_in_i_i_i_i_phi_fu_515_p4 = p_Result_22_fu_1612_p2;
    end else begin
        ap_phi_mux_sendWord_2_0_in_i_i_i_i_phi_fu_515_p4 = ap_phi_reg_pp0_iter0_sendWord_2_0_in_i_i_i_i_reg_512;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (ap_predicate_op521_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        axis_frame_ctx_rx_V_TDATA_blk_n = axis_frame_ctx_rx_V_TVALID;
    end else begin
        axis_frame_ctx_rx_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (ap_predicate_op521_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        axis_frame_ctx_rx_V_TREADY = 1'b1;
    end else begin
        axis_frame_ctx_rx_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op589_write_state2 == 1'b1))) begin
        axis_frame_ctx_to_hdr_gen_blk_n = axis_frame_ctx_to_hdr_gen_full_n;
    end else begin
        axis_frame_ctx_to_hdr_gen_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op589_write_state2 == 1'b1))) begin
        axis_frame_ctx_to_hdr_gen_write = 1'b1;
    end else begin
        axis_frame_ctx_to_hdr_gen_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (ap_predicate_op494_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        axis_frame_ctx_tx_V_TDATA_blk_n = axis_frame_ctx_tx_V_TVALID;
    end else begin
        axis_frame_ctx_tx_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (ap_predicate_op494_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        axis_frame_ctx_tx_V_TREADY = 1'b1;
    end else begin
        axis_frame_ctx_tx_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ecn_for_ack_blk_n = ecn_for_ack_empty_n;
    end else begin
        ecn_for_ack_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ecn_for_ack_out_blk_n = ecn_for_ack_out_full_n;
    end else begin
        ecn_for_ack_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ecn_for_ack_out_write = 1'b1;
    end else begin
        ecn_for_ack_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ecn_for_ack_read = 1'b1;
    end else begin
        ecn_for_ack_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2) & (((icmp_ln870_reg_2279 == 1'd1) & (ls_firstWord_load_reg_2287 == 1'd1) & (state_load_reg_2230 == 2'd1)) | ((ls_firstWord_load_reg_2287 == 1'd1) & (tmp_11_reg_2283 == 1'd1) & (state_load_reg_2230 == 2'd1))))) begin
        offst = zext_ln298_fu_2211_p1;
    end else begin
        offst = offst_preg;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2) & (((icmp_ln870_reg_2279 == 1'd1) & (ls_firstWord_load_reg_2287 == 1'd1) & (state_load_reg_2230 == 2'd1)) | ((ls_firstWord_load_reg_2287 == 1'd1) & (tmp_11_reg_2283 == 1'd1) & (state_load_reg_2230 == 2'd1))))) begin
        offst_ap_vld = 1'b1;
    end else begin
        offst_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (ap_predicate_op429_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (ap_predicate_op312_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        tx_in_TDATA_blk_n = tx_in_TVALID;
    end else begin
        tx_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (ap_predicate_op429_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (ap_predicate_op312_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        tx_in_TREADY = 1'b1;
    end else begin
        tx_in_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op596_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (state_load_reg_2230 == 2'd2)))) begin
        tx_to_hdr_gen_blk_n = tx_to_hdr_gen_full_n;
    end else begin
        tx_to_hdr_gen_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_644)) begin
        if ((ap_predicate_op596_write_state2 == 1'b1)) begin
            tx_to_hdr_gen_din = zext_ln174_1_fu_2225_p1;
        end else if ((state_load_reg_2230 == 2'd2)) begin
            tx_to_hdr_gen_din = zext_ln174_fu_2139_p1;
        end else begin
            tx_to_hdr_gen_din = 'bx;
        end
    end else begin
        tx_to_hdr_gen_din = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | ((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op596_write_state2 == 1'b1)) | (~((ap_done_reg == 1'b1) | ((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2) & (state_load_reg_2230 == 2'd2)))) begin
        tx_to_hdr_gen_write = 1'b1;
    end else begin
        tx_to_hdr_gen_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0))) & ~((ap_done_reg == 1'b1) | ((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((ap_done_reg == 1'b1) | ((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

assign add_ln125_fu_1484_p2 = ($signed(ap_phi_mux_phi_ln48_phi_fu_374_p50) + $signed(6'd63));

assign add_ln674_1_fu_809_p2 = ($signed(sub_ln166_fu_775_p2) + $signed(7'd65));

assign add_ln674_2_fu_927_p2 = ($signed(sub_ln137_fu_893_p2) + $signed(10'd513));

assign add_ln674_3_fu_1133_p2 = ($signed(sub_ln140_fu_1099_p2) + $signed(7'd65));

assign add_ln674_4_fu_1333_p2 = ($signed(sub_ln140_fu_1099_p2) + $signed(7'd65));

assign add_ln674_fu_717_p2 = ($signed(sub_ln164_fu_683_p2) + $signed(10'd513));

assign and_ln414_11_fu_1568_p2 = (xor_ln414_7_fu_1562_p2 & p_Result_19_fu_1504_p2);

assign and_ln414_12_fu_1574_p2 = (shl_ln414_9_fu_1550_p2 & shl_ln414_10_fu_1556_p2);

assign and_ln414_6_fu_1087_p2 = (shl_ln414_fu_1063_p2 & shl_ln414_4_fu_1069_p2);

assign and_ln414_8_fu_1287_p2 = (xor_ln414_6_fu_1281_p2 & p_Result_28_fu_1223_p2);

assign and_ln414_9_fu_1293_p2 = (shl_ln414_6_fu_1275_p2 & shl_ln414_5_fu_1269_p2);

assign and_ln414_fu_1081_p2 = (xor_ln414_fu_1075_p2 & p_Result_24_fu_1017_p2);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_149 = (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

always @ (*) begin
    ap_condition_1650 = (~((ap_start == 1'b0) | (ecn_for_ack_out_full_n == 1'b0) | (ecn_for_ack_empty_n == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op521_read_state1 == 1'b1) & (axis_frame_ctx_rx_V_TVALID == 1'b0)) | ((ap_predicate_op494_read_state1 == 1'b1) & (axis_frame_ctx_tx_V_TVALID == 1'b0)) | ((ap_predicate_op429_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((ap_predicate_op312_read_state1 == 1'b1) & (tx_in_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))))) & (state == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1));
end

always @ (*) begin
    ap_condition_1652 = ((tmp_i_i_i_i_53_nbreadreq_fu_330_p3 == 1'd1) & (tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd1));
end

always @ (*) begin
    ap_condition_289 = (((ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)) | ((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd1) & (state == 2'd1)));
end

always @ (*) begin
    ap_condition_60 = (((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd0) & (state == 2'd1)) | ((ls_firstWord == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)));
end

always @ (*) begin
    ap_condition_644 = (~((ap_done_reg == 1'b1) | ((ap_predicate_op596_write_state2 == 1'b1) & (tx_to_hdr_gen_full_n == 1'b0)) | ((ap_predicate_op589_write_state2 == 1'b1) & (axis_frame_ctx_to_hdr_gen_full_n == 1'b0)) | ((state_load_reg_2230 == 2'd2) & (tx_to_hdr_gen_full_n == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2));
end

assign ap_phi_reg_pp0_iter0_currWord_data_V_2_reg_482 = 'bx;

assign ap_phi_reg_pp0_iter0_currWord_data_V_3_reg_452 = 'bx;

assign ap_phi_reg_pp0_iter0_currWord_keep_V_2_reg_492 = 'bx;

assign ap_phi_reg_pp0_iter0_currWord_keep_V_3_reg_462 = 'bx;

assign ap_phi_reg_pp0_iter0_currWord_last_V_2_reg_472 = 'bx;

assign ap_phi_reg_pp0_iter0_currWord_last_V_3_reg_502 = 'bx;

assign ap_phi_reg_pp0_iter0_ls_firstWord_flag_0_i_i_i_i_reg_521 = 'bx;

assign ap_phi_reg_pp0_iter0_ls_firstWord_new_0_i_i_i_i_reg_556 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln48_reg_371 = 'bx;

assign ap_phi_reg_pp0_iter0_sendWord_2_0_in_i_i_i_i_reg_512 = 'bx;

assign ap_phi_reg_pp0_iter0_sendWord_data_V_4_reg_591 = 'bx;

assign ap_phi_reg_pp0_iter0_sendWord_keep_V_5_reg_600 = 'bx;

always @ (*) begin
    ap_predicate_op312_read_state1 = (((icmp_ln870_fu_867_p2 == 1'd1) & (ls_firstWord == 1'd0) & (state == 2'd1)) | ((ls_firstWord == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1)));
end

always @ (*) begin
    ap_predicate_op429_read_state1 = ((icmp_ln870_fu_867_p2 == 1'd0) & (ls_firstWord == 1'd1) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd1));
end

always @ (*) begin
    ap_predicate_op494_read_state1 = ((tmp_i_i_i_i_53_nbreadreq_fu_330_p3 == 1'd1) & (tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd0) & (grp_nbreadreq_fu_292_p7 == 1'd1) & (state == 2'd0));
end

always @ (*) begin
    ap_predicate_op521_read_state1 = ((tmp_i_i_i_i_nbreadreq_fu_322_p3 == 1'd1) & (state == 2'd0));
end

always @ (*) begin
    ap_predicate_op589_write_state2 = (((icmp_ln870_reg_2279 == 1'd1) & (ls_firstWord_load_reg_2287 == 1'd1) & (state_load_reg_2230 == 2'd1)) | ((ls_firstWord_load_reg_2287 == 1'd1) & (tmp_11_reg_2283 == 1'd1) & (state_load_reg_2230 == 2'd1)));
end

always @ (*) begin
    ap_predicate_op596_write_state2 = (((icmp_ln870_reg_2279 == 1'd1) & (state_load_reg_2230 == 2'd1)) | ((tmp_11_reg_2283 == 1'd1) & (state_load_reg_2230 == 2'd1)));
end

assign axis_frame_ctx_to_hdr_gen_din = {{{{{{{{{{{{frame_ctx_immdt_V}, {frame_ctx_rdma_size_V}}, {frame_ctx_rdma_r_key_V}}, {frame_ctx_rdma_va_low_V}}, {frame_ctx_rdma_va_high_or_ack_V}}, {frame_ctx_qp_rdma_udp_port_src}}, {frame_ctx_remote_ip}}, {frame_ctx_explicit_ack}}, {opcode_V_reg_2301}}, {frame_ctx_payload_len_V_load_reg_2234}}, {frame_ctx_psn_V}}, {frame_ctx_qp_num_V}};

assign ecn_for_ack_out_din = ecn_for_ack_dout;

assign grp_nbreadreq_fu_292_p7 = tx_in_TVALID;

assign icmp_ln674_1_fu_793_p2 = ((zext_ln674_3_fu_789_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_2_fu_911_p2 = ((zext_ln674_6_fu_907_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_3_fu_1117_p2 = ((zext_ln674_11_fu_1113_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_4_fu_1317_p2 = ((zext_ln674_16_fu_1313_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_fu_701_p2 = ((zext_ln674_fu_697_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_867_p2 = ((frame_ctx_payload_len_V == 16'd0) ? 1'b1 : 1'b0);

assign lshr_ln414_2_fu_2096_p2 = 64'd18446744073709551615 >> zext_ln414_6_fu_2092_p1;

assign lshr_ln414_3_fu_1011_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_7_fu_1007_p1;

assign lshr_ln414_4_fu_1217_p2 = 64'd18446744073709551615 >> zext_ln414_10_fu_1213_p1;

assign lshr_ln414_fu_2040_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_fu_2036_p1;

assign lshr_ln674_10_fu_1389_p2 = select_ln674_13_fu_1359_p3 >> zext_ln674_17_fu_1381_p1;

assign lshr_ln674_11_fu_1395_p2 = 64'd18446744073709551615 >> zext_ln674_18_fu_1385_p1;

assign lshr_ln674_12_fu_1446_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_20_fu_1442_p1;

assign lshr_ln674_13_fu_1530_p2 = 64'd18446744073709551615 >> zext_ln674_22_fu_1526_p1;

assign lshr_ln674_14_fu_1600_p2 = ap_phi_mux_currWord_keep_V_3_phi_fu_465_p4 >> zext_ln674_23_fu_1592_p1;

assign lshr_ln674_15_fu_1606_p2 = 64'd18446744073709551615 >> zext_ln674_24_fu_1596_p1;

assign lshr_ln674_1_fu_2020_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_2_fu_2017_p1;

assign lshr_ln674_2_fu_861_p2 = select_ln674_4_fu_835_p3 >> zext_ln674_4_fu_857_p1;

assign lshr_ln674_3_fu_2076_p2 = 64'd18446744073709551615 >> zext_ln674_5_fu_2073_p1;

assign lshr_ln674_4_fu_983_p2 = select_ln674_7_fu_953_p3 >> zext_ln674_7_fu_975_p1;

assign lshr_ln674_5_fu_989_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_8_fu_979_p1;

assign lshr_ln674_6_fu_1043_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_10_fu_1039_p1;

assign lshr_ln674_7_fu_1189_p2 = select_ln674_10_fu_1159_p3 >> zext_ln674_12_fu_1181_p1;

assign lshr_ln674_8_fu_1195_p2 = 64'd18446744073709551615 >> zext_ln674_13_fu_1185_p1;

assign lshr_ln674_9_fu_1249_p2 = 64'd18446744073709551615 >> zext_ln674_15_fu_1245_p1;

assign lshr_ln674_fu_769_p2 = select_ln674_1_fu_743_p3 >> zext_ln674_1_fu_765_p1;

assign opcode_V_load_fu_1408_p1 = frame_ctx_opcode_V;

assign or_ln_i_fu_2129_p4 = {{{{1'd1}, {p_Result_37_fu_2123_p2}}}, {p_Result_34_fu_2067_p2}};

assign p_Result_18_fu_1478_p2 = (shl_ln414_8_fu_1472_p2 & shl_ln414_7_fu_1466_p2);

assign p_Result_19_fu_1504_p2 = 64'd18446744073709551615 >> zext_ln394_1_fu_1500_p1;

assign p_Result_20_fu_1536_p2 = (lshr_ln674_13_fu_1530_p2 & ap_phi_mux_currWord_keep_V_3_phi_fu_465_p4);

assign p_Result_21_fu_1580_p2 = (and_ln414_12_fu_1574_p2 | and_ln414_11_fu_1568_p2);

assign p_Result_22_fu_1612_p2 = (lshr_ln674_15_fu_1606_p2 & lshr_ln674_14_fu_1600_p2);

assign p_Result_23_fu_995_p2 = (lshr_ln674_5_fu_989_p2 & lshr_ln674_4_fu_983_p2);

assign p_Result_24_fu_1017_p2 = (p_Result_23_fu_995_p2 & lshr_ln414_3_fu_1011_p2);

assign p_Result_25_fu_1049_p2 = (tx_in_TDATA & lshr_ln674_6_fu_1043_p2);

assign p_Result_26_fu_1093_p2 = (and_ln414_fu_1081_p2 | and_ln414_6_fu_1087_p2);

assign p_Result_27_fu_1201_p2 = (lshr_ln674_8_fu_1195_p2 & lshr_ln674_7_fu_1189_p2);

assign p_Result_28_fu_1223_p2 = (p_Result_27_fu_1201_p2 & lshr_ln414_4_fu_1217_p2);

assign p_Result_29_fu_1255_p2 = (tx_in_TKEEP & lshr_ln674_9_fu_1249_p2);

assign p_Result_30_fu_1299_p2 = (and_ln414_9_fu_1293_p2 | and_ln414_8_fu_1287_p2);

assign p_Result_31_fu_1401_p2 = (lshr_ln674_11_fu_1395_p2 & lshr_ln674_10_fu_1389_p2);

assign p_Result_32_fu_2026_p2 = (lshr_ln674_reg_2264 & lshr_ln674_1_fu_2020_p2);

assign p_Result_33_fu_2046_p2 = (p_Result_32_fu_2026_p2 & lshr_ln414_fu_2040_p2);

assign p_Result_34_fu_2067_p2 = (xor_ln391_fu_2061_p2 & p_Result_33_fu_2046_p2);

assign p_Result_35_fu_2082_p2 = (lshr_ln674_3_fu_2076_p2 & lshr_ln674_2_reg_2274);

assign p_Result_36_fu_2102_p2 = (p_Result_35_fu_2082_p2 & lshr_ln414_2_fu_2096_p2);

assign p_Result_37_fu_2123_p2 = (xor_ln391_1_fu_2117_p2 & p_Result_36_fu_2102_p2);

assign p_Result_s_fu_1452_p2 = (lshr_ln674_12_fu_1446_p2 & ap_phi_mux_currWord_data_V_3_phi_fu_455_p4);

assign select_ln674_10_fu_1159_p3 = ((icmp_ln674_3_fu_1117_p2[0:0] == 1'b1) ? tmp_18_fu_1123_p4 : prevWord_keep_V);

assign select_ln674_11_fu_1167_p3 = ((icmp_ln674_3_fu_1117_p2[0:0] == 1'b1) ? sub_ln674_9_fu_1139_p2 : sub_ln140_fu_1099_p2);

assign select_ln674_12_fu_1351_p3 = ((icmp_ln674_4_fu_1317_p2[0:0] == 1'b1) ? add_ln674_4_fu_1333_p2 : sub_ln674_13_fu_1345_p2);

assign select_ln674_13_fu_1359_p3 = ((icmp_ln674_4_fu_1317_p2[0:0] == 1'b1) ? tmp_20_fu_1323_p4 : tx_in_TKEEP);

assign select_ln674_14_fu_1367_p3 = ((icmp_ln674_4_fu_1317_p2[0:0] == 1'b1) ? sub_ln674_12_fu_1339_p2 : sub_ln140_fu_1099_p2);

assign select_ln674_1_fu_743_p3 = ((icmp_ln674_fu_701_p2[0:0] == 1'b1) ? tmp_6_fu_707_p4 : prevWord_data_V);

assign select_ln674_2_fu_751_p3 = ((icmp_ln674_fu_701_p2[0:0] == 1'b1) ? sub_ln674_fu_723_p2 : sub_ln164_fu_683_p2);

assign select_ln674_3_fu_827_p3 = ((icmp_ln674_1_fu_793_p2[0:0] == 1'b1) ? add_ln674_1_fu_809_p2 : sub_ln674_4_fu_821_p2);

assign select_ln674_4_fu_835_p3 = ((icmp_ln674_1_fu_793_p2[0:0] == 1'b1) ? tmp_8_fu_799_p4 : prevWord_keep_V);

assign select_ln674_5_fu_843_p3 = ((icmp_ln674_1_fu_793_p2[0:0] == 1'b1) ? sub_ln674_3_fu_815_p2 : sub_ln166_fu_775_p2);

assign select_ln674_6_fu_945_p3 = ((icmp_ln674_2_fu_911_p2[0:0] == 1'b1) ? add_ln674_2_fu_927_p2 : sub_ln674_7_fu_939_p2);

assign select_ln674_7_fu_953_p3 = ((icmp_ln674_2_fu_911_p2[0:0] == 1'b1) ? tmp_16_fu_917_p4 : prevWord_data_V);

assign select_ln674_8_fu_961_p3 = ((icmp_ln674_2_fu_911_p2[0:0] == 1'b1) ? sub_ln674_6_fu_933_p2 : sub_ln137_fu_893_p2);

assign select_ln674_9_fu_1151_p3 = ((icmp_ln674_3_fu_1117_p2[0:0] == 1'b1) ? add_ln674_3_fu_1133_p2 : sub_ln674_10_fu_1145_p2);

assign select_ln674_fu_735_p3 = ((icmp_ln674_fu_701_p2[0:0] == 1'b1) ? add_ln674_fu_717_p2 : sub_ln674_1_fu_729_p2);

assign sendWord_last_V_fu_1619_p2 = ((ap_phi_mux_sendWord_2_0_in_i_i_i_i_phi_fu_515_p4 == 64'd0) ? 1'b1 : 1'b0);

assign shl_ln1_i_fu_881_p3 = {{offset}, {3'd0}};

assign shl_ln2_i_fu_1418_p3 = {{ap_phi_mux_phi_ln48_phi_fu_374_p50}, {3'd0}};

assign shl_ln391_1_fu_2111_p2 = 64'd18446744073709551615 << zext_ln391_1_fu_2108_p1;

assign shl_ln391_fu_2055_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln391_fu_2052_p1;

assign shl_ln414_10_fu_1556_p2 = 64'd18446744073709551615 << zext_ln414_16_fu_1546_p1;

assign shl_ln414_4_fu_1069_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln414_9_fu_1059_p1;

assign shl_ln414_5_fu_1269_p2 = p_Result_29_fu_1255_p2 << zext_ln414_11_fu_1261_p1;

assign shl_ln414_6_fu_1275_p2 = 64'd18446744073709551615 << zext_ln414_12_fu_1265_p1;

assign shl_ln414_7_fu_1466_p2 = p_Result_s_fu_1452_p2 << zext_ln414_13_fu_1458_p1;

assign shl_ln414_8_fu_1472_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln414_14_fu_1462_p1;

assign shl_ln414_9_fu_1550_p2 = p_Result_20_fu_1536_p2 << zext_ln414_15_fu_1542_p1;

assign shl_ln414_fu_1063_p2 = p_Result_25_fu_1049_p2 << zext_ln414_8_fu_1055_p1;

assign shl_ln_i_fu_671_p3 = {{offset}, {3'd0}};

assign state_load_load_fu_647_p1 = state;

assign sub_ln127_fu_1586_p2 = (6'd0 - ap_phi_mux_phi_ln48_phi_fu_374_p50);

assign sub_ln137_fu_893_p2 = ($signed(10'd512) - $signed(zext_ln137_1_fu_889_p1));

assign sub_ln140_fu_1099_p2 = ($signed(7'd64) - $signed(zext_ln137_fu_877_p1));

assign sub_ln164_fu_683_p2 = ($signed(10'd512) - $signed(zext_ln164_1_fu_679_p1));

assign sub_ln166_fu_775_p2 = ($signed(7'd64) - $signed(zext_ln164_fu_667_p1));

assign sub_ln414_1_fu_2087_p2 = ($signed(7'd64) - $signed(zext_ln164_reg_2244));

assign sub_ln414_2_fu_1001_p2 = ($signed(10'd512) - $signed(zext_ln137_1_fu_889_p1));

assign sub_ln414_3_fu_1207_p2 = ($signed(7'd64) - $signed(zext_ln137_fu_877_p1));

assign sub_ln414_fu_2031_p2 = ($signed(10'd512) - $signed(zext_ln164_1_reg_2254));

assign sub_ln674_10_fu_1145_p2 = (7'd63 - sub_ln140_fu_1099_p2);

assign sub_ln674_11_fu_1175_p2 = (7'd63 - select_ln674_9_fu_1151_p3);

assign sub_ln674_12_fu_1339_p2 = (7'd63 - sub_ln140_fu_1099_p2);

assign sub_ln674_13_fu_1345_p2 = (7'd63 - sub_ln140_fu_1099_p2);

assign sub_ln674_14_fu_1375_p2 = (7'd63 - select_ln674_12_fu_1351_p3);

assign sub_ln674_1_fu_729_p2 = (10'd511 - sub_ln164_fu_683_p2);

assign sub_ln674_2_fu_759_p2 = (10'd511 - select_ln674_fu_735_p3);

assign sub_ln674_3_fu_815_p2 = (7'd63 - sub_ln166_fu_775_p2);

assign sub_ln674_4_fu_821_p2 = (7'd63 - sub_ln166_fu_775_p2);

assign sub_ln674_5_fu_851_p2 = (7'd63 - select_ln674_3_fu_827_p3);

assign sub_ln674_6_fu_933_p2 = (10'd511 - sub_ln137_fu_893_p2);

assign sub_ln674_7_fu_939_p2 = (10'd511 - sub_ln137_fu_893_p2);

assign sub_ln674_8_fu_969_p2 = (10'd511 - select_ln674_6_fu_945_p3);

assign sub_ln674_9_fu_1139_p2 = (7'd63 - sub_ln140_fu_1099_p2);

assign sub_ln674_fu_723_p2 = (10'd511 - sub_ln164_fu_683_p2);

assign tmp_14_i_i_i_i_fu_2216_p4 = {{{sendWord_last_V_reg_2316}, {ap_phi_reg_pp0_iter1_sendWord_keep_V_5_reg_600}}, {ap_phi_reg_pp0_iter1_sendWord_data_V_4_reg_591}};

assign tmp_15_fu_899_p3 = sub_ln137_fu_893_p2[32'd9];

integer ap_tvar_int_0;

always @ (prevWord_data_V) begin
    for (ap_tvar_int_0 = 512 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 511 - 0) begin
            tmp_16_fu_917_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_16_fu_917_p4[ap_tvar_int_0] = prevWord_data_V[511 - ap_tvar_int_0];
        end
    end
end

assign tmp_17_fu_1105_p3 = sub_ln140_fu_1099_p2[32'd6];

integer ap_tvar_int_1;

always @ (prevWord_keep_V) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 63 - 0) begin
            tmp_18_fu_1123_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_18_fu_1123_p4[ap_tvar_int_1] = prevWord_keep_V[63 - ap_tvar_int_1];
        end
    end
end

assign tmp_19_fu_1305_p3 = sub_ln140_fu_1099_p2[32'd6];

integer ap_tvar_int_2;

always @ (tx_in_TKEEP) begin
    for (ap_tvar_int_2 = 64 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 63 - 0) begin
            tmp_20_fu_1323_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_20_fu_1323_p4[ap_tvar_int_2] = tx_in_TKEEP[63 - ap_tvar_int_2];
        end
    end
end

integer ap_tvar_int_3;

always @ (prevWord_data_V) begin
    for (ap_tvar_int_3 = 512 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 511 - 0) begin
            tmp_6_fu_707_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_6_fu_707_p4[ap_tvar_int_3] = prevWord_data_V[511 - ap_tvar_int_3];
        end
    end
end

assign tmp_7_fu_781_p3 = sub_ln166_fu_775_p2[32'd6];

integer ap_tvar_int_4;

always @ (prevWord_keep_V) begin
    for (ap_tvar_int_4 = 64 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 63 - 0) begin
            tmp_8_fu_799_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            tmp_8_fu_799_p4[ap_tvar_int_4] = prevWord_keep_V[63 - ap_tvar_int_4];
        end
    end
end

assign tmp_fu_689_p3 = sub_ln164_fu_683_p2[32'd9];

assign tmp_i_i_i_i_53_nbreadreq_fu_330_p3 = axis_frame_ctx_tx_V_TVALID;

assign tmp_i_i_i_i_nbreadreq_fu_322_p3 = axis_frame_ctx_rx_V_TVALID;

assign trunc_ln87_fu_1827_p1 = axis_frame_ctx_rx_V_TDATA[23:0];

assign trunc_ln91_fu_1643_p1 = axis_frame_ctx_tx_V_TDATA[23:0];

assign xor_ln124_fu_1426_p2 = (shl_ln2_i_fu_1418_p3 ^ 9'd511);

assign xor_ln126_fu_1510_p2 = (ap_phi_mux_phi_ln48_phi_fu_374_p50 ^ 6'd63);

assign xor_ln138_fu_1023_p2 = (shl_ln1_i_fu_881_p3 ^ 9'd511);

assign xor_ln141_fu_1229_p2 = (offset ^ 6'd63);

assign xor_ln391_1_fu_2117_p2 = (shl_ln391_1_fu_2111_p2 ^ 64'd18446744073709551615);

assign xor_ln391_fu_2061_p2 = (shl_ln391_fu_2055_p2 ^ 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095);

assign xor_ln394_fu_1494_p2 = (zext_ln394_fu_1490_p1 ^ 7'd63);

assign xor_ln414_6_fu_1281_p2 = (shl_ln414_6_fu_1275_p2 ^ 64'd18446744073709551615);

assign xor_ln414_7_fu_1562_p2 = (shl_ln414_10_fu_1556_p2 ^ 64'd18446744073709551615);

assign xor_ln414_fu_1075_p2 = (shl_ln414_4_fu_1069_p2 ^ 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095);

assign xor_ln674_1_fu_1239_p2 = (zext_ln674_14_fu_1235_p1 ^ 7'd63);

assign xor_ln674_2_fu_1436_p2 = (zext_ln674_19_fu_1432_p1 ^ 10'd511);

assign xor_ln674_3_fu_1520_p2 = (zext_ln674_21_fu_1516_p1 ^ 7'd63);

assign xor_ln674_fu_1033_p2 = (zext_ln674_9_fu_1029_p1 ^ 10'd511);

assign zext_ln137_1_fu_889_p1 = shl_ln1_i_fu_881_p3;

assign zext_ln137_fu_877_p1 = offset;

assign zext_ln164_1_fu_679_p1 = shl_ln_i_fu_671_p3;

assign zext_ln164_fu_667_p1 = offset;

assign zext_ln174_1_fu_2225_p1 = tmp_14_i_i_i_i_fu_2216_p4;

assign zext_ln174_fu_2139_p1 = or_ln_i_fu_2129_p4;

assign zext_ln298_fu_2211_p1 = phi_ln48_reg_371;

assign zext_ln391_1_fu_2108_p1 = offset_load_reg_2239;

assign zext_ln391_fu_2052_p1 = shl_ln_i_reg_2249;

assign zext_ln394_1_fu_1500_p1 = xor_ln394_fu_1494_p2;

assign zext_ln394_fu_1490_p1 = add_ln125_fu_1484_p2;

assign zext_ln414_10_fu_1213_p1 = sub_ln414_3_fu_1207_p2;

assign zext_ln414_11_fu_1261_p1 = offset;

assign zext_ln414_12_fu_1265_p1 = offset;

assign zext_ln414_13_fu_1458_p1 = shl_ln2_i_fu_1418_p3;

assign zext_ln414_14_fu_1462_p1 = shl_ln2_i_fu_1418_p3;

assign zext_ln414_15_fu_1542_p1 = ap_phi_mux_phi_ln48_phi_fu_374_p50;

assign zext_ln414_16_fu_1546_p1 = ap_phi_mux_phi_ln48_phi_fu_374_p50;

assign zext_ln414_6_fu_2092_p1 = sub_ln414_1_fu_2087_p2;

assign zext_ln414_7_fu_1007_p1 = sub_ln414_2_fu_1001_p2;

assign zext_ln414_8_fu_1055_p1 = shl_ln1_i_fu_881_p3;

assign zext_ln414_9_fu_1059_p1 = shl_ln1_i_fu_881_p3;

assign zext_ln414_fu_2036_p1 = sub_ln414_fu_2031_p2;

assign zext_ln674_10_fu_1039_p1 = xor_ln674_fu_1033_p2;

assign zext_ln674_11_fu_1113_p1 = tmp_17_fu_1105_p3;

assign zext_ln674_12_fu_1181_p1 = select_ln674_11_fu_1167_p3;

assign zext_ln674_13_fu_1185_p1 = sub_ln674_11_fu_1175_p2;

assign zext_ln674_14_fu_1235_p1 = xor_ln141_fu_1229_p2;

assign zext_ln674_15_fu_1245_p1 = xor_ln674_1_fu_1239_p2;

assign zext_ln674_16_fu_1313_p1 = tmp_19_fu_1305_p3;

assign zext_ln674_17_fu_1381_p1 = select_ln674_14_fu_1367_p3;

assign zext_ln674_18_fu_1385_p1 = sub_ln674_14_fu_1375_p2;

assign zext_ln674_19_fu_1432_p1 = xor_ln124_fu_1426_p2;

assign zext_ln674_1_fu_765_p1 = select_ln674_2_fu_751_p3;

assign zext_ln674_20_fu_1442_p1 = xor_ln674_2_fu_1436_p2;

assign zext_ln674_21_fu_1516_p1 = xor_ln126_fu_1510_p2;

assign zext_ln674_22_fu_1526_p1 = xor_ln674_3_fu_1520_p2;

assign zext_ln674_23_fu_1592_p1 = sub_ln127_fu_1586_p2;

assign zext_ln674_24_fu_1596_p1 = sub_ln127_fu_1586_p2;

assign zext_ln674_2_fu_2017_p1 = sub_ln674_2_reg_2259;

assign zext_ln674_3_fu_789_p1 = tmp_7_fu_781_p3;

assign zext_ln674_4_fu_857_p1 = select_ln674_5_fu_843_p3;

assign zext_ln674_5_fu_2073_p1 = sub_ln674_5_reg_2269;

assign zext_ln674_6_fu_907_p1 = tmp_15_fu_899_p3;

assign zext_ln674_7_fu_975_p1 = select_ln674_8_fu_961_p3;

assign zext_ln674_8_fu_979_p1 = sub_ln674_8_fu_969_p2;

assign zext_ln674_9_fu_1029_p1 = xor_ln138_fu_1023_p2;

assign zext_ln674_fu_697_p1 = tmp_fu_689_p3;

always @ (posedge ap_clk) begin
    zext_ln164_reg_2244[6] <= 1'b0;
    shl_ln_i_reg_2249[2:0] <= 3'b000;
    zext_ln164_1_reg_2254[2:0] <= 3'b000;
    zext_ln164_1_reg_2254[9] <= 1'b0;
    sub_ln674_2_reg_2259[0] <= 1'b0;
    offst_preg[31:6] <= 26'b00000000000000000000000000;
end

endmodule //tx_rdma_hdr_lshiftWordByOctet_512_0_4
