

================================================================
== Vitis HLS Report for 'svd_2_Pipeline_VITIS_LOOP_629_52'
================================================================
* Date:           Sun Feb  5 16:55:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.500 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_629_52  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1769|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|      708|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      708|    1823|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+------+------------+------------+
    |        Variable Name        | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+------+------------+------------+
    |add_ln629_fu_319_p2          |         +|   0|  0|    39|          32|           1|
    |icmp_ln629_fu_313_p2         |      icmp|   0|  0|    20|          32|          32|
    |select_ln630_100_fu_1718_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_101_fu_1753_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln630_63_fu_423_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_64_fu_458_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_65_fu_493_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_66_fu_528_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_67_fu_563_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_68_fu_598_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_69_fu_633_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_70_fu_668_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_71_fu_703_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_72_fu_738_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_73_fu_773_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_74_fu_808_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_75_fu_843_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_76_fu_878_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_77_fu_913_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_78_fu_948_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_79_fu_983_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln630_80_fu_1018_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_81_fu_1053_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_82_fu_1088_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_83_fu_1123_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_84_fu_1158_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_85_fu_1193_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_86_fu_1228_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_87_fu_1263_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_88_fu_1298_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_89_fu_1333_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_90_fu_1368_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_91_fu_1403_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_92_fu_1438_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_93_fu_1473_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_94_fu_1508_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_95_fu_1543_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_96_fu_1578_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_97_fu_1613_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_98_fu_1648_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_99_fu_1683_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln630_fu_388_p3       |    select|   0|  0|     8|           1|           8|
    |shl_ln630_7_fu_371_p2        |       shl|   0|  0|  1255|         320|         320|
    |shl_ln630_fu_354_p2          |       shl|   0|  0|   133|           8|          40|
    |ap_enable_pp0                |       xor|   0|  0|     2|           1|           2|
    +-----------------------------+----------+----+---+------+------------+------------+
    |Total                        |          |   0|  0|  1769|         433|         715|
    +-----------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |W_1_fu_262                 |   9|          2|  320|        640|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_sig_allocacmp_W_1_load  |   9|          2|  320|        640|
    |i_105_fu_258               |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  54|         12|  675|       1350|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |W_1_fu_262               |  320|   0|  320|          0|
    |W_1_load_reg_1870        |  320|   0|  320|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |i_105_fu_258             |   32|   0|   32|          0|
    |i_reg_1864               |   32|   0|   32|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  708|   0|  708|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_629_52|  return value|
|w_address0      |  out|    3|   ap_memory|                                 w|         array|
|w_ce0           |  out|    1|   ap_memory|                                 w|         array|
|w_q0            |   in|   64|   ap_memory|                                 w|         array|
|W_1_out         |  out|  320|      ap_vld|                           W_1_out|       pointer|
|W_1_out_ap_vld  |  out|    1|      ap_vld|                           W_1_out|       pointer|
+----------------+-----+-----+------------+----------------------------------+--------------+

