
*** Running vivado
    with args -log user_proj_example.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source user_proj_example.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source user_proj_example.tcl -notrace
Command: synth_design -top user_proj_example -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 98937
WARNING: [Synth 8-8895] 'awvalid' is already implicitly declared on line 153 [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:174]
WARNING: [Synth 8-8895] 'wvalid' is already implicitly declared on line 154 [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:177]
WARNING: [Synth 8-8895] 'arvalid' is already implicitly declared on line 155 [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:180]
WARNING: [Synth 8-8895] 'rready' is already implicitly declared on line 156 [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:182]
WARNING: [Synth 8-8895] 'ss_tvalid' is already implicitly declared on line 157 [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:186]
WARNING: [Synth 8-8895] 'sm_tready' is already implicitly declared on line 158 [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:189]
WARNING: [Synth 8-6901] identifier 'w2a_ack' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:82]
WARNING: [Synth 8-6901] identifier 'exm_ack' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:82]
WARNING: [Synth 8-6901] identifier 'exm_dat_o' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:83]
WARNING: [Synth 8-6901] identifier 'w2a_dat_o' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:83]
WARNING: [Synth 8-6901] identifier 'ss_tvalid' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:120]
WARNING: [Synth 8-6901] identifier 'ss_tready' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:120]
WARNING: [Synth 8-6901] identifier 'sm_tvalid' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:120]
WARNING: [Synth 8-6901] identifier 'sm_tready' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:120]
WARNING: [Synth 8-6901] identifier 'rvalid' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:120]
WARNING: [Synth 8-6901] identifier 'awvalid' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:127]
WARNING: [Synth 8-6901] identifier 'sm_tvalid' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:140]
WARNING: [Synth 8-6901] identifier 'ss_tready' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:140]
WARNING: [Synth 8-6901] identifier 'rdata' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:140]
WARNING: [Synth 8-6901] identifier 'rdata' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:143]
WARNING: [Synth 8-6901] identifier 'sm_tdata' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:146]
WARNING: [Synth 8-6901] identifier 'rdata' is used before its declaration [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:149]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2903.082 ; gain = 0.000 ; free physical = 140 ; free virtual = 5457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'user_proj_example' [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:39]
INFO: [Synth 8-6157] synthesizing module 'exmem_fir' [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/exmem_fir.v:38]
INFO: [Synth 8-6157] synthesizing module 'bram' [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/bram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bram' (0#1) [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/bram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'exmem_fir' (0#1) [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/exmem_fir.v:38]
WARNING: [Synth 8-7071] port 'la_data_in' of module 'exmem_fir' is unconnected for instance 'user_exmem_fir' [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:160]
WARNING: [Synth 8-7071] port 'la_data_out' of module 'exmem_fir' is unconnected for instance 'user_exmem_fir' [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:160]
WARNING: [Synth 8-7071] port 'la_oenb' of module 'exmem_fir' is unconnected for instance 'user_exmem_fir' [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:160]
WARNING: [Synth 8-7071] port 'io_in' of module 'exmem_fir' is unconnected for instance 'user_exmem_fir' [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:160]
WARNING: [Synth 8-7071] port 'io_out' of module 'exmem_fir' is unconnected for instance 'user_exmem_fir' [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:160]
WARNING: [Synth 8-7071] port 'io_oeb' of module 'exmem_fir' is unconnected for instance 'user_exmem_fir' [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:160]
WARNING: [Synth 8-7071] port 'irq' of module 'exmem_fir' is unconnected for instance 'user_exmem_fir' [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:160]
WARNING: [Synth 8-7023] instance 'user_exmem_fir' of module 'exmem_fir' has 17 connections declared, but only 10 given [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:160]
INFO: [Synth 8-6157] synthesizing module 'fir' [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/fir.v:3]
INFO: [Synth 8-6157] synthesizing module 'axilite' [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/axilite.v:23]
	Parameter pADDR_WIDTH bound to: 12 - type: integer 
	Parameter pDATA_WIDTH bound to: 32 - type: integer 
	Parameter Tape_Num bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/axilite.v:121]
INFO: [Synth 8-226] default block is never used [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/axilite.v:151]
INFO: [Synth 8-6155] done synthesizing module 'axilite' (0#1) [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/axilite.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm' [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/fsm.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (0#1) [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/fsm.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fir' (0#1) [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/fir.v:3]
INFO: [Synth 8-6157] synthesizing module 'bram11' [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/bram11.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bram11' (0#1) [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/bram11.v:1]
INFO: [Synth 8-6155] done synthesizing module 'user_proj_example' (0#1) [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:39]
WARNING: [Synth 8-3848] Net la_data_out in module/entity exmem_fir does not have driver. [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/exmem_fir.v:62]
WARNING: [Synth 8-3848] Net io_out in module/entity exmem_fir does not have driver. [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/exmem_fir.v:67]
WARNING: [Synth 8-3848] Net io_oeb in module/entity exmem_fir does not have driver. [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/exmem_fir.v:68]
WARNING: [Synth 8-3848] Net irq in module/entity exmem_fir does not have driver. [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/exmem_fir.v:71]
WARNING: [Synth 8-3848] Net la_data_out in module/entity user_proj_example does not have driver. [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:65]
WARNING: [Synth 8-3848] Net io_out in module/entity user_proj_example does not have driver. [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:70]
WARNING: [Synth 8-3848] Net io_oeb in module/entity user_proj_example does not have driver. [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:71]
WARNING: [Synth 8-3848] Net irq in module/entity user_proj_example does not have driver. [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:74]
WARNING: [Synth 8-3848] Net ss_tlast in module/entity user_proj_example does not have driver. [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/user_proj_example.counter.v:187]
WARNING: [Synth 8-7129] Port A0[31] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[30] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[29] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[28] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[27] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[26] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[25] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[24] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[23] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[22] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[21] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[20] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[19] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[18] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[17] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[16] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[15] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[14] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[13] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[12] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port A0[11] in module bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[127] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[126] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[125] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[124] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[123] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[122] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[121] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[120] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[119] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[118] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[117] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[116] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[115] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[114] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[113] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[112] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[111] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[110] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[109] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[108] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[107] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[106] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[105] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[104] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[103] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[102] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[101] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[100] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[99] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[98] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[97] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[96] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[95] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[94] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[93] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[92] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[91] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[90] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[89] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[88] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[87] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[86] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[85] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[84] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[83] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[82] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[81] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[80] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[79] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[78] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[77] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[76] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[75] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[74] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[73] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[72] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[71] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[70] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[69] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[68] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[67] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[66] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[65] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[64] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[63] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[62] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[61] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[60] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[59] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[58] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[57] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[56] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[55] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[54] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[53] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[52] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[51] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[50] in module exmem_fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[49] in module exmem_fir is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.082 ; gain = 0.000 ; free physical = 1261 ; free virtual = 6543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.082 ; gain = 0.000 ; free physical = 1258 ; free virtual = 6541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2911.086 ; gain = 8.004 ; free physical = 1258 ; free virtual = 6541
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              000
                  S_LOAD |                            00010 |                              001
                  S_CALC |                            00100 |                              010
                  S_SEND |                            01000 |                              011
                  S_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm'
INFO: [Synth 8-6904] The RAM "bram11:/RAM_reg" of size (depth=11 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2911.086 ; gain = 8.004 ; free physical = 1203 ; free virtual = 6501
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
	              352 Bit	(11 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 29    
	   2 Input   12 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'tap_RAM/r_A_reg' and it is trimmed from '12' to '6' bits. [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/bram11.v:21]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_RAM/r_A_reg' and it is trimmed from '12' to '6' bits. [/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/rtl/user/bram11.v:21]
DSP Report: Generating DSP user_fir/mul_o, operation Mode is: A*B.
DSP Report: operator user_fir/mul_o is absorbed into DSP user_fir/mul_o.
DSP Report: operator user_fir/mul_o is absorbed into DSP user_fir/mul_o.
DSP Report: Generating DSP user_fir/mul_o, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator user_fir/mul_o is absorbed into DSP user_fir/mul_o.
DSP Report: operator user_fir/mul_o is absorbed into DSP user_fir/mul_o.
DSP Report: Generating DSP user_fir/mul_o, operation Mode is: A*B.
DSP Report: operator user_fir/mul_o is absorbed into DSP user_fir/mul_o.
DSP Report: operator user_fir/mul_o is absorbed into DSP user_fir/mul_o.
DSP Report: Generating DSP user_fir/mul_o, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator user_fir/mul_o is absorbed into DSP user_fir/mul_o.
DSP Report: operator user_fir/mul_o is absorbed into DSP user_fir/mul_o.
RAM Pipeline Warning: Read Address Register Found For RAM tap_RAM/RAM_reg. We will not be able to pipeline it. This may degrade performance. 
RAM ("user_proj_example/tap_RAM/RAM_reg") is too shallow (depth = 11) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM data_RAM/RAM_reg. We will not be able to pipeline it. This may degrade performance. 
RAM ("user_proj_example/data_RAM/RAM_reg") is too shallow (depth = 11) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM tap_RAM/RAM_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_RAM/RAM_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (user_fir/FSM/FSM_onehot_state_reg[4]) is unused and will be removed from module user_proj_example.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3169.586 ; gain = 266.504 ; free physical = 357 ; free virtual = 5782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|user_proj_example | user_exmem_fir/user_bram/RAM_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|user_proj_example | tap_RAM/RAM_reg                  | 11 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|user_proj_example | data_RAM/RAM_reg                 | 11 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
+------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|user_proj_example | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|user_proj_example | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|user_proj_example | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|user_proj_example | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3169.586 ; gain = 266.504 ; free physical = 357 ; free virtual = 5782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|user_proj_example | user_exmem_fir/user_bram/RAM_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|user_proj_example | tap_RAM/RAM_reg                  | 11 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|user_proj_example | data_RAM/RAM_reg                 | 11 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
+------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance user_exmem_fir/user_bram/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance user_exmem_fir/user_bram/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tap_RAM/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tap_RAM/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_RAM/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_RAM/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3169.586 ; gain = 266.504 ; free physical = 362 ; free virtual = 5787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3169.586 ; gain = 266.504 ; free physical = 358 ; free virtual = 5783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3169.586 ; gain = 266.504 ; free physical = 358 ; free virtual = 5783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3169.586 ; gain = 266.504 ; free physical = 358 ; free virtual = 5783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3169.586 ; gain = 266.504 ; free physical = 358 ; free virtual = 5783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3169.586 ; gain = 266.504 ; free physical = 358 ; free virtual = 5783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3169.586 ; gain = 266.504 ; free physical = 358 ; free virtual = 5783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|user_proj_example | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|user_proj_example | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|user_proj_example | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |    10|
|3     |DSP48E2  |     3|
|4     |LUT1     |     3|
|5     |LUT2     |   126|
|6     |LUT3     |    83|
|7     |LUT4     |    33|
|8     |LUT5     |    65|
|9     |LUT6     |    90|
|10    |RAMB18E2 |     2|
|11    |RAMB36E2 |     2|
|12    |FDCE     |   136|
|13    |FDPE     |     2|
|14    |IBUF     |    69|
|15    |OBUF     |    33|
|16    |OBUFT    |   207|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+----------+------+
|      |Instance         |Module    |Cells |
+------+-----------------+----------+------+
|1     |top              |          |   865|
|2     |  data_RAM       |bram11    |    37|
|3     |  tap_RAM        |bram11_0  |     3|
|4     |  user_exmem_fir |exmem_fir |    32|
|5     |    user_bram    |bram      |    21|
|6     |  user_fir       |fir       |   472|
|7     |    FSM          |fsm       |   162|
|8     |    axilite_0    |axilite   |   188|
+------+-----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3169.586 ; gain = 266.504 ; free physical = 358 ; free virtual = 5783
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1567 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3169.586 ; gain = 266.504 ; free physical = 362 ; free virtual = 5787
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3169.594 ; gain = 266.504 ; free physical = 362 ; free virtual = 5787
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3169.594 ; gain = 0.000 ; free physical = 426 ; free virtual = 5851
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell data_RAM/RAM_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell tap_RAM/RAM_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.598 ; gain = 0.000 ; free physical = 355 ; free virtual = 5788
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 69 instances

Synth Design complete, checksum: e682deda
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3193.598 ; gain = 290.516 ; free physical = 555 ; free virtual = 5988
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/workspace/SOC_lab/lab/lab4_2/lab-caravel_fir/testbench/counter_la_fir/lab4_2/lab4_2.runs/synth_1/user_proj_example.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file user_proj_example_utilization_synth.rpt -pb user_proj_example_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 30 21:48:58 2023...
