\hypertarget{union__hw__i2c__smb}{}\section{\+\_\+hw\+\_\+i2c\+\_\+smb Union Reference}
\label{union__hw__i2c__smb}\index{\+\_\+hw\+\_\+i2c\+\_\+smb@{\+\_\+hw\+\_\+i2c\+\_\+smb}}


H\+W\+\_\+\+I2\+C\+\_\+\+S\+MB -\/ I2C S\+M\+Bus Control and Status register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2c.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields}{\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__i2c__smb_a0f6437daa345ffb5d74952ca6fddfdf3}{}\label{union__hw__i2c__smb_a0f6437daa345ffb5d74952ca6fddfdf3}

\item 
struct \hyperlink{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields}{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__i2c__smb_aa4e9e0618340e6e852ba8e91ac4d1740}{}\label{union__hw__i2c__smb_aa4e9e0618340e6e852ba8e91ac4d1740}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+I2\+C\+\_\+\+S\+MB -\/ I2C S\+M\+Bus Control and Status register (RW) 

Reset value\+: 0x00U

When the S\+CL and S\+DA signals are held high for a length of time greater than the high timeout period, the S\+H\+T\+F1 flag sets. Before reaching this threshold, while the system is detecting how long these signals are being held high, a master assumes that the bus is free. However, the S\+H\+T\+F1 bit is set to 1 in the bus transmission process with the idle bus state. When the T\+C\+K\+S\+EL bit is set, there is no need to monitor the S\+H\+T\+F1 bit because the bus speed is too high to match the protocol of S\+M\+Bus. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2c.\+h\end{DoxyCompactItemize}
