module div_2500(
		clockout,
		enable,
		clockin
		);
		
		input clockin;
		input enable;
		output reg clockout;

		parameter BIT_SZ = 16;
		reg [BIT_SZ-1:0] count;
	
	initial count = 4'h9c4;
	
	always @ (posedge clockin) 
		if (enable == 1'b1)
			if (count == 1'b1) begin
				clockout <= 1'b1;
				count <= 4'h9c4;
			end
			else begin
				clockout <= 1'b0;
				count <= count - 1'b1;
			end
	
			
endmodule		