N Localization.wedge_in_fan_ge
C |- (!E. (!v. (!w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%7533. (?x. (((SETSPEC GEN%PVAR%7533) T) x)))))))))
T c= * * part cwedge_in_fan_ge c, f0 f1 f2 * * * part cCOND c> cCARD * * part cEE f0 f2 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 f0 f1 cazim_cycle * * part cEE f0 f2 cvec cNUMERAL c_0 f0 f1 * part cGSPEC / c? / cSETSPEC b0 cT b1
D Wrgcvdr_cizmrrh.wedge_in_fan_ge
A |- (!E. (!v. (!w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%6280. (?x. (((SETSPEC GEN%PVAR%6280) T) x)))))))))
T c= * * part cwedge_in_fan_ge c, f0 f1 f2 * * * part cCOND c> cCARD * * part cEE f0 f2 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 f0 f1 cazim_cycle * * part cEE f0 f2 cvec cNUMERAL c_0 f0 f1 * part cGSPEC / c? / cSETSPEC b0 cT b1
- |- (((!w. (!FF. (!v. (((((slicev E) FF) v) w) = (GSPEC (\GEN%PVAR%7010. (?u. (((SETSPEC GEN%PVAR%7010) (?n. (((NUMERAL _0) <= n) /\ ((n <= (((order (rho_node1 FF)) v) w)) /\ (u = (((ITER n) (rho_node1 FF)) v)))))) u)))))))) ==> ((\w. (!FF. (!v. (((((slicev E) FF) v) w) = (GSPEC (\GEN%PVAR%7010. (?u. (((SETSPEC GEN%PVAR%7010) (?n. (((NUMERAL _0) <= n) /\ ((n <= (((order (rho_node1 FF)) v) w)) /\ (u = (((ITER n) (rho_node1 FF)) v)))))) u)))))))) w)) = ((\w. (!FF. (!v. (((((slicev E) FF) v) w) = (GSPEC (\GEN%PVAR%7010. (?u. (((SETSPEC GEN%PVAR%7010) (?n. (((NUMERAL _0) <= n) /\ ((n <= (((order (rho_node1 FF)) v) w)) /\ (u = (((ITER n) (rho_node1 FF)) v)))))) u)))))))) w))
T c= c==> ! ! ! c= * * * * part cslicev f0 b1 b2 b0 * part cGSPEC / c? / cSETSPEC b3 c? / c/\ c<= cNUMERAL c_0 b5 c/\ c<= b5 corder * part crho_node1 b1 b2 b0 c= b4 cITER b5 * part crho_node1 b1 b2 b4 * / ! ! c= * * * * part cslicev f0 b1 b2 b0 * part cGSPEC / c? / cSETSPEC b3 c? / c/\ c<= cNUMERAL c_0 b5 c/\ c<= b5 corder * part crho_node1 b1 b2 b0 c= b4 cITER b5 * part crho_node1 b1 b2 b4 f1 * / ! ! c= * * * * part cslicev f0 b1 b2 b0 * part cGSPEC / c? / cSETSPEC b3 c? / c/\ c<= cNUMERAL c_0 b5 c/\ c<= b5 corder * part crho_node1 b1 b2 b0 c= b4 cITER b5 * part crho_node1 b1 b2 b4 f1
- |- (((cc_azim_v11 cc) i) = (((EL (NUMERAL _0)) (cc_real_v11 cc)) i))
T c= ccc_azim_v11 f0 f1 cEL cNUMERAL c_0 ccc_real_v11 f0 f1
- |- ((\f. (!x. (!y. ((((order f) x) y) = (@n. (((((ITER n) f) x) = y) /\ (!i. ((((NUMERAL _0) < i) /\ (i < n)) ==> (~ ((((ITER i) f) x) = y)))))))))) f)
T * / ! ! c= corder b0 b1 b2 c@ / c/\ c= cITER b3 b0 b1 b2 ! c==> c/\ c< cNUMERAL c_0 b4 c< b4 b3 c~ c= cITER b4 b0 b1 b2 f0
- |- ((\d. (!a. (!b. (!s. (!f. (!J. (!k. ((((((((constraint_system k) d) s) a) b) J) f) = (((NUMERAL (BIT1 (BIT1 _0))) <= k) /\ ((k <= (NUMERAL (BIT0 (BIT1 (BIT1 _0))))) /\ ((((torsor s) k) f) /\ ((!i. (!j. (((a (i , j)) = (a (j , i))) /\ (((b (i , j)) = (b (j , i))) /\ ((real_le (a (i , j))) (b (i , j))))))) /\ ((!i. (!j. (((a (i , j)) = (a (i , (((POWER f) k) j)))) /\ ((b (i , j)) = (b (i , (((POWER f) k) j))))))) /\ ((J SUBSET (GSPEC (\GEN%PVAR%7488. (?i. (((SETSPEC GEN%PVAR%7488) (i IN s)) (i INSERT ((f i) INSERT EMPTY))))))) /\ (((CARD J) + k) <= (NUMERAL (BIT0 (BIT1 (BIT1 _0))))))))))))))))))) d)
T * / ! ! ! ! ! ! c= cconstraint_system b6 b0 b3 b1 b2 b5 b4 c/\ c<= cNUMERAL cBIT1 cBIT1 c_0 b6 c/\ c<= b6 cNUMERAL cBIT0 cBIT1 cBIT1 c_0 c/\ ctorsor b3 b6 b4 c/\ ! ! c/\ c= * b1 c, b7 b8 * b1 c, b8 b7 c/\ c= * b2 c, b7 b8 * b2 c, b8 b7 creal_le * b1 c, b7 b8 * b2 c, b7 b8 c/\ ! ! c/\ c= * b1 c, b7 b8 * b1 c, b7 cPOWER b4 b6 b8 c= * b2 c, b7 b8 * b2 c, b7 cPOWER b4 b6 b8 c/\ cSUBSET b5 * part cGSPEC / c? / cSETSPEC b7 cIN b8 b3 * * part cINSERT b8 * * part cINSERT * b4 b8 part cEMPTY c<= c+ cCARD b5 b6 cNUMERAL cBIT0 cBIT1 cBIT1 c_0 f0
- |- ((\cc. (!i. (((cc_supercrit_v11 cc) i) = (((EL (NUMERAL (BIT0 (BIT1 _0)))) (cc_bool_v11 cc)) i)))) cc)
T * / ! c= ccc_supercrit_v11 b0 b1 cEL cNUMERAL cBIT0 cBIT1 c_0 ccc_bool_v11 b0 b1 f0
- |- ((\V. (!ul. (!w0. (!n. (!f. ((((((leaf_rank V) ul) w0) n) f) = ((((IMAGE f) UNIV) = ((s_leaf V) ul)) /\ ((!i. ((f (i + n)) = (f i))) /\ (!i. (!j. (((i < n) /\ ((j < n) /\ (i < j))) ==> ((real_lt ((((azim ((EL (NUMERAL _0)) ul)) ((EL (NUMERAL (BIT1 _0))) ul)) w0) (f i))) ((((azim ((EL (NUMERAL _0)) ul)) ((EL (NUMERAL (BIT1 _0))) ul)) w0) (f j)))))))))))))) V)
T * / ! ! ! ! c= cleaf_rank b0 b1 b2 b3 b4 c/\ c= * * part cIMAGE b4 part cUNIV * * part cs_leaf b0 b1 c/\ ! c= * b4 c+ b5 b3 * b4 b5 ! ! c==> c/\ c< b5 b3 c/\ c< b6 b3 c< b5 b6 creal_lt cazim cEL cNUMERAL c_0 b1 cEL cNUMERAL cBIT1 c_0 b1 b2 * b4 b5 cazim cEL cNUMERAL c_0 b1 cEL cNUMERAL cBIT1 c_0 b1 b2 * b4 b6 f0
- |- (((!ul. (((chi_msb ul) p) = ((dot ((cross ((vector_sub ((EL (NUMERAL (BIT1 _0))) ul)) ((EL (NUMERAL _0)) ul))) ((vector_sub ((EL (NUMERAL (BIT0 (BIT1 _0)))) ul)) ((EL (NUMERAL _0)) ul)))) ((vector_sub p) ((EL (NUMERAL _0)) ul))))) ==> ((\ul. (((chi_msb ul) p) = ((dot ((cross ((vector_sub ((EL (NUMERAL (BIT1 _0))) ul)) ((EL (NUMERAL _0)) ul))) ((vector_sub ((EL (NUMERAL (BIT0 (BIT1 _0)))) ul)) ((EL (NUMERAL _0)) ul)))) ((vector_sub p) ((EL (NUMERAL _0)) ul))))) ul)) = ((\ul. (((chi_msb ul) p) = ((dot ((cross ((vector_sub ((EL (NUMERAL (BIT1 _0))) ul)) ((EL (NUMERAL _0)) ul))) ((vector_sub ((EL (NUMERAL (BIT0 (BIT1 _0)))) ul)) ((EL (NUMERAL _0)) ul)))) ((vector_sub p) ((EL (NUMERAL _0)) ul))))) ul))
T c= c==> ! c= cchi_msb b0 f0 cdot ccross cvector_sub cEL cNUMERAL cBIT1 c_0 b0 cEL cNUMERAL c_0 b0 cvector_sub cEL cNUMERAL cBIT0 cBIT1 c_0 b0 cEL cNUMERAL c_0 b0 cvector_sub f0 cEL cNUMERAL c_0 b0 * / c= cchi_msb b0 f0 cdot ccross cvector_sub cEL cNUMERAL cBIT1 c_0 b0 cEL cNUMERAL c_0 b0 cvector_sub cEL cNUMERAL cBIT0 cBIT1 c_0 b0 cEL cNUMERAL c_0 b0 cvector_sub f0 cEL cNUMERAL c_0 b0 f1 * / c= cchi_msb b0 f0 cdot ccross cvector_sub cEL cNUMERAL cBIT1 c_0 b0 cEL cNUMERAL c_0 b0 cvector_sub cEL cNUMERAL cBIT0 cBIT1 c_0 b0 cEL cNUMERAL c_0 b0 cvector_sub f0 cEL cNUMERAL c_0 b0 f1
- |- (((!v. ((F_SY v) = (GSPEC (\GEN%PVAR%7490. (?i. (((SETSPEC GEN%PVAR%7490) (((NUMERAL (BIT1 _0)) <= i) /\ (i <= (dimindex UNIV)))) (((row i) v) , ((row (SUC (i MOD (dimindex UNIV)))) v)))))))) ==> ((\v. ((F_SY v) = (GSPEC (\GEN%PVAR%7490. (?i. (((SETSPEC GEN%PVAR%7490) (((NUMERAL (BIT1 _0)) <= i) /\ (i <= (dimindex UNIV)))) (((row i) v) , ((row (SUC (i MOD (dimindex UNIV)))) v)))))))) v)) = ((\v. ((F_SY v) = (GSPEC (\GEN%PVAR%7490. (?i. (((SETSPEC GEN%PVAR%7490) (((NUMERAL (BIT1 _0)) <= i) /\ (i <= (dimindex UNIV)))) (((row i) v) , ((row (SUC (i MOD (dimindex UNIV)))) v)))))))) v))
T c= c==> ! c= * part cF_SY b0 * part cGSPEC / c? / cSETSPEC b1 c/\ c<= cNUMERAL cBIT1 c_0 b2 c<= b2 cdimindex part cUNIV c, crow b2 b0 crow cSUC cMOD b2 cdimindex part cUNIV b0 * / c= * part cF_SY b0 * part cGSPEC / c? / cSETSPEC b1 c/\ c<= cNUMERAL cBIT1 c_0 b2 c<= b2 cdimindex part cUNIV c, crow b2 b0 crow cSUC cMOD b2 cdimindex part cUNIV b0 f0 * / c= * part cF_SY b0 * part cGSPEC / c? / cSETSPEC b1 c/\ c<= cNUMERAL cBIT1 c_0 b2 c<= b2 cdimindex part cUNIV c, crow b2 b0 crow cSUC cMOD b2 cdimindex part cUNIV b0 f0
- |- (((!a. (!v. (!b. ((((CONDITION1_SY a) b) v) = (!i. (!j. ((((NUMERAL (BIT1 _0)) <= i) /\ ((i <= (dimindex UNIV)) /\ (((NUMERAL (BIT1 _0)) <= j) /\ (j <= (dimindex UNIV))))) ==> (((real_le (a (i , j))) (vector_norm ((vector_sub ((row i) v)) ((row j) v)))) /\ ((real_le (vector_norm ((vector_sub ((row i) v)) ((row j) v)))) (b (i , j))))))))))) ==> ((\a. (!v. (!b. ((((CONDITION1_SY a) b) v) = (!i. (!j. ((((NUMERAL (BIT1 _0)) <= i) /\ ((i <= (dimindex UNIV)) /\ (((NUMERAL (BIT1 _0)) <= j) /\ (j <= (dimindex UNIV))))) ==> (((real_le (a (i , j))) (vector_norm ((vector_sub ((row i) v)) ((row j) v)))) /\ ((real_le (vector_norm ((vector_sub ((row i) v)) ((row j) v)))) (b (i , j))))))))))) a)) = ((\a. (!v. (!b. ((((CONDITION1_SY a) b) v) = (!i. (!j. ((((NUMERAL (BIT1 _0)) <= i) /\ ((i <= (dimindex UNIV)) /\ (((NUMERAL (BIT1 _0)) <= j) /\ (j <= (dimindex UNIV))))) ==> (((real_le (a (i , j))) (vector_norm ((vector_sub ((row i) v)) ((row j) v)))) /\ ((real_le (vector_norm ((vector_sub ((row i) v)) ((row j) v)))) (b (i , j))))))))))) a))
T c= c==> ! ! ! c= cCONDITION1_SY b0 b2 b1 ! ! c==> c/\ c<= cNUMERAL cBIT1 c_0 b3 c/\ c<= b3 cdimindex part cUNIV c/\ c<= cNUMERAL cBIT1 c_0 b4 c<= b4 cdimindex part cUNIV c/\ creal_le * b0 c, b3 b4 cvector_norm cvector_sub crow b3 b1 crow b4 b1 creal_le cvector_norm cvector_sub crow b3 b1 crow b4 b1 * b2 c, b3 b4 * / ! ! c= cCONDITION1_SY b0 b2 b1 ! ! c==> c/\ c<= cNUMERAL cBIT1 c_0 b3 c/\ c<= b3 cdimindex part cUNIV c/\ c<= cNUMERAL cBIT1 c_0 b4 c<= b4 cdimindex part cUNIV c/\ creal_le * b0 c, b3 b4 cvector_norm cvector_sub crow b3 b1 crow b4 b1 creal_le cvector_norm cvector_sub crow b3 b1 crow b4 b1 * b2 c, b3 b4 f0 * / ! ! c= cCONDITION1_SY b0 b2 b1 ! ! c==> c/\ c<= cNUMERAL cBIT1 c_0 b3 c/\ c<= b3 cdimindex part cUNIV c/\ c<= cNUMERAL cBIT1 c_0 b4 c<= b4 cdimindex part cUNIV c/\ creal_le * b0 c, b3 b4 cvector_norm cvector_sub crow b3 b1 crow b4 b1 creal_le cvector_norm cvector_sub crow b3 b1 crow b4 b1 * b2 c, b3 b4 f0
+ |- ((!w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%7533. (?x. (((SETSPEC GEN%PVAR%7533) T) x))))))) = T)
T c= ! c= * * part cwedge_in_fan_ge c, f0 b0 f1 * * * part cCOND c> cCARD * * part cEE f0 f1 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 f0 b0 cazim_cycle * * part cEE f0 f1 cvec cNUMERAL c_0 f0 b0 * part cGSPEC / c? / cSETSPEC b1 cT b2 cT
+ |- ((((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%7533. (?x. (((SETSPEC GEN%PVAR%7533) T) x)))))) = T)
T c= c= * * part cwedge_in_fan_ge c, f0 f1 f2 * * * part cCOND c> cCARD * * part cEE f0 f2 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 f0 f1 cazim_cycle * * part cEE f0 f2 cvec cNUMERAL c_0 f0 f1 * part cGSPEC / c? / cSETSPEC b0 cT b1 cT
+ |- (((!v. (!w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%6280. (?x. (((SETSPEC GEN%PVAR%6280) T) x)))))))) ==> ((\v. (!w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%6280. (?x. (((SETSPEC GEN%PVAR%6280) T) x)))))))) v)) = ((\v. (!w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%6280. (?x. (((SETSPEC GEN%PVAR%6280) T) x)))))))) v))
T c= c==> ! ! c= * * part cwedge_in_fan_ge c, b0 b1 f0 * * * part cCOND c> cCARD * * part cEE b0 f0 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 b0 b1 cazim_cycle * * part cEE b0 f0 cvec cNUMERAL c_0 b0 b1 * part cGSPEC / c? / cSETSPEC b2 cT b3 * / ! c= * * part cwedge_in_fan_ge c, b0 b1 f0 * * * part cCOND c> cCARD * * part cEE b0 f0 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 b0 b1 cazim_cycle * * part cEE b0 f0 cvec cNUMERAL c_0 b0 b1 * part cGSPEC / c? / cSETSPEC b2 cT b3 f1 * / ! c= * * part cwedge_in_fan_ge c, b0 b1 f0 * * * part cCOND c> cCARD * * part cEE b0 f0 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 b0 b1 cazim_cycle * * part cEE b0 f0 cvec cNUMERAL c_0 b0 b1 * part cGSPEC / c? / cSETSPEC b2 cT b3 f1
+ |- ((\v. (!w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%6280. (?x. (((SETSPEC GEN%PVAR%6280) T) x)))))))) v)
T * / ! c= * * part cwedge_in_fan_ge c, b0 b1 f0 * * * part cCOND c> cCARD * * part cEE b0 f0 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 b0 b1 cazim_cycle * * part cEE b0 f0 cvec cNUMERAL c_0 b0 b1 * part cGSPEC / c? / cSETSPEC b2 cT b3 f1
+ |- (((!E. (!v. (!w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%6280. (?x. (((SETSPEC GEN%PVAR%6280) T) x))))))))) ==> ((\E. (!v. (!w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%6280. (?x. (((SETSPEC GEN%PVAR%6280) T) x))))))))) E)) = ((\E. (!v. (!w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%6280. (?x. (((SETSPEC GEN%PVAR%6280) T) x))))))))) E))
T c= c==> ! ! ! c= * * part cwedge_in_fan_ge c, b1 b2 b0 * * * part cCOND c> cCARD * * part cEE b1 b0 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 b1 b2 cazim_cycle * * part cEE b1 b0 cvec cNUMERAL c_0 b1 b2 * part cGSPEC / c? / cSETSPEC b3 cT b4 * / ! ! c= * * part cwedge_in_fan_ge c, b1 b2 b0 * * * part cCOND c> cCARD * * part cEE b1 b0 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 b1 b2 cazim_cycle * * part cEE b1 b0 cvec cNUMERAL c_0 b1 b2 * part cGSPEC / c? / cSETSPEC b3 cT b4 f0 * / ! ! c= * * part cwedge_in_fan_ge c, b1 b2 b0 * * * part cCOND c> cCARD * * part cEE b1 b0 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 b1 b2 cazim_cycle * * part cEE b1 b0 cvec cNUMERAL c_0 b1 b2 * part cGSPEC / c? / cSETSPEC b3 cT b4 f0
+ |- ((\w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%6280. (?x. (((SETSPEC GEN%PVAR%6280) T) x))))))) w)
T * / c= * * part cwedge_in_fan_ge c, f0 b0 f1 * * * part cCOND c> cCARD * * part cEE f0 f1 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 f0 b0 cazim_cycle * * part cEE f0 f1 cvec cNUMERAL c_0 f0 b0 * part cGSPEC / c? / cSETSPEC b1 cT b2 f2
+ |- ((\E. (!v. (!w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%6280. (?x. (((SETSPEC GEN%PVAR%6280) T) x))))))))) E)
T * / ! ! c= * * part cwedge_in_fan_ge c, b1 b2 b0 * * * part cCOND c> cCARD * * part cEE b1 b0 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 b1 b2 cazim_cycle * * part cEE b1 b0 cvec cNUMERAL c_0 b1 b2 * part cGSPEC / c? / cSETSPEC b3 cT b4 f0
+ |- (((!w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%6280. (?x. (((SETSPEC GEN%PVAR%6280) T) x))))))) ==> ((\w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%6280. (?x. (((SETSPEC GEN%PVAR%6280) T) x))))))) w)) = ((\w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%6280. (?x. (((SETSPEC GEN%PVAR%6280) T) x))))))) w))
T c= c==> ! c= * * part cwedge_in_fan_ge c, f0 b0 f1 * * * part cCOND c> cCARD * * part cEE f0 f1 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 f0 b0 cazim_cycle * * part cEE f0 f1 cvec cNUMERAL c_0 f0 b0 * part cGSPEC / c? / cSETSPEC b1 cT b2 * / c= * * part cwedge_in_fan_ge c, f0 b0 f1 * * * part cCOND c> cCARD * * part cEE f0 f1 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 f0 b0 cazim_cycle * * part cEE f0 f1 cvec cNUMERAL c_0 f0 b0 * part cGSPEC / c? / cSETSPEC b1 cT b2 f2 * / c= * * part cwedge_in_fan_ge c, f0 b0 f1 * * * part cCOND c> cCARD * * part cEE f0 f1 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 f0 b0 cazim_cycle * * part cEE f0 f1 cvec cNUMERAL c_0 f0 b0 * part cGSPEC / c? / cSETSPEC b1 cT b2 f2
+ |- ((!v. (!w. (((wedge_in_fan_ge (v , w)) E) = (((COND ((CARD ((EE v) E)) > (NUMERAL (BIT1 _0)))) ((((wedge_ge (vec (NUMERAL _0))) v) w) ((((azim_cycle ((EE v) E)) (vec (NUMERAL _0))) v) w))) (GSPEC (\GEN%PVAR%7533. (?x. (((SETSPEC GEN%PVAR%7533) T) x)))))))) = T)
T c= ! ! c= * * part cwedge_in_fan_ge c, b0 b1 f0 * * * part cCOND c> cCARD * * part cEE b0 f0 cNUMERAL cBIT1 c_0 * * * * part cwedge_ge cvec cNUMERAL c_0 b0 b1 cazim_cycle * * part cEE b0 f0 cvec cNUMERAL c_0 b0 b1 * part cGSPEC / c? / cSETSPEC b2 cT b3 cT
