DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
(DmPackageRef
library "Common"
unitName "CommonLib"
)
]
instances [
(Instance
name "I_debounce"
duLibraryName "Common"
duName "debouncerULogicVector"
elements [
(GiElement
name "inputBitNb"
type "positive"
value "buttonNb"
)
(GiElement
name "counterBitNb"
type "positive"
value "debounceCounterBitNb"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'1'"
)
]
mwi 0
uid 116,0
)
(Instance
name "I5"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 169,0
)
(Instance
name "I28"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 183,0
)
(Instance
name "I1"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 197,0
)
(Instance
name "I_rst"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 217,0
)
(Instance
name "I_filtM"
duLibraryName "Common"
duName "spikeFilter"
elements [
(GiElement
name "counterBitNb"
type "positive"
value "spikeFilterCounterBitNb"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'0'"
)
]
mwi 0
uid 243,0
)
(Instance
name "I_filtG"
duLibraryName "Common"
duName "spikeFilter"
elements [
(GiElement
name "counterBitNb"
type "positive"
value "spikeFilterCounterBitNb"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'0'"
)
]
mwi 0
uid 268,0
)
(Instance
name "I_synchButtons"
duLibraryName "sequential"
duName "registerULogicVectorTo"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "registerBitNb"
type "positive"
value "buttonNb"
)
]
mwi 0
uid 293,0
)
(Instance
name "I7"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 327,0
)
(Instance
name "I_controller"
duLibraryName "GeneratorControl"
duName "generatorControl"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "pwmFrequency"
type "real"
value "pwmFrequency"
)
(GiElement
name "mainsFrequency"
type "real"
value "mainsFrequency"
)
(GiElement
name "buttonsRepeatFrequency"
type "real"
value "buttonsRepeatFrequency"
)
(GiElement
name "controlAmplitudeBitNb"
type "positive"
value "controlAmplitudeBitNb"
)
(GiElement
name "proportionalShift"
type "integer"
value "proportionalShift"
)
(GiElement
name "integratorShift"
type "integer"
value "integratorShift"
)
(GiElement
name "buttonNb"
type "positive"
value "buttonNb"
)
(GiElement
name "ledNb"
type "positive"
value "ledNb"
)
(GiElement
name "testLineNb"
type "positive"
value "testLineNb"
)
]
mwi 0
uid 347,0
)
(Instance
name "I27"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 396,0
)
(Instance
name "I26"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 415,0
)
(Instance
name "I_rst1"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 443,0
)
(Instance
name "U_0"
duLibraryName "sequential"
duName "TFF"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 835,0
)
(Instance
name "U_1"
duLibraryName "sequential"
duName "freqDivider"
elements [
(GiElement
name "divideValue"
type "positive"
value "100000000"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 857,0
)
(Instance
name "U_2"
duLibraryName "Lattice"
duName "pll"
elements [
]
mwi 0
uid 959,0
)
(Instance
name "U_3"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 981,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb2"
number "2"
)
]
libraryRefs [
"ieee"
"gates"
"Common"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\dev\\did-synchro\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\did-synchro\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\did-synchro\\Prefs\\..\\Board\\hds\\@e@b@s3\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\did-synchro\\Prefs\\..\\Board\\hds\\@e@b@s3\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\did-synchro\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\did-synchro\\Prefs\\..\\Board\\hds\\@e@b@s3"
)
(vvPair
variable "d_logical"
value "C:\\dev\\did-synchro\\Prefs\\..\\Board\\hds\\EBS3"
)
(vvPair
variable "date"
value "05.04.2023"
)
(vvPair
variable "day"
value "mer."
)
(vvPair
variable "day_long"
value "mercredi"
)
(vvPair
variable "dd"
value "05"
)
(vvPair
variable "entity_name"
value "EBS3"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "05.04.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "14:19:48"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Board"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "EBS3"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\dev\\did-synchro\\Prefs\\..\\Board\\hds\\@e@b@s3\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\did-synchro\\Prefs\\..\\Board\\hds\\EBS3\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:19:48"
)
(vvPair
variable "unit"
value "EBS3"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (PortIoIn
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 270
xt "37000,47625,38500,48375"
)
(Line
uid 112,0
sl 0
ro 270
xt "38500,48000,39000,48000"
pts [
"38500,48000"
"39000,48000"
]
)
]
)
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "15600,47300,36000,48700"
st "buttons_n : (1 TO buttonNb)"
ju 2
blo "36000,48500"
tm "WireNameMgr"
)
s (Text
uid 115,0
va (VaSet
font "Verdana,12,0"
)
xt "15600,48700,15600,48700"
ju 2
blo "15600,48700"
tm "SignalTypeMgr"
)
)
)
*2 (SaComponent
uid 116,0
optionalChildren [
*3 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,51625,47000,52375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
)
xt "48000,51500,51400,52700"
st "clock"
blo "48000,52500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*4 (CptPort
uid 129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,47625,47000,48375"
)
tg (CPTG
uid 131,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 132,0
va (VaSet
)
xt "48000,47500,51200,48700"
st "input"
blo "48000,48500"
)
)
thePort (LogicalPort
decl (Decl
n "input"
t "std_ulogic_vector"
b "(1 to inputBitNb)"
o 2
)
)
)
*5 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,53625,47000,54375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
)
xt "48000,53500,51300,54700"
st "reset"
blo "48000,54500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*6 (CptPort
uid 137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,47625,63750,48375"
)
tg (CPTG
uid 139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "55900,47500,62000,48700"
st "debounced"
ju 2
blo "62000,48500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "debounced"
t "std_ulogic_vector"
b "(1 to inputBitNb)"
o 4
)
)
)
]
shape (Rectangle
uid 117,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "47000,44000,63000,56000"
)
oxt "40000,9000,56000,21000"
ttg (MlTextGroup
uid 118,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*7 (Text
uid 119,0
va (VaSet
font "Verdana,8,1"
)
xt "47200,56000,51800,57000"
st "Common"
blo "47200,56800"
tm "BdLibraryNameMgr"
)
*8 (Text
uid 120,0
va (VaSet
font "Verdana,8,1"
)
xt "47200,57000,60100,58000"
st "debouncerULogicVector"
blo "47200,57800"
tm "CptNameMgr"
)
*9 (Text
uid 121,0
va (VaSet
font "Verdana,8,1"
)
xt "47200,58000,53900,59000"
st "I_debounce"
blo "47200,58800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 122,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 123,0
text (MLText
uid 124,0
va (VaSet
font "Verdana,8,0"
)
xt "47000,58800,71500,61800"
st "inputBitNb   = buttonNb                ( positive   )  
counterBitNb = debounceCounterBitNb    ( positive   )  
invertInput  = '1'                     ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "inputBitNb"
type "positive"
value "buttonNb"
)
(GiElement
name "counterBitNb"
type "positive"
value "debounceCounterBitNb"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'1'"
)
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*10 (PortIoIn
uid 141,0
shape (CompositeShape
uid 142,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 143,0
sl 0
ro 270
xt "57000,7625,58500,8375"
)
(Line
uid 144,0
sl 0
ro 270
xt "58500,8000,59000,8000"
pts [
"58500,8000"
"59000,8000"
]
)
]
)
tg (WTG
uid 145,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "51500,7300,56000,8700"
st "mains"
ju 2
blo "56000,8500"
tm "WireNameMgr"
)
s (Text
uid 147,0
va (VaSet
)
xt "51500,8700,51500,8700"
ju 2
blo "51500,8700"
tm "SignalTypeMgr"
)
)
)
*11 (PortIoIn
uid 148,0
shape (CompositeShape
uid 149,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 150,0
sl 0
ro 270
xt "38000,63625,39500,64375"
)
(Line
uid 151,0
sl 0
ro 270
xt "39500,64000,40000,64000"
pts [
"39500,64000"
"40000,64000"
]
)
]
)
tg (WTG
uid 152,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 153,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "33200,63300,37000,64700"
st "clock"
ju 2
blo "37000,64500"
tm "WireNameMgr"
)
s (Text
uid 154,0
va (VaSet
)
xt "33200,64700,33200,64700"
ju 2
blo "33200,64700"
tm "SignalTypeMgr"
)
)
)
*12 (PortIoIn
uid 155,0
shape (CompositeShape
uid 156,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 157,0
sl 0
ro 270
xt "57000,84625,58500,85375"
)
(Line
uid 158,0
sl 0
ro 270
xt "58500,85000,59000,85000"
pts [
"58500,85000"
"59000,85000"
]
)
]
)
tg (WTG
uid 159,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "50300,84300,56000,85700"
st "reset_n"
ju 2
blo "56000,85500"
tm "WireNameMgr"
)
s (Text
uid 161,0
va (VaSet
)
xt "50300,85700,50300,85700"
ju 2
blo "50300,85700"
tm "SignalTypeMgr"
)
)
)
*13 (PortIoIn
uid 162,0
shape (CompositeShape
uid 163,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 164,0
sl 0
ro 270
xt "57000,27625,58500,28375"
)
(Line
uid 165,0
sl 0
ro 270
xt "58500,28000,59000,28000"
pts [
"58500,28000"
"59000,28000"
]
)
]
)
tg (WTG
uid 166,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "48900,27300,56000,28700"
st "generator"
ju 2
blo "56000,28500"
tm "WireNameMgr"
)
s (Text
uid 168,0
va (VaSet
)
xt "48900,28700,48900,28700"
ju 2
blo "48900,28700"
tm "SignalTypeMgr"
)
)
)
*14 (SaComponent
uid 169,0
optionalChildren [
*15 (CptPort
uid 178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 179,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66625,46000,67375,46750"
)
tg (CPTG
uid 180,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 181,0
va (VaSet
isHidden 1
)
xt "68000,45000,72400,46200"
st "logic_1"
blo "68000,46000"
)
s (Text
uid 182,0
va (VaSet
)
xt "68000,46000,68000,46000"
blo "68000,46000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 170,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "64000,40000,69000,46000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 171,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*16 (Text
uid 172,0
va (VaSet
font "Verdana,8,1"
)
xt "66910,40700,70010,41700"
st "gates"
blo "66910,41500"
tm "BdLibraryNameMgr"
)
*17 (Text
uid 173,0
va (VaSet
font "Verdana,8,1"
)
xt "66910,41700,70410,42700"
st "logic1"
blo "66910,42500"
tm "CptNameMgr"
)
*18 (Text
uid 174,0
va (VaSet
font "Verdana,8,1"
)
xt "66910,42700,68510,43700"
st "I5"
blo "66910,43500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 175,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 176,0
text (MLText
uid 177,0
va (VaSet
font "Verdana,8,0"
)
xt "64000,48600,64000,48600"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*19 (SaComponent
uid 183,0
optionalChildren [
*20 (CptPort
uid 192,0
ps "OnEdgeStrategy"
shape (Triangle
uid 193,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66625,74000,67375,74750"
)
tg (CPTG
uid 194,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 195,0
va (VaSet
isHidden 1
)
xt "68000,73000,72400,74200"
st "logic_1"
blo "68000,74000"
)
s (Text
uid 196,0
va (VaSet
)
xt "68000,74000,68000,74000"
blo "68000,74000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 184,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "64000,68000,69000,74000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 185,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*21 (Text
uid 186,0
va (VaSet
font "Verdana,8,1"
)
xt "63910,71700,67010,72700"
st "gates"
blo "63910,72500"
tm "BdLibraryNameMgr"
)
*22 (Text
uid 187,0
va (VaSet
font "Verdana,8,1"
)
xt "63910,72700,67410,73700"
st "logic1"
blo "63910,73500"
tm "CptNameMgr"
)
*23 (Text
uid 188,0
va (VaSet
font "Verdana,8,1"
)
xt "63910,73700,66110,74700"
st "I28"
blo "63910,74500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 189,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 190,0
text (MLText
uid 191,0
va (VaSet
font "Verdana,8,0"
)
xt "64000,76600,64000,76600"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*24 (SaComponent
uid 197,0
optionalChildren [
*25 (CptPort
uid 206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 207,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "63250,84625,64000,85375"
)
tg (CPTG
uid 208,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 209,0
va (VaSet
isHidden 1
)
xt "64000,84500,66300,85700"
st "in1"
blo "64000,85500"
)
s (Text
uid 210,0
va (VaSet
isHidden 1
)
xt "64000,85500,64000,85500"
blo "64000,85500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*26 (CptPort
uid 211,0
optionalChildren [
*27 (Circle
uid 216,0
va (VaSet
fg "0,65535,0"
)
xt "69000,84625,69750,85375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 212,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "69750,84625,70500,85375"
)
tg (CPTG
uid 213,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 214,0
va (VaSet
isHidden 1
)
xt "65750,84500,68750,85700"
st "out1"
ju 2
blo "68750,85500"
)
s (Text
uid 215,0
va (VaSet
isHidden 1
)
xt "68750,85500,68750,85500"
ju 2
blo "68750,85500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,82000,69000,88000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 199,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 200,0
va (VaSet
isHidden 1
)
xt "64910,80700,68410,81900"
st "gates"
blo "64910,81700"
tm "BdLibraryNameMgr"
)
*29 (Text
uid 201,0
va (VaSet
isHidden 1
)
xt "64910,81700,69510,82900"
st "inverter"
blo "64910,82700"
tm "CptNameMgr"
)
*30 (Text
uid 202,0
va (VaSet
)
xt "64910,81700,66810,82900"
st "I1"
blo "64910,82700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 203,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 204,0
text (MLText
uid 205,0
va (VaSet
isHidden 1
)
xt "64000,88400,77400,89600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*31 (SaComponent
uid 217,0
optionalChildren [
*32 (CptPort
uid 226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 227,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "71250,74625,72000,75375"
)
tg (CPTG
uid 228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 229,0
va (VaSet
)
xt "73000,74300,74500,75500"
st "D"
blo "73000,75300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*33 (CptPort
uid 230,0
optionalChildren [
*34 (FFT
pts [
"72750,79000"
"72000,79375"
"72000,78625"
]
uid 234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,78625,72750,79375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 231,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "71250,78625,72000,79375"
)
tg (CPTG
uid 232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 233,0
va (VaSet
)
xt "73000,78400,75800,79600"
st "CLK"
blo "73000,79400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*35 (CptPort
uid 235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 236,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "74625,81000,75375,81750"
)
tg (CPTG
uid 237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 238,0
va (VaSet
)
xt "74000,79600,76800,80800"
st "CLR"
blo "74000,80600"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*36 (CptPort
uid 239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 240,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "78000,74625,78750,75375"
)
tg (CPTG
uid 241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 242,0
va (VaSet
)
xt "75400,74300,77000,75500"
st "Q"
ju 2
blo "77000,75300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 218,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,73000,78000,81000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 219,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 220,0
va (VaSet
)
xt "75600,80700,82200,81900"
st "sequential"
blo "75600,81700"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 221,0
va (VaSet
)
xt "75600,81700,78300,82900"
st "DFF"
blo "75600,82700"
tm "CptNameMgr"
)
*39 (Text
uid 222,0
va (VaSet
)
xt "75600,82700,78800,83900"
st "I_rst"
blo "75600,83700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 223,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 224,0
text (MLText
uid 225,0
va (VaSet
isHidden 1
)
xt "79000,80400,92400,81600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*40 (SaComponent
uid 243,0
optionalChildren [
*41 (CptPort
uid 252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,11625,67000,12375"
)
tg (CPTG
uid 254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 255,0
va (VaSet
)
xt "68000,11500,71400,12700"
st "clock"
blo "68000,12500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*42 (CptPort
uid 256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,7625,67000,8375"
)
tg (CPTG
uid 258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 259,0
va (VaSet
)
xt "68000,7500,71200,8700"
st "input"
blo "68000,8500"
)
)
thePort (LogicalPort
decl (Decl
n "input"
t "std_ulogic"
o 2
)
)
)
*43 (CptPort
uid 260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,13625,67000,14375"
)
tg (CPTG
uid 262,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 263,0
va (VaSet
)
xt "68000,13500,71300,14700"
st "reset"
blo "68000,14500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*44 (CptPort
uid 264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,7625,83750,8375"
)
tg (CPTG
uid 266,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 267,0
va (VaSet
)
xt "77800,7500,82000,8700"
st "filtered"
ju 2
blo "82000,8500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "filtered"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 244,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "67000,4000,83000,16000"
)
oxt "40000,9000,56000,21000"
ttg (MlTextGroup
uid 245,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 246,0
va (VaSet
font "Verdana,8,1"
)
xt "67200,16000,71800,17000"
st "Common"
blo "67200,16800"
tm "BdLibraryNameMgr"
)
*46 (Text
uid 247,0
va (VaSet
font "Verdana,8,1"
)
xt "67200,17000,73200,18000"
st "spikeFilter"
blo "67200,17800"
tm "CptNameMgr"
)
*47 (Text
uid 248,0
va (VaSet
font "Verdana,8,1"
)
xt "67200,18000,70900,19000"
st "I_filtM"
blo "67200,18800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 249,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 250,0
text (MLText
uid 251,0
va (VaSet
font "Verdana,8,0"
)
xt "67000,18800,91700,20800"
st "counterBitNb = spikeFilterCounterBitNb    ( positive   )  
invertInput  = '0'                        ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "positive"
value "spikeFilterCounterBitNb"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'0'"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*48 (SaComponent
uid 268,0
optionalChildren [
*49 (CptPort
uid 277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,31625,67000,32375"
)
tg (CPTG
uid 279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 280,0
va (VaSet
)
xt "68000,31500,71400,32700"
st "clock"
blo "68000,32500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*50 (CptPort
uid 281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,27625,67000,28375"
)
tg (CPTG
uid 283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 284,0
va (VaSet
)
xt "68000,27500,71200,28700"
st "input"
blo "68000,28500"
)
)
thePort (LogicalPort
decl (Decl
n "input"
t "std_ulogic"
o 2
)
)
)
*51 (CptPort
uid 285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,33625,67000,34375"
)
tg (CPTG
uid 287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
)
xt "68000,33500,71300,34700"
st "reset"
blo "68000,34500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*52 (CptPort
uid 289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,27625,83750,28375"
)
tg (CPTG
uid 291,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 292,0
va (VaSet
)
xt "77800,27500,82000,28700"
st "filtered"
ju 2
blo "82000,28500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "filtered"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 269,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "67000,24000,83000,36000"
)
oxt "40000,9000,56000,21000"
ttg (MlTextGroup
uid 270,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 271,0
va (VaSet
font "Verdana,8,1"
)
xt "67200,36000,71800,37000"
st "Common"
blo "67200,36800"
tm "BdLibraryNameMgr"
)
*54 (Text
uid 272,0
va (VaSet
font "Verdana,8,1"
)
xt "67200,37000,73200,38000"
st "spikeFilter"
blo "67200,37800"
tm "CptNameMgr"
)
*55 (Text
uid 273,0
va (VaSet
font "Verdana,8,1"
)
xt "67200,38000,70700,39000"
st "I_filtG"
blo "67200,38800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 274,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 275,0
text (MLText
uid 276,0
va (VaSet
font "Verdana,8,0"
)
xt "67000,38800,91700,40800"
st "counterBitNb = spikeFilterCounterBitNb    ( positive   )  
invertInput  = '0'                        ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "positive"
value "spikeFilterCounterBitNb"
)
(GiElement
name "invertInput"
type "std_ulogic"
value "'0'"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*56 (SaComponent
uid 293,0
optionalChildren [
*57 (CptPort
uid 302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,53625,75000,54375"
)
tg (CPTG
uid 304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 305,0
va (VaSet
)
xt "76000,53500,79400,54700"
st "clock"
blo "76000,54500"
)
s (Text
uid 306,0
va (VaSet
)
xt "76000,54500,76000,54500"
blo "76000,54500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
)
)
)
*58 (CptPort
uid 307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,47625,75000,48375"
)
tg (CPTG
uid 309,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 310,0
va (VaSet
)
xt "76000,47400,80000,48600"
st "dataIn"
blo "76000,48400"
)
s (Text
uid 311,0
va (VaSet
)
xt "76000,48400,76000,48400"
blo "76000,48400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(registerBitNb-1 DOWNTO 0)"
o 1
)
)
)
*59 (CptPort
uid 312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,47625,83750,48375"
)
tg (CPTG
uid 314,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 315,0
va (VaSet
)
xt "77200,47400,82000,48600"
st "dataOut"
ju 2
blo "82000,48400"
)
s (Text
uid 316,0
va (VaSet
)
xt "82000,48400,82000,48400"
ju 2
blo "82000,48400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(registerBitNb-1 DOWNTO 0)"
o 3
)
)
)
*60 (CptPort
uid 317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,51625,75000,52375"
)
tg (CPTG
uid 319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 320,0
va (VaSet
)
xt "76000,51500,80000,52700"
st "enable"
blo "76000,52500"
)
s (Text
uid 321,0
va (VaSet
)
xt "76000,52500,76000,52500"
blo "76000,52500"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_ulogic"
o 4
)
)
)
*61 (CptPort
uid 322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,55625,75000,56375"
)
tg (CPTG
uid 324,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 325,0
va (VaSet
)
xt "76000,55500,79300,56700"
st "reset"
blo "76000,56500"
)
s (Text
uid 326,0
va (VaSet
)
xt "76000,56500,76000,56500"
blo "76000,56500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
)
)
)
]
shape (Rectangle
uid 294,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "75000,44000,83000,58000"
)
oxt "38000,4000,54000,18000"
ttg (MlTextGroup
uid 295,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 296,0
va (VaSet
font "Verdana,8,1"
)
xt "74910,58700,80910,59700"
st "sequential"
blo "74910,59500"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 297,0
va (VaSet
font "Verdana,8,1"
)
xt "74910,59600,87610,60600"
st "registerULogicVectorTo"
blo "74910,60400"
tm "CptNameMgr"
)
*64 (Text
uid 298,0
va (VaSet
font "Verdana,8,1"
)
xt "74910,60500,83510,61500"
st "I_synchButtons"
blo "74910,61300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 299,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 300,0
text (MLText
uid 301,0
va (VaSet
font "Verdana,8,0"
)
xt "75000,61800,93700,63800"
st "delay         = gateDelay    ( time     )  
registerBitNb = buttonNb     ( positive )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "registerBitNb"
type "positive"
value "buttonNb"
)
]
)
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*65 (SaComponent
uid 327,0
optionalChildren [
*66 (CptPort
uid 336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 337,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "80250,74625,81000,75375"
)
tg (CPTG
uid 338,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339,0
va (VaSet
isHidden 1
)
xt "81000,74500,83300,75700"
st "in1"
blo "81000,75500"
)
s (Text
uid 340,0
va (VaSet
isHidden 1
)
xt "81000,75500,81000,75500"
blo "81000,75500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*67 (CptPort
uid 341,0
optionalChildren [
*68 (Circle
uid 346,0
va (VaSet
fg "0,65535,0"
)
xt "86000,74625,86750,75375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 342,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "86750,74625,87500,75375"
)
tg (CPTG
uid 343,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 344,0
va (VaSet
isHidden 1
)
xt "82750,74500,85750,75700"
st "out1"
ju 2
blo "85750,75500"
)
s (Text
uid 345,0
va (VaSet
isHidden 1
)
xt "85750,75500,85750,75500"
ju 2
blo "85750,75500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 328,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,72000,86000,78000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 329,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 330,0
va (VaSet
isHidden 1
)
xt "81910,70700,85410,71900"
st "gates"
blo "81910,71700"
tm "BdLibraryNameMgr"
)
*70 (Text
uid 331,0
va (VaSet
isHidden 1
)
xt "81910,71700,86510,72900"
st "inverter"
blo "81910,72700"
tm "CptNameMgr"
)
*71 (Text
uid 332,0
va (VaSet
)
xt "81910,71700,83810,72900"
st "I7"
blo "81910,72700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 333,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 334,0
text (MLText
uid 335,0
va (VaSet
isHidden 1
)
xt "81000,78400,94400,79600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*72 (SaComponent
uid 347,0
optionalChildren [
*73 (CptPort
uid 356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,69625,99000,70375"
)
tg (CPTG
uid 358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 359,0
va (VaSet
)
xt "100000,69400,103400,70600"
st "clock"
blo "100000,70400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
)
)
)
*74 (CptPort
uid 360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,71625,99000,72375"
)
tg (CPTG
uid 362,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 363,0
va (VaSet
)
xt "100000,71400,103300,72600"
st "reset"
blo "100000,72400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 6
)
)
)
*75 (CptPort
uid 364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 365,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115000,59625,115750,60375"
)
tg (CPTG
uid 366,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 367,0
va (VaSet
)
xt "111100,59500,114000,60700"
st "pwm"
ju 2
blo "114000,60500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm"
t "std_uLogic"
o 9
)
)
)
*76 (CptPort
uid 368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,61625,99000,62375"
)
tg (CPTG
uid 370,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 371,0
va (VaSet
)
xt "100000,61400,105500,62600"
st "generator"
blo "100000,62400"
)
)
thePort (LogicalPort
decl (Decl
n "generator"
t "std_uLogic"
o 4
)
)
)
*77 (CptPort
uid 372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,59625,99000,60375"
)
tg (CPTG
uid 374,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 375,0
va (VaSet
)
xt "100000,59400,103700,60600"
st "mains"
blo "100000,60400"
)
)
thePort (LogicalPort
decl (Decl
n "mains"
t "std_uLogic"
o 5
)
)
)
*78 (CptPort
uid 376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115000,65625,115750,66375"
)
tg (CPTG
uid 378,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 379,0
va (VaSet
)
xt "111200,65500,114000,66700"
st "leds"
ju 2
blo "114000,66500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "leds"
t "std_uLogic_vector"
b "(1 to ledNb)"
o 8
)
)
)
*79 (CptPort
uid 380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 381,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106625,55250,107375,56000"
)
tg (CPTG
uid 382,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 383,0
va (VaSet
)
xt "105000,56000,109600,57200"
st "testOut"
blo "105000,57000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 10
)
)
)
*80 (CptPort
uid 384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 385,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,65625,99000,66375"
)
tg (CPTG
uid 386,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 387,0
va (VaSet
)
xt "100000,65400,104500,66600"
st "buttons"
blo "100000,66400"
)
)
thePort (LogicalPort
decl (Decl
n "buttons"
t "std_uLogic_vector"
b "(1 to buttonNb)"
o 2
)
)
)
*81 (CptPort
uid 388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 389,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115000,63625,115750,64375"
)
tg (CPTG
uid 390,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 391,0
va (VaSet
)
xt "111200,63400,114000,64600"
st "RxD"
ju 2
blo "114000,64400"
)
)
thePort (LogicalPort
decl (Decl
n "RxD"
t "std_ulogic"
o 1
)
)
)
*82 (CptPort
uid 392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115000,61625,115750,62375"
)
tg (CPTG
uid 394,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 395,0
va (VaSet
)
xt "111200,61400,114000,62600"
st "TxD"
ju 2
blo "114000,62400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TxD"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 348,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "99000,56000,115000,74000"
)
oxt "38000,3000,54000,21000"
ttg (MlTextGroup
uid 349,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
uid 350,0
va (VaSet
font "Verdana,9,1"
)
xt "99100,73700,108900,74900"
st "GeneratorControl"
blo "99100,74700"
tm "BdLibraryNameMgr"
)
*84 (Text
uid 351,0
va (VaSet
font "Verdana,9,1"
)
xt "99100,74600,108800,75800"
st "generatorControl"
blo "99100,75600"
tm "CptNameMgr"
)
*85 (Text
uid 352,0
va (VaSet
font "Verdana,9,1"
)
xt "99100,75500,106200,76700"
st "I_controller"
blo "99100,76500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 353,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 354,0
text (MLText
uid 355,0
va (VaSet
)
xt "99000,78000,134400,91200"
st "clockFrequency         = clockFrequency            ( real     )  
rs232BaudRate          = rs232BaudRate             ( real     )  
pwmFrequency           = pwmFrequency              ( real     )  
mainsFrequency         = mainsFrequency            ( real     )  
buttonsRepeatFrequency = buttonsRepeatFrequency    ( real     )  
controlAmplitudeBitNb  = controlAmplitudeBitNb     ( positive )  
proportionalShift      = proportionalShift         ( integer  )  
integratorShift        = integratorShift           ( integer  )  
buttonNb               = buttonNb                  ( positive )  
ledNb                  = ledNb                     ( positive )  
testLineNb             = testLineNb                ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "pwmFrequency"
type "real"
value "pwmFrequency"
)
(GiElement
name "mainsFrequency"
type "real"
value "mainsFrequency"
)
(GiElement
name "buttonsRepeatFrequency"
type "real"
value "buttonsRepeatFrequency"
)
(GiElement
name "controlAmplitudeBitNb"
type "positive"
value "controlAmplitudeBitNb"
)
(GiElement
name "proportionalShift"
type "integer"
value "proportionalShift"
)
(GiElement
name "integratorShift"
type "integer"
value "integratorShift"
)
(GiElement
name "buttonNb"
type "positive"
value "buttonNb"
)
(GiElement
name "ledNb"
type "positive"
value "ledNb"
)
(GiElement
name "testLineNb"
type "positive"
value "testLineNb"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*86 (SaComponent
uid 396,0
optionalChildren [
*87 (CptPort
uid 405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "123250,43625,124000,44375"
)
tg (CPTG
uid 407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 408,0
va (VaSet
isHidden 1
)
xt "124000,43700,126300,44900"
st "in1"
blo "124000,44700"
)
s (Text
uid 409,0
va (VaSet
isHidden 1
)
xt "124000,44700,124000,44700"
blo "124000,44700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*88 (CptPort
uid 410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 411,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "129000,43625,129750,44375"
)
tg (CPTG
uid 412,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 413,0
va (VaSet
isHidden 1
)
xt "126000,43700,129000,44900"
st "out1"
ju 2
blo "129000,44700"
)
s (Text
uid 414,0
va (VaSet
isHidden 1
)
xt "129000,44700,129000,44700"
ju 2
blo "129000,44700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 397,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,41000,129000,47000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 398,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 399,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "124910,39700,128010,40700"
st "gates"
blo "124910,40500"
tm "BdLibraryNameMgr"
)
*90 (Text
uid 400,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "124910,40700,131810,41700"
st "bufferUlogic"
blo "124910,41500"
tm "CptNameMgr"
)
*91 (Text
uid 401,0
va (VaSet
font "Verdana,8,1"
)
xt "124910,40700,127110,41700"
st "I27"
blo "124910,41500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 402,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 403,0
text (MLText
uid 404,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "124000,49600,138100,50600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*92 (SaComponent
uid 415,0
optionalChildren [
*93 (CptPort
uid 424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 425,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "123250,51625,124000,52375"
)
tg (CPTG
uid 426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 427,0
va (VaSet
isHidden 1
)
xt "124000,51700,126300,52900"
st "in1"
blo "124000,52700"
)
s (Text
uid 428,0
va (VaSet
isHidden 1
)
xt "124000,52700,124000,52700"
blo "124000,52700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*94 (CptPort
uid 429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 430,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "129000,51625,129750,52375"
)
tg (CPTG
uid 431,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 432,0
va (VaSet
isHidden 1
)
xt "126000,51700,129000,52900"
st "out1"
ju 2
blo "129000,52700"
)
s (Text
uid 433,0
va (VaSet
isHidden 1
)
xt "129000,52700,129000,52700"
ju 2
blo "129000,52700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 416,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,49000,129000,55000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 417,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 418,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "124910,47700,128010,48700"
st "gates"
blo "124910,48500"
tm "BdLibraryNameMgr"
)
*96 (Text
uid 419,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "124910,48700,131810,49700"
st "bufferUlogic"
blo "124910,49500"
tm "CptNameMgr"
)
*97 (Text
uid 420,0
va (VaSet
font "Verdana,8,1"
)
xt "124910,48700,127110,49700"
st "I26"
blo "124910,49500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 421,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 422,0
text (MLText
uid 423,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "124000,57600,138100,58600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*98 (HdlText
uid 434,0
optionalChildren [
*99 (EmbeddedText
uid 439,0
commentText (CommentText
uid 440,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 441,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "123000,35000,131000,37000"
)
oxt "0,0,18000,5000"
text (MLText
uid 442,0
va (VaSet
)
xt "123200,35200,130700,36400"
st "
test <= testOut(1 to 10);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
)
)
]
shape (Rectangle
uid 435,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "123000,34000,131000,38000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 436,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
uid 437,0
va (VaSet
)
xt "123400,38000,126000,39200"
st "eb3"
blo "123400,39000"
tm "HdlTextNameMgr"
)
*101 (Text
uid 438,0
va (VaSet
)
xt "123400,39000,124800,40200"
st "3"
blo "123400,40000"
tm "HdlTextNumberMgr"
)
]
)
)
*102 (SaComponent
uid 443,0
optionalChildren [
*103 (CptPort
uid 452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 453,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "130000,63625,130750,64375"
)
tg (CPTG
uid 454,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 455,0
va (VaSet
)
xt "127500,63300,129000,64500"
st "D"
ju 2
blo "129000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*104 (CptPort
uid 456,0
optionalChildren [
*105 (FFT
pts [
"129250,68000"
"130000,67625"
"130000,68375"
]
uid 460,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,67625,130000,68375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 457,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "130000,67625,130750,68375"
)
tg (CPTG
uid 458,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 459,0
va (VaSet
)
xt "126200,67400,129000,68600"
st "CLK"
ju 2
blo "129000,68400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*106 (CptPort
uid 461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 462,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126625,70000,127375,70750"
)
tg (CPTG
uid 463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 464,0
va (VaSet
)
xt "126000,68600,128800,69800"
st "CLR"
blo "126000,69600"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*107 (CptPort
uid 465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 466,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "123250,63625,124000,64375"
)
tg (CPTG
uid 467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 468,0
va (VaSet
)
xt "125000,63300,126600,64500"
st "Q"
blo "125000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 444,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "124000,62000,130000,70000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 445,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
uid 446,0
va (VaSet
)
xt "127600,69700,134200,70900"
st "sequential"
blo "127600,70700"
tm "BdLibraryNameMgr"
)
*109 (Text
uid 447,0
va (VaSet
)
xt "127600,70700,130300,71900"
st "DFF"
blo "127600,71700"
tm "CptNameMgr"
)
*110 (Text
uid 448,0
va (VaSet
)
xt "127600,71700,131500,72900"
st "I_rst1"
blo "127600,72700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 449,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 450,0
text (MLText
uid 451,0
va (VaSet
isHidden 1
)
xt "131000,69400,144400,70600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*111 (HdlText
uid 469,0
optionalChildren [
*112 (EmbeddedText
uid 474,0
commentText (CommentText
uid 475,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 476,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "123000,75000,131000,77000"
)
oxt "0,0,18000,5000"
text (MLText
uid 477,0
va (VaSet
)
xt "123200,75200,130700,76400"
st "
LEDS_n <= not LEDs;
-- LEDS_n <= not testOut(8 to 15);
-- LEDS_n(buttonNb+1 to ledNb) <= not LEDs(buttonNb+1 to ledNb);
-- LEDS_n(1 to buttonNb) <= not buttonsSynch;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
)
)
]
shape (Rectangle
uid 470,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "123000,74000,131000,78000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 471,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
uid 472,0
va (VaSet
)
xt "123400,78000,126000,79200"
st "eb2"
blo "123400,79000"
tm "HdlTextNameMgr"
)
*114 (Text
uid 473,0
va (VaSet
)
xt "123400,79000,124800,80200"
st "2"
blo "123400,80000"
tm "HdlTextNumberMgr"
)
]
)
)
*115 (PortIoOut
uid 478,0
shape (CompositeShape
uid 479,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 480,0
sl 0
ro 270
xt "139500,57625,141000,58375"
)
(Line
uid 481,0
sl 0
ro 270
xt "139000,58000,139500,58000"
pts [
"139000,58000"
"139500,58000"
]
)
]
)
tg (WTG
uid 482,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 483,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "142000,57300,145800,58700"
st "pwm"
blo "142000,58500"
tm "WireNameMgr"
)
s (Text
uid 484,0
va (VaSet
)
xt "142000,58700,142000,58700"
blo "142000,58700"
tm "SignalTypeMgr"
)
)
)
*116 (PortIoOut
uid 485,0
shape (CompositeShape
uid 486,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 487,0
sl 0
ro 270
xt "139500,43625,141000,44375"
)
(Line
uid 488,0
sl 0
ro 270
xt "139000,44000,139500,44000"
pts [
"139000,44000"
"139500,44000"
]
)
]
)
tg (WTG
uid 489,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 490,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "142000,43300,146000,44700"
st "LED1"
blo "142000,44500"
tm "WireNameMgr"
)
s (Text
uid 491,0
va (VaSet
font "Verdana,12,0"
)
xt "142000,44700,142000,44700"
blo "142000,44700"
tm "SignalTypeMgr"
)
)
)
*117 (PortIoOut
uid 492,0
shape (CompositeShape
uid 493,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 494,0
sl 0
ro 270
xt "139500,51625,141000,52375"
)
(Line
uid 495,0
sl 0
ro 270
xt "139000,52000,139500,52000"
pts [
"139000,52000"
"139500,52000"
]
)
]
)
tg (WTG
uid 496,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 497,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "142000,51300,146000,52700"
st "LED2"
blo "142000,52500"
tm "WireNameMgr"
)
s (Text
uid 498,0
va (VaSet
font "Verdana,12,0"
)
xt "142000,52700,142000,52700"
blo "142000,52700"
tm "SignalTypeMgr"
)
)
)
*118 (PortIoOut
uid 499,0
shape (CompositeShape
uid 500,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 501,0
sl 0
ro 270
xt "139500,75625,141000,76375"
)
(Line
uid 502,0
sl 0
ro 270
xt "139000,76000,139500,76000"
pts [
"139000,76000"
"139500,76000"
]
)
]
)
tg (WTG
uid 503,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 504,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "142000,75300,158300,76700"
st "LEDs_n : (1 TO ledNb)"
blo "142000,76500"
tm "WireNameMgr"
)
s (Text
uid 505,0
va (VaSet
font "Verdana,12,0"
)
xt "142000,76700,142000,76700"
blo "142000,76700"
tm "SignalTypeMgr"
)
)
)
*119 (PortIoOut
uid 506,0
shape (CompositeShape
uid 507,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 508,0
sl 0
ro 270
xt "139500,35625,141000,36375"
)
(Line
uid 509,0
sl 0
ro 270
xt "139000,36000,139500,36000"
pts [
"139000,36000"
"139500,36000"
]
)
]
)
tg (WTG
uid 510,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 511,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "142000,35300,153300,36700"
st "test : (1 TO 10)"
blo "142000,36500"
tm "WireNameMgr"
)
s (Text
uid 512,0
va (VaSet
font "Verdana,12,0"
)
xt "142000,36700,142000,36700"
blo "142000,36700"
tm "SignalTypeMgr"
)
)
)
*120 (PortIoOut
uid 513,0
shape (CompositeShape
uid 514,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 515,0
sl 0
ro 270
xt "139500,59625,141000,60375"
)
(Line
uid 516,0
sl 0
ro 270
xt "139000,60000,139500,60000"
pts [
"139000,60000"
"139500,60000"
]
)
]
)
tg (WTG
uid 517,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 518,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "142000,59300,145100,60700"
st "TxD"
blo "142000,60500"
tm "WireNameMgr"
)
s (Text
uid 519,0
va (VaSet
font "Verdana,12,0"
)
xt "142000,60700,142000,60700"
blo "142000,60700"
tm "SignalTypeMgr"
)
)
)
*121 (PortIoIn
uid 520,0
shape (CompositeShape
uid 521,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 522,0
sl 0
ro 90
xt "139500,63625,141000,64375"
)
(Line
uid 523,0
sl 0
ro 90
xt "139000,64000,139500,64000"
pts [
"139500,64000"
"139000,64000"
]
)
]
)
tg (WTG
uid 524,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 525,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "142000,63300,145200,64700"
st "RxD"
blo "142000,64500"
tm "WireNameMgr"
)
s (Text
uid 526,0
va (VaSet
font "Verdana,12,0"
)
xt "142000,64700,142000,64700"
blo "142000,64700"
tm "SignalTypeMgr"
)
)
)
*122 (Net
uid 718,0
decl (Decl
n "resetSynch"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 719,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,54000,17300,55000"
st "SIGNAL resetSynch     : std_ulogic"
)
)
*123 (Net
uid 720,0
decl (Decl
n "sys_clk"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 721,0
va (VaSet
)
xt "2000,56000,20800,57200"
st "SIGNAL sys_clk        : std_ulogic"
)
)
*124 (Net
uid 722,0
decl (Decl
n "generatorSynch"
t "std_uLogic"
o 3
suid 3,0
)
declText (MLText
uid 723,0
va (VaSet
)
xt "2000,47400,23000,48600"
st "SIGNAL generatorSynch : std_uLogic"
)
)
*125 (Net
uid 724,0
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 4,0
)
declText (MLText
uid 725,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,51800,16400,52800"
st "SIGNAL reset          : std_ulogic"
)
)
*126 (Net
uid 726,0
decl (Decl
n "pwm"
t "std_uLogic"
o 5
suid 5,0
)
declText (MLText
uid 727,0
va (VaSet
)
xt "2000,28200,16100,29400"
st "pwm            : std_uLogic"
)
)
*127 (Net
uid 728,0
decl (Decl
n "mainsSynch"
t "std_uLogic"
o 6
suid 6,0
)
declText (MLText
uid 729,0
va (VaSet
)
xt "2000,50600,22400,51800"
st "SIGNAL mainsSynch     : std_uLogic"
)
)
*128 (Net
uid 730,0
decl (Decl
n "reset_n"
t "std_ulogic"
o 7
suid 7,0
)
declText (MLText
uid 731,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,22000,13600,23000"
st "reset_n        : std_ulogic"
)
)
*129 (Net
uid 732,0
decl (Decl
n "generator"
t "std_uLogic"
o 8
suid 8,0
)
declText (MLText
uid 733,0
va (VaSet
)
xt "2000,19600,16900,20800"
st "generator      : std_uLogic"
)
)
*130 (Net
uid 734,0
decl (Decl
n "mains"
t "std_uLogic"
o 9
suid 9,0
)
declText (MLText
uid 735,0
va (VaSet
)
xt "2000,20800,16300,22000"
st "mains          : std_uLogic"
)
)
*131 (Net
uid 736,0
decl (Decl
n "LEDs"
t "std_uLogic_vector"
b "(1 to ledNb)"
o 10
suid 10,0
)
declText (MLText
uid 737,0
va (VaSet
)
xt "2000,41800,31300,43000"
st "SIGNAL LEDs           : std_uLogic_vector(1 to ledNb)"
)
)
*132 (Net
uid 738,0
decl (Decl
n "TxD"
t "std_ulogic"
o 11
suid 11,0
)
declText (MLText
uid 739,0
va (VaSet
)
xt "2000,26200,15700,27400"
st "TxD            : std_ulogic"
)
)
*133 (Net
uid 740,0
decl (Decl
n "LEDs_n"
t "std_ulogic_vector"
b "(1 TO ledNb)"
o 12
suid 12,0
)
declText (MLText
uid 741,0
va (VaSet
)
xt "2000,25000,27700,26200"
st "LEDs_n         : std_ulogic_vector(1 TO ledNb)"
)
)
*134 (Net
uid 742,0
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 13
suid 13,0
)
declText (MLText
uid 743,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,57200,27600,58200"
st "SIGNAL testOut        : std_uLogic_vector(1 TO testLineNb)"
)
)
*135 (Net
uid 744,0
decl (Decl
n "RxD"
t "std_ulogic"
o 14
suid 14,0
)
declText (MLText
uid 745,0
va (VaSet
)
xt "2000,16400,15700,17600"
st "RxD            : std_ulogic"
)
)
*136 (Net
uid 746,0
decl (Decl
n "RxDSynch"
t "std_ulogic"
o 15
suid 15,0
)
declText (MLText
uid 747,0
va (VaSet
)
xt "2000,43000,21800,44200"
st "SIGNAL RxDSynch       : std_ulogic"
)
)
*137 (Net
uid 748,0
decl (Decl
n "LED1"
t "std_uLogic"
o 16
suid 16,0
)
declText (MLText
uid 749,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,23000,13700,24000"
st "LED1           : std_uLogic"
)
)
*138 (Net
uid 750,0
decl (Decl
n "reset1"
t "std_ulogic"
o 17
suid 17,0
)
declText (MLText
uid 751,0
va (VaSet
)
xt "2000,52800,20500,54000"
st "SIGNAL reset1         : std_ulogic"
)
)
*139 (Net
uid 752,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 18
suid 18,0
)
declText (MLText
uid 753,0
va (VaSet
)
xt "2000,49400,20900,50600"
st "SIGNAL logic_1        : std_uLogic"
)
)
*140 (Net
uid 754,0
decl (Decl
n "LED2"
t "std_ulogic"
o 19
suid 19,0
)
declText (MLText
uid 755,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,24000,13500,25000"
st "LED2           : std_ulogic"
)
)
*141 (Net
uid 756,0
decl (Decl
n "buttonsSynch"
t "std_uLogic_vector"
b "(1 TO buttonNb)"
o 20
suid 20,0
)
declText (MLText
uid 757,0
va (VaSet
)
xt "2000,45400,35400,46600"
st "SIGNAL buttonsSynch   : std_uLogic_vector(1 TO buttonNb)"
)
)
*142 (Net
uid 758,0
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 21
suid 21,0
)
declText (MLText
uid 759,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,55000,17700,56000"
st "SIGNAL resetSynch_n   : std_ulogic"
)
)
*143 (Net
uid 760,0
decl (Decl
n "buttons"
t "std_uLogic_vector"
b "(1 TO buttonNb)"
o 22
suid 22,0
)
declText (MLText
uid 761,0
va (VaSet
)
xt "2000,44200,33800,45400"
st "SIGNAL buttons        : std_uLogic_vector(1 TO buttonNb)"
)
)
*144 (Net
uid 762,0
decl (Decl
n "buttons_n"
t "std_uLogic_vector"
b "(1 TO buttonNb)"
o 23
suid 23,0
)
declText (MLText
uid 763,0
va (VaSet
)
xt "2000,17600,29900,18800"
st "buttons_n      : std_uLogic_vector(1 TO buttonNb)"
)
)
*145 (Net
uid 764,0
decl (Decl
n "test"
t "std_uLogic_vector"
b "(1 TO 10)"
o 24
suid 24,0
)
declText (MLText
uid 765,0
va (VaSet
)
xt "2000,29400,25200,30600"
st "test           : std_uLogic_vector(1 TO 10)"
)
)
*146 (SaComponent
uid 835,0
optionalChildren [
*147 (CptPort
uid 818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 819,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,82625,33000,83375"
)
tg (CPTG
uid 820,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 821,0
va (VaSet
)
xt "34000,82500,35400,83700"
st "T"
blo "34000,83500"
)
)
thePort (LogicalPort
decl (Decl
n "T"
t "std_uLogic"
o 3
suid 1,0
)
)
)
*148 (CptPort
uid 822,0
optionalChildren [
*149 (FFT
pts [
"33750,87000"
"33000,87375"
"33000,86625"
]
uid 826,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,86625,33750,87375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 823,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,86625,33000,87375"
)
tg (CPTG
uid 824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 825,0
va (VaSet
)
xt "34000,86600,36800,87800"
st "CLK"
blo "34000,87600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
suid 2,0
)
)
)
*150 (CptPort
uid 827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 828,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35625,89000,36375,89750"
)
tg (CPTG
uid 829,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 830,0
va (VaSet
)
xt "35000,88000,37800,89200"
st "CLR"
blo "35000,89000"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*151 (CptPort
uid 831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 832,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "39000,82625,39750,83375"
)
tg (CPTG
uid 833,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 834,0
va (VaSet
)
xt "36400,82500,38000,83700"
st "Q"
ju 2
blo "38000,83500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 836,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,81000,39000,89000"
)
showPorts 0
oxt "33000,15000,39000,23000"
ttg (MlTextGroup
uid 837,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*152 (Text
uid 838,0
va (VaSet
font "Verdana,8,1"
)
xt "39600,84700,45600,85700"
st "sequential"
blo "39600,85500"
tm "BdLibraryNameMgr"
)
*153 (Text
uid 839,0
va (VaSet
font "Verdana,8,1"
)
xt "39600,85700,41700,86700"
st "TFF"
blo "39600,86500"
tm "CptNameMgr"
)
*154 (Text
uid 840,0
va (VaSet
font "Verdana,8,1"
)
xt "39600,86700,42100,87700"
st "U_0"
blo "39600,87500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 841,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 842,0
text (MLText
uid 843,0
va (VaSet
font "Verdana,8,0"
)
xt "40000,89600,54100,90600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 844,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "33250,87250,34750,88750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*155 (SaComponent
uid 857,0
optionalChildren [
*156 (CptPort
uid 845,0
ps "OnEdgeStrategy"
shape (Triangle
uid 846,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,82625,11000,83375"
)
tg (CPTG
uid 847,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 848,0
va (VaSet
font "Verdana,12,0"
)
xt "12000,82300,15800,83700"
st "clock"
blo "12000,83500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*157 (CptPort
uid 849,0
ps "OnEdgeStrategy"
shape (Triangle
uid 850,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,82625,27750,83375"
)
tg (CPTG
uid 851,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 852,0
va (VaSet
font "Verdana,12,0"
)
xt "20900,82300,26000,83700"
st "enable"
ju 2
blo "26000,83500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enable"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*158 (CptPort
uid 853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 854,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,84625,11000,85375"
)
tg (CPTG
uid 855,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 856,0
va (VaSet
font "Verdana,12,0"
)
xt "12000,84300,16100,85700"
st "reset"
blo "12000,85500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 858,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "11000,80000,27000,87000"
)
oxt "24000,14000,40000,22000"
ttg (MlTextGroup
uid 859,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
uid 860,0
va (VaSet
)
xt "11300,87400,17900,88600"
st "sequential"
blo "11300,88400"
tm "BdLibraryNameMgr"
)
*160 (Text
uid 861,0
va (VaSet
)
xt "11300,88600,18200,89800"
st "freqDivider"
blo "11300,89600"
tm "CptNameMgr"
)
*161 (Text
uid 862,0
va (VaSet
)
xt "11300,89800,14100,91000"
st "U_1"
blo "11300,90800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 863,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 864,0
text (MLText
uid 865,0
va (VaSet
)
xt "11000,91400,34500,93800"
st "divideValue = 100000000    ( positive )  
delay       = gateDelay    ( time     )  "
)
header ""
)
elements [
(GiElement
name "divideValue"
type "positive"
value "100000000"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 866,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "11250,85250,12750,86750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*162 (PortIoOut
uid 889,0
shape (CompositeShape
uid 890,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 891,0
sl 0
ro 270
xt "46500,82625,48000,83375"
)
(Line
uid 892,0
sl 0
ro 270
xt "46000,83000,46500,83000"
pts [
"46000,83000"
"46500,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 893,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 894,0
va (VaSet
)
xt "49000,82400,54500,83600"
st "heartbeat"
blo "49000,83400"
tm "WireNameMgr"
)
)
)
*163 (Net
uid 895,0
decl (Decl
n "heartbeat"
t "std_uLogic"
o 25
suid 26,0
)
declText (MLText
uid 896,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,27400,17000,28200"
st "heartbeat      : std_uLogic"
)
)
*164 (Net
uid 897,0
decl (Decl
n "enable"
t "std_ulogic"
o 26
suid 27,0
)
declText (MLText
uid 898,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,46600,20500,47400"
st "SIGNAL enable         : std_ulogic"
)
)
*165 (SaComponent
uid 959,0
optionalChildren [
*166 (CptPort
uid 923,0
ps "OnEdgeStrategy"
shape (Triangle
uid 924,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,67625,58750,68375"
)
tg (CPTG
uid 925,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 926,0
va (VaSet
font "Verdana,8,0"
)
xt "52700,67500,57000,68500"
st "clk10MHz"
ju 2
blo "57000,68300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk10MHz"
t "std_ulogic"
o 8
suid 1,0
)
)
)
*167 (CptPort
uid 927,0
ps "OnEdgeStrategy"
shape (Triangle
uid 928,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,66625,58750,67375"
)
tg (CPTG
uid 929,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 930,0
va (VaSet
font "Verdana,8,0"
)
xt "52700,66500,57000,67500"
st "clk50MHz"
ju 2
blo "57000,67300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk50MHz"
t "std_ulogic"
o 7
suid 2,0
)
)
)
*168 (CptPort
uid 931,0
ps "OnEdgeStrategy"
shape (Triangle
uid 932,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,63625,58750,64375"
)
tg (CPTG
uid 933,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 934,0
va (VaSet
font "Verdana,8,0"
)
xt "52700,63500,57000,64500"
st "clk60MHz"
ju 2
blo "57000,64300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk60MHz"
t "std_ulogic"
o 5
suid 3,0
)
)
)
*169 (CptPort
uid 935,0
ps "OnEdgeStrategy"
shape (Triangle
uid 936,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,65625,58750,66375"
)
tg (CPTG
uid 937,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 938,0
va (VaSet
font "Verdana,8,0"
)
xt "52700,65500,57000,66500"
st "clk75MHz"
ju 2
blo "57000,66300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk75MHz"
t "std_ulogic"
o 6
suid 4,0
)
)
)
*170 (CptPort
uid 939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 940,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,67625,46000,68375"
)
tg (CPTG
uid 941,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 942,0
va (VaSet
font "Verdana,8,0"
)
xt "47000,67500,50200,68500"
st "en10M"
blo "47000,68300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en10M"
t "std_ulogic"
o 4
suid 6,0
)
)
)
*171 (CptPort
uid 943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,66625,46000,67375"
)
tg (CPTG
uid 945,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 946,0
va (VaSet
font "Verdana,8,0"
)
xt "47000,66500,50200,67500"
st "en50M"
blo "47000,67300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en50M"
t "std_ulogic"
o 3
suid 7,0
)
)
)
*172 (CptPort
uid 947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,65625,46000,66375"
)
tg (CPTG
uid 949,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 950,0
va (VaSet
font "Verdana,8,0"
)
xt "47000,65500,50200,66500"
st "en75M"
blo "47000,66300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en75M"
t "std_ulogic"
o 2
suid 8,0
)
)
)
*173 (CptPort
uid 951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,69625,58750,70375"
)
tg (CPTG
uid 953,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 954,0
va (VaSet
font "Verdana,8,0"
)
xt "52800,69500,57000,70500"
st "pllLocked"
ju 2
blo "57000,70300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "pllLocked"
t "std_ulogic"
o 9
suid 9,0
)
)
)
*174 (CptPort
uid 955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,63625,46000,64375"
)
tg (CPTG
uid 957,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 958,0
va (VaSet
font "Verdana,8,0"
)
xt "47000,63500,51600,64500"
st "clkIn100M"
blo "47000,64300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clkIn100M"
t "std_ulogic"
o 1
suid 10,0
)
)
)
]
shape (Rectangle
uid 960,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "46000,63000,58000,71000"
)
oxt "20000,20000,32000,28000"
ttg (MlTextGroup
uid 961,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
uid 962,0
va (VaSet
font "Verdana,8,1"
)
xt "46400,73000,50100,74000"
st "Lattice"
blo "46400,73800"
tm "BdLibraryNameMgr"
)
*176 (Text
uid 963,0
va (VaSet
font "Verdana,8,1"
)
xt "46400,74000,48200,75000"
st "pll"
blo "46400,74800"
tm "CptNameMgr"
)
*177 (Text
uid 964,0
va (VaSet
font "Verdana,8,1"
)
xt "46400,75000,48900,76000"
st "U_2"
blo "46400,75800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 965,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 966,0
text (MLText
uid 967,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,-6200,22000,-6200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 968,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "46250,69250,47750,70750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*178 (Net
uid 975,0
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 27
suid 29,0
)
declText (MLText
uid 976,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,18800,17000,19600"
st "clock          : std_ulogic"
)
)
*179 (SaComponent
uid 981,0
optionalChildren [
*180 (CptPort
uid 977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 978,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42625,69250,43375,70000"
)
tg (CPTG
uid 979,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 980,0
va (VaSet
isHidden 1
)
xt "42100,70000,46500,71200"
st "logic_0"
ju 2
blo "46500,71000"
)
s (Text
uid 991,0
va (VaSet
)
xt "46500,71200,46500,71200"
ju 2
blo "46500,71200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pd
uid 982,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "40000,70000,45000,76000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 983,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
uid 984,0
va (VaSet
font "Verdana,8,1"
)
xt "39910,75700,43010,76700"
st "gates"
blo "39910,76500"
tm "BdLibraryNameMgr"
)
*182 (Text
uid 985,0
va (VaSet
font "Verdana,8,1"
)
xt "39910,76700,43410,77700"
st "logic0"
blo "39910,77500"
tm "CptNameMgr"
)
*183 (Text
uid 986,0
va (VaSet
font "Verdana,8,1"
)
xt "39910,77700,42410,78700"
st "U_3"
blo "39910,78500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 987,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 988,0
text (MLText
uid 989,0
va (VaSet
font "Verdana,8,0"
)
xt "40000,78600,40000,78600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 990,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "40250,74250,41750,75750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*184 (Net
uid 992,0
decl (Decl
n "logic_0"
t "std_uLogic"
o 28
suid 30,0
)
declText (MLText
uid 993,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,48600,20500,49400"
st "SIGNAL logic_0        : std_uLogic"
)
)
*185 (Wire
uid 527,0
optionalChildren [
*186 (Ripper
uid 533,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"107000,53014"
"108000,52014"
]
uid 534,0
va (VaSet
vasetType 3
)
xt "107000,52014,108000,53014"
)
)
*187 (Ripper
uid 535,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"107000,45014"
"108000,44014"
]
uid 536,0
va (VaSet
vasetType 3
)
xt "107000,44014,108000,45014"
)
)
*188 (Ripper
uid 537,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"107000,37014"
"108000,36014"
]
uid 538,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107000,36014,108000,37014"
)
)
]
shape (OrthoPolyLine
uid 528,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107000,32000,107000,55250"
pts [
"107000,55250"
"107000,32000"
]
)
start &79
sat 32
eat 16
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 532,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "105600,48450,107000,54050"
st "testOut"
blo "106800,54050"
tm "WireNameMgr"
)
)
on &134
)
*189 (Wire
uid 539,0
shape (OrthoPolyLine
uid 540,0
va (VaSet
vasetType 3
)
xt "108000,52000,124000,52014"
pts [
"124000,52000"
"116000,52000"
"116000,52014"
"108000,52014"
]
)
start &93
end &186
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 542,0
va (VaSet
font "Verdana,12,0"
)
xt "108000,50600,116200,52000"
st "testOut(1)"
blo "108000,51800"
tm "WireNameMgr"
)
)
on &134
)
*190 (Wire
uid 543,0
shape (OrthoPolyLine
uid 544,0
va (VaSet
vasetType 3
)
xt "108000,44000,124000,44014"
pts [
"124000,44000"
"116000,44000"
"116000,44014"
"108000,44014"
]
)
start &87
end &187
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 546,0
va (VaSet
font "Verdana,12,0"
)
xt "108000,42600,116200,44000"
st "testOut(2)"
blo "108000,43800"
tm "WireNameMgr"
)
)
on &134
)
*191 (Wire
uid 547,0
shape (OrthoPolyLine
uid 548,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108000,36000,123000,36014"
pts [
"123000,36000"
"116000,36000"
"116000,36014"
"108000,36014"
]
)
start &98
end &188
sat 1
eat 32
sty 1
sl "(1 TO 10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 552,0
va (VaSet
font "Verdana,12,0"
)
xt "108000,34600,118300,36000"
st "testOut(1:10)"
blo "108000,35800"
tm "WireNameMgr"
)
)
on &134
)
*192 (Wire
uid 553,0
shape (OrthoPolyLine
uid 554,0
va (VaSet
vasetType 3
)
xt "86750,72000,98250,75000"
pts [
"98250,72000"
"90000,72000"
"90000,75000"
"86750,75000"
]
)
start &74
end &67
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 556,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,70600,99600,72000"
st "resetSynch"
blo "91000,71800"
tm "WireNameMgr"
)
)
on &122
)
*193 (Wire
uid 557,0
shape (OrthoPolyLine
uid 558,0
va (VaSet
vasetType 3
)
xt "59000,85000,64000,85000"
pts [
"64000,85000"
"59000,85000"
]
)
start &25
end &12
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 560,0
va (VaSet
font "Verdana,12,0"
)
xt "58000,83600,63700,85000"
st "reset_n"
blo "58000,84800"
tm "WireNameMgr"
)
)
on &128
)
*194 (Wire
uid 561,0
shape (OrthoPolyLine
uid 562,0
va (VaSet
vasetType 3
)
xt "58750,64000,98250,70000"
pts [
"98250,70000"
"73000,70000"
"73000,64000"
"58750,64000"
]
)
start &73
end &168
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 564,0
va (VaSet
font "Verdana,12,0"
)
xt "92250,68600,97550,70000"
st "sys_clk"
blo "92250,69800"
tm "WireNameMgr"
)
)
on &123
)
*195 (Wire
uid 565,0
shape (OrthoPolyLine
uid 566,0
va (VaSet
vasetType 3
)
xt "59000,8000,66250,8000"
pts [
"66250,8000"
"59000,8000"
]
)
start &42
end &10
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 568,0
va (VaSet
font "Verdana,12,0"
)
xt "59000,6600,63500,8000"
st "mains"
blo "59000,7800"
tm "WireNameMgr"
)
)
on &130
)
*196 (Wire
uid 569,0
shape (OrthoPolyLine
uid 570,0
va (VaSet
vasetType 3
)
xt "83750,8000,98250,60000"
pts [
"83750,8000"
"93000,8000"
"93000,60000"
"98250,60000"
]
)
start &44
end &77
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 572,0
va (VaSet
font "Verdana,12,0"
)
xt "86000,6600,95000,8000"
st "mainsSynch"
blo "86000,7800"
tm "WireNameMgr"
)
)
on &127
)
*197 (Wire
uid 573,0
shape (OrthoPolyLine
uid 574,0
va (VaSet
vasetType 3
)
xt "59000,28000,66250,28000"
pts [
"66250,28000"
"59000,28000"
]
)
start &50
end &13
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 576,0
va (VaSet
font "Verdana,12,0"
)
xt "59000,26600,66100,28000"
st "generator"
blo "59000,27800"
tm "WireNameMgr"
)
)
on &129
)
*198 (Wire
uid 577,0
shape (OrthoPolyLine
uid 578,0
va (VaSet
vasetType 3
)
xt "63000,34000,66250,34000"
pts [
"66250,34000"
"63000,34000"
]
)
start &51
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 582,0
va (VaSet
font "Verdana,12,0"
)
xt "60000,32600,68600,34000"
st "resetSynch"
blo "60000,33800"
tm "WireNameMgr"
)
)
on &122
)
*199 (Wire
uid 583,0
shape (OrthoPolyLine
uid 584,0
va (VaSet
vasetType 3
)
xt "69750,81000,75000,85000"
pts [
"69750,85000"
"75000,85000"
"75000,81000"
]
)
start &26
end &35
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 586,0
va (VaSet
font "Verdana,12,0"
)
xt "71000,83600,75100,85000"
st "reset"
blo "71000,84800"
tm "WireNameMgr"
)
)
on &125
)
*200 (Wire
uid 587,0
shape (OrthoPolyLine
uid 588,0
va (VaSet
vasetType 3
)
xt "129000,44000,139000,44000"
pts [
"129000,44000"
"139000,44000"
]
)
start &88
end &116
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 590,0
va (VaSet
font "Verdana,12,0"
)
xt "136000,42600,140000,44000"
st "LED1"
blo "136000,43800"
tm "WireNameMgr"
)
)
on &137
)
*201 (Wire
uid 591,0
shape (OrthoPolyLine
uid 592,0
va (VaSet
vasetType 3
)
xt "78000,75000,81000,75000"
pts [
"78000,75000"
"81000,75000"
]
)
start &36
end &66
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 594,0
va (VaSet
font "Verdana,12,0"
)
xt "75000,73600,85200,75000"
st "resetSynch_n"
blo "75000,74800"
tm "WireNameMgr"
)
)
on &142
)
*202 (Wire
uid 595,0
shape (OrthoPolyLine
uid 596,0
va (VaSet
vasetType 3
)
xt "67000,74000,72000,75000"
pts [
"72000,75000"
"67000,75000"
"67000,74000"
]
)
start &32
end &20
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 598,0
va (VaSet
font "Verdana,12,0"
)
xt "68000,73600,72900,75000"
st "reset1"
blo "68000,74800"
tm "WireNameMgr"
)
)
on &138
)
*203 (Wire
uid 599,0
shape (OrthoPolyLine
uid 600,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "115750,66000,123000,76000"
pts [
"115750,66000"
"119000,66000"
"119000,76000"
"123000,76000"
]
)
start &78
end &111
sat 32
eat 1
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 604,0
va (VaSet
font "Verdana,12,0"
)
xt "117000,64600,120900,66000"
st "LEDs"
blo "117000,65800"
tm "WireNameMgr"
)
)
on &131
)
*204 (Wire
uid 605,0
shape (OrthoPolyLine
uid 606,0
va (VaSet
vasetType 3
)
xt "67000,79000,72000,79000"
pts [
"72000,79000"
"67000,79000"
]
)
start &33
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 610,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,77600,72300,79000"
st "sys_clk"
blo "67000,78800"
tm "WireNameMgr"
)
)
on &123
)
*205 (Wire
uid 611,0
shape (OrthoPolyLine
uid 612,0
va (VaSet
vasetType 3
)
xt "71000,56000,74250,56000"
pts [
"74250,56000"
"71000,56000"
]
)
start &61
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 616,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,54600,75600,56000"
st "resetSynch"
blo "67000,55800"
tm "WireNameMgr"
)
)
on &122
)
*206 (Wire
uid 617,0
shape (OrthoPolyLine
uid 618,0
va (VaSet
vasetType 3
)
xt "83750,28000,98250,62000"
pts [
"83750,28000"
"91000,28000"
"91000,62000"
"98250,62000"
]
)
start &52
end &76
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 620,0
va (VaSet
font "Verdana,12,0"
)
xt "86000,26600,97600,28000"
st "generatorSynch"
blo "86000,27800"
tm "WireNameMgr"
)
)
on &124
)
*207 (Wire
uid 621,0
shape (OrthoPolyLine
uid 622,0
va (VaSet
vasetType 3
)
xt "129000,52000,139000,52000"
pts [
"129000,52000"
"139000,52000"
]
)
start &94
end &117
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 624,0
va (VaSet
font "Verdana,12,0"
)
xt "136000,50600,140000,52000"
st "LED2"
blo "136000,51800"
tm "WireNameMgr"
)
)
on &140
)
*208 (Wire
uid 625,0
shape (OrthoPolyLine
uid 626,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131000,76000,139000,76000"
pts [
"131000,76000"
"139000,76000"
]
)
start &111
end &118
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 630,0
va (VaSet
font "Verdana,12,0"
)
xt "134000,74600,139500,76000"
st "LEDs_n"
blo "134000,75800"
tm "WireNameMgr"
)
)
on &133
)
*209 (Wire
uid 631,0
shape (OrthoPolyLine
uid 632,0
va (VaSet
vasetType 3
)
xt "115750,58000,139000,60000"
pts [
"115750,60000"
"119000,60000"
"119000,58000"
"139000,58000"
]
)
start &75
end &115
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 634,0
va (VaSet
font "Verdana,12,0"
)
xt "136000,56600,139800,58000"
st "pwm"
blo "136000,57800"
tm "WireNameMgr"
)
)
on &126
)
*210 (Wire
uid 635,0
shape (OrthoPolyLine
uid 636,0
va (VaSet
vasetType 3
)
xt "63000,32000,66250,32000"
pts [
"66250,32000"
"63000,32000"
]
)
start &49
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 639,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 640,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,30600,67300,32000"
st "sys_clk"
blo "62000,31800"
tm "WireNameMgr"
)
)
on &123
)
*211 (Wire
uid 641,0
shape (OrthoPolyLine
uid 642,0
va (VaSet
vasetType 3
)
xt "63000,12000,66250,12000"
pts [
"66250,12000"
"63000,12000"
]
)
start &41
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 646,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,10600,67300,12000"
st "sys_clk"
blo "62000,11800"
tm "WireNameMgr"
)
)
on &123
)
*212 (Wire
uid 647,0
shape (OrthoPolyLine
uid 648,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131000,36000,139000,36000"
pts [
"131000,36000"
"139000,36000"
]
)
start &98
end &119
sat 2
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 651,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 652,0
va (VaSet
font "Verdana,12,0"
)
xt "132000,34600,135300,36000"
st "test"
blo "132000,35800"
tm "WireNameMgr"
)
)
on &145
)
*213 (Wire
uid 653,0
shape (OrthoPolyLine
uid 654,0
va (VaSet
vasetType 3
)
xt "43000,54000,46250,54000"
pts [
"46250,54000"
"43000,54000"
]
)
start &5
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 658,0
va (VaSet
font "Verdana,12,0"
)
xt "39000,52600,47600,54000"
st "resetSynch"
blo "39000,53800"
tm "WireNameMgr"
)
)
on &122
)
*214 (Wire
uid 659,0
shape (OrthoPolyLine
uid 660,0
va (VaSet
vasetType 3
)
xt "67000,46000,74250,52000"
pts [
"67000,46000"
"67000,52000"
"74250,52000"
]
)
start &15
end &60
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 661,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 662,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "65600,42800,67000,48000"
st "logic_1"
blo "66800,48000"
tm "WireNameMgr"
)
s (Text
uid 663,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "67000,48000,67000,48000"
blo "67000,48000"
tm "SignalTypeMgr"
)
)
on &139
)
*215 (Wire
uid 664,0
shape (OrthoPolyLine
uid 665,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,48000,74250,48000"
pts [
"74250,48000"
"63750,48000"
]
)
start &58
end &6
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 667,0
va (VaSet
font "Verdana,12,0"
)
xt "68000,46600,73700,48000"
st "buttons"
blo "68000,47800"
tm "WireNameMgr"
)
)
on &143
)
*216 (Wire
uid 668,0
shape (OrthoPolyLine
uid 669,0
va (VaSet
vasetType 3
)
xt "71000,54000,74250,54000"
pts [
"74250,54000"
"71000,54000"
]
)
start &57
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 672,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 673,0
va (VaSet
font "Verdana,12,0"
)
xt "70000,52600,75300,54000"
st "sys_clk"
blo "70000,53800"
tm "WireNameMgr"
)
)
on &123
)
*217 (Wire
uid 674,0
shape (OrthoPolyLine
uid 675,0
va (VaSet
vasetType 3
)
xt "43000,52000,46250,52000"
pts [
"46250,52000"
"43000,52000"
]
)
start &3
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 679,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,50600,47300,52000"
st "sys_clk"
blo "42000,51800"
tm "WireNameMgr"
)
)
on &123
)
*218 (Wire
uid 680,0
shape (OrthoPolyLine
uid 681,0
va (VaSet
vasetType 3
)
xt "63000,14000,66250,14000"
pts [
"66250,14000"
"63000,14000"
]
)
start &43
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 685,0
va (VaSet
font "Verdana,12,0"
)
xt "60000,12600,68600,14000"
st "resetSynch"
blo "60000,13800"
tm "WireNameMgr"
)
)
on &122
)
*219 (Wire
uid 686,0
shape (OrthoPolyLine
uid 687,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83750,48000,98250,66000"
pts [
"98250,66000"
"87000,66000"
"87000,48000"
"83750,48000"
]
)
start &80
end &59
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 689,0
va (VaSet
font "Verdana,12,0"
)
xt "89000,64600,99200,66000"
st "buttonsSynch"
blo "89000,65800"
tm "WireNameMgr"
)
)
on &141
)
*220 (Wire
uid 690,0
shape (OrthoPolyLine
uid 691,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "39000,48000,46250,48000"
pts [
"46250,48000"
"39000,48000"
]
)
start &4
end &1
es 0
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 693,0
va (VaSet
font "Verdana,12,0"
)
xt "39000,46600,46300,48000"
st "buttons_n"
blo "39000,47800"
tm "WireNameMgr"
)
)
on &144
)
*221 (Wire
uid 694,0
shape (OrthoPolyLine
uid 695,0
va (VaSet
vasetType 3
)
xt "130000,68000,133000,68000"
pts [
"130000,68000"
"133000,68000"
]
)
start &104
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 699,0
va (VaSet
font "Verdana,12,0"
)
xt "132000,66600,137300,68000"
st "sys_clk"
blo "132000,67800"
tm "WireNameMgr"
)
)
on &123
)
*222 (Wire
uid 700,0
shape (OrthoPolyLine
uid 701,0
va (VaSet
vasetType 3
)
xt "127000,70000,133000,72000"
pts [
"127000,70000"
"127000,72000"
"133000,72000"
]
)
start &106
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 705,0
va (VaSet
font "Verdana,12,0"
)
xt "132000,70600,140600,72000"
st "resetSynch"
blo "132000,71800"
tm "WireNameMgr"
)
)
on &122
)
*223 (Wire
uid 706,0
shape (OrthoPolyLine
uid 707,0
va (VaSet
vasetType 3
)
xt "115750,64000,124000,64000"
pts [
"115750,64000"
"124000,64000"
]
)
start &81
end &107
es 0
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 709,0
va (VaSet
font "Verdana,12,0"
)
xt "117000,62600,123900,64000"
st "RxDSynch"
blo "117000,63800"
tm "WireNameMgr"
)
)
on &136
)
*224 (Wire
uid 710,0
shape (OrthoPolyLine
uid 711,0
va (VaSet
vasetType 3
)
xt "115750,60000,139000,62000"
pts [
"115750,62000"
"121000,62000"
"121000,60000"
"139000,60000"
]
)
start &82
end &120
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 713,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,58600,140100,60000"
st "TxD"
blo "137000,59800"
tm "WireNameMgr"
)
)
on &132
)
*225 (Wire
uid 714,0
shape (OrthoPolyLine
uid 715,0
va (VaSet
vasetType 3
)
xt "130000,64000,139000,64000"
pts [
"130000,64000"
"139000,64000"
]
)
start &103
end &121
es 0
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 717,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,62600,140200,64000"
st "RxD"
blo "137000,63800"
tm "WireNameMgr"
)
)
on &135
)
*226 (Wire
uid 867,0
shape (OrthoPolyLine
uid 868,0
va (VaSet
vasetType 3
)
xt "29000,87000,33000,87000"
pts [
"33000,87000"
"29000,87000"
]
)
start &148
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 874,0
va (VaSet
font "Verdana,12,0"
)
xt "29000,85600,32800,87000"
st "clock"
blo "29000,86800"
tm "WireNameMgr"
)
)
on &178
)
*227 (Wire
uid 875,0
shape (OrthoPolyLine
uid 876,0
va (VaSet
vasetType 3
)
xt "36000,89000,36000,91000"
pts [
"36000,89000"
"36000,91000"
]
)
start &150
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 882,0
va (VaSet
font "Verdana,12,0"
)
xt "32000,91600,40600,93000"
st "resetSynch"
blo "32000,92800"
tm "WireNameMgr"
)
)
on &122
)
*228 (Wire
uid 885,0
shape (OrthoPolyLine
uid 886,0
va (VaSet
vasetType 3
)
xt "39000,83000,46000,83000"
pts [
"39000,83000"
"46000,83000"
]
)
start &151
end &162
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 888,0
va (VaSet
isHidden 1
)
xt "41000,81800,46500,83000"
st "heartbeat"
blo "41000,82800"
tm "WireNameMgr"
)
)
on &163
)
*229 (Wire
uid 899,0
shape (OrthoPolyLine
uid 900,0
va (VaSet
vasetType 3
)
xt "27750,83000,33000,83000"
pts [
"27750,83000"
"33000,83000"
]
)
start &157
end &147
sat 32
eat 32
stc 0
sf 1
tg (WTG
uid 901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 902,0
va (VaSet
)
xt "29750,81800,33750,83000"
st "enable"
blo "29750,82800"
tm "WireNameMgr"
)
)
on &164
)
*230 (Wire
uid 903,0
shape (OrthoPolyLine
uid 904,0
va (VaSet
vasetType 3
)
xt "5000,83000,10250,83000"
pts [
"10250,83000"
"5000,83000"
]
)
start &156
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 910,0
va (VaSet
font "Verdana,12,0"
)
xt "6000,81600,9800,83000"
st "clock"
blo "6000,82800"
tm "WireNameMgr"
)
)
on &178
)
*231 (Wire
uid 911,0
shape (OrthoPolyLine
uid 912,0
va (VaSet
vasetType 3
)
xt "2000,85000,10250,85000"
pts [
"10250,85000"
"2000,85000"
]
)
start &158
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 918,0
va (VaSet
font "Verdana,12,0"
)
xt "2000,83600,10600,85000"
st "resetSynch"
blo "2000,84800"
tm "WireNameMgr"
)
)
on &122
)
*232 (Wire
uid 971,0
shape (OrthoPolyLine
uid 972,0
va (VaSet
vasetType 3
)
xt "40000,64000,45250,64000"
pts [
"40000,64000"
"45250,64000"
]
)
start &11
end &174
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 974,0
va (VaSet
)
xt "42000,62800,45400,64000"
st "clock"
blo "42000,63800"
tm "WireNameMgr"
)
)
on &178
)
*233 (Wire
uid 994,0
optionalChildren [
*234 (BdJunction
uid 1002,0
ps "OnConnectorStrategy"
shape (Circle
uid 1003,0
va (VaSet
vasetType 1
)
xt "42600,66600,43400,67400"
radius 400
)
)
*235 (BdJunction
uid 1008,0
ps "OnConnectorStrategy"
shape (Circle
uid 1009,0
va (VaSet
vasetType 1
)
xt "42600,67600,43400,68400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 995,0
va (VaSet
vasetType 3
)
xt "43000,66000,45250,70000"
pts [
"43000,70000"
"43000,66000"
"45250,66000"
]
)
start &180
end &172
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 996,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 997,0
ro 270
va (VaSet
isHidden 1
)
xt "41800,64600,43000,69000"
st "logic_0"
blo "42800,69000"
tm "WireNameMgr"
)
s (Text
uid 1077,0
ro 270
va (VaSet
isHidden 1
)
xt "43000,69000,43000,69000"
blo "43000,69000"
tm "SignalTypeMgr"
)
)
on &184
)
*236 (Wire
uid 998,0
shape (OrthoPolyLine
uid 999,0
va (VaSet
vasetType 3
)
xt "43000,67000,45250,67000"
pts [
"45250,67000"
"43000,67000"
]
)
start &171
end &234
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1001,0
va (VaSet
isHidden 1
)
xt "41250,65800,45650,67000"
st "logic_0"
blo "41250,66800"
tm "WireNameMgr"
)
)
on &184
)
*237 (Wire
uid 1004,0
shape (OrthoPolyLine
uid 1005,0
va (VaSet
vasetType 3
)
xt "43000,68000,45250,68000"
pts [
"45250,68000"
"43000,68000"
]
)
start &170
end &235
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1007,0
va (VaSet
isHidden 1
)
xt "41250,66800,45650,68000"
st "logic_0"
blo "41250,67800"
tm "WireNameMgr"
)
)
on &184
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *238 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*239 (Text
uid 42,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*240 (MLText
uid 43,0
va (VaSet
)
xt "0,1200,17700,9600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;
LIBRARY Common;
  USE Common.CommonLib.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*241 (Text
uid 45,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*242 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*243 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*244 (Text
uid 48,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*245 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*246 (Text
uid 50,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*247 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1921,1056"
viewArea "-2000,-2000,178106,96723"
cachedDiagramExtent "0,0,158300,93800"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1266,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*248 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*249 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*250 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*251 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*252 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*253 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*254 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*255 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*256 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*257 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*258 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*259 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*260 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*261 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*262 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*263 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*264 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*265 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*266 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*267 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*268 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "0,14000,7400,15200"
st "Declarations"
blo "0,15000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "0,15200,3700,16400"
st "Ports:"
blo "0,16200"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "0,30600,5200,31800"
st "Pre User:"
blo "0,31600"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,31800,48000,40600"
st "constant clockFrequency: real := 60.0E6;
constant rs232BaudRate: real := 115.2E3;
constant pwmFrequency: real := 100.0E3;
constant mainsFrequency: real := 50.0;
constant debounceCounterBitNb: positive := requiredBitNb(integer(clockFrequency/100.0));
constant spikeFilterCounterBitNb: positive := requiredBitNb(10);
constant buttonsRepeatFrequency: real := 100.0;
constant controlAmplitudeBitNb: natural := 10;
constant proportionalShift: integer := -14;
constant integratorShift: integer := -12;
constant testLineNb: positive := 16;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "0,40600,9500,41800"
st "Diagram Signals:"
blo "0,41600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "0,14000,6400,15200"
st "Post User:"
blo "0,15000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,14000,0,14000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 30,0
usingSuid 1
emptyRow *269 (LEmptyRow
)
uid 54,0
optionalChildren [
*270 (RefLabelRowHdr
)
*271 (TitleRowHdr
)
*272 (FilterRowHdr
)
*273 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*274 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*275 (GroupColHdr
tm "GroupColHdrMgr"
)
*276 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*277 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*278 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*279 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*280 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*281 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*282 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 766,0
)
*283 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sys_clk"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 768,0
)
*284 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "generatorSynch"
t "std_uLogic"
o 3
suid 3,0
)
)
uid 770,0
)
*285 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 4,0
)
)
uid 772,0
)
*286 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pwm"
t "std_uLogic"
o 5
suid 5,0
)
)
uid 774,0
)
*287 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mainsSynch"
t "std_uLogic"
o 6
suid 6,0
)
)
uid 776,0
)
*288 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_ulogic"
o 7
suid 7,0
)
)
uid 778,0
)
*289 (LeafLogPort
port (LogicalPort
decl (Decl
n "generator"
t "std_uLogic"
o 8
suid 8,0
)
)
uid 780,0
)
*290 (LeafLogPort
port (LogicalPort
decl (Decl
n "mains"
t "std_uLogic"
o 9
suid 9,0
)
)
uid 782,0
)
*291 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LEDs"
t "std_uLogic_vector"
b "(1 to ledNb)"
o 10
suid 10,0
)
)
uid 784,0
)
*292 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TxD"
t "std_ulogic"
o 11
suid 11,0
)
)
uid 786,0
)
*293 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LEDs_n"
t "std_ulogic_vector"
b "(1 TO ledNb)"
o 12
suid 12,0
)
)
uid 788,0
)
*294 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 13
suid 13,0
)
)
uid 790,0
)
*295 (LeafLogPort
port (LogicalPort
decl (Decl
n "RxD"
t "std_ulogic"
o 14
suid 14,0
)
)
uid 792,0
)
*296 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RxDSynch"
t "std_ulogic"
o 15
suid 15,0
)
)
uid 794,0
)
*297 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LED1"
t "std_uLogic"
o 16
suid 16,0
)
)
uid 796,0
)
*298 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset1"
t "std_ulogic"
o 17
suid 17,0
)
)
uid 798,0
)
*299 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 18
suid 18,0
)
)
uid 800,0
)
*300 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LED2"
t "std_ulogic"
o 19
suid 19,0
)
)
uid 802,0
)
*301 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "buttonsSynch"
t "std_uLogic_vector"
b "(1 TO buttonNb)"
o 20
suid 20,0
)
)
uid 804,0
)
*302 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 21
suid 21,0
)
)
uid 806,0
)
*303 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "buttons"
t "std_uLogic_vector"
b "(1 TO buttonNb)"
o 22
suid 22,0
)
)
uid 808,0
)
*304 (LeafLogPort
port (LogicalPort
decl (Decl
n "buttons_n"
t "std_uLogic_vector"
b "(1 TO buttonNb)"
o 23
suid 23,0
)
)
uid 810,0
)
*305 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "test"
t "std_uLogic_vector"
b "(1 TO 10)"
o 24
suid 24,0
)
)
uid 812,0
)
*306 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "heartbeat"
t "std_uLogic"
o 25
suid 26,0
)
)
uid 919,0
)
*307 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enable"
t "std_ulogic"
o 26
suid 27,0
)
)
uid 921,0
)
*308 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 27
suid 29,0
)
)
uid 1010,0
)
*309 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_0"
t "std_uLogic"
o 28
suid 30,0
)
)
uid 1012,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*310 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *311 (MRCItem
litem &269
pos 28
dimension 20
)
uid 69,0
optionalChildren [
*312 (MRCItem
litem &270
pos 0
dimension 20
uid 70,0
)
*313 (MRCItem
litem &271
pos 1
dimension 23
uid 71,0
)
*314 (MRCItem
litem &272
pos 2
hidden 1
dimension 20
uid 72,0
)
*315 (MRCItem
litem &282
pos 0
dimension 20
uid 767,0
)
*316 (MRCItem
litem &283
pos 1
dimension 20
uid 769,0
)
*317 (MRCItem
litem &284
pos 2
dimension 20
uid 771,0
)
*318 (MRCItem
litem &285
pos 3
dimension 20
uid 773,0
)
*319 (MRCItem
litem &286
pos 4
dimension 20
uid 775,0
)
*320 (MRCItem
litem &287
pos 5
dimension 20
uid 777,0
)
*321 (MRCItem
litem &288
pos 6
dimension 20
uid 779,0
)
*322 (MRCItem
litem &289
pos 7
dimension 20
uid 781,0
)
*323 (MRCItem
litem &290
pos 8
dimension 20
uid 783,0
)
*324 (MRCItem
litem &291
pos 9
dimension 20
uid 785,0
)
*325 (MRCItem
litem &292
pos 10
dimension 20
uid 787,0
)
*326 (MRCItem
litem &293
pos 11
dimension 20
uid 789,0
)
*327 (MRCItem
litem &294
pos 12
dimension 20
uid 791,0
)
*328 (MRCItem
litem &295
pos 13
dimension 20
uid 793,0
)
*329 (MRCItem
litem &296
pos 14
dimension 20
uid 795,0
)
*330 (MRCItem
litem &297
pos 15
dimension 20
uid 797,0
)
*331 (MRCItem
litem &298
pos 16
dimension 20
uid 799,0
)
*332 (MRCItem
litem &299
pos 17
dimension 20
uid 801,0
)
*333 (MRCItem
litem &300
pos 18
dimension 20
uid 803,0
)
*334 (MRCItem
litem &301
pos 19
dimension 20
uid 805,0
)
*335 (MRCItem
litem &302
pos 20
dimension 20
uid 807,0
)
*336 (MRCItem
litem &303
pos 21
dimension 20
uid 809,0
)
*337 (MRCItem
litem &304
pos 22
dimension 20
uid 811,0
)
*338 (MRCItem
litem &305
pos 23
dimension 20
uid 813,0
)
*339 (MRCItem
litem &306
pos 24
dimension 20
uid 920,0
)
*340 (MRCItem
litem &307
pos 25
dimension 20
uid 922,0
)
*341 (MRCItem
litem &308
pos 26
dimension 20
uid 1011,0
)
*342 (MRCItem
litem &309
pos 27
dimension 20
uid 1013,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*343 (MRCItem
litem &273
pos 0
dimension 20
uid 74,0
)
*344 (MRCItem
litem &275
pos 1
dimension 50
uid 75,0
)
*345 (MRCItem
litem &276
pos 2
dimension 100
uid 76,0
)
*346 (MRCItem
litem &277
pos 3
dimension 50
uid 77,0
)
*347 (MRCItem
litem &278
pos 4
dimension 100
uid 78,0
)
*348 (MRCItem
litem &279
pos 5
dimension 100
uid 79,0
)
*349 (MRCItem
litem &280
pos 6
dimension 50
uid 80,0
)
*350 (MRCItem
litem &281
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *351 (LEmptyRow
)
uid 83,0
optionalChildren [
*352 (RefLabelRowHdr
)
*353 (TitleRowHdr
)
*354 (FilterRowHdr
)
*355 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*356 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*357 (GroupColHdr
tm "GroupColHdrMgr"
)
*358 (NameColHdr
tm "GenericNameColHdrMgr"
)
*359 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*360 (InitColHdr
tm "GenericValueColHdrMgr"
)
*361 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*362 (EolColHdr
tm "GenericEolColHdrMgr"
)
*363 (LogGeneric
generic (GiElement
name "buttonNb"
type "positive"
value "4"
)
uid 814,0
)
*364 (LogGeneric
generic (GiElement
name "ledNb"
type "positive"
value "8"
)
uid 816,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*365 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *366 (MRCItem
litem &351
pos 2
dimension 20
)
uid 97,0
optionalChildren [
*367 (MRCItem
litem &352
pos 0
dimension 20
uid 98,0
)
*368 (MRCItem
litem &353
pos 1
dimension 23
uid 99,0
)
*369 (MRCItem
litem &354
pos 2
hidden 1
dimension 20
uid 100,0
)
*370 (MRCItem
litem &363
pos 0
dimension 20
uid 815,0
)
*371 (MRCItem
litem &364
pos 1
dimension 20
uid 817,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*372 (MRCItem
litem &355
pos 0
dimension 20
uid 102,0
)
*373 (MRCItem
litem &357
pos 1
dimension 50
uid 103,0
)
*374 (MRCItem
litem &358
pos 2
dimension 100
uid 104,0
)
*375 (MRCItem
litem &359
pos 3
dimension 100
uid 105,0
)
*376 (MRCItem
litem &360
pos 4
dimension 50
uid 106,0
)
*377 (MRCItem
litem &361
pos 5
dimension 50
uid 107,0
)
*378 (MRCItem
litem &362
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
