{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@259:269@HdlIdDef", "          .shift_src_a(shift_src_a)\n\t\t\t\t  );\n   //addr_calc\n   wire [2047:0] ex_ld_st_addr;\n   wire [63:0] \t ex_exec_value;\n   wire \t ex_gm_or_lds;\n\n   lsu_addr_calculator addr_calc(\n\t\t\t\t .in_vector_source_b(addr_calc_vector_source_b),\n\t\t\t\t .in_scalar_source_a(addr_calc_scalar_source_a),\n\t\t\t\t .in_scalar_source_b(addr_calc_scalar_source_b),\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu.v@257:267", "\t\t\t\t  .rst(rst),\n          .load_src_a(load_src_a),\n          .shift_src_a(shift_src_a)\n\t\t\t\t  );\n   //addr_calc\n   wire [2047:0] ex_ld_st_addr;\n   wire [63:0] \t ex_exec_value;\n   wire \t ex_gm_or_lds;\n\n   lsu_addr_calculator addr_calc(\n\t\t\t\t .in_vector_source_b(addr_calc_vector_source_b),\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@258:268", "          .load_src_a(load_src_a),\n          .shift_src_a(shift_src_a)\n\t\t\t\t  );\n   //addr_calc\n   wire [2047:0] ex_ld_st_addr;\n   wire [63:0] \t ex_exec_value;\n   wire \t ex_gm_or_lds;\n\n   lsu_addr_calculator addr_calc(\n\t\t\t\t .in_vector_source_b(addr_calc_vector_source_b),\n\t\t\t\t .in_scalar_source_a(addr_calc_scalar_source_a),\n"]], "Diff Content": {"Delete": [[264, "   wire \t ex_gm_or_lds;\n"]], "Add": []}}