;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 10/9/2020 10:55:01
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x000000040F9E  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x000000  	0
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000F6E  	3950
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x0010A2  	4258
0x002A	0x001694  	5780
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x001616  	5654
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x0019EE  	6638
0x0050	0x0018B0  	6320
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x0F9E	0x21B96F  	MOV	#7062, W15
0x0FA0	0x27FFF0  	MOV	#32767, W0
0x0FA2	0xB7A020  	MOV	WREG, SPLIM
0x0FA4	0x202010  	MOV	#513, W0
0x0FA6	0xB7A032  	MOV	WREG, DSRPAG
0x0FA8	0x200040  	MOV	#4, W0
0x0FAA	0xB72044  	IOR	CORCON
0x0FAC	0x000000021A62  	CALL	6754
;Master.c,104 :: 		void main() {
;Master.c,106 :: 		ConfiguracionPrincipal();
0x0FB0	0x781F8A  	PUSH	W10
0x0FB2	0x781F8B  	PUSH	W11
0x0FB4	0x07FEEC  	RCALL	_ConfiguracionPrincipal
;Master.c,107 :: 		GPS_init(1,1);
0x0FB6	0xB3C01B  	MOV.B	#1, W11
0x0FB8	0xB3C01A  	MOV.B	#1, W10
0x0FBA	0x07FE2E  	RCALL	_GPS_init
;Master.c,108 :: 		DS3234_init();
0x0FBC	0x07FE52  	RCALL	_DS3234_init
;Master.c,113 :: 		i = 0;
0x0FBE	0xEF2000  	CLR	W0
0x0FC0	0x88DC10  	MOV	W0, _i
;Master.c,114 :: 		j = 0;
0x0FC2	0xEF2000  	CLR	W0
0x0FC4	0x88DC00  	MOV	W0, _j
;Master.c,115 :: 		x = 0;
0x0FC6	0xEF2000  	CLR	W0
0x0FC8	0x88DBE0  	MOV	W0, _x
;Master.c,116 :: 		y = 0;
0x0FCA	0xEF2000  	CLR	W0
0x0FCC	0x88DBD0  	MOV	W0, _y
;Master.c,119 :: 		banSPI0 = 0;
0x0FCE	0x21B7E1  	MOV	#lo_addr(_banSPI0), W1
0x0FD0	0xEF2000  	CLR	W0
0x0FD2	0x784880  	MOV.B	W0, [W1]
;Master.c,120 :: 		banSPI1 = 0;
0x0FD4	0x21B791  	MOV	#lo_addr(_banSPI1), W1
0x0FD6	0xEF2000  	CLR	W0
0x0FD8	0x784880  	MOV.B	W0, [W1]
;Master.c,121 :: 		banSPI2 = 0;
0x0FDA	0x21B691  	MOV	#lo_addr(_banSPI2), W1
0x0FDC	0xEF2000  	CLR	W0
0x0FDE	0x784880  	MOV.B	W0, [W1]
;Master.c,122 :: 		banSPI3 = 0;
0x0FE0	0x21B681  	MOV	#lo_addr(_banSPI3), W1
0x0FE2	0xEF2000  	CLR	W0
0x0FE4	0x784880  	MOV.B	W0, [W1]
;Master.c,123 :: 		banSPI4 = 0;
0x0FE6	0x21B6B1  	MOV	#lo_addr(_banSPI4), W1
0x0FE8	0xEF2000  	CLR	W0
0x0FEA	0x784880  	MOV.B	W0, [W1]
;Master.c,124 :: 		banSPI5 = 0;
0x0FEC	0x21B6A1  	MOV	#lo_addr(_banSPI5), W1
0x0FEE	0xEF2000  	CLR	W0
0x0FF0	0x784880  	MOV.B	W0, [W1]
;Master.c,125 :: 		banSPI6 = 0;
0x0FF2	0x21B671  	MOV	#lo_addr(_banSPI6), W1
0x0FF4	0xEF2000  	CLR	W0
0x0FF6	0x784880  	MOV.B	W0, [W1]
;Master.c,126 :: 		banSPI7 = 0;
0x0FF8	0x21B641  	MOV	#lo_addr(_banSPI7), W1
0x0FFA	0xEF2000  	CLR	W0
0x0FFC	0x784880  	MOV.B	W0, [W1]
;Master.c,127 :: 		banSPI8 = 0;
0x0FFE	0x21B571  	MOV	#lo_addr(_banSPI8), W1
0x1000	0xEF2000  	CLR	W0
0x1002	0x784880  	MOV.B	W0, [W1]
;Master.c,128 :: 		banSPI9 = 0;
0x1004	0x21B661  	MOV	#lo_addr(_banSPI9), W1
0x1006	0xEF2000  	CLR	W0
0x1008	0x784880  	MOV.B	W0, [W1]
;Master.c,129 :: 		banSPIA = 0;
0x100A	0x21B651  	MOV	#lo_addr(_banSPIA), W1
0x100C	0xEF2000  	CLR	W0
0x100E	0x784880  	MOV.B	W0, [W1]
;Master.c,132 :: 		i_gps = 0;
0x1010	0xEF2000  	CLR	W0
0x1012	0x88DBB0  	MOV	W0, _i_gps
;Master.c,133 :: 		byteGPS = 0;
0x1014	0x21B741  	MOV	#lo_addr(_byteGPS), W1
0x1016	0xEF2000  	CLR	W0
0x1018	0x784880  	MOV.B	W0, [W1]
;Master.c,134 :: 		banGPSI = 0;
0x101A	0x21B781  	MOV	#lo_addr(_banGPSI), W1
0x101C	0xEF2000  	CLR	W0
0x101E	0x784880  	MOV.B	W0, [W1]
;Master.c,135 :: 		banGPSC = 0;
0x1020	0x21B751  	MOV	#lo_addr(_banGPSC), W1
0x1022	0xEF2000  	CLR	W0
0x1024	0x784880  	MOV.B	W0, [W1]
;Master.c,136 :: 		banSetGPS = 0;
0x1026	0x21B731  	MOV	#lo_addr(_banSetGPS), W1
0x1028	0xEF2000  	CLR	W0
0x102A	0x784880  	MOV.B	W0, [W1]
;Master.c,139 :: 		banSetReloj = 0;
0x102C	0x21B6D1  	MOV	#lo_addr(_banSetReloj), W1
0x102E	0xEF2000  	CLR	W0
0x1030	0x784880  	MOV.B	W0, [W1]
;Master.c,140 :: 		banSyncReloj = 0;
0x1032	0x21B6C1  	MOV	#lo_addr(_banSyncReloj), W1
0x1034	0xEF2000  	CLR	W0
0x1036	0x784880  	MOV.B	W0, [W1]
;Master.c,141 :: 		banRespuestaPi = 0;
0x1038	0x21B721  	MOV	#lo_addr(_banRespuestaPi), W1
0x103A	0xEF2000  	CLR	W0
0x103C	0x784880  	MOV.B	W0, [W1]
;Master.c,142 :: 		horaSistema = 0;
0x103E	0xEF2000  	CLR	W0
0x1040	0xEF2002  	CLR	W1
0x1042	0x88DB70  	MOV	W0, _horaSistema
0x1044	0x88DB81  	MOV	W1, _horaSistema+2
;Master.c,143 :: 		fechaSistema = 0;
0x1046	0xEF2000  	CLR	W0
0x1048	0xEF2002  	CLR	W1
0x104A	0x88DC50  	MOV	W0, _fechaSistema
0x104C	0x88DC61  	MOV	W1, _fechaSistema+2
;Master.c,144 :: 		fuenteReloj = 0;
0x104E	0x21B891  	MOV	#lo_addr(_fuenteReloj), W1
0x1050	0xEF2000  	CLR	W0
0x1052	0x784880  	MOV.B	W0, [W1]
;Master.c,145 :: 		referenciaTiempo = 0;
0x1054	0x21B8F1  	MOV	#lo_addr(_referenciaTiempo), W1
0x1056	0xEF2000  	CLR	W0
0x1058	0x784880  	MOV.B	W0, [W1]
;Master.c,148 :: 		banRSI = 0;
0x105A	0x21B8E1  	MOV	#lo_addr(_banRSI), W1
0x105C	0xEF2000  	CLR	W0
0x105E	0x784880  	MOV.B	W0, [W1]
;Master.c,149 :: 		banRSC = 0;
0x1060	0x21B881  	MOV	#lo_addr(_banRSC), W1
0x1062	0xEF2000  	CLR	W0
0x1064	0x784880  	MOV.B	W0, [W1]
;Master.c,150 :: 		byteRS485 = 0;
0x1066	0x21B7F1  	MOV	#lo_addr(_byteRS485), W1
0x1068	0xEF2000  	CLR	W0
0x106A	0x784880  	MOV.B	W0, [W1]
;Master.c,151 :: 		i_rs485 = 0;
0x106C	0xEF2000  	CLR	W0
0x106E	0x88DC20  	MOV	W0, _i_rs485
;Master.c,152 :: 		funcionRS485 = 0;
0x1070	0x21B871  	MOV	#lo_addr(_funcionRS485), W1
0x1072	0xEF2000  	CLR	W0
0x1074	0x784880  	MOV.B	W0, [W1]
;Master.c,153 :: 		subFuncionRS485 = 0;
0x1076	0x21B861  	MOV	#lo_addr(_subFuncionRS485), W1
0x1078	0xEF2000  	CLR	W0
0x107A	0x784880  	MOV.B	W0, [W1]
;Master.c,154 :: 		numDatosRS485 = 0;
0x107C	0xEF2000  	CLR	W0
0x107E	0x88DC90  	MOV	W0, _numDatosRS485
;Master.c,155 :: 		ptrnumDatosRS485 = (unsigned char *) & numDatosRS485;
0x1080	0x21B920  	MOV	#lo_addr(_numDatosRS485), W0
0x1082	0x88DC80  	MOV	W0, _ptrnumDatosRS485
;Master.c,158 :: 		banInicioMuestreo = 0;
0x1084	0x21B941  	MOV	#lo_addr(_banInicioMuestreo), W1
0x1086	0xEF2000  	CLR	W0
0x1088	0x784880  	MOV.B	W0, [W1]
;Master.c,161 :: 		RP1 = 0;
0x108A	0xA98E04  	BCLR	LATA4_bit, BitPos(LATA4_bit+0)
;Master.c,162 :: 		INT_SINC = 1;                                                              //Enciende el pin TEST
0x108C	0xA82E04  	BSET	LATA1_bit, BitPos(LATA1_bit+0)
;Master.c,163 :: 		INT_SINC1 = 0;                                                             //Inicializa los pines de sincronizacion en 0
0x108E	0xA90E04  	BCLR	LATA0_bit, BitPos(LATA0_bit+0)
;Master.c,164 :: 		INT_SINC2 = 0;
0x1090	0xA96E04  	BCLR	LATA3_bit, BitPos(LATA3_bit+0)
;Master.c,165 :: 		INT_SINC3 = 0;
0x1092	0xA94E15  	BCLR	LATB10_bit, BitPos(LATB10_bit+0)
;Master.c,166 :: 		INT_SINC4 = 0;
0x1094	0xA98E15  	BCLR	LATB12_bit, BitPos(LATB12_bit+0)
;Master.c,168 :: 		MSRS485 = 0;                                                               //Establece el Max485 en modo de lectura;
0x1096	0xA96E15  	BCLR	LATB11_bit, BitPos(LATB11_bit+0)
;Master.c,170 :: 		SPI1BUF = 0x00;
0x1098	0xEF2248  	CLR	SPI1BUF
;Master.c,172 :: 		while(1){
L_main43:
;Master.c,175 :: 		}
0x109A	0x37FFFF  	BRA	L_main43
;Master.c,177 :: 		}
L_end_main:
0x109C	0x7805CF  	POP	W11
0x109E	0x78054F  	POP	W10
L__main_end_loop:
0x10A0	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_ConfiguracionPrincipal:
;Master.c,186 :: 		void ConfiguracionPrincipal(){
;Master.c,189 :: 		CLKDIVbits.FRCDIV = 0;                                                     //FIN=FRC/1
0x0D8E	0x781F8A  	PUSH	W10
0x0D90	0x781F8B  	PUSH	W11
0x0D92	0x781F8C  	PUSH	W12
0x0D94	0x781F8D  	PUSH	W13
0x0D96	0x803A21  	MOV	CLKDIVbits, W1
0x0D98	0x2F8FF0  	MOV	#63743, W0
0x0D9A	0x608000  	AND	W1, W0, W0
0x0D9C	0xB7A744  	MOV	WREG, CLKDIVbits
;Master.c,190 :: 		CLKDIVbits.PLLPOST = 0;                                                    //N2=2
0x0D9E	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x0DA0	0x784090  	MOV.B	[W0], W1
0x0DA2	0xB3C3F0  	MOV.B	#63, W0
0x0DA4	0x60C080  	AND.B	W1, W0, W1
0x0DA6	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x0DA8	0x784801  	MOV.B	W1, [W0]
;Master.c,191 :: 		CLKDIVbits.PLLPRE = 5;                                                     //N1=7
0x0DAA	0xB3C050  	MOV.B	#5, W0
0x0DAC	0x784080  	MOV.B	W0, W1
0x0DAE	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x0DB0	0x68C090  	XOR.B	W1, [W0], W1
0x0DB2	0x60C0FF  	AND.B	W1, #31, W1
0x0DB4	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x0DB6	0x68C090  	XOR.B	W1, [W0], W1
0x0DB8	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x0DBA	0x784801  	MOV.B	W1, [W0]
;Master.c,192 :: 		PLLFBDbits.PLLDIV = 150;                                                   //M=152
0x0DBC	0x200960  	MOV	#150, W0
0x0DBE	0x780080  	MOV	W0, W1
0x0DC0	0x207460  	MOV	#lo_addr(PLLFBDbits), W0
0x0DC2	0x688090  	XOR	W1, [W0], W1
0x0DC4	0x201FF0  	MOV	#511, W0
0x0DC6	0x608080  	AND	W1, W0, W1
0x0DC8	0x207460  	MOV	#lo_addr(PLLFBDbits), W0
0x0DCA	0x688090  	XOR	W1, [W0], W1
0x0DCC	0x883A31  	MOV	W1, PLLFBDbits
;Master.c,195 :: 		ANSELA = 0;                                                                //Configura PORTA como digital     *
0x0DCE	0xEF2E0E  	CLR	ANSELA
;Master.c,196 :: 		ANSELB = 0;                                                                //Configura PORTB como digital     *
0x0DD0	0xEF2E1E  	CLR	ANSELB
;Master.c,198 :: 		TRISA2_bit = 0;                                                            //RTC_CS
0x0DD2	0xA94E00  	BCLR	TRISA2_bit, BitPos(TRISA2_bit+0)
;Master.c,199 :: 		INT_SINC_Direction = 0;                                                    //INT_SINC
0x0DD4	0xA92E00  	BCLR	TRISA1_bit, BitPos(TRISA1_bit+0)
;Master.c,200 :: 		INT_SINC1_Direction = 0;                                                   //INT_SINC1
0x0DD6	0xA90E00  	BCLR	TRISA0_bit, BitPos(TRISA0_bit+0)
;Master.c,201 :: 		INT_SINC2_Direction = 0;                                                   //INT_SINC2
0x0DD8	0xA96E00  	BCLR	TRISA3_bit, BitPos(TRISA3_bit+0)
;Master.c,202 :: 		INT_SINC3_Direction = 0;                                                   //INT_SINC3
0x0DDA	0xA94E11  	BCLR	TRISB10_bit, BitPos(TRISB10_bit+0)
;Master.c,203 :: 		INT_SINC4_Direction = 0;                                                   //INT_SINC4
0x0DDC	0xA98E11  	BCLR	TRISB12_bit, BitPos(TRISB12_bit+0)
;Master.c,204 :: 		RP1_Direction = 0;                                                         //RP1
0x0DDE	0xA98E00  	BCLR	TRISA4_bit, BitPos(TRISA4_bit+0)
;Master.c,205 :: 		MSRS485_Direction = 0;                                                     //MSRS485
0x0DE0	0xA96E11  	BCLR	TRISB11_bit, BitPos(TRISB11_bit+0)
;Master.c,206 :: 		TRISB13_bit = 1;                                                           //SQW
0x0DE2	0xA8AE11  	BSET	TRISB13_bit, BitPos(TRISB13_bit+0)
;Master.c,207 :: 		TRISB14_bit = 1;                                                           //PPS
0x0DE4	0xA8CE11  	BSET	TRISB14_bit, BitPos(TRISB14_bit+0)
;Master.c,209 :: 		INTCON2.GIE = 1;                                                           //Habilita las interrupciones globales *
0x0DE6	0xA8E8C3  	BSET	INTCON2, #15
;Master.c,212 :: 		RPINR18bits.U1RXR = 0x22;                                                  //Configura el pin RB2/RPI34 como Rx1
0x0DE8	0xB3C220  	MOV.B	#34, W0
0x0DEA	0x784080  	MOV.B	W0, W1
0x0DEC	0x206C40  	MOV	#lo_addr(RPINR18bits), W0
0x0DEE	0x68C090  	XOR.B	W1, [W0], W1
0x0DF0	0xB3C7F0  	MOV.B	#127, W0
0x0DF2	0x60C080  	AND.B	W1, W0, W1
0x0DF4	0x206C40  	MOV	#lo_addr(RPINR18bits), W0
0x0DF6	0x68C090  	XOR.B	W1, [W0], W1
0x0DF8	0x206C40  	MOV	#lo_addr(RPINR18bits), W0
0x0DFA	0x784801  	MOV.B	W1, [W0]
;Master.c,213 :: 		RPOR0bits.RP35R = 0x01;                                                    //Configura el Tx1 en el pin RB3/RP35
0x0DFC	0x201000  	MOV	#256, W0
0x0DFE	0x780080  	MOV	W0, W1
0x0E00	0x206800  	MOV	#lo_addr(RPOR0bits), W0
0x0E02	0x688090  	XOR	W1, [W0], W1
0x0E04	0x23F000  	MOV	#16128, W0
0x0E06	0x608080  	AND	W1, W0, W1
0x0E08	0x206800  	MOV	#lo_addr(RPOR0bits), W0
0x0E0A	0x688090  	XOR	W1, [W0], W1
0x0E0C	0x883401  	MOV	W1, RPOR0bits
;Master.c,214 :: 		U1RXIE_bit = 1;                                                            //Habilita la interrupcion UART1 RX
0x0E0E	0xA86821  	BSET	U1RXIE_bit, BitPos(U1RXIE_bit+0)
;Master.c,215 :: 		IPC2bits.U1RXIP = 0x04;                                                    //Prioridad de la interrupcion UART1 RX
0x0E10	0x240000  	MOV	#16384, W0
0x0E12	0x780080  	MOV	W0, W1
0x0E14	0x208440  	MOV	#lo_addr(IPC2bits), W0
0x0E16	0x688090  	XOR	W1, [W0], W1
0x0E18	0x270000  	MOV	#28672, W0
0x0E1A	0x608080  	AND	W1, W0, W1
0x0E1C	0x208440  	MOV	#lo_addr(IPC2bits), W0
0x0E1E	0x688090  	XOR	W1, [W0], W1
0x0E20	0x884221  	MOV	W1, IPC2bits
;Master.c,216 :: 		U1STAbits.URXISEL = 0x00;                                                  //Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer; receive buffer has one or more characters
0x0E22	0x202220  	MOV	#lo_addr(U1STAbits), W0
0x0E24	0x784090  	MOV.B	[W0], W1
0x0E26	0xB3C3F0  	MOV.B	#63, W0
0x0E28	0x60C080  	AND.B	W1, W0, W1
0x0E2A	0x202220  	MOV	#lo_addr(U1STAbits), W0
0x0E2C	0x784801  	MOV.B	W1, [W0]
;Master.c,217 :: 		UART1_Init(9600);                                                          //Inicializa el UART1 con una velocidad de 9600 baudios
0x0E2E	0x22580A  	MOV	#9600, W10
0x0E30	0x20000B  	MOV	#0, W11
0x0E32	0x07FA9F  	RCALL	_UART1_Init
;Master.c,220 :: 		RPINR19bits.U2RXR = 0x2F;                                                  //Configura el pin RB15/RPI47 como Rx2
0x0E34	0xB3C2F0  	MOV.B	#47, W0
0x0E36	0x784080  	MOV.B	W0, W1
0x0E38	0x206C60  	MOV	#lo_addr(RPINR19bits), W0
0x0E3A	0x68C090  	XOR.B	W1, [W0], W1
0x0E3C	0xB3C7F0  	MOV.B	#127, W0
0x0E3E	0x60C080  	AND.B	W1, W0, W1
0x0E40	0x206C60  	MOV	#lo_addr(RPINR19bits), W0
0x0E42	0x68C090  	XOR.B	W1, [W0], W1
0x0E44	0x206C60  	MOV	#lo_addr(RPINR19bits), W0
0x0E46	0x784801  	MOV.B	W1, [W0]
;Master.c,221 :: 		RPOR1bits.RP36R = 0x03;                                                    //Configura el Tx2 en el pin RB4/RP36
0x0E48	0xB3C030  	MOV.B	#3, W0
0x0E4A	0x784080  	MOV.B	W0, W1
0x0E4C	0x206820  	MOV	#lo_addr(RPOR1bits), W0
0x0E4E	0x68C090  	XOR.B	W1, [W0], W1
0x0E50	0xB3C3F0  	MOV.B	#63, W0
0x0E52	0x60C080  	AND.B	W1, W0, W1
0x0E54	0x206820  	MOV	#lo_addr(RPOR1bits), W0
0x0E56	0x68C090  	XOR.B	W1, [W0], W1
0x0E58	0x206820  	MOV	#lo_addr(RPOR1bits), W0
0x0E5A	0x784801  	MOV.B	W1, [W0]
;Master.c,222 :: 		U2RXIE_bit = 1;                                                            //Habilita la interrupcion UART2 RX
0x0E5C	0xA8C823  	BSET	U2RXIE_bit, BitPos(U2RXIE_bit+0)
;Master.c,223 :: 		IPC7bits.U2RXIP = 0x04;                                                    //Prioridad de la interrupcion UART1 RX
0x0E5E	0x204000  	MOV	#1024, W0
0x0E60	0x780080  	MOV	W0, W1
0x0E62	0x2084E0  	MOV	#lo_addr(IPC7bits), W0
0x0E64	0x688090  	XOR	W1, [W0], W1
0x0E66	0x207000  	MOV	#1792, W0
0x0E68	0x608080  	AND	W1, W0, W1
0x0E6A	0x2084E0  	MOV	#lo_addr(IPC7bits), W0
0x0E6C	0x688090  	XOR	W1, [W0], W1
0x0E6E	0x884271  	MOV	W1, IPC7bits
;Master.c,224 :: 		U2STAbits.URXISEL = 0x00;
0x0E70	0x202320  	MOV	#lo_addr(U2STAbits), W0
0x0E72	0x784090  	MOV.B	[W0], W1
0x0E74	0xB3C3F0  	MOV.B	#63, W0
0x0E76	0x60C080  	AND.B	W1, W0, W1
0x0E78	0x202320  	MOV	#lo_addr(U2STAbits), W0
0x0E7A	0x784801  	MOV.B	W1, [W0]
;Master.c,225 :: 		UART2_Init_Advanced(2000000, _UART_8BIT_NOPARITY, _UART_ONE_STOPBIT, _UART_HI_SPEED);
0x0E7C	0xEF201A  	CLR	W13
0x0E7E	0xEF2018  	CLR	W12
0x0E80	0x28480A  	MOV	#33920, W10
0x0E82	0x2001EB  	MOV	#30, W11
0x0E84	0x200010  	MOV	#1, W0
0x0E86	0x781F80  	PUSH	W0
0x0E88	0x07FAF5  	RCALL	_UART2_Init_Advanced
0x0E8A	0xB1002F  	SUB	#2, W15
;Master.c,228 :: 		SPI1STAT.SPIEN = 1;                                                        //Habilita el SPI1 *
0x0E8C	0xA8E241  	BSET	SPI1STAT, #15
;Master.c,229 :: 		SPI1_Init_Advanced(_SPI_SLAVE, _SPI_8_BIT, _SPI_PRESCALE_SEC_1, _SPI_PRESCALE_PRI_1, _SPI_SS_ENABLE, _SPI_DATA_SAMPLE_END, _SPI_CLK_IDLE_HIGH, _SPI_ACTIVE_2_IDLE);
0x0E8E	0x20003D  	MOV	#3, W13
0x0E90	0x2001CC  	MOV	#28, W12
0x0E92	0xEF2016  	CLR	W11
0x0E94	0xEF2014  	CLR	W10
0x0E96	0xEF2000  	CLR	W0
0x0E98	0x781F80  	PUSH	W0
0x0E9A	0x200400  	MOV	#64, W0
0x0E9C	0x781F80  	PUSH	W0
0x0E9E	0x202000  	MOV	#512, W0
0x0EA0	0x781F80  	PUSH	W0
0x0EA2	0x200800  	MOV	#128, W0
0x0EA4	0x781F80  	PUSH	W0
0x0EA6	0x07FBCA  	RCALL	_SPI1_Init_Advanced
0x0EA8	0xB1008F  	SUB	#8, W15
;Master.c,230 :: 		SPI1IF_bit = 0;                                                            //Limpia la bandera de interrupcion por SPI *
0x0EAA	0xA94801  	BCLR	SPI1IF_bit, BitPos(SPI1IF_bit+0)
;Master.c,231 :: 		IPC2bits.SPI1IP = 0x03;                                                    //Prioridad de la interrupcion SPI1
0x0EAC	0x203000  	MOV	#768, W0
0x0EAE	0x780080  	MOV	W0, W1
0x0EB0	0x208440  	MOV	#lo_addr(IPC2bits), W0
0x0EB2	0x688090  	XOR	W1, [W0], W1
0x0EB4	0x207000  	MOV	#1792, W0
0x0EB6	0x608080  	AND	W1, W0, W1
0x0EB8	0x208440  	MOV	#lo_addr(IPC2bits), W0
0x0EBA	0x688090  	XOR	W1, [W0], W1
0x0EBC	0x884221  	MOV	W1, IPC2bits
;Master.c,234 :: 		RPINR22bits.SDI2R = 0x21;                                                  //Configura el pin RB1/RPI33 como SDI2 *
0x0EBE	0xB3C210  	MOV.B	#33, W0
0x0EC0	0x784080  	MOV.B	W0, W1
0x0EC2	0x206CC0  	MOV	#lo_addr(RPINR22bits), W0
0x0EC4	0x68C090  	XOR.B	W1, [W0], W1
0x0EC6	0xB3C7F0  	MOV.B	#127, W0
0x0EC8	0x60C080  	AND.B	W1, W0, W1
0x0ECA	0x206CC0  	MOV	#lo_addr(RPINR22bits), W0
0x0ECC	0x68C090  	XOR.B	W1, [W0], W1
0x0ECE	0x206CC0  	MOV	#lo_addr(RPINR22bits), W0
0x0ED0	0x784801  	MOV.B	W1, [W0]
;Master.c,235 :: 		RPOR2bits.RP38R = 0x08;                                                    //Configura el SDO2 en el pin RB6/RP38 *
0x0ED2	0xB3C080  	MOV.B	#8, W0
0x0ED4	0x784080  	MOV.B	W0, W1
0x0ED6	0x206840  	MOV	#lo_addr(RPOR2bits), W0
0x0ED8	0x68C090  	XOR.B	W1, [W0], W1
0x0EDA	0xB3C3F0  	MOV.B	#63, W0
0x0EDC	0x60C080  	AND.B	W1, W0, W1
0x0EDE	0x206840  	MOV	#lo_addr(RPOR2bits), W0
0x0EE0	0x68C090  	XOR.B	W1, [W0], W1
0x0EE2	0x206840  	MOV	#lo_addr(RPOR2bits), W0
0x0EE4	0x784801  	MOV.B	W1, [W0]
;Master.c,236 :: 		RPOR1bits.RP37R = 0x09;                                                    //Configura el SCK2 en el pin RB5/RP37 *
0x0EE6	0x209000  	MOV	#2304, W0
0x0EE8	0x780080  	MOV	W0, W1
0x0EEA	0x206820  	MOV	#lo_addr(RPOR1bits), W0
0x0EEC	0x688090  	XOR	W1, [W0], W1
0x0EEE	0x23F000  	MOV	#16128, W0
0x0EF0	0x608080  	AND	W1, W0, W1
0x0EF2	0x206820  	MOV	#lo_addr(RPOR1bits), W0
0x0EF4	0x688090  	XOR	W1, [W0], W1
0x0EF6	0x883411  	MOV	W1, RPOR1bits
;Master.c,237 :: 		SPI2STAT.SPIEN = 1;                                                        //Habilita el SPI2 *
0x0EF8	0xA8E261  	BSET	SPI2STAT, #15
;Master.c,238 :: 		SPI2_Init();                                                               //Inicializa el modulo SPI2
0x0EFA	0x07FBB7  	RCALL	_SPI2_Init
;Master.c,239 :: 		CS_DS3234 = 1;                                                             //Pone en alto el CS del RTC
0x0EFC	0xA84E04  	BSET	LATA2_bit, BitPos(LATA2_bit+0)
;Master.c,242 :: 		RPINR0 = 0x2D00;                                                           //Asigna INT1 al RB13/RPI45 (SQW)
0x0EFE	0x22D000  	MOV	#11520, W0
0x0F00	0xB7A6A0  	MOV	WREG, RPINR0
;Master.c,243 :: 		RPINR1 = 0x002E;                                                           //Asigna INT2 al RB14/RPI46 (PPS)
0x0F02	0x2002E0  	MOV	#46, W0
0x0F04	0xB7A6A2  	MOV	WREG, RPINR1
;Master.c,244 :: 		INT1IF_bit = 0;                                                            //Limpia la bandera de interrupcion externa INT1
0x0F06	0xA98802  	BCLR	INT1IF_bit, BitPos(INT1IF_bit+0)
;Master.c,245 :: 		INT2IF_bit = 0;                                                            //Limpia la bandera de interrupcion externa INT2
0x0F08	0xA9A803  	BCLR	INT2IF_bit, BitPos(INT2IF_bit+0)
;Master.c,246 :: 		IPC5bits.INT1IP = 0x02;                                                    //Prioridad en la interrupocion externa INT1
0x0F0A	0xB3C020  	MOV.B	#2, W0
0x0F0C	0x784080  	MOV.B	W0, W1
0x0F0E	0x2084A0  	MOV	#lo_addr(IPC5bits), W0
0x0F10	0x68C090  	XOR.B	W1, [W0], W1
0x0F12	0x60C0E7  	AND.B	W1, #7, W1
0x0F14	0x2084A0  	MOV	#lo_addr(IPC5bits), W0
0x0F16	0x68C090  	XOR.B	W1, [W0], W1
0x0F18	0x2084A0  	MOV	#lo_addr(IPC5bits), W0
0x0F1A	0x784801  	MOV.B	W1, [W0]
;Master.c,247 :: 		IPC7bits.INT2IP = 0x01;                                                    //Prioridad en la interrupocion externa INT2
0x0F1C	0xB3C100  	MOV.B	#16, W0
0x0F1E	0x784080  	MOV.B	W0, W1
0x0F20	0x2084E0  	MOV	#lo_addr(IPC7bits), W0
0x0F22	0x68C090  	XOR.B	W1, [W0], W1
0x0F24	0xB3C700  	MOV.B	#112, W0
0x0F26	0x60C080  	AND.B	W1, W0, W1
0x0F28	0x2084E0  	MOV	#lo_addr(IPC7bits), W0
0x0F2A	0x68C090  	XOR.B	W1, [W0], W1
0x0F2C	0x2084E0  	MOV	#lo_addr(IPC7bits), W0
0x0F2E	0x784801  	MOV.B	W1, [W0]
;Master.c,250 :: 		T2CON = 0x0020;
0x0F30	0x200200  	MOV	#32, W0
0x0F32	0xB7A110  	MOV	WREG, T2CON
;Master.c,251 :: 		T2CON.TON = 0;                                                             //Apaga el Timer2
0x0F34	0xA9E111  	BCLR	T2CON, #15
;Master.c,252 :: 		T2IE_bit = 1;                                                              //Habilita la interrupción de desbordamiento TMR2
0x0F36	0xA8E820  	BSET	T2IE_bit, BitPos(T2IE_bit+0)
;Master.c,253 :: 		T2IF_bit = 0;                                                              //Limpia la bandera de interrupcion del TMR2
0x0F38	0xA9E800  	BCLR	T2IF_bit, BitPos(T2IF_bit+0)
;Master.c,254 :: 		PR2 = 62500;                                                               //Carga el preload para un tiempo de 100ms
0x0F3A	0x2F4240  	MOV	#62500, W0
0x0F3C	0xB7A10C  	MOV	WREG, PR2
;Master.c,255 :: 		IPC1bits.T2IP = 0x02;                                                      //Prioridad de la interrupcion por desbordamiento del TMR2
0x0F3E	0x220000  	MOV	#8192, W0
0x0F40	0x780080  	MOV	W0, W1
0x0F42	0x208420  	MOV	#lo_addr(IPC1bits), W0
0x0F44	0x688090  	XOR	W1, [W0], W1
0x0F46	0x270000  	MOV	#28672, W0
0x0F48	0x608080  	AND	W1, W0, W1
0x0F4A	0x208420  	MOV	#lo_addr(IPC1bits), W0
0x0F4C	0x688090  	XOR	W1, [W0], W1
0x0F4E	0x884211  	MOV	W1, IPC1bits
;Master.c,258 :: 		SPI1IE_bit = 1;                                                            //SPI1
0x0F50	0xA84821  	BSET	SPI1IE_bit, BitPos(SPI1IE_bit+0)
;Master.c,259 :: 		INT1IE_bit = 1;                                                            //INT1
0x0F52	0xA88822  	BSET	INT1IE_bit, BitPos(INT1IE_bit+0)
;Master.c,260 :: 		INT2IE_bit = 1;                                                            //INT2
0x0F54	0xA8A823  	BSET	INT2IE_bit, BitPos(INT2IE_bit+0)
;Master.c,262 :: 		Delay_ms(200);                                                             //Espera hasta que se estabilicen los cambios
0x0F56	0x200198  	MOV	#25, W8
0x0F58	0x26A0E7  	MOV	#27150, W7
L_ConfiguracionPrincipal45:
0x0F5A	0xED200E  	DEC	W7
0x0F5C	0x3AFFFE  	BRA NZ	L_ConfiguracionPrincipal45
0x0F5E	0xED2010  	DEC	W8
0x0F60	0x3AFFFC  	BRA NZ	L_ConfiguracionPrincipal45
0x0F62	0x000000  	NOP
;Master.c,264 :: 		}
L_end_ConfiguracionPrincipal:
0x0F64	0x7806CF  	POP	W13
0x0F66	0x78064F  	POP	W12
0x0F68	0x7805CF  	POP	W11
0x0F6A	0x78054F  	POP	W10
0x0F6C	0x060000  	RETURN
; end of _ConfiguracionPrincipal
_UART1_Init:
0x0372	0xFA0008  	LNK	#8
;__Lib_UART_12_p24_p33.c,145 :: 		
;__Lib_UART_12_p24_p33.c,148 :: 		
0x0374	0x207700  	MOV	#lo_addr(_UART1_Write), W0
0x0376	0x88DAF0  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_12_p24_p33.c,149 :: 		
0x0378	0x2FFFF0  	MOV	#lo_addr(_UART1_Read), W0
0x037A	0x88DAE0  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_12_p24_p33.c,150 :: 		
0x037C	0x2FFFF0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x037E	0x88DB10  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_12_p24_p33.c,151 :: 		
0x0380	0x202B80  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x0382	0x88DB00  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_12_p24_p33.c,156 :: 		
0x0384	0xEF2220  	CLR	U1MODE
;__Lib_UART_12_p24_p33.c,157 :: 		
0x0386	0x280000  	MOV	#32768, W0
0x0388	0xB7A222  	MOV	WREG, U1STA
;__Lib_UART_12_p24_p33.c,161 :: 		
0x038A	0xA96220  	BCLR	U1MODE, #3
;__Lib_UART_12_p24_p33.c,162 :: 		
0x038C	0x07FF5F  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x038E	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,164 :: 		
0x0390	0x203E80  	MOV	#1000, W0
0x0392	0x200001  	MOV	#0, W1
0x0394	0x07017E  	RCALL	__Multiply_32x32
0x0396	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,166 :: 		
0x0398	0x07FF57  	RCALL	_Get_Fosc_Per_Cyc
0x039A	0xDE0041  	LSR	W0, #1, W0
0x039C	0x400064  	ADD	W0, #4, W0
0x039E	0x780080  	MOV	W0, W1
0x03A0	0x470060  	ADD	W14, #0, W0
0x03A2	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init83:
0x03A4	0xE90081  	DEC	W1, W1
0x03A6	0x350003  	BRA LT	L__UART1_Init84
0x03A8	0xD01810  	SL	[W0], [W0++]
0x03AA	0xD29010  	RLC	[W0], [W0--]
0x03AC	0x37FFFB  	BRA	L__UART1_Init83
L__UART1_Init84:
;__Lib_UART_12_p24_p33.c,168 :: 		
0x03AE	0xBE9F82  	PUSH.D	W2
0x03B0	0xBE9F8A  	PUSH.D	W10
0x03B2	0xBE0002  	MOV.D	W2, W0
0x03B4	0x90010E  	MOV	[W14+0], W2
0x03B6	0x90019E  	MOV	[W14+2], W3
0x03B8	0xEB0200  	CLR	W4
0x03BA	0x070174  	RCALL	__Modulus_32x32
0x03BC	0xBE054F  	POP.D	W10
0x03BE	0xBE014F  	POP.D	W2
0x03C0	0x980720  	MOV	W0, [W14+4]
0x03C2	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_12_p24_p33.c,169 :: 		
0x03C4	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x03C6	0xBE0002  	MOV.D	W2, W0
0x03C8	0x90010E  	MOV	[W14+0], W2
0x03CA	0x90019E  	MOV	[W14+2], W3
0x03CC	0xEB0200  	CLR	W4
0x03CE	0x070196  	RCALL	__Divide_32x32
0x03D0	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x03D2	0x780180  	MOV	W0, W3
0x03D4	0x780201  	MOV	W1, W4
;__Lib_UART_12_p24_p33.c,171 :: 		
0x03D6	0x470060  	ADD	W14, #0, W0
0x03D8	0xD10150  	LSR	[++W0], W2
0x03DA	0xD380C0  	RRC	[--W0], W1
0x03DC	0x470064  	ADD	W14, #4, W0
0x03DE	0xE10830  	CP	W1, [W0++]
0x03E0	0xE19020  	CPB	W2, [W0--]
0x03E2	0x310007  	BRA GEU	L__UART1_Init62
L__UART1_Init85:
;__Lib_UART_12_p24_p33.c,172 :: 		
0x03E4	0x418061  	ADD	W3, #1, W0
0x03E6	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x03E8	0x780280  	MOV	W0, W5
0x03EA	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x03EC	0x780105  	MOV	W5, W2
0x03EE	0x780186  	MOV	W6, W3
0x03F0	0x370002  	BRA	L_UART1_Init13
L__UART1_Init62:
;__Lib_UART_12_p24_p33.c,171 :: 		
0x03F2	0x780103  	MOV	W3, W2
0x03F4	0x780184  	MOV	W4, W3
;__Lib_UART_12_p24_p33.c,172 :: 		
L_UART1_Init13:
;__Lib_UART_12_p24_p33.c,175 :: 		
; tmp start address is: 4 (W2)
0x03F6	0x718002  	IOR	W3, W2, W0
0x03F8	0x3A0033  	BRA NZ	L__UART1_Init64
L__UART1_Init86:
; tmp end address is: 4 (W2)
;__Lib_UART_12_p24_p33.c,177 :: 		
0x03FA	0x07FF28  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x03FC	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,179 :: 		
0x03FE	0x203E80  	MOV	#1000, W0
0x0400	0x200001  	MOV	#0, W1
0x0402	0x070147  	RCALL	__Multiply_32x32
0x0404	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,181 :: 		
0x0406	0x07FF20  	RCALL	_Get_Fosc_Per_Cyc
0x0408	0xDE0041  	LSR	W0, #1, W0
0x040A	0xECA000  	INC2	W0
0x040C	0x780080  	MOV	W0, W1
0x040E	0x470060  	ADD	W14, #0, W0
0x0410	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init87:
0x0412	0xE90081  	DEC	W1, W1
0x0414	0x350003  	BRA LT	L__UART1_Init88
0x0416	0xD01810  	SL	[W0], [W0++]
0x0418	0xD29010  	RLC	[W0], [W0--]
0x041A	0x37FFFB  	BRA	L__UART1_Init87
L__UART1_Init88:
;__Lib_UART_12_p24_p33.c,183 :: 		
0x041C	0xBE9F82  	PUSH.D	W2
0x041E	0xBE0002  	MOV.D	W2, W0
0x0420	0x90010E  	MOV	[W14+0], W2
0x0422	0x90019E  	MOV	[W14+2], W3
0x0424	0xEB0200  	CLR	W4
0x0426	0x07013E  	RCALL	__Modulus_32x32
0x0428	0xBE014F  	POP.D	W2
0x042A	0x980720  	MOV	W0, [W14+4]
0x042C	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_12_p24_p33.c,184 :: 		
0x042E	0xBE0002  	MOV.D	W2, W0
0x0430	0x90010E  	MOV	[W14+0], W2
0x0432	0x90019E  	MOV	[W14+2], W3
0x0434	0xEB0200  	CLR	W4
0x0436	0x070162  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x0438	0x780180  	MOV	W0, W3
0x043A	0x780201  	MOV	W1, W4
;__Lib_UART_12_p24_p33.c,186 :: 		
0x043C	0x470060  	ADD	W14, #0, W0
0x043E	0xD10150  	LSR	[++W0], W2
0x0440	0xD380C0  	RRC	[--W0], W1
0x0442	0x470064  	ADD	W14, #4, W0
0x0444	0xE10830  	CP	W1, [W0++]
0x0446	0xE19020  	CPB	W2, [W0--]
0x0448	0x310007  	BRA GEU	L__UART1_Init63
L__UART1_Init89:
;__Lib_UART_12_p24_p33.c,187 :: 		
0x044A	0x418061  	ADD	W3, #1, W0
0x044C	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x044E	0x780280  	MOV	W0, W5
0x0450	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x0452	0x780105  	MOV	W5, W2
0x0454	0x780186  	MOV	W6, W3
0x0456	0x370002  	BRA	L_UART1_Init15
L__UART1_Init63:
;__Lib_UART_12_p24_p33.c,186 :: 		
0x0458	0x780103  	MOV	W3, W2
0x045A	0x780184  	MOV	W4, W3
;__Lib_UART_12_p24_p33.c,187 :: 		
L_UART1_Init15:
;__Lib_UART_12_p24_p33.c,189 :: 		
; tmp start address is: 4 (W2)
0x045C	0xA86220  	BSET	U1MODE, #3
; tmp end address is: 4 (W2)
;__Lib_UART_12_p24_p33.c,190 :: 		
0x045E	0x370000  	BRA	L_UART1_Init14
L__UART1_Init64:
;__Lib_UART_12_p24_p33.c,175 :: 		
;__Lib_UART_12_p24_p33.c,190 :: 		
L_UART1_Init14:
;__Lib_UART_12_p24_p33.c,192 :: 		
; tmp start address is: 4 (W2)
0x0460	0x510061  	SUB	W2, #1, W0
0x0462	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x0464	0x881140  	MOV	W0, U1BRG
; tmp end address is: 0 (W0)
;__Lib_UART_12_p24_p33.c,195 :: 		
0x0466	0xA92222  	BCLR	U1STA, #1
;__Lib_UART_12_p24_p33.c,197 :: 		
0x0468	0xA8E221  	BSET	U1MODE, #15
;__Lib_UART_12_p24_p33.c,198 :: 		
0x046A	0xA84223  	BSET	U1STA, #10
;__Lib_UART_12_p24_p33.c,200 :: 		
0x046C	0x07FED5  	RCALL	_Delay_100ms
0x046E	0x07FED4  	RCALL	_Delay_100ms
;__Lib_UART_12_p24_p33.c,202 :: 		
L_end_UART1_Init:
0x0470	0xFA8000  	ULNK
0x0472	0x060000  	RETURN
; end of _UART1_Init
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x024C	0x238800  	MOV	#14464, W0
0x024E	0x200011  	MOV	#1, W1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x0250	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Get_Fosc_Per_Cyc:
;__Lib_Delays.c,63 :: 		unsigned int Get_Fosc_Per_Cyc() {
;__Lib_Delays.c,64 :: 		return __FOSC_PER_CYC;
0x0248	0x200020  	MOV	#2, W0
;__Lib_Delays.c,65 :: 		}
L_end_Get_Fosc_Per_Cyc:
0x024A	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x0218	0x2000D8  	MOV	#13, W8
0x021A	0x235077  	MOV	#13575, W7
L_Delay_100ms33:
0x021C	0xED200E  	DEC	W7
0x021E	0x3AFFFE  	BRA NZ	L_Delay_100ms33
0x0220	0xED2010  	DEC	W8
0x0222	0x3AFFFC  	BRA NZ	L_Delay_100ms33
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x0224	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x0692	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x0694	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x0696	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x0698	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x069A	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x069C	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x069E	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x06A0	0xFA8000  	ULNK
0x06A2	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x06A4	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x06A6	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x06A8	0x0000000406F8  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x06AC	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x06AE	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x06B0	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x06B2	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x06B4	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x06B6	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x06B8	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x06BA	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x06BC	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x06BE	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x06C0	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x06C2	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x06C4	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x06C6	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x06C8	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x06CA	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x06CC	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x06CE	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x06D0	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x06D2	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x06D4	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x06D6	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x06D8	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x06DA	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x06DC	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x06DE	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x06E0	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x06E2	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x06E4	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x06E6	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x06E8	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x06EA	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x06EC	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x06EE	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x06F0	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x06F2	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x06F4	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x06F6	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x06F8	0xFA8000  	ULNK
0x06FA	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x06FC	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x06FE	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x0700	0x00000004074A  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x0704	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x0706	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x0708	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x070A	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x070C	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x070E	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x0710	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x0712	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x0714	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x0716	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x0718	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x071A	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x071C	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x071E	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x0720	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x0722	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x0724	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x0726	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x0728	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x072A	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x072C	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x072E	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x0730	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x0732	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x0734	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x0736	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x0738	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x073A	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x073C	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x073E	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x0740	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x0742	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x0744	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x0746	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x0748	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x074A	0xFA8000  	ULNK
0x074C	0x060000  	RETURN
; end of __Divide_32x32
_UART2_Init_Advanced:
0x0474	0xFA000C  	LNK	#12
;__Lib_UART_12_p24_p33.c,439 :: 		
; high_low_speed start address is: 2 (W1)
0x0476	0x97B8CE  	MOV	[W14-8], W1
;__Lib_UART_12_p24_p33.c,442 :: 		
0x0478	0x203040  	MOV	#lo_addr(_UART2_Write), W0
0x047A	0x88DAF0  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_12_p24_p33.c,443 :: 		
0x047C	0x2FFFF0  	MOV	#lo_addr(_UART2_Read), W0
0x047E	0x88DAE0  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_12_p24_p33.c,444 :: 		
0x0480	0x2FFFF0  	MOV	#lo_addr(_UART2_Data_Ready), W0
0x0482	0x88DB10  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_12_p24_p33.c,445 :: 		
0x0484	0x2034E0  	MOV	#lo_addr(_UART2_Tx_Idle), W0
0x0486	0x88DB00  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_12_p24_p33.c,447 :: 		
0x0488	0xEF2230  	CLR	U2MODE
;__Lib_UART_12_p24_p33.c,448 :: 		
0x048A	0x280000  	MOV	#32768, W0
0x048C	0xB7A232  	MOV	WREG, U2STA
;__Lib_UART_12_p24_p33.c,450 :: 		
0x048E	0xE10860  	CP	W1, #0
0x0490	0x3A0030  	BRA NZ	L_UART2_Init_Advanced41
L__UART2_Init_Advanced128:
; high_low_speed end address is: 2 (W1)
;__Lib_UART_12_p24_p33.c,451 :: 		
0x0492	0xA96230  	BCLR	U2MODE, #3
;__Lib_UART_12_p24_p33.c,452 :: 		
0x0494	0x07FEDB  	RCALL	_Get_Fosc_kHz
;__Lib_UART_12_p24_p33.c,454 :: 		
0x0496	0x203E82  	MOV	#1000, W2
0x0498	0x200003  	MOV	#0, W3
0x049A	0x0700FB  	RCALL	__Multiply_32x32
0x049C	0x980700  	MOV	W0, [W14+0]
0x049E	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,458 :: 		
0x04A0	0x07FED3  	RCALL	_Get_Fosc_Per_Cyc
0x04A2	0xDE0041  	LSR	W0, #1, W0
0x04A4	0x400064  	ADD	W0, #4, W0
0x04A6	0x780080  	MOV	W0, W1
0x04A8	0xBE010A  	MOV.D	W10, W2
L__UART2_Init_Advanced129:
0x04AA	0xE90081  	DEC	W1, W1
0x04AC	0x350003  	BRA LT	L__UART2_Init_Advanced130
0x04AE	0xD00102  	SL	W2, W2
0x04B0	0xD28183  	RLC	W3, W3
0x04B2	0x37FFFB  	BRA	L__UART2_Init_Advanced129
L__UART2_Init_Advanced130:
0x04B4	0x980722  	MOV	W2, [W14+4]
0x04B6	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_12_p24_p33.c,460 :: 		
0x04B8	0xBE9F8C  	PUSH.D	W12
0x04BA	0x90000E  	MOV	[W14+0], W0
0x04BC	0x90009E  	MOV	[W14+2], W1
0x04BE	0xEB0200  	CLR	W4
0x04C0	0x0700F1  	RCALL	__Modulus_32x32
0x04C2	0x980740  	MOV	W0, [W14+8]
0x04C4	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_12_p24_p33.c,461 :: 		
0x04C6	0x90012E  	MOV	[W14+4], W2
0x04C8	0x9001BE  	MOV	[W14+6], W3
0x04CA	0x90000E  	MOV	[W14+0], W0
0x04CC	0x90009E  	MOV	[W14+2], W1
0x04CE	0xEB0200  	CLR	W4
0x04D0	0x070115  	RCALL	__Divide_32x32
0x04D2	0xBE064F  	POP.D	W12
0x04D4	0x980700  	MOV	W0, [W14+0]
0x04D6	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,463 :: 		
0x04D8	0x470064  	ADD	W14, #4, W0
0x04DA	0xD10150  	LSR	[++W0], W2
0x04DC	0xD380C0  	RRC	[--W0], W1
0x04DE	0x470068  	ADD	W14, #8, W0
0x04E0	0xE10830  	CP	W1, [W0++]
0x04E2	0xE19020  	CPB	W2, [W0--]
0x04E4	0x310005  	BRA GEU	L_UART2_Init_Advanced42
L__UART2_Init_Advanced131:
;__Lib_UART_12_p24_p33.c,464 :: 		
0x04E6	0x90008E  	MOV	[W14+0], W1
0x04E8	0x90011E  	MOV	[W14+2], W2
0x04EA	0x470060  	ADD	W14, #0, W0
0x04EC	0x409861  	ADD	W1, #1, [W0++]
0x04EE	0x491060  	ADDC	W2, #0, [W0--]
L_UART2_Init_Advanced42:
;__Lib_UART_12_p24_p33.c,466 :: 		
0x04F0	0x370096  	BRA	L_UART2_Init_Advanced43
L_UART2_Init_Advanced41:
;__Lib_UART_12_p24_p33.c,468 :: 		
; high_low_speed start address is: 2 (W1)
0x04F2	0xE10861  	CP	W1, #1
0x04F4	0x3A0030  	BRA NZ	L_UART2_Init_Advanced44
L__UART2_Init_Advanced132:
; high_low_speed end address is: 2 (W1)
;__Lib_UART_12_p24_p33.c,469 :: 		
0x04F6	0x07FEAA  	RCALL	_Get_Fosc_kHz
;__Lib_UART_12_p24_p33.c,471 :: 		
0x04F8	0x203E82  	MOV	#1000, W2
0x04FA	0x200003  	MOV	#0, W3
0x04FC	0x0700CA  	RCALL	__Multiply_32x32
0x04FE	0x980700  	MOV	W0, [W14+0]
0x0500	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,475 :: 		
0x0502	0x07FEA2  	RCALL	_Get_Fosc_Per_Cyc
0x0504	0xDE0041  	LSR	W0, #1, W0
0x0506	0xECA000  	INC2	W0
0x0508	0x780080  	MOV	W0, W1
0x050A	0xBE010A  	MOV.D	W10, W2
L__UART2_Init_Advanced133:
0x050C	0xE90081  	DEC	W1, W1
0x050E	0x350003  	BRA LT	L__UART2_Init_Advanced134
0x0510	0xD00102  	SL	W2, W2
0x0512	0xD28183  	RLC	W3, W3
0x0514	0x37FFFB  	BRA	L__UART2_Init_Advanced133
L__UART2_Init_Advanced134:
0x0516	0x980722  	MOV	W2, [W14+4]
0x0518	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_12_p24_p33.c,477 :: 		
0x051A	0xBE9F8C  	PUSH.D	W12
0x051C	0x90000E  	MOV	[W14+0], W0
0x051E	0x90009E  	MOV	[W14+2], W1
0x0520	0xEB0200  	CLR	W4
0x0522	0x0700C0  	RCALL	__Modulus_32x32
0x0524	0x980740  	MOV	W0, [W14+8]
0x0526	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_12_p24_p33.c,478 :: 		
0x0528	0x90012E  	MOV	[W14+4], W2
0x052A	0x9001BE  	MOV	[W14+6], W3
0x052C	0x90000E  	MOV	[W14+0], W0
0x052E	0x90009E  	MOV	[W14+2], W1
0x0530	0xEB0200  	CLR	W4
0x0532	0x0700E4  	RCALL	__Divide_32x32
0x0534	0xBE064F  	POP.D	W12
0x0536	0x980700  	MOV	W0, [W14+0]
0x0538	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,480 :: 		
0x053A	0x470064  	ADD	W14, #4, W0
0x053C	0xD10150  	LSR	[++W0], W2
0x053E	0xD380C0  	RRC	[--W0], W1
0x0540	0x470068  	ADD	W14, #8, W0
0x0542	0xE10830  	CP	W1, [W0++]
0x0544	0xE19020  	CPB	W2, [W0--]
0x0546	0x310005  	BRA GEU	L_UART2_Init_Advanced45
L__UART2_Init_Advanced135:
;__Lib_UART_12_p24_p33.c,481 :: 		
0x0548	0x90008E  	MOV	[W14+0], W1
0x054A	0x90011E  	MOV	[W14+2], W2
0x054C	0x470060  	ADD	W14, #0, W0
0x054E	0x409861  	ADD	W1, #1, [W0++]
0x0550	0x491060  	ADDC	W2, #0, [W0--]
L_UART2_Init_Advanced45:
;__Lib_UART_12_p24_p33.c,483 :: 		
0x0552	0xA86230  	BSET	U2MODE, #3
;__Lib_UART_12_p24_p33.c,484 :: 		
0x0554	0x370064  	BRA	L_UART2_Init_Advanced46
L_UART2_Init_Advanced44:
;__Lib_UART_12_p24_p33.c,487 :: 		
0x0556	0xA96230  	BCLR	U2MODE, #3
;__Lib_UART_12_p24_p33.c,488 :: 		
0x0558	0x07FE79  	RCALL	_Get_Fosc_kHz
;__Lib_UART_12_p24_p33.c,490 :: 		
0x055A	0x203E82  	MOV	#1000, W2
0x055C	0x200003  	MOV	#0, W3
0x055E	0x070099  	RCALL	__Multiply_32x32
0x0560	0x980700  	MOV	W0, [W14+0]
0x0562	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,494 :: 		
0x0564	0x07FE71  	RCALL	_Get_Fosc_Per_Cyc
0x0566	0xDE0041  	LSR	W0, #1, W0
0x0568	0x400064  	ADD	W0, #4, W0
0x056A	0x780080  	MOV	W0, W1
0x056C	0xBE010A  	MOV.D	W10, W2
L__UART2_Init_Advanced136:
0x056E	0xE90081  	DEC	W1, W1
0x0570	0x350003  	BRA LT	L__UART2_Init_Advanced137
0x0572	0xD00102  	SL	W2, W2
0x0574	0xD28183  	RLC	W3, W3
0x0576	0x37FFFB  	BRA	L__UART2_Init_Advanced136
L__UART2_Init_Advanced137:
0x0578	0x980722  	MOV	W2, [W14+4]
0x057A	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_12_p24_p33.c,496 :: 		
0x057C	0xBE9F8C  	PUSH.D	W12
0x057E	0xBE9F8A  	PUSH.D	W10
0x0580	0x90000E  	MOV	[W14+0], W0
0x0582	0x90009E  	MOV	[W14+2], W1
0x0584	0xEB0200  	CLR	W4
0x0586	0x07008E  	RCALL	__Modulus_32x32
0x0588	0x980740  	MOV	W0, [W14+8]
0x058A	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_12_p24_p33.c,497 :: 		
0x058C	0x90012E  	MOV	[W14+4], W2
0x058E	0x9001BE  	MOV	[W14+6], W3
0x0590	0x90000E  	MOV	[W14+0], W0
0x0592	0x90009E  	MOV	[W14+2], W1
0x0594	0xEB0200  	CLR	W4
0x0596	0x0700B2  	RCALL	__Divide_32x32
0x0598	0xBE054F  	POP.D	W10
0x059A	0xBE064F  	POP.D	W12
0x059C	0x980700  	MOV	W0, [W14+0]
0x059E	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,499 :: 		
0x05A0	0x470064  	ADD	W14, #4, W0
0x05A2	0xD10150  	LSR	[++W0], W2
0x05A4	0xD380C0  	RRC	[--W0], W1
0x05A6	0x470068  	ADD	W14, #8, W0
0x05A8	0xE10830  	CP	W1, [W0++]
0x05AA	0xE19020  	CPB	W2, [W0--]
0x05AC	0x310005  	BRA GEU	L_UART2_Init_Advanced47
L__UART2_Init_Advanced138:
;__Lib_UART_12_p24_p33.c,500 :: 		
0x05AE	0x90008E  	MOV	[W14+0], W1
0x05B0	0x90011E  	MOV	[W14+2], W2
0x05B2	0x470060  	ADD	W14, #0, W0
0x05B4	0x409861  	ADD	W1, #1, [W0++]
0x05B6	0x491060  	ADDC	W2, #0, [W0--]
L_UART2_Init_Advanced47:
;__Lib_UART_12_p24_p33.c,503 :: 		
0x05B8	0x4700E0  	ADD	W14, #0, W1
0x05BA	0x780031  	MOV	[W1++], W0
0x05BC	0x700021  	IOR	W0, [W1--], W0
0x05BE	0x3A002F  	BRA NZ	L_UART2_Init_Advanced48
L__UART2_Init_Advanced139:
;__Lib_UART_12_p24_p33.c,505 :: 		
0x05C0	0x07FE45  	RCALL	_Get_Fosc_kHz
;__Lib_UART_12_p24_p33.c,507 :: 		
0x05C2	0x203E82  	MOV	#1000, W2
0x05C4	0x200003  	MOV	#0, W3
0x05C6	0x070065  	RCALL	__Multiply_32x32
0x05C8	0x980700  	MOV	W0, [W14+0]
0x05CA	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,509 :: 		
0x05CC	0x07FE3D  	RCALL	_Get_Fosc_Per_Cyc
0x05CE	0xDE0041  	LSR	W0, #1, W0
0x05D0	0xECA000  	INC2	W0
0x05D2	0x780080  	MOV	W0, W1
0x05D4	0xBE010A  	MOV.D	W10, W2
L__UART2_Init_Advanced140:
0x05D6	0xE90081  	DEC	W1, W1
0x05D8	0x350003  	BRA LT	L__UART2_Init_Advanced141
0x05DA	0xD00102  	SL	W2, W2
0x05DC	0xD28183  	RLC	W3, W3
0x05DE	0x37FFFB  	BRA	L__UART2_Init_Advanced140
L__UART2_Init_Advanced141:
0x05E0	0x980722  	MOV	W2, [W14+4]
0x05E2	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_12_p24_p33.c,511 :: 		
0x05E4	0xBE9F8C  	PUSH.D	W12
0x05E6	0x90000E  	MOV	[W14+0], W0
0x05E8	0x90009E  	MOV	[W14+2], W1
0x05EA	0xEB0200  	CLR	W4
0x05EC	0x07005B  	RCALL	__Modulus_32x32
0x05EE	0x980740  	MOV	W0, [W14+8]
0x05F0	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_12_p24_p33.c,512 :: 		
0x05F2	0x90012E  	MOV	[W14+4], W2
0x05F4	0x9001BE  	MOV	[W14+6], W3
0x05F6	0x90000E  	MOV	[W14+0], W0
0x05F8	0x90009E  	MOV	[W14+2], W1
0x05FA	0xEB0200  	CLR	W4
0x05FC	0x07007F  	RCALL	__Divide_32x32
0x05FE	0xBE064F  	POP.D	W12
0x0600	0x980700  	MOV	W0, [W14+0]
0x0602	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,514 :: 		
0x0604	0x470064  	ADD	W14, #4, W0
0x0606	0xD10150  	LSR	[++W0], W2
0x0608	0xD380C0  	RRC	[--W0], W1
0x060A	0x470068  	ADD	W14, #8, W0
0x060C	0xE10830  	CP	W1, [W0++]
0x060E	0xE19020  	CPB	W2, [W0--]
0x0610	0x310005  	BRA GEU	L_UART2_Init_Advanced49
L__UART2_Init_Advanced142:
;__Lib_UART_12_p24_p33.c,515 :: 		
0x0612	0x90008E  	MOV	[W14+0], W1
0x0614	0x90011E  	MOV	[W14+2], W2
0x0616	0x470060  	ADD	W14, #0, W0
0x0618	0x409861  	ADD	W1, #1, [W0++]
0x061A	0x491060  	ADDC	W2, #0, [W0--]
L_UART2_Init_Advanced49:
;__Lib_UART_12_p24_p33.c,517 :: 		
0x061C	0xA86230  	BSET	U2MODE, #3
;__Lib_UART_12_p24_p33.c,518 :: 		
L_UART2_Init_Advanced48:
;__Lib_UART_12_p24_p33.c,519 :: 		
L_UART2_Init_Advanced46:
L_UART2_Init_Advanced43:
;__Lib_UART_12_p24_p33.c,522 :: 		
0x061E	0x90000E  	MOV	[W14+0], W0
0x0620	0x90009E  	MOV	[W14+2], W1
0x0622	0x500061  	SUB	W0, #1, W0
0x0624	0x5880E0  	SUBB	W1, #0, W1
0x0626	0x8811C0  	MOV	W0, U2BRG
;__Lib_UART_12_p24_p33.c,524 :: 		
0x0628	0xA92232  	BCLR	U2STA, #1
;__Lib_UART_12_p24_p33.c,526 :: 		
0x062A	0x76008D  	IOR	W12, W13, W1
0x062C	0x202300  	MOV	#lo_addr(U2MODE), W0
0x062E	0x708810  	IOR	W1, [W0], [W0]
;__Lib_UART_12_p24_p33.c,529 :: 		
0x0630	0xA8E231  	BSET	U2MODE, #15
;__Lib_UART_12_p24_p33.c,530 :: 		
0x0632	0xA84233  	BSET	U2STA, #10
;__Lib_UART_12_p24_p33.c,532 :: 		
0x0634	0x07FDF1  	RCALL	_Delay_100ms
0x0636	0x07FDF0  	RCALL	_Delay_100ms
;__Lib_UART_12_p24_p33.c,535 :: 		
L_end_UART2_Init_Advanced:
0x0638	0xFA8000  	ULNK
0x063A	0x060000  	RETURN
; end of _UART2_Init_Advanced
_SPI1_Init_Advanced:
0x063C	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,123 :: 		
; slave_select start address is: 2 (W1)
0x063E	0x97B8CE  	MOV	[W14-8], W1
; data_sample start address is: 8 (W4)
0x0640	0x97BA3E  	MOV	[W14-10], W4
; clock_idle start address is: 4 (W2)
0x0642	0x97B92E  	MOV	[W14-12], W2
; edge start address is: 6 (W3)
0x0644	0x97B99E  	MOV	[W14-14], W3
;__Lib_SPI_12.c,126 :: 		
0x0646	0xEF2240  	CLR	SPI1STAT
;__Lib_SPI_12.c,127 :: 		
0x0648	0xEF2242  	CLR	SPI1CON
;__Lib_SPI_12.c,129 :: 		
0x064A	0x2FFFF0  	MOV	#lo_addr(_SPI1_Read), W0
0x064C	0x88DAD0  	MOV	W0, _SPI_Rd_Ptr
;__Lib_SPI_12.c,130 :: 		
0x064E	0x2FFFF0  	MOV	#lo_addr(_SPI1_Write), W0
0x0650	0x88DAC0  	MOV	W0, _SPI_Wr_Ptr
;__Lib_SPI_12.c,132 :: 		
0x0652	0x75000B  	IOR	W10, W11, W0
0x0654	0x70000C  	IOR	W0, W12, W0
0x0656	0x70000D  	IOR	W0, W13, W0
0x0658	0x700001  	IOR	W0, W1, W0
; slave_select end address is: 2 (W1)
0x065A	0x700004  	IOR	W0, W4, W0
; data_sample end address is: 8 (W4)
;__Lib_SPI_12.c,133 :: 		
0x065C	0x700082  	IOR	W0, W2, W1
; clock_idle end address is: 4 (W2)
0x065E	0x202420  	MOV	#lo_addr(SPI1CON), W0
0x0660	0x708803  	IOR	W1, W3, [W0]
; edge end address is: 6 (W3)
;__Lib_SPI_12.c,135 :: 		
0x0662	0xA9C240  	BCLR	SPI1STAT, #6
;__Lib_SPI_12.c,136 :: 		
0x0664	0xA8E241  	BSET	SPI1STAT, #15
;__Lib_SPI_12.c,138 :: 		
L_end_SPI1_Init_Advanced:
0x0666	0xFA8000  	ULNK
0x0668	0x060000  	RETURN
; end of _SPI1_Init_Advanced
_SPI2_Init:
0x066A	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,205 :: 		
;__Lib_SPI_12.c,207 :: 		
0x066C	0x202000  	MOV	#lo_addr(_SPI2_Read), W0
0x066E	0x88DAD0  	MOV	W0, _SPI_Rd_Ptr
;__Lib_SPI_12.c,208 :: 		
0x0670	0x202400  	MOV	#lo_addr(_SPI2_Write), W0
0x0672	0x88DAC0  	MOV	W0, _SPI_Wr_Ptr
;__Lib_SPI_12.c,210 :: 		
0x0674	0xEF2260  	CLR	SPI2STAT
;__Lib_SPI_12.c,211 :: 		
0x0676	0xEF2262  	CLR	SPI2CON
;__Lib_SPI_12.c,213 :: 		
0x0678	0xA8A262  	BSET	SPI2CON, #5
;__Lib_SPI_12.c,214 :: 		
0x067A	0xA9C262  	BCLR	SPI2CON, #6
;__Lib_SPI_12.c,216 :: 		
0x067C	0x2001C1  	MOV	#28, W1
0x067E	0x202620  	MOV	#lo_addr(SPI2CON), W0
0x0680	0x708810  	IOR	W1, [W0], [W0]
;__Lib_SPI_12.c,218 :: 		
0x0682	0x2FFFC1  	MOV	#65532, W1
0x0684	0x202620  	MOV	#lo_addr(SPI2CON), W0
0x0686	0x608810  	AND	W1, [W0], [W0]
;__Lib_SPI_12.c,219 :: 		
0x0688	0xA80263  	BSET	SPI2CON, #8
;__Lib_SPI_12.c,221 :: 		
0x068A	0xA9C260  	BCLR	SPI2STAT, #6
;__Lib_SPI_12.c,222 :: 		
0x068C	0xA8E261  	BSET	SPI2STAT, #15
;__Lib_SPI_12.c,224 :: 		
L_end_SPI2_Init:
0x068E	0xFA8000  	ULNK
0x0690	0x060000  	RETURN
; end of _SPI2_Init
_GPS_init:
;tiempo_gps.c,13 :: 		void GPS_init(short conf,short NMA){
;tiempo_gps.c,45 :: 		UART1_Write_Text("$PMTK605*31\r\n");
0x0C18	0x781F8A  	PUSH	W10
0x0C1A	0x781F8B  	PUSH	W11
0x0C1C	0x21000A  	MOV	#lo_addr(?lstr1_Master), W10
0x0C1E	0x07FD97  	RCALL	_UART1_Write_Text
;tiempo_gps.c,46 :: 		UART1_Write_Text("$PMTK220,1000*1F\r\n");
0x0C20	0x2101EA  	MOV	#lo_addr(?lstr2_Master), W10
0x0C22	0x07FD95  	RCALL	_UART1_Write_Text
;tiempo_gps.c,47 :: 		UART1_Write_Text("$PMTK251,115200*1F\r\n");
0x0C24	0x21031A  	MOV	#lo_addr(?lstr3_Master), W10
0x0C26	0x07FD93  	RCALL	_UART1_Write_Text
;tiempo_gps.c,48 :: 		Delay_ms(1000);                                                            //Tiempo necesario para que se de efecto el cambio de configuracion
0x0C28	0x2007B8  	MOV	#123, W8
0x0C2A	0x212497  	MOV	#4681, W7
L_GPS_init27:
0x0C2C	0xED200E  	DEC	W7
0x0C2E	0x3AFFFE  	BRA NZ	L_GPS_init27
0x0C30	0xED2010  	DEC	W8
0x0C32	0x3AFFFC  	BRA NZ	L_GPS_init27
;tiempo_gps.c,49 :: 		UART1_Init(115200);
0x0C34	0x2C200A  	MOV	#49664, W10
0x0C36	0x20001B  	MOV	#1, W11
0x0C38	0x07FB9C  	RCALL	_UART1_Init
;tiempo_gps.c,50 :: 		UART1_Write_Text("$PMTK313,1*2E\r\n");
0x0C3A	0x2100EA  	MOV	#lo_addr(?lstr4_Master), W10
0x0C3C	0x07FD88  	RCALL	_UART1_Write_Text
;tiempo_gps.c,51 :: 		UART1_Write_Text("$PMTK314,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0*29\r\n");
0x0C3E	0x21046A  	MOV	#lo_addr(?lstr5_Master), W10
0x0C40	0x07FD86  	RCALL	_UART1_Write_Text
;tiempo_gps.c,52 :: 		UART1_Write_Text("$PMTK319,1*24\r\n");
0x0C42	0x21076A  	MOV	#lo_addr(?lstr6_Master), W10
0x0C44	0x07FD84  	RCALL	_UART1_Write_Text
;tiempo_gps.c,53 :: 		UART1_Write_Text("$PMTK413*34\r\n");
0x0C46	0x21086A  	MOV	#lo_addr(?lstr7_Master), W10
0x0C48	0x07FD82  	RCALL	_UART1_Write_Text
;tiempo_gps.c,54 :: 		UART1_Write_Text("$PMTK513,1*28\r\n");
0x0C4A	0x21094A  	MOV	#lo_addr(?lstr8_Master), W10
0x0C4C	0x07FD80  	RCALL	_UART1_Write_Text
;tiempo_gps.c,55 :: 		Delay_ms(1000);
0x0C4E	0x2007B8  	MOV	#123, W8
0x0C50	0x212497  	MOV	#4681, W7
L_GPS_init29:
0x0C52	0xED200E  	DEC	W7
0x0C54	0x3AFFFE  	BRA NZ	L_GPS_init29
0x0C56	0xED2010  	DEC	W8
0x0C58	0x3AFFFC  	BRA NZ	L_GPS_init29
;tiempo_gps.c,56 :: 		U1MODE.UARTEN = 0;                                                         //Desactiva el UART1
0x0C5A	0xA9E221  	BCLR	U1MODE, #15
;tiempo_gps.c,57 :: 		}
L_end_GPS_init:
0x0C5C	0x7805CF  	POP	W11
0x0C5E	0x78054F  	POP	W10
0x0C60	0x060000  	RETURN
; end of _GPS_init
_UART1_Write_Text:
0x074E	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,76 :: 		
;__Lib_UART_12_p24_p33.c,77 :: 		
; counter start address is: 2 (W1)
0x0750	0xEF2002  	CLR	W1
;__Lib_UART_12_p24_p33.c,79 :: 		
; data_ start address is: 0 (W0)
0x0752	0x78401A  	MOV.B	[W10], W0
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
;__Lib_UART_12_p24_p33.c,80 :: 		
L_UART1_Write_Text2:
; data_ start address is: 0 (W0)
; counter start address is: 2 (W1)
0x0754	0xE10460  	CP.B	W0, #0
0x0756	0x32000A  	BRA Z	L_UART1_Write_Text3
L__UART1_Write_Text71:
;__Lib_UART_12_p24_p33.c,81 :: 		
0x0758	0x781F8A  	PUSH	W10
; data_ end address is: 0 (W0)
0x075A	0xFB8500  	ZE	W0, W10
0x075C	0x070009  	RCALL	_UART1_Write
0x075E	0x78054F  	POP	W10
;__Lib_UART_12_p24_p33.c,82 :: 		
0x0760	0x40C061  	ADD.B	W1, #1, W0
0x0762	0x784080  	MOV.B	W0, W1
;__Lib_UART_12_p24_p33.c,83 :: 		
0x0764	0xFB8000  	ZE	W0, W0
0x0766	0x450000  	ADD	W10, W0, W0
; data_ start address is: 0 (W0)
0x0768	0x784010  	MOV.B	[W0], W0
;__Lib_UART_12_p24_p33.c,84 :: 		
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
0x076A	0x37FFF4  	BRA	L_UART1_Write_Text2
L_UART1_Write_Text3:
;__Lib_UART_12_p24_p33.c,85 :: 		
L_end_UART1_Write_Text:
0x076C	0xFA8000  	ULNK
0x076E	0x060000  	RETURN
; end of _UART1_Write_Text
_UART1_Write:
0x0770	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,70 :: 		
;__Lib_UART_12_p24_p33.c,71 :: 		
L_UART1_Write0:
0x0772	0xAF0223  	BTSC	U1STA, #8
0x0774	0x370001  	BRA	L_UART1_Write1
0x0776	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_12_p24_p33.c,72 :: 		
0x0778	0x88112A  	MOV	W10, U1TXREG
;__Lib_UART_12_p24_p33.c,73 :: 		
L_end_UART1_Write:
0x077A	0xFA8000  	ULNK
0x077C	0x060000  	RETURN
; end of _UART1_Write
_DS3234_init:
;tiempo_rtc.c,55 :: 		void DS3234_init(){
;tiempo_rtc.c,57 :: 		SPI2_Init_Advanced(_SPI_MASTER, _SPI_8_BIT, _SPI_PRESCALE_SEC_1, _SPI_PRESCALE_PRI_64, _SPI_SS_DISABLE, _SPI_DATA_SAMPLE_MIDDLE, _SPI_CLK_IDLE_LOW, _SPI_ACTIVE_2_IDLE);
0x0C62	0x781F8A  	PUSH	W10
0x0C64	0x781F8B  	PUSH	W11
0x0C66	0x781F8C  	PUSH	W12
0x0C68	0x781F8D  	PUSH	W13
0x0C6A	0xEF201A  	CLR	W13
0x0C6C	0x2001CC  	MOV	#28, W12
0x0C6E	0xEF2016  	CLR	W11
0x0C70	0x20020A  	MOV	#32, W10
0x0C72	0xEF2000  	CLR	W0
0x0C74	0x781F80  	PUSH	W0
0x0C76	0xEF2000  	CLR	W0
0x0C78	0x781F80  	PUSH	W0
0x0C7A	0xEF2000  	CLR	W0
0x0C7C	0x781F80  	PUSH	W0
0x0C7E	0xEF2000  	CLR	W0
0x0C80	0x781F80  	PUSH	W0
0x0C82	0x07FB20  	RCALL	_SPI2_Init_Advanced
0x0C84	0xB1008F  	SUB	#8, W15
;tiempo_rtc.c,58 :: 		DS3234_write_byte(Control,0x20);
0x0C86	0xB3C20B  	MOV.B	#32, W11
0x0C88	0xB3C8EA  	MOV.B	#142, W10
0x0C8A	0x07FB33  	RCALL	_DS3234_write_byte
;tiempo_rtc.c,59 :: 		DS3234_write_byte(ControlStatus,0x08);
0x0C8C	0xB3C08B  	MOV.B	#8, W11
0x0C8E	0xB3C8FA  	MOV.B	#143, W10
0x0C90	0x07FB30  	RCALL	_DS3234_write_byte
;tiempo_rtc.c,60 :: 		SPI2_Init();
0x0C92	0x07FCEB  	RCALL	_SPI2_Init
;tiempo_rtc.c,62 :: 		}
L_end_DS3234_init:
0x0C94	0x7806CF  	POP	W13
0x0C96	0x78064F  	POP	W12
0x0C98	0x7805CF  	POP	W11
0x0C9A	0x78054F  	POP	W10
0x0C9C	0x060000  	RETURN
; end of _DS3234_init
_SPI2_Init_Advanced:
0x02C4	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,187 :: 		
; slave_select start address is: 2 (W1)
0x02C6	0x97B8CE  	MOV	[W14-8], W1
; data_sample start address is: 8 (W4)
0x02C8	0x97BA3E  	MOV	[W14-10], W4
; clock_idle start address is: 4 (W2)
0x02CA	0x97B92E  	MOV	[W14-12], W2
; edge start address is: 6 (W3)
0x02CC	0x97B99E  	MOV	[W14-14], W3
;__Lib_SPI_12.c,190 :: 		
0x02CE	0xEF2260  	CLR	SPI2STAT
;__Lib_SPI_12.c,191 :: 		
0x02D0	0xEF2262  	CLR	SPI2CON
;__Lib_SPI_12.c,193 :: 		
0x02D2	0x202000  	MOV	#lo_addr(_SPI2_Read), W0
0x02D4	0x88DAD0  	MOV	W0, _SPI_Rd_Ptr
;__Lib_SPI_12.c,194 :: 		
0x02D6	0x202400  	MOV	#lo_addr(_SPI2_Write), W0
0x02D8	0x88DAC0  	MOV	W0, _SPI_Wr_Ptr
;__Lib_SPI_12.c,196 :: 		
0x02DA	0x75000B  	IOR	W10, W11, W0
0x02DC	0x70000C  	IOR	W0, W12, W0
0x02DE	0x70000D  	IOR	W0, W13, W0
0x02E0	0x700001  	IOR	W0, W1, W0
; slave_select end address is: 2 (W1)
0x02E2	0x700004  	IOR	W0, W4, W0
; data_sample end address is: 8 (W4)
;__Lib_SPI_12.c,197 :: 		
0x02E4	0x700082  	IOR	W0, W2, W1
; clock_idle end address is: 4 (W2)
0x02E6	0x202620  	MOV	#lo_addr(SPI2CON), W0
0x02E8	0x708803  	IOR	W1, W3, [W0]
; edge end address is: 6 (W3)
;__Lib_SPI_12.c,199 :: 		
0x02EA	0xA9C260  	BCLR	SPI2STAT, #6
;__Lib_SPI_12.c,200 :: 		
0x02EC	0xA8E261  	BSET	SPI2STAT, #15
;__Lib_SPI_12.c,202 :: 		
L_end_SPI2_Init_Advanced:
0x02EE	0xFA8000  	ULNK
0x02F0	0x060000  	RETURN
; end of _SPI2_Init_Advanced
_DS3234_write_byte:
;tiempo_rtc.c,65 :: 		void DS3234_write_byte(unsigned char address, unsigned char value){
;tiempo_rtc.c,67 :: 		CS_DS3234 = 0;
0x02F2	0x781F8A  	PUSH	W10
0x02F4	0xA94E04  	BCLR	LATA2_bit, BitPos(LATA2_bit+0)
;tiempo_rtc.c,68 :: 		SPI2_Write(address);
0x02F6	0xFB850A  	ZE	W10, W10
0x02F8	0x07FFA3  	RCALL	_SPI2_Write
;tiempo_rtc.c,69 :: 		SPI2_Write(value);
0x02FA	0xFB850B  	ZE	W11, W10
0x02FC	0x07FFA1  	RCALL	_SPI2_Write
;tiempo_rtc.c,70 :: 		CS_DS3234 = 1;
0x02FE	0xA84E04  	BSET	LATA2_bit, BitPos(LATA2_bit+0)
;tiempo_rtc.c,72 :: 		}
L_end_DS3234_write_byte:
0x0300	0x78054F  	POP	W10
0x0302	0x060000  	RETURN
; end of _DS3234_write_byte
_SPI2_Write:
0x0240	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,175 :: 		
;__Lib_SPI_12.c,176 :: 		
0x0242	0x07FFDE  	RCALL	_SPI2_Read
;__Lib_SPI_12.c,183 :: 		
L_end_SPI2_Write:
0x0244	0xFA8000  	ULNK
0x0246	0x060000  	RETURN
; end of _SPI2_Write
_SPI2_Read:
0x0200	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,163 :: 		
;__Lib_SPI_12.c,165 :: 		
0x0202	0xA9C260  	BCLR	SPI2STAT, #6
;__Lib_SPI_12.c,167 :: 		
L_SPI2_Read4:
0x0204	0xAE2260  	BTSS	SPI2STAT, #1
0x0206	0x370001  	BRA	L_SPI2_Read5
0x0208	0x37FFFD  	BRA	L_SPI2_Read4
L_SPI2_Read5:
;__Lib_SPI_12.c,168 :: 		
0x020A	0x88134A  	MOV	W10, SPI2BUF
;__Lib_SPI_12.c,169 :: 		
L_SPI2_Read6:
0x020C	0xAF0260  	BTSC	SPI2STAT, #0
0x020E	0x370001  	BRA	L_SPI2_Read7
0x0210	0x37FFFD  	BRA	L_SPI2_Read6
L_SPI2_Read7:
;__Lib_SPI_12.c,171 :: 		
0x0212	0xBF8268  	MOV	SPI2BUF, WREG
;__Lib_SPI_12.c,173 :: 		
L_end_SPI2_Read:
0x0214	0xFA8000  	ULNK
0x0216	0x060000  	RETURN
; end of _SPI2_Read
0x1A62	0x210001  	MOV	#lo_addr(?lstr1_Master), W1
0x1A64	0x280000  	MOV	#32768, W0
0x1A66	0x090051  	REPEAT	#81
0x1A68	0x7818B0  	MOV	[W0++], [W1++]
0x1A6A	0x060000  	RETURN
_urx_2:
0x18B0	0xF80034  	PUSH	DSWPAG
0x18B2	0xF80032  	PUSH	DSRPAG
0x18B4	0xF80036  	PUSH	RCOUNT
0x18B6	0x781F80  	PUSH	W0
0x18B8	0x200020  	MOV	#2, W0
0x18BA	0x09000C  	REPEAT	#12
0x18BC	0x781FB0  	PUSH	[W0++]
;Master.c,685 :: 		void urx_2() org  IVT_ADDR_U2RXINTERRUPT {
;Master.c,688 :: 		U2RXIF_bit = 0;                                                            //Limpia la bandera de interrupcion por UART2
0x18BE	0x781F8A  	PUSH	W10
0x18C0	0x781F8B  	PUSH	W11
0x18C2	0x781F8C  	PUSH	W12
0x18C4	0xA9C803  	BCLR	U2RXIF_bit, BitPos(U2RXIF_bit+0)
;Master.c,689 :: 		byteRS485 = U2RXREG;                                                       //Lee el byte de la trama enviada por el nodo
0x18C6	0x21B7F1  	MOV	#lo_addr(_byteRS485), W1
0x18C8	0xBFC236  	MOV.B	U2RXREG, WREG
0x18CA	0x784880  	MOV.B	W0, [W1]
;Master.c,690 :: 		U2STA.OERR = 0;                                                            //Limpia este bit para limpiar el FIFO UART2
0x18CC	0xA92232  	BCLR	U2STA, #1
;Master.c,693 :: 		if (banRSI==2){
0x18CE	0x21B8E0  	MOV	#lo_addr(_banRSI), W0
0x18D0	0x784010  	MOV.B	[W0], W0
0x18D2	0xE10462  	CP.B	W0, #2
0x18D4	0x3A0014  	BRA NZ	L_urx_2190
L__urx_2508:
;Master.c,695 :: 		if (i_rs485<(numDatosRS485)){
0x18D6	0x80DC21  	MOV	_i_rs485, W1
0x18D8	0x21B920  	MOV	#lo_addr(_numDatosRS485), W0
0x18DA	0xE10810  	CP	W1, [W0]
0x18DC	0x310009  	BRA GEU	L_urx_2191
L__urx_2509:
;Master.c,696 :: 		inputPyloadRS485[i_rs485] = byteRS485;
0x18DE	0x210AE1  	MOV	#lo_addr(_inputPyloadRS485), W1
0x18E0	0x21B840  	MOV	#lo_addr(_i_rs485), W0
0x18E2	0x408090  	ADD	W1, [W0], W1
0x18E4	0x21B7F0  	MOV	#lo_addr(_byteRS485), W0
0x18E6	0x784890  	MOV.B	[W0], [W1]
;Master.c,697 :: 		i_rs485++;
0x18E8	0x200011  	MOV	#1, W1
0x18EA	0x21B840  	MOV	#lo_addr(_i_rs485), W0
0x18EC	0x408810  	ADD	W1, [W0], [W0]
;Master.c,698 :: 		} else {
0x18EE	0x370007  	BRA	L_urx_2192
L_urx_2191:
;Master.c,699 :: 		T2CON.TON = 0;                                                       //Detiene el TimeOut
0x18F0	0xA9E111  	BCLR	T2CON, #15
;Master.c,700 :: 		banRSI = 0;                                                          //Limpia la bandera de inicio de trama
0x18F2	0x21B8E1  	MOV	#lo_addr(_banRSI), W1
0x18F4	0xEF2000  	CLR	W0
0x18F6	0x784880  	MOV.B	W0, [W1]
;Master.c,701 :: 		banRSC = 1;                                                          //Activa la bandera de trama completa
0x18F8	0x21B881  	MOV	#lo_addr(_banRSC), W1
0x18FA	0xB3C010  	MOV.B	#1, W0
0x18FC	0x784880  	MOV.B	W0, [W1]
;Master.c,713 :: 		}
L_urx_2192:
;Master.c,714 :: 		}
L_urx_2190:
;Master.c,717 :: 		if ((banRSI==0)&&(banRSC==0)){
0x18FE	0x21B8E0  	MOV	#lo_addr(_banRSI), W0
0x1900	0x784010  	MOV.B	[W0], W0
0x1902	0xE10460  	CP.B	W0, #0
0x1904	0x3A000F  	BRA NZ	L__urx_2353
L__urx_2510:
0x1906	0x21B880  	MOV	#lo_addr(_banRSC), W0
0x1908	0x784010  	MOV.B	[W0], W0
0x190A	0xE10460  	CP.B	W0, #0
0x190C	0x3A000B  	BRA NZ	L__urx_2352
L__urx_2511:
L__urx_2351:
;Master.c,718 :: 		if (byteRS485==0x3A){                                                   //Verifica si el primer byte recibido sea la cabecera de trama
0x190E	0x21B7F0  	MOV	#lo_addr(_byteRS485), W0
0x1910	0x784090  	MOV.B	[W0], W1
0x1912	0xB3C3A0  	MOV.B	#58, W0
0x1914	0xE10C00  	CP.B	W1, W0
0x1916	0x3A0006  	BRA NZ	L_urx_2196
L__urx_2512:
;Master.c,719 :: 		T2CON.TON = 1;                                                       //Inicia el TimeOut
0x1918	0xA8E111  	BSET	T2CON, #15
;Master.c,720 :: 		banRSI = 1;
0x191A	0x21B8E1  	MOV	#lo_addr(_banRSI), W1
0x191C	0xB3C010  	MOV.B	#1, W0
0x191E	0x784880  	MOV.B	W0, [W1]
;Master.c,721 :: 		i_rs485 = 0;
0x1920	0xEF2000  	CLR	W0
0x1922	0x88DC20  	MOV	W0, _i_rs485
;Master.c,722 :: 		}
L_urx_2196:
;Master.c,717 :: 		if ((banRSI==0)&&(banRSC==0)){
L__urx_2353:
L__urx_2352:
;Master.c,724 :: 		if ((banRSI==1)&&(i_rs485<5)){
0x1924	0x21B8E0  	MOV	#lo_addr(_banRSI), W0
0x1926	0x784010  	MOV.B	[W0], W0
0x1928	0xE10461  	CP.B	W0, #1
0x192A	0x3A000B  	BRA NZ	L__urx_2355
L__urx_2513:
0x192C	0x80DC20  	MOV	_i_rs485, W0
0x192E	0xE10065  	CP	W0, #5
0x1930	0x310008  	BRA GEU	L__urx_2354
L__urx_2514:
L__urx_2350:
;Master.c,725 :: 		tramaCabeceraRS485[i_rs485] = byteRS485;                                 //Recupera los datos de cabecera de la trama UART: [0x3A, Direccion, Funcion, NumeroDatos]
0x1932	0x210A41  	MOV	#lo_addr(_tramaCabeceraRS485), W1
0x1934	0x21B840  	MOV	#lo_addr(_i_rs485), W0
0x1936	0x408090  	ADD	W1, [W0], W1
0x1938	0x21B7F0  	MOV	#lo_addr(_byteRS485), W0
0x193A	0x784890  	MOV.B	[W0], [W1]
;Master.c,726 :: 		i_rs485++;
0x193C	0x200011  	MOV	#1, W1
0x193E	0x21B840  	MOV	#lo_addr(_i_rs485), W0
0x1940	0x408810  	ADD	W1, [W0], [W0]
;Master.c,724 :: 		if ((banRSI==1)&&(i_rs485<5)){
L__urx_2355:
L__urx_2354:
;Master.c,728 :: 		if ((banRSI==1)&&(i_rs485==5)){
0x1942	0x21B8E0  	MOV	#lo_addr(_banRSI), W0
0x1944	0x784010  	MOV.B	[W0], W0
0x1946	0xE10461  	CP.B	W0, #1
0x1948	0x3A0020  	BRA NZ	L__urx_2357
L__urx_2515:
0x194A	0x80DC20  	MOV	_i_rs485, W0
0x194C	0xE10065  	CP	W0, #5
0x194E	0x3A001D  	BRA NZ	L__urx_2356
L__urx_2516:
L__urx_2349:
;Master.c,730 :: 		if (tramaCabeceraRS485[1]==direccionRS485){
0x1950	0x210A50  	MOV	#lo_addr(_tramaCabeceraRS485+1), W0
0x1952	0x784090  	MOV.B	[W0], W1
0x1954	0x21B560  	MOV	#lo_addr(_direccionRS485), W0
0x1956	0xE10C10  	CP.B	W1, [W0]
0x1958	0x3A0010  	BRA NZ	L_urx_2203
L__urx_2517:
;Master.c,731 :: 		funcionRS485 = tramaCabeceraRS485[2];
0x195A	0x21B871  	MOV	#lo_addr(_funcionRS485), W1
0x195C	0x210A60  	MOV	#lo_addr(_tramaCabeceraRS485+2), W0
0x195E	0x784890  	MOV.B	[W0], [W1]
;Master.c,732 :: 		*(ptrnumDatosRS485) = tramaCabeceraRS485[3];                         //LSB numDatosRS485
0x1960	0x210A71  	MOV	#lo_addr(_tramaCabeceraRS485+3), W1
0x1962	0x80DC80  	MOV	_ptrnumDatosRS485, W0
0x1964	0x784811  	MOV.B	[W1], [W0]
;Master.c,733 :: 		*(ptrnumDatosRS485+1) = tramaCabeceraRS485[4];                       //MSB numDatosRS485
0x1966	0x80DC80  	MOV	_ptrnumDatosRS485, W0
0x1968	0x4000E1  	ADD	W0, #1, W1
0x196A	0x210A80  	MOV	#lo_addr(_tramaCabeceraRS485+4), W0
0x196C	0x784890  	MOV.B	[W0], [W1]
;Master.c,734 :: 		banRSI = 2;
0x196E	0x21B8E1  	MOV	#lo_addr(_banRSI), W1
0x1970	0xB3C020  	MOV.B	#2, W0
0x1972	0x784880  	MOV.B	W0, [W1]
;Master.c,735 :: 		i_rs485 = 0;
0x1974	0xEF2000  	CLR	W0
0x1976	0x88DC20  	MOV	W0, _i_rs485
;Master.c,736 :: 		} else {
0x1978	0x370008  	BRA	L_urx_2204
L_urx_2203:
;Master.c,737 :: 		banRSI = 0;
0x197A	0x21B8E1  	MOV	#lo_addr(_banRSI), W1
0x197C	0xEF2000  	CLR	W0
0x197E	0x784880  	MOV.B	W0, [W1]
;Master.c,738 :: 		banRSC = 0;
0x1980	0x21B881  	MOV	#lo_addr(_banRSC), W1
0x1982	0xEF2000  	CLR	W0
0x1984	0x784880  	MOV.B	W0, [W1]
;Master.c,739 :: 		i_rs485 = 0;
0x1986	0xEF2000  	CLR	W0
0x1988	0x88DC20  	MOV	W0, _i_rs485
;Master.c,740 :: 		}
L_urx_2204:
;Master.c,728 :: 		if ((banRSI==1)&&(i_rs485==5)){
L__urx_2357:
L__urx_2356:
;Master.c,744 :: 		if (banRSC==1){
0x198A	0x21B880  	MOV	#lo_addr(_banRSC), W0
0x198C	0x784010  	MOV.B	[W0], W0
0x198E	0xE10461  	CP.B	W0, #1
0x1990	0x3A0023  	BRA NZ	L_urx_2205
L__urx_2518:
;Master.c,745 :: 		subFuncionRS485 = inputPyloadRS485[0];
0x1992	0x21B861  	MOV	#lo_addr(_subFuncionRS485), W1
0x1994	0x210AE0  	MOV	#lo_addr(_inputPyloadRS485), W0
0x1996	0x784890  	MOV.B	[W0], [W1]
;Master.c,746 :: 		switch (funcionRS485){
0x1998	0x37000D  	BRA	L_urx_2206
;Master.c,747 :: 		case 0xF1:
L_urx_2208:
;Master.c,748 :: 		InterrupcionP1(0xB1,subFuncionRS485,numDatosRS485);
0x199A	0x21B860  	MOV	#lo_addr(_subFuncionRS485), W0
0x199C	0x80DC9C  	MOV	_numDatosRS485, W12
0x199E	0x784590  	MOV.B	[W0], W11
0x19A0	0xB3CB1A  	MOV.B	#177, W10
0x19A2	0x07F89E  	RCALL	_InterrupcionP1
;Master.c,749 :: 		break;
0x19A4	0x370016  	BRA	L_urx_2207
;Master.c,750 :: 		case 0xF2:
L_urx_2209:
;Master.c,752 :: 		break;
0x19A6	0x370015  	BRA	L_urx_2207
;Master.c,753 :: 		case 0xF3:
L_urx_2210:
;Master.c,754 :: 		InterrupcionP1(0xB3,subFuncionRS485,numDatosRS485);
0x19A8	0x21B860  	MOV	#lo_addr(_subFuncionRS485), W0
0x19AA	0x80DC9C  	MOV	_numDatosRS485, W12
0x19AC	0x784590  	MOV.B	[W0], W11
0x19AE	0xB3CB3A  	MOV.B	#179, W10
0x19B0	0x07F897  	RCALL	_InterrupcionP1
;Master.c,756 :: 		break;
0x19B2	0x37000F  	BRA	L_urx_2207
;Master.c,757 :: 		}
L_urx_2206:
0x19B4	0x21B870  	MOV	#lo_addr(_funcionRS485), W0
0x19B6	0x784090  	MOV.B	[W0], W1
0x19B8	0xB3CF10  	MOV.B	#241, W0
0x19BA	0xE10C00  	CP.B	W1, W0
0x19BC	0x32FFEE  	BRA Z	L_urx_2208
L__urx_2519:
0x19BE	0x21B870  	MOV	#lo_addr(_funcionRS485), W0
0x19C0	0x784090  	MOV.B	[W0], W1
0x19C2	0xB3CF20  	MOV.B	#242, W0
0x19C4	0xE10C00  	CP.B	W1, W0
0x19C6	0x32FFEF  	BRA Z	L_urx_2209
L__urx_2520:
0x19C8	0x21B870  	MOV	#lo_addr(_funcionRS485), W0
0x19CA	0x784090  	MOV.B	[W0], W1
0x19CC	0xB3CF30  	MOV.B	#243, W0
0x19CE	0xE10C00  	CP.B	W1, W0
0x19D0	0x32FFEB  	BRA Z	L_urx_2210
L__urx_2521:
L_urx_2207:
;Master.c,759 :: 		banRSC = 0;
0x19D2	0x21B881  	MOV	#lo_addr(_banRSC), W1
0x19D4	0xEF2000  	CLR	W0
0x19D6	0x784880  	MOV.B	W0, [W1]
;Master.c,761 :: 		}
L_urx_2205:
;Master.c,762 :: 		}
L_end_urx_2:
0x19D8	0x78064F  	POP	W12
0x19DA	0x7805CF  	POP	W11
0x19DC	0x78054F  	POP	W10
0x19DE	0x2001A0  	MOV	#26, W0
0x19E0	0x09000C  	REPEAT	#12
0x19E2	0x78104F  	POP	[W0--]
0x19E4	0x78004F  	POP	W0
0x19E6	0xF90036  	POP	RCOUNT
0x19E8	0xF90032  	POP	DSRPAG
0x19EA	0xF90034  	POP	DSWPAG
0x19EC	0x064000  	RETFIE
; end of _urx_2
_InterrupcionP1:
;Master.c,269 :: 		void InterrupcionP1(unsigned short funcionSPI, unsigned short subFuncionSPI, unsigned int numBytesSPI){
;Master.c,272 :: 		if ((funcionSPI==0xB1)&&(subFuncionSPI==0xD1)){
0x0AE0	0x781F8D  	PUSH	W13
0x0AE2	0xB3CB10  	MOV.B	#177, W0
0x0AE4	0xE15400  	CP.B	W10, W0
0x0AE6	0x3A0023  	BRA NZ	L__InterrupcionP1234
L__InterrupcionP1403:
0x0AE8	0xB3CD10  	MOV.B	#209, W0
0x0AEA	0xE15C00  	CP.B	W11, W0
0x0AEC	0x3A0020  	BRA NZ	L__InterrupcionP1233
L__InterrupcionP1404:
L__InterrupcionP1232:
;Master.c,274 :: 		outputPyloadRS485[0] = 0xD1;
0x0AEE	0x21AE01  	MOV	#lo_addr(_outputPyloadRS485), W1
0x0AF0	0xB3CD10  	MOV.B	#209, W0
0x0AF2	0x784880  	MOV.B	W0, [W1]
;Master.c,275 :: 		for (x=1;x<7;x++){
0x0AF4	0x200010  	MOV	#1, W0
0x0AF6	0x88DBE0  	MOV	W0, _x
L_InterrupcionP150:
0x0AF8	0x80DBE0  	MOV	_x, W0
0x0AFA	0xE10067  	CP	W0, #7
0x0AFC	0x31000C  	BRA GEU	L_InterrupcionP151
L__InterrupcionP1405:
;Master.c,276 :: 		outputPyloadRS485[x] = tiempo[x-1];
0x0AFE	0x21AE01  	MOV	#lo_addr(_outputPyloadRS485), W1
0x0B00	0x21B7C0  	MOV	#lo_addr(_x), W0
0x0B02	0x408110  	ADD	W1, [W0], W2
0x0B04	0x80DBE0  	MOV	_x, W0
0x0B06	0x5000E1  	SUB	W0, #1, W1
0x0B08	0x21AEC0  	MOV	#lo_addr(_tiempo), W0
0x0B0A	0x400001  	ADD	W0, W1, W0
0x0B0C	0x784910  	MOV.B	[W0], [W2]
;Master.c,275 :: 		for (x=1;x<7;x++){
0x0B0E	0x200011  	MOV	#1, W1
0x0B10	0x21B7C0  	MOV	#lo_addr(_x), W0
0x0B12	0x408810  	ADD	W1, [W0], [W0]
;Master.c,277 :: 		}
0x0B14	0x37FFF1  	BRA	L_InterrupcionP150
L_InterrupcionP151:
;Master.c,278 :: 		EnviarTramaRS485(2, 255, 0xF1, 7, outputPyloadRS485);                   //Envia la hora local a los nodos
0x0B16	0x781F8C  	PUSH	W12
0x0B18	0xBE9F8A  	PUSH.D	W10
0x0B1A	0x20007D  	MOV	#7, W13
0x0B1C	0xB3CF1C  	MOV.B	#241, W12
0x0B1E	0xB3CFFB  	MOV.B	#255, W11
0x0B20	0xB3C02A  	MOV.B	#2, W10
0x0B22	0x21AE00  	MOV	#lo_addr(_outputPyloadRS485), W0
0x0B24	0x781F80  	PUSH	W0
0x0B26	0x070020  	RCALL	_EnviarTramaRS485
0x0B28	0xB1002F  	SUB	#2, W15
0x0B2A	0xBE054F  	POP.D	W10
0x0B2C	0x78064F  	POP	W12
;Master.c,272 :: 		if ((funcionSPI==0xB1)&&(subFuncionSPI==0xD1)){
L__InterrupcionP1234:
L__InterrupcionP1233:
;Master.c,281 :: 		if (banRespuestaPi==1){
0x0B2E	0x21B720  	MOV	#lo_addr(_banRespuestaPi), W0
0x0B30	0x784010  	MOV.B	[W0], W0
0x0B32	0xE10461  	CP.B	W0, #1
0x0B34	0x3A0017  	BRA NZ	L_InterrupcionP153
L__InterrupcionP1406:
;Master.c,283 :: 		ptrnumBytesSPI = (unsigned char *) & numBytesSPI;
0x0B36	0x200182  	MOV	#lo_addr(W12), W2
0x0B38	0x88D752  	MOV	W2, _ptrnumBytesSPI
;Master.c,285 :: 		tramaSolicitudSPI[0] = funcionSPI;                                     //Operacion solicitada
0x0B3A	0x21AD60  	MOV	#lo_addr(_tramaSolicitudSPI), W0
0x0B3C	0x78480A  	MOV.B	W10, [W0]
;Master.c,286 :: 		tramaSolicitudSPI[1] = subFuncionSPI;                                  //Subfuncion solicitada
0x0B3E	0x21AD70  	MOV	#lo_addr(_tramaSolicitudSPI+1), W0
0x0B40	0x78480B  	MOV.B	W11, [W0]
;Master.c,287 :: 		tramaSolicitudSPI[2] = *(ptrnumBytesSPI);                              //LSB numBytesSPI
0x0B42	0x784092  	MOV.B	[W2], W1
0x0B44	0x21AD80  	MOV	#lo_addr(_tramaSolicitudSPI+2), W0
0x0B46	0x784801  	MOV.B	W1, [W0]
;Master.c,288 :: 		tramaSolicitudSPI[3] = *(ptrnumBytesSPI+1);                            //MSB numBytesSPI
0x0B48	0x410061  	ADD	W2, #1, W0
0x0B4A	0x784090  	MOV.B	[W0], W1
0x0B4C	0x21AD90  	MOV	#lo_addr(_tramaSolicitudSPI+3), W0
0x0B4E	0x784801  	MOV.B	W1, [W0]
;Master.c,290 :: 		RP1 = 1;
0x0B50	0xA88E04  	BSET	LATA4_bit, BitPos(LATA4_bit+0)
;Master.c,291 :: 		Delay_us(20);
0x0B52	0x200A07  	MOV	#160, W7
L_InterrupcionP154:
0x0B54	0xED200E  	DEC	W7
0x0B56	0x3AFFFE  	BRA NZ	L_InterrupcionP154
0x0B58	0x000000  	NOP
0x0B5A	0x000000  	NOP
;Master.c,292 :: 		RP1 = 0;
0x0B5C	0xA98E04  	BCLR	LATA4_bit, BitPos(LATA4_bit+0)
;Master.c,293 :: 		banRespuestaPi = 0;
0x0B5E	0x21B721  	MOV	#lo_addr(_banRespuestaPi), W1
0x0B60	0xEF2000  	CLR	W0
0x0B62	0x784880  	MOV.B	W0, [W1]
;Master.c,294 :: 		}
L_InterrupcionP153:
;Master.c,295 :: 		}
L_end_InterrupcionP1:
0x0B64	0x7806CF  	POP	W13
0x0B66	0x060000  	RETURN
; end of _InterrupcionP1
_EnviarTramaRS485:
0x0B68	0xFA0000  	LNK	#0
;rs485.c,17 :: 		void EnviarTramaRS485(unsigned short puertoUART, unsigned short direccion, unsigned short funcion, unsigned int numDatos, unsigned char *payload){
; payload start address is: 4 (W2)
0x0B6A	0x97B94E  	MOV	[W14-8], W2
;rs485.c,25 :: 		ptrnumDatos = (unsigned char *) & numDatos;
0x0B6C	0x2001A0  	MOV	#lo_addr(W13), W0
;rs485.c,26 :: 		numDatosLSB = *(ptrnumDatos);                                              //LSB numDatos
; numDatosLSB start address is: 8 (W4)
0x0B6E	0x78420D  	MOV.B	W13, W4
;rs485.c,27 :: 		numDatosMSB = *(ptrnumDatos+1);                                            //MSB numDatos
0x0B70	0xEC2000  	INC	W0
; numDatosMSB start address is: 2 (W1)
0x0B72	0x784090  	MOV.B	[W0], W1
;rs485.c,30 :: 		if (puertoUART == 1){
0x0B74	0xE15461  	CP.B	W10, #1
0x0B76	0x3A0027  	BRA NZ	L__EnviarTramaRS485231
L__EnviarTramaRS485393:
;rs485.c,31 :: 		MSRS485 = 1;                                                            //Establece el Max485 en modo escritura
0x0B78	0xA86E15  	BSET	MSRS485, BitPos(MSRS485+0)
;rs485.c,32 :: 		UART1_Write(0x3A);                                                      //Envia la cabecera de la trama
0x0B7A	0x781F8A  	PUSH	W10
0x0B7C	0x2003AA  	MOV	#58, W10
0x0B7E	0x07FDF8  	RCALL	_UART1_Write
;rs485.c,33 :: 		UART1_Write(direccion);                                                 //Envia la direccion del destinatario
0x0B80	0xFB850B  	ZE	W11, W10
0x0B82	0x07FDF6  	RCALL	_UART1_Write
;rs485.c,34 :: 		UART1_Write(funcion);                                                   //Envia el codigo de la funcion
0x0B84	0xFB850C  	ZE	W12, W10
0x0B86	0x07FDF4  	RCALL	_UART1_Write
;rs485.c,35 :: 		UART1_Write(numDatosLSB);                                               //Envia el LSB del numero de datos
0x0B88	0xFB8504  	ZE	W4, W10
0x0B8A	0x07FDF2  	RCALL	_UART1_Write
;rs485.c,36 :: 		UART1_Write(numDatosMSB);                                               //Envia el MSB del numero de datos
0x0B8C	0xFB8501  	ZE	W1, W10
0x0B8E	0x07FDF0  	RCALL	_UART1_Write
0x0B90	0x78054F  	POP	W10
;rs485.c,37 :: 		for (iDatos=0;iDatos<numDatos;iDatos++){                                //Envia la carga util de datos
; iDatos start address is: 6 (W3)
0x0B92	0xEF2006  	CLR	W3
; numDatosMSB end address is: 2 (W1)
; numDatosLSB end address is: 8 (W4)
; payload end address is: 4 (W2)
; iDatos end address is: 6 (W3)
L_EnviarTramaRS48532:
; iDatos start address is: 6 (W3)
; numDatosMSB start address is: 2 (W1)
; numDatosLSB start address is: 8 (W4)
; payload start address is: 4 (W2)
0x0B94	0xE1180D  	CP	W3, W13
0x0B96	0x310007  	BRA GEU	L_EnviarTramaRS48533
L__EnviarTramaRS485394:
;rs485.c,38 :: 		UART1_Write(payload[iDatos]);
0x0B98	0x410003  	ADD	W2, W3, W0
0x0B9A	0x781F8A  	PUSH	W10
0x0B9C	0xFB8510  	ZE	[W0], W10
0x0B9E	0x07FDE8  	RCALL	_UART1_Write
0x0BA0	0x78054F  	POP	W10
;rs485.c,37 :: 		for (iDatos=0;iDatos<numDatos;iDatos++){                                //Envia la carga util de datos
0x0BA2	0xEC2006  	INC	W3
;rs485.c,39 :: 		}
; iDatos end address is: 6 (W3)
0x0BA4	0x37FFF7  	BRA	L_EnviarTramaRS48532
L_EnviarTramaRS48533:
;rs485.c,40 :: 		UART1_Write(0x0D);                                                      //Envia el primer delimitador de final de la trama
0x0BA6	0x781F8A  	PUSH	W10
0x0BA8	0x2000DA  	MOV	#13, W10
0x0BAA	0x07FDE2  	RCALL	_UART1_Write
;rs485.c,41 :: 		UART1_Write(0x0A);                                                      //Envia el segundo delimitador de final de la trama
0x0BAC	0x2000AA  	MOV	#10, W10
0x0BAE	0x07FDE0  	RCALL	_UART1_Write
; numDatosMSB end address is: 2 (W1)
; numDatosLSB end address is: 8 (W4)
; payload end address is: 4 (W2)
0x0BB0	0x78054F  	POP	W10
0x0BB2	0x784181  	MOV.B	W1, W3
0x0BB4	0x780082  	MOV	W2, W1
0x0BB6	0x784104  	MOV.B	W4, W2
;rs485.c,42 :: 		while(UART1_Tx_Idle()==0);                                              //Espera hasta que se haya terminado de enviar todo el dato por UART antes de continuar
L_EnviarTramaRS48535:
; payload start address is: 2 (W1)
; numDatosLSB start address is: 4 (W2)
; numDatosMSB start address is: 6 (W3)
0x0BB8	0x07FB7F  	RCALL	_UART1_Tx_Idle
0x0BBA	0xE10060  	CP	W0, #0
0x0BBC	0x3A0001  	BRA NZ	L_EnviarTramaRS48536
L__EnviarTramaRS485395:
0x0BBE	0x37FFFC  	BRA	L_EnviarTramaRS48535
L_EnviarTramaRS48536:
;rs485.c,43 :: 		MSRS485 = 0;                                                            //Establece el Max485 en modo lectura
0x0BC0	0xA96E15  	BCLR	MSRS485, BitPos(MSRS485+0)
; numDatosMSB end address is: 6 (W3)
; numDatosLSB end address is: 4 (W2)
; payload end address is: 2 (W1)
0x0BC2	0x784003  	MOV.B	W3, W0
;rs485.c,44 :: 		}
0x0BC4	0x370003  	BRA	L_EnviarTramaRS48531
L__EnviarTramaRS485231:
;rs485.c,30 :: 		if (puertoUART == 1){
0x0BC6	0x784001  	MOV.B	W1, W0
0x0BC8	0x780082  	MOV	W2, W1
0x0BCA	0x784104  	MOV.B	W4, W2
;rs485.c,44 :: 		}
L_EnviarTramaRS48531:
;rs485.c,46 :: 		if (puertoUART == 2){
; numDatosMSB start address is: 0 (W0)
; numDatosLSB start address is: 4 (W2)
; payload start address is: 2 (W1)
0x0BCC	0xE15462  	CP.B	W10, #2
0x0BCE	0x3A0022  	BRA NZ	L_EnviarTramaRS48537
L__EnviarTramaRS485396:
;rs485.c,47 :: 		MSRS485 = 1;                                                            //Establece el Max485 en modo escritura
0x0BD0	0xA86E15  	BSET	MSRS485, BitPos(MSRS485+0)
;rs485.c,48 :: 		UART2_Write(0x3A);                                                      //Envia la cabecera de la trama
0x0BD2	0x781F8A  	PUSH	W10
0x0BD4	0x2003AA  	MOV	#58, W10
0x0BD6	0x07FB96  	RCALL	_UART2_Write
;rs485.c,49 :: 		UART2_Write(direccion);                                                 //Envia la direccion del destinatario
0x0BD8	0xFB850B  	ZE	W11, W10
0x0BDA	0x07FB94  	RCALL	_UART2_Write
;rs485.c,50 :: 		UART2_Write(funcion);                                                   //Envia el codigo de la funcion
0x0BDC	0xFB850C  	ZE	W12, W10
0x0BDE	0x07FB92  	RCALL	_UART2_Write
;rs485.c,51 :: 		UART2_Write(numDatosLSB);                                               //Envia el LSB del numero de datos
; numDatosLSB end address is: 4 (W2)
0x0BE0	0xFB8502  	ZE	W2, W10
0x0BE2	0x07FB90  	RCALL	_UART2_Write
;rs485.c,52 :: 		UART2_Write(numDatosMSB);                                               //Envia el MSB del numero de datos
; numDatosMSB end address is: 0 (W0)
0x0BE4	0xFB8500  	ZE	W0, W10
0x0BE6	0x07FB8E  	RCALL	_UART2_Write
0x0BE8	0x78054F  	POP	W10
;rs485.c,53 :: 		for (iDatos=0;iDatos<numDatos;iDatos++){                                //Envia la carga util de datos
; iDatos start address is: 4 (W2)
0x0BEA	0xEF2004  	CLR	W2
; iDatos end address is: 4 (W2)
L_EnviarTramaRS48538:
; iDatos start address is: 4 (W2)
; payload start address is: 2 (W1)
; payload end address is: 2 (W1)
0x0BEC	0xE1100D  	CP	W2, W13
0x0BEE	0x310007  	BRA GEU	L_EnviarTramaRS48539
L__EnviarTramaRS485397:
; payload end address is: 2 (W1)
;rs485.c,54 :: 		UART2_Write(payload[iDatos]);
; payload start address is: 2 (W1)
0x0BF0	0x408002  	ADD	W1, W2, W0
0x0BF2	0x781F8A  	PUSH	W10
0x0BF4	0xFB8510  	ZE	[W0], W10
0x0BF6	0x07FB86  	RCALL	_UART2_Write
0x0BF8	0x78054F  	POP	W10
;rs485.c,53 :: 		for (iDatos=0;iDatos<numDatos;iDatos++){                                //Envia la carga util de datos
0x0BFA	0xEC2004  	INC	W2
;rs485.c,55 :: 		}
; payload end address is: 2 (W1)
; iDatos end address is: 4 (W2)
0x0BFC	0x37FFF7  	BRA	L_EnviarTramaRS48538
L_EnviarTramaRS48539:
;rs485.c,56 :: 		UART2_Write(0x0D);                                                      //Envia el primer delimitador de final de la trama
0x0BFE	0x781F8A  	PUSH	W10
0x0C00	0x2000DA  	MOV	#13, W10
0x0C02	0x07FB80  	RCALL	_UART2_Write
;rs485.c,57 :: 		UART2_Write(0x0A);                                                      //Envia el segundo delimitador de final de la trama
0x0C04	0x2000AA  	MOV	#10, W10
0x0C06	0x07FB7E  	RCALL	_UART2_Write
0x0C08	0x78054F  	POP	W10
;rs485.c,58 :: 		while(UART2_Tx_Idle()==0);                                              //Espera hasta que se haya terminado de enviar todo el dato por UART antes de continuar
L_EnviarTramaRS48541:
0x0C0A	0x07FBA1  	RCALL	_UART2_Tx_Idle
0x0C0C	0xE10060  	CP	W0, #0
0x0C0E	0x3A0001  	BRA NZ	L_EnviarTramaRS48542
L__EnviarTramaRS485398:
0x0C10	0x37FFFC  	BRA	L_EnviarTramaRS48541
L_EnviarTramaRS48542:
;rs485.c,59 :: 		MSRS485 = 0;                                                            //Establece el Max485 en modo lectura
0x0C12	0xA96E15  	BCLR	MSRS485, BitPos(MSRS485+0)
;rs485.c,60 :: 		}
L_EnviarTramaRS48537:
;rs485.c,62 :: 		}
L_end_EnviarTramaRS485:
0x0C14	0xFA8000  	ULNK
0x0C16	0x060000  	RETURN
; end of _EnviarTramaRS485
_UART1_Tx_Idle:
0x02B8	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,139 :: 		
;__Lib_UART_12_p24_p33.c,140 :: 		
0x02BA	0xEF2000  	CLR	W0
0x02BC	0xAF0223  	BTSC	U1STA, #8
0x02BE	0xEC2000  	INC	W0
;__Lib_UART_12_p24_p33.c,141 :: 		
L_end_UART1_Tx_Idle:
0x02C0	0xFA8000  	ULNK
0x02C2	0x060000  	RETURN
; end of _UART1_Tx_Idle
_UART2_Write:
0x0304	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,305 :: 		
;__Lib_UART_12_p24_p33.c,306 :: 		
L_UART2_Write25:
0x0306	0xAF0233  	BTSC	U2STA, #8
0x0308	0x370001  	BRA	L_UART2_Write26
0x030A	0x37FFFD  	BRA	L_UART2_Write25
L_UART2_Write26:
;__Lib_UART_12_p24_p33.c,307 :: 		
0x030C	0x8811AA  	MOV	W10, U2TXREG
;__Lib_UART_12_p24_p33.c,308 :: 		
L_end_UART2_Write:
0x030E	0xFA8000  	ULNK
0x0310	0x060000  	RETURN
; end of _UART2_Write
_UART2_Tx_Idle:
0x034E	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,374 :: 		
;__Lib_UART_12_p24_p33.c,375 :: 		
0x0350	0xEF2000  	CLR	W0
0x0352	0xAF0233  	BTSC	U2STA, #8
0x0354	0xEC2000  	INC	W0
;__Lib_UART_12_p24_p33.c,376 :: 		
L_end_UART2_Tx_Idle:
0x0356	0xFA8000  	ULNK
0x0358	0x060000  	RETURN
; end of _UART2_Tx_Idle
_int_2:
0x19EE	0xF80034  	PUSH	DSWPAG
0x19F0	0xF80032  	PUSH	DSRPAG
0x19F2	0xF80036  	PUSH	RCOUNT
0x19F4	0x781F80  	PUSH	W0
0x19F6	0x200020  	MOV	#2, W0
0x19F8	0x09000C  	REPEAT	#12
0x19FA	0x781FB0  	PUSH	[W0++]
;Master.c,560 :: 		void int_2() org IVT_ADDR_INT2INTERRUPT {
;Master.c,562 :: 		INT2IF_bit = 0;                                                            //Limpia la bandera de interrupcion externa INT2
0x19FC	0x781F8A  	PUSH	W10
0x19FE	0x781F8B  	PUSH	W11
0x1A00	0x781F8C  	PUSH	W12
0x1A02	0x781F8D  	PUSH	W13
0x1A04	0xA9A803  	BCLR	INT2IF_bit, BitPos(INT2IF_bit+0)
;Master.c,564 :: 		if (banSyncReloj==1){
0x1A06	0x21B6C0  	MOV	#lo_addr(_banSyncReloj), W0
0x1A08	0x784010  	MOV.B	[W0], W0
0x1A0A	0xE10461  	CP.B	W0, #1
0x1A0C	0x3A001E  	BRA NZ	L_int_2156
L__int_2483:
;Master.c,565 :: 		Delay_ms(500);                                                         //Retraso necesario para sincronizar el RTC con el PPS (Consultar Datasheet del DS3234)
0x1A0E	0x2003E8  	MOV	#62, W8
0x1A10	0x209247  	MOV	#2340, W7
L_int_2157:
0x1A12	0xED200E  	DEC	W7
0x1A14	0x3AFFFE  	BRA NZ	L_int_2157
0x1A16	0xED2010  	DEC	W8
0x1A18	0x3AFFFC  	BRA NZ	L_int_2157
0x1A1A	0x000000  	NOP
0x1A1C	0x000000  	NOP
;Master.c,566 :: 		DS3234_setDate(horaSistema, fechaSistema);                             //Configura la hora en el RTC con la hora recuperada de la RPi
0x1A1E	0x80DC5C  	MOV	_fechaSistema, W12
0x1A20	0x80DC6D  	MOV	_fechaSistema+2, W13
0x1A22	0x80DB7A  	MOV	_horaSistema, W10
0x1A24	0x80DB8B  	MOV	_horaSistema+2, W11
0x1A26	0x07F93B  	RCALL	_DS3234_setDate
;Master.c,567 :: 		banSyncReloj = 0;
0x1A28	0x21B6C1  	MOV	#lo_addr(_banSyncReloj), W1
0x1A2A	0xEF2000  	CLR	W0
0x1A2C	0x784880  	MOV.B	W0, [W1]
;Master.c,569 :: 		if ((banRespuestaPi==1)||(horaSistema<5)){                             //**Puede que la hora del sistema se haya incrementado al llegar hasta aqui
0x1A2E	0x21B720  	MOV	#lo_addr(_banRespuestaPi), W0
0x1A30	0x784010  	MOV.B	[W0], W0
0x1A32	0xE10461  	CP.B	W0, #1
0x1A34	0x320006  	BRA Z	L__int_2336
L__int_2484:
0x1A36	0x80DB70  	MOV	_horaSistema, W0
0x1A38	0x80DB81  	MOV	_horaSistema+2, W1
0x1A3A	0xE10065  	CP	W0, #5
0x1A3C	0xE18860  	CPB	W1, #0
0x1A3E	0x390001  	BRA LTU	L__int_2335
L__int_2485:
0x1A40	0x370004  	BRA	L_int_2161
L__int_2336:
L__int_2335:
;Master.c,570 :: 		InterrupcionP1(0xB1,0xD1,6);                                        //Envia la hora local a la RPi y a los nodos
0x1A42	0x20006C  	MOV	#6, W12
0x1A44	0xB3CD1B  	MOV.B	#209, W11
0x1A46	0xB3CB1A  	MOV.B	#177, W10
0x1A48	0x07F84B  	RCALL	_InterrupcionP1
;Master.c,571 :: 		}
L_int_2161:
;Master.c,572 :: 		}
L_int_2156:
;Master.c,574 :: 		}
L_end_int_2:
0x1A4A	0x7806CF  	POP	W13
0x1A4C	0x78064F  	POP	W12
0x1A4E	0x7805CF  	POP	W11
0x1A50	0x78054F  	POP	W10
0x1A52	0x2001A0  	MOV	#26, W0
0x1A54	0x09000C  	REPEAT	#12
0x1A56	0x78104F  	POP	[W0--]
0x1A58	0x78004F  	POP	W0
0x1A5A	0xF90036  	POP	RCOUNT
0x1A5C	0xF90032  	POP	DSRPAG
0x1A5E	0xF90034  	POP	DSWPAG
0x1A60	0x064000  	RETFIE
; end of _int_2
_DS3234_setDate:
0x0C9E	0xFA000E  	LNK	#14
;tiempo_rtc.c,87 :: 		void DS3234_setDate(unsigned long longHora, unsigned long longFecha){
;tiempo_rtc.c,97 :: 		SPI2_Init_Advanced(_SPI_MASTER, _SPI_8_BIT, _SPI_PRESCALE_SEC_1, _SPI_PRESCALE_PRI_64, _SPI_SS_DISABLE, _SPI_DATA_SAMPLE_MIDDLE, _SPI_CLK_IDLE_LOW, _SPI_ACTIVE_2_IDLE);
0x0CA0	0x781F8A  	PUSH	W10
0x0CA2	0x781F8B  	PUSH	W11
0x0CA4	0xBE9F8C  	PUSH.D	W12
0x0CA6	0xBE9F8A  	PUSH.D	W10
0x0CA8	0xEF201A  	CLR	W13
0x0CAA	0x2001CC  	MOV	#28, W12
0x0CAC	0xEF2016  	CLR	W11
0x0CAE	0x20020A  	MOV	#32, W10
0x0CB0	0xEF2000  	CLR	W0
0x0CB2	0x781F80  	PUSH	W0
0x0CB4	0xEF2000  	CLR	W0
0x0CB6	0x781F80  	PUSH	W0
0x0CB8	0xEF2000  	CLR	W0
0x0CBA	0x781F80  	PUSH	W0
0x0CBC	0xEF2000  	CLR	W0
0x0CBE	0x781F80  	PUSH	W0
0x0CC0	0x07FB01  	RCALL	_SPI2_Init_Advanced
0x0CC2	0xB1008F  	SUB	#8, W15
0x0CC4	0xBE054F  	POP.D	W10
0x0CC6	0xBE064F  	POP.D	W12
;tiempo_rtc.c,99 :: 		anio = (short)(longFecha / 10000);
0x0CC8	0xBE9F8C  	PUSH.D	W12
0x0CCA	0xBE9F8A  	PUSH.D	W10
0x0CCC	0x227102  	MOV	#10000, W2
0x0CCE	0x200003  	MOV	#0, W3
0x0CD0	0xBE000C  	MOV.D	W12, W0
0x0CD2	0xEB0200  	CLR	W4
0x0CD4	0x07FD13  	RCALL	__Divide_32x32
0x0CD6	0xBE054F  	POP.D	W10
0x0CD8	0xBE064F  	POP.D	W12
0x0CDA	0x984740  	MOV.B	W0, [W14+4]
;tiempo_rtc.c,100 :: 		mes = (short)((longFecha%10000) / 100);
0x0CDC	0xBE9F8A  	PUSH.D	W10
0x0CDE	0x227102  	MOV	#10000, W2
0x0CE0	0x200003  	MOV	#0, W3
0x0CE2	0xBE000C  	MOV.D	W12, W0
0x0CE4	0xEB0200  	CLR	W4
0x0CE6	0x07FCDE  	RCALL	__Modulus_32x32
0x0CE8	0x980750  	MOV	W0, [W14+10]
0x0CEA	0x980761  	MOV	W1, [W14+12]
0x0CEC	0x200642  	MOV	#100, W2
0x0CEE	0x200003  	MOV	#0, W3
0x0CF0	0xEB0200  	CLR	W4
0x0CF2	0x07FD04  	RCALL	__Divide_32x32
0x0CF4	0x984730  	MOV.B	W0, [W14+3]
;tiempo_rtc.c,101 :: 		dia = (short)((longFecha%10000) % 100);
0x0CF6	0x90005E  	MOV	[W14+10], W0
0x0CF8	0x9000EE  	MOV	[W14+12], W1
0x0CFA	0x200642  	MOV	#100, W2
0x0CFC	0x200003  	MOV	#0, W3
0x0CFE	0xEB0200  	CLR	W4
0x0D00	0x07FCD1  	RCALL	__Modulus_32x32
0x0D02	0xBE054F  	POP.D	W10
0x0D04	0x984720  	MOV.B	W0, [W14+2]
;tiempo_rtc.c,103 :: 		hora = (short)(longHora / 3600);
0x0D06	0xBE9F8A  	PUSH.D	W10
0x0D08	0x20E102  	MOV	#3600, W2
0x0D0A	0x200003  	MOV	#0, W3
0x0D0C	0xBE000A  	MOV.D	W10, W0
0x0D0E	0xEB0200  	CLR	W4
0x0D10	0x07FCF5  	RCALL	__Divide_32x32
0x0D12	0xBE054F  	POP.D	W10
0x0D14	0x984700  	MOV.B	W0, [W14+0]
;tiempo_rtc.c,104 :: 		minuto = (short)((longHora%3600) / 60);
0x0D16	0x20E102  	MOV	#3600, W2
0x0D18	0x200003  	MOV	#0, W3
0x0D1A	0xBE000A  	MOV.D	W10, W0
0x0D1C	0xEB0200  	CLR	W4
0x0D1E	0x07FCC2  	RCALL	__Modulus_32x32
0x0D20	0x980750  	MOV	W0, [W14+10]
0x0D22	0x980761  	MOV	W1, [W14+12]
0x0D24	0x2003C2  	MOV	#60, W2
0x0D26	0x200003  	MOV	#0, W3
0x0D28	0xEB0200  	CLR	W4
0x0D2A	0x07FCE8  	RCALL	__Divide_32x32
0x0D2C	0x984710  	MOV.B	W0, [W14+1]
;tiempo_rtc.c,105 :: 		segundo = (short)((longHora%3600) % 60);
0x0D2E	0x90005E  	MOV	[W14+10], W0
0x0D30	0x9000EE  	MOV	[W14+12], W1
0x0D32	0x2003C2  	MOV	#60, W2
0x0D34	0x200003  	MOV	#0, W3
0x0D36	0xEB0200  	CLR	W4
0x0D38	0x07FCB5  	RCALL	__Modulus_32x32
; segundo start address is: 8 (W4)
0x0D3A	0x784200  	MOV.B	W0, W4
;tiempo_rtc.c,107 :: 		anio = Dec2Bcd(anio);
0x0D3C	0x90454E  	MOV.B	[W14+4], W10
0x0D3E	0x07FAE9  	RCALL	_Dec2Bcd
0x0D40	0x984740  	MOV.B	W0, [W14+4]
;tiempo_rtc.c,108 :: 		dia = Dec2Bcd(dia);
0x0D42	0x90452E  	MOV.B	[W14+2], W10
0x0D44	0x07FAE6  	RCALL	_Dec2Bcd
0x0D46	0x984720  	MOV.B	W0, [W14+2]
;tiempo_rtc.c,109 :: 		mes = Dec2Bcd(mes);
0x0D48	0x90453E  	MOV.B	[W14+3], W10
0x0D4A	0x07FAE3  	RCALL	_Dec2Bcd
0x0D4C	0x984730  	MOV.B	W0, [W14+3]
;tiempo_rtc.c,110 :: 		segundo = Dec2Bcd(segundo);
0x0D4E	0x784504  	MOV.B	W4, W10
; segundo end address is: 8 (W4)
0x0D50	0x07FAE0  	RCALL	_Dec2Bcd
; segundo start address is: 8 (W4)
0x0D52	0x784200  	MOV.B	W0, W4
;tiempo_rtc.c,111 :: 		minuto = Dec2Bcd(minuto);
0x0D54	0x90451E  	MOV.B	[W14+1], W10
0x0D56	0x07FADD  	RCALL	_Dec2Bcd
0x0D58	0x984710  	MOV.B	W0, [W14+1]
;tiempo_rtc.c,112 :: 		hora = Dec2Bcd(hora);
0x0D5A	0x90450E  	MOV.B	[W14+0], W10
0x0D5C	0x07FADA  	RCALL	_Dec2Bcd
0x0D5E	0x984700  	MOV.B	W0, [W14+0]
;tiempo_rtc.c,114 :: 		DS3234_write_byte(Segundos_Esc, segundo);
0x0D60	0x784584  	MOV.B	W4, W11
; segundo end address is: 8 (W4)
0x0D62	0xB3C80A  	MOV.B	#128, W10
0x0D64	0x07FAC6  	RCALL	_DS3234_write_byte
;tiempo_rtc.c,115 :: 		DS3234_write_byte(Minutos_Esc, minuto);
0x0D66	0x90459E  	MOV.B	[W14+1], W11
0x0D68	0xB3C81A  	MOV.B	#129, W10
0x0D6A	0x07FAC3  	RCALL	_DS3234_write_byte
;tiempo_rtc.c,116 :: 		DS3234_write_byte(Horas_Esc, hora);
0x0D6C	0x90458E  	MOV.B	[W14+0], W11
0x0D6E	0xB3C82A  	MOV.B	#130, W10
0x0D70	0x07FAC0  	RCALL	_DS3234_write_byte
;tiempo_rtc.c,117 :: 		DS3234_write_byte(DiaMes_Esc, dia);
0x0D72	0x9045AE  	MOV.B	[W14+2], W11
0x0D74	0xB3C84A  	MOV.B	#132, W10
0x0D76	0x07FABD  	RCALL	_DS3234_write_byte
;tiempo_rtc.c,118 :: 		DS3234_write_byte(Mes_Esc, mes);
0x0D78	0x9045BE  	MOV.B	[W14+3], W11
0x0D7A	0xB3C85A  	MOV.B	#133, W10
0x0D7C	0x07FABA  	RCALL	_DS3234_write_byte
;tiempo_rtc.c,119 :: 		DS3234_write_byte(Anio_Esc, anio);
0x0D7E	0x9045CE  	MOV.B	[W14+4], W11
0x0D80	0xB3C86A  	MOV.B	#134, W10
0x0D82	0x07FAB7  	RCALL	_DS3234_write_byte
;tiempo_rtc.c,121 :: 		SPI2_Init();
0x0D84	0x07FC72  	RCALL	_SPI2_Init
;tiempo_rtc.c,125 :: 		}
;tiempo_rtc.c,123 :: 		return;
;tiempo_rtc.c,125 :: 		}
L_end_DS3234_setDate:
0x0D86	0x7805CF  	POP	W11
0x0D88	0x78054F  	POP	W10
0x0D8A	0xFA8000  	ULNK
0x0D8C	0x060000  	RETURN
; end of _DS3234_setDate
_Dec2Bcd:
0x0312	0xFA0000  	LNK	#0
;__Lib_Conversions.c,304 :: 		
;__Lib_Conversions.c,305 :: 		
;__Lib_Conversions.c,307 :: 		
0x0314	0xE15469  	CP.B	W10, #9
0x0316	0x36000E  	BRA LEU	L_Dec2Bcd64
L__Dec2Bcd161:
;__Lib_Conversions.c,308 :: 		
0x0318	0xFB800A  	ZE	W10, W0
0x031A	0x2000A2  	MOV	#10, W2
0x031C	0x090011  	REPEAT	#17
0x031E	0xD80002  	DIV.S	W0, W2
;__Lib_Conversions.c,309 :: 		
0x0320	0xFB8000  	ZE	W0, W0
0x0322	0xDD0044  	SL	W0, #4, W0
; tmp start address is: 6 (W3)
0x0324	0x784180  	MOV.B	W0, W3
;__Lib_Conversions.c,310 :: 		
0x0326	0xFB800A  	ZE	W10, W0
0x0328	0x2000A2  	MOV	#10, W2
0x032A	0x090011  	REPEAT	#17
0x032C	0xD80002  	DIV.S	W0, W2
0x032E	0x780001  	MOV	W1, W0
; tmp start address is: 2 (W1)
0x0330	0x71C080  	IOR.B	W3, W0, W1
; tmp end address is: 6 (W3)
;__Lib_Conversions.c,311 :: 		
; tmp end address is: 2 (W1)
0x0332	0x370001  	BRA	L_Dec2Bcd65
L_Dec2Bcd64:
;__Lib_Conversions.c,312 :: 		
; tmp start address is: 2 (W1)
0x0334	0x78408A  	MOV.B	W10, W1
; tmp end address is: 2 (W1)
L_Dec2Bcd65:
;__Lib_Conversions.c,313 :: 		
; tmp start address is: 2 (W1)
0x0336	0x784001  	MOV.B	W1, W0
; tmp end address is: 2 (W1)
;__Lib_Conversions.c,314 :: 		
L_end_Dec2Bcd:
0x0338	0xFA8000  	ULNK
0x033A	0x060000  	RETURN
; end of _Dec2Bcd
_int_1:
0x1616	0xF80034  	PUSH	DSWPAG
0x1618	0xF80032  	PUSH	DSRPAG
0x161A	0xF80036  	PUSH	RCOUNT
0x161C	0x781F80  	PUSH	W0
0x161E	0x200020  	MOV	#2, W0
0x1620	0x09000C  	REPEAT	#12
0x1622	0x781FB0  	PUSH	[W0++]
;Master.c,525 :: 		void int_1() org IVT_ADDR_INT1INTERRUPT {
;Master.c,527 :: 		INT1IF_bit = 0;                                                            //Limpia la bandera de interrupcion externa INT1
0x1624	0xA98802  	BCLR	INT1IF_bit, BitPos(INT1IF_bit+0)
;Master.c,529 :: 		if (banSetReloj==1){
0x1626	0x21B6D0  	MOV	#lo_addr(_banSetReloj), W0
0x1628	0x784010  	MOV.B	[W0], W0
0x162A	0xE10461  	CP.B	W0, #1
0x162C	0x3A0013  	BRA NZ	L_int_1150
L__int_1479:
;Master.c,530 :: 		horaSistema++;                                                         //Incrementa el reloj del sistema
0x162E	0x200011  	MOV	#1, W1
0x1630	0x200002  	MOV	#0, W2
0x1632	0x21B6E0  	MOV	#lo_addr(_horaSistema), W0
0x1634	0x409810  	ADD	W1, [W0], [W0++]
0x1636	0x491010  	ADDC	W2, [W0], [W0--]
;Master.c,531 :: 		INT_SINC = ~INT_SINC;                                                  //TEST
0x1638	0xAA2E04  	BTG	LATA1_bit, BitPos(LATA1_bit+0)
;Master.c,534 :: 		INT_SINC1 = 1;
0x163A	0xA80E04  	BSET	LATA0_bit, BitPos(LATA0_bit+0)
;Master.c,535 :: 		INT_SINC2 = 1;
0x163C	0xA86E04  	BSET	LATA3_bit, BitPos(LATA3_bit+0)
;Master.c,536 :: 		INT_SINC3 = 1;
0x163E	0xA84E15  	BSET	LATB10_bit, BitPos(LATB10_bit+0)
;Master.c,537 :: 		INT_SINC4 = 1;
0x1640	0xA88E15  	BSET	LATB12_bit, BitPos(LATB12_bit+0)
;Master.c,538 :: 		Delay_ms(1);
0x1642	0x21F407  	MOV	#8000, W7
L_int_1151:
0x1644	0xED200E  	DEC	W7
0x1646	0x3AFFFE  	BRA NZ	L_int_1151
0x1648	0x000000  	NOP
0x164A	0x000000  	NOP
;Master.c,540 :: 		INT_SINC1 = 0;
0x164C	0xA90E04  	BCLR	LATA0_bit, BitPos(LATA0_bit+0)
;Master.c,541 :: 		INT_SINC2 = 0;
0x164E	0xA96E04  	BCLR	LATA3_bit, BitPos(LATA3_bit+0)
;Master.c,542 :: 		INT_SINC3 = 0;
0x1650	0xA94E15  	BCLR	LATB10_bit, BitPos(LATB10_bit+0)
;Master.c,543 :: 		INT_SINC4 = 0;
0x1652	0xA98E15  	BCLR	LATB12_bit, BitPos(LATB12_bit+0)
;Master.c,544 :: 		}
L_int_1150:
;Master.c,547 :: 		if ((horaSistema!=0)&&(horaSistema%3600==0)){
0x1654	0x80DB70  	MOV	_horaSistema, W0
0x1656	0x80DB81  	MOV	_horaSistema+2, W1
0x1658	0xE10060  	CP	W0, #0
0x165A	0xE18860  	CPB	W1, #0
0x165C	0x320013  	BRA Z	L__int_1333
L__int_1480:
0x165E	0x20E102  	MOV	#3600, W2
0x1660	0x200003  	MOV	#0, W3
0x1662	0x80DB70  	MOV	_horaSistema, W0
0x1664	0x80DB81  	MOV	_horaSistema+2, W1
0x1666	0xEB0200  	CLR	W4
0x1668	0x07F81D  	RCALL	__Modulus_32x32
0x166A	0xE10060  	CP	W0, #0
0x166C	0xE18860  	CPB	W1, #0
0x166E	0x3A000A  	BRA NZ	L__int_1332
L__int_1481:
L__int_1331:
;Master.c,548 :: 		banRespuestaPi = 1;
0x1670	0x21B721  	MOV	#lo_addr(_banRespuestaPi), W1
0x1672	0xB3C010  	MOV.B	#1, W0
0x1674	0x784880  	MOV.B	W0, [W1]
;Master.c,550 :: 		banGPSI = 1;                                                            //Activa la bandera de inicio de trama  del GPS
0x1676	0x21B781  	MOV	#lo_addr(_banGPSI), W1
0x1678	0xB3C010  	MOV.B	#1, W0
0x167A	0x784880  	MOV.B	W0, [W1]
;Master.c,551 :: 		banGPSC = 0;                                                            //Limpia la bandera de trama completa
0x167C	0x21B751  	MOV	#lo_addr(_banGPSC), W1
0x167E	0xEF2000  	CLR	W0
0x1680	0x784880  	MOV.B	W0, [W1]
;Master.c,552 :: 		U1MODE.UARTEN = 1;                                                      //Inicializa el UART1 con una velocidad de 115200 baudios
0x1682	0xA8E221  	BSET	U1MODE, #15
;Master.c,547 :: 		if ((horaSistema!=0)&&(horaSistema%3600==0)){
L__int_1333:
L__int_1332:
;Master.c,555 :: 		}
L_end_int_1:
0x1684	0x2001A0  	MOV	#26, W0
0x1686	0x09000C  	REPEAT	#12
0x1688	0x78104F  	POP	[W0--]
0x168A	0x78004F  	POP	W0
0x168C	0xF90036  	POP	RCOUNT
0x168E	0xF90032  	POP	DSRPAG
0x1690	0xF90034  	POP	DSWPAG
0x1692	0x064000  	RETFIE
; end of _int_1
_urx_1:
0x1694	0xF80034  	PUSH	DSWPAG
0x1696	0xF80032  	PUSH	DSRPAG
0x1698	0xF80036  	PUSH	RCOUNT
0x169A	0x781F80  	PUSH	W0
0x169C	0x200020  	MOV	#2, W0
0x169E	0x09000C  	REPEAT	#12
0x16A0	0x781FB0  	PUSH	[W0++]
;Master.c,593 :: 		void urx_1() org  IVT_ADDR_U1RXINTERRUPT {
;Master.c,596 :: 		U1RXIF_bit = 0;                                                            //Limpia la bandera de interrupcion por UART
0x16A2	0x781F8A  	PUSH	W10
0x16A4	0x781F8B  	PUSH	W11
0x16A6	0x781F8C  	PUSH	W12
0x16A8	0x781F8D  	PUSH	W13
0x16AA	0xA96801  	BCLR	U1RXIF_bit, BitPos(U1RXIF_bit+0)
;Master.c,597 :: 		byteGPS = U1RXREG;                                                         //Lee el byte de la trama enviada por el GPS
0x16AC	0x21B741  	MOV	#lo_addr(_byteGPS), W1
0x16AE	0xBFC226  	MOV.B	U1RXREG, WREG
0x16B0	0x784880  	MOV.B	W0, [W1]
;Master.c,598 :: 		U1STA.OERR = 0;                                                            //Limpia este bit para limpiar el FIFO UART1
0x16B2	0xA92222  	BCLR	U1STA, #1
;Master.c,601 :: 		if (banGPSI==3){
0x16B4	0x21B780  	MOV	#lo_addr(_banGPSI), W0
0x16B6	0x784010  	MOV.B	[W0], W0
0x16B8	0xE10463  	CP.B	W0, #3
0x16BA	0x3A0014  	BRA NZ	L_urx_1162
L__urx_1488:
;Master.c,602 :: 		if (byteGPS!=0x2A){
0x16BC	0x21B740  	MOV	#lo_addr(_byteGPS), W0
0x16BE	0x784090  	MOV.B	[W0], W1
0x16C0	0xB3C2A0  	MOV.B	#42, W0
0x16C2	0xE10C00  	CP.B	W1, W0
0x16C4	0x320009  	BRA Z	L_urx_1163
L__urx_1489:
;Master.c,603 :: 		tramaGPS[i_gps] = byteGPS;                                           //LLena la tramaGPS hasta recibir el ultimo simbolo ("*") de la trama GPS
0x16C6	0x21B101  	MOV	#lo_addr(_tramaGPS), W1
0x16C8	0x21B760  	MOV	#lo_addr(_i_gps), W0
0x16CA	0x408090  	ADD	W1, [W0], W1
0x16CC	0x21B740  	MOV	#lo_addr(_byteGPS), W0
0x16CE	0x784890  	MOV.B	[W0], [W1]
;Master.c,604 :: 		i_gps++;
0x16D0	0x200011  	MOV	#1, W1
0x16D2	0x21B760  	MOV	#lo_addr(_i_gps), W0
0x16D4	0x408810  	ADD	W1, [W0], [W0]
;Master.c,605 :: 		} else {
0x16D6	0x370006  	BRA	L_urx_1164
L_urx_1163:
;Master.c,606 :: 		banGPSI = 0;                                                         //Limpia la bandera de inicio de trama
0x16D8	0x21B781  	MOV	#lo_addr(_banGPSI), W1
0x16DA	0xEF2000  	CLR	W0
0x16DC	0x784880  	MOV.B	W0, [W1]
;Master.c,607 :: 		banGPSC = 1;                                                         //Activa la bandera de trama completa
0x16DE	0x21B751  	MOV	#lo_addr(_banGPSC), W1
0x16E0	0xB3C010  	MOV.B	#1, W0
0x16E2	0x784880  	MOV.B	W0, [W1]
;Master.c,608 :: 		}
L_urx_1164:
;Master.c,609 :: 		}
L_urx_1162:
;Master.c,612 :: 		if ((banGPSI==1)){
0x16E4	0x21B780  	MOV	#lo_addr(_banGPSI), W0
0x16E6	0x784010  	MOV.B	[W0], W0
0x16E8	0xE10461  	CP.B	W0, #1
0x16EA	0x3A000A  	BRA NZ	L_urx_1165
L__urx_1490:
;Master.c,613 :: 		if (byteGPS==0x24){                                                     //Verifica si el primer byte recibido sea la cabecera de trama "$"
0x16EC	0x21B740  	MOV	#lo_addr(_byteGPS), W0
0x16EE	0x784090  	MOV.B	[W0], W1
0x16F0	0xB3C240  	MOV.B	#36, W0
0x16F2	0xE10C00  	CP.B	W1, W0
0x16F4	0x3A0005  	BRA NZ	L_urx_1166
L__urx_1491:
;Master.c,614 :: 		banGPSI = 2;
0x16F6	0x21B781  	MOV	#lo_addr(_banGPSI), W1
0x16F8	0xB3C020  	MOV.B	#2, W0
0x16FA	0x784880  	MOV.B	W0, [W1]
;Master.c,615 :: 		i_gps = 0;
0x16FC	0xEF2000  	CLR	W0
0x16FE	0x88DBB0  	MOV	W0, _i_gps
;Master.c,616 :: 		}
L_urx_1166:
;Master.c,617 :: 		}
L_urx_1165:
;Master.c,618 :: 		if ((banGPSI==2)&&(i_gps<6)){
0x1700	0x21B780  	MOV	#lo_addr(_banGPSI), W0
0x1702	0x784010  	MOV.B	[W0], W0
0x1704	0xE10462  	CP.B	W0, #2
0x1706	0x3A000B  	BRA NZ	L__urx_1341
L__urx_1492:
0x1708	0x80DBB0  	MOV	_i_gps, W0
0x170A	0xE10066  	CP	W0, #6
0x170C	0x310008  	BRA GEU	L__urx_1340
L__urx_1493:
L__urx_1339:
;Master.c,619 :: 		tramaGPS[i_gps] = byteGPS;                                              //Recupera los datos de cabecera de la trama GPS: ["$", "G", "P", "R", "M", "C"]
0x170E	0x21B101  	MOV	#lo_addr(_tramaGPS), W1
0x1710	0x21B760  	MOV	#lo_addr(_i_gps), W0
0x1712	0x408090  	ADD	W1, [W0], W1
0x1714	0x21B740  	MOV	#lo_addr(_byteGPS), W0
0x1716	0x784890  	MOV.B	[W0], [W1]
;Master.c,620 :: 		i_gps++;
0x1718	0x200011  	MOV	#1, W1
0x171A	0x21B760  	MOV	#lo_addr(_i_gps), W0
0x171C	0x408810  	ADD	W1, [W0], [W0]
;Master.c,618 :: 		if ((banGPSI==2)&&(i_gps<6)){
L__urx_1341:
L__urx_1340:
;Master.c,622 :: 		if ((banGPSI==2)&&(i_gps==6)){
0x171E	0x21B780  	MOV	#lo_addr(_banGPSI), W0
0x1720	0x784010  	MOV.B	[W0], W0
0x1722	0xE10462  	CP.B	W0, #2
0x1724	0x3A0047  	BRA NZ	L__urx_1348
L__urx_1494:
0x1726	0x80DBB0  	MOV	_i_gps, W0
0x1728	0xE10066  	CP	W0, #6
0x172A	0x3A0044  	BRA NZ	L__urx_1347
L__urx_1495:
L__urx_1338:
;Master.c,624 :: 		if (tramaGPS[1]=='G'&&tramaGPS[2]=='P'&&tramaGPS[3]=='R'&&tramaGPS[4]=='M'&&tramaGPS[5]=='C'){
0x172C	0x21B110  	MOV	#lo_addr(_tramaGPS+1), W0
0x172E	0x784090  	MOV.B	[W0], W1
0x1730	0xB3C470  	MOV.B	#71, W0
0x1732	0xE10C00  	CP.B	W1, W0
0x1734	0x3A001A  	BRA NZ	L__urx_1346
L__urx_1496:
0x1736	0x21B120  	MOV	#lo_addr(_tramaGPS+2), W0
0x1738	0x784090  	MOV.B	[W0], W1
0x173A	0xB3C500  	MOV.B	#80, W0
0x173C	0xE10C00  	CP.B	W1, W0
0x173E	0x3A0015  	BRA NZ	L__urx_1345
L__urx_1497:
0x1740	0x21B130  	MOV	#lo_addr(_tramaGPS+3), W0
0x1742	0x784090  	MOV.B	[W0], W1
0x1744	0xB3C520  	MOV.B	#82, W0
0x1746	0xE10C00  	CP.B	W1, W0
0x1748	0x3A0010  	BRA NZ	L__urx_1344
L__urx_1498:
0x174A	0x21B140  	MOV	#lo_addr(_tramaGPS+4), W0
0x174C	0x784090  	MOV.B	[W0], W1
0x174E	0xB3C4D0  	MOV.B	#77, W0
0x1750	0xE10C00  	CP.B	W1, W0
0x1752	0x3A000B  	BRA NZ	L__urx_1343
L__urx_1499:
0x1754	0x21B150  	MOV	#lo_addr(_tramaGPS+5), W0
0x1756	0x784090  	MOV.B	[W0], W1
0x1758	0xB3C430  	MOV.B	#67, W0
0x175A	0xE10C00  	CP.B	W1, W0
0x175C	0x3A0006  	BRA NZ	L__urx_1342
L__urx_1500:
L__urx_1337:
;Master.c,625 :: 		banGPSI = 3;
0x175E	0x21B781  	MOV	#lo_addr(_banGPSI), W1
0x1760	0xB3C030  	MOV.B	#3, W0
0x1762	0x784880  	MOV.B	W0, [W1]
;Master.c,626 :: 		i_gps = 0;
0x1764	0xEF2000  	CLR	W0
0x1766	0x88DBB0  	MOV	W0, _i_gps
;Master.c,627 :: 		} else {
0x1768	0x370025  	BRA	L_urx_1176
;Master.c,624 :: 		if (tramaGPS[1]=='G'&&tramaGPS[2]=='P'&&tramaGPS[3]=='R'&&tramaGPS[4]=='M'&&tramaGPS[5]=='C'){
L__urx_1346:
L__urx_1345:
L__urx_1344:
L__urx_1343:
L__urx_1342:
;Master.c,628 :: 		banGPSI = 0;
0x176A	0x21B781  	MOV	#lo_addr(_banGPSI), W1
0x176C	0xEF2000  	CLR	W0
0x176E	0x784880  	MOV.B	W0, [W1]
;Master.c,629 :: 		banGPSC = 0;
0x1770	0x21B751  	MOV	#lo_addr(_banGPSC), W1
0x1772	0xEF2000  	CLR	W0
0x1774	0x784880  	MOV.B	W0, [W1]
;Master.c,630 :: 		i_gps = 0;
0x1776	0xEF2000  	CLR	W0
0x1778	0x88DBB0  	MOV	W0, _i_gps
;Master.c,632 :: 		horaSistema = RecuperarHoraRTC();                                    //Recupera la hora del RTC
0x177A	0x07F81B  	RCALL	_RecuperarHoraRTC
0x177C	0x88DB70  	MOV	W0, _horaSistema
0x177E	0x88DB81  	MOV	W1, _horaSistema+2
;Master.c,633 :: 		fechaSistema = RecuperarFechaRTC();                                  //Recupera la fecha del RTC
0x1780	0x07F854  	RCALL	_RecuperarFechaRTC
0x1782	0x88DC50  	MOV	W0, _fechaSistema
0x1784	0x88DC61  	MOV	W1, _fechaSistema+2
;Master.c,634 :: 		AjustarTiempoSistema(horaSistema, fechaSistema, tiempo);             //Actualiza los datos de la trama tiempo con la hora y fecha recuperadas del RTC
0x1786	0xBE0600  	MOV.D	W0, W12
0x1788	0x80DB7A  	MOV	_horaSistema, W10
0x178A	0x80DB8B  	MOV	_horaSistema+2, W11
0x178C	0x21AEC0  	MOV	#lo_addr(_tiempo), W0
0x178E	0x781F80  	PUSH	W0
0x1790	0x07F8E1  	RCALL	_AjustarTiempoSistema
0x1792	0xB1002F  	SUB	#2, W15
;Master.c,635 :: 		fuenteReloj = 5;                                                     //**Fuente de reloj = RTC
0x1794	0x21B891  	MOV	#lo_addr(_fuenteReloj), W1
0x1796	0xB3C050  	MOV.B	#5, W0
0x1798	0x784880  	MOV.B	W0, [W1]
;Master.c,636 :: 		InterrupcionP1(0xB1,0xD1,6);                                         //Envia la hora local a la RPi y a los nodos                                                   //Envia la hora local a la RPi
0x179A	0x20006C  	MOV	#6, W12
0x179C	0xB3CD1B  	MOV.B	#209, W11
0x179E	0xB3CB1A  	MOV.B	#177, W10
0x17A0	0x07F99F  	RCALL	_InterrupcionP1
;Master.c,637 :: 		banGPSI = 0;
0x17A2	0x21B781  	MOV	#lo_addr(_banGPSI), W1
0x17A4	0xEF2000  	CLR	W0
0x17A6	0x784880  	MOV.B	W0, [W1]
;Master.c,638 :: 		banGPSC = 0;
0x17A8	0x21B751  	MOV	#lo_addr(_banGPSC), W1
0x17AA	0xEF2000  	CLR	W0
0x17AC	0x784880  	MOV.B	W0, [W1]
;Master.c,639 :: 		i_gps = 0;
0x17AE	0xEF2000  	CLR	W0
0x17B0	0x88DBB0  	MOV	W0, _i_gps
;Master.c,640 :: 		U1MODE.UARTEN = 0;                                                   //Desactiva el UART1
0x17B2	0xA9E221  	BCLR	U1MODE, #15
;Master.c,641 :: 		}
L_urx_1176:
;Master.c,622 :: 		if ((banGPSI==2)&&(i_gps==6)){
L__urx_1348:
L__urx_1347:
;Master.c,645 :: 		if (banGPSC==1){
0x17B4	0x21B750  	MOV	#lo_addr(_banGPSC), W0
0x17B6	0x784010  	MOV.B	[W0], W0
0x17B8	0xE10461  	CP.B	W0, #1
0x17BA	0x3A006E  	BRA NZ	L_urx_1177
L__urx_1501:
;Master.c,647 :: 		if (tramaGPS[12]==0x41) {
0x17BC	0x21B1C0  	MOV	#lo_addr(_tramaGPS+12), W0
0x17BE	0x784090  	MOV.B	[W0], W1
0x17C0	0xB3C410  	MOV.B	#65, W0
0x17C2	0xE10C00  	CP.B	W1, W0
0x17C4	0x3A004C  	BRA NZ	L_urx_1178
L__urx_1502:
;Master.c,648 :: 		for (x=0;x<6;x++){
0x17C6	0xEF2000  	CLR	W0
0x17C8	0x88DBE0  	MOV	W0, _x
L_urx_1179:
0x17CA	0x80DBE0  	MOV	_x, W0
0x17CC	0xE10066  	CP	W0, #6
0x17CE	0x31000C  	BRA GEU	L_urx_1180
L__urx_1503:
;Master.c,649 :: 		datosGPS[x] = tramaGPS[x+1];                                     //Guarda los datos de hhmmss
0x17D0	0x21AF31  	MOV	#lo_addr(_datosGPS), W1
0x17D2	0x21B7C0  	MOV	#lo_addr(_x), W0
0x17D4	0x408110  	ADD	W1, [W0], W2
0x17D6	0x80DBE0  	MOV	_x, W0
0x17D8	0x4000E1  	ADD	W0, #1, W1
0x17DA	0x21B100  	MOV	#lo_addr(_tramaGPS), W0
0x17DC	0x400001  	ADD	W0, W1, W0
0x17DE	0x784910  	MOV.B	[W0], [W2]
;Master.c,648 :: 		for (x=0;x<6;x++){
0x17E0	0x200011  	MOV	#1, W1
0x17E2	0x21B7C0  	MOV	#lo_addr(_x), W0
0x17E4	0x408810  	ADD	W1, [W0], [W0]
;Master.c,650 :: 		}
0x17E6	0x37FFF1  	BRA	L_urx_1179
L_urx_1180:
;Master.c,652 :: 		for (x=44;x<54;x++){
0x17E8	0x2002C0  	MOV	#44, W0
0x17EA	0x88DBE0  	MOV	W0, _x
L_urx_1182:
0x17EC	0x200361  	MOV	#54, W1
0x17EE	0x21B7C0  	MOV	#lo_addr(_x), W0
0x17F0	0xE10810  	CP	W1, [W0]
0x17F2	0x36001F  	BRA LEU	L_urx_1183
L__urx_1504:
;Master.c,653 :: 		if (tramaGPS[x]==0x2C){
0x17F4	0x21B101  	MOV	#lo_addr(_tramaGPS), W1
0x17F6	0x21B7C0  	MOV	#lo_addr(_x), W0
0x17F8	0x408010  	ADD	W1, [W0], W0
0x17FA	0x784090  	MOV.B	[W0], W1
0x17FC	0xB3C2C0  	MOV.B	#44, W0
0x17FE	0xE10C00  	CP.B	W1, W0
0x1800	0x3A0014  	BRA NZ	L_urx_1185
L__urx_1505:
;Master.c,654 :: 		for (y=0;y<6;y++){
0x1802	0xEF2000  	CLR	W0
0x1804	0x88DBD0  	MOV	W0, _y
L_urx_1186:
0x1806	0x80DBD0  	MOV	_y, W0
0x1808	0xE10066  	CP	W0, #6
0x180A	0x31000F  	BRA GEU	L_urx_1187
L__urx_1506:
;Master.c,655 :: 		datosGPS[6+y] = tramaGPS[x+y+1];                         //Guarda los datos de DDMMAA en la trama datosGPS
0x180C	0x80DBD0  	MOV	_y, W0
0x180E	0x4000E6  	ADD	W0, #6, W1
0x1810	0x21AF30  	MOV	#lo_addr(_datosGPS), W0
0x1812	0x400101  	ADD	W0, W1, W2
0x1814	0x80DBE1  	MOV	_x, W1
0x1816	0x21B7A0  	MOV	#lo_addr(_y), W0
0x1818	0x408010  	ADD	W1, [W0], W0
0x181A	0x4000E1  	ADD	W0, #1, W1
0x181C	0x21B100  	MOV	#lo_addr(_tramaGPS), W0
0x181E	0x400001  	ADD	W0, W1, W0
0x1820	0x784910  	MOV.B	[W0], [W2]
;Master.c,654 :: 		for (y=0;y<6;y++){
0x1822	0x200011  	MOV	#1, W1
0x1824	0x21B7A0  	MOV	#lo_addr(_y), W0
0x1826	0x408810  	ADD	W1, [W0], [W0]
;Master.c,656 :: 		}
0x1828	0x37FFEE  	BRA	L_urx_1186
L_urx_1187:
;Master.c,657 :: 		}
L_urx_1185:
;Master.c,652 :: 		for (x=44;x<54;x++){
0x182A	0x200011  	MOV	#1, W1
0x182C	0x21B7C0  	MOV	#lo_addr(_x), W0
0x182E	0x408810  	ADD	W1, [W0], [W0]
;Master.c,658 :: 		}
0x1830	0x37FFDD  	BRA	L_urx_1182
L_urx_1183:
;Master.c,659 :: 		horaSistema = RecuperarHoraGPS(datosGPS);                            //Recupera la hora del GPS
0x1832	0x21AF3A  	MOV	#lo_addr(_datosGPS), W10
0x1834	0x07F838  	RCALL	_RecuperarHoraGPS
0x1836	0x88DB70  	MOV	W0, _horaSistema
0x1838	0x88DB81  	MOV	W1, _horaSistema+2
;Master.c,660 :: 		fechaSistema = RecuperarFechaGPS(datosGPS);                          //Recupera la fecha del GPS
0x183A	0x21AF3A  	MOV	#lo_addr(_datosGPS), W10
0x183C	0x07F8F9  	RCALL	_RecuperarFechaGPS
0x183E	0x88DC50  	MOV	W0, _fechaSistema
0x1840	0x88DC61  	MOV	W1, _fechaSistema+2
;Master.c,661 :: 		AjustarTiempoSistema(horaSistema, fechaSistema, tiempo);             //Actualiza los datos de la trama tiempo con la hora y fecha recuperadas del gps
0x1842	0xBE0600  	MOV.D	W0, W12
0x1844	0x80DB7A  	MOV	_horaSistema, W10
0x1846	0x80DB8B  	MOV	_horaSistema+2, W11
0x1848	0x21AEC0  	MOV	#lo_addr(_tiempo), W0
0x184A	0x781F80  	PUSH	W0
0x184C	0x07F883  	RCALL	_AjustarTiempoSistema
0x184E	0xB1002F  	SUB	#2, W15
;Master.c,662 :: 		fuenteReloj = 1;                                                     //Indica que se obtuvo la hora del GPS
0x1850	0x21B891  	MOV	#lo_addr(_fuenteReloj), W1
0x1852	0xB3C010  	MOV.B	#1, W0
0x1854	0x784880  	MOV.B	W0, [W1]
;Master.c,663 :: 		banSyncReloj = 1;
0x1856	0x21B6C1  	MOV	#lo_addr(_banSyncReloj), W1
0x1858	0xB3C010  	MOV.B	#1, W0
0x185A	0x784880  	MOV.B	W0, [W1]
;Master.c,664 :: 		} else {
0x185C	0x370014  	BRA	L_urx_1189
L_urx_1178:
;Master.c,666 :: 		horaSistema = RecuperarHoraRTC();                                    //Recupera la hora del RTC
0x185E	0x07F7A9  	RCALL	_RecuperarHoraRTC
0x1860	0x88DB70  	MOV	W0, _horaSistema
0x1862	0x88DB81  	MOV	W1, _horaSistema+2
;Master.c,667 :: 		fechaSistema = RecuperarFechaRTC();                                  //Recupera la fecha del RTC
0x1864	0x07F7E2  	RCALL	_RecuperarFechaRTC
0x1866	0x88DC50  	MOV	W0, _fechaSistema
0x1868	0x88DC61  	MOV	W1, _fechaSistema+2
;Master.c,668 :: 		AjustarTiempoSistema(horaSistema, fechaSistema, tiempo);             //Actualiza los datos de la trama tiempo con la hora y fecha recuperadas del RTC
0x186A	0xBE0600  	MOV.D	W0, W12
0x186C	0x80DB7A  	MOV	_horaSistema, W10
0x186E	0x80DB8B  	MOV	_horaSistema+2, W11
0x1870	0x21AEC0  	MOV	#lo_addr(_tiempo), W0
0x1872	0x781F80  	PUSH	W0
0x1874	0x07F86F  	RCALL	_AjustarTiempoSistema
0x1876	0xB1002F  	SUB	#2, W15
;Master.c,669 :: 		fuenteReloj = 6;                                                     //**Indica que se obtuvo la hora del RTC
0x1878	0x21B891  	MOV	#lo_addr(_fuenteReloj), W1
0x187A	0xB3C060  	MOV.B	#6, W0
0x187C	0x784880  	MOV.B	W0, [W1]
;Master.c,670 :: 		InterrupcionP1(0xB1,0xD1,6);                                         //Envia la hora local a la RPi y a los nodos
0x187E	0x20006C  	MOV	#6, W12
0x1880	0xB3CD1B  	MOV.B	#209, W11
0x1882	0xB3CB1A  	MOV.B	#177, W10
0x1884	0x07F92D  	RCALL	_InterrupcionP1
;Master.c,671 :: 		}
L_urx_1189:
;Master.c,673 :: 		banGPSI = 0;
0x1886	0x21B781  	MOV	#lo_addr(_banGPSI), W1
0x1888	0xEF2000  	CLR	W0
0x188A	0x784880  	MOV.B	W0, [W1]
;Master.c,674 :: 		banGPSC = 0;
0x188C	0x21B751  	MOV	#lo_addr(_banGPSC), W1
0x188E	0xEF2000  	CLR	W0
0x1890	0x784880  	MOV.B	W0, [W1]
;Master.c,675 :: 		i_gps = 0;
0x1892	0xEF2000  	CLR	W0
0x1894	0x88DBB0  	MOV	W0, _i_gps
;Master.c,676 :: 		U1MODE.UARTEN = 0;                                                      //Desactiva el UART1
0x1896	0xA9E221  	BCLR	U1MODE, #15
;Master.c,678 :: 		}
L_urx_1177:
;Master.c,680 :: 		}
L_end_urx_1:
0x1898	0x7806CF  	POP	W13
0x189A	0x78064F  	POP	W12
0x189C	0x7805CF  	POP	W11
0x189E	0x78054F  	POP	W10
0x18A0	0x2001A0  	MOV	#26, W0
0x18A2	0x09000C  	REPEAT	#12
0x18A4	0x78104F  	POP	[W0--]
0x18A6	0x78004F  	POP	W0
0x18A8	0xF90036  	POP	RCOUNT
0x18AA	0xF90032  	POP	DSRPAG
0x18AC	0xF90034  	POP	DSWPAG
0x18AE	0x064000  	RETFIE
; end of _urx_1
_RecuperarHoraRTC:
0x07B2	0xFA0004  	LNK	#4
;tiempo_rtc.c,128 :: 		unsigned long RecuperarHoraRTC(){
;tiempo_rtc.c,136 :: 		SPI2_Init_Advanced(_SPI_MASTER, _SPI_8_BIT, _SPI_PRESCALE_SEC_1, _SPI_PRESCALE_PRI_64, _SPI_SS_DISABLE, _SPI_DATA_SAMPLE_MIDDLE, _SPI_CLK_IDLE_LOW, _SPI_ACTIVE_2_IDLE);
0x07B4	0x781F8A  	PUSH	W10
0x07B6	0x781F8B  	PUSH	W11
0x07B8	0x781F8C  	PUSH	W12
0x07BA	0x781F8D  	PUSH	W13
0x07BC	0xEF201A  	CLR	W13
0x07BE	0x2001CC  	MOV	#28, W12
0x07C0	0xEF2016  	CLR	W11
0x07C2	0x20020A  	MOV	#32, W10
0x07C4	0xEF2000  	CLR	W0
0x07C6	0x781F80  	PUSH	W0
0x07C8	0xEF2000  	CLR	W0
0x07CA	0x781F80  	PUSH	W0
0x07CC	0xEF2000  	CLR	W0
0x07CE	0x781F80  	PUSH	W0
0x07D0	0xEF2000  	CLR	W0
0x07D2	0x781F80  	PUSH	W0
0x07D4	0x07FD77  	RCALL	_SPI2_Init_Advanced
0x07D6	0xB1008F  	SUB	#8, W15
;tiempo_rtc.c,138 :: 		valueRead = DS3234_read_byte(Segundos_Lec);
0x07D8	0xEF2014  	CLR	W10
0x07DA	0x07FDB0  	RCALL	_DS3234_read_byte
;tiempo_rtc.c,139 :: 		valueRead = Bcd2Dec(valueRead);
0x07DC	0x784500  	MOV.B	W0, W10
0x07DE	0x07FDBD  	RCALL	_Bcd2Dec
;tiempo_rtc.c,140 :: 		segundo = (long)valueRead;
; segundo start address is: 12 (W6)
0x07E0	0xFB8300  	ZE	W0, W6
0x07E2	0xEB0380  	CLR	W7
;tiempo_rtc.c,141 :: 		valueRead = DS3234_read_byte(Minutos_Lec);
0x07E4	0xB3C01A  	MOV.B	#1, W10
0x07E6	0x07FDAA  	RCALL	_DS3234_read_byte
;tiempo_rtc.c,142 :: 		valueRead = Bcd2Dec(valueRead);
0x07E8	0x784500  	MOV.B	W0, W10
0x07EA	0x07FDB7  	RCALL	_Bcd2Dec
;tiempo_rtc.c,143 :: 		minuto = (long)valueRead;
; minuto start address is: 16 (W8)
0x07EC	0xFB8400  	ZE	W0, W8
0x07EE	0xEB0480  	CLR	W9
;tiempo_rtc.c,145 :: 		valueRead = DS3234_read_byte(Horas_Lec);
0x07F0	0xB3C02A  	MOV.B	#2, W10
0x07F2	0x07FDA4  	RCALL	_DS3234_read_byte
;tiempo_rtc.c,146 :: 		valueRead = Bcd2Dec(valueRead);
0x07F4	0x784500  	MOV.B	W0, W10
0x07F6	0x07FDB1  	RCALL	_Bcd2Dec
;tiempo_rtc.c,147 :: 		hora = (long)valueRead;
0x07F8	0xFB8000  	ZE	W0, W0
0x07FA	0xEB0080  	CLR	W1
;tiempo_rtc.c,149 :: 		horaRTC = (hora*3600)+(minuto*60)+(segundo);                               //Calcula el segundo actual = hh*3600 + mm*60 + ss
0x07FC	0x20E102  	MOV	#3600, W2
0x07FE	0x200003  	MOV	#0, W3
0x0800	0x07FF48  	RCALL	__Multiply_32x32
0x0802	0x980700  	MOV	W0, [W14+0]
0x0804	0x980711  	MOV	W1, [W14+2]
0x0806	0xBE0008  	MOV.D	W8, W0
0x0808	0x2003C2  	MOV	#60, W2
0x080A	0x200003  	MOV	#0, W3
0x080C	0x07FF42  	RCALL	__Multiply_32x32
; minuto end address is: 16 (W8)
0x080E	0x90010E  	MOV	[W14+0], W2
0x0810	0x90019E  	MOV	[W14+2], W3
0x0812	0x410000  	ADD	W2, W0, W0
0x0814	0x498081  	ADDC	W3, W1, W1
; horaRTC start address is: 4 (W2)
0x0816	0x400106  	ADD	W0, W6, W2
0x0818	0x488187  	ADDC	W1, W7, W3
; segundo end address is: 12 (W6)
;tiempo_rtc.c,151 :: 		SPI2_Init();
0x081A	0x07FF27  	RCALL	_SPI2_Init
;tiempo_rtc.c,153 :: 		return horaRTC;
0x081C	0xBE0002  	MOV.D	W2, W0
; horaRTC end address is: 4 (W2)
;tiempo_rtc.c,155 :: 		}
;tiempo_rtc.c,153 :: 		return horaRTC;
;tiempo_rtc.c,155 :: 		}
L_end_RecuperarHoraRTC:
0x081E	0x7806CF  	POP	W13
0x0820	0x78064F  	POP	W12
0x0822	0x7805CF  	POP	W11
0x0824	0x78054F  	POP	W10
0x0826	0xFA8000  	ULNK
0x0828	0x060000  	RETURN
; end of _RecuperarHoraRTC
_DS3234_read_byte:
;tiempo_rtc.c,75 :: 		unsigned char DS3234_read_byte(unsigned char address){
;tiempo_rtc.c,77 :: 		unsigned char value = 0x00;
0x033C	0x781F8A  	PUSH	W10
;tiempo_rtc.c,78 :: 		CS_DS3234 = 0;
0x033E	0xA94E04  	BCLR	LATA2_bit, BitPos(LATA2_bit+0)
;tiempo_rtc.c,79 :: 		SPI2_Write(address);
0x0340	0xFB850A  	ZE	W10, W10
0x0342	0x07FF7E  	RCALL	_SPI2_Write
;tiempo_rtc.c,80 :: 		value = SPI2_Read(0);
0x0344	0xEF2014  	CLR	W10
0x0346	0x07FF5C  	RCALL	_SPI2_Read
;tiempo_rtc.c,81 :: 		CS_DS3234 = 1;
0x0348	0xA84E04  	BSET	LATA2_bit, BitPos(LATA2_bit+0)
;tiempo_rtc.c,82 :: 		return value;
;tiempo_rtc.c,84 :: 		}
;tiempo_rtc.c,82 :: 		return value;
;tiempo_rtc.c,84 :: 		}
L_end_DS3234_read_byte:
0x034A	0x78054F  	POP	W10
0x034C	0x060000  	RETURN
; end of _DS3234_read_byte
_Bcd2Dec:
0x035A	0xFA0000  	LNK	#0
;__Lib_Conversions.c,319 :: 		
;__Lib_Conversions.c,320 :: 		
;__Lib_Conversions.c,322 :: 		
0x035C	0xFB800A  	ZE	W10, W0
0x035E	0xDE0044  	LSR	W0, #4, W0
0x0360	0xFB8080  	ZE	W0, W1
0x0362	0x2000A0  	MOV	#10, W0
0x0364	0xB80A00  	MUL.UU	W1, W0, W4
;__Lib_Conversions.c,323 :: 		
0x0366	0xFB800A  	ZE	W10, W0
0x0368	0x60016F  	AND	W0, #15, W2
0x036A	0xFB8004  	ZE	W4, W0
0x036C	0x400002  	ADD	W0, W2, W0
;__Lib_Conversions.c,324 :: 		
;__Lib_Conversions.c,325 :: 		
L_end_Bcd2Dec:
0x036E	0xFA8000  	ULNK
0x0370	0x060000  	RETURN
; end of _Bcd2Dec
_RecuperarFechaRTC:
0x082A	0xFA0004  	LNK	#4
;tiempo_rtc.c,158 :: 		unsigned long RecuperarFechaRTC(){
;tiempo_rtc.c,166 :: 		SPI2_Init_Advanced(_SPI_MASTER, _SPI_8_BIT, _SPI_PRESCALE_SEC_1, _SPI_PRESCALE_PRI_64, _SPI_SS_DISABLE, _SPI_DATA_SAMPLE_MIDDLE, _SPI_CLK_IDLE_LOW, _SPI_ACTIVE_2_IDLE);
0x082C	0x781F8A  	PUSH	W10
0x082E	0x781F8B  	PUSH	W11
0x0830	0x781F8C  	PUSH	W12
0x0832	0x781F8D  	PUSH	W13
0x0834	0xEF201A  	CLR	W13
0x0836	0x2001CC  	MOV	#28, W12
0x0838	0xEF2016  	CLR	W11
0x083A	0x20020A  	MOV	#32, W10
0x083C	0xEF2000  	CLR	W0
0x083E	0x781F80  	PUSH	W0
0x0840	0xEF2000  	CLR	W0
0x0842	0x781F80  	PUSH	W0
0x0844	0xEF2000  	CLR	W0
0x0846	0x781F80  	PUSH	W0
0x0848	0xEF2000  	CLR	W0
0x084A	0x781F80  	PUSH	W0
0x084C	0x07FD3B  	RCALL	_SPI2_Init_Advanced
0x084E	0xB1008F  	SUB	#8, W15
;tiempo_rtc.c,168 :: 		valueRead = DS3234_read_byte(DiaMes_Lec);
0x0850	0xB3C04A  	MOV.B	#4, W10
0x0852	0x07FD74  	RCALL	_DS3234_read_byte
;tiempo_rtc.c,169 :: 		valueRead = Bcd2Dec(valueRead);
0x0854	0x784500  	MOV.B	W0, W10
0x0856	0x07FD81  	RCALL	_Bcd2Dec
;tiempo_rtc.c,170 :: 		dia = (long)valueRead;
; dia start address is: 12 (W6)
0x0858	0xFB8300  	ZE	W0, W6
0x085A	0xEB0380  	CLR	W7
;tiempo_rtc.c,171 :: 		valueRead = 0x1F & DS3234_read_byte(Mes_Lec);
0x085C	0xB3C05A  	MOV.B	#5, W10
0x085E	0x07FD6E  	RCALL	_DS3234_read_byte
0x0860	0xFB8000  	ZE	W0, W0
0x0862	0x60007F  	AND	W0, #31, W0
;tiempo_rtc.c,172 :: 		valueRead = Bcd2Dec(valueRead);
0x0864	0x784500  	MOV.B	W0, W10
0x0866	0x07FD79  	RCALL	_Bcd2Dec
;tiempo_rtc.c,173 :: 		mes = (long)valueRead;
; mes start address is: 16 (W8)
0x0868	0xFB8400  	ZE	W0, W8
0x086A	0xEB0480  	CLR	W9
;tiempo_rtc.c,174 :: 		valueRead = DS3234_read_byte(Anio_Lec);
0x086C	0xB3C06A  	MOV.B	#6, W10
0x086E	0x07FD66  	RCALL	_DS3234_read_byte
;tiempo_rtc.c,175 :: 		valueRead = Bcd2Dec(valueRead);
0x0870	0x784500  	MOV.B	W0, W10
0x0872	0x07FD73  	RCALL	_Bcd2Dec
;tiempo_rtc.c,176 :: 		anio = (long)valueRead;
0x0874	0xFB8000  	ZE	W0, W0
0x0876	0xEB0080  	CLR	W1
;tiempo_rtc.c,178 :: 		fechaRTC = (anio*10000)+(mes*100)+(dia);                                   //10000*aa + 100*mm + dd
0x0878	0x227102  	MOV	#10000, W2
0x087A	0x200003  	MOV	#0, W3
0x087C	0x07FF0A  	RCALL	__Multiply_32x32
0x087E	0x980700  	MOV	W0, [W14+0]
0x0880	0x980711  	MOV	W1, [W14+2]
0x0882	0xBE0008  	MOV.D	W8, W0
0x0884	0x200642  	MOV	#100, W2
0x0886	0x200003  	MOV	#0, W3
0x0888	0x07FF04  	RCALL	__Multiply_32x32
; mes end address is: 16 (W8)
0x088A	0x90010E  	MOV	[W14+0], W2
0x088C	0x90019E  	MOV	[W14+2], W3
0x088E	0x410000  	ADD	W2, W0, W0
0x0890	0x498081  	ADDC	W3, W1, W1
; fechaRTC start address is: 4 (W2)
0x0892	0x400106  	ADD	W0, W6, W2
0x0894	0x488187  	ADDC	W1, W7, W3
; dia end address is: 12 (W6)
;tiempo_rtc.c,180 :: 		SPI2_Init();
0x0896	0x07FEE9  	RCALL	_SPI2_Init
;tiempo_rtc.c,182 :: 		return fechaRTC;
0x0898	0xBE0002  	MOV.D	W2, W0
; fechaRTC end address is: 4 (W2)
;tiempo_rtc.c,184 :: 		}
;tiempo_rtc.c,182 :: 		return fechaRTC;
;tiempo_rtc.c,184 :: 		}
L_end_RecuperarFechaRTC:
0x089A	0x7806CF  	POP	W13
0x089C	0x78064F  	POP	W12
0x089E	0x7805CF  	POP	W11
0x08A0	0x78054F  	POP	W10
0x08A2	0xFA8000  	ULNK
0x08A4	0x060000  	RETURN
; end of _RecuperarFechaRTC
_AjustarTiempoSistema:
0x0954	0xFA000E  	LNK	#14
;tiempo_rtc.c,254 :: 		void AjustarTiempoSistema(unsigned long longHora, unsigned long longFecha, unsigned short *tramaTiempoSistema){
0x0956	0x97B84E  	MOV	[W14-8], W0
0x0958	0x9FBF40  	MOV	W0, [W14-8]
;tiempo_rtc.c,263 :: 		anio = (short)(longFecha / 10000);
0x095A	0xBE9F8C  	PUSH.D	W12
0x095C	0xBE9F8A  	PUSH.D	W10
0x095E	0x227102  	MOV	#10000, W2
0x0960	0x200003  	MOV	#0, W3
0x0962	0xBE000C  	MOV.D	W12, W0
0x0964	0xEB0200  	CLR	W4
0x0966	0x07FECA  	RCALL	__Divide_32x32
0x0968	0xBE054F  	POP.D	W10
0x096A	0xBE064F  	POP.D	W12
0x096C	0x984740  	MOV.B	W0, [W14+4]
;tiempo_rtc.c,264 :: 		mes = (short)((longFecha%10000) / 100);
0x096E	0xBE9F8A  	PUSH.D	W10
0x0970	0x227102  	MOV	#10000, W2
0x0972	0x200003  	MOV	#0, W3
0x0974	0xBE000C  	MOV.D	W12, W0
0x0976	0xEB0200  	CLR	W4
0x0978	0x07FE95  	RCALL	__Modulus_32x32
0x097A	0x980750  	MOV	W0, [W14+10]
0x097C	0x980761  	MOV	W1, [W14+12]
0x097E	0x200642  	MOV	#100, W2
0x0980	0x200003  	MOV	#0, W3
0x0982	0xEB0200  	CLR	W4
0x0984	0x07FEBB  	RCALL	__Divide_32x32
0x0986	0x984730  	MOV.B	W0, [W14+3]
;tiempo_rtc.c,265 :: 		dia = (short)((longFecha%10000) % 100);
0x0988	0x90005E  	MOV	[W14+10], W0
0x098A	0x9000EE  	MOV	[W14+12], W1
0x098C	0x200642  	MOV	#100, W2
0x098E	0x200003  	MOV	#0, W3
0x0990	0xEB0200  	CLR	W4
0x0992	0x07FE88  	RCALL	__Modulus_32x32
0x0994	0xBE054F  	POP.D	W10
0x0996	0x984720  	MOV.B	W0, [W14+2]
;tiempo_rtc.c,267 :: 		hora = (short)(longHora / 3600);
0x0998	0xBE9F8A  	PUSH.D	W10
0x099A	0x20E102  	MOV	#3600, W2
0x099C	0x200003  	MOV	#0, W3
0x099E	0xBE000A  	MOV.D	W10, W0
0x09A0	0xEB0200  	CLR	W4
0x09A2	0x07FEAC  	RCALL	__Divide_32x32
0x09A4	0xBE054F  	POP.D	W10
0x09A6	0x984700  	MOV.B	W0, [W14+0]
;tiempo_rtc.c,268 :: 		minuto = (short)((longHora%3600) / 60);
0x09A8	0x20E102  	MOV	#3600, W2
0x09AA	0x200003  	MOV	#0, W3
0x09AC	0xBE000A  	MOV.D	W10, W0
0x09AE	0xEB0200  	CLR	W4
0x09B0	0x07FE79  	RCALL	__Modulus_32x32
0x09B2	0x980750  	MOV	W0, [W14+10]
0x09B4	0x980761  	MOV	W1, [W14+12]
0x09B6	0x2003C2  	MOV	#60, W2
0x09B8	0x200003  	MOV	#0, W3
0x09BA	0xEB0200  	CLR	W4
0x09BC	0x07FE9F  	RCALL	__Divide_32x32
0x09BE	0x984710  	MOV.B	W0, [W14+1]
;tiempo_rtc.c,269 :: 		segundo = (short)((longHora%3600) % 60);
0x09C0	0x90005E  	MOV	[W14+10], W0
0x09C2	0x9000EE  	MOV	[W14+12], W1
0x09C4	0x2003C2  	MOV	#60, W2
0x09C6	0x200003  	MOV	#0, W3
0x09C8	0xEB0200  	CLR	W4
0x09CA	0x07FE6C  	RCALL	__Modulus_32x32
; segundo start address is: 4 (W2)
0x09CC	0x784100  	MOV.B	W0, W2
;tiempo_rtc.c,271 :: 		tramaTiempoSistema[0] = anio;
0x09CE	0x97B8CE  	MOV	[W14-8], W1
0x09D0	0x90404E  	MOV.B	[W14+4], W0
0x09D2	0x784880  	MOV.B	W0, [W1]
;tiempo_rtc.c,272 :: 		tramaTiempoSistema[1] = mes;
0x09D4	0x97B84E  	MOV	[W14-8], W0
0x09D6	0x4000E1  	ADD	W0, #1, W1
0x09D8	0x90403E  	MOV.B	[W14+3], W0
0x09DA	0x784880  	MOV.B	W0, [W1]
;tiempo_rtc.c,273 :: 		tramaTiempoSistema[2] = dia;
0x09DC	0x97B84E  	MOV	[W14-8], W0
0x09DE	0x4000E2  	ADD	W0, #2, W1
0x09E0	0x90402E  	MOV.B	[W14+2], W0
0x09E2	0x784880  	MOV.B	W0, [W1]
;tiempo_rtc.c,274 :: 		tramaTiempoSistema[3] = hora;
0x09E4	0x97B84E  	MOV	[W14-8], W0
0x09E6	0x4000E3  	ADD	W0, #3, W1
0x09E8	0x90400E  	MOV.B	[W14+0], W0
0x09EA	0x784880  	MOV.B	W0, [W1]
;tiempo_rtc.c,275 :: 		tramaTiempoSistema[4] = minuto;
0x09EC	0x97B84E  	MOV	[W14-8], W0
0x09EE	0x4000E4  	ADD	W0, #4, W1
0x09F0	0x90401E  	MOV.B	[W14+1], W0
0x09F2	0x784880  	MOV.B	W0, [W1]
;tiempo_rtc.c,276 :: 		tramaTiempoSistema[5] = segundo;
0x09F4	0x97B84E  	MOV	[W14-8], W0
0x09F6	0x400065  	ADD	W0, #5, W0
0x09F8	0x784802  	MOV.B	W2, [W0]
; segundo end address is: 4 (W2)
;tiempo_rtc.c,278 :: 		}
L_end_AjustarTiempoSistema:
0x09FA	0xFA8000  	ULNK
0x09FC	0x060000  	RETURN
; end of _AjustarTiempoSistema
_RecuperarHoraGPS:
0x08A6	0xFA001C  	LNK	#28
;tiempo_gps.c,93 :: 		unsigned long RecuperarHoraGPS(unsigned char *tramaDatosGPS){
;tiempo_gps.c,98 :: 		char *ptrDatoString = &datoString;
0x08A8	0x781F8A  	PUSH	W10
0x08AA	0x470270  	ADD	W14, #16, W4
0x08AC	0x980F54  	MOV	W4, [W14+26]
; ptrDatoString start address is: 12 (W6)
0x08AE	0x780304  	MOV	W4, W6
;tiempo_gps.c,99 :: 		datoString[2] = '\0';
0x08B0	0x4200E2  	ADD	W4, #2, W1
0x08B2	0xEF2000  	CLR	W0
0x08B4	0x784880  	MOV.B	W0, [W1]
;tiempo_gps.c,100 :: 		tramaTiempo[3] = '\0';
0x08B6	0x4701E0  	ADD	W14, #0, W3
0x08B8	0x980F43  	MOV	W3, [W14+24]
0x08BA	0x41816C  	ADD	W3, #12, W2
0x08BC	0xEF2000  	CLR	W0
0x08BE	0xEF2002  	CLR	W1
0x08C0	0xBE8900  	MOV.D	W0, [W2]
;tiempo_gps.c,103 :: 		datoString[0] = tramaDatosGPS[0];
0x08C2	0x784A1A  	MOV.B	[W10], [W4]
;tiempo_gps.c,104 :: 		datoString[1] = tramaDatosGPS[1];
0x08C4	0x4200E1  	ADD	W4, #1, W1
0x08C6	0x450061  	ADD	W10, #1, W0
0x08C8	0x784890  	MOV.B	[W0], [W1]
;tiempo_gps.c,105 :: 		tramaTiempo[0] = atoi(ptrDatoString);
0x08CA	0x780003  	MOV	W3, W0
0x08CC	0x980F20  	MOV	W0, [W14+20]
0x08CE	0x781F8A  	PUSH	W10
0x08D0	0x780506  	MOV	W6, W10
0x08D2	0x07FCBF  	RCALL	_atoi
0x08D4	0x78054F  	POP	W10
0x08D6	0x780080  	MOV	W0, W1
0x08D8	0xDE894F  	ASR	W1, #15, W2
0x08DA	0x90082E  	MOV	[W14+20], W0
0x08DC	0x781801  	MOV	W1, [W0++]
0x08DE	0x781002  	MOV	W2, [W0--]
;tiempo_gps.c,108 :: 		datoString[0] = tramaDatosGPS[2];
0x08E0	0x4500E2  	ADD	W10, #2, W1
0x08E2	0x90085E  	MOV	[W14+26], W0
0x08E4	0x784811  	MOV.B	[W1], [W0]
;tiempo_gps.c,109 :: 		datoString[1] = tramaDatosGPS[3];
0x08E6	0x4000E1  	ADD	W0, #1, W1
0x08E8	0x450063  	ADD	W10, #3, W0
0x08EA	0x784890  	MOV.B	[W0], [W1]
;tiempo_gps.c,110 :: 		tramaTiempo[1] = atoi(ptrDatoString);
0x08EC	0x90084E  	MOV	[W14+24], W0
0x08EE	0x400064  	ADD	W0, #4, W0
0x08F0	0x980F20  	MOV	W0, [W14+20]
0x08F2	0x781F8A  	PUSH	W10
0x08F4	0x780506  	MOV	W6, W10
0x08F6	0x07FCAD  	RCALL	_atoi
0x08F8	0x78054F  	POP	W10
0x08FA	0x780080  	MOV	W0, W1
0x08FC	0xDE894F  	ASR	W1, #15, W2
0x08FE	0x90082E  	MOV	[W14+20], W0
0x0900	0x781801  	MOV	W1, [W0++]
0x0902	0x781002  	MOV	W2, [W0--]
;tiempo_gps.c,113 :: 		datoString[0] = tramaDatosGPS[4];
0x0904	0x4500E4  	ADD	W10, #4, W1
0x0906	0x90085E  	MOV	[W14+26], W0
0x0908	0x784811  	MOV.B	[W1], [W0]
;tiempo_gps.c,114 :: 		datoString[1] = tramaDatosGPS[5];
0x090A	0x4000E1  	ADD	W0, #1, W1
0x090C	0x450065  	ADD	W10, #5, W0
0x090E	0x784890  	MOV.B	[W0], [W1]
;tiempo_gps.c,115 :: 		tramaTiempo[2] = atoi(ptrDatoString);
0x0910	0x90084E  	MOV	[W14+24], W0
0x0912	0x400068  	ADD	W0, #8, W0
0x0914	0x980F20  	MOV	W0, [W14+20]
0x0916	0x780506  	MOV	W6, W10
; ptrDatoString end address is: 12 (W6)
0x0918	0x07FC9C  	RCALL	_atoi
0x091A	0x780080  	MOV	W0, W1
0x091C	0xDE894F  	ASR	W1, #15, W2
0x091E	0x90082E  	MOV	[W14+20], W0
0x0920	0x781801  	MOV	W1, [W0++]
0x0922	0x781002  	MOV	W2, [W0--]
;tiempo_gps.c,117 :: 		horaGPS = (tramaTiempo[0]*3600)+(tramaTiempo[1]*60)+(tramaTiempo[2]);      //Calcula el segundo actual = hh*3600 + mm*60 + ss
0x0924	0x90094E  	MOV	[W14+24], W2
0x0926	0xBE0012  	MOV.D	[W2], W0
0x0928	0x20E102  	MOV	#3600, W2
0x092A	0x200003  	MOV	#0, W3
0x092C	0x07FEB2  	RCALL	__Multiply_32x32
0x092E	0x90094E  	MOV	[W14+24], W2
0x0930	0x980F20  	MOV	W0, [W14+20]
0x0932	0x980F31  	MOV	W1, [W14+22]
0x0934	0x410164  	ADD	W2, #4, W2
0x0936	0xBE0012  	MOV.D	[W2], W0
0x0938	0x2003C2  	MOV	#60, W2
0x093A	0x200003  	MOV	#0, W3
0x093C	0x07FEAA  	RCALL	__Multiply_32x32
0x093E	0x90092E  	MOV	[W14+20], W2
0x0940	0x9009BE  	MOV	[W14+22], W3
0x0942	0x410200  	ADD	W2, W0, W4
0x0944	0x498281  	ADDC	W3, W1, W5
0x0946	0x90084E  	MOV	[W14+24], W0
0x0948	0x400168  	ADD	W0, #8, W2
0x094A	0x420032  	ADD	W4, [W2++], W0
0x094C	0x4A80A2  	ADDC	W5, [W2--], W1
;tiempo_gps.c,118 :: 		return horaGPS;
;tiempo_gps.c,120 :: 		}
;tiempo_gps.c,118 :: 		return horaGPS;
;tiempo_gps.c,120 :: 		}
L_end_RecuperarHoraGPS:
0x094E	0x78054F  	POP	W10
0x0950	0xFA8000  	ULNK
0x0952	0x060000  	RETURN
; end of _RecuperarHoraGPS
_atoi:
0x0252	0xFA0000  	LNK	#0
;__Lib_CStdlib.c,181 :: 		
;__Lib_CStdlib.c,186 :: 		
___atoi_skipws_atoi:
;__Lib_CStdlib.c,187 :: 		
; c start address is: 4 (W2)
0x0254	0xFB811A  	ZE	[W10], W2
;__Lib_CStdlib.c,188 :: 		
0x0256	0x200200  	MOV	#32, W0
0x0258	0xE11000  	CP	W2, W0
0x025A	0x320003  	BRA Z	L__atoi99
L__atoi136:
0x025C	0xE11069  	CP	W2, #9
0x025E	0x320001  	BRA Z	L__atoi98
L__atoi137:
0x0260	0x370003  	BRA	L_atoi55
L__atoi99:
L__atoi98:
;__Lib_CStdlib.c,189 :: 		
0x0262	0x450061  	ADD	W10, #1, W0
0x0264	0x780500  	MOV	W0, W10
;__Lib_CStdlib.c,190 :: 		
0x0266	0x37FFF6  	BRA	___atoi_skipws_atoi
;__Lib_CStdlib.c,191 :: 		
L_atoi55:
;__Lib_CStdlib.c,192 :: 		
; a start address is: 2 (W1)
0x0268	0xEF2002  	CLR	W1
;__Lib_CStdlib.c,193 :: 		
; sign start address is: 6 (W3)
0x026A	0xEF2006  	CLR	W3
;__Lib_CStdlib.c,194 :: 		
0x026C	0x2002D0  	MOV	#45, W0
0x026E	0xE11000  	CP	W2, W0
0x0270	0x3A0005  	BRA NZ	L_atoi56
L__atoi138:
; c end address is: 4 (W2)
;__Lib_CStdlib.c,195 :: 		
; sign start address is: 4 (W2)
0x0272	0x418161  	ADD	W3, #1, W2
; sign end address is: 6 (W3)
;__Lib_CStdlib.c,196 :: 		
0x0274	0x450061  	ADD	W10, #1, W0
0x0276	0x780500  	MOV	W0, W10
;__Lib_CStdlib.c,197 :: 		
0x0278	0x780002  	MOV	W2, W0
; sign end address is: 4 (W2)
0x027A	0x370006  	BRA	L_atoi57
L_atoi56:
;__Lib_CStdlib.c,199 :: 		
; sign start address is: 6 (W3)
; c start address is: 4 (W2)
0x027C	0x2002B0  	MOV	#43, W0
0x027E	0xE11000  	CP	W2, W0
0x0280	0x3A0002  	BRA NZ	L_atoi58
L__atoi139:
; c end address is: 4 (W2)
;__Lib_CStdlib.c,200 :: 		
0x0282	0x450061  	ADD	W10, #1, W0
0x0284	0x780500  	MOV	W0, W10
L_atoi58:
0x0286	0x780003  	MOV	W3, W0
L_atoi57:
; sign end address is: 6 (W3)
;__Lib_CStdlib.c,201 :: 		
; sign start address is: 0 (W0)
0x0288	0x780281  	MOV	W1, W5
; a end address is: 2 (W1)
; sign end address is: 0 (W0)
0x028A	0x780080  	MOV	W0, W1
___atoi_conv_atoi:
;__Lib_CStdlib.c,202 :: 		
; sign start address is: 2 (W1)
; a start address is: 10 (W5)
; c start address is: 8 (W4)
0x028C	0xFB821A  	ZE	[W10], W4
;__Lib_CStdlib.c,203 :: 		
0x028E	0x781F8A  	PUSH	W10
0x0290	0x784504  	MOV.B	W4, W10
0x0292	0x07FFC9  	RCALL	_isdigit
0x0294	0x78054F  	POP	W10
0x0296	0xE20000  	CP0	W0
0x0298	0x320008  	BRA Z	L_atoi59
L__atoi140:
;__Lib_CStdlib.c,204 :: 		
0x029A	0x2000A0  	MOV	#10, W0
0x029C	0xB9A900  	MUL.SS	W5, W0, W2
; a end address is: 10 (W5)
0x029E	0x200300  	MOV	#48, W0
0x02A0	0x520000  	SUB	W4, W0, W0
; a start address is: 10 (W5)
0x02A2	0x410280  	ADD	W2, W0, W5
;__Lib_CStdlib.c,205 :: 		
0x02A4	0x450061  	ADD	W10, #1, W0
0x02A6	0x780500  	MOV	W0, W10
;__Lib_CStdlib.c,206 :: 		
; c end address is: 8 (W4)
0x02A8	0x37FFF1  	BRA	___atoi_conv_atoi
;__Lib_CStdlib.c,207 :: 		
L_atoi59:
;__Lib_CStdlib.c,208 :: 		
0x02AA	0xE20002  	CP0	W1
0x02AC	0x320002  	BRA Z	L_atoi60
L__atoi141:
; sign end address is: 2 (W1)
;__Lib_CStdlib.c,209 :: 		
0x02AE	0x128060  	SUBR	W5, #0, W0
; a end address is: 10 (W5)
0x02B0	0x370001  	BRA	L_end_atoi
L_atoi60:
;__Lib_CStdlib.c,210 :: 		
; a start address is: 10 (W5)
0x02B2	0x780005  	MOV	W5, W0
; a end address is: 10 (W5)
;__Lib_CStdlib.c,211 :: 		
L_end_atoi:
0x02B4	0xFA8000  	ULNK
0x02B6	0x060000  	RETURN
; end of _atoi
_isdigit:
0x0226	0xFA0000  	LNK	#0
;__Lib_CType.c,23 :: 		
;__Lib_CType.c,24 :: 		
0x0228	0xB3C390  	MOV.B	#57, W0
0x022A	0xE15400  	CP.B	W10, W0
0x022C	0x3E0005  	BRA GTU	L_isdigit9
L__isdigit58:
0x022E	0xB3C300  	MOV.B	#48, W0
0x0230	0xE15400  	CP.B	W10, W0
0x0232	0x390002  	BRA LTU	L_isdigit9
L__isdigit59:
0x0234	0xB3C010  	MOV.B	#1, W0
0x0236	0x370001  	BRA	L_isdigit8
L_isdigit9:
0x0238	0xEF2000  	CLR	W0
L_isdigit8:
0x023A	0xFB8000  	ZE	W0, W0
;__Lib_CType.c,25 :: 		
L_end_isdigit:
0x023C	0xFA8000  	ULNK
0x023E	0x060000  	RETURN
; end of _isdigit
_RecuperarFechaGPS:
0x0A30	0xFA001C  	LNK	#28
;tiempo_gps.c,62 :: 		unsigned long RecuperarFechaGPS(unsigned char *tramaDatosGPS){
;tiempo_gps.c,67 :: 		char *ptrDatoStringF = &datoStringF;
0x0A32	0x781F8A  	PUSH	W10
0x0A34	0x470270  	ADD	W14, #16, W4
0x0A36	0x980F54  	MOV	W4, [W14+26]
; ptrDatoStringF start address is: 12 (W6)
0x0A38	0x780304  	MOV	W4, W6
;tiempo_gps.c,68 :: 		datoStringF[2] = '\0';
0x0A3A	0x4200E2  	ADD	W4, #2, W1
0x0A3C	0xEF2000  	CLR	W0
0x0A3E	0x784880  	MOV.B	W0, [W1]
;tiempo_gps.c,69 :: 		tramaFecha[3] = '\0';
0x0A40	0x4701E0  	ADD	W14, #0, W3
0x0A42	0x980F43  	MOV	W3, [W14+24]
0x0A44	0x41816C  	ADD	W3, #12, W2
0x0A46	0xEF2000  	CLR	W0
0x0A48	0xEF2002  	CLR	W1
0x0A4A	0xBE8900  	MOV.D	W0, [W2]
;tiempo_gps.c,72 :: 		datoStringF[0] = tramaDatosGPS[10];
0x0A4C	0x45006A  	ADD	W10, #10, W0
0x0A4E	0x784A10  	MOV.B	[W0], [W4]
;tiempo_gps.c,73 :: 		datoStringF[1] = tramaDatosGPS[11];
0x0A50	0x4200E1  	ADD	W4, #1, W1
0x0A52	0x45006B  	ADD	W10, #11, W0
0x0A54	0x784890  	MOV.B	[W0], [W1]
;tiempo_gps.c,74 :: 		tramaFecha[0] = atoi(ptrDatoStringF);
0x0A56	0x780003  	MOV	W3, W0
0x0A58	0x980F20  	MOV	W0, [W14+20]
0x0A5A	0x781F8A  	PUSH	W10
0x0A5C	0x780506  	MOV	W6, W10
0x0A5E	0x07FBF9  	RCALL	_atoi
0x0A60	0x78054F  	POP	W10
0x0A62	0x780080  	MOV	W0, W1
0x0A64	0xDE894F  	ASR	W1, #15, W2
0x0A66	0x90082E  	MOV	[W14+20], W0
0x0A68	0x781801  	MOV	W1, [W0++]
0x0A6A	0x781002  	MOV	W2, [W0--]
;tiempo_gps.c,77 :: 		datoStringF[0] = tramaDatosGPS[8];
0x0A6C	0x4500E8  	ADD	W10, #8, W1
0x0A6E	0x90085E  	MOV	[W14+26], W0
0x0A70	0x784811  	MOV.B	[W1], [W0]
;tiempo_gps.c,78 :: 		datoStringF[1] = tramaDatosGPS[9];
0x0A72	0x4000E1  	ADD	W0, #1, W1
0x0A74	0x450069  	ADD	W10, #9, W0
0x0A76	0x784890  	MOV.B	[W0], [W1]
;tiempo_gps.c,79 :: 		tramaFecha[1] = atoi(ptrDatoStringF);
0x0A78	0x90084E  	MOV	[W14+24], W0
0x0A7A	0x400064  	ADD	W0, #4, W0
0x0A7C	0x980F20  	MOV	W0, [W14+20]
0x0A7E	0x781F8A  	PUSH	W10
0x0A80	0x780506  	MOV	W6, W10
0x0A82	0x07FBE7  	RCALL	_atoi
0x0A84	0x78054F  	POP	W10
0x0A86	0x780080  	MOV	W0, W1
0x0A88	0xDE894F  	ASR	W1, #15, W2
0x0A8A	0x90082E  	MOV	[W14+20], W0
0x0A8C	0x781801  	MOV	W1, [W0++]
0x0A8E	0x781002  	MOV	W2, [W0--]
;tiempo_gps.c,82 :: 		datoStringF[0] = tramaDatosGPS[6];
0x0A90	0x4500E6  	ADD	W10, #6, W1
0x0A92	0x90085E  	MOV	[W14+26], W0
0x0A94	0x784811  	MOV.B	[W1], [W0]
;tiempo_gps.c,83 :: 		datoStringF[1] = tramaDatosGPS[7];
0x0A96	0x4000E1  	ADD	W0, #1, W1
0x0A98	0x450067  	ADD	W10, #7, W0
0x0A9A	0x784890  	MOV.B	[W0], [W1]
;tiempo_gps.c,84 :: 		tramaFecha[2] =  atoi(ptrDatoStringF);
0x0A9C	0x90084E  	MOV	[W14+24], W0
0x0A9E	0x400068  	ADD	W0, #8, W0
0x0AA0	0x980F20  	MOV	W0, [W14+20]
0x0AA2	0x780506  	MOV	W6, W10
; ptrDatoStringF end address is: 12 (W6)
0x0AA4	0x07FBD6  	RCALL	_atoi
0x0AA6	0x780080  	MOV	W0, W1
0x0AA8	0xDE894F  	ASR	W1, #15, W2
0x0AAA	0x90082E  	MOV	[W14+20], W0
0x0AAC	0x781801  	MOV	W1, [W0++]
0x0AAE	0x781002  	MOV	W2, [W0--]
;tiempo_gps.c,86 :: 		fechaGPS = (tramaFecha[0]*10000)+(tramaFecha[1]*100)+(tramaFecha[2]);      //10000*aa + 100*mm + dd
0x0AB0	0x90094E  	MOV	[W14+24], W2
0x0AB2	0xBE0012  	MOV.D	[W2], W0
0x0AB4	0x227102  	MOV	#10000, W2
0x0AB6	0x200003  	MOV	#0, W3
0x0AB8	0x07FDEC  	RCALL	__Multiply_32x32
0x0ABA	0x90094E  	MOV	[W14+24], W2
0x0ABC	0x980F20  	MOV	W0, [W14+20]
0x0ABE	0x980F31  	MOV	W1, [W14+22]
0x0AC0	0x410164  	ADD	W2, #4, W2
0x0AC2	0xBE0012  	MOV.D	[W2], W0
0x0AC4	0x200642  	MOV	#100, W2
0x0AC6	0x200003  	MOV	#0, W3
0x0AC8	0x07FDE4  	RCALL	__Multiply_32x32
0x0ACA	0x90092E  	MOV	[W14+20], W2
0x0ACC	0x9009BE  	MOV	[W14+22], W3
0x0ACE	0x410200  	ADD	W2, W0, W4
0x0AD0	0x498281  	ADDC	W3, W1, W5
0x0AD2	0x90084E  	MOV	[W14+24], W0
0x0AD4	0x400168  	ADD	W0, #8, W2
0x0AD6	0x420032  	ADD	W4, [W2++], W0
0x0AD8	0x4A80A2  	ADDC	W5, [W2--], W1
;tiempo_gps.c,88 :: 		return fechaGPS;
;tiempo_gps.c,90 :: 		}
;tiempo_gps.c,88 :: 		return fechaGPS;
;tiempo_gps.c,90 :: 		}
L_end_RecuperarFechaGPS:
0x0ADA	0x78054F  	POP	W10
0x0ADC	0xFA8000  	ULNK
0x0ADE	0x060000  	RETURN
; end of _RecuperarFechaGPS
_spi_1:
0x10A2	0xF80034  	PUSH	DSWPAG
0x10A4	0xF80032  	PUSH	DSRPAG
0x10A6	0xF80036  	PUSH	RCOUNT
0x10A8	0x781F80  	PUSH	W0
0x10AA	0x200020  	MOV	#2, W0
0x10AC	0x09000C  	REPEAT	#12
0x10AE	0x781FB0  	PUSH	[W0++]
;Master.c,305 :: 		void spi_1() org  IVT_ADDR_SPI1INTERRUPT {
;Master.c,307 :: 		SPI1IF_bit = 0;                                                            //Limpia la bandera de interrupcion por SPI
0x10B0	0x781F8A  	PUSH	W10
0x10B2	0x781F8B  	PUSH	W11
0x10B4	0x781F8C  	PUSH	W12
0x10B6	0x781F8D  	PUSH	W13
0x10B8	0xA94801  	BCLR	SPI1IF_bit, BitPos(SPI1IF_bit+0)
;Master.c,308 :: 		bufferSPI = SPI1BUF;                                                       //Guarda el contenido del bufeer (lectura)
0x10BA	0x21AF21  	MOV	#lo_addr(_bufferSPI), W1
0x10BC	0xBFC248  	MOV.B	SPI1BUF, WREG
0x10BE	0x784880  	MOV.B	W0, [W1]
;Master.c,312 :: 		if ((banSPI0==0)&&(bufferSPI==0xA0)) {
0x10C0	0x21B7E0  	MOV	#lo_addr(_banSPI0), W0
0x10C2	0x784010  	MOV.B	[W0], W0
0x10C4	0xE10460  	CP.B	W0, #0
0x10C6	0x3A000D  	BRA NZ	L__spi_1265
L__spi_1408:
0x10C8	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x10CA	0x784090  	MOV.B	[W0], W1
0x10CC	0xB3CA00  	MOV.B	#160, W0
0x10CE	0xE10C00  	CP.B	W1, W0
0x10D0	0x3A0008  	BRA NZ	L__spi_1264
L__spi_1409:
L__spi_1263:
;Master.c,313 :: 		banSPI0 = 1;                                                            //Activa la bandera para enviar el tipo de operacion requerido a la RPi
0x10D2	0x21B7E1  	MOV	#lo_addr(_banSPI0), W1
0x10D4	0xB3C010  	MOV.B	#1, W0
0x10D6	0x784880  	MOV.B	W0, [W1]
;Master.c,314 :: 		i = 1;
0x10D8	0x200010  	MOV	#1, W0
0x10DA	0x88DC10  	MOV	W0, _i
;Master.c,315 :: 		SPI1BUF = tramaSolicitudSPI[0];                                         //Carga en el buffer la funcion requerida
0x10DC	0x21AD60  	MOV	#lo_addr(_tramaSolicitudSPI), W0
0x10DE	0xFB8010  	ZE	[W0], W0
0x10E0	0xB7A248  	MOV	WREG, SPI1BUF
;Master.c,312 :: 		if ((banSPI0==0)&&(bufferSPI==0xA0)) {
L__spi_1265:
L__spi_1264:
;Master.c,317 :: 		if ((banSPI0==1)&&(bufferSPI!=0xA0)&&(bufferSPI!=0xF0)){
0x10E2	0x21B7E0  	MOV	#lo_addr(_banSPI0), W0
0x10E4	0x784010  	MOV.B	[W0], W0
0x10E6	0xE10461  	CP.B	W0, #1
0x10E8	0x3A0013  	BRA NZ	L__spi_1268
L__spi_1410:
0x10EA	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x10EC	0x784090  	MOV.B	[W0], W1
0x10EE	0xB3CA00  	MOV.B	#160, W0
0x10F0	0xE10C00  	CP.B	W1, W0
0x10F2	0x32000E  	BRA Z	L__spi_1267
L__spi_1411:
0x10F4	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x10F6	0x784090  	MOV.B	[W0], W1
0x10F8	0xB3CF00  	MOV.B	#240, W0
0x10FA	0xE10C00  	CP.B	W1, W0
0x10FC	0x320009  	BRA Z	L__spi_1266
L__spi_1412:
L__spi_1262:
;Master.c,318 :: 		SPI1BUF = tramaSolicitudSPI[i];                                         //Se envia la subfuncion, y el LSB y MSB de la variable numBytesSPI
0x10FE	0x21AD61  	MOV	#lo_addr(_tramaSolicitudSPI), W1
0x1100	0x21B820  	MOV	#lo_addr(_i), W0
0x1102	0x408010  	ADD	W1, [W0], W0
0x1104	0x784010  	MOV.B	[W0], W0
0x1106	0xFB8000  	ZE	W0, W0
0x1108	0xB7A248  	MOV	WREG, SPI1BUF
;Master.c,319 :: 		i++;
0x110A	0x200011  	MOV	#1, W1
0x110C	0x21B820  	MOV	#lo_addr(_i), W0
0x110E	0x408810  	ADD	W1, [W0], [W0]
;Master.c,317 :: 		if ((banSPI0==1)&&(bufferSPI!=0xA0)&&(bufferSPI!=0xF0)){
L__spi_1268:
L__spi_1267:
L__spi_1266:
;Master.c,321 :: 		if ((banSPI0==1)&&(bufferSPI==0xF0)){
0x1110	0x21B7E0  	MOV	#lo_addr(_banSPI0), W0
0x1112	0x784010  	MOV.B	[W0], W0
0x1114	0xE10461  	CP.B	W0, #1
0x1116	0x3A0008  	BRA NZ	L__spi_1270
L__spi_1413:
0x1118	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x111A	0x784090  	MOV.B	[W0], W1
0x111C	0xB3CF00  	MOV.B	#240, W0
0x111E	0xE10C00  	CP.B	W1, W0
0x1120	0x3A0003  	BRA NZ	L__spi_1269
L__spi_1414:
L__spi_1261:
;Master.c,322 :: 		banSPI0 = 0;                                                            //Limpia la bandera
0x1122	0x21B7E1  	MOV	#lo_addr(_banSPI0), W1
0x1124	0xEF2000  	CLR	W0
0x1126	0x784880  	MOV.B	W0, [W1]
;Master.c,321 :: 		if ((banSPI0==1)&&(bufferSPI==0xF0)){
L__spi_1270:
L__spi_1269:
;Master.c,330 :: 		if ((banSPI1==0)&&(bufferSPI==0xA1)){
0x1128	0x21B790  	MOV	#lo_addr(_banSPI1), W0
0x112A	0x784010  	MOV.B	[W0], W0
0x112C	0xE10460  	CP.B	W0, #0
0x112E	0x3A000A  	BRA NZ	L__spi_1272
L__spi_1415:
0x1130	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x1132	0x784090  	MOV.B	[W0], W1
0x1134	0xB3CA10  	MOV.B	#161, W0
0x1136	0xE10C00  	CP.B	W1, W0
0x1138	0x3A0005  	BRA NZ	L__spi_1271
L__spi_1416:
L__spi_1260:
;Master.c,331 :: 		banSPI1 = 1;
0x113A	0x21B791  	MOV	#lo_addr(_banSPI1), W1
0x113C	0xB3C010  	MOV.B	#1, W0
0x113E	0x784880  	MOV.B	W0, [W1]
;Master.c,332 :: 		i = 0;
0x1140	0xEF2000  	CLR	W0
0x1142	0x88DC10  	MOV	W0, _i
;Master.c,330 :: 		if ((banSPI1==0)&&(bufferSPI==0xA1)){
L__spi_1272:
L__spi_1271:
;Master.c,334 :: 		if ((banSPI1==1)&&(bufferSPI!=0xA1)&&(bufferSPI!=0xF1)){
0x1144	0x21B790  	MOV	#lo_addr(_banSPI1), W0
0x1146	0x784010  	MOV.B	[W0], W0
0x1148	0xE10461  	CP.B	W0, #1
0x114A	0x3A0012  	BRA NZ	L__spi_1275
L__spi_1417:
0x114C	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x114E	0x784090  	MOV.B	[W0], W1
0x1150	0xB3CA10  	MOV.B	#161, W0
0x1152	0xE10C00  	CP.B	W1, W0
0x1154	0x32000D  	BRA Z	L__spi_1274
L__spi_1418:
0x1156	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x1158	0x784090  	MOV.B	[W0], W1
0x115A	0xB3CF10  	MOV.B	#241, W0
0x115C	0xE10C00  	CP.B	W1, W0
0x115E	0x320008  	BRA Z	L__spi_1273
L__spi_1419:
L__spi_1259:
;Master.c,335 :: 		tramaSolicitudSPI[i] = bufferSPI;                                       //Recupera la direccion del nodo y el indicador de sobrescritura de la SD
0x1160	0x21AD61  	MOV	#lo_addr(_tramaSolicitudSPI), W1
0x1162	0x21B820  	MOV	#lo_addr(_i), W0
0x1164	0x408090  	ADD	W1, [W0], W1
0x1166	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x1168	0x784890  	MOV.B	[W0], [W1]
;Master.c,336 :: 		i++;
0x116A	0x200011  	MOV	#1, W1
0x116C	0x21B820  	MOV	#lo_addr(_i), W0
0x116E	0x408810  	ADD	W1, [W0], [W0]
;Master.c,334 :: 		if ((banSPI1==1)&&(bufferSPI!=0xA1)&&(bufferSPI!=0xF1)){
L__spi_1275:
L__spi_1274:
L__spi_1273:
;Master.c,338 :: 		if ((banSPI1==1)&&(bufferSPI==0xF1)){
0x1170	0x21B790  	MOV	#lo_addr(_banSPI1), W0
0x1172	0x784010  	MOV.B	[W0], W0
0x1174	0xE10461  	CP.B	W0, #1
0x1176	0x3A001A  	BRA NZ	L__spi_1277
L__spi_1420:
0x1178	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x117A	0x784090  	MOV.B	[W0], W1
0x117C	0xB3CF10  	MOV.B	#241, W0
0x117E	0xE10C00  	CP.B	W1, W0
0x1180	0x3A0015  	BRA NZ	L__spi_1276
L__spi_1421:
L__spi_1258:
;Master.c,339 :: 		direccionRS485 = tramaSolicitudSPI[0];
0x1182	0x21B561  	MOV	#lo_addr(_direccionRS485), W1
0x1184	0x21AD60  	MOV	#lo_addr(_tramaSolicitudSPI), W0
0x1186	0x784890  	MOV.B	[W0], [W1]
;Master.c,340 :: 		outputPyloadRS485[0] = 0xD1;                                            //Subfuncion iniciar muestreo
0x1188	0x21AE01  	MOV	#lo_addr(_outputPyloadRS485), W1
0x118A	0xB3CD10  	MOV.B	#209, W0
0x118C	0x784880  	MOV.B	W0, [W1]
;Master.c,341 :: 		outputPyloadRS485[1] = tramaSolicitudSPI[1];                            //Payload sobrescribir SD
0x118E	0x21AE11  	MOV	#lo_addr(_outputPyloadRS485+1), W1
0x1190	0x21AD70  	MOV	#lo_addr(_tramaSolicitudSPI+1), W0
0x1192	0x784890  	MOV.B	[W0], [W1]
;Master.c,342 :: 		EnviarTramaRS485(2, direccionRS485, 0xF2, 2, outputPyloadRS485);        //Envia la solicitud al nodo
0x1194	0x21AD60  	MOV	#lo_addr(_tramaSolicitudSPI), W0
0x1196	0x20002D  	MOV	#2, W13
0x1198	0xB3CF2C  	MOV.B	#242, W12
0x119A	0x784590  	MOV.B	[W0], W11
0x119C	0xB3C02A  	MOV.B	#2, W10
0x119E	0x21AE00  	MOV	#lo_addr(_outputPyloadRS485), W0
0x11A0	0x781F80  	PUSH	W0
0x11A2	0x07FCE2  	RCALL	_EnviarTramaRS485
0x11A4	0xB1002F  	SUB	#2, W15
;Master.c,343 :: 		banSPI1 = 0;
0x11A6	0x21B791  	MOV	#lo_addr(_banSPI1), W1
0x11A8	0xEF2000  	CLR	W0
0x11AA	0x784880  	MOV.B	W0, [W1]
;Master.c,338 :: 		if ((banSPI1==1)&&(bufferSPI==0xF1)){
L__spi_1277:
L__spi_1276:
;Master.c,347 :: 		if ((banSPI2==0)&&(bufferSPI==0xA2)){
0x11AC	0x21B690  	MOV	#lo_addr(_banSPI2), W0
0x11AE	0x784010  	MOV.B	[W0], W0
0x11B0	0xE10460  	CP.B	W0, #0
0x11B2	0x3A000A  	BRA NZ	L__spi_1279
L__spi_1422:
0x11B4	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x11B6	0x784090  	MOV.B	[W0], W1
0x11B8	0xB3CA20  	MOV.B	#162, W0
0x11BA	0xE10C00  	CP.B	W1, W0
0x11BC	0x3A0005  	BRA NZ	L__spi_1278
L__spi_1423:
L__spi_1257:
;Master.c,348 :: 		banSPI2 = 1;
0x11BE	0x21B691  	MOV	#lo_addr(_banSPI2), W1
0x11C0	0xB3C010  	MOV.B	#1, W0
0x11C2	0x784880  	MOV.B	W0, [W1]
;Master.c,349 :: 		i = 0;
0x11C4	0xEF2000  	CLR	W0
0x11C6	0x88DC10  	MOV	W0, _i
;Master.c,347 :: 		if ((banSPI2==0)&&(bufferSPI==0xA2)){
L__spi_1279:
L__spi_1278:
;Master.c,351 :: 		if ((banSPI2==1)&&(bufferSPI!=0xA2)&&(bufferSPI!=0xF2)){
0x11C8	0x21B690  	MOV	#lo_addr(_banSPI2), W0
0x11CA	0x784010  	MOV.B	[W0], W0
0x11CC	0xE10461  	CP.B	W0, #1
0x11CE	0x3A000F  	BRA NZ	L__spi_1282
L__spi_1424:
0x11D0	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x11D2	0x784090  	MOV.B	[W0], W1
0x11D4	0xB3CA20  	MOV.B	#162, W0
0x11D6	0xE10C00  	CP.B	W1, W0
0x11D8	0x32000A  	BRA Z	L__spi_1281
L__spi_1425:
0x11DA	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x11DC	0x784090  	MOV.B	[W0], W1
0x11DE	0xB3CF20  	MOV.B	#242, W0
0x11E0	0xE10C00  	CP.B	W1, W0
0x11E2	0x320005  	BRA Z	L__spi_1280
L__spi_1426:
L__spi_1256:
;Master.c,352 :: 		tramaSolicitudSPI[i] = bufferSPI;                                       //Recupera la direccion del nodo
0x11E4	0x21AD61  	MOV	#lo_addr(_tramaSolicitudSPI), W1
0x11E6	0x21B820  	MOV	#lo_addr(_i), W0
0x11E8	0x408090  	ADD	W1, [W0], W1
0x11EA	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x11EC	0x784890  	MOV.B	[W0], [W1]
;Master.c,351 :: 		if ((banSPI2==1)&&(bufferSPI!=0xA2)&&(bufferSPI!=0xF2)){
L__spi_1282:
L__spi_1281:
L__spi_1280:
;Master.c,354 :: 		if ((banSPI2==1)&&(bufferSPI==0xF2)){
0x11EE	0x21B690  	MOV	#lo_addr(_banSPI2), W0
0x11F0	0x784010  	MOV.B	[W0], W0
0x11F2	0xE10461  	CP.B	W0, #1
0x11F4	0x3A0017  	BRA NZ	L__spi_1284
L__spi_1427:
0x11F6	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x11F8	0x784090  	MOV.B	[W0], W1
0x11FA	0xB3CF20  	MOV.B	#242, W0
0x11FC	0xE10C00  	CP.B	W1, W0
0x11FE	0x3A0012  	BRA NZ	L__spi_1283
L__spi_1428:
L__spi_1255:
;Master.c,355 :: 		direccionRS485 = tramaSolicitudSPI[0];
0x1200	0x21B561  	MOV	#lo_addr(_direccionRS485), W1
0x1202	0x21AD60  	MOV	#lo_addr(_tramaSolicitudSPI), W0
0x1204	0x784890  	MOV.B	[W0], [W1]
;Master.c,356 :: 		outputPyloadRS485[0] = 0xD2;                                            //Subfuncion detener muestreo
0x1206	0x21AE01  	MOV	#lo_addr(_outputPyloadRS485), W1
0x1208	0xB3CD20  	MOV.B	#210, W0
0x120A	0x784880  	MOV.B	W0, [W1]
;Master.c,357 :: 		EnviarTramaRS485(2, direccionRS485, 0xF2, 1, outputPyloadRS485);        //Envia la solicitud al nodo
0x120C	0x21AD60  	MOV	#lo_addr(_tramaSolicitudSPI), W0
0x120E	0x20001D  	MOV	#1, W13
0x1210	0xB3CF2C  	MOV.B	#242, W12
0x1212	0x784590  	MOV.B	[W0], W11
0x1214	0xB3C02A  	MOV.B	#2, W10
0x1216	0x21AE00  	MOV	#lo_addr(_outputPyloadRS485), W0
0x1218	0x781F80  	PUSH	W0
0x121A	0x07FCA6  	RCALL	_EnviarTramaRS485
0x121C	0xB1002F  	SUB	#2, W15
;Master.c,358 :: 		banSPI2 = 0;
0x121E	0x21B691  	MOV	#lo_addr(_banSPI2), W1
0x1220	0xEF2000  	CLR	W0
0x1222	0x784880  	MOV.B	W0, [W1]
;Master.c,354 :: 		if ((banSPI2==1)&&(bufferSPI==0xF2)){
L__spi_1284:
L__spi_1283:
;Master.c,367 :: 		if ((banSPI4==0)&&(bufferSPI==0xA4)){
0x1224	0x21B6B0  	MOV	#lo_addr(_banSPI4), W0
0x1226	0x784010  	MOV.B	[W0], W0
0x1228	0xE10460  	CP.B	W0, #0
0x122A	0x3A000A  	BRA NZ	L__spi_1286
L__spi_1429:
0x122C	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x122E	0x784090  	MOV.B	[W0], W1
0x1230	0xB3CA40  	MOV.B	#164, W0
0x1232	0xE10C00  	CP.B	W1, W0
0x1234	0x3A0005  	BRA NZ	L__spi_1285
L__spi_1430:
L__spi_1254:
;Master.c,368 :: 		banSPI4 = 1;
0x1236	0x21B6B1  	MOV	#lo_addr(_banSPI4), W1
0x1238	0xB3C010  	MOV.B	#1, W0
0x123A	0x784880  	MOV.B	W0, [W1]
;Master.c,369 :: 		j = 0;
0x123C	0xEF2000  	CLR	W0
0x123E	0x88DC00  	MOV	W0, _j
;Master.c,367 :: 		if ((banSPI4==0)&&(bufferSPI==0xA4)){
L__spi_1286:
L__spi_1285:
;Master.c,371 :: 		if ((banSPI4==1)&&(bufferSPI!=0xA4)&&(bufferSPI!=0xF4)){
0x1240	0x21B6B0  	MOV	#lo_addr(_banSPI4), W0
0x1242	0x784010  	MOV.B	[W0], W0
0x1244	0xE10461  	CP.B	W0, #1
0x1246	0x3A0012  	BRA NZ	L__spi_1289
L__spi_1431:
0x1248	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x124A	0x784090  	MOV.B	[W0], W1
0x124C	0xB3CA40  	MOV.B	#164, W0
0x124E	0xE10C00  	CP.B	W1, W0
0x1250	0x32000D  	BRA Z	L__spi_1288
L__spi_1432:
0x1252	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x1254	0x784090  	MOV.B	[W0], W1
0x1256	0xB3CF40  	MOV.B	#244, W0
0x1258	0xE10C00  	CP.B	W1, W0
0x125A	0x320008  	BRA Z	L__spi_1287
L__spi_1433:
L__spi_1253:
;Master.c,372 :: 		tiempoRPI[j] = bufferSPI;
0x125C	0x21B0A1  	MOV	#lo_addr(_tiempoRPI), W1
0x125E	0x21B800  	MOV	#lo_addr(_j), W0
0x1260	0x408090  	ADD	W1, [W0], W1
0x1262	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x1264	0x784890  	MOV.B	[W0], [W1]
;Master.c,373 :: 		j++;
0x1266	0x200011  	MOV	#1, W1
0x1268	0x21B800  	MOV	#lo_addr(_j), W0
0x126A	0x408810  	ADD	W1, [W0], [W0]
;Master.c,371 :: 		if ((banSPI4==1)&&(bufferSPI!=0xA4)&&(bufferSPI!=0xF4)){
L__spi_1289:
L__spi_1288:
L__spi_1287:
;Master.c,375 :: 		if ((banSPI4==1)&&(bufferSPI==0xF4)){
0x126C	0x21B6B0  	MOV	#lo_addr(_banSPI4), W0
0x126E	0x784010  	MOV.B	[W0], W0
0x1270	0xE10461  	CP.B	W0, #1
0x1272	0x3A002E  	BRA NZ	L__spi_1291
L__spi_1434:
0x1274	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x1276	0x784090  	MOV.B	[W0], W1
0x1278	0xB3CF40  	MOV.B	#244, W0
0x127A	0xE10C00  	CP.B	W1, W0
0x127C	0x3A0029  	BRA NZ	L__spi_1290
L__spi_1435:
L__spi_1252:
;Master.c,376 :: 		banSPI4 = 0;                                                            //Limpia la bandera
0x127E	0x21B6B1  	MOV	#lo_addr(_banSPI4), W1
0x1280	0xEF2000  	CLR	W0
0x1282	0x784880  	MOV.B	W0, [W1]
;Master.c,377 :: 		horaSistema = RecuperarHoraRPI(tiempoRPI);                              //Recupera la hora de la RPi
0x1284	0x21B0AA  	MOV	#lo_addr(_tiempoRPI), W10
0x1286	0x07FA7B  	RCALL	_RecuperarHoraRPI
0x1288	0x88DB70  	MOV	W0, _horaSistema
0x128A	0x88DB81  	MOV	W1, _horaSistema+2
;Master.c,378 :: 		fechaSistema = RecuperarFechaRPI(tiempoRPI);                            //Recupera la fecha de la RPi
0x128C	0x21B0AA  	MOV	#lo_addr(_tiempoRPI), W10
0x128E	0x07FBB7  	RCALL	_RecuperarFechaRPI
0x1290	0x88DC50  	MOV	W0, _fechaSistema
0x1292	0x88DC61  	MOV	W1, _fechaSistema+2
;Master.c,379 :: 		DS3234_setDate(horaSistema, fechaSistema);                              //Configura la hora en el RTC
0x1294	0xBE0600  	MOV.D	W0, W12
0x1296	0x80DB7A  	MOV	_horaSistema, W10
0x1298	0x80DB8B  	MOV	_horaSistema+2, W11
0x129A	0x07FD01  	RCALL	_DS3234_setDate
;Master.c,380 :: 		horaSistema = RecuperarHoraRTC();                                       //Recupera la hora del RTC
0x129C	0x07FA8A  	RCALL	_RecuperarHoraRTC
0x129E	0x88DB70  	MOV	W0, _horaSistema
0x12A0	0x88DB81  	MOV	W1, _horaSistema+2
;Master.c,381 :: 		fechaSistema = RecuperarFechaRTC();                                     //Recupera la fecha del RTC
0x12A2	0x07FAC3  	RCALL	_RecuperarFechaRTC
0x12A4	0x88DC50  	MOV	W0, _fechaSistema
0x12A6	0x88DC61  	MOV	W1, _fechaSistema+2
;Master.c,382 :: 		AjustarTiempoSistema(horaSistema, fechaSistema, tiempo);                //Actualiza los datos de la trama tiempo con la hora y fecha recuperadas
0x12A8	0xBE0600  	MOV.D	W0, W12
0x12AA	0x80DB7A  	MOV	_horaSistema, W10
0x12AC	0x80DB8B  	MOV	_horaSistema+2, W11
0x12AE	0x21AEC0  	MOV	#lo_addr(_tiempo), W0
0x12B0	0x781F80  	PUSH	W0
0x12B2	0x07FB50  	RCALL	_AjustarTiempoSistema
0x12B4	0xB1002F  	SUB	#2, W15
;Master.c,383 :: 		fuenteReloj = 0;                                                        //Fuente de reloj = RED
0x12B6	0x21B891  	MOV	#lo_addr(_fuenteReloj), W1
0x12B8	0xEF2000  	CLR	W0
0x12BA	0x784880  	MOV.B	W0, [W1]
;Master.c,384 :: 		banSetReloj = 1;                                                        //Activa esta bandera para usar la hora/fecha recuperada
0x12BC	0x21B6D1  	MOV	#lo_addr(_banSetReloj), W1
0x12BE	0xB3C010  	MOV.B	#1, W0
0x12C0	0x784880  	MOV.B	W0, [W1]
;Master.c,385 :: 		banRespuestaPi = 1;                                                     //Activa esta bandera para enviar una respuesta a la RPi
0x12C2	0x21B721  	MOV	#lo_addr(_banRespuestaPi), W1
0x12C4	0xB3C010  	MOV.B	#1, W0
0x12C6	0x784880  	MOV.B	W0, [W1]
;Master.c,386 :: 		InterrupcionP1(0xB1,0xD1,6);                                            //Envia la hora local a la RPi y a los nodos
0x12C8	0x20006C  	MOV	#6, W12
0x12CA	0xB3CD1B  	MOV.B	#209, W11
0x12CC	0xB3CB1A  	MOV.B	#177, W10
0x12CE	0x07FC08  	RCALL	_InterrupcionP1
;Master.c,375 :: 		if ((banSPI4==1)&&(bufferSPI==0xF4)){
L__spi_1291:
L__spi_1290:
;Master.c,391 :: 		if ((banSPI5==0)&&(bufferSPI==0xA5)){
0x12D0	0x21B6A0  	MOV	#lo_addr(_banSPI5), W0
0x12D2	0x784010  	MOV.B	[W0], W0
0x12D4	0xE10460  	CP.B	W0, #0
0x12D6	0x3A000D  	BRA NZ	L__spi_1293
L__spi_1436:
0x12D8	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x12DA	0x784090  	MOV.B	[W0], W1
0x12DC	0xB3CA50  	MOV.B	#165, W0
0x12DE	0xE10C00  	CP.B	W1, W0
0x12E0	0x3A0008  	BRA NZ	L__spi_1292
L__spi_1437:
L__spi_1251:
;Master.c,392 :: 		banSPI5 = 1;
0x12E2	0x21B6A1  	MOV	#lo_addr(_banSPI5), W1
0x12E4	0xB3C010  	MOV.B	#1, W0
0x12E6	0x784880  	MOV.B	W0, [W1]
;Master.c,393 :: 		j = 0;
0x12E8	0xEF2000  	CLR	W0
0x12EA	0x88DC00  	MOV	W0, _j
;Master.c,394 :: 		SPI1BUF = fuenteReloj;                                                  //Envia el indicador de fuente de reloj (0:RTC, 1:GPS)
0x12EC	0x21B890  	MOV	#lo_addr(_fuenteReloj), W0
0x12EE	0xFB8010  	ZE	[W0], W0
0x12F0	0xB7A248  	MOV	WREG, SPI1BUF
;Master.c,391 :: 		if ((banSPI5==0)&&(bufferSPI==0xA5)){
L__spi_1293:
L__spi_1292:
;Master.c,396 :: 		if ((banSPI5==1)&&(bufferSPI!=0xA5)&&(bufferSPI!=0xF5)){
0x12F2	0x21B6A0  	MOV	#lo_addr(_banSPI5), W0
0x12F4	0x784010  	MOV.B	[W0], W0
0x12F6	0xE10461  	CP.B	W0, #1
0x12F8	0x3A0013  	BRA NZ	L__spi_1296
L__spi_1438:
0x12FA	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x12FC	0x784090  	MOV.B	[W0], W1
0x12FE	0xB3CA50  	MOV.B	#165, W0
0x1300	0xE10C00  	CP.B	W1, W0
0x1302	0x32000E  	BRA Z	L__spi_1295
L__spi_1439:
0x1304	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x1306	0x784090  	MOV.B	[W0], W1
0x1308	0xB3CF50  	MOV.B	#245, W0
0x130A	0xE10C00  	CP.B	W1, W0
0x130C	0x320009  	BRA Z	L__spi_1294
L__spi_1440:
L__spi_1250:
;Master.c,397 :: 		SPI1BUF = tiempo[j];
0x130E	0x21AEC1  	MOV	#lo_addr(_tiempo), W1
0x1310	0x21B800  	MOV	#lo_addr(_j), W0
0x1312	0x408010  	ADD	W1, [W0], W0
0x1314	0x784010  	MOV.B	[W0], W0
0x1316	0xFB8000  	ZE	W0, W0
0x1318	0xB7A248  	MOV	WREG, SPI1BUF
;Master.c,398 :: 		j++;
0x131A	0x200011  	MOV	#1, W1
0x131C	0x21B800  	MOV	#lo_addr(_j), W0
0x131E	0x408810  	ADD	W1, [W0], [W0]
;Master.c,396 :: 		if ((banSPI5==1)&&(bufferSPI!=0xA5)&&(bufferSPI!=0xF5)){
L__spi_1296:
L__spi_1295:
L__spi_1294:
;Master.c,400 :: 		if ((banSPI5==1)&&(bufferSPI==0xF5)){
0x1320	0x21B6A0  	MOV	#lo_addr(_banSPI5), W0
0x1322	0x784010  	MOV.B	[W0], W0
0x1324	0xE10461  	CP.B	W0, #1
0x1326	0x3A0008  	BRA NZ	L__spi_1298
L__spi_1441:
0x1328	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x132A	0x784090  	MOV.B	[W0], W1
0x132C	0xB3CF50  	MOV.B	#245, W0
0x132E	0xE10C00  	CP.B	W1, W0
0x1330	0x3A0003  	BRA NZ	L__spi_1297
L__spi_1442:
L__spi_1249:
;Master.c,401 :: 		banSPI5 = 0;
0x1332	0x21B6A1  	MOV	#lo_addr(_banSPI5), W1
0x1334	0xEF2000  	CLR	W0
0x1336	0x784880  	MOV.B	W0, [W1]
;Master.c,400 :: 		if ((banSPI5==1)&&(bufferSPI==0xF5)){
L__spi_1298:
L__spi_1297:
;Master.c,406 :: 		if ((banSPI6==0)&&(bufferSPI==0xA6)){
0x1338	0x21B670  	MOV	#lo_addr(_banSPI6), W0
0x133A	0x784010  	MOV.B	[W0], W0
0x133C	0xE10460  	CP.B	W0, #0
0x133E	0x3A0008  	BRA NZ	L__spi_1300
L__spi_1443:
0x1340	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x1342	0x784090  	MOV.B	[W0], W1
0x1344	0xB3CA60  	MOV.B	#166, W0
0x1346	0xE10C00  	CP.B	W1, W0
0x1348	0x3A0003  	BRA NZ	L__spi_1299
L__spi_1444:
L__spi_1248:
;Master.c,407 :: 		banSPI6 = 1;
0x134A	0x21B671  	MOV	#lo_addr(_banSPI6), W1
0x134C	0xB3C010  	MOV.B	#1, W0
0x134E	0x784880  	MOV.B	W0, [W1]
;Master.c,406 :: 		if ((banSPI6==0)&&(bufferSPI==0xA6)){
L__spi_1300:
L__spi_1299:
;Master.c,409 :: 		if ((banSPI6==1)&&(bufferSPI!=0xA6)&&(bufferSPI!=0xF6)){
0x1350	0x21B670  	MOV	#lo_addr(_banSPI6), W0
0x1352	0x784010  	MOV.B	[W0], W0
0x1354	0xE10461  	CP.B	W0, #1
0x1356	0x3A000D  	BRA NZ	L__spi_1303
L__spi_1445:
0x1358	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x135A	0x784090  	MOV.B	[W0], W1
0x135C	0xB3CA60  	MOV.B	#166, W0
0x135E	0xE10C00  	CP.B	W1, W0
0x1360	0x320008  	BRA Z	L__spi_1302
L__spi_1446:
0x1362	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x1364	0x784090  	MOV.B	[W0], W1
0x1366	0xB3CF60  	MOV.B	#246, W0
0x1368	0xE10C00  	CP.B	W1, W0
0x136A	0x320003  	BRA Z	L__spi_1301
L__spi_1447:
L__spi_1247:
;Master.c,410 :: 		referenciaTiempo =  bufferSPI;                                          //Recupera la opcion de referencia de tiempo solicitada
0x136C	0x21B8F1  	MOV	#lo_addr(_referenciaTiempo), W1
0x136E	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x1370	0x784890  	MOV.B	[W0], [W1]
;Master.c,409 :: 		if ((banSPI6==1)&&(bufferSPI!=0xA6)&&(bufferSPI!=0xF6)){
L__spi_1303:
L__spi_1302:
L__spi_1301:
;Master.c,412 :: 		if ((banSPI6==1)&&(bufferSPI==0xF6)){
0x1372	0x21B670  	MOV	#lo_addr(_banSPI6), W0
0x1374	0x784010  	MOV.B	[W0], W0
0x1376	0xE10461  	CP.B	W0, #1
0x1378	0x3A002E  	BRA NZ	L__spi_1305
L__spi_1448:
0x137A	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x137C	0x784090  	MOV.B	[W0], W1
0x137E	0xB3CF60  	MOV.B	#246, W0
0x1380	0xE10C00  	CP.B	W1, W0
0x1382	0x3A0029  	BRA NZ	L__spi_1304
L__spi_1449:
L__spi_1246:
;Master.c,413 :: 		banSPI6 = 0;
0x1384	0x21B671  	MOV	#lo_addr(_banSPI6), W1
0x1386	0xEF2000  	CLR	W0
0x1388	0x784880  	MOV.B	W0, [W1]
;Master.c,414 :: 		banSetReloj = 1;                                                        //Activa esta bandera para usar la hora/fecha recuperada
0x138A	0x21B6D1  	MOV	#lo_addr(_banSetReloj), W1
0x138C	0xB3C010  	MOV.B	#1, W0
0x138E	0x784880  	MOV.B	W0, [W1]
;Master.c,415 :: 		banRespuestaPi = 1;                                                     //Activa esta bandera para enviar una respuesta a la RPi
0x1390	0x21B721  	MOV	#lo_addr(_banRespuestaPi), W1
0x1392	0xB3C010  	MOV.B	#1, W0
0x1394	0x784880  	MOV.B	W0, [W1]
;Master.c,416 :: 		if (referenciaTiempo==1){
0x1396	0x21B8F0  	MOV	#lo_addr(_referenciaTiempo), W0
0x1398	0x784010  	MOV.B	[W0], W0
0x139A	0xE10461  	CP.B	W0, #1
0x139C	0x3A0008  	BRA NZ	L_spi_1110
L__spi_1450:
;Master.c,418 :: 		banGPSI = 1;                                                        //Activa la bandera de inicio de trama  del GPS
0x139E	0x21B781  	MOV	#lo_addr(_banGPSI), W1
0x13A0	0xB3C010  	MOV.B	#1, W0
0x13A2	0x784880  	MOV.B	W0, [W1]
;Master.c,419 :: 		banGPSC = 0;                                                        //Limpia la bandera de trama completa
0x13A4	0x21B751  	MOV	#lo_addr(_banGPSC), W1
0x13A6	0xEF2000  	CLR	W0
0x13A8	0x784880  	MOV.B	W0, [W1]
;Master.c,420 :: 		U1MODE.UARTEN = 1;                                                  //Inicializa el UART1 con una velocidad de 115200 baudios
0x13AA	0xA8E221  	BSET	U1MODE, #15
;Master.c,421 :: 		} else {
0x13AC	0x370014  	BRA	L_spi_1111
L_spi_1110:
;Master.c,423 :: 		horaSistema = RecuperarHoraRTC();                                   //Recupera la hora del RTC
0x13AE	0x07FA01  	RCALL	_RecuperarHoraRTC
0x13B0	0x88DB70  	MOV	W0, _horaSistema
0x13B2	0x88DB81  	MOV	W1, _horaSistema+2
;Master.c,424 :: 		fechaSistema = RecuperarFechaRTC();                                 //Recupera la fecha del RTC
0x13B4	0x07FA3A  	RCALL	_RecuperarFechaRTC
0x13B6	0x88DC50  	MOV	W0, _fechaSistema
0x13B8	0x88DC61  	MOV	W1, _fechaSistema+2
;Master.c,425 :: 		AjustarTiempoSistema(horaSistema, fechaSistema, tiempo);            //Actualiza los datos de la trama tiempo con la hora y fecha recuperadas
0x13BA	0xBE0600  	MOV.D	W0, W12
0x13BC	0x80DB7A  	MOV	_horaSistema, W10
0x13BE	0x80DB8B  	MOV	_horaSistema+2, W11
0x13C0	0x21AEC0  	MOV	#lo_addr(_tiempo), W0
0x13C2	0x781F80  	PUSH	W0
0x13C4	0x07FAC7  	RCALL	_AjustarTiempoSistema
0x13C6	0xB1002F  	SUB	#2, W15
;Master.c,426 :: 		fuenteReloj = 2;                                                    //Fuente de reloj = RTC
0x13C8	0x21B891  	MOV	#lo_addr(_fuenteReloj), W1
0x13CA	0xB3C020  	MOV.B	#2, W0
0x13CC	0x784880  	MOV.B	W0, [W1]
;Master.c,427 :: 		InterrupcionP1(0xB1,0xD1,6);                                        //Envia la hora local a la RPi
0x13CE	0x20006C  	MOV	#6, W12
0x13D0	0xB3CD1B  	MOV.B	#209, W11
0x13D2	0xB3CB1A  	MOV.B	#177, W10
0x13D4	0x07FB85  	RCALL	_InterrupcionP1
;Master.c,428 :: 		}
L_spi_1111:
;Master.c,412 :: 		if ((banSPI6==1)&&(bufferSPI==0xF6)){
L__spi_1305:
L__spi_1304:
;Master.c,433 :: 		if ((banSPI7==0)&&(bufferSPI==0xA7)){
0x13D6	0x21B640  	MOV	#lo_addr(_banSPI7), W0
0x13D8	0x784010  	MOV.B	[W0], W0
0x13DA	0xE10460  	CP.B	W0, #0
0x13DC	0x3A0008  	BRA NZ	L__spi_1307
L__spi_1451:
0x13DE	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x13E0	0x784090  	MOV.B	[W0], W1
0x13E2	0xB3CA70  	MOV.B	#167, W0
0x13E4	0xE10C00  	CP.B	W1, W0
0x13E6	0x3A0003  	BRA NZ	L__spi_1306
L__spi_1452:
L__spi_1245:
;Master.c,434 :: 		banSPI7 = 1;
0x13E8	0x21B641  	MOV	#lo_addr(_banSPI7), W1
0x13EA	0xB3C010  	MOV.B	#1, W0
0x13EC	0x784880  	MOV.B	W0, [W1]
;Master.c,433 :: 		if ((banSPI7==0)&&(bufferSPI==0xA7)){
L__spi_1307:
L__spi_1306:
;Master.c,436 :: 		if ((banSPI7==1)&&(bufferSPI!=0xA7)&&(bufferSPI!=0xF7)){
0x13EE	0x21B640  	MOV	#lo_addr(_banSPI7), W0
0x13F0	0x784010  	MOV.B	[W0], W0
0x13F2	0xE10461  	CP.B	W0, #1
0x13F4	0x3A000D  	BRA NZ	L__spi_1310
L__spi_1453:
0x13F6	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x13F8	0x784090  	MOV.B	[W0], W1
0x13FA	0xB3CA70  	MOV.B	#167, W0
0x13FC	0xE10C00  	CP.B	W1, W0
0x13FE	0x320008  	BRA Z	L__spi_1309
L__spi_1454:
0x1400	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x1402	0x784090  	MOV.B	[W0], W1
0x1404	0xB3CF70  	MOV.B	#247, W0
0x1406	0xE10C00  	CP.B	W1, W0
0x1408	0x320003  	BRA Z	L__spi_1308
L__spi_1455:
L__spi_1244:
;Master.c,437 :: 		direccionRS485 =  bufferSPI;                                            //Recupera la direccion del nodo solicitado
0x140A	0x21B561  	MOV	#lo_addr(_direccionRS485), W1
0x140C	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x140E	0x784890  	MOV.B	[W0], [W1]
;Master.c,436 :: 		if ((banSPI7==1)&&(bufferSPI!=0xA7)&&(bufferSPI!=0xF7)){
L__spi_1310:
L__spi_1309:
L__spi_1308:
;Master.c,439 :: 		if ((banSPI7==1)&&(bufferSPI==0xF7)){
0x1410	0x21B640  	MOV	#lo_addr(_banSPI7), W0
0x1412	0x784010  	MOV.B	[W0], W0
0x1414	0xE10461  	CP.B	W0, #1
0x1416	0x3A0017  	BRA NZ	L__spi_1312
L__spi_1456:
0x1418	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x141A	0x784090  	MOV.B	[W0], W1
0x141C	0xB3CF70  	MOV.B	#247, W0
0x141E	0xE10C00  	CP.B	W1, W0
0x1420	0x3A0012  	BRA NZ	L__spi_1311
L__spi_1457:
L__spi_1243:
;Master.c,440 :: 		banSPI7 = 0;
0x1422	0x21B641  	MOV	#lo_addr(_banSPI7), W1
0x1424	0xEF2000  	CLR	W0
0x1426	0x784880  	MOV.B	W0, [W1]
;Master.c,441 :: 		outputPyloadRS485[0] = 0xD2;                                            //Llena el pyload de salidas con la subfuncion solicitada
0x1428	0x21AE01  	MOV	#lo_addr(_outputPyloadRS485), W1
0x142A	0xB3CD20  	MOV.B	#210, W0
0x142C	0x784880  	MOV.B	W0, [W1]
;Master.c,442 :: 		banRespuestaPi = 1;
0x142E	0x21B721  	MOV	#lo_addr(_banRespuestaPi), W1
0x1430	0xB3C010  	MOV.B	#1, W0
0x1432	0x784880  	MOV.B	W0, [W1]
;Master.c,443 :: 		EnviarTramaRS485(2, direccionRS485, 0xF1, 1, outputPyloadRS485);        //Envia la solicitud al nodo
0x1434	0x21B560  	MOV	#lo_addr(_direccionRS485), W0
0x1436	0x20001D  	MOV	#1, W13
0x1438	0xB3CF1C  	MOV.B	#241, W12
0x143A	0x784590  	MOV.B	[W0], W11
0x143C	0xB3C02A  	MOV.B	#2, W10
0x143E	0x21AE00  	MOV	#lo_addr(_outputPyloadRS485), W0
0x1440	0x781F80  	PUSH	W0
0x1442	0x07FB92  	RCALL	_EnviarTramaRS485
0x1444	0xB1002F  	SUB	#2, W15
;Master.c,439 :: 		if ((banSPI7==1)&&(bufferSPI==0xF7)){
L__spi_1312:
L__spi_1311:
;Master.c,448 :: 		if ((banSPI8==0)&&(bufferSPI==0xA8)){
0x1446	0x21B570  	MOV	#lo_addr(_banSPI8), W0
0x1448	0x784010  	MOV.B	[W0], W0
0x144A	0xE10460  	CP.B	W0, #0
0x144C	0x3A0022  	BRA NZ	L__spi_1314
L__spi_1458:
0x144E	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x1450	0x784090  	MOV.B	[W0], W1
0x1452	0xB3CA80  	MOV.B	#168, W0
0x1454	0xE10C00  	CP.B	W1, W0
0x1456	0x3A001D  	BRA NZ	L__spi_1313
L__spi_1459:
L__spi_1242:
;Master.c,450 :: 		banSPI0 = 2;
0x1458	0x21B7E1  	MOV	#lo_addr(_banSPI0), W1
0x145A	0xB3C020  	MOV.B	#2, W0
0x145C	0x784880  	MOV.B	W0, [W1]
;Master.c,451 :: 		banSPI1 = 2;
0x145E	0x21B791  	MOV	#lo_addr(_banSPI1), W1
0x1460	0xB3C020  	MOV.B	#2, W0
0x1462	0x784880  	MOV.B	W0, [W1]
;Master.c,452 :: 		banSPI2 = 2;
0x1464	0x21B691  	MOV	#lo_addr(_banSPI2), W1
0x1466	0xB3C020  	MOV.B	#2, W0
0x1468	0x784880  	MOV.B	W0, [W1]
;Master.c,453 :: 		banSPI4 = 2;
0x146A	0x21B6B1  	MOV	#lo_addr(_banSPI4), W1
0x146C	0xB3C020  	MOV.B	#2, W0
0x146E	0x784880  	MOV.B	W0, [W1]
;Master.c,454 :: 		banSPI5 = 2;
0x1470	0x21B6A1  	MOV	#lo_addr(_banSPI5), W1
0x1472	0xB3C020  	MOV.B	#2, W0
0x1474	0x784880  	MOV.B	W0, [W1]
;Master.c,455 :: 		banSPI6 = 2;
0x1476	0x21B671  	MOV	#lo_addr(_banSPI6), W1
0x1478	0xB3C020  	MOV.B	#2, W0
0x147A	0x784880  	MOV.B	W0, [W1]
;Master.c,456 :: 		banSPI7 = 2;
0x147C	0x21B641  	MOV	#lo_addr(_banSPI7), W1
0x147E	0xB3C020  	MOV.B	#2, W0
0x1480	0x784880  	MOV.B	W0, [W1]
;Master.c,457 :: 		banSPIA = 2;
0x1482	0x21B651  	MOV	#lo_addr(_banSPIA), W1
0x1484	0xB3C020  	MOV.B	#2, W0
0x1486	0x784880  	MOV.B	W0, [W1]
;Master.c,458 :: 		banSPI8 = 1;                                                            //Activa la bandera para recuperar los datos de cabecera
0x1488	0x21B571  	MOV	#lo_addr(_banSPI8), W1
0x148A	0xB3C010  	MOV.B	#1, W0
0x148C	0x784880  	MOV.B	W0, [W1]
;Master.c,459 :: 		i = 0;
0x148E	0xEF2000  	CLR	W0
0x1490	0x88DC10  	MOV	W0, _i
;Master.c,448 :: 		if ((banSPI8==0)&&(bufferSPI==0xA8)){
L__spi_1314:
L__spi_1313:
;Master.c,462 :: 		if ((banSPI8==1)&&(i<4)){
0x1492	0x21B570  	MOV	#lo_addr(_banSPI8), W0
0x1494	0x784010  	MOV.B	[W0], W0
0x1496	0xE10461  	CP.B	W0, #1
0x1498	0x3A000B  	BRA NZ	L__spi_1316
L__spi_1460:
0x149A	0x80DC10  	MOV	_i, W0
0x149C	0xE10064  	CP	W0, #4
0x149E	0x310008  	BRA GEU	L__spi_1315
L__spi_1461:
L__spi_1241:
;Master.c,463 :: 		tramaSolicitudNodo[i] = bufferSPI;
0x14A0	0x21B001  	MOV	#lo_addr(_tramaSolicitudNodo), W1
0x14A2	0x21B820  	MOV	#lo_addr(_i), W0
0x14A4	0x408090  	ADD	W1, [W0], W1
0x14A6	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x14A8	0x784890  	MOV.B	[W0], [W1]
;Master.c,464 :: 		i++;
0x14AA	0x200011  	MOV	#1, W1
0x14AC	0x21B820  	MOV	#lo_addr(_i), W0
0x14AE	0x408810  	ADD	W1, [W0], [W0]
;Master.c,462 :: 		if ((banSPI8==1)&&(i<4)){
L__spi_1316:
L__spi_1315:
;Master.c,467 :: 		if ((banSPI8==1)&&(i==4)){
0x14B0	0x21B570  	MOV	#lo_addr(_banSPI8), W0
0x14B2	0x784010  	MOV.B	[W0], W0
0x14B4	0xE10461  	CP.B	W0, #1
0x14B6	0x3A0011  	BRA NZ	L__spi_1318
L__spi_1462:
0x14B8	0x80DC10  	MOV	_i, W0
0x14BA	0xE10064  	CP	W0, #4
0x14BC	0x3A000E  	BRA NZ	L__spi_1317
L__spi_1463:
L__spi_1240:
;Master.c,468 :: 		direccionRS485 = tramaSolicitudNodo[1];
0x14BE	0x21B561  	MOV	#lo_addr(_direccionRS485), W1
0x14C0	0x21B010  	MOV	#lo_addr(_tramaSolicitudNodo+1), W0
0x14C2	0x784890  	MOV.B	[W0], [W1]
;Master.c,469 :: 		funcionRS485 = tramaSolicitudNodo[2];
0x14C4	0x21B871  	MOV	#lo_addr(_funcionRS485), W1
0x14C6	0x21B020  	MOV	#lo_addr(_tramaSolicitudNodo+2), W0
0x14C8	0x784890  	MOV.B	[W0], [W1]
;Master.c,470 :: 		numDatosRS485 = tramaSolicitudNodo[3];
0x14CA	0x21B030  	MOV	#lo_addr(_tramaSolicitudNodo+3), W0
0x14CC	0xFB8010  	ZE	[W0], W0
0x14CE	0x88DC90  	MOV	W0, _numDatosRS485
;Master.c,471 :: 		i = 0;
0x14D0	0xEF2000  	CLR	W0
0x14D2	0x88DC10  	MOV	W0, _i
;Master.c,472 :: 		banSPI8 = 2;
0x14D4	0x21B571  	MOV	#lo_addr(_banSPI8), W1
0x14D6	0xB3C020  	MOV.B	#2, W0
0x14D8	0x784880  	MOV.B	W0, [W1]
;Master.c,467 :: 		if ((banSPI8==1)&&(i==4)){
L__spi_1318:
L__spi_1317:
;Master.c,475 :: 		if ((banSPI8==2)&&(i<=numDatosRS485)){
0x14DA	0x21B570  	MOV	#lo_addr(_banSPI8), W0
0x14DC	0x784010  	MOV.B	[W0], W0
0x14DE	0xE10462  	CP.B	W0, #2
0x14E0	0x3A000C  	BRA NZ	L__spi_1320
L__spi_1464:
0x14E2	0x80DC11  	MOV	_i, W1
0x14E4	0x21B920  	MOV	#lo_addr(_numDatosRS485), W0
0x14E6	0xE10810  	CP	W1, [W0]
0x14E8	0x3E0008  	BRA GTU	L__spi_1319
L__spi_1465:
L__spi_1239:
;Master.c,476 :: 		tramaSolicitudNodo[i] = bufferSPI;
0x14EA	0x21B001  	MOV	#lo_addr(_tramaSolicitudNodo), W1
0x14EC	0x21B820  	MOV	#lo_addr(_i), W0
0x14EE	0x408090  	ADD	W1, [W0], W1
0x14F0	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x14F2	0x784890  	MOV.B	[W0], [W1]
;Master.c,477 :: 		i++;
0x14F4	0x200011  	MOV	#1, W1
0x14F6	0x21B820  	MOV	#lo_addr(_i), W0
0x14F8	0x408810  	ADD	W1, [W0], [W0]
;Master.c,475 :: 		if ((banSPI8==2)&&(i<=numDatosRS485)){
L__spi_1320:
L__spi_1319:
;Master.c,480 :: 		if ((banSPI8==2)&&(bufferSPI==0xF8)&&(i>numDatosRS485)){
0x14FA	0x21B570  	MOV	#lo_addr(_banSPI8), W0
0x14FC	0x784010  	MOV.B	[W0], W0
0x14FE	0xE10462  	CP.B	W0, #2
0x1500	0x3A004A  	BRA NZ	L__spi_1323
L__spi_1466:
0x1502	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x1504	0x784090  	MOV.B	[W0], W1
0x1506	0xB3CF80  	MOV.B	#248, W0
0x1508	0xE10C00  	CP.B	W1, W0
0x150A	0x3A0045  	BRA NZ	L__spi_1322
L__spi_1467:
0x150C	0x80DC11  	MOV	_i, W1
0x150E	0x21B920  	MOV	#lo_addr(_numDatosRS485), W0
0x1510	0xE10810  	CP	W1, [W0]
0x1512	0x360041  	BRA LEU	L__spi_1321
L__spi_1468:
L__spi_1238:
;Master.c,481 :: 		banSPI0 = 0;
0x1514	0x21B7E1  	MOV	#lo_addr(_banSPI0), W1
0x1516	0xEF2000  	CLR	W0
0x1518	0x784880  	MOV.B	W0, [W1]
;Master.c,482 :: 		banSPI1 = 0;
0x151A	0x21B791  	MOV	#lo_addr(_banSPI1), W1
0x151C	0xEF2000  	CLR	W0
0x151E	0x784880  	MOV.B	W0, [W1]
;Master.c,483 :: 		banSPI2 = 0;
0x1520	0x21B691  	MOV	#lo_addr(_banSPI2), W1
0x1522	0xEF2000  	CLR	W0
0x1524	0x784880  	MOV.B	W0, [W1]
;Master.c,484 :: 		banSPI4 = 0;
0x1526	0x21B6B1  	MOV	#lo_addr(_banSPI4), W1
0x1528	0xEF2000  	CLR	W0
0x152A	0x784880  	MOV.B	W0, [W1]
;Master.c,485 :: 		banSPI5 = 0;
0x152C	0x21B6A1  	MOV	#lo_addr(_banSPI5), W1
0x152E	0xEF2000  	CLR	W0
0x1530	0x784880  	MOV.B	W0, [W1]
;Master.c,486 :: 		banSPI6 = 0;
0x1532	0x21B671  	MOV	#lo_addr(_banSPI6), W1
0x1534	0xEF2000  	CLR	W0
0x1536	0x784880  	MOV.B	W0, [W1]
;Master.c,487 :: 		banSPI7 = 0;
0x1538	0x21B641  	MOV	#lo_addr(_banSPI7), W1
0x153A	0xEF2000  	CLR	W0
0x153C	0x784880  	MOV.B	W0, [W1]
;Master.c,488 :: 		banSPIA = 0;
0x153E	0x21B651  	MOV	#lo_addr(_banSPIA), W1
0x1540	0xEF2000  	CLR	W0
0x1542	0x784880  	MOV.B	W0, [W1]
;Master.c,489 :: 		banSPI8 = 0;
0x1544	0x21B571  	MOV	#lo_addr(_banSPI8), W1
0x1546	0xEF2000  	CLR	W0
0x1548	0x784880  	MOV.B	W0, [W1]
;Master.c,491 :: 		if (numDatosRS485>1){
0x154A	0x80DC90  	MOV	_numDatosRS485, W0
0x154C	0xE10061  	CP	W0, #1
0x154E	0x360013  	BRA LEU	L_spi_1136
L__spi_1469:
;Master.c,492 :: 		for (x=0;x<numDatosRS485;x++){
0x1550	0xEF2000  	CLR	W0
0x1552	0x88DBE0  	MOV	W0, _x
L_spi_1137:
0x1554	0x80DBE1  	MOV	_x, W1
0x1556	0x21B920  	MOV	#lo_addr(_numDatosRS485), W0
0x1558	0xE10810  	CP	W1, [W0]
0x155A	0x31000C  	BRA GEU	L_spi_1138
L__spi_1470:
;Master.c,493 :: 		outputPyloadRS485[x] = tramaSolicitudNodo[x+1];
0x155C	0x21AE01  	MOV	#lo_addr(_outputPyloadRS485), W1
0x155E	0x21B7C0  	MOV	#lo_addr(_x), W0
0x1560	0x408110  	ADD	W1, [W0], W2
0x1562	0x80DBE0  	MOV	_x, W0
0x1564	0x4000E1  	ADD	W0, #1, W1
0x1566	0x21B000  	MOV	#lo_addr(_tramaSolicitudNodo), W0
0x1568	0x400001  	ADD	W0, W1, W0
0x156A	0x784910  	MOV.B	[W0], [W2]
;Master.c,492 :: 		for (x=0;x<numDatosRS485;x++){
0x156C	0x200011  	MOV	#1, W1
0x156E	0x21B7C0  	MOV	#lo_addr(_x), W0
0x1570	0x408810  	ADD	W1, [W0], [W0]
;Master.c,494 :: 		}
0x1572	0x37FFF0  	BRA	L_spi_1137
L_spi_1138:
;Master.c,495 :: 		} else {
0x1574	0x370003  	BRA	L_spi_1140
L_spi_1136:
;Master.c,496 :: 		outputPyloadRS485[0] = tramaSolicitudNodo[1];
0x1576	0x21AE01  	MOV	#lo_addr(_outputPyloadRS485), W1
0x1578	0x21B010  	MOV	#lo_addr(_tramaSolicitudNodo+1), W0
0x157A	0x784890  	MOV.B	[W0], [W1]
;Master.c,497 :: 		}
L_spi_1140:
;Master.c,498 :: 		banRespuestaPi = 1;
0x157C	0x21B721  	MOV	#lo_addr(_banRespuestaPi), W1
0x157E	0xB3C010  	MOV.B	#1, W0
0x1580	0x784880  	MOV.B	W0, [W1]
;Master.c,500 :: 		EnviarTramaRS485(2, direccionRS485, funcionRS485, numDatosRS485, outputPyloadRS485);
0x1582	0x21B871  	MOV	#lo_addr(_funcionRS485), W1
0x1584	0x21B560  	MOV	#lo_addr(_direccionRS485), W0
0x1586	0x80DC9D  	MOV	_numDatosRS485, W13
0x1588	0x784611  	MOV.B	[W1], W12
0x158A	0x784590  	MOV.B	[W0], W11
0x158C	0xB3C02A  	MOV.B	#2, W10
0x158E	0x21AE00  	MOV	#lo_addr(_outputPyloadRS485), W0
0x1590	0x781F80  	PUSH	W0
0x1592	0x07FAEA  	RCALL	_EnviarTramaRS485
0x1594	0xB1002F  	SUB	#2, W15
;Master.c,480 :: 		if ((banSPI8==2)&&(bufferSPI==0xF8)&&(i>numDatosRS485)){
L__spi_1323:
L__spi_1322:
L__spi_1321:
;Master.c,505 :: 		if ((banSPIA==0)&&(bufferSPI==0xAA)){
0x1596	0x21B650  	MOV	#lo_addr(_banSPIA), W0
0x1598	0x784010  	MOV.B	[W0], W0
0x159A	0xE10460  	CP.B	W0, #0
0x159C	0x3A000D  	BRA NZ	L__spi_1325
L__spi_1471:
0x159E	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x15A0	0x784090  	MOV.B	[W0], W1
0x15A2	0xB3CAA0  	MOV.B	#170, W0
0x15A4	0xE10C00  	CP.B	W1, W0
0x15A6	0x3A0008  	BRA NZ	L__spi_1324
L__spi_1472:
L__spi_1237:
;Master.c,506 :: 		banSPIA = 1;
0x15A8	0x21B651  	MOV	#lo_addr(_banSPIA), W1
0x15AA	0xB3C010  	MOV.B	#1, W0
0x15AC	0x784880  	MOV.B	W0, [W1]
;Master.c,507 :: 		SPI1BUF = inputPyloadRS485[0];
0x15AE	0x210AE0  	MOV	#lo_addr(_inputPyloadRS485), W0
0x15B0	0xFB8010  	ZE	[W0], W0
0x15B2	0xB7A248  	MOV	WREG, SPI1BUF
;Master.c,508 :: 		i = 1;
0x15B4	0x200010  	MOV	#1, W0
0x15B6	0x88DC10  	MOV	W0, _i
;Master.c,505 :: 		if ((banSPIA==0)&&(bufferSPI==0xAA)){
L__spi_1325:
L__spi_1324:
;Master.c,510 :: 		if ((banSPIA==1)&&(bufferSPI!=0xAA)&&(bufferSPI!=0xFA)){
0x15B8	0x21B650  	MOV	#lo_addr(_banSPIA), W0
0x15BA	0x784010  	MOV.B	[W0], W0
0x15BC	0xE10461  	CP.B	W0, #1
0x15BE	0x3A0013  	BRA NZ	L__spi_1328
L__spi_1473:
0x15C0	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x15C2	0x784090  	MOV.B	[W0], W1
0x15C4	0xB3CAA0  	MOV.B	#170, W0
0x15C6	0xE10C00  	CP.B	W1, W0
0x15C8	0x32000E  	BRA Z	L__spi_1327
L__spi_1474:
0x15CA	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x15CC	0x784090  	MOV.B	[W0], W1
0x15CE	0xB3CFA0  	MOV.B	#250, W0
0x15D0	0xE10C00  	CP.B	W1, W0
0x15D2	0x320009  	BRA Z	L__spi_1326
L__spi_1475:
L__spi_1236:
;Master.c,511 :: 		SPI1BUF = inputPyloadRS485[i];
0x15D4	0x210AE1  	MOV	#lo_addr(_inputPyloadRS485), W1
0x15D6	0x21B820  	MOV	#lo_addr(_i), W0
0x15D8	0x408010  	ADD	W1, [W0], W0
0x15DA	0x784010  	MOV.B	[W0], W0
0x15DC	0xFB8000  	ZE	W0, W0
0x15DE	0xB7A248  	MOV	WREG, SPI1BUF
;Master.c,512 :: 		i++;
0x15E0	0x200011  	MOV	#1, W1
0x15E2	0x21B820  	MOV	#lo_addr(_i), W0
0x15E4	0x408810  	ADD	W1, [W0], [W0]
;Master.c,510 :: 		if ((banSPIA==1)&&(bufferSPI!=0xAA)&&(bufferSPI!=0xFA)){
L__spi_1328:
L__spi_1327:
L__spi_1326:
;Master.c,514 :: 		if ((banSPIA==1)&&(bufferSPI==0xFA)){
0x15E6	0x21B650  	MOV	#lo_addr(_banSPIA), W0
0x15E8	0x784010  	MOV.B	[W0], W0
0x15EA	0xE10461  	CP.B	W0, #1
0x15EC	0x3A0008  	BRA NZ	L__spi_1330
L__spi_1476:
0x15EE	0x21AF20  	MOV	#lo_addr(_bufferSPI), W0
0x15F0	0x784090  	MOV.B	[W0], W1
0x15F2	0xB3CFA0  	MOV.B	#250, W0
0x15F4	0xE10C00  	CP.B	W1, W0
0x15F6	0x3A0003  	BRA NZ	L__spi_1329
L__spi_1477:
L__spi_1235:
;Master.c,515 :: 		banSPIA = 0;
0x15F8	0x21B651  	MOV	#lo_addr(_banSPIA), W1
0x15FA	0xEF2000  	CLR	W0
0x15FC	0x784880  	MOV.B	W0, [W1]
;Master.c,514 :: 		if ((banSPIA==1)&&(bufferSPI==0xFA)){
L__spi_1330:
L__spi_1329:
;Master.c,520 :: 		}
L_end_spi_1:
0x15FE	0x7806CF  	POP	W13
0x1600	0x78064F  	POP	W12
0x1602	0x7805CF  	POP	W11
0x1604	0x78054F  	POP	W10
0x1606	0x2001A0  	MOV	#26, W0
0x1608	0x09000C  	REPEAT	#12
0x160A	0x78104F  	POP	[W0--]
0x160C	0x78004F  	POP	W0
0x160E	0xF90036  	POP	RCOUNT
0x1610	0xF90032  	POP	DSRPAG
0x1612	0xF90034  	POP	DSWPAG
0x1614	0x064000  	RETFIE
; end of _spi_1
_RecuperarHoraRPI:
0x077E	0xFA0004  	LNK	#4
;tiempo_rpi.c,21 :: 		unsigned long RecuperarHoraRPI(unsigned short *tramaTiempoRpi){
;tiempo_rpi.c,25 :: 		horaRPi = ((long)tramaTiempoRpi[3]*3600)+((long)tramaTiempoRpi[4]*60)+((long)tramaTiempoRpi[5]);      //Calcula el segundo actual = hh*3600 + mm*60 + ss
0x0780	0x450063  	ADD	W10, #3, W0
0x0782	0xFB8010  	ZE	[W0], W0
0x0784	0xEB0080  	CLR	W1
0x0786	0x20E102  	MOV	#3600, W2
0x0788	0x200003  	MOV	#0, W3
0x078A	0x07FF83  	RCALL	__Multiply_32x32
0x078C	0x980700  	MOV	W0, [W14+0]
0x078E	0x980711  	MOV	W1, [W14+2]
0x0790	0x450064  	ADD	W10, #4, W0
0x0792	0xFB8010  	ZE	[W0], W0
0x0794	0xEB0080  	CLR	W1
0x0796	0x2003C2  	MOV	#60, W2
0x0798	0x200003  	MOV	#0, W3
0x079A	0x07FF7B  	RCALL	__Multiply_32x32
0x079C	0x90010E  	MOV	[W14+0], W2
0x079E	0x90019E  	MOV	[W14+2], W3
0x07A0	0x410100  	ADD	W2, W0, W2
0x07A2	0x498181  	ADDC	W3, W1, W3
0x07A4	0x450065  	ADD	W10, #5, W0
0x07A6	0xFB8010  	ZE	[W0], W0
0x07A8	0xEB0080  	CLR	W1
0x07AA	0x410000  	ADD	W2, W0, W0
0x07AC	0x498081  	ADDC	W3, W1, W1
;tiempo_rpi.c,27 :: 		return horaRPi;
;tiempo_rpi.c,29 :: 		}
L_end_RecuperarHoraRPI:
0x07AE	0xFA8000  	ULNK
0x07B0	0x060000  	RETURN
; end of _RecuperarHoraRPI
_RecuperarFechaRPI:
0x09FE	0xFA0004  	LNK	#4
;tiempo_rpi.c,10 :: 		unsigned long RecuperarFechaRPI(unsigned short *tramaTiempoRpi){
;tiempo_rpi.c,14 :: 		fechaRPi = ((long)tramaTiempoRpi[0]*10000)+((long)tramaTiempoRpi[1]*100)+((long)tramaTiempoRpi[2]);      //10000*aa + 100*mm + dd
0x0A00	0xFB801A  	ZE	[W10], W0
0x0A02	0xEB0080  	CLR	W1
0x0A04	0x227102  	MOV	#10000, W2
0x0A06	0x200003  	MOV	#0, W3
0x0A08	0x07FE44  	RCALL	__Multiply_32x32
0x0A0A	0x980700  	MOV	W0, [W14+0]
0x0A0C	0x980711  	MOV	W1, [W14+2]
0x0A0E	0x450061  	ADD	W10, #1, W0
0x0A10	0xFB8010  	ZE	[W0], W0
0x0A12	0xEB0080  	CLR	W1
0x0A14	0x200642  	MOV	#100, W2
0x0A16	0x200003  	MOV	#0, W3
0x0A18	0x07FE3C  	RCALL	__Multiply_32x32
0x0A1A	0x90010E  	MOV	[W14+0], W2
0x0A1C	0x90019E  	MOV	[W14+2], W3
0x0A1E	0x410100  	ADD	W2, W0, W2
0x0A20	0x498181  	ADDC	W3, W1, W3
0x0A22	0x450062  	ADD	W10, #2, W0
0x0A24	0xFB8010  	ZE	[W0], W0
0x0A26	0xEB0080  	CLR	W1
0x0A28	0x410000  	ADD	W2, W0, W0
0x0A2A	0x498081  	ADDC	W3, W1, W1
;tiempo_rpi.c,16 :: 		return fechaRPi;
;tiempo_rpi.c,18 :: 		}
L_end_RecuperarFechaRPI:
0x0A2C	0xFA8000  	ULNK
0x0A2E	0x060000  	RETURN
; end of _RecuperarFechaRPI
_Timer2Int:
0x0F6E	0xF80034  	PUSH	DSWPAG
0x0F70	0xF80032  	PUSH	DSRPAG
0x0F72	0xF80036  	PUSH	RCOUNT
0x0F74	0x781F80  	PUSH	W0
0x0F76	0x200020  	MOV	#2, W0
0x0F78	0x09000C  	REPEAT	#12
0x0F7A	0x781FB0  	PUSH	[W0++]
;Master.c,579 :: 		void Timer2Int() org IVT_ADDR_T2INTERRUPT{
;Master.c,581 :: 		T2IF_bit = 0;                                                              //Limpia la bandera de interrupcion por desbordamiento del Timer2
0x0F7C	0xA9E800  	BCLR	T2IF_bit, BitPos(T2IF_bit+0)
;Master.c,584 :: 		banRSI = 0;
0x0F7E	0x21B8E1  	MOV	#lo_addr(_banRSI), W1
0x0F80	0xEF2000  	CLR	W0
0x0F82	0x784880  	MOV.B	W0, [W1]
;Master.c,585 :: 		banRSC = 0;
0x0F84	0x21B881  	MOV	#lo_addr(_banRSC), W1
0x0F86	0xEF2000  	CLR	W0
0x0F88	0x784880  	MOV.B	W0, [W1]
;Master.c,586 :: 		i_rs485 = 0;
0x0F8A	0xEF2000  	CLR	W0
0x0F8C	0x88DC20  	MOV	W0, _i_rs485
;Master.c,588 :: 		}
L_end_Timer2Int:
0x0F8E	0x2001A0  	MOV	#26, W0
0x0F90	0x09000C  	REPEAT	#12
0x0F92	0x78104F  	POP	[W0--]
0x0F94	0x78004F  	POP	W0
0x0F96	0xF90036  	POP	RCOUNT
0x0F98	0xF90032  	POP	DSRPAG
0x0F9A	0xF90034  	POP	DSWPAG
0x0F9C	0x064000  	RETFIE
; end of _Timer2Int
;Master.c,0 :: ?ICS?lstr1_Master [14]
0x8000	0x5024 ;?ICS?lstr1_Master+0
0x8002	0x544D ;?ICS?lstr1_Master+2
0x8004	0x364B ;?ICS?lstr1_Master+4
0x8006	0x3530 ;?ICS?lstr1_Master+6
0x8008	0x332A ;?ICS?lstr1_Master+8
0x800A	0x0D31 ;?ICS?lstr1_Master+10
0x800C	0x000A ;?ICS?lstr1_Master+12
; end of ?ICS?lstr1_Master
;Master.c,0 :: ?ICS?lstr4_Master [16]
0x800E	0x5024 ;?ICS?lstr4_Master+0
0x8010	0x544D ;?ICS?lstr4_Master+2
0x8012	0x334B ;?ICS?lstr4_Master+4
0x8014	0x3331 ;?ICS?lstr4_Master+6
0x8016	0x312C ;?ICS?lstr4_Master+8
0x8018	0x322A ;?ICS?lstr4_Master+10
0x801A	0x0D45 ;?ICS?lstr4_Master+12
0x801C	0x000A ;?ICS?lstr4_Master+14
; end of ?ICS?lstr4_Master
;,0 :: _initBlock_2 [40]
; Containing: ?ICS?lstr2_Master [19]
;             ?ICS?lstr3_Master [21]
0x801E	0x5024 ;_initBlock_2+0 : ?ICS?lstr2_Master at 0x801E
0x8020	0x544D ;_initBlock_2+2
0x8022	0x324B ;_initBlock_2+4
0x8024	0x3032 ;_initBlock_2+6
0x8026	0x312C ;_initBlock_2+8
0x8028	0x3030 ;_initBlock_2+10
0x802A	0x2A30 ;_initBlock_2+12
0x802C	0x4631 ;_initBlock_2+14
0x802E	0x0A0D ;_initBlock_2+16
0x8030	0x2400 ;_initBlock_2+18 : ?ICS?lstr3_Master at 0x8031
0x8032	0x4D50 ;_initBlock_2+20
0x8034	0x4B54 ;_initBlock_2+22
0x8036	0x3532 ;_initBlock_2+24
0x8038	0x2C31 ;_initBlock_2+26
0x803A	0x3131 ;_initBlock_2+28
0x803C	0x3235 ;_initBlock_2+30
0x803E	0x3030 ;_initBlock_2+32
0x8040	0x312A ;_initBlock_2+34
0x8042	0x0D46 ;_initBlock_2+36
0x8044	0x000A ;_initBlock_2+38
; end of _initBlock_2
;Master.c,0 :: ?ICS?lstr5_Master [48]
0x8046	0x5024 ;?ICS?lstr5_Master+0
0x8048	0x544D ;?ICS?lstr5_Master+2
0x804A	0x334B ;?ICS?lstr5_Master+4
0x804C	0x3431 ;?ICS?lstr5_Master+6
0x804E	0x302C ;?ICS?lstr5_Master+8
0x8050	0x312C ;?ICS?lstr5_Master+10
0x8052	0x302C ;?ICS?lstr5_Master+12
0x8054	0x302C ;?ICS?lstr5_Master+14
0x8056	0x302C ;?ICS?lstr5_Master+16
0x8058	0x302C ;?ICS?lstr5_Master+18
0x805A	0x302C ;?ICS?lstr5_Master+20
0x805C	0x302C ;?ICS?lstr5_Master+22
0x805E	0x302C ;?ICS?lstr5_Master+24
0x8060	0x302C ;?ICS?lstr5_Master+26
0x8062	0x302C ;?ICS?lstr5_Master+28
0x8064	0x302C ;?ICS?lstr5_Master+30
0x8066	0x302C ;?ICS?lstr5_Master+32
0x8068	0x302C ;?ICS?lstr5_Master+34
0x806A	0x302C ;?ICS?lstr5_Master+36
0x806C	0x302C ;?ICS?lstr5_Master+38
0x806E	0x302C ;?ICS?lstr5_Master+40
0x8070	0x322A ;?ICS?lstr5_Master+42
0x8072	0x0D39 ;?ICS?lstr5_Master+44
0x8074	0x000A ;?ICS?lstr5_Master+46
; end of ?ICS?lstr5_Master
;Master.c,0 :: ?ICS?lstr6_Master [16]
0x8076	0x5024 ;?ICS?lstr6_Master+0
0x8078	0x544D ;?ICS?lstr6_Master+2
0x807A	0x334B ;?ICS?lstr6_Master+4
0x807C	0x3931 ;?ICS?lstr6_Master+6
0x807E	0x312C ;?ICS?lstr6_Master+8
0x8080	0x322A ;?ICS?lstr6_Master+10
0x8082	0x0D34 ;?ICS?lstr6_Master+12
0x8084	0x000A ;?ICS?lstr6_Master+14
; end of ?ICS?lstr6_Master
;Master.c,0 :: ?ICS?lstr7_Master [14]
0x8086	0x5024 ;?ICS?lstr7_Master+0
0x8088	0x544D ;?ICS?lstr7_Master+2
0x808A	0x344B ;?ICS?lstr7_Master+4
0x808C	0x3331 ;?ICS?lstr7_Master+6
0x808E	0x332A ;?ICS?lstr7_Master+8
0x8090	0x0D34 ;?ICS?lstr7_Master+10
0x8092	0x000A ;?ICS?lstr7_Master+12
; end of ?ICS?lstr7_Master
;Master.c,0 :: ?ICS?lstr8_Master [16]
0x8094	0x5024 ;?ICS?lstr8_Master+0
0x8096	0x544D ;?ICS?lstr8_Master+2
0x8098	0x354B ;?ICS?lstr8_Master+4
0x809A	0x3331 ;?ICS?lstr8_Master+6
0x809C	0x312C ;?ICS?lstr8_Master+8
0x809E	0x322A ;?ICS?lstr8_Master+10
0x80A0	0x0D38 ;?ICS?lstr8_Master+12
0x80A2	0x000A ;?ICS?lstr8_Master+14
; end of ?ICS?lstr8_Master
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [24]    _SPI2_Read
0x0218      [14]    _Delay_100ms
0x0226      [26]    _isdigit
0x0240       [8]    _SPI2_Write
0x0248       [4]    _Get_Fosc_Per_Cyc
0x024C       [6]    _Get_Fosc_kHz
0x0252     [102]    _atoi
0x02B8      [12]    _UART1_Tx_Idle
0x02C4      [46]    _SPI2_Init_Advanced
0x02F2      [18]    _DS3234_write_byte
0x0304      [14]    _UART2_Write
0x0312      [42]    _Dec2Bcd
0x033C      [18]    _DS3234_read_byte
0x034E      [12]    _UART2_Tx_Idle
0x035A      [24]    _Bcd2Dec
0x0372     [258]    _UART1_Init
0x0474     [456]    _UART2_Init_Advanced
0x063C      [46]    _SPI1_Init_Advanced
0x066A      [40]    _SPI2_Init
0x0692      [18]    __Multiply_32x32
0x06A4      [88]    __Modulus_32x32
0x06FC      [82]    __Divide_32x32
0x074E      [34]    _UART1_Write_Text
0x0770      [14]    _UART1_Write
0x077E      [52]    _RecuperarHoraRPI
0x07B2     [120]    _RecuperarHoraRTC
0x082A     [124]    _RecuperarFechaRTC
0x08A6     [174]    _RecuperarHoraGPS
0x0954     [170]    _AjustarTiempoSistema
0x09FE      [50]    _RecuperarFechaRPI
0x0A30     [176]    _RecuperarFechaGPS
0x0AE0     [136]    _InterrupcionP1
0x0B68     [176]    _EnviarTramaRS485
0x0C18      [74]    _GPS_init
0x0C62      [60]    _DS3234_init
0x0C9E     [240]    _DS3234_setDate
0x0D8E     [480]    _ConfiguracionPrincipal
0x0F6E      [48]    _Timer2Int
0x0F9E     [260]    _main
0x10A2    [1396]    _spi_1
0x1616     [126]    _int_1
0x1694     [540]    _urx_1
0x18B0     [318]    _urx_2
0x19EE     [116]    _int_2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x06CC       [2]    RPINR22bits
0x0800       [0]    SPI1IF_bit
0x0260       [2]    SPI2STAT
0x0684       [2]    RPOR2bits
0x0240       [2]    SPI1STAT
0x0822       [0]    U2RXIE_bit
0x0682       [2]    RPOR1bits
0x0232       [2]    U2STAbits
0x084E       [2]    IPC7bits
0x0820       [0]    T2IE_bit
0x0110       [2]    T2CON
0x010C       [2]    PR2
0x0800       [0]    T2IF_bit
0x084A       [1]    IPC5bits
0x06A2       [2]    RPINR1
0x06A0       [2]    RPINR0
0x0802       [0]    INT2IF_bit
0x0802       [0]    INT1IF_bit
0x0E00       [0]    TRISA4_bit
0x0E00       [0]    RP1_Direction
0x0E10       [0]    TRISB11_bit
0x0E10       [0]    MSRS485_Direction
0x0E10       [0]    TRISB12_bit
0x0E10       [0]    INT_SINC3_Direction
0x0E00       [0]    TRISA3_bit
0x0E10       [0]    INT_SINC4_Direction
0x0E10       [0]    TRISB10_bit
0x0844       [2]    IPC2bits
0x0820       [0]    U1RXIE_bit
0x06C6       [1]    RPINR19bits
0x0222       [2]    U1STAbits
0x0680       [2]    RPOR0bits
0x0E10       [0]    TRISB14_bit
0x0E10       [0]    TRISB13_bit
0x06C4       [1]    RPINR18bits
0x08C2       [2]    INTCON2
0x0236       [2]    U2RXREG
0x0802       [0]    U2RXIF_bit
0x10A4      [10]    _tramaCabeceraRS485
0x10AE    [2600]    _inputPyloadRS485
0x1AD6      [10]    _tramaSolicitudSPI
0x1AE0      [10]    _outputPyloadRS485
0x0224       [2]    U1TXREG
0x1AEA       [2]    _ptrnumBytesSPI
0x1AEC       [6]    _tiempo
0x1AF2       [1]    _bufferSPI
0x1AF3      [13]    _datosGPS
0x1B00      [10]    _tramaSolicitudNodo
0x1B0A       [6]    _tiempoRPI
0x1B10      [70]    _tramaGPS
0x0234       [2]    U2TXREG
0x1B56       [1]    _direccionRS485
0x0226       [2]    U1RXREG
0x0800       [0]    U1RXIF_bit
0x1B58       [2]    _SPI_Wr_Ptr
0x1B5A       [2]    _SPI_Rd_Ptr
0x0242       [2]    SPI1CON
0x0268       [2]    SPI2BUF
0x0262       [2]    SPI2CON
0x0820       [0]    SPI1IE_bit
0x0842       [2]    IPC1bits
0x0822       [0]    INT2IE_bit
0x0822       [0]    INT1IE_bit
0x0238       [2]    U2BRG
0x0232       [2]    U2STA
0x0228       [2]    U1BRG
0x0222       [2]    U1STA
0x0230       [2]    U2MODE
0x1B5C       [2]    _UART_Rd_Ptr
0x1B5E       [2]    _UART_Wr_Ptr
0x1B60       [2]    _UART_Tx_Idle_Ptr
0x1B62       [2]    _UART_Rdy_Ptr
0x1B57       [1]    _banSPI8
0x1B64       [1]    _banSPI7
0x1B65       [1]    _banSPIA
0x1B66       [1]    _banSPI9
0x1B67       [1]    _banSPI6
0x1B68       [1]    _banSPI3
0x1B69       [1]    _banSPI2
0x1B6A       [1]    _banSPI5
0x1B6B       [1]    _banSPI4
0x1B6C       [1]    _banSyncReloj
0x1B6D       [1]    _banSetReloj
0x1B6E       [4]    _horaSistema
0x1B72       [1]    _banRespuestaPi
0x1B73       [1]    _banSetGPS
0x1B74       [1]    _byteGPS
0x1B76       [2]    _i_gps
0x1B75       [1]    _banGPSC
0x1B78       [1]    _banGPSI
0x0E14       [0]    LATB11_bit
0x1B7A       [2]    _y
0x1B7C       [2]    _x
0x1B79       [1]    _banSPI1
0x1B7E       [1]    _banSPI0
0x1B80       [2]    _j
0x0E04       [0]    CS_DS3234
0x0220       [2]    U1MODE
0x1B82       [2]    _i
0x0E04       [0]    LATA2_bit
0x0E14       [0]    MSRS485
0x0E14       [0]    LATB12_bit
0x0744       [2]    CLKDIVbits
0x0248       [2]    SPI1BUF
0x0E14       [0]    INT_SINC4
0x0E04       [0]    LATA3_bit
0x0E04       [0]    INT_SINC2
0x0E14       [0]    LATB10_bit
0x0E14       [0]    INT_SINC3
0x0E00       [0]    INT_SINC1_Direction
0x0E00       [0]    TRISA1_bit
0x0E00       [0]    INT_SINC2_Direction
0x0E00       [0]    TRISA0_bit
0x0E00       [0]    INT_SINC_Direction
0x0E0E       [2]    ANSELA
0x0746       [2]    PLLFBDbits
0x0E00       [0]    TRISA2_bit
0x0E1E       [2]    ANSELB
0x1B84       [2]    _i_rs485
0x1B7F       [1]    _byteRS485
0x1B86       [1]    _subFuncionRS485
0x1B87       [1]    _funcionRS485
0x1B88       [1]    _banRSC
0x1B89       [1]    _fuenteReloj
0x1B8A       [4]    _fechaSistema
0x1B8E       [1]    _banRSI
0x1B8F       [1]    _referenciaTiempo
0x0E04       [0]    LATA1_bit
0x0E04       [0]    INT_SINC
0x0E04       [0]    LATA0_bit
0x0E04       [0]    INT_SINC1
0x0E04       [0]    LATA4_bit
0x1B90       [2]    _ptrnumDatosRS485
0x1B92       [2]    _numDatosRS485
0x0E04       [0]    RP1
0x1B94       [1]    _banInicioMuestreo
0x1000      [14]    ?lstr1_Master
0x100E      [16]    ?lstr4_Master
0x101E      [19]    ?lstr2_Master
0x1031      [21]    ?lstr3_Master
0x1046      [48]    ?lstr5_Master
0x1076      [16]    ?lstr6_Master
0x1086      [14]    ?lstr7_Master
0x1094      [16]    ?lstr8_Master
0x010C       [2]    PR2
0x0110       [2]    T2CON
0x0014       [2]    FARG_SPI2_Read_buffer
0x0220       [2]    U1MODE
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0014       [1]    FARG_isdigit_character
0x0226       [2]    U1RXREG
0x0228       [2]    U1BRG
0x0230       [2]    U2MODE
0x0232       [2]    U2STA
0x0234       [2]    U2TXREG
0x0236       [2]    U2RXREG
0x0238       [2]    U2BRG
0x0240       [2]    SPI1STAT
0x0014       [2]    FARG_SPI2_Write_data_out
0x0242       [2]    SPI1CON
0x0248       [2]    SPI1BUF
0x0014       [2]    FARG_atoi_s
0x0260       [2]    SPI2STAT
0x0262       [2]    SPI2CON
0x0268       [2]    SPI2BUF
0x0014       [2]    FARG_SPI2_Init_Advanced_master_mode
0x0016       [2]    FARG_SPI2_Init_Advanced_mode16
0x0018       [2]    FARG_SPI2_Init_Advanced_sec_prescaler
0x001A       [2]    FARG_SPI2_Init_Advanced_pri_prescaler
0x0014       [1]    FARG_DS3234_write_byte_address
0x0016       [1]    FARG_DS3234_write_byte_value
0x0014       [2]    FARG_UART2_Write__data
0x0014       [1]    FARG_Dec2Bcd_decnum
0x0014       [1]    FARG_DS3234_read_byte_address
0x0014       [1]    FARG_Bcd2Dec_bcdnum
0x0014       [4]    FARG_UART1_Init_baud_rate
0x0014       [4]    FARG_UART2_Init_Advanced_baud_rate
0x0018       [2]    FARG_UART2_Init_Advanced_parity
0x001A       [2]    FARG_UART2_Init_Advanced_stop_bits
0x0014       [2]    FARG_SPI1_Init_Advanced_master_mode
0x0016       [2]    FARG_SPI1_Init_Advanced_mode16
0x0018       [2]    FARG_SPI1_Init_Advanced_sec_prescaler
0x001A       [2]    FARG_SPI1_Init_Advanced_pri_prescaler
0x06A0       [2]    RPINR0
0x06A2       [2]    RPINR1
0x0014       [2]    FARG_UART1_Write_Text_uart_text
0x0014       [2]    FARG_UART1_Write__data
0x0014       [2]    FARG_RecuperarHoraRPI_tramaTiempoRpi
0x0014       [2]    FARG_RecuperarHoraGPS_tramaDatosGPS
0x08C2       [2]    INTCON2
0x0014       [4]    FARG_AjustarTiempoSistema_longHora
0x0018       [4]    FARG_AjustarTiempoSistema_longFecha
0x0014       [2]    FARG_RecuperarFechaRPI_tramaTiempoRpi
0x0014       [2]    FARG_RecuperarFechaGPS_tramaDatosGPS
0x0014       [1]    FARG_InterrupcionP1_funcionSPI
0x0016       [1]    FARG_InterrupcionP1_subFuncionSPI
0x0018       [2]    FARG_InterrupcionP1_numBytesSPI
0x0014       [1]    FARG_EnviarTramaRS485_puertoUART
0x0016       [1]    FARG_EnviarTramaRS485_direccion
0x0018       [1]    FARG_EnviarTramaRS485_funcion
0x001A       [2]    FARG_EnviarTramaRS485_numDatos
0x0014       [1]    FARG_GPS_init_conf
0x0016       [1]    FARG_GPS_init_NMA
0x0014       [4]    FARG_DS3234_setDate_longHora
0x0018       [4]    FARG_DS3234_setDate_longFecha
0x0E0E       [2]    ANSELA
0x0E1E       [2]    ANSELB
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x8000      [14]    ?ICS?lstr1_Master
0x800E      [16]    ?ICS?lstr4_Master
0x801E      [19]    ?ICS?lstr2_Master
0x8031      [21]    ?ICS?lstr3_Master
0x8046      [48]    ?ICS?lstr5_Master
0x8076      [16]    ?ICS?lstr6_Master
0x8086      [14]    ?ICS?lstr7_Master
0x8094      [16]    ?ICS?lstr8_Master
//** Label List: ** 
//----------------------------------------------
  L_IncrementarFecha0
  L_IncrementarFecha1
  L_IncrementarFecha2
  L_IncrementarFecha3
  L_IncrementarFecha4
  L_IncrementarFecha5
  L_IncrementarFecha6
  L_IncrementarFecha7
  L_IncrementarFecha8
  L_IncrementarFecha9
  L_IncrementarFecha10
  L_IncrementarFecha11
  L_IncrementarFecha12
  L_IncrementarFecha13
  L_IncrementarFecha14
  L_IncrementarFecha15
  L_IncrementarFecha16
  L_IncrementarFecha17
  L_IncrementarFecha18
  L_IncrementarFecha19
  L_IncrementarFecha20
  L_IncrementarFecha21
  L_IncrementarFecha22
  L_IncrementarFecha23
  L_IncrementarFecha24
  L_IncrementarFecha25
  L_IncrementarFecha26
  L_GPS_init27
  L_GPS_init29
  L_EnviarTramaRS48531
  L_EnviarTramaRS48532
  L_EnviarTramaRS48533
  L_EnviarTramaRS48534
  L_EnviarTramaRS48535
  L_EnviarTramaRS48536
  L_EnviarTramaRS48537
  L_EnviarTramaRS48538
  L_EnviarTramaRS48539
  L_EnviarTramaRS48540
  L_EnviarTramaRS48541
  L_EnviarTramaRS48542
  L_main43
  L_main44
  L_ConfiguracionPrincipal45
  L_InterrupcionP147
  L_InterrupcionP148
  L_InterrupcionP149
  L_InterrupcionP150
  L_InterrupcionP151
  L_InterrupcionP152
  L_InterrupcionP153
  L_InterrupcionP154
  L_spi_156
  L_spi_157
  L_spi_158
  L_spi_159
  L_spi_160
  L_spi_161
  L_spi_162
  L_spi_163
  L_spi_164
  L_spi_165
  L_spi_166
  L_spi_167
  L_spi_168
  L_spi_169
  L_spi_170
  L_spi_171
  L_spi_172
  L_spi_173
  L_spi_174
  L_spi_175
  L_spi_176
  L_spi_177
  L_spi_178
  L_spi_179
  L_spi_180
  L_spi_181
  L_spi_182
  L_spi_183
  L_spi_184
  L_spi_185
  L_spi_186
  L_spi_187
  L_spi_188
  L_spi_189
  L_spi_190
  L_spi_191
  L_spi_192
  L_spi_193
  L_spi_194
  L_spi_195
  L_spi_196
  L_spi_197
  L_spi_198
  L_spi_199
  L_spi_1100
  L_spi_1101
  L_spi_1102
  L_spi_1103
  L_spi_1104
  L_spi_1105
  L_spi_1106
  L_spi_1107
  L_spi_1108
  L_spi_1109
  L_spi_1110
  L_spi_1111
  L_spi_1112
  L_spi_1113
  L_spi_1114
  L_spi_1115
  L_spi_1116
  L_spi_1117
  L_spi_1118
  L_spi_1119
  L_spi_1120
  L_spi_1121
  L_spi_1122
  L_spi_1123
  L_spi_1124
  L_spi_1125
  L_spi_1126
  L_spi_1127
  L_spi_1128
  L_spi_1129
  L_spi_1130
  L_spi_1131
  L_spi_1132
  L_spi_1133
  L_spi_1134
  L_spi_1135
  L_spi_1136
  L_spi_1137
  L_spi_1138
  L_spi_1139
  L_spi_1140
  L_spi_1141
  L_spi_1142
  L_spi_1143
  L_spi_1144
  L_spi_1145
  L_spi_1146
  L_spi_1147
  L_spi_1148
  L_spi_1149
  L_int_1150
  L_int_1151
  L_int_1153
  L_int_1154
  L_int_1155
  L_int_2156
  L_int_2157
  L_int_2159
  L_int_2160
  L_int_2161
  L_urx_1162
  L_urx_1163
  L_urx_1164
  L_urx_1165
  L_urx_1166
  L_urx_1167
  L_urx_1168
  L_urx_1169
  L_urx_1170
  L_urx_1171
  L_urx_1172
  L_urx_1173
  L_urx_1174
  L_urx_1175
  L_urx_1176
  L_urx_1177
  L_urx_1178
  L_urx_1179
  L_urx_1180
  L_urx_1181
  L_urx_1182
  L_urx_1183
  L_urx_1184
  L_urx_1185
  L_urx_1186
  L_urx_1187
  L_urx_1188
  L_urx_1189
  L_urx_2190
  L_urx_2191
  L_urx_2192
  L_urx_2193
  L_urx_2194
  L_urx_2195
  L_urx_2196
  L_urx_2197
  L_urx_2198
  L_urx_2199
  L_urx_2200
  L_urx_2201
  L_urx_2202
  L_urx_2203
  L_urx_2204
  L_urx_2205
  L_urx_2206
  L_urx_2207
  L_urx_2208
  L_urx_2209
  L_urx_2210
  L__IncrementarFecha211
  L__IncrementarFecha212
  L__IncrementarFecha213
  L__IncrementarFecha214
  L__IncrementarFecha215
  L__IncrementarFecha216
  L__IncrementarFecha217
  L__IncrementarFecha218
  L__IncrementarFecha219
  L__IncrementarFecha220
  L__IncrementarFecha221
  L__IncrementarFecha222
  L__IncrementarFecha223
  L__IncrementarFecha224
  L__IncrementarFecha225
  L__IncrementarFecha226
  L__IncrementarFecha227
  L__IncrementarFecha228
  L__IncrementarFecha229
  L__IncrementarFecha230
  L__EnviarTramaRS485231
  L__InterrupcionP1232
  L__InterrupcionP1233
  L__InterrupcionP1234
  L__spi_1235
  L__spi_1236
  L__spi_1237
  L__spi_1238
  L__spi_1239
  L__spi_1240
  L__spi_1241
  L__spi_1242
  L__spi_1243
  L__spi_1244
  L__spi_1245
  L__spi_1246
  L__spi_1247
  L__spi_1248
  L__spi_1249
  L__spi_1250
  L__spi_1251
  L__spi_1252
  L__spi_1253
  L__spi_1254
  L__spi_1255
  L__spi_1256
  L__spi_1257
  L__spi_1258
  L__spi_1259
  L__spi_1260
  L__spi_1261
  L__spi_1262
  L__spi_1263
  L__spi_1264
  L__spi_1265
  L__spi_1266
  L__spi_1267
  L__spi_1268
  L__spi_1269
  L__spi_1270
  L__spi_1271
  L__spi_1272
  L__spi_1273
  L__spi_1274
  L__spi_1275
  L__spi_1276
  L__spi_1277
  L__spi_1278
  L__spi_1279
  L__spi_1280
  L__spi_1281
  L__spi_1282
  L__spi_1283
  L__spi_1284
  L__spi_1285
  L__spi_1286
  L__spi_1287
  L__spi_1288
  L__spi_1289
  L__spi_1290
  L__spi_1291
  L__spi_1292
  L__spi_1293
  L__spi_1294
  L__spi_1295
  L__spi_1296
  L__spi_1297
  L__spi_1298
  L__spi_1299
  L__spi_1300
  L__spi_1301
  L__spi_1302
  L__spi_1303
  L__spi_1304
  L__spi_1305
  L__spi_1306
  L__spi_1307
  L__spi_1308
  L__spi_1309
  L__spi_1310
  L__spi_1311
  L__spi_1312
  L__spi_1313
  L__spi_1314
  L__spi_1315
  L__spi_1316
  L__spi_1317
  L__spi_1318
  L__spi_1319
  L__spi_1320
  L__spi_1321
  L__spi_1322
  L__spi_1323
  L__spi_1324
  L__spi_1325
  L__spi_1326
  L__spi_1327
  L__spi_1328
  L__spi_1329
  L__spi_1330
  L__int_1331
  L__int_1332
  L__int_1333
  L__int_2334
  L__int_2335
  L__int_2336
  L__urx_1337
  L__urx_1338
  L__urx_1339
  L__urx_1340
  L__urx_1341
  L__urx_1342
  L__urx_1343
  L__urx_1344
  L__urx_1345
  L__urx_1346
  L__urx_1347
  L__urx_1348
  L__urx_2349
  L__urx_2350
  L__urx_2351
  L__urx_2352
  L__urx_2353
  L__urx_2354
  L__urx_2355
  L__urx_2356
  L__urx_2357
  L_end_DS3234_init
  _DS3234_init
  L_end_DS3234_write_byte
  _DS3234_write_byte
  L_end_DS3234_read_byte
  _DS3234_read_byte
  L_end_DS3234_setDate
  _DS3234_setDate
  L_end_RecuperarHoraRTC
  _RecuperarHoraRTC
  L_end_RecuperarFechaRTC
  _RecuperarFechaRTC
  L_end_IncrementarFecha
  _IncrementarFecha
  L__IncrementarFecha365
  L__IncrementarFecha366
  L__IncrementarFecha367
  L__IncrementarFecha368
  L__IncrementarFecha369
  L__IncrementarFecha370
  L__IncrementarFecha371
  L__IncrementarFecha372
  L__IncrementarFecha373
  L__IncrementarFecha374
  L__IncrementarFecha375
  L__IncrementarFecha376
  L__IncrementarFecha377
  L__IncrementarFecha378
  L__IncrementarFecha379
  L__IncrementarFecha380
  L__IncrementarFecha381
  L__IncrementarFecha382
  L__IncrementarFecha383
  L__IncrementarFecha384
  L__IncrementarFecha385
  L_end_AjustarTiempoSistema
  _AjustarTiempoSistema
  L_end_GPS_init
  _GPS_init
  L_end_RecuperarFechaGPS
  _RecuperarFechaGPS
  L_end_RecuperarHoraGPS
  _RecuperarHoraGPS
  L_end_RecuperarFechaRPI
  _RecuperarFechaRPI
  L_end_RecuperarHoraRPI
  _RecuperarHoraRPI
  L_end_EnviarTramaRS485
  _EnviarTramaRS485
  L__EnviarTramaRS485393
  L__EnviarTramaRS485394
  L__EnviarTramaRS485395
  L__EnviarTramaRS485396
  L__EnviarTramaRS485397
  L__EnviarTramaRS485398
  L_end_main
  _main
  L__main_end_loop
  L_end_ConfiguracionPrincipal
  _ConfiguracionPrincipal
  L_end_InterrupcionP1
  _InterrupcionP1
  L__InterrupcionP1403
  L__InterrupcionP1404
  L__InterrupcionP1405
  L__InterrupcionP1406
  L_end_spi_1
  _spi_1
  L__spi_1408
  L__spi_1409
  L__spi_1410
  L__spi_1411
  L__spi_1412
  L__spi_1413
  L__spi_1414
  L__spi_1415
  L__spi_1416
  L__spi_1417
  L__spi_1418
  L__spi_1419
  L__spi_1420
  L__spi_1421
  L__spi_1422
  L__spi_1423
  L__spi_1424
  L__spi_1425
  L__spi_1426
  L__spi_1427
  L__spi_1428
  L__spi_1429
  L__spi_1430
  L__spi_1431
  L__spi_1432
  L__spi_1433
  L__spi_1434
  L__spi_1435
  L__spi_1436
  L__spi_1437
  L__spi_1438
  L__spi_1439
  L__spi_1440
  L__spi_1441
  L__spi_1442
  L__spi_1443
  L__spi_1444
  L__spi_1445
  L__spi_1446
  L__spi_1447
  L__spi_1448
  L__spi_1449
  L__spi_1450
  L__spi_1451
  L__spi_1452
  L__spi_1453
  L__spi_1454
  L__spi_1455
  L__spi_1456
  L__spi_1457
  L__spi_1458
  L__spi_1459
  L__spi_1460
  L__spi_1461
  L__spi_1462
  L__spi_1463
  L__spi_1464
  L__spi_1465
  L__spi_1466
  L__spi_1467
  L__spi_1468
  L__spi_1469
  L__spi_1470
  L__spi_1471
  L__spi_1472
  L__spi_1473
  L__spi_1474
  L__spi_1475
  L__spi_1476
  L__spi_1477
  L_end_int_1
  _int_1
  L__int_1479
  L__int_1480
  L__int_1481
  L_end_int_2
  _int_2
  L__int_2483
  L__int_2484
  L__int_2485
  L_end_Timer2Int
  _Timer2Int
  L_end_urx_1
  _urx_1
  L__urx_1488
  L__urx_1489
  L__urx_1490
  L__urx_1491
  L__urx_1492
  L__urx_1493
  L__urx_1494
  L__urx_1495
  L__urx_1496
  L__urx_1497
  L__urx_1498
  L__urx_1499
  L__urx_1500
  L__urx_1501
  L__urx_1502
  L__urx_1503
  L__urx_1504
  L__urx_1505
  L__urx_1506
  L_end_urx_2
  _urx_2
  L__urx_2508
  L__urx_2509
  L__urx_2510
  L__urx_2511
  L__urx_2512
  L__urx_2513
  L__urx_2514
  L__urx_2515
  L__urx_2516
  L__urx_2517
  L__urx_2518
  L__urx_2519
  L__urx_2520
  L__urx_2521
  Delay_Cyc_loop
  Delay_Cyc_rez
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_ms3
  L_VDelay_ms4
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_Advanced_ms7
  L_VDelay_Advanced_ms8
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_Delay_1us11
  L_Delay_10us13
  L_Delay_22us15
  L_Delay_50us17
  L_Delay_80us19
  L_Delay_500us21
  L_Delay_5500us23
  L_Delay_1ms25
  L_Delay_5ms27
  L_Delay_8ms29
  L_Delay_10ms31
  L_Delay_100ms33
  L_Delay_1sec35
  L_end_Get_Fosc_kHz
  _Get_Fosc_kHz
  L_end_Get_Fosc_Per_Cyc
  _Get_Fosc_Per_Cyc
  L_end_Delay_Cyc
  _Delay_Cyc
  L_end_Delay_Cyc_Long
  _Delay_Cyc_Long
  L_end_VDelay_ms
  _VDelay_ms
  L_end_VDelay_Advanced_ms
  _VDelay_Advanced_ms
  L_end_Delay_W0
  _Delay_W0
  L_end_Delay_1us
  _Delay_1us
  L_end_Delay_10us
  _Delay_10us
  L_end_Delay_22us
  _Delay_22us
  L_end_Delay_50us
  _Delay_50us
  L_end_Delay_80us
  _Delay_80us
  L_end_Delay_500us
  _Delay_500us
  L_end_Delay_5500us
  _Delay_5500us
  L_end_Delay_1ms
  _Delay_1ms
  L_end_Delay_5ms
  _Delay_5ms
  L_end_Delay_8ms
  _Delay_8ms
  L_end_Delay_10ms
  _Delay_10ms
  L_end_Delay_100ms
  _Delay_100ms
  L_end_Delay_1sec
  _Delay_1sec
  Divide_32x32___testsus
  the_end_Divide_32x32
  Divide_32x32___divsi3
  Divide_32x32___udivsi3
  Divide_32x32_divtestb
  Divide_32x32_calcquot
  Divide_32x32_returnq
  Divide_32x32_nextbit
  Divide_32x32_iterate
  Modulus_32x32___testsus
  the_end_Modulus_32x32
  Modulus_32x32___modsi3
  Modulus_32x32___umodsi3
  Modulus_32x32_modtestb
  Modulus_32x32_calcrem
  Modulus_32x32_exitr
  Modulus_32x32___udivsi3
  Modulus_32x32_nextbit
  Modulus_32x32_iterate
  L_end__Multiply_32x32
  __Multiply_32x32
  L_end__Divide_32x32
  __Divide_32x32
  L_end__Modulus_32x32
  __Modulus_32x32
  L_SPI1_Read0
  L_SPI1_Read1
  L_SPI1_Read2
  L_SPI1_Read3
  L_SPI2_Read4
  L_SPI2_Read5
  L_SPI2_Read6
  L_SPI2_Read7
  L_end_SPI1_Read
  _SPI1_Read
  L_end_SPI1_Write
  _SPI1_Write
  L_end_SPI1_Init_Advanced
  _SPI1_Init_Advanced
  L_end_SPI1_Init
  _SPI1_Init
  L_end_SPI2_Read
  _SPI2_Read
  L_end_SPI2_Write
  _SPI2_Write
  L_end_SPI2_Init_Advanced
  _SPI2_Init_Advanced
  L_end_SPI2_Init
  _SPI2_Init
  L_end_SPI_Set_Active
  _SPI_Set_Active
  L_end_SPI_Read
  _SPI_Read
  L_end_SPI_Write
  _SPI_Write
  L_UART1_Write0
  L_UART1_Write1
  L_UART1_Write_Text2
  L_UART1_Write_Text3
  L_UART1_Read_Text4
  L_UART1_Read_Text5
  L_UART1_Read_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Init13
  L_UART1_Init14
  L_UART1_Init15
  L_UART1_Init_Advanced16
  L_UART1_Init_Advanced17
  L_UART1_Init_Advanced18
  L_UART1_Init_Advanced19
  L_UART1_Init_Advanced20
  L_UART1_Init_Advanced21
  L_UART1_Init_Advanced22
  L_UART1_Init_Advanced23
  L_UART1_Init_Advanced24
  L_UART2_Write25
  L_UART2_Write26
  L_UART2_Write_Text27
  L_UART2_Write_Text28
  L_UART2_Read_Text29
  L_UART2_Read_Text30
  L_UART2_Read_Text31
  L_UART2_Read_Text32
  L_UART2_Read_Text33
  L_UART2_Read_Text34
  L_UART2_Read_Text35
  L_UART2_Read_Text36
  L_UART2_Read_Text37
  L_UART2_Init38
  L_UART2_Init39
  L_UART2_Init40
  L_UART2_Init_Advanced41
  L_UART2_Init_Advanced42
  L_UART2_Init_Advanced43
  L_UART2_Init_Advanced44
  L_UART2_Init_Advanced45
  L_UART2_Init_Advanced46
  L_UART2_Init_Advanced47
  L_UART2_Init_Advanced48
  L_UART2_Init_Advanced49
  L_UART_Write_Text50
  L_UART_Write_Text51
  L_UART_Read_Text52
  L_UART_Read_Text53
  L_UART_Read_Text54
  L_UART_Read_Text55
  L_UART_Read_Text56
  L_UART_Read_Text57
  L_UART_Read_Text58
  L_UART_Read_Text59
  L_UART_Read_Text60
  L__UART1_Read_Text61
  L__UART1_Init62
  L__UART1_Init63
  L__UART1_Init64
  L__UART2_Read_Text65
  L__UART2_Init66
  L__UART2_Init67
  L__UART2_Init68
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L__UART1_Write_Text71
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L__UART1_Read_Text75
  L__UART1_Read_Text76
  L__UART1_Read_Text77
  L__UART1_Read_Text78
  L__UART1_Read_Text79
  L__UART1_Read_Text80
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Init
  _UART1_Init
  L__UART1_Init83
  L__UART1_Init84
  L__UART1_Init85
  L__UART1_Init86
  L__UART1_Init87
  L__UART1_Init88
  L__UART1_Init89
  L_end_UART1_Init_Advanced
  _UART1_Init_Advanced
  L__UART1_Init_Advanced91
  L__UART1_Init_Advanced92
  L__UART1_Init_Advanced93
  L__UART1_Init_Advanced94
  L__UART1_Init_Advanced95
  L__UART1_Init_Advanced96
  L__UART1_Init_Advanced97
  L__UART1_Init_Advanced98
  L__UART1_Init_Advanced99
  L__UART1_Init_Advanced100
  L__UART1_Init_Advanced101
  L__UART1_Init_Advanced102
  L__UART1_Init_Advanced103
  L__UART1_Init_Advanced104
  L__UART1_Init_Advanced105
  L_end_UART2_Write
  _UART2_Write
  L_end_UART2_Write_Text
  _UART2_Write_Text
  L__UART2_Write_Text108
  L_end_UART2_Data_Ready
  _UART2_Data_Ready
  L_end_UART2_Read
  _UART2_Read
  L_end_UART2_Read_Text
  _UART2_Read_Text
  L__UART2_Read_Text112
  L__UART2_Read_Text113
  L__UART2_Read_Text114
  L__UART2_Read_Text115
  L__UART2_Read_Text116
  L__UART2_Read_Text117
  L_end_UART2_Tx_Idle
  _UART2_Tx_Idle
  L_end_UART2_Init
  _UART2_Init
  L__UART2_Init120
  L__UART2_Init121
  L__UART2_Init122
  L__UART2_Init123
  L__UART2_Init124
  L__UART2_Init125
  L__UART2_Init126
  L_end_UART2_Init_Advanced
  _UART2_Init_Advanced
  L__UART2_Init_Advanced128
  L__UART2_Init_Advanced129
  L__UART2_Init_Advanced130
  L__UART2_Init_Advanced131
  L__UART2_Init_Advanced132
  L__UART2_Init_Advanced133
  L__UART2_Init_Advanced134
  L__UART2_Init_Advanced135
  L__UART2_Init_Advanced136
  L__UART2_Init_Advanced137
  L__UART2_Init_Advanced138
  L__UART2_Init_Advanced139
  L__UART2_Init_Advanced140
  L__UART2_Init_Advanced141
  L__UART2_Init_Advanced142
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L__UART_Write_Text146
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L__UART_Read_Text150
  L__UART_Read_Text151
  L__UART_Read_Text152
  L__UART_Read_Text153
  L__UART_Read_Text154
  L__UART_Read_Text155
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
  L_IncrementarFecha0
  L_IncrementarFecha1
  L_IncrementarFecha2
  L_IncrementarFecha3
  L_IncrementarFecha4
  L_IncrementarFecha5
  L_IncrementarFecha6
  L_IncrementarFecha7
  L_IncrementarFecha8
  L_IncrementarFecha9
  L_IncrementarFecha10
  L_IncrementarFecha11
  L_IncrementarFecha12
  L_IncrementarFecha13
  L_IncrementarFecha14
  L_IncrementarFecha15
  L_IncrementarFecha16
  L_IncrementarFecha17
  L_IncrementarFecha18
  L_IncrementarFecha19
  L_IncrementarFecha20
  L_IncrementarFecha21
  L_IncrementarFecha22
  L_IncrementarFecha23
  L_IncrementarFecha24
  L_IncrementarFecha25
  L_IncrementarFecha26
  L_GPS_init27
  L_GPS_init29
  L_EnviarTramaRS48531
  L_EnviarTramaRS48532
  L_EnviarTramaRS48533
  L_EnviarTramaRS48534
  L_EnviarTramaRS48535
  L_EnviarTramaRS48536
  L_EnviarTramaRS48537
  L_EnviarTramaRS48538
  L_EnviarTramaRS48539
  L_EnviarTramaRS48540
  L_EnviarTramaRS48541
  L_EnviarTramaRS48542
  L_main43
  L_main44
  L_ConfiguracionPrincipal45
  L_InterrupcionP147
  L_InterrupcionP148
  L_InterrupcionP149
  L_InterrupcionP150
  L_InterrupcionP151
  L_InterrupcionP152
  L_InterrupcionP153
  L_InterrupcionP154
  L_spi_156
  L_spi_157
  L_spi_158
  L_spi_159
  L_spi_160
  L_spi_161
  L_spi_162
  L_spi_163
  L_spi_164
  L_spi_165
  L_spi_166
  L_spi_167
  L_spi_168
  L_spi_169
  L_spi_170
  L_spi_171
  L_spi_172
  L_spi_173
  L_spi_174
  L_spi_175
  L_spi_176
  L_spi_177
  L_spi_178
  L_spi_179
  L_spi_180
  L_spi_181
  L_spi_182
  L_spi_183
  L_spi_184
  L_spi_185
  L_spi_186
  L_spi_187
  L_spi_188
  L_spi_189
  L_spi_190
  L_spi_191
  L_spi_192
  L_spi_193
  L_spi_194
  L_spi_195
  L_spi_196
  L_spi_197
  L_spi_198
  L_spi_199
  L_spi_1100
  L_spi_1101
  L_spi_1102
  L_spi_1103
  L_spi_1104
  L_spi_1105
  L_spi_1106
  L_spi_1107
  L_spi_1108
  L_spi_1109
  L_spi_1110
  L_spi_1111
  L_spi_1112
  L_spi_1113
  L_spi_1114
  L_spi_1115
  L_spi_1116
  L_spi_1117
  L_spi_1118
  L_spi_1119
  L_spi_1120
  L_spi_1121
  L_spi_1122
  L_spi_1123
  L_spi_1124
  L_spi_1125
  L_spi_1126
  L_spi_1127
  L_spi_1128
  L_spi_1129
  L_spi_1130
  L_spi_1131
  L_spi_1132
  L_spi_1133
  L_spi_1134
  L_spi_1135
  L_spi_1136
  L_spi_1137
  L_spi_1138
  L_spi_1139
  L_spi_1140
  L_spi_1141
  L_spi_1142
  L_spi_1143
  L_spi_1144
  L_spi_1145
  L_spi_1146
  L_spi_1147
  L_spi_1148
  L_spi_1149
  L_int_1150
  L_int_1151
  L_int_1153
  L_int_1154
  L_int_1155
  L_int_2156
  L_int_2157
  L_int_2159
  L_int_2160
  L_int_2161
  L_urx_1162
  L_urx_1163
  L_urx_1164
  L_urx_1165
  L_urx_1166
  L_urx_1167
  L_urx_1168
  L_urx_1169
  L_urx_1170
  L_urx_1171
  L_urx_1172
  L_urx_1173
  L_urx_1174
  L_urx_1175
  L_urx_1176
  L_urx_1177
  L_urx_1178
  L_urx_1179
  L_urx_1180
  L_urx_1181
  L_urx_1182
  L_urx_1183
  L_urx_1184
  L_urx_1185
  L_urx_1186
  L_urx_1187
  L_urx_1188
  L_urx_1189
  L_urx_2190
  L_urx_2191
  L_urx_2192
  L_urx_2193
  L_urx_2194
  L_urx_2195
  L_urx_2196
  L_urx_2197
  L_urx_2198
  L_urx_2199
  L_urx_2200
  L_urx_2201
  L_urx_2202
  L_urx_2203
  L_urx_2204
  L_urx_2205
  L_urx_2206
  L_urx_2207
  L_urx_2208
  L_urx_2209
  L_urx_2210
  L__IncrementarFecha211
  L__IncrementarFecha212
  L__IncrementarFecha213
  L__IncrementarFecha214
  L__IncrementarFecha215
  L__IncrementarFecha216
  L__IncrementarFecha217
  L__IncrementarFecha218
  L__IncrementarFecha219
  L__IncrementarFecha220
  L__IncrementarFecha221
  L__IncrementarFecha222
  L__IncrementarFecha223
  L__IncrementarFecha224
  L__IncrementarFecha225
  L__IncrementarFecha226
  L__IncrementarFecha227
  L__IncrementarFecha228
  L__IncrementarFecha229
  L__IncrementarFecha230
  L__EnviarTramaRS485231
  L__InterrupcionP1232
  L__InterrupcionP1233
  L__InterrupcionP1234
  L__spi_1235
  L__spi_1236
  L__spi_1237
  L__spi_1238
  L__spi_1239
  L__spi_1240
  L__spi_1241
  L__spi_1242
  L__spi_1243
  L__spi_1244
  L__spi_1245
  L__spi_1246
  L__spi_1247
  L__spi_1248
  L__spi_1249
  L__spi_1250
  L__spi_1251
  L__spi_1252
  L__spi_1253
  L__spi_1254
  L__spi_1255
  L__spi_1256
  L__spi_1257
  L__spi_1258
  L__spi_1259
  L__spi_1260
  L__spi_1261
  L__spi_1262
  L__spi_1263
  L__spi_1264
  L__spi_1265
  L__spi_1266
  L__spi_1267
  L__spi_1268
  L__spi_1269
  L__spi_1270
  L__spi_1271
  L__spi_1272
  L__spi_1273
  L__spi_1274
  L__spi_1275
  L__spi_1276
  L__spi_1277
  L__spi_1278
  L__spi_1279
  L__spi_1280
  L__spi_1281
  L__spi_1282
  L__spi_1283
  L__spi_1284
  L__spi_1285
  L__spi_1286
  L__spi_1287
  L__spi_1288
  L__spi_1289
  L__spi_1290
  L__spi_1291
  L__spi_1292
  L__spi_1293
  L__spi_1294
  L__spi_1295
  L__spi_1296
  L__spi_1297
  L__spi_1298
  L__spi_1299
  L__spi_1300
  L__spi_1301
  L__spi_1302
  L__spi_1303
  L__spi_1304
  L__spi_1305
  L__spi_1306
  L__spi_1307
  L__spi_1308
  L__spi_1309
  L__spi_1310
  L__spi_1311
  L__spi_1312
  L__spi_1313
  L__spi_1314
  L__spi_1315
  L__spi_1316
  L__spi_1317
  L__spi_1318
  L__spi_1319
  L__spi_1320
  L__spi_1321
  L__spi_1322
  L__spi_1323
  L__spi_1324
  L__spi_1325
  L__spi_1326
  L__spi_1327
  L__spi_1328
  L__spi_1329
  L__spi_1330
  L__int_1331
  L__int_1332
  L__int_1333
  L__int_2334
  L__int_2335
  L__int_2336
  L__urx_1337
  L__urx_1338
  L__urx_1339
  L__urx_1340
  L__urx_1341
  L__urx_1342
  L__urx_1343
  L__urx_1344
  L__urx_1345
  L__urx_1346
  L__urx_1347
  L__urx_1348
  L__urx_2349
  L__urx_2350
  L__urx_2351
  L__urx_2352
  L__urx_2353
  L__urx_2354
  L__urx_2355
  L__urx_2356
  L__urx_2357
  L_end_DS3234_init
  _DS3234_init
  L_end_DS3234_write_byte
  _DS3234_write_byte
  L_end_DS3234_read_byte
  _DS3234_read_byte
  L_end_DS3234_setDate
  _DS3234_setDate
  L_end_RecuperarHoraRTC
  _RecuperarHoraRTC
  L_end_RecuperarFechaRTC
  _RecuperarFechaRTC
  L_end_IncrementarFecha
  _IncrementarFecha
  L__IncrementarFecha365
  L__IncrementarFecha366
  L__IncrementarFecha367
  L__IncrementarFecha368
  L__IncrementarFecha369
  L__IncrementarFecha370
  L__IncrementarFecha371
  L__IncrementarFecha372
  L__IncrementarFecha373
  L__IncrementarFecha374
  L__IncrementarFecha375
  L__IncrementarFecha376
  L__IncrementarFecha377
  L__IncrementarFecha378
  L__IncrementarFecha379
  L__IncrementarFecha380
  L__IncrementarFecha381
  L__IncrementarFecha382
  L__IncrementarFecha383
  L__IncrementarFecha384
  L__IncrementarFecha385
  L_end_AjustarTiempoSistema
  _AjustarTiempoSistema
  L_end_GPS_init
  _GPS_init
  L_end_RecuperarFechaGPS
  _RecuperarFechaGPS
  L_end_RecuperarHoraGPS
  _RecuperarHoraGPS
  L_end_RecuperarFechaRPI
  _RecuperarFechaRPI
  L_end_RecuperarHoraRPI
  _RecuperarHoraRPI
  L_end_EnviarTramaRS485
  _EnviarTramaRS485
  L__EnviarTramaRS485393
  L__EnviarTramaRS485394
  L__EnviarTramaRS485395
  L__EnviarTramaRS485396
  L__EnviarTramaRS485397
  L__EnviarTramaRS485398
  L_end_main
  _main
  L__main_end_loop
  L_end_ConfiguracionPrincipal
  _ConfiguracionPrincipal
  L_end_InterrupcionP1
  _InterrupcionP1
  L__InterrupcionP1403
  L__InterrupcionP1404
  L__InterrupcionP1405
  L__InterrupcionP1406
  L_end_spi_1
  _spi_1
  L__spi_1408
  L__spi_1409
  L__spi_1410
  L__spi_1411
  L__spi_1412
  L__spi_1413
  L__spi_1414
  L__spi_1415
  L__spi_1416
  L__spi_1417
  L__spi_1418
  L__spi_1419
  L__spi_1420
  L__spi_1421
  L__spi_1422
  L__spi_1423
  L__spi_1424
  L__spi_1425
  L__spi_1426
  L__spi_1427
  L__spi_1428
  L__spi_1429
  L__spi_1430
  L__spi_1431
  L__spi_1432
  L__spi_1433
  L__spi_1434
  L__spi_1435
  L__spi_1436
  L__spi_1437
  L__spi_1438
  L__spi_1439
  L__spi_1440
  L__spi_1441
  L__spi_1442
  L__spi_1443
  L__spi_1444
  L__spi_1445
  L__spi_1446
  L__spi_1447
  L__spi_1448
  L__spi_1449
  L__spi_1450
  L__spi_1451
  L__spi_1452
  L__spi_1453
  L__spi_1454
  L__spi_1455
  L__spi_1456
  L__spi_1457
  L__spi_1458
  L__spi_1459
  L__spi_1460
  L__spi_1461
  L__spi_1462
  L__spi_1463
  L__spi_1464
  L__spi_1465
  L__spi_1466
  L__spi_1467
  L__spi_1468
  L__spi_1469
  L__spi_1470
  L__spi_1471
  L__spi_1472
  L__spi_1473
  L__spi_1474
  L__spi_1475
  L__spi_1476
  L__spi_1477
  L_end_int_1
  _int_1
  L__int_1479
  L__int_1480
  L__int_1481
  L_end_int_2
  _int_2
  L__int_2483
  L__int_2484
  L__int_2485
  L_end_Timer2Int
  _Timer2Int
  L_end_urx_1
  _urx_1
  L__urx_1488
  L__urx_1489
  L__urx_1490
  L__urx_1491
  L__urx_1492
  L__urx_1493
  L__urx_1494
  L__urx_1495
  L__urx_1496
  L__urx_1497
  L__urx_1498
  L__urx_1499
  L__urx_1500
  L__urx_1501
  L__urx_1502
  L__urx_1503
  L__urx_1504
  L__urx_1505
  L__urx_1506
  L_end_urx_2
  _urx_2
  L__urx_2508
  L__urx_2509
  L__urx_2510
  L__urx_2511
  L__urx_2512
  L__urx_2513
  L__urx_2514
  L__urx_2515
  L__urx_2516
  L__urx_2517
  L__urx_2518
  L__urx_2519
  L__urx_2520
  L__urx_2521
  L_UART1_Write0
  L_UART1_Write1
  L_UART1_Write_Text2
  L_UART1_Write_Text3
  L_UART1_Read_Text4
  L_UART1_Read_Text5
  L_UART1_Read_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Init13
  L_UART1_Init14
  L_UART1_Init15
  L_UART1_Init_Advanced16
  L_UART1_Init_Advanced17
  L_UART1_Init_Advanced18
  L_UART1_Init_Advanced19
  L_UART1_Init_Advanced20
  L_UART1_Init_Advanced21
  L_UART1_Init_Advanced22
  L_UART1_Init_Advanced23
  L_UART1_Init_Advanced24
  L_UART2_Write25
  L_UART2_Write26
  L_UART2_Write_Text27
  L_UART2_Write_Text28
  L_UART2_Read_Text29
  L_UART2_Read_Text30
  L_UART2_Read_Text31
  L_UART2_Read_Text32
  L_UART2_Read_Text33
  L_UART2_Read_Text34
  L_UART2_Read_Text35
  L_UART2_Read_Text36
  L_UART2_Read_Text37
  L_UART2_Init38
  L_UART2_Init39
  L_UART2_Init40
  L_UART2_Init_Advanced41
  L_UART2_Init_Advanced42
  L_UART2_Init_Advanced43
  L_UART2_Init_Advanced44
  L_UART2_Init_Advanced45
  L_UART2_Init_Advanced46
  L_UART2_Init_Advanced47
  L_UART2_Init_Advanced48
  L_UART2_Init_Advanced49
  L_UART_Write_Text50
  L_UART_Write_Text51
  L_UART_Read_Text52
  L_UART_Read_Text53
  L_UART_Read_Text54
  L_UART_Read_Text55
  L_UART_Read_Text56
  L_UART_Read_Text57
  L_UART_Read_Text58
  L_UART_Read_Text59
  L_UART_Read_Text60
  L__UART1_Read_Text61
  L__UART1_Init62
  L__UART1_Init63
  L__UART1_Init64
  L__UART2_Read_Text65
  L__UART2_Init66
  L__UART2_Init67
  L__UART2_Init68
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L__UART1_Write_Text71
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L__UART1_Read_Text75
  L__UART1_Read_Text76
  L__UART1_Read_Text77
  L__UART1_Read_Text78
  L__UART1_Read_Text79
  L__UART1_Read_Text80
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Init
  _UART1_Init
  L__UART1_Init83
  L__UART1_Init84
  L__UART1_Init85
  L__UART1_Init86
  L__UART1_Init87
  L__UART1_Init88
  L__UART1_Init89
  L_end_UART1_Init_Advanced
  _UART1_Init_Advanced
  L__UART1_Init_Advanced91
  L__UART1_Init_Advanced92
  L__UART1_Init_Advanced93
  L__UART1_Init_Advanced94
  L__UART1_Init_Advanced95
  L__UART1_Init_Advanced96
  L__UART1_Init_Advanced97
  L__UART1_Init_Advanced98
  L__UART1_Init_Advanced99
  L__UART1_Init_Advanced100
  L__UART1_Init_Advanced101
  L__UART1_Init_Advanced102
  L__UART1_Init_Advanced103
  L__UART1_Init_Advanced104
  L__UART1_Init_Advanced105
  L_end_UART2_Write
  _UART2_Write
  L_end_UART2_Write_Text
  _UART2_Write_Text
  L__UART2_Write_Text108
  L_end_UART2_Data_Ready
  _UART2_Data_Ready
  L_end_UART2_Read
  _UART2_Read
  L_end_UART2_Read_Text
  _UART2_Read_Text
  L__UART2_Read_Text112
  L__UART2_Read_Text113
  L__UART2_Read_Text114
  L__UART2_Read_Text115
  L__UART2_Read_Text116
  L__UART2_Read_Text117
  L_end_UART2_Tx_Idle
  _UART2_Tx_Idle
  L_end_UART2_Init
  _UART2_Init
  L__UART2_Init120
  L__UART2_Init121
  L__UART2_Init122
  L__UART2_Init123
  L__UART2_Init124
  L__UART2_Init125
  L__UART2_Init126
  L_end_UART2_Init_Advanced
  _UART2_Init_Advanced
  L__UART2_Init_Advanced128
  L__UART2_Init_Advanced129
  L__UART2_Init_Advanced130
  L__UART2_Init_Advanced131
  L__UART2_Init_Advanced132
  L__UART2_Init_Advanced133
  L__UART2_Init_Advanced134
  L__UART2_Init_Advanced135
  L__UART2_Init_Advanced136
  L__UART2_Init_Advanced137
  L__UART2_Init_Advanced138
  L__UART2_Init_Advanced139
  L__UART2_Init_Advanced140
  L__UART2_Init_Advanced141
  L__UART2_Init_Advanced142
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L__UART_Write_Text146
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L__UART_Read_Text150
  L__UART_Read_Text151
  L__UART_Read_Text152
  L__UART_Read_Text153
  L__UART_Read_Text154
  L__UART_Read_Text155
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
  L_IncrementarFecha0
  L_IncrementarFecha1
  L_IncrementarFecha2
  L_IncrementarFecha3
  L_IncrementarFecha4
  L_IncrementarFecha5
  L_IncrementarFecha6
  L_IncrementarFecha7
  L_IncrementarFecha8
  L_IncrementarFecha9
  L_IncrementarFecha10
  L_IncrementarFecha11
  L_IncrementarFecha12
  L_IncrementarFecha13
  L_IncrementarFecha14
  L_IncrementarFecha15
  L_IncrementarFecha16
  L_IncrementarFecha17
  L_IncrementarFecha18
  L_IncrementarFecha19
  L_IncrementarFecha20
  L_IncrementarFecha21
  L_IncrementarFecha22
  L_IncrementarFecha23
  L_IncrementarFecha24
  L_IncrementarFecha25
  L_IncrementarFecha26
  L_GPS_init27
  L_GPS_init29
  L_EnviarTramaRS48531
  L_EnviarTramaRS48532
  L_EnviarTramaRS48533
  L_EnviarTramaRS48534
  L_EnviarTramaRS48535
  L_EnviarTramaRS48536
  L_EnviarTramaRS48537
  L_EnviarTramaRS48538
  L_EnviarTramaRS48539
  L_EnviarTramaRS48540
  L_EnviarTramaRS48541
  L_EnviarTramaRS48542
  L_main43
  L_main44
  L_ConfiguracionPrincipal45
  L_InterrupcionP147
  L_InterrupcionP148
  L_InterrupcionP149
  L_InterrupcionP150
  L_InterrupcionP151
  L_InterrupcionP152
  L_InterrupcionP153
  L_InterrupcionP154
  L_spi_156
  L_spi_157
  L_spi_158
  L_spi_159
  L_spi_160
  L_spi_161
  L_spi_162
  L_spi_163
  L_spi_164
  L_spi_165
  L_spi_166
  L_spi_167
  L_spi_168
  L_spi_169
  L_spi_170
  L_spi_171
  L_spi_172
  L_spi_173
  L_spi_174
  L_spi_175
  L_spi_176
  L_spi_177
  L_spi_178
  L_spi_179
  L_spi_180
  L_spi_181
  L_spi_182
  L_spi_183
  L_spi_184
  L_spi_185
  L_spi_186
  L_spi_187
  L_spi_188
  L_spi_189
  L_spi_190
  L_spi_191
  L_spi_192
  L_spi_193
  L_spi_194
  L_spi_195
  L_spi_196
  L_spi_197
  L_spi_198
  L_spi_199
  L_spi_1100
  L_spi_1101
  L_spi_1102
  L_spi_1103
  L_spi_1104
  L_spi_1105
  L_spi_1106
  L_spi_1107
  L_spi_1108
  L_spi_1109
  L_spi_1110
  L_spi_1111
  L_spi_1112
  L_spi_1113
  L_spi_1114
  L_spi_1115
  L_spi_1116
  L_spi_1117
  L_spi_1118
  L_spi_1119
  L_spi_1120
  L_spi_1121
  L_spi_1122
  L_spi_1123
  L_spi_1124
  L_spi_1125
  L_spi_1126
  L_spi_1127
  L_spi_1128
  L_spi_1129
  L_spi_1130
  L_spi_1131
  L_spi_1132
  L_spi_1133
  L_spi_1134
  L_spi_1135
  L_spi_1136
  L_spi_1137
  L_spi_1138
  L_spi_1139
  L_spi_1140
  L_spi_1141
  L_spi_1142
  L_spi_1143
  L_spi_1144
  L_spi_1145
  L_spi_1146
  L_spi_1147
  L_spi_1148
  L_spi_1149
  L_int_1150
  L_int_1151
  L_int_1153
  L_int_1154
  L_int_1155
  L_int_2156
  L_int_2157
  L_int_2159
  L_int_2160
  L_int_2161
  L_urx_1162
  L_urx_1163
  L_urx_1164
  L_urx_1165
  L_urx_1166
  L_urx_1167
  L_urx_1168
  L_urx_1169
  L_urx_1170
  L_urx_1171
  L_urx_1172
  L_urx_1173
  L_urx_1174
  L_urx_1175
  L_urx_1176
  L_urx_1177
  L_urx_1178
  L_urx_1179
  L_urx_1180
  L_urx_1181
  L_urx_1182
  L_urx_1183
  L_urx_1184
  L_urx_1185
  L_urx_1186
  L_urx_1187
  L_urx_1188
  L_urx_1189
  L_urx_2190
  L_urx_2191
  L_urx_2192
  L_urx_2193
  L_urx_2194
  L_urx_2195
  L_urx_2196
  L_urx_2197
  L_urx_2198
  L_urx_2199
  L_urx_2200
  L_urx_2201
  L_urx_2202
  L_urx_2203
  L_urx_2204
  L_urx_2205
  L_urx_2206
  L_urx_2207
  L_urx_2208
  L_urx_2209
  L_urx_2210
  L__IncrementarFecha211
  L__IncrementarFecha212
  L__IncrementarFecha213
  L__IncrementarFecha214
  L__IncrementarFecha215
  L__IncrementarFecha216
  L__IncrementarFecha217
  L__IncrementarFecha218
  L__IncrementarFecha219
  L__IncrementarFecha220
  L__IncrementarFecha221
  L__IncrementarFecha222
  L__IncrementarFecha223
  L__IncrementarFecha224
  L__IncrementarFecha225
  L__IncrementarFecha226
  L__IncrementarFecha227
  L__IncrementarFecha228
  L__IncrementarFecha229
  L__IncrementarFecha230
  L__EnviarTramaRS485231
  L__InterrupcionP1232
  L__InterrupcionP1233
  L__InterrupcionP1234
  L__spi_1235
  L__spi_1236
  L__spi_1237
  L__spi_1238
  L__spi_1239
  L__spi_1240
  L__spi_1241
  L__spi_1242
  L__spi_1243
  L__spi_1244
  L__spi_1245
  L__spi_1246
  L__spi_1247
  L__spi_1248
  L__spi_1249
  L__spi_1250
  L__spi_1251
  L__spi_1252
  L__spi_1253
  L__spi_1254
  L__spi_1255
  L__spi_1256
  L__spi_1257
  L__spi_1258
  L__spi_1259
  L__spi_1260
  L__spi_1261
  L__spi_1262
  L__spi_1263
  L__spi_1264
  L__spi_1265
  L__spi_1266
  L__spi_1267
  L__spi_1268
  L__spi_1269
  L__spi_1270
  L__spi_1271
  L__spi_1272
  L__spi_1273
  L__spi_1274
  L__spi_1275
  L__spi_1276
  L__spi_1277
  L__spi_1278
  L__spi_1279
  L__spi_1280
  L__spi_1281
  L__spi_1282
  L__spi_1283
  L__spi_1284
  L__spi_1285
  L__spi_1286
  L__spi_1287
  L__spi_1288
  L__spi_1289
  L__spi_1290
  L__spi_1291
  L__spi_1292
  L__spi_1293
  L__spi_1294
  L__spi_1295
  L__spi_1296
  L__spi_1297
  L__spi_1298
  L__spi_1299
  L__spi_1300
  L__spi_1301
  L__spi_1302
  L__spi_1303
  L__spi_1304
  L__spi_1305
  L__spi_1306
  L__spi_1307
  L__spi_1308
  L__spi_1309
  L__spi_1310
  L__spi_1311
  L__spi_1312
  L__spi_1313
  L__spi_1314
  L__spi_1315
  L__spi_1316
  L__spi_1317
  L__spi_1318
  L__spi_1319
  L__spi_1320
  L__spi_1321
  L__spi_1322
  L__spi_1323
  L__spi_1324
  L__spi_1325
  L__spi_1326
  L__spi_1327
  L__spi_1328
  L__spi_1329
  L__spi_1330
  L__int_1331
  L__int_1332
  L__int_1333
  L__int_2334
  L__int_2335
  L__int_2336
  L__urx_1337
  L__urx_1338
  L__urx_1339
  L__urx_1340
  L__urx_1341
  L__urx_1342
  L__urx_1343
  L__urx_1344
  L__urx_1345
  L__urx_1346
  L__urx_1347
  L__urx_1348
  L__urx_2349
  L__urx_2350
  L__urx_2351
  L__urx_2352
  L__urx_2353
  L__urx_2354
  L__urx_2355
  L__urx_2356
  L__urx_2357
  L_end_DS3234_init
  _DS3234_init
  L_end_DS3234_write_byte
  _DS3234_write_byte
  L_end_DS3234_read_byte
  _DS3234_read_byte
  L_end_DS3234_setDate
  _DS3234_setDate
  L_end_RecuperarHoraRTC
  _RecuperarHoraRTC
  L_end_RecuperarFechaRTC
  _RecuperarFechaRTC
  L_end_IncrementarFecha
  _IncrementarFecha
  L__IncrementarFecha365
  L__IncrementarFecha366
  L__IncrementarFecha367
  L__IncrementarFecha368
  L__IncrementarFecha369
  L__IncrementarFecha370
  L__IncrementarFecha371
  L__IncrementarFecha372
  L__IncrementarFecha373
  L__IncrementarFecha374
  L__IncrementarFecha375
  L__IncrementarFecha376
  L__IncrementarFecha377
  L__IncrementarFecha378
  L__IncrementarFecha379
  L__IncrementarFecha380
  L__IncrementarFecha381
  L__IncrementarFecha382
  L__IncrementarFecha383
  L__IncrementarFecha384
  L__IncrementarFecha385
  L_end_AjustarTiempoSistema
  _AjustarTiempoSistema
  L_end_GPS_init
  _GPS_init
  L_end_RecuperarFechaGPS
  _RecuperarFechaGPS
  L_end_RecuperarHoraGPS
  _RecuperarHoraGPS
  L_end_RecuperarFechaRPI
  _RecuperarFechaRPI
  L_end_RecuperarHoraRPI
  _RecuperarHoraRPI
  L_end_EnviarTramaRS485
  _EnviarTramaRS485
  L__EnviarTramaRS485393
  L__EnviarTramaRS485394
  L__EnviarTramaRS485395
  L__EnviarTramaRS485396
  L__EnviarTramaRS485397
  L__EnviarTramaRS485398
  L_end_main
  _main
  L__main_end_loop
  L_end_ConfiguracionPrincipal
  _ConfiguracionPrincipal
  L_end_InterrupcionP1
  _InterrupcionP1
  L__InterrupcionP1403
  L__InterrupcionP1404
  L__InterrupcionP1405
  L__InterrupcionP1406
  L_end_spi_1
  _spi_1
  L__spi_1408
  L__spi_1409
  L__spi_1410
  L__spi_1411
  L__spi_1412
  L__spi_1413
  L__spi_1414
  L__spi_1415
  L__spi_1416
  L__spi_1417
  L__spi_1418
  L__spi_1419
  L__spi_1420
  L__spi_1421
  L__spi_1422
  L__spi_1423
  L__spi_1424
  L__spi_1425
  L__spi_1426
  L__spi_1427
  L__spi_1428
  L__spi_1429
  L__spi_1430
  L__spi_1431
  L__spi_1432
  L__spi_1433
  L__spi_1434
  L__spi_1435
  L__spi_1436
  L__spi_1437
  L__spi_1438
  L__spi_1439
  L__spi_1440
  L__spi_1441
  L__spi_1442
  L__spi_1443
  L__spi_1444
  L__spi_1445
  L__spi_1446
  L__spi_1447
  L__spi_1448
  L__spi_1449
  L__spi_1450
  L__spi_1451
  L__spi_1452
  L__spi_1453
  L__spi_1454
  L__spi_1455
  L__spi_1456
  L__spi_1457
  L__spi_1458
  L__spi_1459
  L__spi_1460
  L__spi_1461
  L__spi_1462
  L__spi_1463
  L__spi_1464
  L__spi_1465
  L__spi_1466
  L__spi_1467
  L__spi_1468
  L__spi_1469
  L__spi_1470
  L__spi_1471
  L__spi_1472
  L__spi_1473
  L__spi_1474
  L__spi_1475
  L__spi_1476
  L__spi_1477
  L_end_int_1
  _int_1
  L__int_1479
  L__int_1480
  L__int_1481
  L_end_int_2
  _int_2
  L__int_2483
  L__int_2484
  L__int_2485
  L_end_Timer2Int
  _Timer2Int
  L_end_urx_1
  _urx_1
  L__urx_1488
  L__urx_1489
  L__urx_1490
  L__urx_1491
  L__urx_1492
  L__urx_1493
  L__urx_1494
  L__urx_1495
  L__urx_1496
  L__urx_1497
  L__urx_1498
  L__urx_1499
  L__urx_1500
  L__urx_1501
  L__urx_1502
  L__urx_1503
  L__urx_1504
  L__urx_1505
  L__urx_1506
  L_end_urx_2
  _urx_2
  L__urx_2508
  L__urx_2509
  L__urx_2510
  L__urx_2511
  L__urx_2512
  L__urx_2513
  L__urx_2514
  L__urx_2515
  L__urx_2516
  L__urx_2517
  L__urx_2518
  L__urx_2519
  L__urx_2520
  L__urx_2521
  L_ByteToStr0
  L_ByteToStr1
  L_ByteToStr2
  L_ByteToStr3
  L_ByteToStr4
  L_ByteToStr5
  L_WordToStr6
  L_WordToStr7
  L_WordToStr8
  L_WordToStr9
  L_WordToStr10
  L_WordToStr11
  L_WordToStrWithZeros12
  L_WordToStrWithZeros13
  L_WordToStrWithZeros14
  L_WordToStrWithZeros15
  L_WordToStrWithZeros16
  L_ShortToStr17
  L_ShortToStr18
  L_ShortToStr19
  L_ShortToStr20
  L_ShortToStr21
  L_ShortToStr22
  L_IntToStr23
  L_IntToStr24
  L_IntToStr25
  L_IntToStr26
  L_IntToStr27
  L_IntToStr28
  L_IntToStrWithZeros29
  L_IntToStrWithZeros30
  L_IntToStrWithZeros31
  L_IntToStrWithZeros32
  L_IntToStrWithZeros33
  L_IntToStrWithZeros34
  L_IntToStrWithZeros35
  L_IntToStrWithZeros36
  L_IntToStrWithZeros37
  L_LongWordToStr38
  L_LongWordToStr39
  L_LongWordToStr40
  L_LongWordToStr41
  L_LongWordToStr42
  L_LongWordToStr43
  L_LongWordToStrWithZeros44
  L_LongWordToStrWithZeros45
  L_LongWordToStrWithZeros46
  L_LongWordToStrWithZeros47
  L_LongWordToStrWithZeros48
  L_LongToStr49
  L_LongToStr50
  L_LongToStr51
  L_LongToStr52
  L_LongToStr53
  L_LongToStr54
  L_LongIntToStrWithZeros55
  L_LongIntToStrWithZeros56
  L_LongIntToStrWithZeros57
  L_LongIntToStrWithZeros58
  L_LongIntToStrWithZeros59
  L_LongIntToStrWithZeros60
  L_LongIntToStrWithZeros61
  L_LongIntToStrWithZeros62
  L_LongIntToStrWithZeros63
  L_Dec2Bcd64
  L_Dec2Bcd65
  L_Rtrim66
  L_Rtrim67
  L_Rtrim68
  L_Rtrim69
  L_Ltrim70
  L_Ltrim71
  L_Ltrim72
  L_Ltrim73
  L_Ltrim74
  L_Ltrim75
  L_FloatToStr76
  L_FloatToStr77
  L_FloatToStr78
  L_FloatToStr79
  L_FloatToStr80
  L_FloatToStr81
  L_FloatToStr82
  L_FloatToStr83
  L_FloatToStr84
  L_FloatToStr85
  L_FloatToStr86
  L_FloatToStr87
  L_FloatToStr88
  L_FloatToStr89
  L_FloatToStr90
  L_FloatToStr91
  L_FloatToStr92
  L_FloatToStr93
  L_FloatToStr94
  L_FloatToStr95
  L_FloatToStr96
  L_FloatToStr97
  L__ShortToStr98
  L__IntToStr99
  L__LongToStr100
  L__Rtrim101
  L__Rtrim102
  L__Rtrim103
  L__Ltrim104
  L__Ltrim105
  L__Ltrim106
  L__Ltrim107
  L__FloatToStr108
  L__FloatToStr109
  L__FloatToStr110
  L__FloatToStr111
  L_end_ByteToHex
  _ByteToHex
  L_end_ShortToHex
  _ShortToHex
  L_end_WordToHex
  _WordToHex
  L_end_IntToHex
  _IntToHex
  L_end_LongWordToHex
  _LongWordToHex
  L_end_LongIntToHex
  _LongIntToHex
  L_end_ByteToStr
  _ByteToStr
  L__ByteToStr119
  L__ByteToStr120
  L_end_WordToStr
  _WordToStr
  L__WordToStr122
  L__WordToStr123
  L_end_WordToStrWithZeros
  _WordToStrWithZeros
  L__WordToStrWithZeros125
  L__WordToStrWithZeros126
  L_end_ShortToStr
  _ShortToStr
  L__ShortToStr128
  L__ShortToStr129
  L__ShortToStr130
  L__ShortToStr131
  L_end_IntToStr
  _IntToStr
  L__IntToStr133
  L__IntToStr134
  L__IntToStr135
  L__IntToStr136
  L_end_IntToStrWithZeros
  _IntToStrWithZeros
  L__IntToStrWithZeros138
  L__IntToStrWithZeros139
  L__IntToStrWithZeros140
  L__IntToStrWithZeros141
  L__IntToStrWithZeros142
  L_end_LongWordToStr
  _LongWordToStr
  L__LongWordToStr144
  L__LongWordToStr145
  L_end_LongWordToStrWithZeros
  _LongWordToStrWithZeros
  L__LongWordToStrWithZeros147
  L__LongWordToStrWithZeros148
  L_end_LongToStr
  _LongToStr
  L__LongToStr150
  L__LongToStr151
  L__LongToStr152
  L__LongToStr153
  L_end_LongIntToStrWithZeros
  _LongIntToStrWithZeros
  L__LongIntToStrWithZeros155
  L__LongIntToStrWithZeros156
  L__LongIntToStrWithZeros157
  L__LongIntToStrWithZeros158
  L__LongIntToStrWithZeros159
  L_end_Dec2Bcd
  _Dec2Bcd
  L__Dec2Bcd161
  L_end_Bcd2Dec
  _Bcd2Dec
  L_end_Bcd2Dec16
  _Bcd2Dec16
  L_end_Dec2Bcd16
  _Dec2Bcd16
  L_end_Rtrim
  _Rtrim
  L__Rtrim166
  L__Rtrim167
  L_end_Ltrim
  _Ltrim
  L__Ltrim169
  L__Ltrim170
  L__Ltrim171
  L_end_FloatToStr
  _FloatToStr
  L__FloatToStr173
  L__FloatToStr174
  L__FloatToStr175
  L__FloatToStr176
  L__FloatToStr177
  L__FloatToStr178
  L__FloatToStr179
  L__FloatToStr180
  L__FloatToStr181
  L__FloatToStr182
  L__FloatToStr183
  L__FloatToStr184
  L__FloatToStr185
  L__FloatToStr186
  L__FloatToStr187
  L__FloatToStr188
  L__FloatToStr189
  L__FloatToStr190
  L__FloatToStr191
  L_IncrementarFecha0
  L_IncrementarFecha1
  L_IncrementarFecha2
  L_IncrementarFecha3
  L_IncrementarFecha4
  L_IncrementarFecha5
  L_IncrementarFecha6
  L_IncrementarFecha7
  L_IncrementarFecha8
  L_IncrementarFecha9
  L_IncrementarFecha10
  L_IncrementarFecha11
  L_IncrementarFecha12
  L_IncrementarFecha13
  L_IncrementarFecha14
  L_IncrementarFecha15
  L_IncrementarFecha16
  L_IncrementarFecha17
  L_IncrementarFecha18
  L_IncrementarFecha19
  L_IncrementarFecha20
  L_IncrementarFecha21
  L_IncrementarFecha22
  L_IncrementarFecha23
  L_IncrementarFecha24
  L_IncrementarFecha25
  L_IncrementarFecha26
  L_GPS_init27
  L_GPS_init29
  L_EnviarTramaRS48531
  L_EnviarTramaRS48532
  L_EnviarTramaRS48533
  L_EnviarTramaRS48534
  L_EnviarTramaRS48535
  L_EnviarTramaRS48536
  L_EnviarTramaRS48537
  L_EnviarTramaRS48538
  L_EnviarTramaRS48539
  L_EnviarTramaRS48540
  L_EnviarTramaRS48541
  L_EnviarTramaRS48542
  L_main43
  L_main44
  L_ConfiguracionPrincipal45
  L_InterrupcionP147
  L_InterrupcionP148
  L_InterrupcionP149
  L_InterrupcionP150
  L_InterrupcionP151
  L_InterrupcionP152
  L_InterrupcionP153
  L_InterrupcionP154
  L_spi_156
  L_spi_157
  L_spi_158
  L_spi_159
  L_spi_160
  L_spi_161
  L_spi_162
  L_spi_163
  L_spi_164
  L_spi_165
  L_spi_166
  L_spi_167
  L_spi_168
  L_spi_169
  L_spi_170
  L_spi_171
  L_spi_172
  L_spi_173
  L_spi_174
  L_spi_175
  L_spi_176
  L_spi_177
  L_spi_178
  L_spi_179
  L_spi_180
  L_spi_181
  L_spi_182
  L_spi_183
  L_spi_184
  L_spi_185
  L_spi_186
  L_spi_187
  L_spi_188
  L_spi_189
  L_spi_190
  L_spi_191
  L_spi_192
  L_spi_193
  L_spi_194
  L_spi_195
  L_spi_196
  L_spi_197
  L_spi_198
  L_spi_199
  L_spi_1100
  L_spi_1101
  L_spi_1102
  L_spi_1103
  L_spi_1104
  L_spi_1105
  L_spi_1106
  L_spi_1107
  L_spi_1108
  L_spi_1109
  L_spi_1110
  L_spi_1111
  L_spi_1112
  L_spi_1113
  L_spi_1114
  L_spi_1115
  L_spi_1116
  L_spi_1117
  L_spi_1118
  L_spi_1119
  L_spi_1120
  L_spi_1121
  L_spi_1122
  L_spi_1123
  L_spi_1124
  L_spi_1125
  L_spi_1126
  L_spi_1127
  L_spi_1128
  L_spi_1129
  L_spi_1130
  L_spi_1131
  L_spi_1132
  L_spi_1133
  L_spi_1134
  L_spi_1135
  L_spi_1136
  L_spi_1137
  L_spi_1138
  L_spi_1139
  L_spi_1140
  L_spi_1141
  L_spi_1142
  L_spi_1143
  L_spi_1144
  L_spi_1145
  L_spi_1146
  L_spi_1147
  L_spi_1148
  L_spi_1149
  L_int_1150
  L_int_1151
  L_int_1153
  L_int_1154
  L_int_1155
  L_int_2156
  L_int_2157
  L_int_2159
  L_int_2160
  L_int_2161
  L_urx_1162
  L_urx_1163
  L_urx_1164
  L_urx_1165
  L_urx_1166
  L_urx_1167
  L_urx_1168
  L_urx_1169
  L_urx_1170
  L_urx_1171
  L_urx_1172
  L_urx_1173
  L_urx_1174
  L_urx_1175
  L_urx_1176
  L_urx_1177
  L_urx_1178
  L_urx_1179
  L_urx_1180
  L_urx_1181
  L_urx_1182
  L_urx_1183
  L_urx_1184
  L_urx_1185
  L_urx_1186
  L_urx_1187
  L_urx_1188
  L_urx_1189
  L_urx_2190
  L_urx_2191
  L_urx_2192
  L_urx_2193
  L_urx_2194
  L_urx_2195
  L_urx_2196
  L_urx_2197
  L_urx_2198
  L_urx_2199
  L_urx_2200
  L_urx_2201
  L_urx_2202
  L_urx_2203
  L_urx_2204
  L_urx_2205
  L_urx_2206
  L_urx_2207
  L_urx_2208
  L_urx_2209
  L_urx_2210
  L__IncrementarFecha211
  L__IncrementarFecha212
  L__IncrementarFecha213
  L__IncrementarFecha214
  L__IncrementarFecha215
  L__IncrementarFecha216
  L__IncrementarFecha217
  L__IncrementarFecha218
  L__IncrementarFecha219
  L__IncrementarFecha220
  L__IncrementarFecha221
  L__IncrementarFecha222
  L__IncrementarFecha223
  L__IncrementarFecha224
  L__IncrementarFecha225
  L__IncrementarFecha226
  L__IncrementarFecha227
  L__IncrementarFecha228
  L__IncrementarFecha229
  L__IncrementarFecha230
  L__EnviarTramaRS485231
  L__InterrupcionP1232
  L__InterrupcionP1233
  L__InterrupcionP1234
  L__spi_1235
  L__spi_1236
  L__spi_1237
  L__spi_1238
  L__spi_1239
  L__spi_1240
  L__spi_1241
  L__spi_1242
  L__spi_1243
  L__spi_1244
  L__spi_1245
  L__spi_1246
  L__spi_1247
  L__spi_1248
  L__spi_1249
  L__spi_1250
  L__spi_1251
  L__spi_1252
  L__spi_1253
  L__spi_1254
  L__spi_1255
  L__spi_1256
  L__spi_1257
  L__spi_1258
  L__spi_1259
  L__spi_1260
  L__spi_1261
  L__spi_1262
  L__spi_1263
  L__spi_1264
  L__spi_1265
  L__spi_1266
  L__spi_1267
  L__spi_1268
  L__spi_1269
  L__spi_1270
  L__spi_1271
  L__spi_1272
  L__spi_1273
  L__spi_1274
  L__spi_1275
  L__spi_1276
  L__spi_1277
  L__spi_1278
  L__spi_1279
  L__spi_1280
  L__spi_1281
  L__spi_1282
  L__spi_1283
  L__spi_1284
  L__spi_1285
  L__spi_1286
  L__spi_1287
  L__spi_1288
  L__spi_1289
  L__spi_1290
  L__spi_1291
  L__spi_1292
  L__spi_1293
  L__spi_1294
  L__spi_1295
  L__spi_1296
  L__spi_1297
  L__spi_1298
  L__spi_1299
  L__spi_1300
  L__spi_1301
  L__spi_1302
  L__spi_1303
  L__spi_1304
  L__spi_1305
  L__spi_1306
  L__spi_1307
  L__spi_1308
  L__spi_1309
  L__spi_1310
  L__spi_1311
  L__spi_1312
  L__spi_1313
  L__spi_1314
  L__spi_1315
  L__spi_1316
  L__spi_1317
  L__spi_1318
  L__spi_1319
  L__spi_1320
  L__spi_1321
  L__spi_1322
  L__spi_1323
  L__spi_1324
  L__spi_1325
  L__spi_1326
  L__spi_1327
  L__spi_1328
  L__spi_1329
  L__spi_1330
  L__int_1331
  L__int_1332
  L__int_1333
  L__int_2334
  L__int_2335
  L__int_2336
  L__urx_1337
  L__urx_1338
  L__urx_1339
  L__urx_1340
  L__urx_1341
  L__urx_1342
  L__urx_1343
  L__urx_1344
  L__urx_1345
  L__urx_1346
  L__urx_1347
  L__urx_1348
  L__urx_2349
  L__urx_2350
  L__urx_2351
  L__urx_2352
  L__urx_2353
  L__urx_2354
  L__urx_2355
  L__urx_2356
  L__urx_2357
  L_end_DS3234_init
  _DS3234_init
  L_end_DS3234_write_byte
  _DS3234_write_byte
  L_end_DS3234_read_byte
  _DS3234_read_byte
  L_end_DS3234_setDate
  _DS3234_setDate
  L_end_RecuperarHoraRTC
  _RecuperarHoraRTC
  L_end_RecuperarFechaRTC
  _RecuperarFechaRTC
  L_end_IncrementarFecha
  _IncrementarFecha
  L__IncrementarFecha365
  L__IncrementarFecha366
  L__IncrementarFecha367
  L__IncrementarFecha368
  L__IncrementarFecha369
  L__IncrementarFecha370
  L__IncrementarFecha371
  L__IncrementarFecha372
  L__IncrementarFecha373
  L__IncrementarFecha374
  L__IncrementarFecha375
  L__IncrementarFecha376
  L__IncrementarFecha377
  L__IncrementarFecha378
  L__IncrementarFecha379
  L__IncrementarFecha380
  L__IncrementarFecha381
  L__IncrementarFecha382
  L__IncrementarFecha383
  L__IncrementarFecha384
  L__IncrementarFecha385
  L_end_AjustarTiempoSistema
  _AjustarTiempoSistema
  L_end_GPS_init
  _GPS_init
  L_end_RecuperarFechaGPS
  _RecuperarFechaGPS
  L_end_RecuperarHoraGPS
  _RecuperarHoraGPS
  L_end_RecuperarFechaRPI
  _RecuperarFechaRPI
  L_end_RecuperarHoraRPI
  _RecuperarHoraRPI
  L_end_EnviarTramaRS485
  _EnviarTramaRS485
  L__EnviarTramaRS485393
  L__EnviarTramaRS485394
  L__EnviarTramaRS485395
  L__EnviarTramaRS485396
  L__EnviarTramaRS485397
  L__EnviarTramaRS485398
  L_end_main
  _main
  L__main_end_loop
  L_end_ConfiguracionPrincipal
  _ConfiguracionPrincipal
  L_end_InterrupcionP1
  _InterrupcionP1
  L__InterrupcionP1403
  L__InterrupcionP1404
  L__InterrupcionP1405
  L__InterrupcionP1406
  L_end_spi_1
  _spi_1
  L__spi_1408
  L__spi_1409
  L__spi_1410
  L__spi_1411
  L__spi_1412
  L__spi_1413
  L__spi_1414
  L__spi_1415
  L__spi_1416
  L__spi_1417
  L__spi_1418
  L__spi_1419
  L__spi_1420
  L__spi_1421
  L__spi_1422
  L__spi_1423
  L__spi_1424
  L__spi_1425
  L__spi_1426
  L__spi_1427
  L__spi_1428
  L__spi_1429
  L__spi_1430
  L__spi_1431
  L__spi_1432
  L__spi_1433
  L__spi_1434
  L__spi_1435
  L__spi_1436
  L__spi_1437
  L__spi_1438
  L__spi_1439
  L__spi_1440
  L__spi_1441
  L__spi_1442
  L__spi_1443
  L__spi_1444
  L__spi_1445
  L__spi_1446
  L__spi_1447
  L__spi_1448
  L__spi_1449
  L__spi_1450
  L__spi_1451
  L__spi_1452
  L__spi_1453
  L__spi_1454
  L__spi_1455
  L__spi_1456
  L__spi_1457
  L__spi_1458
  L__spi_1459
  L__spi_1460
  L__spi_1461
  L__spi_1462
  L__spi_1463
  L__spi_1464
  L__spi_1465
  L__spi_1466
  L__spi_1467
  L__spi_1468
  L__spi_1469
  L__spi_1470
  L__spi_1471
  L__spi_1472
  L__spi_1473
  L__spi_1474
  L__spi_1475
  L__spi_1476
  L__spi_1477
  L_end_int_1
  _int_1
  L__int_1479
  L__int_1480
  L__int_1481
  L_end_int_2
  _int_2
  L__int_2483
  L__int_2484
  L__int_2485
  L_end_Timer2Int
  _Timer2Int
  L_end_urx_1
  _urx_1
  L__urx_1488
  L__urx_1489
  L__urx_1490
  L__urx_1491
  L__urx_1492
  L__urx_1493
  L__urx_1494
  L__urx_1495
  L__urx_1496
  L__urx_1497
  L__urx_1498
  L__urx_1499
  L__urx_1500
  L__urx_1501
  L__urx_1502
  L__urx_1503
  L__urx_1504
  L__urx_1505
  L__urx_1506
  L_end_urx_2
  _urx_2
  L__urx_2508
  L__urx_2509
  L__urx_2510
  L__urx_2511
  L__urx_2512
  L__urx_2513
  L__urx_2514
  L__urx_2515
  L__urx_2516
  L__urx_2517
  L__urx_2518
  L__urx_2519
  L__urx_2520
  L__urx_2521
  L_IncrementarFecha0
  L_IncrementarFecha1
  L_IncrementarFecha2
  L_IncrementarFecha3
  L_IncrementarFecha4
  L_IncrementarFecha5
  L_IncrementarFecha6
  L_IncrementarFecha7
  L_IncrementarFecha8
  L_IncrementarFecha9
  L_IncrementarFecha10
  L_IncrementarFecha11
  L_IncrementarFecha12
  L_IncrementarFecha13
  L_IncrementarFecha14
  L_IncrementarFecha15
  L_IncrementarFecha16
  L_IncrementarFecha17
  L_IncrementarFecha18
  L_IncrementarFecha19
  L_IncrementarFecha20
  L_IncrementarFecha21
  L_IncrementarFecha22
  L_IncrementarFecha23
  L_IncrementarFecha24
  L_IncrementarFecha25
  L_IncrementarFecha26
  L_GPS_init27
  L_GPS_init29
  L_EnviarTramaRS48531
  L_EnviarTramaRS48532
  L_EnviarTramaRS48533
  L_EnviarTramaRS48534
  L_EnviarTramaRS48535
  L_EnviarTramaRS48536
  L_EnviarTramaRS48537
  L_EnviarTramaRS48538
  L_EnviarTramaRS48539
  L_EnviarTramaRS48540
  L_EnviarTramaRS48541
  L_EnviarTramaRS48542
  L_main43
  L_main44
  L_ConfiguracionPrincipal45
  L_InterrupcionP147
  L_InterrupcionP148
  L_InterrupcionP149
  L_InterrupcionP150
  L_InterrupcionP151
  L_InterrupcionP152
  L_InterrupcionP153
  L_InterrupcionP154
  L_spi_156
  L_spi_157
  L_spi_158
  L_spi_159
  L_spi_160
  L_spi_161
  L_spi_162
  L_spi_163
  L_spi_164
  L_spi_165
  L_spi_166
  L_spi_167
  L_spi_168
  L_spi_169
  L_spi_170
  L_spi_171
  L_spi_172
  L_spi_173
  L_spi_174
  L_spi_175
  L_spi_176
  L_spi_177
  L_spi_178
  L_spi_179
  L_spi_180
  L_spi_181
  L_spi_182
  L_spi_183
  L_spi_184
  L_spi_185
  L_spi_186
  L_spi_187
  L_spi_188
  L_spi_189
  L_spi_190
  L_spi_191
  L_spi_192
  L_spi_193
  L_spi_194
  L_spi_195
  L_spi_196
  L_spi_197
  L_spi_198
  L_spi_199
  L_spi_1100
  L_spi_1101
  L_spi_1102
  L_spi_1103
  L_spi_1104
  L_spi_1105
  L_spi_1106
  L_spi_1107
  L_spi_1108
  L_spi_1109
  L_spi_1110
  L_spi_1111
  L_spi_1112
  L_spi_1113
  L_spi_1114
  L_spi_1115
  L_spi_1116
  L_spi_1117
  L_spi_1118
  L_spi_1119
  L_spi_1120
  L_spi_1121
  L_spi_1122
  L_spi_1123
  L_spi_1124
  L_spi_1125
  L_spi_1126
  L_spi_1127
  L_spi_1128
  L_spi_1129
  L_spi_1130
  L_spi_1131
  L_spi_1132
  L_spi_1133
  L_spi_1134
  L_spi_1135
  L_spi_1136
  L_spi_1137
  L_spi_1138
  L_spi_1139
  L_spi_1140
  L_spi_1141
  L_spi_1142
  L_spi_1143
  L_spi_1144
  L_spi_1145
  L_spi_1146
  L_spi_1147
  L_spi_1148
  L_spi_1149
  L_int_1150
  L_int_1151
  L_int_1153
  L_int_1154
  L_int_1155
  L_int_2156
  L_int_2157
  L_int_2159
  L_int_2160
  L_int_2161
  L_urx_1162
  L_urx_1163
  L_urx_1164
  L_urx_1165
  L_urx_1166
  L_urx_1167
  L_urx_1168
  L_urx_1169
  L_urx_1170
  L_urx_1171
  L_urx_1172
  L_urx_1173
  L_urx_1174
  L_urx_1175
  L_urx_1176
  L_urx_1177
  L_urx_1178
  L_urx_1179
  L_urx_1180
  L_urx_1181
  L_urx_1182
  L_urx_1183
  L_urx_1184
  L_urx_1185
  L_urx_1186
  L_urx_1187
  L_urx_1188
  L_urx_1189
  L_urx_2190
  L_urx_2191
  L_urx_2192
  L_urx_2193
  L_urx_2194
  L_urx_2195
  L_urx_2196
  L_urx_2197
  L_urx_2198
  L_urx_2199
  L_urx_2200
  L_urx_2201
  L_urx_2202
  L_urx_2203
  L_urx_2204
  L_urx_2205
  L_urx_2206
  L_urx_2207
  L_urx_2208
  L_urx_2209
  L_urx_2210
  L__IncrementarFecha211
  L__IncrementarFecha212
  L__IncrementarFecha213
  L__IncrementarFecha214
  L__IncrementarFecha215
  L__IncrementarFecha216
  L__IncrementarFecha217
  L__IncrementarFecha218
  L__IncrementarFecha219
  L__IncrementarFecha220
  L__IncrementarFecha221
  L__IncrementarFecha222
  L__IncrementarFecha223
  L__IncrementarFecha224
  L__IncrementarFecha225
  L__IncrementarFecha226
  L__IncrementarFecha227
  L__IncrementarFecha228
  L__IncrementarFecha229
  L__IncrementarFecha230
  L__EnviarTramaRS485231
  L__InterrupcionP1232
  L__InterrupcionP1233
  L__InterrupcionP1234
  L__spi_1235
  L__spi_1236
  L__spi_1237
  L__spi_1238
  L__spi_1239
  L__spi_1240
  L__spi_1241
  L__spi_1242
  L__spi_1243
  L__spi_1244
  L__spi_1245
  L__spi_1246
  L__spi_1247
  L__spi_1248
  L__spi_1249
  L__spi_1250
  L__spi_1251
  L__spi_1252
  L__spi_1253
  L__spi_1254
  L__spi_1255
  L__spi_1256
  L__spi_1257
  L__spi_1258
  L__spi_1259
  L__spi_1260
  L__spi_1261
  L__spi_1262
  L__spi_1263
  L__spi_1264
  L__spi_1265
  L__spi_1266
  L__spi_1267
  L__spi_1268
  L__spi_1269
  L__spi_1270
  L__spi_1271
  L__spi_1272
  L__spi_1273
  L__spi_1274
  L__spi_1275
  L__spi_1276
  L__spi_1277
  L__spi_1278
  L__spi_1279
  L__spi_1280
  L__spi_1281
  L__spi_1282
  L__spi_1283
  L__spi_1284
  L__spi_1285
  L__spi_1286
  L__spi_1287
  L__spi_1288
  L__spi_1289
  L__spi_1290
  L__spi_1291
  L__spi_1292
  L__spi_1293
  L__spi_1294
  L__spi_1295
  L__spi_1296
  L__spi_1297
  L__spi_1298
  L__spi_1299
  L__spi_1300
  L__spi_1301
  L__spi_1302
  L__spi_1303
  L__spi_1304
  L__spi_1305
  L__spi_1306
  L__spi_1307
  L__spi_1308
  L__spi_1309
  L__spi_1310
  L__spi_1311
  L__spi_1312
  L__spi_1313
  L__spi_1314
  L__spi_1315
  L__spi_1316
  L__spi_1317
  L__spi_1318
  L__spi_1319
  L__spi_1320
  L__spi_1321
  L__spi_1322
  L__spi_1323
  L__spi_1324
  L__spi_1325
  L__spi_1326
  L__spi_1327
  L__spi_1328
  L__spi_1329
  L__spi_1330
  L__int_1331
  L__int_1332
  L__int_1333
  L__int_2334
  L__int_2335
  L__int_2336
  L__urx_1337
  L__urx_1338
  L__urx_1339
  L__urx_1340
  L__urx_1341
  L__urx_1342
  L__urx_1343
  L__urx_1344
  L__urx_1345
  L__urx_1346
  L__urx_1347
  L__urx_1348
  L__urx_2349
  L__urx_2350
  L__urx_2351
  L__urx_2352
  L__urx_2353
  L__urx_2354
  L__urx_2355
  L__urx_2356
  L__urx_2357
  L_end_DS3234_init
  _DS3234_init
  L_end_DS3234_write_byte
  _DS3234_write_byte
  L_end_DS3234_read_byte
  _DS3234_read_byte
  L_end_DS3234_setDate
  _DS3234_setDate
  L_end_RecuperarHoraRTC
  _RecuperarHoraRTC
  L_end_RecuperarFechaRTC
  _RecuperarFechaRTC
  L_end_IncrementarFecha
  _IncrementarFecha
  L__IncrementarFecha365
  L__IncrementarFecha366
  L__IncrementarFecha367
  L__IncrementarFecha368
  L__IncrementarFecha369
  L__IncrementarFecha370
  L__IncrementarFecha371
  L__IncrementarFecha372
  L__IncrementarFecha373
  L__IncrementarFecha374
  L__IncrementarFecha375
  L__IncrementarFecha376
  L__IncrementarFecha377
  L__IncrementarFecha378
  L__IncrementarFecha379
  L__IncrementarFecha380
  L__IncrementarFecha381
  L__IncrementarFecha382
  L__IncrementarFecha383
  L__IncrementarFecha384
  L__IncrementarFecha385
  L_end_AjustarTiempoSistema
  _AjustarTiempoSistema
  L_end_GPS_init
  _GPS_init
  L_end_RecuperarFechaGPS
  _RecuperarFechaGPS
  L_end_RecuperarHoraGPS
  _RecuperarHoraGPS
  L_end_RecuperarFechaRPI
  _RecuperarFechaRPI
  L_end_RecuperarHoraRPI
  _RecuperarHoraRPI
  L_end_EnviarTramaRS485
  _EnviarTramaRS485
  L__EnviarTramaRS485393
  L__EnviarTramaRS485394
  L__EnviarTramaRS485395
  L__EnviarTramaRS485396
  L__EnviarTramaRS485397
  L__EnviarTramaRS485398
  L_end_main
  _main
  L__main_end_loop
  L_end_ConfiguracionPrincipal
  _ConfiguracionPrincipal
  L_end_InterrupcionP1
  _InterrupcionP1
  L__InterrupcionP1403
  L__InterrupcionP1404
  L__InterrupcionP1405
  L__InterrupcionP1406
  L_end_spi_1
  _spi_1
  L__spi_1408
  L__spi_1409
  L__spi_1410
  L__spi_1411
  L__spi_1412
  L__spi_1413
  L__spi_1414
  L__spi_1415
  L__spi_1416
  L__spi_1417
  L__spi_1418
  L__spi_1419
  L__spi_1420
  L__spi_1421
  L__spi_1422
  L__spi_1423
  L__spi_1424
  L__spi_1425
  L__spi_1426
  L__spi_1427
  L__spi_1428
  L__spi_1429
  L__spi_1430
  L__spi_1431
  L__spi_1432
  L__spi_1433
  L__spi_1434
  L__spi_1435
  L__spi_1436
  L__spi_1437
  L__spi_1438
  L__spi_1439
  L__spi_1440
  L__spi_1441
  L__spi_1442
  L__spi_1443
  L__spi_1444
  L__spi_1445
  L__spi_1446
  L__spi_1447
  L__spi_1448
  L__spi_1449
  L__spi_1450
  L__spi_1451
  L__spi_1452
  L__spi_1453
  L__spi_1454
  L__spi_1455
  L__spi_1456
  L__spi_1457
  L__spi_1458
  L__spi_1459
  L__spi_1460
  L__spi_1461
  L__spi_1462
  L__spi_1463
  L__spi_1464
  L__spi_1465
  L__spi_1466
  L__spi_1467
  L__spi_1468
  L__spi_1469
  L__spi_1470
  L__spi_1471
  L__spi_1472
  L__spi_1473
  L__spi_1474
  L__spi_1475
  L__spi_1476
  L__spi_1477
  L_end_int_1
  _int_1
  L__int_1479
  L__int_1480
  L__int_1481
  L_end_int_2
  _int_2
  L__int_2483
  L__int_2484
  L__int_2485
  L_end_Timer2Int
  _Timer2Int
  L_end_urx_1
  _urx_1
  L__urx_1488
  L__urx_1489
  L__urx_1490
  L__urx_1491
  L__urx_1492
  L__urx_1493
  L__urx_1494
  L__urx_1495
  L__urx_1496
  L__urx_1497
  L__urx_1498
  L__urx_1499
  L__urx_1500
  L__urx_1501
  L__urx_1502
  L__urx_1503
  L__urx_1504
  L__urx_1505
  L__urx_1506
  L_end_urx_2
  _urx_2
  L__urx_2508
  L__urx_2509
  L__urx_2510
  L__urx_2511
  L__urx_2512
  L__urx_2513
  L__urx_2514
  L__urx_2515
  L__urx_2516
  L__urx_2517
  L__urx_2518
  L__urx_2519
  L__urx_2520
  L__urx_2521
  L_ByteToStr0
  L_ByteToStr1
  L_ByteToStr2
  L_ByteToStr3
  L_ByteToStr4
  L_ByteToStr5
  L_WordToStr6
  L_WordToStr7
  L_WordToStr8
  L_WordToStr9
  L_WordToStr10
  L_WordToStr11
  L_WordToStrWithZeros12
  L_WordToStrWithZeros13
  L_WordToStrWithZeros14
  L_WordToStrWithZeros15
  L_WordToStrWithZeros16
  L_ShortToStr17
  L_ShortToStr18
  L_ShortToStr19
  L_ShortToStr20
  L_ShortToStr21
  L_ShortToStr22
  L_IntToStr23
  L_IntToStr24
  L_IntToStr25
  L_IntToStr26
  L_IntToStr27
  L_IntToStr28
  L_IntToStrWithZeros29
  L_IntToStrWithZeros30
  L_IntToStrWithZeros31
  L_IntToStrWithZeros32
  L_IntToStrWithZeros33
  L_IntToStrWithZeros34
  L_IntToStrWithZeros35
  L_IntToStrWithZeros36
  L_IntToStrWithZeros37
  L_LongWordToStr38
  L_LongWordToStr39
  L_LongWordToStr40
  L_LongWordToStr41
  L_LongWordToStr42
  L_LongWordToStr43
  L_LongWordToStrWithZeros44
  L_LongWordToStrWithZeros45
  L_LongWordToStrWithZeros46
  L_LongWordToStrWithZeros47
  L_LongWordToStrWithZeros48
  L_LongToStr49
  L_LongToStr50
  L_LongToStr51
  L_LongToStr52
  L_LongToStr53
  L_LongToStr54
  L_LongIntToStrWithZeros55
  L_LongIntToStrWithZeros56
  L_LongIntToStrWithZeros57
  L_LongIntToStrWithZeros58
  L_LongIntToStrWithZeros59
  L_LongIntToStrWithZeros60
  L_LongIntToStrWithZeros61
  L_LongIntToStrWithZeros62
  L_LongIntToStrWithZeros63
  L_Dec2Bcd64
  L_Dec2Bcd65
  L_Rtrim66
  L_Rtrim67
  L_Rtrim68
  L_Rtrim69
  L_Ltrim70
  L_Ltrim71
  L_Ltrim72
  L_Ltrim73
  L_Ltrim74
  L_Ltrim75
  L_FloatToStr76
  L_FloatToStr77
  L_FloatToStr78
  L_FloatToStr79
  L_FloatToStr80
  L_FloatToStr81
  L_FloatToStr82
  L_FloatToStr83
  L_FloatToStr84
  L_FloatToStr85
  L_FloatToStr86
  L_FloatToStr87
  L_FloatToStr88
  L_FloatToStr89
  L_FloatToStr90
  L_FloatToStr91
  L_FloatToStr92
  L_FloatToStr93
  L_FloatToStr94
  L_FloatToStr95
  L_FloatToStr96
  L_FloatToStr97
  L__ShortToStr98
  L__IntToStr99
  L__LongToStr100
  L__Rtrim101
  L__Rtrim102
  L__Rtrim103
  L__Ltrim104
  L__Ltrim105
  L__Ltrim106
  L__Ltrim107
  L__FloatToStr108
  L__FloatToStr109
  L__FloatToStr110
  L__FloatToStr111
  L_end_ByteToHex
  _ByteToHex
  L_end_ShortToHex
  _ShortToHex
  L_end_WordToHex
  _WordToHex
  L_end_IntToHex
  _IntToHex
  L_end_LongWordToHex
  _LongWordToHex
  L_end_LongIntToHex
  _LongIntToHex
  L_end_ByteToStr
  _ByteToStr
  L__ByteToStr119
  L__ByteToStr120
  L_end_WordToStr
  _WordToStr
  L__WordToStr122
  L__WordToStr123
  L_end_WordToStrWithZeros
  _WordToStrWithZeros
  L__WordToStrWithZeros125
  L__WordToStrWithZeros126
  L_end_ShortToStr
  _ShortToStr
  L__ShortToStr128
  L__ShortToStr129
  L__ShortToStr130
  L__ShortToStr131
  L_end_IntToStr
  _IntToStr
  L__IntToStr133
  L__IntToStr134
  L__IntToStr135
  L__IntToStr136
  L_end_IntToStrWithZeros
  _IntToStrWithZeros
  L__IntToStrWithZeros138
  L__IntToStrWithZeros139
  L__IntToStrWithZeros140
  L__IntToStrWithZeros141
  L__IntToStrWithZeros142
  L_end_LongWordToStr
  _LongWordToStr
  L__LongWordToStr144
  L__LongWordToStr145
  L_end_LongWordToStrWithZeros
  _LongWordToStrWithZeros
  L__LongWordToStrWithZeros147
  L__LongWordToStrWithZeros148
  L_end_LongToStr
  _LongToStr
  L__LongToStr150
  L__LongToStr151
  L__LongToStr152
  L__LongToStr153
  L_end_LongIntToStrWithZeros
  _LongIntToStrWithZeros
  L__LongIntToStrWithZeros155
  L__LongIntToStrWithZeros156
  L__LongIntToStrWithZeros157
  L__LongIntToStrWithZeros158
  L__LongIntToStrWithZeros159
  L_end_Dec2Bcd
  _Dec2Bcd
  L__Dec2Bcd161
  L_end_Bcd2Dec
  _Bcd2Dec
  L_end_Bcd2Dec16
  _Bcd2Dec16
  L_end_Dec2Bcd16
  _Dec2Bcd16
  L_end_Rtrim
  _Rtrim
  L__Rtrim166
  L__Rtrim167
  L_end_Ltrim
  _Ltrim
  L__Ltrim169
  L__Ltrim170
  L__Ltrim171
  L_end_FloatToStr
  _FloatToStr
  L__FloatToStr173
  L__FloatToStr174
  L__FloatToStr175
  L__FloatToStr176
  L__FloatToStr177
  L__FloatToStr178
  L__FloatToStr179
  L__FloatToStr180
  L__FloatToStr181
  L__FloatToStr182
  L__FloatToStr183
  L__FloatToStr184
  L__FloatToStr185
  L__FloatToStr186
  L__FloatToStr187
  L__FloatToStr188
  L__FloatToStr189
  L__FloatToStr190
  L__FloatToStr191
  L_abs0
  L___Lib_CStdlib_strtod1
  L___Lib_CStdlib_strtod2
  L___Lib_CStdlib_strtod3
  L___Lib_CStdlib_strtod4
  L___Lib_CStdlib_strtod5
  L___Lib_CStdlib_strtod6
  L___Lib_CStdlib_strtod7
  L___Lib_CStdlib_strtod8
  L___Lib_CStdlib_strtod9
  L___Lib_CStdlib_strtod10
  L___Lib_CStdlib_strtod11
  L___Lib_CStdlib_strtod12
  L___Lib_CStdlib_strtod13
  L___Lib_CStdlib_strtod14
  L___Lib_CStdlib_strtod15
  L___Lib_CStdlib_strtod16
  L___Lib_CStdlib_strtod17
  L___Lib_CStdlib_strtod18
  L___Lib_CStdlib_strtod19
  L___Lib_CStdlib_strtod20
  L___Lib_CStdlib_strtod21
  L___Lib_CStdlib_strtod22
  L___Lib_CStdlib_strtod23
  L___Lib_CStdlib_strtod24
  L___Lib_CStdlib_strtod25
  L___Lib_CStdlib_strtod26
  L___Lib_CStdlib_strtod27
  L___Lib_CStdlib_strtod28
  L___Lib_CStdlib_strtod29
  L___Lib_CStdlib_strtod30
  L___Lib_CStdlib_strtod31
  L___Lib_CStdlib_strtod32
  L___Lib_CStdlib_strtod33
  L___Lib_CStdlib_strtod34
  L___Lib_CStdlib_strtod35
  L___Lib_CStdlib_strtod36
  L___Lib_CStdlib_strtod37
  L___Lib_CStdlib_strtod38
  L___Lib_CStdlib_strtod39
  L___Lib_CStdlib_strtod40
  L___Lib_CStdlib_strtod41
  L___Lib_CStdlib_strtod42
  L___Lib_CStdlib_strtod43
  L___Lib_CStdlib_strtod44
  L___Lib_CStdlib_strtod45
  L___Lib_CStdlib_strtod46
  L___Lib_CStdlib_strtod47
  L___Lib_CStdlib_strtod48
  L___Lib_CStdlib_strtod49
  L___Lib_CStdlib_strtod50
  L___Lib_CStdlib_strtod51
  L___Lib_CStdlib_strtod52
  ___atoi_skipws_atoi
  L_atoi53
  L_atoi54
  L_atoi55
  L_atoi56
  L_atoi57
  L_atoi58
  ___atoi_conv_atoi
  L_atoi59
  L_atoi60
  ___atol_skipws_atol
  L_atol61
  L_atol62
  L_atol63
  L_atol64
  L_atol65
  L_atol66
  ___atol_conv_atol
  L_atol67
  L_atol68
  L_labs69
  L_max70
  L_min71
  L_rand72
  L_xtoi73
  L_xtoi74
  L_xtoi75
  L_xtoi76
  L_xtoi77
  L_xtoi78
  L_xtoi79
  L_xtoi80
  L_xtoi81
  L_xtoi82
  L_xtoi83
  L___Lib_CStdlib_strtod84
  L___Lib_CStdlib_strtod85
  L___Lib_CStdlib_strtod86
  L___Lib_CStdlib_strtod87
  L___Lib_CStdlib_strtod88
  L___Lib_CStdlib_strtod89
  L___Lib_CStdlib_strtod90
  L___Lib_CStdlib_strtod91
  L___Lib_CStdlib_strtod92
  L___Lib_CStdlib_strtod93
  L___Lib_CStdlib_strtod94
  L___Lib_CStdlib_strtod95
  L___Lib_CStdlib_strtod96
  L__atoi97
  L__atoi98
  L__atoi99
  L__atol100
  L__atol101
  L__atol102
  L_end_abs
  _abs
  L__abs104
  L_end_strtod
  __Lib_CStdlib_strtod
  L___Lib_CStdlib_strtod106
  L___Lib_CStdlib_strtod107
  L___Lib_CStdlib_strtod108
  L___Lib_CStdlib_strtod109
  L___Lib_CStdlib_strtod110
  L___Lib_CStdlib_strtod111
  L___Lib_CStdlib_strtod112
  L___Lib_CStdlib_strtod113
  L___Lib_CStdlib_strtod114
  L___Lib_CStdlib_strtod115
  L___Lib_CStdlib_strtod116
  L___Lib_CStdlib_strtod117
  L___Lib_CStdlib_strtod118
  L___Lib_CStdlib_strtod119
  L___Lib_CStdlib_strtod120
  L___Lib_CStdlib_strtod121
  L___Lib_CStdlib_strtod122
  L___Lib_CStdlib_strtod123
  L___Lib_CStdlib_strtod124
  L___Lib_CStdlib_strtod125
  L___Lib_CStdlib_strtod126
  L___Lib_CStdlib_strtod127
  L___Lib_CStdlib_strtod128
  L___Lib_CStdlib_strtod129
  L___Lib_CStdlib_strtod130
  L___Lib_CStdlib_strtod131
  L___Lib_CStdlib_strtod132
  L___Lib_CStdlib_strtod133
  L_end_atof
  _atof
  L_end_atoi
  _atoi
  L__atoi136
  L__atoi137
  L__atoi138
  L__atoi139
  L__atoi140
  L__atoi141
  L_end_atol
  _atol
  L__atol143
  L__atol144
  L__atol145
  L__atol146
  L__atol147
  L__atol148
  L_end_div
  _div
  L_end_ldiv
  _ldiv
  L_end_uldiv
  _uldiv
  L_end_labs
  _labs
  L__labs153
  L_end_max
  _max
  L__max155
  L_end_min
  _min
  L__min157
  L_end_srand
  _srand
  L_end_rand
  _rand
  L__rand160
  L_end_xtoi
  _xtoi
  L__xtoi162
  L__xtoi163
  L__xtoi164
  L__xtoi165
  L__xtoi166
  L__xtoi167
  L__xtoi168
  L_islower0
  L_islower1
  L_isupper2
  L_isupper3
  L_isalpha4
  L_isalpha5
  L_iscntrl6
  L_iscntrl7
  L_isdigit8
  L_isdigit9
  L_isalnum10
  L_isalnum11
  L_isspace12
  L_isspace13
  L_isspace14
  L_isspace15
  L_ispunct16
  L_ispunct17
  L_ispunct18
  L_ispunct19
  L_ispunct20
  L_ispunct21
  L_ispunct22
  L_ispunct23
  L_isgraph24
  L_isgraph25
  L_isxdigit26
  L_isxdigit27
  L_isxdigit28
  L_isxdigit29
  L_tolower30
  L_tolower31
  L_tolower32
  L_toupper33
  L_toupper34
  L_toupper35
  L__isspace36
  L__isspace37
  L__isspace38
  L__tolower39
  L__tolower40
  L__tolower41
  L__toupper42
  L__toupper43
  L__toupper44
  L_end_islower
  _islower
  L__islower46
  L__islower47
  L_end_isupper
  _isupper
  L__isupper49
  L__isupper50
  L_end_isalpha
  _isalpha
  L__isalpha52
  L__isalpha53
  L_end_iscntrl
  _iscntrl
  L__iscntrl55
  L__iscntrl56
  L_end_isdigit
  _isdigit
  L__isdigit58
  L__isdigit59
  L_end_isalnum
  _isalnum
  L__isalnum61
  L__isalnum62
  L__isalnum63
  L_end_isspace
  _isspace
  L__isspace65
  L__isspace66
  L__isspace67
  L_end_ispunct
  _ispunct
  L__ispunct69
  L__ispunct70
  L__ispunct71
  L__ispunct72
  L__ispunct73
  L__ispunct74
  L__ispunct75
  L__ispunct76
  L_end_isgraph
  _isgraph
  L__isgraph78
  L__isgraph79
  L__isgraph80
  L__isgraph81
  L_end_isxdigit
  _isxdigit
  L__isxdigit83
  L__isxdigit84
  L__isxdigit85
  L__isxdigit86
  L_end_tolower
  _tolower
  L__tolower88
  L__tolower89
  L_end_toupper
  _toupper
  L__toupper91
  L__toupper92
  L_IncrementarFecha0
  L_IncrementarFecha1
  L_IncrementarFecha2
  L_IncrementarFecha3
  L_IncrementarFecha4
  L_IncrementarFecha5
  L_IncrementarFecha6
  L_IncrementarFecha7
  L_IncrementarFecha8
  L_IncrementarFecha9
  L_IncrementarFecha10
  L_IncrementarFecha11
  L_IncrementarFecha12
  L_IncrementarFecha13
  L_IncrementarFecha14
  L_IncrementarFecha15
  L_IncrementarFecha16
  L_IncrementarFecha17
  L_IncrementarFecha18
  L_IncrementarFecha19
  L_IncrementarFecha20
  L_IncrementarFecha21
  L_IncrementarFecha22
  L_IncrementarFecha23
  L_IncrementarFecha24
  L_IncrementarFecha25
  L_IncrementarFecha26
  L_GPS_init27
  L_GPS_init29
  L_EnviarTramaRS48531
  L_EnviarTramaRS48532
  L_EnviarTramaRS48533
  L_EnviarTramaRS48534
  L_EnviarTramaRS48535
  L_EnviarTramaRS48536
  L_EnviarTramaRS48537
  L_EnviarTramaRS48538
  L_EnviarTramaRS48539
  L_EnviarTramaRS48540
  L_EnviarTramaRS48541
  L_EnviarTramaRS48542
  L_main43
  L_main44
  L_ConfiguracionPrincipal45
  L_InterrupcionP147
  L_InterrupcionP148
  L_InterrupcionP149
  L_InterrupcionP150
  L_InterrupcionP151
  L_InterrupcionP152
  L_InterrupcionP153
  L_InterrupcionP154
  L_spi_156
  L_spi_157
  L_spi_158
  L_spi_159
  L_spi_160
  L_spi_161
  L_spi_162
  L_spi_163
  L_spi_164
  L_spi_165
  L_spi_166
  L_spi_167
  L_spi_168
  L_spi_169
  L_spi_170
  L_spi_171
  L_spi_172
  L_spi_173
  L_spi_174
  L_spi_175
  L_spi_176
  L_spi_177
  L_spi_178
  L_spi_179
  L_spi_180
  L_spi_181
  L_spi_182
  L_spi_183
  L_spi_184
  L_spi_185
  L_spi_186
  L_spi_187
  L_spi_188
  L_spi_189
  L_spi_190
  L_spi_191
  L_spi_192
  L_spi_193
  L_spi_194
  L_spi_195
  L_spi_196
  L_spi_197
  L_spi_198
  L_spi_199
  L_spi_1100
  L_spi_1101
  L_spi_1102
  L_spi_1103
  L_spi_1104
  L_spi_1105
  L_spi_1106
  L_spi_1107
  L_spi_1108
  L_spi_1109
  L_spi_1110
  L_spi_1111
  L_spi_1112
  L_spi_1113
  L_spi_1114
  L_spi_1115
  L_spi_1116
  L_spi_1117
  L_spi_1118
  L_spi_1119
  L_spi_1120
  L_spi_1121
  L_spi_1122
  L_spi_1123
  L_spi_1124
  L_spi_1125
  L_spi_1126
  L_spi_1127
  L_spi_1128
  L_spi_1129
  L_spi_1130
  L_spi_1131
  L_spi_1132
  L_spi_1133
  L_spi_1134
  L_spi_1135
  L_spi_1136
  L_spi_1137
  L_spi_1138
  L_spi_1139
  L_spi_1140
  L_spi_1141
  L_spi_1142
  L_spi_1143
  L_spi_1144
  L_spi_1145
  L_spi_1146
  L_spi_1147
  L_spi_1148
  L_spi_1149
  L_int_1150
  L_int_1151
  L_int_1153
  L_int_1154
  L_int_1155
  L_int_2156
  L_int_2157
  L_int_2159
  L_int_2160
  L_int_2161
  L_urx_1162
  L_urx_1163
  L_urx_1164
  L_urx_1165
  L_urx_1166
  L_urx_1167
  L_urx_1168
  L_urx_1169
  L_urx_1170
  L_urx_1171
  L_urx_1172
  L_urx_1173
  L_urx_1174
  L_urx_1175
  L_urx_1176
  L_urx_1177
  L_urx_1178
  L_urx_1179
  L_urx_1180
  L_urx_1181
  L_urx_1182
  L_urx_1183
  L_urx_1184
  L_urx_1185
  L_urx_1186
  L_urx_1187
  L_urx_1188
  L_urx_1189
  L_urx_2190
  L_urx_2191
  L_urx_2192
  L_urx_2193
  L_urx_2194
  L_urx_2195
  L_urx_2196
  L_urx_2197
  L_urx_2198
  L_urx_2199
  L_urx_2200
  L_urx_2201
  L_urx_2202
  L_urx_2203
  L_urx_2204
  L_urx_2205
  L_urx_2206
  L_urx_2207
  L_urx_2208
  L_urx_2209
  L_urx_2210
  L__IncrementarFecha211
  L__IncrementarFecha212
  L__IncrementarFecha213
  L__IncrementarFecha214
  L__IncrementarFecha215
  L__IncrementarFecha216
  L__IncrementarFecha217
  L__IncrementarFecha218
  L__IncrementarFecha219
  L__IncrementarFecha220
  L__IncrementarFecha221
  L__IncrementarFecha222
  L__IncrementarFecha223
  L__IncrementarFecha224
  L__IncrementarFecha225
  L__IncrementarFecha226
  L__IncrementarFecha227
  L__IncrementarFecha228
  L__IncrementarFecha229
  L__IncrementarFecha230
  L__EnviarTramaRS485231
  L__InterrupcionP1232
  L__InterrupcionP1233
  L__InterrupcionP1234
  L__spi_1235
  L__spi_1236
  L__spi_1237
  L__spi_1238
  L__spi_1239
  L__spi_1240
  L__spi_1241
  L__spi_1242
  L__spi_1243
  L__spi_1244
  L__spi_1245
  L__spi_1246
  L__spi_1247
  L__spi_1248
  L__spi_1249
  L__spi_1250
  L__spi_1251
  L__spi_1252
  L__spi_1253
  L__spi_1254
  L__spi_1255
  L__spi_1256
  L__spi_1257
  L__spi_1258
  L__spi_1259
  L__spi_1260
  L__spi_1261
  L__spi_1262
  L__spi_1263
  L__spi_1264
  L__spi_1265
  L__spi_1266
  L__spi_1267
  L__spi_1268
  L__spi_1269
  L__spi_1270
  L__spi_1271
  L__spi_1272
  L__spi_1273
  L__spi_1274
  L__spi_1275
  L__spi_1276
  L__spi_1277
  L__spi_1278
  L__spi_1279
  L__spi_1280
  L__spi_1281
  L__spi_1282
  L__spi_1283
  L__spi_1284
  L__spi_1285
  L__spi_1286
  L__spi_1287
  L__spi_1288
  L__spi_1289
  L__spi_1290
  L__spi_1291
  L__spi_1292
  L__spi_1293
  L__spi_1294
  L__spi_1295
  L__spi_1296
  L__spi_1297
  L__spi_1298
  L__spi_1299
  L__spi_1300
  L__spi_1301
  L__spi_1302
  L__spi_1303
  L__spi_1304
  L__spi_1305
  L__spi_1306
  L__spi_1307
  L__spi_1308
  L__spi_1309
  L__spi_1310
  L__spi_1311
  L__spi_1312
  L__spi_1313
  L__spi_1314
  L__spi_1315
  L__spi_1316
  L__spi_1317
  L__spi_1318
  L__spi_1319
  L__spi_1320
  L__spi_1321
  L__spi_1322
  L__spi_1323
  L__spi_1324
  L__spi_1325
  L__spi_1326
  L__spi_1327
  L__spi_1328
  L__spi_1329
  L__spi_1330
  L__int_1331
  L__int_1332
  L__int_1333
  L__int_2334
  L__int_2335
  L__int_2336
  L__urx_1337
  L__urx_1338
  L__urx_1339
  L__urx_1340
  L__urx_1341
  L__urx_1342
  L__urx_1343
  L__urx_1344
  L__urx_1345
  L__urx_1346
  L__urx_1347
  L__urx_1348
  L__urx_2349
  L__urx_2350
  L__urx_2351
  L__urx_2352
  L__urx_2353
  L__urx_2354
  L__urx_2355
  L__urx_2356
  L__urx_2357
  L_end_DS3234_init
  _DS3234_init
  L_end_DS3234_write_byte
  _DS3234_write_byte
  L_end_DS3234_read_byte
  _DS3234_read_byte
  L_end_DS3234_setDate
  _DS3234_setDate
  L_end_RecuperarHoraRTC
  _RecuperarHoraRTC
  L_end_RecuperarFechaRTC
  _RecuperarFechaRTC
  L_end_IncrementarFecha
  _IncrementarFecha
  L__IncrementarFecha365
  L__IncrementarFecha366
  L__IncrementarFecha367
  L__IncrementarFecha368
  L__IncrementarFecha369
  L__IncrementarFecha370
  L__IncrementarFecha371
  L__IncrementarFecha372
  L__IncrementarFecha373
  L__IncrementarFecha374
  L__IncrementarFecha375
  L__IncrementarFecha376
  L__IncrementarFecha377
  L__IncrementarFecha378
  L__IncrementarFecha379
  L__IncrementarFecha380
  L__IncrementarFecha381
  L__IncrementarFecha382
  L__IncrementarFecha383
  L__IncrementarFecha384
  L__IncrementarFecha385
  L_end_AjustarTiempoSistema
  _AjustarTiempoSistema
  L_end_GPS_init
  _GPS_init
  L_end_RecuperarFechaGPS
  _RecuperarFechaGPS
  L_end_RecuperarHoraGPS
  _RecuperarHoraGPS
  L_end_RecuperarFechaRPI
  _RecuperarFechaRPI
  L_end_RecuperarHoraRPI
  _RecuperarHoraRPI
  L_end_EnviarTramaRS485
  _EnviarTramaRS485
  L__EnviarTramaRS485393
  L__EnviarTramaRS485394
  L__EnviarTramaRS485395
  L__EnviarTramaRS485396
  L__EnviarTramaRS485397
  L__EnviarTramaRS485398
  L_end_main
  _main
  L__main_end_loop
  L_end_ConfiguracionPrincipal
  _ConfiguracionPrincipal
  L_end_InterrupcionP1
  _InterrupcionP1
  L__InterrupcionP1403
  L__InterrupcionP1404
  L__InterrupcionP1405
  L__InterrupcionP1406
  L_end_spi_1
  _spi_1
  L__spi_1408
  L__spi_1409
  L__spi_1410
  L__spi_1411
  L__spi_1412
  L__spi_1413
  L__spi_1414
  L__spi_1415
  L__spi_1416
  L__spi_1417
  L__spi_1418
  L__spi_1419
  L__spi_1420
  L__spi_1421
  L__spi_1422
  L__spi_1423
  L__spi_1424
  L__spi_1425
  L__spi_1426
  L__spi_1427
  L__spi_1428
  L__spi_1429
  L__spi_1430
  L__spi_1431
  L__spi_1432
  L__spi_1433
  L__spi_1434
  L__spi_1435
  L__spi_1436
  L__spi_1437
  L__spi_1438
  L__spi_1439
  L__spi_1440
  L__spi_1441
  L__spi_1442
  L__spi_1443
  L__spi_1444
  L__spi_1445
  L__spi_1446
  L__spi_1447
  L__spi_1448
  L__spi_1449
  L__spi_1450
  L__spi_1451
  L__spi_1452
  L__spi_1453
  L__spi_1454
  L__spi_1455
  L__spi_1456
  L__spi_1457
  L__spi_1458
  L__spi_1459
  L__spi_1460
  L__spi_1461
  L__spi_1462
  L__spi_1463
  L__spi_1464
  L__spi_1465
  L__spi_1466
  L__spi_1467
  L__spi_1468
  L__spi_1469
  L__spi_1470
  L__spi_1471
  L__spi_1472
  L__spi_1473
  L__spi_1474
  L__spi_1475
  L__spi_1476
  L__spi_1477
  L_end_int_1
  _int_1
  L__int_1479
  L__int_1480
  L__int_1481
  L_end_int_2
  _int_2
  L__int_2483
  L__int_2484
  L__int_2485
  L_end_Timer2Int
  _Timer2Int
  L_end_urx_1
  _urx_1
  L__urx_1488
  L__urx_1489
  L__urx_1490
  L__urx_1491
  L__urx_1492
  L__urx_1493
  L__urx_1494
  L__urx_1495
  L__urx_1496
  L__urx_1497
  L__urx_1498
  L__urx_1499
  L__urx_1500
  L__urx_1501
  L__urx_1502
  L__urx_1503
  L__urx_1504
  L__urx_1505
  L__urx_1506
  L_end_urx_2
  _urx_2
  L__urx_2508
  L__urx_2509
  L__urx_2510
  L__urx_2511
  L__urx_2512
  L__urx_2513
  L__urx_2514
  L__urx_2515
  L__urx_2516
  L__urx_2517
  L__urx_2518
  L__urx_2519
  L__urx_2520
  L__urx_2521
  L_IncrementarFecha0
  L_IncrementarFecha1
  L_IncrementarFecha2
  L_IncrementarFecha3
  L_IncrementarFecha4
  L_IncrementarFecha5
  L_IncrementarFecha6
  L_IncrementarFecha7
  L_IncrementarFecha8
  L_IncrementarFecha9
  L_IncrementarFecha10
  L_IncrementarFecha11
  L_IncrementarFecha12
  L_IncrementarFecha13
  L_IncrementarFecha14
  L_IncrementarFecha15
  L_IncrementarFecha16
  L_IncrementarFecha17
  L_IncrementarFecha18
  L_IncrementarFecha19
  L_IncrementarFecha20
  L_IncrementarFecha21
  L_IncrementarFecha22
  L_IncrementarFecha23
  L_IncrementarFecha24
  L_IncrementarFecha25
  L_IncrementarFecha26
  L_GPS_init27
  L_GPS_init29
  L_EnviarTramaRS48531
  L_EnviarTramaRS48532
  L_EnviarTramaRS48533
  L_EnviarTramaRS48534
  L_EnviarTramaRS48535
  L_EnviarTramaRS48536
  L_EnviarTramaRS48537
  L_EnviarTramaRS48538
  L_EnviarTramaRS48539
  L_EnviarTramaRS48540
  L_EnviarTramaRS48541
  L_EnviarTramaRS48542
  L_main43
  L_main44
  L_ConfiguracionPrincipal45
  L_InterrupcionP147
  L_InterrupcionP148
  L_InterrupcionP149
  L_InterrupcionP150
  L_InterrupcionP151
  L_InterrupcionP152
  L_InterrupcionP153
  L_InterrupcionP154
  L_spi_156
  L_spi_157
  L_spi_158
  L_spi_159
  L_spi_160
  L_spi_161
  L_spi_162
  L_spi_163
  L_spi_164
  L_spi_165
  L_spi_166
  L_spi_167
  L_spi_168
  L_spi_169
  L_spi_170
  L_spi_171
  L_spi_172
  L_spi_173
  L_spi_174
  L_spi_175
  L_spi_176
  L_spi_177
  L_spi_178
  L_spi_179
  L_spi_180
  L_spi_181
  L_spi_182
  L_spi_183
  L_spi_184
  L_spi_185
  L_spi_186
  L_spi_187
  L_spi_188
  L_spi_189
  L_spi_190
  L_spi_191
  L_spi_192
  L_spi_193
  L_spi_194
  L_spi_195
  L_spi_196
  L_spi_197
  L_spi_198
  L_spi_199
  L_spi_1100
  L_spi_1101
  L_spi_1102
  L_spi_1103
  L_spi_1104
  L_spi_1105
  L_spi_1106
  L_spi_1107
  L_spi_1108
  L_spi_1109
  L_spi_1110
  L_spi_1111
  L_spi_1112
  L_spi_1113
  L_spi_1114
  L_spi_1115
  L_spi_1116
  L_spi_1117
  L_spi_1118
  L_spi_1119
  L_spi_1120
  L_spi_1121
  L_spi_1122
  L_spi_1123
  L_spi_1124
  L_spi_1125
  L_spi_1126
  L_spi_1127
  L_spi_1128
  L_spi_1129
  L_spi_1130
  L_spi_1131
  L_spi_1132
  L_spi_1133
  L_spi_1134
  L_spi_1135
  L_spi_1136
  L_spi_1137
  L_spi_1138
  L_spi_1139
  L_spi_1140
  L_spi_1141
  L_spi_1142
  L_spi_1143
  L_spi_1144
  L_spi_1145
  L_spi_1146
  L_spi_1147
  L_spi_1148
  L_spi_1149
  L_int_1150
  L_int_1151
  L_int_1153
  L_int_1154
  L_int_1155
  L_int_2156
  L_int_2157
  L_int_2159
  L_int_2160
  L_int_2161
  L_urx_1162
  L_urx_1163
  L_urx_1164
  L_urx_1165
  L_urx_1166
  L_urx_1167
  L_urx_1168
  L_urx_1169
  L_urx_1170
  L_urx_1171
  L_urx_1172
  L_urx_1173
  L_urx_1174
  L_urx_1175
  L_urx_1176
  L_urx_1177
  L_urx_1178
  L_urx_1179
  L_urx_1180
  L_urx_1181
  L_urx_1182
  L_urx_1183
  L_urx_1184
  L_urx_1185
  L_urx_1186
  L_urx_1187
  L_urx_1188
  L_urx_1189
  L_urx_2190
  L_urx_2191
  L_urx_2192
  L_urx_2193
  L_urx_2194
  L_urx_2195
  L_urx_2196
  L_urx_2197
  L_urx_2198
  L_urx_2199
  L_urx_2200
  L_urx_2201
  L_urx_2202
  L_urx_2203
  L_urx_2204
  L_urx_2205
  L_urx_2206
  L_urx_2207
  L_urx_2208
  L_urx_2209
  L_urx_2210
  L__IncrementarFecha211
  L__IncrementarFecha212
  L__IncrementarFecha213
  L__IncrementarFecha214
  L__IncrementarFecha215
  L__IncrementarFecha216
  L__IncrementarFecha217
  L__IncrementarFecha218
  L__IncrementarFecha219
  L__IncrementarFecha220
  L__IncrementarFecha221
  L__IncrementarFecha222
  L__IncrementarFecha223
  L__IncrementarFecha224
  L__IncrementarFecha225
  L__IncrementarFecha226
  L__IncrementarFecha227
  L__IncrementarFecha228
  L__IncrementarFecha229
  L__IncrementarFecha230
  L__EnviarTramaRS485231
  L__InterrupcionP1232
  L__InterrupcionP1233
  L__InterrupcionP1234
  L__spi_1235
  L__spi_1236
  L__spi_1237
  L__spi_1238
  L__spi_1239
  L__spi_1240
  L__spi_1241
  L__spi_1242
  L__spi_1243
  L__spi_1244
  L__spi_1245
  L__spi_1246
  L__spi_1247
  L__spi_1248
  L__spi_1249
  L__spi_1250
  L__spi_1251
  L__spi_1252
  L__spi_1253
  L__spi_1254
  L__spi_1255
  L__spi_1256
  L__spi_1257
  L__spi_1258
  L__spi_1259
  L__spi_1260
  L__spi_1261
  L__spi_1262
  L__spi_1263
  L__spi_1264
  L__spi_1265
  L__spi_1266
  L__spi_1267
  L__spi_1268
  L__spi_1269
  L__spi_1270
  L__spi_1271
  L__spi_1272
  L__spi_1273
  L__spi_1274
  L__spi_1275
  L__spi_1276
  L__spi_1277
  L__spi_1278
  L__spi_1279
  L__spi_1280
  L__spi_1281
  L__spi_1282
  L__spi_1283
  L__spi_1284
  L__spi_1285
  L__spi_1286
  L__spi_1287
  L__spi_1288
  L__spi_1289
  L__spi_1290
  L__spi_1291
  L__spi_1292
  L__spi_1293
  L__spi_1294
  L__spi_1295
  L__spi_1296
  L__spi_1297
  L__spi_1298
  L__spi_1299
  L__spi_1300
  L__spi_1301
  L__spi_1302
  L__spi_1303
  L__spi_1304
  L__spi_1305
  L__spi_1306
  L__spi_1307
  L__spi_1308
  L__spi_1309
  L__spi_1310
  L__spi_1311
  L__spi_1312
  L__spi_1313
  L__spi_1314
  L__spi_1315
  L__spi_1316
  L__spi_1317
  L__spi_1318
  L__spi_1319
  L__spi_1320
  L__spi_1321
  L__spi_1322
  L__spi_1323
  L__spi_1324
  L__spi_1325
  L__spi_1326
  L__spi_1327
  L__spi_1328
  L__spi_1329
  L__spi_1330
  L__int_1331
  L__int_1332
  L__int_1333
  L__int_2334
  L__int_2335
  L__int_2336
  L__urx_1337
  L__urx_1338
  L__urx_1339
  L__urx_1340
  L__urx_1341
  L__urx_1342
  L__urx_1343
  L__urx_1344
  L__urx_1345
  L__urx_1346
  L__urx_1347
  L__urx_1348
  L__urx_2349
  L__urx_2350
  L__urx_2351
  L__urx_2352
  L__urx_2353
  L__urx_2354
  L__urx_2355
  L__urx_2356
  L__urx_2357
  L_end_DS3234_init
  _DS3234_init
  L_end_DS3234_write_byte
  _DS3234_write_byte
  L_end_DS3234_read_byte
  _DS3234_read_byte
  L_end_DS3234_setDate
  _DS3234_setDate
  L_end_RecuperarHoraRTC
  _RecuperarHoraRTC
  L_end_RecuperarFechaRTC
  _RecuperarFechaRTC
  L_end_IncrementarFecha
  _IncrementarFecha
  L__IncrementarFecha365
  L__IncrementarFecha366
  L__IncrementarFecha367
  L__IncrementarFecha368
  L__IncrementarFecha369
  L__IncrementarFecha370
  L__IncrementarFecha371
  L__IncrementarFecha372
  L__IncrementarFecha373
  L__IncrementarFecha374
  L__IncrementarFecha375
  L__IncrementarFecha376
  L__IncrementarFecha377
  L__IncrementarFecha378
  L__IncrementarFecha379
  L__IncrementarFecha380
  L__IncrementarFecha381
  L__IncrementarFecha382
  L__IncrementarFecha383
  L__IncrementarFecha384
  L__IncrementarFecha385
  L_end_AjustarTiempoSistema
  _AjustarTiempoSistema
  L_end_GPS_init
  _GPS_init
  L_end_RecuperarFechaGPS
  _RecuperarFechaGPS
  L_end_RecuperarHoraGPS
  _RecuperarHoraGPS
  L_end_RecuperarFechaRPI
  _RecuperarFechaRPI
  L_end_RecuperarHoraRPI
  _RecuperarHoraRPI
  L_end_EnviarTramaRS485
  _EnviarTramaRS485
  L__EnviarTramaRS485393
  L__EnviarTramaRS485394
  L__EnviarTramaRS485395
  L__EnviarTramaRS485396
  L__EnviarTramaRS485397
  L__EnviarTramaRS485398
  L_end_main
  _main
  L__main_end_loop
  L_end_ConfiguracionPrincipal
  _ConfiguracionPrincipal
  L_end_InterrupcionP1
  _InterrupcionP1
  L__InterrupcionP1403
  L__InterrupcionP1404
  L__InterrupcionP1405
  L__InterrupcionP1406
  L_end_spi_1
  _spi_1
  L__spi_1408
  L__spi_1409
  L__spi_1410
  L__spi_1411
  L__spi_1412
  L__spi_1413
  L__spi_1414
  L__spi_1415
  L__spi_1416
  L__spi_1417
  L__spi_1418
  L__spi_1419
  L__spi_1420
  L__spi_1421
  L__spi_1422
  L__spi_1423
  L__spi_1424
  L__spi_1425
  L__spi_1426
  L__spi_1427
  L__spi_1428
  L__spi_1429
  L__spi_1430
  L__spi_1431
  L__spi_1432
  L__spi_1433
  L__spi_1434
  L__spi_1435
  L__spi_1436
  L__spi_1437
  L__spi_1438
  L__spi_1439
  L__spi_1440
  L__spi_1441
  L__spi_1442
  L__spi_1443
  L__spi_1444
  L__spi_1445
  L__spi_1446
  L__spi_1447
  L__spi_1448
  L__spi_1449
  L__spi_1450
  L__spi_1451
  L__spi_1452
  L__spi_1453
  L__spi_1454
  L__spi_1455
  L__spi_1456
  L__spi_1457
  L__spi_1458
  L__spi_1459
  L__spi_1460
  L__spi_1461
  L__spi_1462
  L__spi_1463
  L__spi_1464
  L__spi_1465
  L__spi_1466
  L__spi_1467
  L__spi_1468
  L__spi_1469
  L__spi_1470
  L__spi_1471
  L__spi_1472
  L__spi_1473
  L__spi_1474
  L__spi_1475
  L__spi_1476
  L__spi_1477
  L_end_int_1
  _int_1
  L__int_1479
  L__int_1480
  L__int_1481
  L_end_int_2
  _int_2
  L__int_2483
  L__int_2484
  L__int_2485
  L_end_Timer2Int
  _Timer2Int
  L_end_urx_1
  _urx_1
  L__urx_1488
  L__urx_1489
  L__urx_1490
  L__urx_1491
  L__urx_1492
  L__urx_1493
  L__urx_1494
  L__urx_1495
  L__urx_1496
  L__urx_1497
  L__urx_1498
  L__urx_1499
  L__urx_1500
  L__urx_1501
  L__urx_1502
  L__urx_1503
  L__urx_1504
  L__urx_1505
  L__urx_1506
  L_end_urx_2
  _urx_2
  L__urx_2508
  L__urx_2509
  L__urx_2510
  L__urx_2511
  L__urx_2512
  L__urx_2513
  L__urx_2514
  L__urx_2515
  L__urx_2516
  L__urx_2517
  L__urx_2518
  L__urx_2519
  L__urx_2520
  L__urx_2521
