//module

module cmos_nand(x,y,f);
  input x,y;
  output f;
  supply1 vdd;
  supply0 gnd;
  wire a;
  pmos p1(f,vdd,x);
  pmos p2(f,vdd,y);
  nmos n1(f,a,x);
  nmos n2(a,gnd,y);
endmodule

//testbench

module test_nand;
   reg s,t;
   wire z;
   integer k;
   
   cmos_nand NAND(s,t,z);
   
   initial
     begin
       for(k=0;k<4;k=k+1)
         begin
           #5 {s,t}=k;
           $display(" X=%b Y=%b => Z=%b",s,t,z);
         end
     end
 endmodule
