// Seed: 1407837129
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_13 = id_16;
  wire id_27;
  ;
  wire id_28;
endmodule
module module_1 #(
    parameter id_10 = 32'd69,
    parameter id_28 = 32'd96,
    parameter id_6  = 32'd81
) (
    output wor   id_0,
    output wire  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    output uwire id_4
);
  assign id_4 = -1'b0;
  localparam id_6 = -1;
  logic [7:0]
      id_7,
      id_8,
      id_9,
      _id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22[id_6 : -1];
  assign id_11 = id_2;
  logic id_23, id_24, id_25;
  assign id_9 = id_12[-1'd0];
  wire [id_10 : -1] id_26;
  logic id_27;
  ;
  localparam id_28 = id_6 + id_6;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26,
      id_26,
      id_27,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26,
      id_26
  );
  wire id_29;
  parameter id_30 = 1;
  assign id_24 = -1;
  always begin : LABEL_0
    if (~1'b0) begin : LABEL_1
      if (id_6) begin : LABEL_2
        id_17[id_28] <= -1;
      end else {id_13[1'b0 :-1], id_28, id_6, ~id_28 == -1, id_13 != id_9[-1]} = {id_8, 1, id_21};
    end
  end
  wire [1 : -1] id_31;
  always @(-1 or -1) id_23 <= id_29;
endmodule
