0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zybo-Z7-20-XADC-2018.2-1/vivado_proj/project_1/project_1.srcs/sim_1/new/tb_top.v,1750008107,systemVerilog,,,,tb_top,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zybo-Z7-20-XADC-2018.2-1/vivado_proj/project_1/project_1.srcs/sources_1/imports/hdl/top.v,1750007757,verilog,,,,top,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zybo-Z7-20-XADC-2018.2-1/vivado_proj/project_1/project_1.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0_sim_netlist.v,1749999510,verilog,,C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zybo-Z7-20-XADC-2018.2-1/vivado_proj/project_1/project_1.srcs/sources_1/imports/hdl/top.v,,glbl;xadc_wiz_0,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
