/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta32x32m4fw (user specify : ts6n16ffcllsvta32x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:42:56*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta32x32m4fw_ffgnp0p99v0c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:42:56" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 0.000000 ;
    nom_voltage         : 0.990000 ;

    voltage_map(VDD, 0.990000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ffgnp0p99v0c"){
        process     : 1 ;
        temperature : 0.000000 ;
        voltage     : 0.990000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ffgnp0p99v0c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA32X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 5 ;
        word_width      : 32 ;
    }
    functional_peak_current : 118636.600000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1750.317600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.006218;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.433121, 0.439993, 0.445951, 0.452612, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.433121, 0.439993, 0.445951, 0.452612, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.389809, 0.395993, 0.401356, 0.407351, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.389809, 0.395993, 0.401356, 0.407351, 0.786600" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.433121, 0.439993, 0.445951, 0.452612, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.433121, 0.439993, 0.445951, 0.452612, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.389809, 0.395993, 0.401356, 0.407351, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.389809, 0.395993, 0.401356, 0.407351, 0.786600" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006476") ;
            }
            fall_power("scalar") {
                values ("0.006476") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.006079;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.433121, 0.439993, 0.445951, 0.452612, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.433121, 0.439993, 0.445951, 0.452612, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.389809, 0.395993, 0.401356, 0.407351, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.389809, 0.395993, 0.401356, 0.407351, 0.786600" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.433121, 0.439993, 0.445951, 0.452612, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.433121, 0.439993, 0.445951, 0.452612, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.389809, 0.395993, 0.401356, 0.407351, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.389809, 0.395993, 0.401356, 0.407351, 0.786600" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006476") ;
            }
            fall_power("scalar") {
                values ("0.006476") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001483;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.433121, 0.439993, 0.445951, 0.452612, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.433121, 0.439993, 0.445951, 0.452612, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.389809, 0.395993, 0.401356, 0.407351, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.389809, 0.395993, 0.401356, 0.407351, 0.786600" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.433121, 0.439993, 0.445951, 0.452612, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.433121, 0.439993, 0.445951, 0.452612, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.389809, 0.395993, 0.401356, 0.407351, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.389809, 0.395993, 0.401356, 0.407351, 0.786600" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006476") ;
            }
            fall_power("scalar") {
                values ("0.006476") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003428 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.104870, 0.112395, 0.118922, 0.126217, 0.132547" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.134013, 0.140884, 0.146843, 0.153504, 0.159283" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.433121, 0.439993, 0.445951, 0.452612, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.433121, 0.439993, 0.445951, 0.452612, 0.874000" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.433121" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.916462") ;
            }
            fall_power("scalar") {
                values ("0.212940") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("1.804196") ;
            }
            fall_power("scalar") {
                values ("0.200466") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("1.860329") ;
            }
            fall_power("scalar") {
                values ("0.206703") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.010285") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001613 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.116746, 0.125265, 0.132144, 0.140685, 0.150282",\
              "0.116718, 0.125237, 0.132116, 0.140657, 0.150254",\
              "0.116718, 0.125237, 0.132116, 0.140657, 0.150254",\
              "0.116718, 0.125237, 0.132116, 0.140657, 0.150254",\
              "0.116718, 0.125237, 0.132116, 0.140657, 0.150254"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.116746, 0.125265, 0.132144, 0.140685, 0.150282",\
              "0.116718, 0.125237, 0.132116, 0.140657, 0.150254",\
              "0.116718, 0.125237, 0.132116, 0.140657, 0.150254",\
              "0.116718, 0.125237, 0.132116, 0.140657, 0.150254",\
              "0.116718, 0.125237, 0.132116, 0.140657, 0.150254"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.084456, 0.079723, 0.075555, 0.069957, 0.062433",\
              "0.093697, 0.088963, 0.084796, 0.079198, 0.071674",\
              "0.101638, 0.096904, 0.092737, 0.087138, 0.079615",\
              "0.110428, 0.105695, 0.101528, 0.095930, 0.088405",\
              "0.117922, 0.113188, 0.109021, 0.103424, 0.095899"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.084456, 0.079723, 0.075555, 0.069957, 0.062433",\
              "0.093697, 0.088963, 0.084796, 0.079198, 0.071674",\
              "0.101638, 0.096904, 0.092737, 0.087138, 0.079615",\
              "0.110428, 0.105695, 0.101528, 0.095930, 0.088405",\
              "0.117922, 0.113188, 0.109021, 0.103424, 0.095899"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006476") ;
            }
            fall_power("scalar") {
                values ("0.006476") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001135 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.084012, 0.092369, 0.100054, 0.109052, 0.118362",\
              "0.077397, 0.085754, 0.093439, 0.102437, 0.111747",\
              "0.071705, 0.080063, 0.087748, 0.096746, 0.106056",\
              "0.065386, 0.073744, 0.081429, 0.090427, 0.099737",\
              "0.060083, 0.068441, 0.076125, 0.085124, 0.094434"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.084012, 0.092369, 0.100054, 0.109052, 0.118362",\
              "0.077397, 0.085754, 0.093439, 0.102437, 0.111747",\
              "0.071705, 0.080063, 0.087748, 0.096746, 0.106056",\
              "0.065386, 0.073744, 0.081429, 0.090427, 0.099737",\
              "0.060083, 0.068441, 0.076125, 0.085124, 0.094434"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.142712, 0.137818, 0.132971, 0.125796, 0.115009",\
              "0.151953, 0.147059, 0.142212, 0.135037, 0.124250",\
              "0.159894, 0.155000, 0.150153, 0.142978, 0.132191",\
              "0.168685, 0.163791, 0.158944, 0.151769, 0.140982",\
              "0.176179, 0.171284, 0.166437, 0.159263, 0.148475"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.142712, 0.137818, 0.132971, 0.125796, 0.115009",\
              "0.151953, 0.147059, 0.142212, 0.135037, 0.124250",\
              "0.159894, 0.155000, 0.150153, 0.142978, 0.132191",\
              "0.168685, 0.163791, 0.158944, 0.151769, 0.140982",\
              "0.176179, 0.171284, 0.166437, 0.159263, 0.148475"\
               ) ;
            }
        }

        
        pin(AA[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.050204") ;
            }
            fall_power("scalar") {
                values ("0.050204") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001456 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.053488, 0.062710, 0.072417, 0.085241, 0.106577",\
              "0.046873, 0.056095, 0.065802, 0.078627, 0.099962",\
              "0.041182, 0.050404, 0.060111, 0.072935, 0.094271",\
              "0.034862, 0.044085, 0.053792, 0.066616, 0.087952",\
              "0.029559, 0.038781, 0.048489, 0.061313, 0.082648"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.053488, 0.062710, 0.072417, 0.085241, 0.106577",\
              "0.046873, 0.056095, 0.065802, 0.078627, 0.099962",\
              "0.041182, 0.050404, 0.060111, 0.072935, 0.094271",\
              "0.034862, 0.044085, 0.053792, 0.066616, 0.087952",\
              "0.029559, 0.038781, 0.048489, 0.061313, 0.082648"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.187608, 0.178481, 0.174097, 0.169564, 0.165583",\
              "0.194208, 0.185082, 0.180697, 0.176164, 0.172184",\
              "0.199881, 0.190754, 0.186369, 0.181837, 0.177856",\
              "0.206160, 0.197033, 0.192649, 0.188116, 0.184135",\
              "0.211512, 0.202385, 0.198001, 0.193468, 0.189488"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.187608, 0.178481, 0.174097, 0.169564, 0.165583",\
              "0.194208, 0.185082, 0.180697, 0.176164, 0.172184",\
              "0.199881, 0.190754, 0.186369, 0.181837, 0.177856",\
              "0.206160, 0.197033, 0.192649, 0.188116, 0.184135",\
              "0.211512, 0.202385, 0.198001, 0.193468, 0.189488"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.016639") ;
            }
            fall_power("scalar") {
                values ("0.016639") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001523 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.059963, 0.069531, 0.078892, 0.091716, 0.113052",\
              "0.059935, 0.069503, 0.078865, 0.091689, 0.113024",\
              "0.059935, 0.069503, 0.078865, 0.091689, 0.113024",\
              "0.059935, 0.069503, 0.078865, 0.091689, 0.113024",\
              "0.059935, 0.069503, 0.078864, 0.091689, 0.113024"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.059963, 0.069531, 0.078892, 0.091716, 0.113052",\
              "0.059935, 0.069503, 0.078865, 0.091689, 0.113024",\
              "0.059935, 0.069503, 0.078865, 0.091689, 0.113024",\
              "0.059935, 0.069503, 0.078865, 0.091689, 0.113024",\
              "0.059935, 0.069503, 0.078864, 0.091689, 0.113024"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.164930, 0.158214, 0.153991, 0.149221, 0.145384",\
              "0.171531, 0.164814, 0.160592, 0.155821, 0.151984",\
              "0.177203, 0.170486, 0.166264, 0.161494, 0.157656",\
              "0.183482, 0.176765, 0.172543, 0.167773, 0.163936",\
              "0.188835, 0.182118, 0.177896, 0.173125, 0.169288"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.164930, 0.158214, 0.153991, 0.149221, 0.145384",\
              "0.171531, 0.164814, 0.160592, 0.155821, 0.151984",\
              "0.177203, 0.170486, 0.166264, 0.161494, 0.157656",\
              "0.183482, 0.176765, 0.172543, 0.167773, 0.163936",\
              "0.188835, 0.182118, 0.177896, 0.173125, 0.169288"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.011469") ;
            }
            fall_power("scalar") {
                values ("0.011469") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003539 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.138220, 0.142338, 0.146370, 0.151014, 0.154796" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.319755, 0.323873, 0.327905, 0.434000, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.319755, 0.323873, 0.327905, 0.434000, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.319755" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("1.117175") ;
            }
            fall_power("scalar") {
                values ("1.675773") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.011925") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001618 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.124503, 0.132967, 0.140286, 0.148542, 0.157831",\
              "0.120248, 0.128711, 0.136030, 0.144287, 0.153576",\
              "0.117585, 0.126048, 0.133367, 0.141624, 0.150913",\
              "0.115220, 0.123684, 0.131003, 0.139260, 0.148549",\
              "0.115211, 0.123675, 0.130994, 0.139250, 0.148539"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.124503, 0.132967, 0.140286, 0.148542, 0.157831",\
              "0.120248, 0.128711, 0.136030, 0.144287, 0.153576",\
              "0.117585, 0.126048, 0.133367, 0.141624, 0.150913",\
              "0.115220, 0.123684, 0.131003, 0.139260, 0.148549",\
              "0.115211, 0.123675, 0.130994, 0.139250, 0.148539"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.084949, 0.080171, 0.075948, 0.070370, 0.062762",\
              "0.090864, 0.086087, 0.081864, 0.076285, 0.068677",\
              "0.096586, 0.091808, 0.087585, 0.082007, 0.074399",\
              "0.103278, 0.098501, 0.094278, 0.088699, 0.081092",\
              "0.108777, 0.104000, 0.099777, 0.094198, 0.086590"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.084949, 0.080171, 0.075948, 0.070370, 0.062762",\
              "0.090864, 0.086087, 0.081864, 0.076285, 0.068677",\
              "0.096586, 0.091808, 0.087585, 0.082007, 0.074399",\
              "0.103278, 0.098501, 0.094278, 0.088699, 0.081092",\
              "0.108777, 0.104000, 0.099777, 0.094198, 0.086590"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.007485") ;
            }
            fall_power("scalar") {
                values ("0.007485") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001139 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.100514, 0.107257, 0.112726, 0.119451, 0.127115",\
              "0.096295, 0.103038, 0.108508, 0.115232, 0.122896",\
              "0.092209, 0.098952, 0.104422, 0.111147, 0.118810",\
              "0.087480, 0.094222, 0.099692, 0.106417, 0.114081",\
              "0.083516, 0.090259, 0.095729, 0.102454, 0.110118"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.100514, 0.107257, 0.112726, 0.119451, 0.127115",\
              "0.096295, 0.103038, 0.108508, 0.115232, 0.122896",\
              "0.092209, 0.098952, 0.104422, 0.111147, 0.118810",\
              "0.087480, 0.094222, 0.099692, 0.106417, 0.114081",\
              "0.083516, 0.090259, 0.095729, 0.102454, 0.110118"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.137890, 0.133908, 0.130104, 0.124978, 0.117945",\
              "0.143805, 0.139824, 0.136019, 0.130893, 0.123861",\
              "0.149527, 0.145545, 0.141740, 0.136615, 0.129582",\
              "0.156219, 0.152238, 0.148433, 0.143307, 0.136275",\
              "0.161718, 0.157737, 0.153932, 0.148806, 0.141774"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.137890, 0.133908, 0.130104, 0.124978, 0.117945",\
              "0.143805, 0.139824, 0.136019, 0.130893, 0.123861",\
              "0.149527, 0.145545, 0.141740, 0.136615, 0.129582",\
              "0.156219, 0.152238, 0.148433, 0.143307, 0.136275",\
              "0.161718, 0.157737, 0.153932, 0.148806, 0.141774"\
               ) ;
            }
        }

        
        pin(AB[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.050204") ;
            }
            fall_power("scalar") {
                values ("0.050204") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.171282, 0.189079, 0.205980, 0.238162, 0.301114",\
              "0.175400, 0.193197, 0.210098, 0.242280, 0.305232",\
              "0.179432, 0.197229, 0.214131, 0.246312, 0.309264",\
              "0.184077, 0.201873, 0.218775, 0.250957, 0.313908",\
              "0.187858, 0.205654, 0.222556, 0.254738, 0.317689"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.171282, 0.189079, 0.205980, 0.238162, 0.301114",\
              "0.175400, 0.193197, 0.210098, 0.242280, 0.305232",\
              "0.179432, 0.197229, 0.214131, 0.246312, 0.309264",\
              "0.184077, 0.201873, 0.218775, 0.250957, 0.313908",\
              "0.187858, 0.205654, 0.222556, 0.254738, 0.317689"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.048433, 0.061421, 0.074238, 0.099324, 0.148696",\
              "0.052355, 0.065343, 0.078160, 0.103246, 0.152618",\
              "0.056195, 0.069183, 0.082000, 0.107086, 0.156458",\
              "0.060619, 0.073606, 0.086424, 0.111510, 0.160881",\
              "0.064220, 0.077207, 0.090025, 0.115111, 0.164482"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.048433, 0.061421, 0.074238, 0.099324, 0.148696",\
              "0.052355, 0.065343, 0.078160, 0.103246, 0.152618",\
              "0.056195, 0.069183, 0.082000, 0.107086, 0.156458",\
              "0.060619, 0.073606, 0.086424, 0.111510, 0.160881",\
              "0.064220, 0.077207, 0.090025, 0.115111, 0.164482"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.011156, 0.038246, 0.070931, 0.136584, 0.273632" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.011156, 0.038246, 0.070931, 0.136584, 0.273632" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.008454, 0.030416, 0.055228, 0.106749, 0.211336" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.008454, 0.030416, 0.055228, 0.106749, 0.211336" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.005716, 0.005716, 0.005716, 0.005716, 0.005716") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 2.663427;
  }
  


}   /* cell() */

}   /* library() */

