Analysis & Synthesis report for DUT
Fri Sep 15 15:02:49 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: v_jtag:u0|sld_virtual_jtag:virtual_jtag_0
 13. Port Connectivity Checks: "v_jtag:u0"
 14. Virtual JTAG Settings
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 15 15:02:49 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DUT                                         ;
; Top-level Entity Name              ; TopLevel                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 160                                         ;
;     Total combinational functions  ; 139                                         ;
;     Dedicated logic registers      ; 85                                          ;
; Total registers                    ; 85                                          ;
; Total pins                         ; 5                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; TopLevel           ; DUT                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                               ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                            ; Library     ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd ; yes             ; User VHDL File                               ; D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd ;             ;
; Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl                                ; yes             ; User VHDL File                               ; D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl                                ;             ;
; DUT.vhdl                                                                       ; yes             ; User VHDL File                               ; D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/DUT.vhdl                                                                       ;             ;
; Seqence_generator.vhdl                                                         ; yes             ; User VHDL File                               ; D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Seqence_generator.vhdl                                                         ;             ;
; sld_virtual_jtag.v                                                             ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v                                                               ;             ;
; sld_virtual_jtag_basic.v                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                              ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                ;             ;
; sld_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                      ; altera_sld  ;
; db/ip/sld4b4bd60a/alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/db/ip/sld4b4bd60a/alt_sld_fab.v                                                ; alt_sld_fab ;
; db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab.v                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab.v                         ; alt_sld_fab ;
; db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_ident.sv                  ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_ident.sv                  ; alt_sld_fab ;
; db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv               ; alt_sld_fab ;
; db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd             ; yes             ; Encrypted Auto-Found VHDL File               ; D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd             ; alt_sld_fab ;
; db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv               ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                               ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                 ;             ;
; sld_rom_sr.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                   ;             ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 160                      ;
;                                             ;                          ;
; Total combinational functions               ; 139                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 60                       ;
;     -- 3 input functions                    ; 37                       ;
;     -- <=2 input functions                  ; 42                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 131                      ;
;     -- arithmetic mode                      ; 8                        ;
;                                             ;                          ;
; Total registers                             ; 85                       ;
;     -- Dedicated logic registers            ; 85                       ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 5                        ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 103                      ;
; Total fan-out                               ; 702                      ;
; Average fan-out                             ; 2.89                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TopLevel                                                                                                                               ; 139 (7)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 5    ; 0            ; 0          ; |TopLevel                                                                                                                                                                                                                                                                                                                                            ; TopLevel                          ; work         ;
;    |DUT:dut_instance|                                                                                                                   ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DUT:dut_instance                                                                                                                                                                                                                                                                                                                           ; DUT                               ; work         ;
;       |Sequence_generator_stru_dataflow:add_instance|                                                                                   ; 3 (3)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DUT:dut_instance|Sequence_generator_stru_dataflow:add_instance                                                                                                                                                                                                                                                                             ; Sequence_generator_stru_dataflow  ; work         ;
;          |dff_reset:dff1|                                                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DUT:dut_instance|Sequence_generator_stru_dataflow:add_instance|dff_reset:dff1                                                                                                                                                                                                                                                              ; dff_reset                         ; work         ;
;          |dff_reset:dff2|                                                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DUT:dut_instance|Sequence_generator_stru_dataflow:add_instance|dff_reset:dff2                                                                                                                                                                                                                                                              ; dff_reset                         ; work         ;
;          |dff_set:dff0|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DUT:dut_instance|Sequence_generator_stru_dataflow:add_instance|dff_set:dff0                                                                                                                                                                                                                                                                ; dff_set                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 76 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 76 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 76 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 76 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 71 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (87)            ; 71 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |v_jtag:u0|                                                                                                                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|v_jtag:u0                                                                                                                                                                                                                                                                                                                                  ; v_jtag                            ; work         ;
;       |sld_virtual_jtag:virtual_jtag_0|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|v_jtag:u0|sld_virtual_jtag:virtual_jtag_0                                                                                                                                                                                                                                                                                                  ; sld_virtual_jtag                  ; work         ;
;          |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|                                                                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                                                                                                                                                                                               ; sld_virtual_jtag_basic            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 85    ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 26    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 51    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DUT:dut_instance|Sequence_generator_stru_dataflow:add_instance|dff_set:dff0|Q                                                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: v_jtag:u0|sld_virtual_jtag:virtual_jtag_0 ;
+-------------------------+------------------+-------------------------------------------+
; Parameter Name          ; Value            ; Type                                      ;
+-------------------------+------------------+-------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                    ;
; sld_instance_index      ; 0                ; Signed Integer                            ;
; sld_ir_width            ; 1                ; Signed Integer                            ;
; sld_sim_n_scan          ; 0                ; Signed Integer                            ;
; sld_sim_action          ; UNUSED           ; String                                    ;
; sld_sim_total_length    ; 0                ; Signed Integer                            ;
; lpm_type                ; sld_virtual_jtag ; String                                    ;
; lpm_hint                ; UNUSED           ; String                                    ;
+-------------------------+------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "v_jtag:u0"                                                                                                     ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; virtual_jtag_ir_in              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_virtual_state_e1dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_virtual_state_pdr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_virtual_state_e2dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_virtual_state_cir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_virtual_state_uir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_tms                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_tlr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_rti     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_sdrs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_cdr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_sdr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_pdr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_e2dr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_udr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_sirs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_cir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_sir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_e1ir    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_pir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_e2ir    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_jtag_jtag_state_uir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                       ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                        ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------+
; 0              ; YES        ; N/A              ; 1        ; 0x10    ; 5               ; 0x0B                    ; v_jtag:u0|sld_virtual_jtag:virtual_jtag_0 ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 30                          ;
; cycloneiii_ff         ; 9                           ;
;     CLR               ; 3                           ;
;     ENA               ; 4                           ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 13                          ;
;     normal            ; 13                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.50                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 89                                       ;
; cycloneiii_ff         ; 76                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 17                                       ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 126                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 118                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 25                                       ;
;         3 data inputs ; 29                                       ;
;         4 data inputs ; 57                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.01                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:00     ;
; Top              ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Sep 15 15:02:24 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sequence_generator -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file scan_chain_files/scan_chain_files/scan_chain_files/v_jtag/synthesis/v_jtag.vhd
    Info (12022): Found design unit 1: v_jtag-rtl File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd Line: 44
    Info (12023): Found entity 1: v_jtag File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file scan_chain_files/scan_chain_files/scan_chain_files/v_jtag/synthesis/v_jtag.vhd
    Info (12022): Found design unit 1: v_jtag-rtl File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd Line: 44
    Info (12023): Found entity 1: v_jtag File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file scan_chain_files/scan_chain_files/toplevel.vhdl
    Info (12022): Found design unit 1: TopLevel-Struct File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 13
    Info (12023): Found entity 1: TopLevel File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-Behave File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Testbench.vhdl Line: 7
Info (12021): Found 19 design units, including 9 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 3
    Info (12022): Found design unit 2: INVERTER-Equations File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 49
    Info (12022): Found design unit 3: AND_2-Equations File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 61
    Info (12022): Found design unit 4: NAND_2-Equations File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 72
    Info (12022): Found design unit 5: OR_2-Equations File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 83
    Info (12022): Found design unit 6: OR_3-Equations File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 94
    Info (12022): Found design unit 7: NOR_2-Equations File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 105
    Info (12022): Found design unit 8: XOR_2-Equations File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 117
    Info (12022): Found design unit 9: XNOR_2-Equations File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 128
    Info (12022): Found design unit 10: HALF_ADDER-Equations File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 139
    Info (12023): Found entity 1: INVERTER File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 45
    Info (12023): Found entity 2: AND_2 File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 57
    Info (12023): Found entity 3: NAND_2 File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 68
    Info (12023): Found entity 4: OR_2 File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 79
    Info (12023): Found entity 5: OR_3 File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 90
    Info (12023): Found entity 6: NOR_2 File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 101
    Info (12023): Found entity 7: XOR_2 File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 113
    Info (12023): Found entity 8: XNOR_2 File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 124
    Info (12023): Found entity 9: HALF_ADDER File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Gates.vhdl Line: 135
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/DUT.vhdl Line: 12
    Info (12023): Found entity 1: DUT File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/DUT.vhdl Line: 7
Info (12021): Found 7 design units, including 3 entities, in source file seqence_generator.vhdl
    Info (12022): Found design unit 1: Flipflops File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Seqence_generator.vhdl Line: 3
    Info (12022): Found design unit 2: dff_set-behav File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Seqence_generator.vhdl Line: 16
    Info (12022): Found design unit 3: dff_reset-behav File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Seqence_generator.vhdl Line: 38
    Info (12022): Found design unit 4: Sequence_generator_stru_dataflow-struct File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Seqence_generator.vhdl Line: 61
    Info (12023): Found entity 1: dff_set File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Seqence_generator.vhdl Line: 14
    Info (12023): Found entity 2: dff_reset File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Seqence_generator.vhdl Line: 35
    Info (12023): Found entity 3: Sequence_generator_stru_dataflow File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Seqence_generator.vhdl Line: 56
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(71): object "e1dr" assigned a value but never read File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 71
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(71): object "e2dr" assigned a value but never read File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 71
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(71): object "tms" assigned a value but never read File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 71
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhdl(71): object "jsir" assigned a value but never read File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 71
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(80): signal "udr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 80
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(89): signal "sdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 89
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(89): signal "udr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 89
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(89): signal "io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 89
Warning (10037): Verilog HDL or VHDL warning at TopLevel.vhdl(90): conditional expression evaluates to a constant File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 90
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(97): signal "sdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 97
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(97): signal "udr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 97
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(97): signal "io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 97
Warning (10037): Verilog HDL or VHDL warning at TopLevel.vhdl(98): conditional expression evaluates to a constant File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 98
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(105): signal "udr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(105): signal "sdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(105): signal "io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(109): signal "cdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 109
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(109): signal "sdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 109
Warning (10492): VHDL Process Statement warning at TopLevel.vhdl(109): signal "io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 109
Info (12128): Elaborating entity "v_jtag" for hierarchy "v_jtag:u0" File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 116
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0" File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd Line: 87
Info (12130): Elaborated megafunction instantiation "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0" File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd Line: 87
Info (12133): Instantiated megafunction "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0" with the following parameter: File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd Line: 87
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "1"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 151
Info (12131): Elaborated megafunction instantiation "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 151
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "v_jtag:u0|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DUT" for hierarchy "DUT:dut_instance" File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl Line: 153
Info (12128): Elaborating entity "Sequence_generator_stru_dataflow" for hierarchy "DUT:dut_instance|Sequence_generator_stru_dataflow:add_instance" File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/DUT.vhdl Line: 21
Info (12128): Elaborating entity "dff_set" for hierarchy "DUT:dut_instance|Sequence_generator_stru_dataflow:add_instance|dff_set:dff0" File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Seqence_generator.vhdl Line: 71
Info (12128): Elaborating entity "dff_reset" for hierarchy "DUT:dut_instance|Sequence_generator_stru_dataflow:add_instance|dff_reset:dff1" File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Seqence_generator.vhdl Line: 72
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.09.15.15:02:38 Progress: Loading sld4b4bd60a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b4bd60a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/db/ip/sld4b4bd60a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/db/ip/sld4b4bd60a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab6/Sequence_generator/Seqence_generator.vhdl Line: 14
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 174 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 164 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4835 megabytes
    Info: Processing ended: Fri Sep 15 15:02:49 2023
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:18


