	GBLA PSR_USR_MODE
	GBLA PSR_FIQ_MODE
	GBLA PSR_IRQ_MODE
	GBLA PSR_SVC_MODE
	GBLA PSR_ABT_MODE
	GBLA PSR_UND_MODE
	GBLA PSR_SYS_MODE
	GBLA PSR_MODE_MASK
	GBLA PSR_T_BIT
	GBLA PSR_F_BIT
	GBLA PSR_I_BIT
	GBLA EWRAM_START
	GBLA EWRAM_END
	GBLA IWRAM_START
	GBLA IWRAM_END
	GBLA PLTT
	GBLA BG_PLTT
	GBLA OBJ_PLTT
	GBLA VRAM
	GBLA BG_VRAM
	GBLA OBJ_VRAM0
	GBLA OBJ_VRAM1
	GBLA OAM
	GBLA SOUND_INFO_PTR
	GBLA INTR_CHECK
	GBLA INTR_VECTOR
	GBLA INTR_FLAG_VBLANK
	GBLA INTR_FLAG_HBLANK
	GBLA INTR_FLAG_VCOUNT
	GBLA INTR_FLAG_TIMER0
	GBLA INTR_FLAG_TIMER1
	GBLA INTR_FLAG_TIMER2
	GBLA INTR_FLAG_TIMER3
	GBLA INTR_FLAG_SERIAL
	GBLA INTR_FLAG_DMA0
	GBLA INTR_FLAG_DMA1
	GBLA INTR_FLAG_DMA2
	GBLA INTR_FLAG_DMA3
	GBLA INTR_FLAG_KEYPAD
	GBLA INTR_FLAG_GAMEPAK
	GBLA VCOUNT_VBLANK
	GBLA TOTAL_SCANLINES
	GBLA REG_BASE
	GBLA OFFSET_REG_DISPCNT
	GBLA OFFSET_REG_DISPSTAT
	GBLA OFFSET_REG_VCOUNT
	GBLA OFFSET_REG_BG0CNT
	GBLA OFFSET_REG_BG1CNT
	GBLA OFFSET_REG_BG2CNT
	GBLA OFFSET_REG_BG3CNT
	GBLA OFFSET_REG_BG0HOFS
	GBLA OFFSET_REG_BG0VOFS
	GBLA OFFSET_REG_BG1HOFS
	GBLA OFFSET_REG_BG1VOFS
	GBLA OFFSET_REG_BG2HOFS
	GBLA OFFSET_REG_BG2VOFS
	GBLA OFFSET_REG_BG3HOFS
	GBLA OFFSET_REG_BG3VOFS
	GBLA OFFSET_REG_BG2PA
	GBLA OFFSET_REG_BG2PB
	GBLA OFFSET_REG_BG2PC
	GBLA OFFSET_REG_BG2PD
	GBLA OFFSET_REG_BG2X_L
	GBLA OFFSET_REG_BG2X_H
	GBLA OFFSET_REG_BG2Y_L
	GBLA OFFSET_REG_BG2Y_H
	GBLA OFFSET_REG_BG3PA
	GBLA OFFSET_REG_BG3PB
	GBLA OFFSET_REG_BG3PC
	GBLA OFFSET_REG_BG3PD
	GBLA OFFSET_REG_BG3X_L
	GBLA OFFSET_REG_BG3X_H
	GBLA OFFSET_REG_BG3Y_L
	GBLA OFFSET_REG_BG3Y_H
	GBLA OFFSET_REG_WIN0H
	GBLA OFFSET_REG_WIN1H
	GBLA OFFSET_REG_WIN0V
	GBLA OFFSET_REG_WIN1V
	GBLA OFFSET_REG_WININ
	GBLA OFFSET_REG_WINOUT
	GBLA OFFSET_REG_MOSAIC
	GBLA OFFSET_REG_BLDCNT
	GBLA OFFSET_REG_BLDALPHA
	GBLA OFFSET_REG_BLDY
	GBLA OFFSET_REG_SOUND1CNT
	GBLA OFFSET_REG_SOUND1CNT_L
	GBLA OFFSET_REG_NR10
	GBLA OFFSET_REG_SOUND1CNT_H
	GBLA OFFSET_REG_NR11
	GBLA OFFSET_REG_NR12
	GBLA OFFSET_REG_SOUND1CNT_X
	GBLA OFFSET_REG_NR13
	GBLA OFFSET_REG_NR14
	GBLA OFFSET_REG_SOUND2CNT
	GBLA OFFSET_REG_SOUND2CNT_L
	GBLA OFFSET_REG_NR21
	GBLA OFFSET_REG_NR22
	GBLA OFFSET_REG_SOUND2CNT_H
	GBLA OFFSET_REG_NR23
	GBLA OFFSET_REG_NR24
	GBLA OFFSET_REG_SOUND3CNT
	GBLA OFFSET_REG_SOUND3CNT_L
	GBLA OFFSET_REG_NR30
	GBLA OFFSET_REG_SOUND3CNT_H
	GBLA OFFSET_REG_NR31
	GBLA OFFSET_REG_NR32
	GBLA OFFSET_REG_SOUND3CNT_X
	GBLA OFFSET_REG_NR33
	GBLA OFFSET_REG_NR34
	GBLA OFFSET_REG_SOUND4CNT
	GBLA OFFSET_REG_SOUND4CNT_L
	GBLA OFFSET_REG_NR41
	GBLA OFFSET_REG_NR42
	GBLA OFFSET_REG_SOUND4CNT_H
	GBLA OFFSET_REG_NR43
	GBLA OFFSET_REG_NR44
	GBLA OFFSET_REG_SOUNDCNT
	GBLA OFFSET_REG_SOUNDCNT_L
	GBLA OFFSET_REG_NR50
	GBLA OFFSET_REG_NR51
	GBLA OFFSET_REG_SOUNDCNT_H
	GBLA OFFSET_REG_SOUNDCNT_X
	GBLA OFFSET_REG_NR52
	GBLA OFFSET_REG_SOUNDBIAS
	GBLA OFFSET_REG_WAVE_RAM
	GBLA OFFSET_REG_WAVE_RAM0
	GBLA OFFSET_REG_WAVE_RAM0_L
	GBLA OFFSET_REG_WAVE_RAM0_H
	GBLA OFFSET_REG_WAVE_RAM1
	GBLA OFFSET_REG_WAVE_RAM1_L
	GBLA OFFSET_REG_WAVE_RAM1_H
	GBLA OFFSET_REG_WAVE_RAM2
	GBLA OFFSET_REG_WAVE_RAM2_L
	GBLA OFFSET_REG_WAVE_RAM2_H
	GBLA OFFSET_REG_WAVE_RAM3
	GBLA OFFSET_REG_WAVE_RAM3_L
	GBLA OFFSET_REG_WAVE_RAM3_H
	GBLA OFFSET_REG_FIFO
	GBLA OFFSET_REG_FIFO_A
	GBLA OFFSET_REG_FIFO_A_L
	GBLA OFFSET_REG_FIFO_A_H
	GBLA OFFSET_REG_FIFO_B
	GBLA OFFSET_REG_FIFO_B_L
	GBLA OFFSET_REG_FIFO_B_H
	GBLA OFFSET_REG_DMA0
	GBLA OFFSET_REG_DMA0SAD
	GBLA OFFSET_REG_DMA0SAD_L
	GBLA OFFSET_REG_DMA0SAD_H
	GBLA OFFSET_REG_DMA0DAD
	GBLA OFFSET_REG_DMA0DAD_L
	GBLA OFFSET_REG_DMA0DAD_H
	GBLA OFFSET_REG_DMA0CNT
	GBLA OFFSET_REG_DMA0CNT_L
	GBLA OFFSET_REG_DMA0CNT_H
	GBLA OFFSET_REG_DMA1
	GBLA OFFSET_REG_DMA1SAD
	GBLA OFFSET_REG_DMA1SAD_L
	GBLA OFFSET_REG_DMA1SAD_H
	GBLA OFFSET_REG_DMA1DAD
	GBLA OFFSET_REG_DMA1DAD_L
	GBLA OFFSET_REG_DMA1DAD_H
	GBLA OFFSET_REG_DMA1CNT
	GBLA OFFSET_REG_DMA1CNT_L
	GBLA OFFSET_REG_DMA1CNT_H
	GBLA OFFSET_REG_DMA2
	GBLA OFFSET_REG_DMA2SAD
	GBLA OFFSET_REG_DMA2SAD_L
	GBLA OFFSET_REG_DMA2SAD_H
	GBLA OFFSET_REG_DMA2DAD
	GBLA OFFSET_REG_DMA2DAD_L
	GBLA OFFSET_REG_DMA2DAD_H
	GBLA OFFSET_REG_DMA2CNT
	GBLA OFFSET_REG_DMA2CNT_L
	GBLA OFFSET_REG_DMA2CNT_H
	GBLA OFFSET_REG_DMA3
	GBLA OFFSET_REG_DMA3SAD
	GBLA OFFSET_REG_DMA3SAD_L
	GBLA OFFSET_REG_DMA3SAD_H
	GBLA OFFSET_REG_DMA3DAD
	GBLA OFFSET_REG_DMA3DAD_L
	GBLA OFFSET_REG_DMA3DAD_H
	GBLA OFFSET_REG_DMA3CNT
	GBLA OFFSET_REG_DMA3CNT_L
	GBLA OFFSET_REG_DMA3CNT_H
	GBLA OFFSET_REG_TM0CNT
	GBLA OFFSET_REG_TM0CNT_L
	GBLA OFFSET_REG_TM0CNT_H
	GBLA OFFSET_REG_TM1CNT
	GBLA OFFSET_REG_TM1CNT_L
	GBLA OFFSET_REG_TM1CNT_H
	GBLA OFFSET_REG_TM2CNT
	GBLA OFFSET_REG_TM2CNT_L
	GBLA OFFSET_REG_TM2CNT_H
	GBLA OFFSET_REG_TM3CNT
	GBLA OFFSET_REG_TM3CNT_L
	GBLA OFFSET_REG_TM3CNT_H
	GBLA OFFSET_REG_SIOCNT
	GBLA OFFSET_REG_SIODATA8
	GBLA OFFSET_REG_SIODATA32
	GBLA OFFSET_REG_SIOMLT_SEND
	GBLA OFFSET_REG_SIOMLT_RECV
	GBLA OFFSET_REG_SIOMULTI0
	GBLA OFFSET_REG_SIOMULTI1
	GBLA OFFSET_REG_SIOMULTI2
	GBLA OFFSET_REG_SIOMULTI3
	GBLA OFFSET_REG_KEYINPUT
	GBLA OFFSET_REG_KEYCNT
	GBLA OFFSET_REG_RCNT
	GBLA OFFSET_REG_JOYCNT
	GBLA OFFSET_REG_JOYSTAT
	GBLA OFFSET_REG_JOY_RECV
	GBLA OFFSET_REG_JOY_RECV_L
	GBLA OFFSET_REG_JOY_RECV_H
	GBLA OFFSET_REG_JOY_TRANS
	GBLA OFFSET_REG_JOY_TRANS_L
	GBLA OFFSET_REG_JOY_TRANS_H
	GBLA OFFSET_REG_IME
	GBLA OFFSET_REG_IE
	GBLA OFFSET_REG_IF
	GBLA OFFSET_REG_WAITCNT
	GBLA REG_DISPCNT
	GBLA REG_DISPSTAT
	GBLA REG_VCOUNT
	GBLA REG_BG0CNT
	GBLA REG_BG1CNT
	GBLA REG_BG2CNT
	GBLA REG_BG3CNT
	GBLA REG_BG0HOFS
	GBLA REG_BG0VOFS
	GBLA REG_BG1HOFS
	GBLA REG_BG1VOFS
	GBLA REG_BG2HOFS
	GBLA REG_BG2VOFS
	GBLA REG_BG3HOFS
	GBLA REG_BG3VOFS
	GBLA REG_BG2PA
	GBLA REG_BG2PB
	GBLA REG_BG2PC
	GBLA REG_BG2PD
	GBLA REG_BG2X_L
	GBLA REG_BG2X_H
	GBLA REG_BG2Y_L
	GBLA REG_BG2Y_H
	GBLA REG_BG3PA
	GBLA REG_BG3PB
	GBLA REG_BG3PC
	GBLA REG_BG3PD
	GBLA REG_BG3X_L
	GBLA REG_BG3X_H
	GBLA REG_BG3Y_L
	GBLA REG_BG3Y_H
	GBLA REG_WIN0H
	GBLA REG_WIN1H
	GBLA REG_WIN0V
	GBLA REG_WIN1V
	GBLA REG_WININ
	GBLA REG_WINOUT
	GBLA REG_MOSAIC
	GBLA REG_BLDCNT
	GBLA REG_BLDALPHA
	GBLA REG_BLDY
	GBLA REG_SOUND1CNT
	GBLA REG_SOUND1CNT_L
	GBLA REG_NR10
	GBLA REG_SOUND1CNT_H
	GBLA REG_NR11
	GBLA REG_NR12
	GBLA REG_SOUND1CNT_X
	GBLA REG_NR13
	GBLA REG_NR14
	GBLA REG_SOUND2CNT
	GBLA REG_SOUND2CNT_L
	GBLA REG_NR21
	GBLA REG_NR22
	GBLA REG_SOUND2CNT_H
	GBLA REG_NR23
	GBLA REG_NR24
	GBLA REG_SOUND3CNT
	GBLA REG_SOUND3CNT_L
	GBLA REG_NR30
	GBLA REG_SOUND3CNT_H
	GBLA REG_NR31
	GBLA REG_NR32
	GBLA REG_SOUND3CNT_X
	GBLA REG_NR33
	GBLA REG_NR34
	GBLA REG_SOUND4CNT
	GBLA REG_SOUND4CNT_L
	GBLA REG_NR41
	GBLA REG_NR42
	GBLA REG_SOUND4CNT_H
	GBLA REG_NR43
	GBLA REG_NR44
	GBLA REG_SOUNDCNT
	GBLA REG_SOUNDCNT_L
	GBLA REG_NR50
	GBLA REG_NR51
	GBLA REG_SOUNDCNT_H
	GBLA REG_SOUNDCNT_X
	GBLA REG_NR52
	GBLA REG_SOUNDBIAS
	GBLA REG_WAVE_RAM
	GBLA REG_WAVE_RAM0
	GBLA REG_WAVE_RAM0_L
	GBLA REG_WAVE_RAM0_H
	GBLA REG_WAVE_RAM1
	GBLA REG_WAVE_RAM1_L
	GBLA REG_WAVE_RAM1_H
	GBLA REG_WAVE_RAM2
	GBLA REG_WAVE_RAM2_L
	GBLA REG_WAVE_RAM2_H
	GBLA REG_WAVE_RAM3
	GBLA REG_WAVE_RAM3_L
	GBLA REG_WAVE_RAM3_H
	GBLA REG_FIFO
	GBLA REG_FIFO_A
	GBLA REG_FIFO_A_L
	GBLA REG_FIFO_A_H
	GBLA REG_FIFO_B
	GBLA REG_FIFO_B_L
	GBLA REG_FIFO_B_H
	GBLA REG_DMA0
	GBLA REG_DMA0SAD
	GBLA REG_DMA0SAD_L
	GBLA REG_DMA0SAD_H
	GBLA REG_DMA0DAD
	GBLA REG_DMA0DAD_L
	GBLA REG_DMA0DAD_H
	GBLA REG_DMA0CNT
	GBLA REG_DMA0CNT_L
	GBLA REG_DMA0CNT_H
	GBLA REG_DMA1
	GBLA REG_DMA1SAD
	GBLA REG_DMA1SAD_L
	GBLA REG_DMA1SAD_H
	GBLA REG_DMA1DAD
	GBLA REG_DMA1DAD_L
	GBLA REG_DMA1DAD_H
	GBLA REG_DMA1CNT
	GBLA REG_DMA1CNT_L
	GBLA REG_DMA1CNT_H
	GBLA REG_DMA2
	GBLA REG_DMA2SAD
	GBLA REG_DMA2SAD_L
	GBLA REG_DMA2SAD_H
	GBLA REG_DMA2DAD
	GBLA REG_DMA2DAD_L
	GBLA REG_DMA2DAD_H
	GBLA REG_DMA2CNT
	GBLA REG_DMA2CNT_L
	GBLA REG_DMA2CNT_H
	GBLA REG_DMA3
	GBLA REG_DMA3SAD
	GBLA REG_DMA3SAD_L
	GBLA REG_DMA3SAD_H
	GBLA REG_DMA3DAD
	GBLA REG_DMA3DAD_L
	GBLA REG_DMA3DAD_H
	GBLA REG_DMA3CNT
	GBLA REG_DMA3CNT_L
	GBLA REG_DMA3CNT_H
	GBLA REG_TM0CNT
	GBLA REG_TM0CNT_L
	GBLA REG_TM0CNT_H
	GBLA REG_TM1CNT
	GBLA REG_TM1CNT_L
	GBLA REG_TM1CNT_H
	GBLA REG_TM2CNT
	GBLA REG_TM2CNT_L
	GBLA REG_TM2CNT_H
	GBLA REG_TM3CNT
	GBLA REG_TM3CNT_L
	GBLA REG_TM3CNT_H
	GBLA REG_SIOCNT
	GBLA REG_SIODATA8
	GBLA REG_SIODATA32
	GBLA REG_SIOMLT_SEND
	GBLA REG_SIOMLT_RECV
	GBLA REG_SIOMULTI0
	GBLA REG_SIOMULTI1
	GBLA REG_SIOMULTI2
	GBLA REG_SIOMULTI3
	GBLA REG_KEYINPUT
	GBLA REG_KEYCNT
	GBLA REG_RCNT
	GBLA REG_JOYCNT
	GBLA REG_JOYSTAT
	GBLA REG_JOY_RECV
	GBLA REG_JOY_RECV_L
	GBLA REG_JOY_RECV_H
	GBLA REG_JOY_TRANS
	GBLA REG_JOY_TRANS_L
	GBLA REG_JOY_TRANS_H
	GBLA REG_IME
	GBLA REG_IE
	GBLA REG_IF
	GBLA REG_WAITCNT
	GBLA DMA_DEST_INC
	GBLA DMA_DEST_DEC
	GBLA DMA_DEST_FIXED
	GBLA DMA_DEST_RELOAD
	GBLA DMA_SRC_INC
	GBLA DMA_SRC_DEC
	GBLA DMA_SRC_FIXED
	GBLA DMA_REPEAT
	GBLA DMA_16BIT
	GBLA DMA_32BIT
	GBLA DMA_DREQ_ON
	GBLA DMA_START_NOW
	GBLA DMA_START_VBLANK
	GBLA DMA_START_HBLANK
	GBLA DMA_START_SPECIAL
	GBLA DMA_INTR_ENABLE
	GBLA DMA_ENABLE
	GBLA OAM_OBJ_NORMAL
	GBLA OAM_OBJ_BLEND
	GBLA OAM_OBJ_WINDOW
	GBLA OAM_AFFINE_NONE
	GBLA OAM_AFFINE_NORMAL_SIZE
	GBLA OAM_OBJ_DISABLED
	GBLA OAM_AFFINE_DOUBLE_SIZE
	GBLA OAM_MOSAIC_OFF
	GBLA OAM_MOSAIC_ON
	GBLA OAM_4BPP
	GBLA OAM_8BPP
	GBLA OAM_H_FLIP
	GBLA OAM_V_FLIP
	GBLA OAM_SQUARE
	GBLA OAM_H_RECTANGLE
	GBLA OAM_V_RECTANGLE
	GBLA OAM_SIZE_0
	GBLA OAM_SIZE_1
	GBLA OAM_SIZE_2
	GBLA OAM_SIZE_3
	GBLA OAM_SIZE_8x8
	GBLA OAM_SIZE_16x16
	GBLA OAM_SIZE_32x32
	GBLA OAM_SIZE_64x64
	GBLA OAM_SIZE_16x8
	GBLA OAM_SIZE_32x8
	GBLA OAM_SIZE_32x16
	GBLA OAM_SIZE_64x32
	GBLA OAM_SIZE_8x16
	GBLA OAM_SIZE_8x32
	GBLA OAM_SIZE_16x32
	GBLA OAM_SIZE_32x64

PSR_USR_MODE SETA  0x00000010
PSR_FIQ_MODE SETA  0x00000011
PSR_IRQ_MODE SETA  0x00000012
PSR_SVC_MODE SETA  0x00000013
PSR_ABT_MODE SETA  0x00000017
PSR_UND_MODE SETA  0x0000001b
PSR_SYS_MODE SETA  0x0000001f
PSR_MODE_MASK SETA 0x0000001f
PSR_T_BIT SETA     0x00000020
PSR_F_BIT SETA     0x00000040
PSR_I_BIT SETA     0x00000080

EWRAM_START SETA 0x02000000
EWRAM_END SETA   EWRAM_START + 0x40000
IWRAM_START SETA 0x03000000
IWRAM_END SETA   IWRAM_START + 0x8000

PLTT SETA     0x5000000
BG_PLTT SETA  PLTT
OBJ_PLTT SETA PLTT + 0x200

VRAM SETA      0x6000000
BG_VRAM SETA   VRAM
OBJ_VRAM0 SETA VRAM + 0x10000 ; text-mode BG
OBJ_VRAM1 SETA VRAM + 0x14000 ; bitmap-mode BG

OAM SETA 0x7000000

SOUND_INFO_PTR SETA 0x3007FF0
INTR_CHECK SETA     0x3007FF8
INTR_VECTOR SETA    0x3007FFC

INTR_FLAG_VBLANK SETA  1 << 0
INTR_FLAG_HBLANK SETA  1 << 1
INTR_FLAG_VCOUNT SETA  1 << 2
INTR_FLAG_TIMER0 SETA  1 << 3
INTR_FLAG_TIMER1 SETA  1 << 4
INTR_FLAG_TIMER2 SETA  1 << 5
INTR_FLAG_TIMER3 SETA  1 << 6
INTR_FLAG_SERIAL SETA  1 << 7
INTR_FLAG_DMA0 SETA    1 << 8
INTR_FLAG_DMA1 SETA    1 << 9
INTR_FLAG_DMA2 SETA    1 << 10
INTR_FLAG_DMA3 SETA    1 << 11
INTR_FLAG_KEYPAD SETA  1 << 12
INTR_FLAG_GAMEPAK SETA 1 << 13

VCOUNT_VBLANK SETA 160
TOTAL_SCANLINES SETA 228

REG_BASE SETA 0x4000000 ; I/O register base address

; I/O register offsets
OFFSET_REG_DISPCNT SETA     0x0
OFFSET_REG_DISPSTAT SETA    0x4
OFFSET_REG_VCOUNT SETA      0x6
OFFSET_REG_BG0CNT SETA      0x8
OFFSET_REG_BG1CNT SETA      0xa
OFFSET_REG_BG2CNT SETA      0xc
OFFSET_REG_BG3CNT SETA      0xe
OFFSET_REG_BG0HOFS SETA     0x10
OFFSET_REG_BG0VOFS SETA     0x12
OFFSET_REG_BG1HOFS SETA     0x14
OFFSET_REG_BG1VOFS SETA     0x16
OFFSET_REG_BG2HOFS SETA     0x18
OFFSET_REG_BG2VOFS SETA     0x1a
OFFSET_REG_BG3HOFS SETA     0x1c
OFFSET_REG_BG3VOFS SETA     0x1e
OFFSET_REG_BG2PA SETA       0x20
OFFSET_REG_BG2PB SETA       0x22
OFFSET_REG_BG2PC SETA       0x24
OFFSET_REG_BG2PD SETA       0x26
OFFSET_REG_BG2X_L SETA      0x28
OFFSET_REG_BG2X_H SETA      0x2a
OFFSET_REG_BG2Y_L SETA      0x2c
OFFSET_REG_BG2Y_H SETA      0x2e
OFFSET_REG_BG3PA SETA       0x30
OFFSET_REG_BG3PB SETA       0x32
OFFSET_REG_BG3PC SETA       0x34
OFFSET_REG_BG3PD SETA       0x36
OFFSET_REG_BG3X_L SETA      0x38
OFFSET_REG_BG3X_H SETA      0x3a
OFFSET_REG_BG3Y_L SETA      0x3c
OFFSET_REG_BG3Y_H SETA      0x3e
OFFSET_REG_WIN0H SETA       0x40
OFFSET_REG_WIN1H SETA       0x42
OFFSET_REG_WIN0V SETA       0x44
OFFSET_REG_WIN1V SETA       0x46
OFFSET_REG_WININ SETA       0x48
OFFSET_REG_WINOUT SETA      0x4a
OFFSET_REG_MOSAIC SETA      0x4c
OFFSET_REG_BLDCNT SETA      0x50
OFFSET_REG_BLDALPHA SETA    0x52
OFFSET_REG_BLDY SETA        0x54

OFFSET_REG_SOUND1CNT SETA   0x60
OFFSET_REG_SOUND1CNT_L SETA 0x60
OFFSET_REG_NR10 SETA        0x60
OFFSET_REG_SOUND1CNT_H SETA 0x62
OFFSET_REG_NR11 SETA        0x62
OFFSET_REG_NR12 SETA        0x63
OFFSET_REG_SOUND1CNT_X SETA 0x64
OFFSET_REG_NR13 SETA        0x64
OFFSET_REG_NR14 SETA        0x65
OFFSET_REG_SOUND2CNT SETA   0x68
OFFSET_REG_SOUND2CNT_L SETA 0x68
OFFSET_REG_NR21 SETA        0x68
OFFSET_REG_NR22 SETA        0x69
OFFSET_REG_SOUND2CNT_H SETA 0x6c
OFFSET_REG_NR23 SETA        0x6c
OFFSET_REG_NR24 SETA        0x6d
OFFSET_REG_SOUND3CNT SETA   0x70
OFFSET_REG_SOUND3CNT_L SETA 0x70
OFFSET_REG_NR30 SETA        0x70
OFFSET_REG_SOUND3CNT_H SETA 0x72
OFFSET_REG_NR31 SETA        0x72
OFFSET_REG_NR32 SETA        0x73
OFFSET_REG_SOUND3CNT_X SETA 0x74
OFFSET_REG_NR33 SETA        0x74
OFFSET_REG_NR34 SETA        0x75
OFFSET_REG_SOUND4CNT SETA   0x78
OFFSET_REG_SOUND4CNT_L SETA 0x78
OFFSET_REG_NR41 SETA        0x78
OFFSET_REG_NR42 SETA        0x79
OFFSET_REG_SOUND4CNT_H SETA 0x7c
OFFSET_REG_NR43 SETA        0x7c
OFFSET_REG_NR44 SETA        0x7d
OFFSET_REG_SOUNDCNT SETA    0x80
OFFSET_REG_SOUNDCNT_L SETA  0x80
OFFSET_REG_NR50 SETA        0x80
OFFSET_REG_NR51 SETA        0x81
OFFSET_REG_SOUNDCNT_H SETA  0x82
OFFSET_REG_SOUNDCNT_X SETA  0x84
OFFSET_REG_NR52 SETA        0x84
OFFSET_REG_SOUNDBIAS SETA   0x88
OFFSET_REG_WAVE_RAM SETA    0x90
OFFSET_REG_WAVE_RAM0 SETA   0x90
OFFSET_REG_WAVE_RAM0_L SETA 0x90
OFFSET_REG_WAVE_RAM0_H SETA 0x92
OFFSET_REG_WAVE_RAM1 SETA   0x94
OFFSET_REG_WAVE_RAM1_L SETA 0x94
OFFSET_REG_WAVE_RAM1_H SETA 0x96
OFFSET_REG_WAVE_RAM2 SETA   0x98
OFFSET_REG_WAVE_RAM2_L SETA 0x98
OFFSET_REG_WAVE_RAM2_H SETA 0x9a
OFFSET_REG_WAVE_RAM3 SETA   0x9c
OFFSET_REG_WAVE_RAM3_L SETA 0x9c
OFFSET_REG_WAVE_RAM3_H SETA 0x9e
OFFSET_REG_FIFO SETA        0xa0
OFFSET_REG_FIFO_A SETA      0xa0
OFFSET_REG_FIFO_A_L SETA    0xa0
OFFSET_REG_FIFO_A_H SETA    0xa2
OFFSET_REG_FIFO_B SETA      0xa4
OFFSET_REG_FIFO_B_L SETA    0xa4
OFFSET_REG_FIFO_B_H SETA    0xa6

OFFSET_REG_DMA0 SETA        0xb0
OFFSET_REG_DMA0SAD SETA     0xb0
OFFSET_REG_DMA0SAD_L SETA   0xb0
OFFSET_REG_DMA0SAD_H SETA   0xb2
OFFSET_REG_DMA0DAD SETA     0xb4
OFFSET_REG_DMA0DAD_L SETA   0xb4
OFFSET_REG_DMA0DAD_H SETA   0xb6
OFFSET_REG_DMA0CNT SETA     0xb8
OFFSET_REG_DMA0CNT_L SETA   0xb8
OFFSET_REG_DMA0CNT_H SETA   0xba
OFFSET_REG_DMA1 SETA        0xbc
OFFSET_REG_DMA1SAD SETA     0xbc
OFFSET_REG_DMA1SAD_L SETA   0xbc
OFFSET_REG_DMA1SAD_H SETA   0xbe
OFFSET_REG_DMA1DAD SETA     0xc0
OFFSET_REG_DMA1DAD_L SETA   0xc0
OFFSET_REG_DMA1DAD_H SETA   0xc2
OFFSET_REG_DMA1CNT SETA     0xc4
OFFSET_REG_DMA1CNT_L SETA   0xc4
OFFSET_REG_DMA1CNT_H SETA   0xc6
OFFSET_REG_DMA2 SETA        0xc8
OFFSET_REG_DMA2SAD SETA     0xc8
OFFSET_REG_DMA2SAD_L SETA   0xc8
OFFSET_REG_DMA2SAD_H SETA   0xca
OFFSET_REG_DMA2DAD SETA     0xcc
OFFSET_REG_DMA2DAD_L SETA   0xcc
OFFSET_REG_DMA2DAD_H SETA   0xce
OFFSET_REG_DMA2CNT SETA     0xd0
OFFSET_REG_DMA2CNT_L SETA   0xd0
OFFSET_REG_DMA2CNT_H SETA   0xd2
OFFSET_REG_DMA3 SETA        0xd4
OFFSET_REG_DMA3SAD SETA     0xd4
OFFSET_REG_DMA3SAD_L SETA   0xd4
OFFSET_REG_DMA3SAD_H SETA   0xd6
OFFSET_REG_DMA3DAD SETA     0xd8
OFFSET_REG_DMA3DAD_L SETA   0xd8
OFFSET_REG_DMA3DAD_H SETA   0xda
OFFSET_REG_DMA3CNT SETA     0xdc
OFFSET_REG_DMA3CNT_L SETA   0xdc
OFFSET_REG_DMA3CNT_H SETA   0xde

OFFSET_REG_TM0CNT SETA      0x100
OFFSET_REG_TM0CNT_L SETA    0x100
OFFSET_REG_TM0CNT_H SETA    0x102
OFFSET_REG_TM1CNT SETA      0x104
OFFSET_REG_TM1CNT_L SETA    0x104
OFFSET_REG_TM1CNT_H SETA    0x106
OFFSET_REG_TM2CNT SETA      0x108
OFFSET_REG_TM2CNT_L SETA    0x108
OFFSET_REG_TM2CNT_H SETA    0x10a
OFFSET_REG_TM3CNT SETA      0x10c
OFFSET_REG_TM3CNT_L SETA    0x10c
OFFSET_REG_TM3CNT_H SETA    0x10e

OFFSET_REG_SIOCNT SETA      0x128
OFFSET_REG_SIODATA8 SETA    0x12a
OFFSET_REG_SIODATA32 SETA   0x120
OFFSET_REG_SIOMLT_SEND SETA 0x12a
OFFSET_REG_SIOMLT_RECV SETA 0x120
OFFSET_REG_SIOMULTI0 SETA   0x120
OFFSET_REG_SIOMULTI1 SETA   0x122
OFFSET_REG_SIOMULTI2 SETA   0x124
OFFSET_REG_SIOMULTI3 SETA   0x126

OFFSET_REG_KEYINPUT SETA    0x130
OFFSET_REG_KEYCNT SETA      0x132

OFFSET_REG_RCNT SETA        0x134

OFFSET_REG_JOYCNT SETA      0x140
OFFSET_REG_JOYSTAT SETA     0x158
OFFSET_REG_JOY_RECV SETA    0x150
OFFSET_REG_JOY_RECV_L SETA  0x150
OFFSET_REG_JOY_RECV_H SETA  0x152
OFFSET_REG_JOY_TRANS SETA   0x154
OFFSET_REG_JOY_TRANS_L SETA 0x154
OFFSET_REG_JOY_TRANS_H SETA 0x156

OFFSET_REG_IME SETA         0x208
OFFSET_REG_IE SETA          0x200
OFFSET_REG_IF SETA          0x202

OFFSET_REG_WAITCNT SETA     0x204

; I/O register addresses
REG_DISPCNT SETA     REG_BASE + OFFSET_REG_DISPCNT
REG_DISPSTAT SETA    REG_BASE + OFFSET_REG_DISPSTAT
REG_VCOUNT SETA      REG_BASE + OFFSET_REG_VCOUNT
REG_BG0CNT SETA      REG_BASE + OFFSET_REG_BG0CNT
REG_BG1CNT SETA      REG_BASE + OFFSET_REG_BG1CNT
REG_BG2CNT SETA      REG_BASE + OFFSET_REG_BG2CNT
REG_BG3CNT SETA      REG_BASE + OFFSET_REG_BG3CNT
REG_BG0HOFS SETA     REG_BASE + OFFSET_REG_BG0HOFS
REG_BG0VOFS SETA     REG_BASE + OFFSET_REG_BG0VOFS
REG_BG1HOFS SETA     REG_BASE + OFFSET_REG_BG1HOFS
REG_BG1VOFS SETA     REG_BASE + OFFSET_REG_BG1VOFS
REG_BG2HOFS SETA     REG_BASE + OFFSET_REG_BG2HOFS
REG_BG2VOFS SETA     REG_BASE + OFFSET_REG_BG2VOFS
REG_BG3HOFS SETA     REG_BASE + OFFSET_REG_BG3HOFS
REG_BG3VOFS SETA     REG_BASE + OFFSET_REG_BG3VOFS
REG_BG2PA SETA       REG_BASE + OFFSET_REG_BG2PA
REG_BG2PB SETA       REG_BASE + OFFSET_REG_BG2PB
REG_BG2PC SETA       REG_BASE + OFFSET_REG_BG2PC
REG_BG2PD SETA       REG_BASE + OFFSET_REG_BG2PD
REG_BG2X_L SETA      REG_BASE + OFFSET_REG_BG2X_L
REG_BG2X_H SETA      REG_BASE + OFFSET_REG_BG2X_H
REG_BG2Y_L SETA      REG_BASE + OFFSET_REG_BG2Y_L
REG_BG2Y_H SETA      REG_BASE + OFFSET_REG_BG2Y_H
REG_BG3PA SETA       REG_BASE + OFFSET_REG_BG3PA
REG_BG3PB SETA       REG_BASE + OFFSET_REG_BG3PB
REG_BG3PC SETA       REG_BASE + OFFSET_REG_BG3PC
REG_BG3PD SETA       REG_BASE + OFFSET_REG_BG3PD
REG_BG3X_L SETA      REG_BASE + OFFSET_REG_BG3X_L
REG_BG3X_H SETA      REG_BASE + OFFSET_REG_BG3X_H
REG_BG3Y_L SETA      REG_BASE + OFFSET_REG_BG3Y_L
REG_BG3Y_H SETA      REG_BASE + OFFSET_REG_BG3Y_H
REG_WIN0H SETA       REG_BASE + OFFSET_REG_WIN0H
REG_WIN1H SETA       REG_BASE + OFFSET_REG_WIN1H
REG_WIN0V SETA       REG_BASE + OFFSET_REG_WIN0V
REG_WIN1V SETA       REG_BASE + OFFSET_REG_WIN1V
REG_WININ SETA       REG_BASE + OFFSET_REG_WININ
REG_WINOUT SETA      REG_BASE + OFFSET_REG_WINOUT
REG_MOSAIC SETA      REG_BASE + OFFSET_REG_MOSAIC
REG_BLDCNT SETA      REG_BASE + OFFSET_REG_BLDCNT
REG_BLDALPHA SETA    REG_BASE + OFFSET_REG_BLDALPHA
REG_BLDY SETA        REG_BASE + OFFSET_REG_BLDY

REG_SOUND1CNT SETA   REG_BASE + OFFSET_REG_SOUND1CNT
REG_SOUND1CNT_L SETA REG_BASE + OFFSET_REG_SOUND1CNT_L
REG_NR10 SETA        REG_BASE + OFFSET_REG_NR10
REG_SOUND1CNT_H SETA REG_BASE + OFFSET_REG_SOUND1CNT_H
REG_NR11 SETA        REG_BASE + OFFSET_REG_NR11
REG_NR12 SETA        REG_BASE + OFFSET_REG_NR12
REG_SOUND1CNT_X SETA REG_BASE + OFFSET_REG_SOUND1CNT_X
REG_NR13 SETA        REG_BASE + OFFSET_REG_NR13
REG_NR14 SETA        REG_BASE + OFFSET_REG_NR14
REG_SOUND2CNT SETA   REG_BASE + OFFSET_REG_SOUND2CNT
REG_SOUND2CNT_L SETA REG_BASE + OFFSET_REG_SOUND2CNT_L
REG_NR21 SETA        REG_BASE + OFFSET_REG_NR21
REG_NR22 SETA        REG_BASE + OFFSET_REG_NR22
REG_SOUND2CNT_H SETA REG_BASE + OFFSET_REG_SOUND2CNT_H
REG_NR23 SETA        REG_BASE + OFFSET_REG_NR23
REG_NR24 SETA        REG_BASE + OFFSET_REG_NR24
REG_SOUND3CNT SETA   REG_BASE + OFFSET_REG_SOUND3CNT
REG_SOUND3CNT_L SETA REG_BASE + OFFSET_REG_SOUND3CNT_L
REG_NR30 SETA        REG_BASE + OFFSET_REG_NR30
REG_SOUND3CNT_H SETA REG_BASE + OFFSET_REG_SOUND3CNT_H
REG_NR31 SETA        REG_BASE + OFFSET_REG_NR31
REG_NR32 SETA        REG_BASE + OFFSET_REG_NR32
REG_SOUND3CNT_X SETA REG_BASE + OFFSET_REG_SOUND3CNT_X
REG_NR33 SETA        REG_BASE + OFFSET_REG_NR33
REG_NR34 SETA        REG_BASE + OFFSET_REG_NR34
REG_SOUND4CNT SETA   REG_BASE + OFFSET_REG_SOUND4CNT
REG_SOUND4CNT_L SETA REG_BASE + OFFSET_REG_SOUND4CNT_L
REG_NR41 SETA        REG_BASE + OFFSET_REG_NR41
REG_NR42 SETA        REG_BASE + OFFSET_REG_NR42
REG_SOUND4CNT_H SETA REG_BASE + OFFSET_REG_SOUND4CNT_H
REG_NR43 SETA        REG_BASE + OFFSET_REG_NR43
REG_NR44 SETA        REG_BASE + OFFSET_REG_NR44
REG_SOUNDCNT SETA    REG_BASE + OFFSET_REG_SOUNDCNT
REG_SOUNDCNT_L SETA  REG_BASE + OFFSET_REG_SOUNDCNT_L
REG_NR50 SETA        REG_BASE + OFFSET_REG_NR50
REG_NR51 SETA        REG_BASE + OFFSET_REG_NR51
REG_SOUNDCNT_H SETA  REG_BASE + OFFSET_REG_SOUNDCNT_H
REG_SOUNDCNT_X SETA  REG_BASE + OFFSET_REG_SOUNDCNT_X
REG_NR52 SETA        REG_BASE + OFFSET_REG_NR52
REG_SOUNDBIAS SETA   REG_BASE + OFFSET_REG_SOUNDBIAS
REG_WAVE_RAM SETA    REG_BASE + OFFSET_REG_WAVE_RAM
REG_WAVE_RAM0 SETA   REG_BASE + OFFSET_REG_WAVE_RAM0
REG_WAVE_RAM0_L SETA REG_BASE + OFFSET_REG_WAVE_RAM0_L
REG_WAVE_RAM0_H SETA REG_BASE + OFFSET_REG_WAVE_RAM0_H
REG_WAVE_RAM1 SETA   REG_BASE + OFFSET_REG_WAVE_RAM1
REG_WAVE_RAM1_L SETA REG_BASE + OFFSET_REG_WAVE_RAM1_L
REG_WAVE_RAM1_H SETA REG_BASE + OFFSET_REG_WAVE_RAM1_H
REG_WAVE_RAM2 SETA   REG_BASE + OFFSET_REG_WAVE_RAM2
REG_WAVE_RAM2_L SETA REG_BASE + OFFSET_REG_WAVE_RAM2_L
REG_WAVE_RAM2_H SETA REG_BASE + OFFSET_REG_WAVE_RAM2_H
REG_WAVE_RAM3 SETA   REG_BASE + OFFSET_REG_WAVE_RAM3
REG_WAVE_RAM3_L SETA REG_BASE + OFFSET_REG_WAVE_RAM3_L
REG_WAVE_RAM3_H SETA REG_BASE + OFFSET_REG_WAVE_RAM3_H
REG_FIFO SETA        REG_BASE + OFFSET_REG_FIFO
REG_FIFO_A SETA      REG_BASE + OFFSET_REG_FIFO_A
REG_FIFO_A_L SETA    REG_BASE + OFFSET_REG_FIFO_A_L
REG_FIFO_A_H SETA    REG_BASE + OFFSET_REG_FIFO_A_H
REG_FIFO_B SETA      REG_BASE + OFFSET_REG_FIFO_B
REG_FIFO_B_L SETA    REG_BASE + OFFSET_REG_FIFO_B_L
REG_FIFO_B_H SETA    REG_BASE + OFFSET_REG_FIFO_B_H

REG_DMA0 SETA        REG_BASE + OFFSET_REG_DMA0
REG_DMA0SAD SETA     REG_BASE + OFFSET_REG_DMA0SAD
REG_DMA0SAD_L SETA   REG_BASE + OFFSET_REG_DMA0SAD_L
REG_DMA0SAD_H SETA   REG_BASE + OFFSET_REG_DMA0SAD_H
REG_DMA0DAD SETA     REG_BASE + OFFSET_REG_DMA0DAD
REG_DMA0DAD_L SETA   REG_BASE + OFFSET_REG_DMA0DAD_L
REG_DMA0DAD_H SETA   REG_BASE + OFFSET_REG_DMA0DAD_H
REG_DMA0CNT SETA     REG_BASE + OFFSET_REG_DMA0CNT
REG_DMA0CNT_L SETA   REG_BASE + OFFSET_REG_DMA0CNT_L
REG_DMA0CNT_H SETA   REG_BASE + OFFSET_REG_DMA0CNT_H
REG_DMA1 SETA        REG_BASE + OFFSET_REG_DMA1
REG_DMA1SAD SETA     REG_BASE + OFFSET_REG_DMA1SAD
REG_DMA1SAD_L SETA   REG_BASE + OFFSET_REG_DMA1SAD_L
REG_DMA1SAD_H SETA   REG_BASE + OFFSET_REG_DMA1SAD_H
REG_DMA1DAD SETA     REG_BASE + OFFSET_REG_DMA1DAD
REG_DMA1DAD_L SETA   REG_BASE + OFFSET_REG_DMA1DAD_L
REG_DMA1DAD_H SETA   REG_BASE + OFFSET_REG_DMA1DAD_H
REG_DMA1CNT SETA     REG_BASE + OFFSET_REG_DMA1CNT
REG_DMA1CNT_L SETA   REG_BASE + OFFSET_REG_DMA1CNT_L
REG_DMA1CNT_H SETA   REG_BASE + OFFSET_REG_DMA1CNT_H
REG_DMA2 SETA        REG_BASE + OFFSET_REG_DMA2
REG_DMA2SAD SETA     REG_BASE + OFFSET_REG_DMA2SAD
REG_DMA2SAD_L SETA   REG_BASE + OFFSET_REG_DMA2SAD_L
REG_DMA2SAD_H SETA   REG_BASE + OFFSET_REG_DMA2SAD_H
REG_DMA2DAD SETA     REG_BASE + OFFSET_REG_DMA2DAD
REG_DMA2DAD_L SETA   REG_BASE + OFFSET_REG_DMA2DAD_L
REG_DMA2DAD_H SETA   REG_BASE + OFFSET_REG_DMA2DAD_H
REG_DMA2CNT SETA     REG_BASE + OFFSET_REG_DMA2CNT
REG_DMA2CNT_L SETA   REG_BASE + OFFSET_REG_DMA2CNT_L
REG_DMA2CNT_H SETA   REG_BASE + OFFSET_REG_DMA2CNT_H
REG_DMA3 SETA        REG_BASE + OFFSET_REG_DMA3
REG_DMA3SAD SETA     REG_BASE + OFFSET_REG_DMA3SAD
REG_DMA3SAD_L SETA   REG_BASE + OFFSET_REG_DMA3SAD_L
REG_DMA3SAD_H SETA   REG_BASE + OFFSET_REG_DMA3SAD_H
REG_DMA3DAD SETA     REG_BASE + OFFSET_REG_DMA3DAD
REG_DMA3DAD_L SETA   REG_BASE + OFFSET_REG_DMA3DAD_L
REG_DMA3DAD_H SETA   REG_BASE + OFFSET_REG_DMA3DAD_H
REG_DMA3CNT SETA     REG_BASE + OFFSET_REG_DMA3CNT
REG_DMA3CNT_L SETA   REG_BASE + OFFSET_REG_DMA3CNT_L
REG_DMA3CNT_H SETA   REG_BASE + OFFSET_REG_DMA3CNT_H

REG_TM0CNT SETA      REG_BASE + OFFSET_REG_TM0CNT
REG_TM0CNT_L SETA    REG_BASE + OFFSET_REG_TM0CNT_L
REG_TM0CNT_H SETA    REG_BASE + OFFSET_REG_TM0CNT_H
REG_TM1CNT SETA      REG_BASE + OFFSET_REG_TM1CNT
REG_TM1CNT_L SETA    REG_BASE + OFFSET_REG_TM1CNT_L
REG_TM1CNT_H SETA    REG_BASE + OFFSET_REG_TM1CNT_H
REG_TM2CNT SETA      REG_BASE + OFFSET_REG_TM2CNT
REG_TM2CNT_L SETA    REG_BASE + OFFSET_REG_TM2CNT_L
REG_TM2CNT_H SETA    REG_BASE + OFFSET_REG_TM2CNT_H
REG_TM3CNT SETA      REG_BASE + OFFSET_REG_TM3CNT
REG_TM3CNT_L SETA    REG_BASE + OFFSET_REG_TM3CNT_L
REG_TM3CNT_H SETA    REG_BASE + OFFSET_REG_TM3CNT_H

REG_SIOCNT SETA      REG_BASE + OFFSET_REG_SIOCNT
REG_SIODATA8 SETA    REG_BASE + OFFSET_REG_SIODATA8
REG_SIODATA32 SETA   REG_BASE + OFFSET_REG_SIODATA32
REG_SIOMLT_SEND SETA REG_BASE + OFFSET_REG_SIOMLT_SEND
REG_SIOMLT_RECV SETA REG_BASE + OFFSET_REG_SIOMLT_RECV
REG_SIOMULTI0 SETA   REG_BASE + OFFSET_REG_SIOMULTI0
REG_SIOMULTI1 SETA   REG_BASE + OFFSET_REG_SIOMULTI1
REG_SIOMULTI2 SETA   REG_BASE + OFFSET_REG_SIOMULTI2
REG_SIOMULTI3 SETA   REG_BASE + OFFSET_REG_SIOMULTI3

REG_KEYINPUT SETA    REG_BASE + OFFSET_REG_KEYINPUT
REG_KEYCNT SETA      REG_BASE + OFFSET_REG_KEYCNT

REG_RCNT SETA        REG_BASE + OFFSET_REG_RCNT

REG_JOYCNT SETA      REG_BASE + OFFSET_REG_JOYCNT
REG_JOYSTAT SETA     REG_BASE + OFFSET_REG_JOYSTAT
REG_JOY_RECV SETA    REG_BASE + OFFSET_REG_JOY_RECV
REG_JOY_RECV_L SETA  REG_BASE + OFFSET_REG_JOY_RECV_L
REG_JOY_RECV_H SETA  REG_BASE + OFFSET_REG_JOY_RECV_H
REG_JOY_TRANS SETA   REG_BASE + OFFSET_REG_JOY_TRANS
REG_JOY_TRANS_L SETA REG_BASE + OFFSET_REG_JOY_TRANS_L
REG_JOY_TRANS_H SETA REG_BASE + OFFSET_REG_JOY_TRANS_H

REG_IME SETA         REG_BASE + OFFSET_REG_IME
REG_IE SETA          REG_BASE + OFFSET_REG_IE
REG_IF SETA          REG_BASE + OFFSET_REG_IF

REG_WAITCNT SETA     REG_BASE + OFFSET_REG_WAITCNT

; DMA register constants

DMA_DEST_INC SETA      0x0000
DMA_DEST_DEC SETA      0x0020
DMA_DEST_FIXED SETA    0x0040
DMA_DEST_RELOAD SETA   0x0060
DMA_SRC_INC SETA       0x0000
DMA_SRC_DEC SETA       0x0080
DMA_SRC_FIXED SETA     0x0100
DMA_REPEAT SETA        0x0200
DMA_16BIT SETA         0x0000
DMA_32BIT SETA         0x0400
DMA_DREQ_ON SETA       0x0800
DMA_START_NOW SETA     0x0000
DMA_START_VBLANK SETA  0x1000
DMA_START_HBLANK SETA  0x2000
DMA_START_SPECIAL SETA 0x3000
DMA_INTR_ENABLE SETA   0x4000
DMA_ENABLE SETA        0x8000

; OAM attribute constants

OAM_OBJ_NORMAL SETA         0x00000000
OAM_OBJ_BLEND SETA          0x00000400
OAM_OBJ_WINDOW SETA         0x00000800

OAM_AFFINE_NONE SETA        0x00000000
OAM_AFFINE_NORMAL_SIZE SETA 0x00000100
OAM_OBJ_DISABLED SETA       0x00000200
OAM_AFFINE_DOUBLE_SIZE SETA 0x00000300

OAM_MOSAIC_OFF SETA         0x00000000
OAM_MOSAIC_ON SETA          0x00001000

OAM_4BPP SETA               0x00000000
OAM_8BPP SETA               0x00002000

OAM_H_FLIP SETA             0x10000000
OAM_V_FLIP SETA             0x20000000

OAM_SQUARE SETA             0x00000000
OAM_H_RECTANGLE SETA        0x00004000
OAM_V_RECTANGLE SETA        0x00008000
OAM_SIZE_0 SETA             0x00000000
OAM_SIZE_1 SETA             0x40000000
OAM_SIZE_2 SETA             0x80000000
OAM_SIZE_3 SETA             0xc0000000

OAM_SIZE_8x8 SETA           OAM_SIZE_0 | OAM_SQUARE
OAM_SIZE_16x16 SETA         OAM_SIZE_1 | OAM_SQUARE
OAM_SIZE_32x32 SETA         OAM_SIZE_2 | OAM_SQUARE
OAM_SIZE_64x64 SETA         OAM_SIZE_3 | OAM_SQUARE

OAM_SIZE_16x8 SETA          OAM_SIZE_0 | OAM_H_RECTANGLE
OAM_SIZE_32x8 SETA          OAM_SIZE_1 | OAM_H_RECTANGLE
OAM_SIZE_32x16 SETA         OAM_SIZE_2 | OAM_H_RECTANGLE
OAM_SIZE_64x32 SETA         OAM_SIZE_3 | OAM_H_RECTANGLE

OAM_SIZE_8x16 SETA          OAM_SIZE_0 | OAM_V_RECTANGLE
OAM_SIZE_8x32 SETA          OAM_SIZE_1 | OAM_V_RECTANGLE
OAM_SIZE_16x32 SETA         OAM_SIZE_2 | OAM_V_RECTANGLE
OAM_SIZE_32x64 SETA         OAM_SIZE_3 | OAM_V_RECTANGLE
    END