
Dryer_automatica.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a94  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08004c24  08004c24  00014c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d1c  08004d1c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08004d1c  08004d1c  00014d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d24  08004d24  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d24  08004d24  00014d24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d28  08004d28  00014d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08004d2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  2000005c  08004d88  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  08004d88  000202ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dea0  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000201b  00000000  00000000  0002df6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c50  00000000  00000000  0002ff90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000983  00000000  00000000  00030be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025c02  00000000  00000000  00031563  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000103c8  00000000  00000000  00057165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8c6a  00000000  00000000  0006752d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003710  00000000  00000000  00150198  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  001538a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004c0c 	.word	0x08004c0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08004c0c 	.word	0x08004c0c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af02      	add	r7, sp, #8
 8000572:	4603      	mov	r3, r0
 8000574:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000576:	79fb      	ldrb	r3, [r7, #7]
 8000578:	f023 030f 	bic.w	r3, r3, #15
 800057c:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800057e:	79fb      	ldrb	r3, [r7, #7]
 8000580:	011b      	lsls	r3, r3, #4
 8000582:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000584:	7bfb      	ldrb	r3, [r7, #15]
 8000586:	f043 030c 	orr.w	r3, r3, #12
 800058a:	b2db      	uxtb	r3, r3
 800058c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800058e:	7bfb      	ldrb	r3, [r7, #15]
 8000590:	f043 0308 	orr.w	r3, r3, #8
 8000594:	b2db      	uxtb	r3, r3
 8000596:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000598:	7bbb      	ldrb	r3, [r7, #14]
 800059a:	f043 030c 	orr.w	r3, r3, #12
 800059e:	b2db      	uxtb	r3, r3
 80005a0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80005a2:	7bbb      	ldrb	r3, [r7, #14]
 80005a4:	f043 0308 	orr.w	r3, r3, #8
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80005ac:	f107 0208 	add.w	r2, r7, #8
 80005b0:	2364      	movs	r3, #100	; 0x64
 80005b2:	9300      	str	r3, [sp, #0]
 80005b4:	2304      	movs	r3, #4
 80005b6:	214e      	movs	r1, #78	; 0x4e
 80005b8:	4803      	ldr	r0, [pc, #12]	; (80005c8 <lcd_send_cmd+0x5c>)
 80005ba:	f001 fa87 	bl	8001acc <HAL_I2C_Master_Transmit>
}
 80005be:	bf00      	nop
 80005c0:	3710      	adds	r7, #16
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	2000007c 	.word	0x2000007c

080005cc <lcd_send_data>:

void lcd_send_data (char data)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b086      	sub	sp, #24
 80005d0:	af02      	add	r7, sp, #8
 80005d2:	4603      	mov	r3, r0
 80005d4:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80005d6:	79fb      	ldrb	r3, [r7, #7]
 80005d8:	f023 030f 	bic.w	r3, r3, #15
 80005dc:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80005de:	79fb      	ldrb	r3, [r7, #7]
 80005e0:	011b      	lsls	r3, r3, #4
 80005e2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 80005e4:	7bfb      	ldrb	r3, [r7, #15]
 80005e6:	f043 030d 	orr.w	r3, r3, #13
 80005ea:	b2db      	uxtb	r3, r3
 80005ec:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 80005ee:	7bfb      	ldrb	r3, [r7, #15]
 80005f0:	f043 0309 	orr.w	r3, r3, #9
 80005f4:	b2db      	uxtb	r3, r3
 80005f6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80005f8:	7bbb      	ldrb	r3, [r7, #14]
 80005fa:	f043 030d 	orr.w	r3, r3, #13
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000602:	7bbb      	ldrb	r3, [r7, #14]
 8000604:	f043 0309 	orr.w	r3, r3, #9
 8000608:	b2db      	uxtb	r3, r3
 800060a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800060c:	f107 0208 	add.w	r2, r7, #8
 8000610:	2364      	movs	r3, #100	; 0x64
 8000612:	9300      	str	r3, [sp, #0]
 8000614:	2304      	movs	r3, #4
 8000616:	214e      	movs	r1, #78	; 0x4e
 8000618:	4803      	ldr	r0, [pc, #12]	; (8000628 <lcd_send_data+0x5c>)
 800061a:	f001 fa57 	bl	8001acc <HAL_I2C_Master_Transmit>
}
 800061e:	bf00      	nop
 8000620:	3710      	adds	r7, #16
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	2000007c 	.word	0x2000007c

0800062c <lcd_enviar>:

void lcd_enviar(char *string,int row,int col)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
 8000632:	60f8      	str	r0, [r7, #12]
 8000634:	60b9      	str	r1, [r7, #8]
 8000636:	607a      	str	r2, [r7, #4]
	lcd_put_cur(row,col);
 8000638:	6879      	ldr	r1, [r7, #4]
 800063a:	68b8      	ldr	r0, [r7, #8]
 800063c:	f000 f81e 	bl	800067c <lcd_put_cur>
	lcd_send_string(string);
 8000640:	68f8      	ldr	r0, [r7, #12]
 8000642:	f000 f877 	bl	8000734 <lcd_send_string>
}
 8000646:	bf00      	nop
 8000648:	3710      	adds	r7, #16
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}

0800064e <lcd_clear>:

void lcd_clear (void)
{
 800064e:	b580      	push	{r7, lr}
 8000650:	b082      	sub	sp, #8
 8000652:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8000654:	2080      	movs	r0, #128	; 0x80
 8000656:	f7ff ff89 	bl	800056c <lcd_send_cmd>
	for (int i=0; i<70; i++)
 800065a:	2300      	movs	r3, #0
 800065c:	607b      	str	r3, [r7, #4]
 800065e:	e005      	b.n	800066c <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8000660:	2020      	movs	r0, #32
 8000662:	f7ff ffb3 	bl	80005cc <lcd_send_data>
	for (int i=0; i<70; i++)
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	3301      	adds	r3, #1
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	2b45      	cmp	r3, #69	; 0x45
 8000670:	ddf6      	ble.n	8000660 <lcd_clear+0x12>
	}
}
 8000672:	bf00      	nop
 8000674:	bf00      	nop
 8000676:	3708      	adds	r7, #8
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}

0800067c <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
 8000684:	6039      	str	r1, [r7, #0]
    switch (row)
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d003      	beq.n	8000694 <lcd_put_cur+0x18>
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	2b01      	cmp	r3, #1
 8000690:	d005      	beq.n	800069e <lcd_put_cur+0x22>
 8000692:	e009      	b.n	80006a8 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800069a:	603b      	str	r3, [r7, #0]
            break;
 800069c:	e004      	b.n	80006a8 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80006a4:	603b      	str	r3, [r7, #0]
            break;
 80006a6:	bf00      	nop
    }

    lcd_send_cmd (col);
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	4618      	mov	r0, r3
 80006ae:	f7ff ff5d 	bl	800056c <lcd_send_cmd>
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}

080006ba <lcd_init>:


void lcd_init (void)
{
 80006ba:	b580      	push	{r7, lr}
 80006bc:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80006be:	2032      	movs	r0, #50	; 0x32
 80006c0:	f000 fe84 	bl	80013cc <HAL_Delay>
	lcd_send_cmd (0x30);
 80006c4:	2030      	movs	r0, #48	; 0x30
 80006c6:	f7ff ff51 	bl	800056c <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80006ca:	2005      	movs	r0, #5
 80006cc:	f000 fe7e 	bl	80013cc <HAL_Delay>
	lcd_send_cmd (0x30);
 80006d0:	2030      	movs	r0, #48	; 0x30
 80006d2:	f7ff ff4b 	bl	800056c <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80006d6:	2001      	movs	r0, #1
 80006d8:	f000 fe78 	bl	80013cc <HAL_Delay>
	lcd_send_cmd (0x30);
 80006dc:	2030      	movs	r0, #48	; 0x30
 80006de:	f7ff ff45 	bl	800056c <lcd_send_cmd>
	HAL_Delay(10);
 80006e2:	200a      	movs	r0, #10
 80006e4:	f000 fe72 	bl	80013cc <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80006e8:	2020      	movs	r0, #32
 80006ea:	f7ff ff3f 	bl	800056c <lcd_send_cmd>
	HAL_Delay(10);
 80006ee:	200a      	movs	r0, #10
 80006f0:	f000 fe6c 	bl	80013cc <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80006f4:	2028      	movs	r0, #40	; 0x28
 80006f6:	f7ff ff39 	bl	800056c <lcd_send_cmd>
	HAL_Delay(1);
 80006fa:	2001      	movs	r0, #1
 80006fc:	f000 fe66 	bl	80013cc <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000700:	2008      	movs	r0, #8
 8000702:	f7ff ff33 	bl	800056c <lcd_send_cmd>
	HAL_Delay(1);
 8000706:	2001      	movs	r0, #1
 8000708:	f000 fe60 	bl	80013cc <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 800070c:	2001      	movs	r0, #1
 800070e:	f7ff ff2d 	bl	800056c <lcd_send_cmd>
	HAL_Delay(1);
 8000712:	2001      	movs	r0, #1
 8000714:	f000 fe5a 	bl	80013cc <HAL_Delay>
	HAL_Delay(1);
 8000718:	2001      	movs	r0, #1
 800071a:	f000 fe57 	bl	80013cc <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800071e:	2006      	movs	r0, #6
 8000720:	f7ff ff24 	bl	800056c <lcd_send_cmd>
	HAL_Delay(1);
 8000724:	2001      	movs	r0, #1
 8000726:	f000 fe51 	bl	80013cc <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 800072a:	200c      	movs	r0, #12
 800072c:	f7ff ff1e 	bl	800056c <lcd_send_cmd>
}
 8000730:	bf00      	nop
 8000732:	bd80      	pop	{r7, pc}

08000734 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800073c:	e006      	b.n	800074c <lcd_send_string+0x18>
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	1c5a      	adds	r2, r3, #1
 8000742:	607a      	str	r2, [r7, #4]
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff ff40 	bl	80005cc <lcd_send_data>
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	2b00      	cmp	r3, #0
 8000752:	d1f4      	bne.n	800073e <lcd_send_string+0xa>
}
 8000754:	bf00      	nop
 8000756:	bf00      	nop
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
	...

08000760 <Keypad_Get_Char>:
                         {'4','5','6','B'},
                         {'7','8','9','C'},
                         {'*','0','#','D'}};

char Keypad_Get_Char(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
	val_key = 0;
 8000764:	4bd5      	ldr	r3, [pc, #852]	; (8000abc <Keypad_Get_Char+0x35c>)
 8000766:	2200      	movs	r2, #0
 8000768:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_RESET);
 800076a:	2200      	movs	r2, #0
 800076c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000770:	48d3      	ldr	r0, [pc, #844]	; (8000ac0 <Keypad_Get_Char+0x360>)
 8000772:	f001 f8f7 	bl	8001964 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_SET);
 8000776:	2201      	movs	r2, #1
 8000778:	f44f 7180 	mov.w	r1, #256	; 0x100
 800077c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000780:	f001 f8f0 	bl	8001964 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, GPIO_PIN_SET);
 8000784:	2201      	movs	r2, #1
 8000786:	f44f 7100 	mov.w	r1, #512	; 0x200
 800078a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800078e:	f001 f8e9 	bl	8001964 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, GPIO_PIN_SET);
 8000792:	2201      	movs	r2, #1
 8000794:	2180      	movs	r1, #128	; 0x80
 8000796:	48cb      	ldr	r0, [pc, #812]	; (8000ac4 <Keypad_Get_Char+0x364>)
 8000798:	f001 f8e4 	bl	8001964 <HAL_GPIO_WritePin>

	if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))){
 800079c:	2140      	movs	r1, #64	; 0x40
 800079e:	48c8      	ldr	r0, [pc, #800]	; (8000ac0 <Keypad_Get_Char+0x360>)
 80007a0:	f001 f8c8 	bl	8001934 <HAL_GPIO_ReadPin>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d110      	bne.n	80007cc <Keypad_Get_Char+0x6c>
		HAL_Delay(4);
 80007aa:	2004      	movs	r0, #4
 80007ac:	f000 fe0e 	bl	80013cc <HAL_Delay>
		while(!(HAL_GPIO_ReadPin (C1_GPIO_Port, C1_Pin)));
 80007b0:	bf00      	nop
 80007b2:	2140      	movs	r1, #64	; 0x40
 80007b4:	48c2      	ldr	r0, [pc, #776]	; (8000ac0 <Keypad_Get_Char+0x360>)
 80007b6:	f001 f8bd 	bl	8001934 <HAL_GPIO_ReadPin>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d0f8      	beq.n	80007b2 <Keypad_Get_Char+0x52>
		HAL_Delay(4);
 80007c0:	2004      	movs	r0, #4
 80007c2:	f000 fe03 	bl	80013cc <HAL_Delay>
		val_key = keys[0][0];
 80007c6:	2231      	movs	r2, #49	; 0x31
 80007c8:	4bbc      	ldr	r3, [pc, #752]	; (8000abc <Keypad_Get_Char+0x35c>)
 80007ca:	701a      	strb	r2, [r3, #0]
	}
	if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))){
 80007cc:	2180      	movs	r1, #128	; 0x80
 80007ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007d2:	f001 f8af 	bl	8001934 <HAL_GPIO_ReadPin>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d111      	bne.n	8000800 <Keypad_Get_Char+0xa0>
		HAL_Delay(4);
 80007dc:	2004      	movs	r0, #4
 80007de:	f000 fdf5 	bl	80013cc <HAL_Delay>
		while(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin)));
 80007e2:	bf00      	nop
 80007e4:	2180      	movs	r1, #128	; 0x80
 80007e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007ea:	f001 f8a3 	bl	8001934 <HAL_GPIO_ReadPin>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d0f7      	beq.n	80007e4 <Keypad_Get_Char+0x84>
		HAL_Delay(4);
 80007f4:	2004      	movs	r0, #4
 80007f6:	f000 fde9 	bl	80013cc <HAL_Delay>
		val_key = keys[0][1];
 80007fa:	2232      	movs	r2, #50	; 0x32
 80007fc:	4baf      	ldr	r3, [pc, #700]	; (8000abc <Keypad_Get_Char+0x35c>)
 80007fe:	701a      	strb	r2, [r3, #0]
	}
	if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))){
 8000800:	2140      	movs	r1, #64	; 0x40
 8000802:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000806:	f001 f895 	bl	8001934 <HAL_GPIO_ReadPin>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d111      	bne.n	8000834 <Keypad_Get_Char+0xd4>
		HAL_Delay(4);
 8000810:	2004      	movs	r0, #4
 8000812:	f000 fddb 	bl	80013cc <HAL_Delay>
		while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin)));
 8000816:	bf00      	nop
 8000818:	2140      	movs	r1, #64	; 0x40
 800081a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800081e:	f001 f889 	bl	8001934 <HAL_GPIO_ReadPin>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d0f7      	beq.n	8000818 <Keypad_Get_Char+0xb8>
		HAL_Delay(4);
 8000828:	2004      	movs	r0, #4
 800082a:	f000 fdcf 	bl	80013cc <HAL_Delay>
		val_key = keys[0][2];
 800082e:	2233      	movs	r2, #51	; 0x33
 8000830:	4ba2      	ldr	r3, [pc, #648]	; (8000abc <Keypad_Get_Char+0x35c>)
 8000832:	701a      	strb	r2, [r3, #0]
	}
	if (!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))){
 8000834:	2120      	movs	r1, #32
 8000836:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800083a:	f001 f87b 	bl	8001934 <HAL_GPIO_ReadPin>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d111      	bne.n	8000868 <Keypad_Get_Char+0x108>
		HAL_Delay(4);
 8000844:	2004      	movs	r0, #4
 8000846:	f000 fdc1 	bl	80013cc <HAL_Delay>
		while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin)));
 800084a:	bf00      	nop
 800084c:	2120      	movs	r1, #32
 800084e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000852:	f001 f86f 	bl	8001934 <HAL_GPIO_ReadPin>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d0f7      	beq.n	800084c <Keypad_Get_Char+0xec>
		HAL_Delay(4);
 800085c:	2004      	movs	r0, #4
 800085e:	f000 fdb5 	bl	80013cc <HAL_Delay>
		val_key = keys[0][3];
 8000862:	2241      	movs	r2, #65	; 0x41
 8000864:	4b95      	ldr	r3, [pc, #596]	; (8000abc <Keypad_Get_Char+0x35c>)
 8000866:	701a      	strb	r2, [r3, #0]
	}

	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 8000868:	2201      	movs	r2, #1
 800086a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800086e:	4894      	ldr	r0, [pc, #592]	; (8000ac0 <Keypad_Get_Char+0x360>)
 8000870:	f001 f878 	bl	8001964 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_RESET);
 8000874:	2200      	movs	r2, #0
 8000876:	f44f 7180 	mov.w	r1, #256	; 0x100
 800087a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800087e:	f001 f871 	bl	8001964 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, GPIO_PIN_SET);
 8000882:	2201      	movs	r2, #1
 8000884:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000888:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800088c:	f001 f86a 	bl	8001964 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, GPIO_PIN_SET);
 8000890:	2201      	movs	r2, #1
 8000892:	2180      	movs	r1, #128	; 0x80
 8000894:	488b      	ldr	r0, [pc, #556]	; (8000ac4 <Keypad_Get_Char+0x364>)
 8000896:	f001 f865 	bl	8001964 <HAL_GPIO_WritePin>

	if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))){
 800089a:	2140      	movs	r1, #64	; 0x40
 800089c:	4888      	ldr	r0, [pc, #544]	; (8000ac0 <Keypad_Get_Char+0x360>)
 800089e:	f001 f849 	bl	8001934 <HAL_GPIO_ReadPin>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d110      	bne.n	80008ca <Keypad_Get_Char+0x16a>
		HAL_Delay(4);
 80008a8:	2004      	movs	r0, #4
 80008aa:	f000 fd8f 	bl	80013cc <HAL_Delay>
		while(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin)));
 80008ae:	bf00      	nop
 80008b0:	2140      	movs	r1, #64	; 0x40
 80008b2:	4883      	ldr	r0, [pc, #524]	; (8000ac0 <Keypad_Get_Char+0x360>)
 80008b4:	f001 f83e 	bl	8001934 <HAL_GPIO_ReadPin>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d0f8      	beq.n	80008b0 <Keypad_Get_Char+0x150>
		HAL_Delay(4);
 80008be:	2004      	movs	r0, #4
 80008c0:	f000 fd84 	bl	80013cc <HAL_Delay>
		val_key = keys[1][0];
 80008c4:	2234      	movs	r2, #52	; 0x34
 80008c6:	4b7d      	ldr	r3, [pc, #500]	; (8000abc <Keypad_Get_Char+0x35c>)
 80008c8:	701a      	strb	r2, [r3, #0]
	}
	if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))){
 80008ca:	2180      	movs	r1, #128	; 0x80
 80008cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008d0:	f001 f830 	bl	8001934 <HAL_GPIO_ReadPin>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d111      	bne.n	80008fe <Keypad_Get_Char+0x19e>
		HAL_Delay(4);
 80008da:	2004      	movs	r0, #4
 80008dc:	f000 fd76 	bl	80013cc <HAL_Delay>
		while(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin)));
 80008e0:	bf00      	nop
 80008e2:	2180      	movs	r1, #128	; 0x80
 80008e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008e8:	f001 f824 	bl	8001934 <HAL_GPIO_ReadPin>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d0f7      	beq.n	80008e2 <Keypad_Get_Char+0x182>
		HAL_Delay(4);
 80008f2:	2004      	movs	r0, #4
 80008f4:	f000 fd6a 	bl	80013cc <HAL_Delay>
		val_key = keys[1][1];
 80008f8:	2235      	movs	r2, #53	; 0x35
 80008fa:	4b70      	ldr	r3, [pc, #448]	; (8000abc <Keypad_Get_Char+0x35c>)
 80008fc:	701a      	strb	r2, [r3, #0]
	}
	if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))){
 80008fe:	2140      	movs	r1, #64	; 0x40
 8000900:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000904:	f001 f816 	bl	8001934 <HAL_GPIO_ReadPin>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d111      	bne.n	8000932 <Keypad_Get_Char+0x1d2>
		HAL_Delay(4);
 800090e:	2004      	movs	r0, #4
 8000910:	f000 fd5c 	bl	80013cc <HAL_Delay>
		while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin)));
 8000914:	bf00      	nop
 8000916:	2140      	movs	r1, #64	; 0x40
 8000918:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800091c:	f001 f80a 	bl	8001934 <HAL_GPIO_ReadPin>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d0f7      	beq.n	8000916 <Keypad_Get_Char+0x1b6>
		HAL_Delay(4);
 8000926:	2004      	movs	r0, #4
 8000928:	f000 fd50 	bl	80013cc <HAL_Delay>
		val_key = keys[1][2];
 800092c:	2236      	movs	r2, #54	; 0x36
 800092e:	4b63      	ldr	r3, [pc, #396]	; (8000abc <Keypad_Get_Char+0x35c>)
 8000930:	701a      	strb	r2, [r3, #0]
	}
	if(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))){
 8000932:	2120      	movs	r1, #32
 8000934:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000938:	f000 fffc 	bl	8001934 <HAL_GPIO_ReadPin>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d111      	bne.n	8000966 <Keypad_Get_Char+0x206>
		HAL_Delay(4);
 8000942:	2004      	movs	r0, #4
 8000944:	f000 fd42 	bl	80013cc <HAL_Delay>
		while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin)));
 8000948:	bf00      	nop
 800094a:	2120      	movs	r1, #32
 800094c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000950:	f000 fff0 	bl	8001934 <HAL_GPIO_ReadPin>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d0f7      	beq.n	800094a <Keypad_Get_Char+0x1ea>
		HAL_Delay(4);
 800095a:	2004      	movs	r0, #4
 800095c:	f000 fd36 	bl	80013cc <HAL_Delay>
		val_key = keys[1][3];
 8000960:	2242      	movs	r2, #66	; 0x42
 8000962:	4b56      	ldr	r3, [pc, #344]	; (8000abc <Keypad_Get_Char+0x35c>)
 8000964:	701a      	strb	r2, [r3, #0]
	}

	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 8000966:	2201      	movs	r2, #1
 8000968:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800096c:	4854      	ldr	r0, [pc, #336]	; (8000ac0 <Keypad_Get_Char+0x360>)
 800096e:	f000 fff9 	bl	8001964 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_SET);
 8000972:	2201      	movs	r2, #1
 8000974:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000978:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800097c:	f000 fff2 	bl	8001964 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, GPIO_PIN_RESET);
 8000980:	2200      	movs	r2, #0
 8000982:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000986:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800098a:	f000 ffeb 	bl	8001964 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, GPIO_PIN_SET);
 800098e:	2201      	movs	r2, #1
 8000990:	2180      	movs	r1, #128	; 0x80
 8000992:	484c      	ldr	r0, [pc, #304]	; (8000ac4 <Keypad_Get_Char+0x364>)
 8000994:	f000 ffe6 	bl	8001964 <HAL_GPIO_WritePin>

	if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))){
 8000998:	2140      	movs	r1, #64	; 0x40
 800099a:	4849      	ldr	r0, [pc, #292]	; (8000ac0 <Keypad_Get_Char+0x360>)
 800099c:	f000 ffca 	bl	8001934 <HAL_GPIO_ReadPin>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d110      	bne.n	80009c8 <Keypad_Get_Char+0x268>
		HAL_Delay(4);
 80009a6:	2004      	movs	r0, #4
 80009a8:	f000 fd10 	bl	80013cc <HAL_Delay>
		while(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin)));
 80009ac:	bf00      	nop
 80009ae:	2140      	movs	r1, #64	; 0x40
 80009b0:	4843      	ldr	r0, [pc, #268]	; (8000ac0 <Keypad_Get_Char+0x360>)
 80009b2:	f000 ffbf 	bl	8001934 <HAL_GPIO_ReadPin>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d0f8      	beq.n	80009ae <Keypad_Get_Char+0x24e>
		HAL_Delay(4);
 80009bc:	2004      	movs	r0, #4
 80009be:	f000 fd05 	bl	80013cc <HAL_Delay>
		val_key = keys[2][0];
 80009c2:	2237      	movs	r2, #55	; 0x37
 80009c4:	4b3d      	ldr	r3, [pc, #244]	; (8000abc <Keypad_Get_Char+0x35c>)
 80009c6:	701a      	strb	r2, [r3, #0]
	}
	if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))){
 80009c8:	2180      	movs	r1, #128	; 0x80
 80009ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009ce:	f000 ffb1 	bl	8001934 <HAL_GPIO_ReadPin>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d111      	bne.n	80009fc <Keypad_Get_Char+0x29c>
		HAL_Delay(4);
 80009d8:	2004      	movs	r0, #4
 80009da:	f000 fcf7 	bl	80013cc <HAL_Delay>
		while(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin)));
 80009de:	bf00      	nop
 80009e0:	2180      	movs	r1, #128	; 0x80
 80009e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009e6:	f000 ffa5 	bl	8001934 <HAL_GPIO_ReadPin>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d0f7      	beq.n	80009e0 <Keypad_Get_Char+0x280>
		HAL_Delay(4);
 80009f0:	2004      	movs	r0, #4
 80009f2:	f000 fceb 	bl	80013cc <HAL_Delay>
		val_key = keys[2][1];
 80009f6:	2238      	movs	r2, #56	; 0x38
 80009f8:	4b30      	ldr	r3, [pc, #192]	; (8000abc <Keypad_Get_Char+0x35c>)
 80009fa:	701a      	strb	r2, [r3, #0]
	}
	if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))){
 80009fc:	2140      	movs	r1, #64	; 0x40
 80009fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a02:	f000 ff97 	bl	8001934 <HAL_GPIO_ReadPin>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d111      	bne.n	8000a30 <Keypad_Get_Char+0x2d0>
		HAL_Delay(4);
 8000a0c:	2004      	movs	r0, #4
 8000a0e:	f000 fcdd 	bl	80013cc <HAL_Delay>
		while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin)));
 8000a12:	bf00      	nop
 8000a14:	2140      	movs	r1, #64	; 0x40
 8000a16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a1a:	f000 ff8b 	bl	8001934 <HAL_GPIO_ReadPin>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d0f7      	beq.n	8000a14 <Keypad_Get_Char+0x2b4>
		HAL_Delay(4);
 8000a24:	2004      	movs	r0, #4
 8000a26:	f000 fcd1 	bl	80013cc <HAL_Delay>
		val_key = keys[2][2];
 8000a2a:	2239      	movs	r2, #57	; 0x39
 8000a2c:	4b23      	ldr	r3, [pc, #140]	; (8000abc <Keypad_Get_Char+0x35c>)
 8000a2e:	701a      	strb	r2, [r3, #0]
	}
	if(!(HAL_GPIO_ReadPin (C4_GPIO_Port, C4_Pin))){
 8000a30:	2120      	movs	r1, #32
 8000a32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a36:	f000 ff7d 	bl	8001934 <HAL_GPIO_ReadPin>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d111      	bne.n	8000a64 <Keypad_Get_Char+0x304>
		HAL_Delay(4);
 8000a40:	2004      	movs	r0, #4
 8000a42:	f000 fcc3 	bl	80013cc <HAL_Delay>
		while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin)));
 8000a46:	bf00      	nop
 8000a48:	2120      	movs	r1, #32
 8000a4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a4e:	f000 ff71 	bl	8001934 <HAL_GPIO_ReadPin>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d0f7      	beq.n	8000a48 <Keypad_Get_Char+0x2e8>
		HAL_Delay(4);
 8000a58:	2004      	movs	r0, #4
 8000a5a:	f000 fcb7 	bl	80013cc <HAL_Delay>
		val_key = keys[2][3];
 8000a5e:	2243      	movs	r2, #67	; 0x43
 8000a60:	4b16      	ldr	r3, [pc, #88]	; (8000abc <Keypad_Get_Char+0x35c>)
 8000a62:	701a      	strb	r2, [r3, #0]
	}

	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 8000a64:	2201      	movs	r2, #1
 8000a66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a6a:	4815      	ldr	r0, [pc, #84]	; (8000ac0 <Keypad_Get_Char+0x360>)
 8000a6c:	f000 ff7a 	bl	8001964 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_SET);
 8000a70:	2201      	movs	r2, #1
 8000a72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a7a:	f000 ff73 	bl	8001964 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, GPIO_PIN_SET);
 8000a7e:	2201      	movs	r2, #1
 8000a80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a88:	f000 ff6c 	bl	8001964 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, GPIO_PIN_RESET);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	2180      	movs	r1, #128	; 0x80
 8000a90:	480c      	ldr	r0, [pc, #48]	; (8000ac4 <Keypad_Get_Char+0x364>)
 8000a92:	f000 ff67 	bl	8001964 <HAL_GPIO_WritePin>

	if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))){
 8000a96:	2140      	movs	r1, #64	; 0x40
 8000a98:	4809      	ldr	r0, [pc, #36]	; (8000ac0 <Keypad_Get_Char+0x360>)
 8000a9a:	f000 ff4b 	bl	8001934 <HAL_GPIO_ReadPin>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d117      	bne.n	8000ad4 <Keypad_Get_Char+0x374>
		HAL_Delay(4);
 8000aa4:	2004      	movs	r0, #4
 8000aa6:	f000 fc91 	bl	80013cc <HAL_Delay>
		while(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin)));
 8000aaa:	bf00      	nop
 8000aac:	2140      	movs	r1, #64	; 0x40
 8000aae:	4804      	ldr	r0, [pc, #16]	; (8000ac0 <Keypad_Get_Char+0x360>)
 8000ab0:	f000 ff40 	bl	8001934 <HAL_GPIO_ReadPin>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d0f8      	beq.n	8000aac <Keypad_Get_Char+0x34c>
 8000aba:	e005      	b.n	8000ac8 <Keypad_Get_Char+0x368>
 8000abc:	20000078 	.word	0x20000078
 8000ac0:	48000400 	.word	0x48000400
 8000ac4:	48000800 	.word	0x48000800
		HAL_Delay(4);
 8000ac8:	2004      	movs	r0, #4
 8000aca:	f000 fc7f 	bl	80013cc <HAL_Delay>
		val_key = keys[3][0];
 8000ace:	222a      	movs	r2, #42	; 0x2a
 8000ad0:	4b29      	ldr	r3, [pc, #164]	; (8000b78 <Keypad_Get_Char+0x418>)
 8000ad2:	701a      	strb	r2, [r3, #0]
	}
	if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))){
 8000ad4:	2180      	movs	r1, #128	; 0x80
 8000ad6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ada:	f000 ff2b 	bl	8001934 <HAL_GPIO_ReadPin>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d111      	bne.n	8000b08 <Keypad_Get_Char+0x3a8>
		HAL_Delay(4);
 8000ae4:	2004      	movs	r0, #4
 8000ae6:	f000 fc71 	bl	80013cc <HAL_Delay>
		while (!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin)));
 8000aea:	bf00      	nop
 8000aec:	2180      	movs	r1, #128	; 0x80
 8000aee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000af2:	f000 ff1f 	bl	8001934 <HAL_GPIO_ReadPin>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d0f7      	beq.n	8000aec <Keypad_Get_Char+0x38c>
		HAL_Delay(4);
 8000afc:	2004      	movs	r0, #4
 8000afe:	f000 fc65 	bl	80013cc <HAL_Delay>
		val_key = keys[3][1];
 8000b02:	2230      	movs	r2, #48	; 0x30
 8000b04:	4b1c      	ldr	r3, [pc, #112]	; (8000b78 <Keypad_Get_Char+0x418>)
 8000b06:	701a      	strb	r2, [r3, #0]
	}
	if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))){
 8000b08:	2140      	movs	r1, #64	; 0x40
 8000b0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b0e:	f000 ff11 	bl	8001934 <HAL_GPIO_ReadPin>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d111      	bne.n	8000b3c <Keypad_Get_Char+0x3dc>
		HAL_Delay(4);
 8000b18:	2004      	movs	r0, #4
 8000b1a:	f000 fc57 	bl	80013cc <HAL_Delay>
		while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin)));
 8000b1e:	bf00      	nop
 8000b20:	2140      	movs	r1, #64	; 0x40
 8000b22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b26:	f000 ff05 	bl	8001934 <HAL_GPIO_ReadPin>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d0f7      	beq.n	8000b20 <Keypad_Get_Char+0x3c0>
		HAL_Delay(4);
 8000b30:	2004      	movs	r0, #4
 8000b32:	f000 fc4b 	bl	80013cc <HAL_Delay>
		val_key = keys[3][2];
 8000b36:	2223      	movs	r2, #35	; 0x23
 8000b38:	4b0f      	ldr	r3, [pc, #60]	; (8000b78 <Keypad_Get_Char+0x418>)
 8000b3a:	701a      	strb	r2, [r3, #0]
	}
	if(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))){
 8000b3c:	2120      	movs	r1, #32
 8000b3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b42:	f000 fef7 	bl	8001934 <HAL_GPIO_ReadPin>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d111      	bne.n	8000b70 <Keypad_Get_Char+0x410>
		HAL_Delay(4);
 8000b4c:	2004      	movs	r0, #4
 8000b4e:	f000 fc3d 	bl	80013cc <HAL_Delay>
		while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin)));
 8000b52:	bf00      	nop
 8000b54:	2120      	movs	r1, #32
 8000b56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b5a:	f000 feeb 	bl	8001934 <HAL_GPIO_ReadPin>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d0f7      	beq.n	8000b54 <Keypad_Get_Char+0x3f4>
		HAL_Delay(4);
 8000b64:	2004      	movs	r0, #4
 8000b66:	f000 fc31 	bl	80013cc <HAL_Delay>
		val_key = keys[3][3];
 8000b6a:	2244      	movs	r2, #68	; 0x44
 8000b6c:	4b02      	ldr	r3, [pc, #8]	; (8000b78 <Keypad_Get_Char+0x418>)
 8000b6e:	701a      	strb	r2, [r3, #0]
	}
	return val_key;
 8000b70:	4b01      	ldr	r3, [pc, #4]	; (8000b78 <Keypad_Get_Char+0x418>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	20000078 	.word	0x20000078

08000b7c <main>:




int main(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b80:	f000 fba8 	bl	80012d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b84:	f000 f8b8 	bl	8000cf8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b88:	f000 f978 	bl	8000e7c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b8c:	f000 f946 	bl	8000e1c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000b90:	f000 f904 	bl	8000d9c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

    lcd_init();
 8000b94:	f7ff fd91 	bl	80006ba <lcd_init>
    lcd_enviar("key", 1, 3);
 8000b98:	2203      	movs	r2, #3
 8000b9a:	2101      	movs	r1, #1
 8000b9c:	4818      	ldr	r0, [pc, #96]	; (8000c00 <main+0x84>)
 8000b9e:	f7ff fd45 	bl	800062c <lcd_enviar>
    HAL_Delay(2000);
 8000ba2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000ba6:	f000 fc11 	bl	80013cc <HAL_Delay>
    lcd_clear();
 8000baa:	f7ff fd50 	bl	800064e <lcd_clear>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  // Leer la entrada utilizando la funcin de la librera de keypad
	           key = Keypad_Get_Char();
 8000bae:	f7ff fdd7 	bl	8000760 <Keypad_Get_Char>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	4b13      	ldr	r3, [pc, #76]	; (8000c04 <main+0x88>)
 8000bb8:	701a      	strb	r2, [r3, #0]
	           if (key == '1' || key == '2' || key == '3') {
 8000bba:	4b12      	ldr	r3, [pc, #72]	; (8000c04 <main+0x88>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b31      	cmp	r3, #49	; 0x31
 8000bc0:	d007      	beq.n	8000bd2 <main+0x56>
 8000bc2:	4b10      	ldr	r3, [pc, #64]	; (8000c04 <main+0x88>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	2b32      	cmp	r3, #50	; 0x32
 8000bc8:	d003      	beq.n	8000bd2 <main+0x56>
 8000bca:	4b0e      	ldr	r3, [pc, #56]	; (8000c04 <main+0x88>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	2b33      	cmp	r3, #51	; 0x33
 8000bd0:	d1ed      	bne.n	8000bae <main+0x32>
	          // Realizar acciones segn el valor ledo
	          switch (key) {
 8000bd2:	4b0c      	ldr	r3, [pc, #48]	; (8000c04 <main+0x88>)
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	2b33      	cmp	r3, #51	; 0x33
 8000bd8:	d00c      	beq.n	8000bf4 <main+0x78>
 8000bda:	2b33      	cmp	r3, #51	; 0x33
 8000bdc:	dc0d      	bgt.n	8000bfa <main+0x7e>
 8000bde:	2b31      	cmp	r3, #49	; 0x31
 8000be0:	d002      	beq.n	8000be8 <main+0x6c>
 8000be2:	2b32      	cmp	r3, #50	; 0x32
 8000be4:	d003      	beq.n	8000bee <main+0x72>
	                  caso3();
	                  break;

	              default:
	                  // Puedes manejar otras teclas o casos segn sea necesario
	                  break;
 8000be6:	e008      	b.n	8000bfa <main+0x7e>
	                  caso1();
 8000be8:	f000 f834 	bl	8000c54 <caso1>
	                  break;
 8000bec:	e006      	b.n	8000bfc <main+0x80>
	                  caso2();
 8000bee:	f000 f85f 	bl	8000cb0 <caso2>
	                  break;
 8000bf2:	e003      	b.n	8000bfc <main+0x80>
	                  caso3();
 8000bf4:	f000 f86e 	bl	8000cd4 <caso3>
	                  break;
 8000bf8:	e000      	b.n	8000bfc <main+0x80>
	                  break;
 8000bfa:	bf00      	nop
	           key = Keypad_Get_Char();
 8000bfc:	e7d7      	b.n	8000bae <main+0x32>
 8000bfe:	bf00      	nop
 8000c00:	08004c24 	.word	0x08004c24
 8000c04:	20000158 	.word	0x20000158

08000c08 <inicializarLCD>:
  /* USER CODE END 3 */
}


// Funcin para inicializar la pantalla LCD con el mensaje inicial
void inicializarLCD(void) {
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
    mostrarMensaje("Dryer Automatica", "Ciclos de Secado");
 8000c0c:	4902      	ldr	r1, [pc, #8]	; (8000c18 <inicializarLCD+0x10>)
 8000c0e:	4803      	ldr	r0, [pc, #12]	; (8000c1c <inicializarLCD+0x14>)
 8000c10:	f000 f806 	bl	8000c20 <mostrarMensaje>
}
 8000c14:	bf00      	nop
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	08004c28 	.word	0x08004c28
 8000c1c:	08004c3c 	.word	0x08004c3c

08000c20 <mostrarMensaje>:

// Funcin para mostrar mensajes especficos en la LCD
void mostrarMensaje(const char *linea1, const char *linea2) {
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
    // Asegrate de tener una funcin en tu librera de LCD que permita mostrar texto
    lcd_clear();  // Limpia la pantalla antes de mostrar un nuevo mensaje
 8000c2a:	f7ff fd10 	bl	800064e <lcd_clear>
    lcd_put_cur(0, 0);  // Coloca el cursor en la primera lnea
 8000c2e:	2100      	movs	r1, #0
 8000c30:	2000      	movs	r0, #0
 8000c32:	f7ff fd23 	bl	800067c <lcd_put_cur>
    lcd_send_string(linea1);  // Muestra el mensaje en la primera lnea
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	f7ff fd7c 	bl	8000734 <lcd_send_string>
    lcd_put_cur(1, 0);  // Coloca el cursor en la segunda lnea
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	2001      	movs	r0, #1
 8000c40:	f7ff fd1c 	bl	800067c <lcd_put_cur>
    lcd_send_string(linea2);  // Muestra el mensaje en la segunda lnea
 8000c44:	6838      	ldr	r0, [r7, #0]
 8000c46:	f7ff fd75 	bl	8000734 <lcd_send_string>
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
	...

08000c54 <caso1>:

// Implementacin de la funcin para el caso 1
void caso1(void) {
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
    // Muestra el mensaje especfico en la LCD
    mostrarMensaje("Tipo de Ropa", "");
 8000c5a:	4912      	ldr	r1, [pc, #72]	; (8000ca4 <caso1+0x50>)
 8000c5c:	4812      	ldr	r0, [pc, #72]	; (8000ca8 <caso1+0x54>)
 8000c5e:	f7ff ffdf 	bl	8000c20 <mostrarMensaje>

    // Inicializa el contador de segundos
    int contador = 1;
 8000c62:	2301      	movs	r3, #1
 8000c64:	617b      	str	r3, [r7, #20]

    // Mientras el contador sea menor o igual a 60
    while (contador <= 60) {
 8000c66:	e014      	b.n	8000c92 <caso1+0x3e>
        // Actualiza la segunda lnea de la LCD con el valor del contador
        char mensaje[16];
        sprintf(mensaje, "Segundos: %02d", contador);
 8000c68:	1d3b      	adds	r3, r7, #4
 8000c6a:	697a      	ldr	r2, [r7, #20]
 8000c6c:	490f      	ldr	r1, [pc, #60]	; (8000cac <caso1+0x58>)
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f003 fb28 	bl	80042c4 <siprintf>
        lcd_put_cur(1, 0);
 8000c74:	2100      	movs	r1, #0
 8000c76:	2001      	movs	r0, #1
 8000c78:	f7ff fd00 	bl	800067c <lcd_put_cur>
        lcd_send_string(mensaje);
 8000c7c:	1d3b      	adds	r3, r7, #4
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff fd58 	bl	8000734 <lcd_send_string>

        // Espera un segundo (ajusta segn la unidad de tiempo que ests utilizando)
        HAL_Delay(1000);
 8000c84:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c88:	f000 fba0 	bl	80013cc <HAL_Delay>

        // Incrementa el contador
        contador++;
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	3301      	adds	r3, #1
 8000c90:	617b      	str	r3, [r7, #20]
    while (contador <= 60) {
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	2b3c      	cmp	r3, #60	; 0x3c
 8000c96:	dde7      	ble.n	8000c68 <caso1+0x14>
    }

    // Vuelve a la pantalla inicial despus de contar hasta 60 segundos
    inicializarLCD();
 8000c98:	f7ff ffb6 	bl	8000c08 <inicializarLCD>
}
 8000c9c:	bf00      	nop
 8000c9e:	3718      	adds	r7, #24
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	08004c50 	.word	0x08004c50
 8000ca8:	08004c54 	.word	0x08004c54
 8000cac:	08004c64 	.word	0x08004c64

08000cb0 <caso2>:

// Implementacin de la funcin para el caso 2
void caso2(void) {
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
    // Muestra el mensaje especfico en la LCD
    mostrarMensaje("Otro Mensaje", "");
 8000cb4:	4905      	ldr	r1, [pc, #20]	; (8000ccc <caso2+0x1c>)
 8000cb6:	4806      	ldr	r0, [pc, #24]	; (8000cd0 <caso2+0x20>)
 8000cb8:	f7ff ffb2 	bl	8000c20 <mostrarMensaje>

    // Espera durante un minuto (ajusta segn la unidad de tiempo que ests utilizando)
    HAL_Delay(60000);
 8000cbc:	f64e 2060 	movw	r0, #60000	; 0xea60
 8000cc0:	f000 fb84 	bl	80013cc <HAL_Delay>

    // Vuelve a la pantalla inicial despus de un minuto
    inicializarLCD();
 8000cc4:	f7ff ffa0 	bl	8000c08 <inicializarLCD>
}
 8000cc8:	bf00      	nop
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	08004c50 	.word	0x08004c50
 8000cd0:	08004c74 	.word	0x08004c74

08000cd4 <caso3>:

// Implementacin de la funcin para el caso 3
void caso3(void) {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
    // Muestra el mensaje especfico en la LCD
    mostrarMensaje("Mensaje para", "el Caso 3");
 8000cd8:	4905      	ldr	r1, [pc, #20]	; (8000cf0 <caso3+0x1c>)
 8000cda:	4806      	ldr	r0, [pc, #24]	; (8000cf4 <caso3+0x20>)
 8000cdc:	f7ff ffa0 	bl	8000c20 <mostrarMensaje>

    // Espera durante un minuto (ajusta segn la unidad de tiempo que ests utilizando)
    HAL_Delay(60000);
 8000ce0:	f64e 2060 	movw	r0, #60000	; 0xea60
 8000ce4:	f000 fb72 	bl	80013cc <HAL_Delay>

    // Vuelve a la pantalla inicial despus de un minuto
    inicializarLCD();
 8000ce8:	f7ff ff8e 	bl	8000c08 <inicializarLCD>
}
 8000cec:	bf00      	nop
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	08004c84 	.word	0x08004c84
 8000cf4:	08004c90 	.word	0x08004c90

08000cf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b096      	sub	sp, #88	; 0x58
 8000cfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cfe:	f107 0314 	add.w	r3, r7, #20
 8000d02:	2244      	movs	r2, #68	; 0x44
 8000d04:	2100      	movs	r1, #0
 8000d06:	4618      	mov	r0, r3
 8000d08:	f003 fafc 	bl	8004304 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d0c:	463b      	mov	r3, r7
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	605a      	str	r2, [r3, #4]
 8000d14:	609a      	str	r2, [r3, #8]
 8000d16:	60da      	str	r2, [r3, #12]
 8000d18:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000d1a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000d1e:	f001 faa3 	bl	8002268 <HAL_PWREx_ControlVoltageScaling>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000d28:	f000 f954 	bl	8000fd4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d34:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d36:	2310      	movs	r3, #16
 8000d38:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000d42:	2301      	movs	r3, #1
 8000d44:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000d46:	230a      	movs	r3, #10
 8000d48:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000d4a:	2307      	movs	r3, #7
 8000d4c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d4e:	2302      	movs	r3, #2
 8000d50:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d52:	2302      	movs	r3, #2
 8000d54:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d56:	f107 0314 	add.w	r3, r7, #20
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f001 fada 	bl	8002314 <HAL_RCC_OscConfig>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000d66:	f000 f935 	bl	8000fd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d6a:	230f      	movs	r3, #15
 8000d6c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d6e:	2303      	movs	r3, #3
 8000d70:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d72:	2300      	movs	r3, #0
 8000d74:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d76:	2300      	movs	r3, #0
 8000d78:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d7e:	463b      	mov	r3, r7
 8000d80:	2104      	movs	r1, #4
 8000d82:	4618      	mov	r0, r3
 8000d84:	f001 fea2 	bl	8002acc <HAL_RCC_ClockConfig>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000d8e:	f000 f921 	bl	8000fd4 <Error_Handler>
  }
}
 8000d92:	bf00      	nop
 8000d94:	3758      	adds	r7, #88	; 0x58
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
	...

08000d9c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000da0:	4b1b      	ldr	r3, [pc, #108]	; (8000e10 <MX_I2C1_Init+0x74>)
 8000da2:	4a1c      	ldr	r2, [pc, #112]	; (8000e14 <MX_I2C1_Init+0x78>)
 8000da4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000da6:	4b1a      	ldr	r3, [pc, #104]	; (8000e10 <MX_I2C1_Init+0x74>)
 8000da8:	4a1b      	ldr	r2, [pc, #108]	; (8000e18 <MX_I2C1_Init+0x7c>)
 8000daa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000dac:	4b18      	ldr	r3, [pc, #96]	; (8000e10 <MX_I2C1_Init+0x74>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000db2:	4b17      	ldr	r3, [pc, #92]	; (8000e10 <MX_I2C1_Init+0x74>)
 8000db4:	2201      	movs	r2, #1
 8000db6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000db8:	4b15      	ldr	r3, [pc, #84]	; (8000e10 <MX_I2C1_Init+0x74>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000dbe:	4b14      	ldr	r3, [pc, #80]	; (8000e10 <MX_I2C1_Init+0x74>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000dc4:	4b12      	ldr	r3, [pc, #72]	; (8000e10 <MX_I2C1_Init+0x74>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000dca:	4b11      	ldr	r3, [pc, #68]	; (8000e10 <MX_I2C1_Init+0x74>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dd0:	4b0f      	ldr	r3, [pc, #60]	; (8000e10 <MX_I2C1_Init+0x74>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000dd6:	480e      	ldr	r0, [pc, #56]	; (8000e10 <MX_I2C1_Init+0x74>)
 8000dd8:	f000 fddc 	bl	8001994 <HAL_I2C_Init>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000de2:	f000 f8f7 	bl	8000fd4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000de6:	2100      	movs	r1, #0
 8000de8:	4809      	ldr	r0, [pc, #36]	; (8000e10 <MX_I2C1_Init+0x74>)
 8000dea:	f001 f997 	bl	800211c <HAL_I2CEx_ConfigAnalogFilter>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000df4:	f000 f8ee 	bl	8000fd4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4805      	ldr	r0, [pc, #20]	; (8000e10 <MX_I2C1_Init+0x74>)
 8000dfc:	f001 f9d9 	bl	80021b2 <HAL_I2CEx_ConfigDigitalFilter>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000e06:	f000 f8e5 	bl	8000fd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e0a:	bf00      	nop
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	2000007c 	.word	0x2000007c
 8000e14:	40005400 	.word	0x40005400
 8000e18:	10909cec 	.word	0x10909cec

08000e1c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e20:	4b14      	ldr	r3, [pc, #80]	; (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e22:	4a15      	ldr	r2, [pc, #84]	; (8000e78 <MX_USART2_UART_Init+0x5c>)
 8000e24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e26:	4b13      	ldr	r3, [pc, #76]	; (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e2e:	4b11      	ldr	r3, [pc, #68]	; (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e34:	4b0f      	ldr	r3, [pc, #60]	; (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e3a:	4b0e      	ldr	r3, [pc, #56]	; (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e40:	4b0c      	ldr	r3, [pc, #48]	; (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e42:	220c      	movs	r2, #12
 8000e44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e46:	4b0b      	ldr	r3, [pc, #44]	; (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e4c:	4b09      	ldr	r3, [pc, #36]	; (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e52:	4b08      	ldr	r3, [pc, #32]	; (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e58:	4b06      	ldr	r3, [pc, #24]	; (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e5e:	4805      	ldr	r0, [pc, #20]	; (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e60:	f002 fd14 	bl	800388c <HAL_UART_Init>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000e6a:	f000 f8b3 	bl	8000fd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e6e:	bf00      	nop
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	200000d0 	.word	0x200000d0
 8000e78:	40004400 	.word	0x40004400

08000e7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08a      	sub	sp, #40	; 0x28
 8000e80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e82:	f107 0314 	add.w	r3, r7, #20
 8000e86:	2200      	movs	r2, #0
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	605a      	str	r2, [r3, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
 8000e8e:	60da      	str	r2, [r3, #12]
 8000e90:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e92:	4b4d      	ldr	r3, [pc, #308]	; (8000fc8 <MX_GPIO_Init+0x14c>)
 8000e94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e96:	4a4c      	ldr	r2, [pc, #304]	; (8000fc8 <MX_GPIO_Init+0x14c>)
 8000e98:	f043 0304 	orr.w	r3, r3, #4
 8000e9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e9e:	4b4a      	ldr	r3, [pc, #296]	; (8000fc8 <MX_GPIO_Init+0x14c>)
 8000ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ea2:	f003 0304 	and.w	r3, r3, #4
 8000ea6:	613b      	str	r3, [r7, #16]
 8000ea8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eaa:	4b47      	ldr	r3, [pc, #284]	; (8000fc8 <MX_GPIO_Init+0x14c>)
 8000eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eae:	4a46      	ldr	r2, [pc, #280]	; (8000fc8 <MX_GPIO_Init+0x14c>)
 8000eb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000eb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eb6:	4b44      	ldr	r3, [pc, #272]	; (8000fc8 <MX_GPIO_Init+0x14c>)
 8000eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec2:	4b41      	ldr	r3, [pc, #260]	; (8000fc8 <MX_GPIO_Init+0x14c>)
 8000ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ec6:	4a40      	ldr	r2, [pc, #256]	; (8000fc8 <MX_GPIO_Init+0x14c>)
 8000ec8:	f043 0301 	orr.w	r3, r3, #1
 8000ecc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ece:	4b3e      	ldr	r3, [pc, #248]	; (8000fc8 <MX_GPIO_Init+0x14c>)
 8000ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed2:	f003 0301 	and.w	r3, r3, #1
 8000ed6:	60bb      	str	r3, [r7, #8]
 8000ed8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eda:	4b3b      	ldr	r3, [pc, #236]	; (8000fc8 <MX_GPIO_Init+0x14c>)
 8000edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ede:	4a3a      	ldr	r2, [pc, #232]	; (8000fc8 <MX_GPIO_Init+0x14c>)
 8000ee0:	f043 0302 	orr.w	r3, r3, #2
 8000ee4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ee6:	4b38      	ldr	r3, [pc, #224]	; (8000fc8 <MX_GPIO_Init+0x14c>)
 8000ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eea:	f003 0302 	and.w	r3, r3, #2
 8000eee:	607b      	str	r3, [r7, #4]
 8000ef0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_RESET);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ef8:	4834      	ldr	r0, [pc, #208]	; (8000fcc <MX_GPIO_Init+0x150>)
 8000efa:	f000 fd33 	bl	8001964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, GPIO_PIN_RESET);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2180      	movs	r1, #128	; 0x80
 8000f02:	4833      	ldr	r0, [pc, #204]	; (8000fd0 <MX_GPIO_Init+0x154>)
 8000f04:	f000 fd2e 	bl	8001964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, R2_Pin|R3_Pin, GPIO_PIN_RESET);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000f0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f12:	f000 fd27 	bl	8001964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f1c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000f20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f26:	f107 0314 	add.w	r3, r7, #20
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4828      	ldr	r0, [pc, #160]	; (8000fd0 <MX_GPIO_Init+0x154>)
 8000f2e:	f000 fb57 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : C4_Pin C3_Pin C2_Pin */
  GPIO_InitStruct.Pin = C4_Pin|C3_Pin|C2_Pin;
 8000f32:	23e0      	movs	r3, #224	; 0xe0
 8000f34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f3e:	f107 0314 	add.w	r3, r7, #20
 8000f42:	4619      	mov	r1, r3
 8000f44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f48:	f000 fb4a 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : R1_Pin */
  GPIO_InitStruct.Pin = R1_Pin;
 8000f4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f52:	2301      	movs	r3, #1
 8000f54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f56:	2300      	movs	r3, #0
 8000f58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(R1_GPIO_Port, &GPIO_InitStruct);
 8000f5e:	f107 0314 	add.w	r3, r7, #20
 8000f62:	4619      	mov	r1, r3
 8000f64:	4819      	ldr	r0, [pc, #100]	; (8000fcc <MX_GPIO_Init+0x150>)
 8000f66:	f000 fb3b 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : R4_Pin */
  GPIO_InitStruct.Pin = R4_Pin;
 8000f6a:	2380      	movs	r3, #128	; 0x80
 8000f6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f76:	2300      	movs	r3, #0
 8000f78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(R4_GPIO_Port, &GPIO_InitStruct);
 8000f7a:	f107 0314 	add.w	r3, r7, #20
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4813      	ldr	r0, [pc, #76]	; (8000fd0 <MX_GPIO_Init+0x154>)
 8000f82:	f000 fb2d 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : R2_Pin R3_Pin */
  GPIO_InitStruct.Pin = R2_Pin|R3_Pin;
 8000f86:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f94:	2300      	movs	r3, #0
 8000f96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f98:	f107 0314 	add.w	r3, r7, #20
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fa2:	f000 fb1d 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : C1_Pin */
  GPIO_InitStruct.Pin = C1_Pin;
 8000fa6:	2340      	movs	r3, #64	; 0x40
 8000fa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000faa:	2300      	movs	r3, #0
 8000fac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(C1_GPIO_Port, &GPIO_InitStruct);
 8000fb2:	f107 0314 	add.w	r3, r7, #20
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4804      	ldr	r0, [pc, #16]	; (8000fcc <MX_GPIO_Init+0x150>)
 8000fba:	f000 fb11 	bl	80015e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fbe:	bf00      	nop
 8000fc0:	3728      	adds	r7, #40	; 0x28
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40021000 	.word	0x40021000
 8000fcc:	48000400 	.word	0x48000400
 8000fd0:	48000800 	.word	0x48000800

08000fd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fd8:	b672      	cpsid	i
}
 8000fda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fdc:	e7fe      	b.n	8000fdc <Error_Handler+0x8>
	...

08000fe0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fe6:	4b0f      	ldr	r3, [pc, #60]	; (8001024 <HAL_MspInit+0x44>)
 8000fe8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fea:	4a0e      	ldr	r2, [pc, #56]	; (8001024 <HAL_MspInit+0x44>)
 8000fec:	f043 0301 	orr.w	r3, r3, #1
 8000ff0:	6613      	str	r3, [r2, #96]	; 0x60
 8000ff2:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <HAL_MspInit+0x44>)
 8000ff4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ff6:	f003 0301 	and.w	r3, r3, #1
 8000ffa:	607b      	str	r3, [r7, #4]
 8000ffc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ffe:	4b09      	ldr	r3, [pc, #36]	; (8001024 <HAL_MspInit+0x44>)
 8001000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001002:	4a08      	ldr	r2, [pc, #32]	; (8001024 <HAL_MspInit+0x44>)
 8001004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001008:	6593      	str	r3, [r2, #88]	; 0x58
 800100a:	4b06      	ldr	r3, [pc, #24]	; (8001024 <HAL_MspInit+0x44>)
 800100c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800100e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001012:	603b      	str	r3, [r7, #0]
 8001014:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001016:	bf00      	nop
 8001018:	370c      	adds	r7, #12
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	40021000 	.word	0x40021000

08001028 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b0ac      	sub	sp, #176	; 0xb0
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001030:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
 800103e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001040:	f107 0314 	add.w	r3, r7, #20
 8001044:	2288      	movs	r2, #136	; 0x88
 8001046:	2100      	movs	r1, #0
 8001048:	4618      	mov	r0, r3
 800104a:	f003 f95b 	bl	8004304 <memset>
  if(hi2c->Instance==I2C1)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a21      	ldr	r2, [pc, #132]	; (80010d8 <HAL_I2C_MspInit+0xb0>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d13b      	bne.n	80010d0 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001058:	2340      	movs	r3, #64	; 0x40
 800105a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800105c:	2300      	movs	r3, #0
 800105e:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	4618      	mov	r0, r3
 8001066:	f001 ff55 	bl	8002f14 <HAL_RCCEx_PeriphCLKConfig>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001070:	f7ff ffb0 	bl	8000fd4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001074:	4b19      	ldr	r3, [pc, #100]	; (80010dc <HAL_I2C_MspInit+0xb4>)
 8001076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001078:	4a18      	ldr	r2, [pc, #96]	; (80010dc <HAL_I2C_MspInit+0xb4>)
 800107a:	f043 0302 	orr.w	r3, r3, #2
 800107e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001080:	4b16      	ldr	r3, [pc, #88]	; (80010dc <HAL_I2C_MspInit+0xb4>)
 8001082:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001084:	f003 0302 	and.w	r3, r3, #2
 8001088:	613b      	str	r3, [r7, #16]
 800108a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800108c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001090:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001094:	2312      	movs	r3, #18
 8001096:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109a:	2300      	movs	r3, #0
 800109c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010a0:	2303      	movs	r3, #3
 80010a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010a6:	2304      	movs	r3, #4
 80010a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ac:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010b0:	4619      	mov	r1, r3
 80010b2:	480b      	ldr	r0, [pc, #44]	; (80010e0 <HAL_I2C_MspInit+0xb8>)
 80010b4:	f000 fa94 	bl	80015e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010b8:	4b08      	ldr	r3, [pc, #32]	; (80010dc <HAL_I2C_MspInit+0xb4>)
 80010ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010bc:	4a07      	ldr	r2, [pc, #28]	; (80010dc <HAL_I2C_MspInit+0xb4>)
 80010be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010c2:	6593      	str	r3, [r2, #88]	; 0x58
 80010c4:	4b05      	ldr	r3, [pc, #20]	; (80010dc <HAL_I2C_MspInit+0xb4>)
 80010c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80010d0:	bf00      	nop
 80010d2:	37b0      	adds	r7, #176	; 0xb0
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	40005400 	.word	0x40005400
 80010dc:	40021000 	.word	0x40021000
 80010e0:	48000400 	.word	0x48000400

080010e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b0ac      	sub	sp, #176	; 0xb0
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	2288      	movs	r2, #136	; 0x88
 8001102:	2100      	movs	r1, #0
 8001104:	4618      	mov	r0, r3
 8001106:	f003 f8fd 	bl	8004304 <memset>
  if(huart->Instance==USART2)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a21      	ldr	r2, [pc, #132]	; (8001194 <HAL_UART_MspInit+0xb0>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d13b      	bne.n	800118c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001114:	2302      	movs	r3, #2
 8001116:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001118:	2300      	movs	r3, #0
 800111a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	4618      	mov	r0, r3
 8001122:	f001 fef7 	bl	8002f14 <HAL_RCCEx_PeriphCLKConfig>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800112c:	f7ff ff52 	bl	8000fd4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001130:	4b19      	ldr	r3, [pc, #100]	; (8001198 <HAL_UART_MspInit+0xb4>)
 8001132:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001134:	4a18      	ldr	r2, [pc, #96]	; (8001198 <HAL_UART_MspInit+0xb4>)
 8001136:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800113a:	6593      	str	r3, [r2, #88]	; 0x58
 800113c:	4b16      	ldr	r3, [pc, #88]	; (8001198 <HAL_UART_MspInit+0xb4>)
 800113e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001140:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001148:	4b13      	ldr	r3, [pc, #76]	; (8001198 <HAL_UART_MspInit+0xb4>)
 800114a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800114c:	4a12      	ldr	r2, [pc, #72]	; (8001198 <HAL_UART_MspInit+0xb4>)
 800114e:	f043 0301 	orr.w	r3, r3, #1
 8001152:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001154:	4b10      	ldr	r3, [pc, #64]	; (8001198 <HAL_UART_MspInit+0xb4>)
 8001156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001160:	230c      	movs	r3, #12
 8001162:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001166:	2302      	movs	r3, #2
 8001168:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001172:	2303      	movs	r3, #3
 8001174:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001178:	2307      	movs	r3, #7
 800117a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001182:	4619      	mov	r1, r3
 8001184:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001188:	f000 fa2a 	bl	80015e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800118c:	bf00      	nop
 800118e:	37b0      	adds	r7, #176	; 0xb0
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40004400 	.word	0x40004400
 8001198:	40021000 	.word	0x40021000

0800119c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011a0:	e7fe      	b.n	80011a0 <NMI_Handler+0x4>

080011a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011a2:	b480      	push	{r7}
 80011a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011a6:	e7fe      	b.n	80011a6 <HardFault_Handler+0x4>

080011a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011ac:	e7fe      	b.n	80011ac <MemManage_Handler+0x4>

080011ae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011ae:	b480      	push	{r7}
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011b2:	e7fe      	b.n	80011b2 <BusFault_Handler+0x4>

080011b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011b8:	e7fe      	b.n	80011b8 <UsageFault_Handler+0x4>

080011ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011ba:	b480      	push	{r7}
 80011bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011be:	bf00      	nop
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011cc:	bf00      	nop
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr

080011d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011d6:	b480      	push	{r7}
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011e8:	f000 f8d0 	bl	800138c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011ec:	bf00      	nop
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011f8:	4a14      	ldr	r2, [pc, #80]	; (800124c <_sbrk+0x5c>)
 80011fa:	4b15      	ldr	r3, [pc, #84]	; (8001250 <_sbrk+0x60>)
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001204:	4b13      	ldr	r3, [pc, #76]	; (8001254 <_sbrk+0x64>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d102      	bne.n	8001212 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800120c:	4b11      	ldr	r3, [pc, #68]	; (8001254 <_sbrk+0x64>)
 800120e:	4a12      	ldr	r2, [pc, #72]	; (8001258 <_sbrk+0x68>)
 8001210:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001212:	4b10      	ldr	r3, [pc, #64]	; (8001254 <_sbrk+0x64>)
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4413      	add	r3, r2
 800121a:	693a      	ldr	r2, [r7, #16]
 800121c:	429a      	cmp	r2, r3
 800121e:	d207      	bcs.n	8001230 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001220:	f003 f878 	bl	8004314 <__errno>
 8001224:	4603      	mov	r3, r0
 8001226:	220c      	movs	r2, #12
 8001228:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800122a:	f04f 33ff 	mov.w	r3, #4294967295
 800122e:	e009      	b.n	8001244 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001230:	4b08      	ldr	r3, [pc, #32]	; (8001254 <_sbrk+0x64>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001236:	4b07      	ldr	r3, [pc, #28]	; (8001254 <_sbrk+0x64>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4413      	add	r3, r2
 800123e:	4a05      	ldr	r2, [pc, #20]	; (8001254 <_sbrk+0x64>)
 8001240:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001242:	68fb      	ldr	r3, [r7, #12]
}
 8001244:	4618      	mov	r0, r3
 8001246:	3718      	adds	r7, #24
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	20018000 	.word	0x20018000
 8001250:	00000400 	.word	0x00000400
 8001254:	2000015c 	.word	0x2000015c
 8001258:	200002b0 	.word	0x200002b0

0800125c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001260:	4b06      	ldr	r3, [pc, #24]	; (800127c <SystemInit+0x20>)
 8001262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001266:	4a05      	ldr	r2, [pc, #20]	; (800127c <SystemInit+0x20>)
 8001268:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800126c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001270:	bf00      	nop
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	e000ed00 	.word	0xe000ed00

08001280 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001280:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012b8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001284:	f7ff ffea 	bl	800125c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001288:	480c      	ldr	r0, [pc, #48]	; (80012bc <LoopForever+0x6>)
  ldr r1, =_edata
 800128a:	490d      	ldr	r1, [pc, #52]	; (80012c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800128c:	4a0d      	ldr	r2, [pc, #52]	; (80012c4 <LoopForever+0xe>)
  movs r3, #0
 800128e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001290:	e002      	b.n	8001298 <LoopCopyDataInit>

08001292 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001292:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001294:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001296:	3304      	adds	r3, #4

08001298 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001298:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800129a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800129c:	d3f9      	bcc.n	8001292 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800129e:	4a0a      	ldr	r2, [pc, #40]	; (80012c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012a0:	4c0a      	ldr	r4, [pc, #40]	; (80012cc <LoopForever+0x16>)
  movs r3, #0
 80012a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012a4:	e001      	b.n	80012aa <LoopFillZerobss>

080012a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012a8:	3204      	adds	r2, #4

080012aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012ac:	d3fb      	bcc.n	80012a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012ae:	f003 f837 	bl	8004320 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012b2:	f7ff fc63 	bl	8000b7c <main>

080012b6 <LoopForever>:

LoopForever:
    b LoopForever
 80012b6:	e7fe      	b.n	80012b6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80012b8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80012bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012c0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80012c4:	08004d2c 	.word	0x08004d2c
  ldr r2, =_sbss
 80012c8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80012cc:	200002ac 	.word	0x200002ac

080012d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012d0:	e7fe      	b.n	80012d0 <ADC1_2_IRQHandler>
	...

080012d4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012da:	2300      	movs	r3, #0
 80012dc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012de:	4b0c      	ldr	r3, [pc, #48]	; (8001310 <HAL_Init+0x3c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a0b      	ldr	r2, [pc, #44]	; (8001310 <HAL_Init+0x3c>)
 80012e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012e8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012ea:	2003      	movs	r0, #3
 80012ec:	f000 f944 	bl	8001578 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012f0:	2000      	movs	r0, #0
 80012f2:	f000 f80f 	bl	8001314 <HAL_InitTick>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d002      	beq.n	8001302 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80012fc:	2301      	movs	r3, #1
 80012fe:	71fb      	strb	r3, [r7, #7]
 8001300:	e001      	b.n	8001306 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001302:	f7ff fe6d 	bl	8000fe0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001306:	79fb      	ldrb	r3, [r7, #7]
}
 8001308:	4618      	mov	r0, r3
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40022000 	.word	0x40022000

08001314 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800131c:	2300      	movs	r3, #0
 800131e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001320:	4b17      	ldr	r3, [pc, #92]	; (8001380 <HAL_InitTick+0x6c>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d023      	beq.n	8001370 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001328:	4b16      	ldr	r3, [pc, #88]	; (8001384 <HAL_InitTick+0x70>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	4b14      	ldr	r3, [pc, #80]	; (8001380 <HAL_InitTick+0x6c>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	4619      	mov	r1, r3
 8001332:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001336:	fbb3 f3f1 	udiv	r3, r3, r1
 800133a:	fbb2 f3f3 	udiv	r3, r2, r3
 800133e:	4618      	mov	r0, r3
 8001340:	f000 f941 	bl	80015c6 <HAL_SYSTICK_Config>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d10f      	bne.n	800136a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2b0f      	cmp	r3, #15
 800134e:	d809      	bhi.n	8001364 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001350:	2200      	movs	r2, #0
 8001352:	6879      	ldr	r1, [r7, #4]
 8001354:	f04f 30ff 	mov.w	r0, #4294967295
 8001358:	f000 f919 	bl	800158e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800135c:	4a0a      	ldr	r2, [pc, #40]	; (8001388 <HAL_InitTick+0x74>)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6013      	str	r3, [r2, #0]
 8001362:	e007      	b.n	8001374 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001364:	2301      	movs	r3, #1
 8001366:	73fb      	strb	r3, [r7, #15]
 8001368:	e004      	b.n	8001374 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	73fb      	strb	r3, [r7, #15]
 800136e:	e001      	b.n	8001374 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001374:	7bfb      	ldrb	r3, [r7, #15]
}
 8001376:	4618      	mov	r0, r3
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000008 	.word	0x20000008
 8001384:	20000000 	.word	0x20000000
 8001388:	20000004 	.word	0x20000004

0800138c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001390:	4b06      	ldr	r3, [pc, #24]	; (80013ac <HAL_IncTick+0x20>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	461a      	mov	r2, r3
 8001396:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <HAL_IncTick+0x24>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4413      	add	r3, r2
 800139c:	4a04      	ldr	r2, [pc, #16]	; (80013b0 <HAL_IncTick+0x24>)
 800139e:	6013      	str	r3, [r2, #0]
}
 80013a0:	bf00      	nop
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	20000008 	.word	0x20000008
 80013b0:	20000160 	.word	0x20000160

080013b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  return uwTick;
 80013b8:	4b03      	ldr	r3, [pc, #12]	; (80013c8 <HAL_GetTick+0x14>)
 80013ba:	681b      	ldr	r3, [r3, #0]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	20000160 	.word	0x20000160

080013cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013d4:	f7ff ffee 	bl	80013b4 <HAL_GetTick>
 80013d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013e4:	d005      	beq.n	80013f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80013e6:	4b0a      	ldr	r3, [pc, #40]	; (8001410 <HAL_Delay+0x44>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	461a      	mov	r2, r3
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	4413      	add	r3, r2
 80013f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013f2:	bf00      	nop
 80013f4:	f7ff ffde 	bl	80013b4 <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	68fa      	ldr	r2, [r7, #12]
 8001400:	429a      	cmp	r2, r3
 8001402:	d8f7      	bhi.n	80013f4 <HAL_Delay+0x28>
  {
  }
}
 8001404:	bf00      	nop
 8001406:	bf00      	nop
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	20000008 	.word	0x20000008

08001414 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001414:	b480      	push	{r7}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f003 0307 	and.w	r3, r3, #7
 8001422:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001424:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <__NVIC_SetPriorityGrouping+0x44>)
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800142a:	68ba      	ldr	r2, [r7, #8]
 800142c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001430:	4013      	ands	r3, r2
 8001432:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800143c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001440:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001444:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001446:	4a04      	ldr	r2, [pc, #16]	; (8001458 <__NVIC_SetPriorityGrouping+0x44>)
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	60d3      	str	r3, [r2, #12]
}
 800144c:	bf00      	nop
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	e000ed00 	.word	0xe000ed00

0800145c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001460:	4b04      	ldr	r3, [pc, #16]	; (8001474 <__NVIC_GetPriorityGrouping+0x18>)
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	0a1b      	lsrs	r3, r3, #8
 8001466:	f003 0307 	and.w	r3, r3, #7
}
 800146a:	4618      	mov	r0, r3
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	e000ed00 	.word	0xe000ed00

08001478 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	6039      	str	r1, [r7, #0]
 8001482:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001488:	2b00      	cmp	r3, #0
 800148a:	db0a      	blt.n	80014a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	b2da      	uxtb	r2, r3
 8001490:	490c      	ldr	r1, [pc, #48]	; (80014c4 <__NVIC_SetPriority+0x4c>)
 8001492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001496:	0112      	lsls	r2, r2, #4
 8001498:	b2d2      	uxtb	r2, r2
 800149a:	440b      	add	r3, r1
 800149c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014a0:	e00a      	b.n	80014b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	b2da      	uxtb	r2, r3
 80014a6:	4908      	ldr	r1, [pc, #32]	; (80014c8 <__NVIC_SetPriority+0x50>)
 80014a8:	79fb      	ldrb	r3, [r7, #7]
 80014aa:	f003 030f 	and.w	r3, r3, #15
 80014ae:	3b04      	subs	r3, #4
 80014b0:	0112      	lsls	r2, r2, #4
 80014b2:	b2d2      	uxtb	r2, r2
 80014b4:	440b      	add	r3, r1
 80014b6:	761a      	strb	r2, [r3, #24]
}
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	e000e100 	.word	0xe000e100
 80014c8:	e000ed00 	.word	0xe000ed00

080014cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b089      	sub	sp, #36	; 0x24
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	60f8      	str	r0, [r7, #12]
 80014d4:	60b9      	str	r1, [r7, #8]
 80014d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	f003 0307 	and.w	r3, r3, #7
 80014de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	f1c3 0307 	rsb	r3, r3, #7
 80014e6:	2b04      	cmp	r3, #4
 80014e8:	bf28      	it	cs
 80014ea:	2304      	movcs	r3, #4
 80014ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	3304      	adds	r3, #4
 80014f2:	2b06      	cmp	r3, #6
 80014f4:	d902      	bls.n	80014fc <NVIC_EncodePriority+0x30>
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	3b03      	subs	r3, #3
 80014fa:	e000      	b.n	80014fe <NVIC_EncodePriority+0x32>
 80014fc:	2300      	movs	r3, #0
 80014fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001500:	f04f 32ff 	mov.w	r2, #4294967295
 8001504:	69bb      	ldr	r3, [r7, #24]
 8001506:	fa02 f303 	lsl.w	r3, r2, r3
 800150a:	43da      	mvns	r2, r3
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	401a      	ands	r2, r3
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001514:	f04f 31ff 	mov.w	r1, #4294967295
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	fa01 f303 	lsl.w	r3, r1, r3
 800151e:	43d9      	mvns	r1, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001524:	4313      	orrs	r3, r2
         );
}
 8001526:	4618      	mov	r0, r3
 8001528:	3724      	adds	r7, #36	; 0x24
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
	...

08001534 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	3b01      	subs	r3, #1
 8001540:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001544:	d301      	bcc.n	800154a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001546:	2301      	movs	r3, #1
 8001548:	e00f      	b.n	800156a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800154a:	4a0a      	ldr	r2, [pc, #40]	; (8001574 <SysTick_Config+0x40>)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	3b01      	subs	r3, #1
 8001550:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001552:	210f      	movs	r1, #15
 8001554:	f04f 30ff 	mov.w	r0, #4294967295
 8001558:	f7ff ff8e 	bl	8001478 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800155c:	4b05      	ldr	r3, [pc, #20]	; (8001574 <SysTick_Config+0x40>)
 800155e:	2200      	movs	r2, #0
 8001560:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001562:	4b04      	ldr	r3, [pc, #16]	; (8001574 <SysTick_Config+0x40>)
 8001564:	2207      	movs	r2, #7
 8001566:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001568:	2300      	movs	r3, #0
}
 800156a:	4618      	mov	r0, r3
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	e000e010 	.word	0xe000e010

08001578 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f7ff ff47 	bl	8001414 <__NVIC_SetPriorityGrouping>
}
 8001586:	bf00      	nop
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b086      	sub	sp, #24
 8001592:	af00      	add	r7, sp, #0
 8001594:	4603      	mov	r3, r0
 8001596:	60b9      	str	r1, [r7, #8]
 8001598:	607a      	str	r2, [r7, #4]
 800159a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800159c:	2300      	movs	r3, #0
 800159e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015a0:	f7ff ff5c 	bl	800145c <__NVIC_GetPriorityGrouping>
 80015a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	68b9      	ldr	r1, [r7, #8]
 80015aa:	6978      	ldr	r0, [r7, #20]
 80015ac:	f7ff ff8e 	bl	80014cc <NVIC_EncodePriority>
 80015b0:	4602      	mov	r2, r0
 80015b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015b6:	4611      	mov	r1, r2
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff ff5d 	bl	8001478 <__NVIC_SetPriority>
}
 80015be:	bf00      	nop
 80015c0:	3718      	adds	r7, #24
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b082      	sub	sp, #8
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f7ff ffb0 	bl	8001534 <SysTick_Config>
 80015d4:	4603      	mov	r3, r0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b087      	sub	sp, #28
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ee:	e17f      	b.n	80018f0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	2101      	movs	r1, #1
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	fa01 f303 	lsl.w	r3, r1, r3
 80015fc:	4013      	ands	r3, r2
 80015fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2b00      	cmp	r3, #0
 8001604:	f000 8171 	beq.w	80018ea <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f003 0303 	and.w	r3, r3, #3
 8001610:	2b01      	cmp	r3, #1
 8001612:	d005      	beq.n	8001620 <HAL_GPIO_Init+0x40>
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f003 0303 	and.w	r3, r3, #3
 800161c:	2b02      	cmp	r3, #2
 800161e:	d130      	bne.n	8001682 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	2203      	movs	r2, #3
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	43db      	mvns	r3, r3
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	4013      	ands	r3, r2
 8001636:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	68da      	ldr	r2, [r3, #12]
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	4313      	orrs	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	693a      	ldr	r2, [r7, #16]
 800164e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001656:	2201      	movs	r2, #1
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	fa02 f303 	lsl.w	r3, r2, r3
 800165e:	43db      	mvns	r3, r3
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	4013      	ands	r3, r2
 8001664:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	091b      	lsrs	r3, r3, #4
 800166c:	f003 0201 	and.w	r2, r3, #1
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	4313      	orrs	r3, r2
 800167a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	693a      	ldr	r2, [r7, #16]
 8001680:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f003 0303 	and.w	r3, r3, #3
 800168a:	2b03      	cmp	r3, #3
 800168c:	d118      	bne.n	80016c0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001692:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001694:	2201      	movs	r2, #1
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	fa02 f303 	lsl.w	r3, r2, r3
 800169c:	43db      	mvns	r3, r3
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	4013      	ands	r3, r2
 80016a2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	08db      	lsrs	r3, r3, #3
 80016aa:	f003 0201 	and.w	r2, r3, #1
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	693a      	ldr	r2, [r7, #16]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	693a      	ldr	r2, [r7, #16]
 80016be:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f003 0303 	and.w	r3, r3, #3
 80016c8:	2b03      	cmp	r3, #3
 80016ca:	d017      	beq.n	80016fc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	2203      	movs	r2, #3
 80016d8:	fa02 f303 	lsl.w	r3, r2, r3
 80016dc:	43db      	mvns	r3, r3
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	4013      	ands	r3, r2
 80016e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	689a      	ldr	r2, [r3, #8]
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	693a      	ldr	r2, [r7, #16]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	693a      	ldr	r2, [r7, #16]
 80016fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f003 0303 	and.w	r3, r3, #3
 8001704:	2b02      	cmp	r3, #2
 8001706:	d123      	bne.n	8001750 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	08da      	lsrs	r2, r3, #3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3208      	adds	r2, #8
 8001710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001714:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	f003 0307 	and.w	r3, r3, #7
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	220f      	movs	r2, #15
 8001720:	fa02 f303 	lsl.w	r3, r2, r3
 8001724:	43db      	mvns	r3, r3
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	4013      	ands	r3, r2
 800172a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	691a      	ldr	r2, [r3, #16]
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	693a      	ldr	r2, [r7, #16]
 800173e:	4313      	orrs	r3, r2
 8001740:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	08da      	lsrs	r2, r3, #3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	3208      	adds	r2, #8
 800174a:	6939      	ldr	r1, [r7, #16]
 800174c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	2203      	movs	r2, #3
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	43db      	mvns	r3, r3
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	4013      	ands	r3, r2
 8001766:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f003 0203 	and.w	r2, r3, #3
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	fa02 f303 	lsl.w	r3, r2, r3
 8001778:	693a      	ldr	r2, [r7, #16]
 800177a:	4313      	orrs	r3, r2
 800177c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800178c:	2b00      	cmp	r3, #0
 800178e:	f000 80ac 	beq.w	80018ea <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001792:	4b5f      	ldr	r3, [pc, #380]	; (8001910 <HAL_GPIO_Init+0x330>)
 8001794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001796:	4a5e      	ldr	r2, [pc, #376]	; (8001910 <HAL_GPIO_Init+0x330>)
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	6613      	str	r3, [r2, #96]	; 0x60
 800179e:	4b5c      	ldr	r3, [pc, #368]	; (8001910 <HAL_GPIO_Init+0x330>)
 80017a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	60bb      	str	r3, [r7, #8]
 80017a8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80017aa:	4a5a      	ldr	r2, [pc, #360]	; (8001914 <HAL_GPIO_Init+0x334>)
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	089b      	lsrs	r3, r3, #2
 80017b0:	3302      	adds	r3, #2
 80017b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	f003 0303 	and.w	r3, r3, #3
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	220f      	movs	r2, #15
 80017c2:	fa02 f303 	lsl.w	r3, r2, r3
 80017c6:	43db      	mvns	r3, r3
 80017c8:	693a      	ldr	r2, [r7, #16]
 80017ca:	4013      	ands	r3, r2
 80017cc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80017d4:	d025      	beq.n	8001822 <HAL_GPIO_Init+0x242>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a4f      	ldr	r2, [pc, #316]	; (8001918 <HAL_GPIO_Init+0x338>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d01f      	beq.n	800181e <HAL_GPIO_Init+0x23e>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a4e      	ldr	r2, [pc, #312]	; (800191c <HAL_GPIO_Init+0x33c>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d019      	beq.n	800181a <HAL_GPIO_Init+0x23a>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4a4d      	ldr	r2, [pc, #308]	; (8001920 <HAL_GPIO_Init+0x340>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d013      	beq.n	8001816 <HAL_GPIO_Init+0x236>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a4c      	ldr	r2, [pc, #304]	; (8001924 <HAL_GPIO_Init+0x344>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d00d      	beq.n	8001812 <HAL_GPIO_Init+0x232>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a4b      	ldr	r2, [pc, #300]	; (8001928 <HAL_GPIO_Init+0x348>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d007      	beq.n	800180e <HAL_GPIO_Init+0x22e>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a4a      	ldr	r2, [pc, #296]	; (800192c <HAL_GPIO_Init+0x34c>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d101      	bne.n	800180a <HAL_GPIO_Init+0x22a>
 8001806:	2306      	movs	r3, #6
 8001808:	e00c      	b.n	8001824 <HAL_GPIO_Init+0x244>
 800180a:	2307      	movs	r3, #7
 800180c:	e00a      	b.n	8001824 <HAL_GPIO_Init+0x244>
 800180e:	2305      	movs	r3, #5
 8001810:	e008      	b.n	8001824 <HAL_GPIO_Init+0x244>
 8001812:	2304      	movs	r3, #4
 8001814:	e006      	b.n	8001824 <HAL_GPIO_Init+0x244>
 8001816:	2303      	movs	r3, #3
 8001818:	e004      	b.n	8001824 <HAL_GPIO_Init+0x244>
 800181a:	2302      	movs	r3, #2
 800181c:	e002      	b.n	8001824 <HAL_GPIO_Init+0x244>
 800181e:	2301      	movs	r3, #1
 8001820:	e000      	b.n	8001824 <HAL_GPIO_Init+0x244>
 8001822:	2300      	movs	r3, #0
 8001824:	697a      	ldr	r2, [r7, #20]
 8001826:	f002 0203 	and.w	r2, r2, #3
 800182a:	0092      	lsls	r2, r2, #2
 800182c:	4093      	lsls	r3, r2
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	4313      	orrs	r3, r2
 8001832:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001834:	4937      	ldr	r1, [pc, #220]	; (8001914 <HAL_GPIO_Init+0x334>)
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	089b      	lsrs	r3, r3, #2
 800183a:	3302      	adds	r3, #2
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001842:	4b3b      	ldr	r3, [pc, #236]	; (8001930 <HAL_GPIO_Init+0x350>)
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	43db      	mvns	r3, r3
 800184c:	693a      	ldr	r2, [r7, #16]
 800184e:	4013      	ands	r3, r2
 8001850:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d003      	beq.n	8001866 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800185e:	693a      	ldr	r2, [r7, #16]
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	4313      	orrs	r3, r2
 8001864:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001866:	4a32      	ldr	r2, [pc, #200]	; (8001930 <HAL_GPIO_Init+0x350>)
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800186c:	4b30      	ldr	r3, [pc, #192]	; (8001930 <HAL_GPIO_Init+0x350>)
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	43db      	mvns	r3, r3
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	4013      	ands	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d003      	beq.n	8001890 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	4313      	orrs	r3, r2
 800188e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001890:	4a27      	ldr	r2, [pc, #156]	; (8001930 <HAL_GPIO_Init+0x350>)
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001896:	4b26      	ldr	r3, [pc, #152]	; (8001930 <HAL_GPIO_Init+0x350>)
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	43db      	mvns	r3, r3
 80018a0:	693a      	ldr	r2, [r7, #16]
 80018a2:	4013      	ands	r3, r2
 80018a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d003      	beq.n	80018ba <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80018b2:	693a      	ldr	r2, [r7, #16]
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018ba:	4a1d      	ldr	r2, [pc, #116]	; (8001930 <HAL_GPIO_Init+0x350>)
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80018c0:	4b1b      	ldr	r3, [pc, #108]	; (8001930 <HAL_GPIO_Init+0x350>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	43db      	mvns	r3, r3
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	4013      	ands	r3, r2
 80018ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d003      	beq.n	80018e4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018e4:	4a12      	ldr	r2, [pc, #72]	; (8001930 <HAL_GPIO_Init+0x350>)
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	3301      	adds	r3, #1
 80018ee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	fa22 f303 	lsr.w	r3, r2, r3
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f47f ae78 	bne.w	80015f0 <HAL_GPIO_Init+0x10>
  }
}
 8001900:	bf00      	nop
 8001902:	bf00      	nop
 8001904:	371c      	adds	r7, #28
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	40021000 	.word	0x40021000
 8001914:	40010000 	.word	0x40010000
 8001918:	48000400 	.word	0x48000400
 800191c:	48000800 	.word	0x48000800
 8001920:	48000c00 	.word	0x48000c00
 8001924:	48001000 	.word	0x48001000
 8001928:	48001400 	.word	0x48001400
 800192c:	48001800 	.word	0x48001800
 8001930:	40010400 	.word	0x40010400

08001934 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001934:	b480      	push	{r7}
 8001936:	b085      	sub	sp, #20
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	460b      	mov	r3, r1
 800193e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	691a      	ldr	r2, [r3, #16]
 8001944:	887b      	ldrh	r3, [r7, #2]
 8001946:	4013      	ands	r3, r2
 8001948:	2b00      	cmp	r3, #0
 800194a:	d002      	beq.n	8001952 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800194c:	2301      	movs	r3, #1
 800194e:	73fb      	strb	r3, [r7, #15]
 8001950:	e001      	b.n	8001956 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001952:	2300      	movs	r3, #0
 8001954:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001956:	7bfb      	ldrb	r3, [r7, #15]
}
 8001958:	4618      	mov	r0, r3
 800195a:	3714      	adds	r7, #20
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	460b      	mov	r3, r1
 800196e:	807b      	strh	r3, [r7, #2]
 8001970:	4613      	mov	r3, r2
 8001972:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001974:	787b      	ldrb	r3, [r7, #1]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d003      	beq.n	8001982 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800197a:	887a      	ldrh	r2, [r7, #2]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001980:	e002      	b.n	8001988 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001982:	887a      	ldrh	r2, [r7, #2]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001988:	bf00      	nop
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d101      	bne.n	80019a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e08d      	b.n	8001ac2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d106      	bne.n	80019c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff fb34 	bl	8001028 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2224      	movs	r2, #36	; 0x24
 80019c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f022 0201 	bic.w	r2, r2, #1
 80019d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	685a      	ldr	r2, [r3, #4]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80019e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	689a      	ldr	r2, [r3, #8]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80019f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d107      	bne.n	8001a0e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	689a      	ldr	r2, [r3, #8]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	e006      	b.n	8001a1c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	689a      	ldr	r2, [r3, #8]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001a1a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d108      	bne.n	8001a36 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	685a      	ldr	r2, [r3, #4]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001a32:	605a      	str	r2, [r3, #4]
 8001a34:	e007      	b.n	8001a46 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	685a      	ldr	r2, [r3, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a44:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	6812      	ldr	r2, [r2, #0]
 8001a50:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a58:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	68da      	ldr	r2, [r3, #12]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001a68:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	691a      	ldr	r2, [r3, #16]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	695b      	ldr	r3, [r3, #20]
 8001a72:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	699b      	ldr	r3, [r3, #24]
 8001a7a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	430a      	orrs	r2, r1
 8001a82:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	69d9      	ldr	r1, [r3, #28]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6a1a      	ldr	r2, [r3, #32]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	430a      	orrs	r2, r1
 8001a92:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f042 0201 	orr.w	r2, r2, #1
 8001aa2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2220      	movs	r2, #32
 8001aae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2200      	movs	r2, #0
 8001abc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
	...

08001acc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b088      	sub	sp, #32
 8001ad0:	af02      	add	r7, sp, #8
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	607a      	str	r2, [r7, #4]
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	460b      	mov	r3, r1
 8001ada:	817b      	strh	r3, [r7, #10]
 8001adc:	4613      	mov	r3, r2
 8001ade:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	2b20      	cmp	r3, #32
 8001aea:	f040 80fd 	bne.w	8001ce8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d101      	bne.n	8001afc <HAL_I2C_Master_Transmit+0x30>
 8001af8:	2302      	movs	r3, #2
 8001afa:	e0f6      	b.n	8001cea <HAL_I2C_Master_Transmit+0x21e>
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2201      	movs	r2, #1
 8001b00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001b04:	f7ff fc56 	bl	80013b4 <HAL_GetTick>
 8001b08:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	9300      	str	r3, [sp, #0]
 8001b0e:	2319      	movs	r3, #25
 8001b10:	2201      	movs	r2, #1
 8001b12:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b16:	68f8      	ldr	r0, [r7, #12]
 8001b18:	f000 f914 	bl	8001d44 <I2C_WaitOnFlagUntilTimeout>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e0e1      	b.n	8001cea <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2221      	movs	r2, #33	; 0x21
 8001b2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2210      	movs	r2, #16
 8001b32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	687a      	ldr	r2, [r7, #4]
 8001b40:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	893a      	ldrh	r2, [r7, #8]
 8001b46:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	2bff      	cmp	r3, #255	; 0xff
 8001b56:	d906      	bls.n	8001b66 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	22ff      	movs	r2, #255	; 0xff
 8001b5c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8001b5e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	e007      	b.n	8001b76 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001b70:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b74:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d024      	beq.n	8001bc8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b82:	781a      	ldrb	r2, [r3, #0]
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8e:	1c5a      	adds	r2, r3, #1
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	3b01      	subs	r3, #1
 8001b9c:	b29a      	uxth	r2, r3
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	b29a      	uxth	r2, r3
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	b2da      	uxtb	r2, r3
 8001bb8:	8979      	ldrh	r1, [r7, #10]
 8001bba:	4b4e      	ldr	r3, [pc, #312]	; (8001cf4 <HAL_I2C_Master_Transmit+0x228>)
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	68f8      	ldr	r0, [r7, #12]
 8001bc2:	f000 fa79 	bl	80020b8 <I2C_TransferConfig>
 8001bc6:	e066      	b.n	8001c96 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bcc:	b2da      	uxtb	r2, r3
 8001bce:	8979      	ldrh	r1, [r7, #10]
 8001bd0:	4b48      	ldr	r3, [pc, #288]	; (8001cf4 <HAL_I2C_Master_Transmit+0x228>)
 8001bd2:	9300      	str	r3, [sp, #0]
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	68f8      	ldr	r0, [r7, #12]
 8001bd8:	f000 fa6e 	bl	80020b8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001bdc:	e05b      	b.n	8001c96 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	6a39      	ldr	r1, [r7, #32]
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	f000 f8fd 	bl	8001de2 <I2C_WaitOnTXISFlagUntilTimeout>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e07b      	b.n	8001cea <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf6:	781a      	ldrb	r2, [r3, #0]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c02:	1c5a      	adds	r2, r3, #1
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	b29a      	uxth	r2, r3
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	b29a      	uxth	r2, r3
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c26:	b29b      	uxth	r3, r3
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d034      	beq.n	8001c96 <HAL_I2C_Master_Transmit+0x1ca>
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d130      	bne.n	8001c96 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	6a3b      	ldr	r3, [r7, #32]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	2180      	movs	r1, #128	; 0x80
 8001c3e:	68f8      	ldr	r0, [r7, #12]
 8001c40:	f000 f880 	bl	8001d44 <I2C_WaitOnFlagUntilTimeout>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e04d      	b.n	8001cea <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	2bff      	cmp	r3, #255	; 0xff
 8001c56:	d90e      	bls.n	8001c76 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	22ff      	movs	r2, #255	; 0xff
 8001c5c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	8979      	ldrh	r1, [r7, #10]
 8001c66:	2300      	movs	r3, #0
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c6e:	68f8      	ldr	r0, [r7, #12]
 8001c70:	f000 fa22 	bl	80020b8 <I2C_TransferConfig>
 8001c74:	e00f      	b.n	8001c96 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c7a:	b29a      	uxth	r2, r3
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	8979      	ldrh	r1, [r7, #10]
 8001c88:	2300      	movs	r3, #0
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c90:	68f8      	ldr	r0, [r7, #12]
 8001c92:	f000 fa11 	bl	80020b8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d19e      	bne.n	8001bde <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ca0:	693a      	ldr	r2, [r7, #16]
 8001ca2:	6a39      	ldr	r1, [r7, #32]
 8001ca4:	68f8      	ldr	r0, [r7, #12]
 8001ca6:	f000 f8e3 	bl	8001e70 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e01a      	b.n	8001cea <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2220      	movs	r2, #32
 8001cba:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6859      	ldr	r1, [r3, #4]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	4b0c      	ldr	r3, [pc, #48]	; (8001cf8 <HAL_I2C_Master_Transmit+0x22c>)
 8001cc8:	400b      	ands	r3, r1
 8001cca:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	2220      	movs	r2, #32
 8001cd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	e000      	b.n	8001cea <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001ce8:	2302      	movs	r3, #2
  }
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3718      	adds	r7, #24
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	80002000 	.word	0x80002000
 8001cf8:	fe00e800 	.word	0xfe00e800

08001cfc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d103      	bne.n	8001d1a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2200      	movs	r2, #0
 8001d18:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	f003 0301 	and.w	r3, r3, #1
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d007      	beq.n	8001d38 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	699a      	ldr	r2, [r3, #24]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f042 0201 	orr.w	r2, r2, #1
 8001d36:	619a      	str	r2, [r3, #24]
  }
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	603b      	str	r3, [r7, #0]
 8001d50:	4613      	mov	r3, r2
 8001d52:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d54:	e031      	b.n	8001dba <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d5c:	d02d      	beq.n	8001dba <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d5e:	f7ff fb29 	bl	80013b4 <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	683a      	ldr	r2, [r7, #0]
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d302      	bcc.n	8001d74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d122      	bne.n	8001dba <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	699a      	ldr	r2, [r3, #24]
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	68ba      	ldr	r2, [r7, #8]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	bf0c      	ite	eq
 8001d84:	2301      	moveq	r3, #1
 8001d86:	2300      	movne	r3, #0
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	79fb      	ldrb	r3, [r7, #7]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d113      	bne.n	8001dba <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d96:	f043 0220 	orr.w	r2, r3, #32
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2220      	movs	r2, #32
 8001da2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2200      	movs	r2, #0
 8001daa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	2200      	movs	r2, #0
 8001db2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e00f      	b.n	8001dda <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	699a      	ldr	r2, [r3, #24]
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	68ba      	ldr	r2, [r7, #8]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	bf0c      	ite	eq
 8001dca:	2301      	moveq	r3, #1
 8001dcc:	2300      	movne	r3, #0
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	79fb      	ldrb	r3, [r7, #7]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d0be      	beq.n	8001d56 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b084      	sub	sp, #16
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	60f8      	str	r0, [r7, #12]
 8001dea:	60b9      	str	r1, [r7, #8]
 8001dec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001dee:	e033      	b.n	8001e58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	68b9      	ldr	r1, [r7, #8]
 8001df4:	68f8      	ldr	r0, [r7, #12]
 8001df6:	f000 f87f 	bl	8001ef8 <I2C_IsErrorOccurred>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e031      	b.n	8001e68 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e0a:	d025      	beq.n	8001e58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e0c:	f7ff fad2 	bl	80013b4 <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	68ba      	ldr	r2, [r7, #8]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d302      	bcc.n	8001e22 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d11a      	bne.n	8001e58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	699b      	ldr	r3, [r3, #24]
 8001e28:	f003 0302 	and.w	r3, r3, #2
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d013      	beq.n	8001e58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e34:	f043 0220 	orr.w	r2, r3, #32
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2220      	movs	r2, #32
 8001e40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e007      	b.n	8001e68 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	699b      	ldr	r3, [r3, #24]
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d1c4      	bne.n	8001df0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001e66:	2300      	movs	r3, #0
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3710      	adds	r7, #16
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	60f8      	str	r0, [r7, #12]
 8001e78:	60b9      	str	r1, [r7, #8]
 8001e7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e7c:	e02f      	b.n	8001ede <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	68b9      	ldr	r1, [r7, #8]
 8001e82:	68f8      	ldr	r0, [r7, #12]
 8001e84:	f000 f838 	bl	8001ef8 <I2C_IsErrorOccurred>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e02d      	b.n	8001eee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e92:	f7ff fa8f 	bl	80013b4 <HAL_GetTick>
 8001e96:	4602      	mov	r2, r0
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	1ad3      	subs	r3, r2, r3
 8001e9c:	68ba      	ldr	r2, [r7, #8]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d302      	bcc.n	8001ea8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d11a      	bne.n	8001ede <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	699b      	ldr	r3, [r3, #24]
 8001eae:	f003 0320 	and.w	r3, r3, #32
 8001eb2:	2b20      	cmp	r3, #32
 8001eb4:	d013      	beq.n	8001ede <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eba:	f043 0220 	orr.w	r2, r3, #32
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	2220      	movs	r2, #32
 8001ec6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e007      	b.n	8001eee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	f003 0320 	and.w	r3, r3, #32
 8001ee8:	2b20      	cmp	r3, #32
 8001eea:	d1c8      	bne.n	8001e7e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001eec:	2300      	movs	r3, #0
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3710      	adds	r7, #16
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
	...

08001ef8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08a      	sub	sp, #40	; 0x28
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f04:	2300      	movs	r3, #0
 8001f06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	f003 0310 	and.w	r3, r3, #16
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d068      	beq.n	8001ff6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2210      	movs	r2, #16
 8001f2a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001f2c:	e049      	b.n	8001fc2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f34:	d045      	beq.n	8001fc2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001f36:	f7ff fa3d 	bl	80013b4 <HAL_GetTick>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	68ba      	ldr	r2, [r7, #8]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d302      	bcc.n	8001f4c <I2C_IsErrorOccurred+0x54>
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d13a      	bne.n	8001fc2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f56:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f5e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	699b      	ldr	r3, [r3, #24]
 8001f66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001f6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f6e:	d121      	bne.n	8001fb4 <I2C_IsErrorOccurred+0xbc>
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001f76:	d01d      	beq.n	8001fb4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8001f78:	7cfb      	ldrb	r3, [r7, #19]
 8001f7a:	2b20      	cmp	r3, #32
 8001f7c:	d01a      	beq.n	8001fb4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	685a      	ldr	r2, [r3, #4]
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f8c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001f8e:	f7ff fa11 	bl	80013b4 <HAL_GetTick>
 8001f92:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f94:	e00e      	b.n	8001fb4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001f96:	f7ff fa0d 	bl	80013b4 <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	2b19      	cmp	r3, #25
 8001fa2:	d907      	bls.n	8001fb4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001fa4:	6a3b      	ldr	r3, [r7, #32]
 8001fa6:	f043 0320 	orr.w	r3, r3, #32
 8001faa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8001fb2:	e006      	b.n	8001fc2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	699b      	ldr	r3, [r3, #24]
 8001fba:	f003 0320 	and.w	r3, r3, #32
 8001fbe:	2b20      	cmp	r3, #32
 8001fc0:	d1e9      	bne.n	8001f96 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	f003 0320 	and.w	r3, r3, #32
 8001fcc:	2b20      	cmp	r3, #32
 8001fce:	d003      	beq.n	8001fd8 <I2C_IsErrorOccurred+0xe0>
 8001fd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d0aa      	beq.n	8001f2e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001fd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d103      	bne.n	8001fe8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2220      	movs	r2, #32
 8001fe6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001fe8:	6a3b      	ldr	r3, [r7, #32]
 8001fea:	f043 0304 	orr.w	r3, r3, #4
 8001fee:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	699b      	ldr	r3, [r3, #24]
 8001ffc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002004:	2b00      	cmp	r3, #0
 8002006:	d00b      	beq.n	8002020 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002008:	6a3b      	ldr	r3, [r7, #32]
 800200a:	f043 0301 	orr.w	r3, r3, #1
 800200e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002018:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00b      	beq.n	8002042 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800202a:	6a3b      	ldr	r3, [r7, #32]
 800202c:	f043 0308 	orr.w	r3, r3, #8
 8002030:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800203a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002042:	69bb      	ldr	r3, [r7, #24]
 8002044:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002048:	2b00      	cmp	r3, #0
 800204a:	d00b      	beq.n	8002064 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800204c:	6a3b      	ldr	r3, [r7, #32]
 800204e:	f043 0302 	orr.w	r3, r3, #2
 8002052:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f44f 7200 	mov.w	r2, #512	; 0x200
 800205c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002064:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002068:	2b00      	cmp	r3, #0
 800206a:	d01c      	beq.n	80020a6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800206c:	68f8      	ldr	r0, [r7, #12]
 800206e:	f7ff fe45 	bl	8001cfc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	6859      	ldr	r1, [r3, #4]
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	4b0d      	ldr	r3, [pc, #52]	; (80020b4 <I2C_IsErrorOccurred+0x1bc>)
 800207e:	400b      	ands	r3, r1
 8002080:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002086:	6a3b      	ldr	r3, [r7, #32]
 8002088:	431a      	orrs	r2, r3
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2220      	movs	r2, #32
 8002092:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2200      	movs	r2, #0
 800209a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2200      	movs	r2, #0
 80020a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80020a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3728      	adds	r7, #40	; 0x28
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	fe00e800 	.word	0xfe00e800

080020b8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b087      	sub	sp, #28
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	607b      	str	r3, [r7, #4]
 80020c2:	460b      	mov	r3, r1
 80020c4:	817b      	strh	r3, [r7, #10]
 80020c6:	4613      	mov	r3, r2
 80020c8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80020ca:	897b      	ldrh	r3, [r7, #10]
 80020cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80020d0:	7a7b      	ldrb	r3, [r7, #9]
 80020d2:	041b      	lsls	r3, r3, #16
 80020d4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80020d8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80020de:	6a3b      	ldr	r3, [r7, #32]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80020e6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	685a      	ldr	r2, [r3, #4]
 80020ee:	6a3b      	ldr	r3, [r7, #32]
 80020f0:	0d5b      	lsrs	r3, r3, #21
 80020f2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80020f6:	4b08      	ldr	r3, [pc, #32]	; (8002118 <I2C_TransferConfig+0x60>)
 80020f8:	430b      	orrs	r3, r1
 80020fa:	43db      	mvns	r3, r3
 80020fc:	ea02 0103 	and.w	r1, r2, r3
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	697a      	ldr	r2, [r7, #20]
 8002106:	430a      	orrs	r2, r1
 8002108:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800210a:	bf00      	nop
 800210c:	371c      	adds	r7, #28
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	03ff63ff 	.word	0x03ff63ff

0800211c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800212c:	b2db      	uxtb	r3, r3
 800212e:	2b20      	cmp	r3, #32
 8002130:	d138      	bne.n	80021a4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002138:	2b01      	cmp	r3, #1
 800213a:	d101      	bne.n	8002140 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800213c:	2302      	movs	r3, #2
 800213e:	e032      	b.n	80021a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2201      	movs	r2, #1
 8002144:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2224      	movs	r2, #36	; 0x24
 800214c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f022 0201 	bic.w	r2, r2, #1
 800215e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800216e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6819      	ldr	r1, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	430a      	orrs	r2, r1
 800217e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f042 0201 	orr.w	r2, r2, #1
 800218e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2220      	movs	r2, #32
 8002194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80021a0:	2300      	movs	r3, #0
 80021a2:	e000      	b.n	80021a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80021a4:	2302      	movs	r3, #2
  }
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80021b2:	b480      	push	{r7}
 80021b4:	b085      	sub	sp, #20
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
 80021ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	2b20      	cmp	r3, #32
 80021c6:	d139      	bne.n	800223c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d101      	bne.n	80021d6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80021d2:	2302      	movs	r3, #2
 80021d4:	e033      	b.n	800223e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2201      	movs	r2, #1
 80021da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2224      	movs	r2, #36	; 0x24
 80021e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f022 0201 	bic.w	r2, r2, #1
 80021f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002204:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	021b      	lsls	r3, r3, #8
 800220a:	68fa      	ldr	r2, [r7, #12]
 800220c:	4313      	orrs	r3, r2
 800220e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	68fa      	ldr	r2, [r7, #12]
 8002216:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f042 0201 	orr.w	r2, r2, #1
 8002226:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2220      	movs	r2, #32
 800222c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002238:	2300      	movs	r3, #0
 800223a:	e000      	b.n	800223e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800223c:	2302      	movs	r3, #2
  }
}
 800223e:	4618      	mov	r0, r3
 8002240:	3714      	adds	r7, #20
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
	...

0800224c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002250:	4b04      	ldr	r3, [pc, #16]	; (8002264 <HAL_PWREx_GetVoltageRange+0x18>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002258:	4618      	mov	r0, r3
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	40007000 	.word	0x40007000

08002268 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002268:	b480      	push	{r7}
 800226a:	b085      	sub	sp, #20
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002276:	d130      	bne.n	80022da <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002278:	4b23      	ldr	r3, [pc, #140]	; (8002308 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002280:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002284:	d038      	beq.n	80022f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002286:	4b20      	ldr	r3, [pc, #128]	; (8002308 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800228e:	4a1e      	ldr	r2, [pc, #120]	; (8002308 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002290:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002294:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002296:	4b1d      	ldr	r3, [pc, #116]	; (800230c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2232      	movs	r2, #50	; 0x32
 800229c:	fb02 f303 	mul.w	r3, r2, r3
 80022a0:	4a1b      	ldr	r2, [pc, #108]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80022a2:	fba2 2303 	umull	r2, r3, r2, r3
 80022a6:	0c9b      	lsrs	r3, r3, #18
 80022a8:	3301      	adds	r3, #1
 80022aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022ac:	e002      	b.n	80022b4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	3b01      	subs	r3, #1
 80022b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022b4:	4b14      	ldr	r3, [pc, #80]	; (8002308 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022b6:	695b      	ldr	r3, [r3, #20]
 80022b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022c0:	d102      	bne.n	80022c8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1f2      	bne.n	80022ae <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022c8:	4b0f      	ldr	r3, [pc, #60]	; (8002308 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022ca:	695b      	ldr	r3, [r3, #20]
 80022cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022d4:	d110      	bne.n	80022f8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e00f      	b.n	80022fa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80022da:	4b0b      	ldr	r3, [pc, #44]	; (8002308 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80022e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022e6:	d007      	beq.n	80022f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80022e8:	4b07      	ldr	r3, [pc, #28]	; (8002308 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80022f0:	4a05      	ldr	r2, [pc, #20]	; (8002308 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022f6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	40007000 	.word	0x40007000
 800230c:	20000000 	.word	0x20000000
 8002310:	431bde83 	.word	0x431bde83

08002314 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b088      	sub	sp, #32
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d101      	bne.n	8002326 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e3ca      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002326:	4b97      	ldr	r3, [pc, #604]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f003 030c 	and.w	r3, r3, #12
 800232e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002330:	4b94      	ldr	r3, [pc, #592]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	f003 0303 	and.w	r3, r3, #3
 8002338:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0310 	and.w	r3, r3, #16
 8002342:	2b00      	cmp	r3, #0
 8002344:	f000 80e4 	beq.w	8002510 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d007      	beq.n	800235e <HAL_RCC_OscConfig+0x4a>
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	2b0c      	cmp	r3, #12
 8002352:	f040 808b 	bne.w	800246c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	2b01      	cmp	r3, #1
 800235a:	f040 8087 	bne.w	800246c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800235e:	4b89      	ldr	r3, [pc, #548]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d005      	beq.n	8002376 <HAL_RCC_OscConfig+0x62>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e3a2      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a1a      	ldr	r2, [r3, #32]
 800237a:	4b82      	ldr	r3, [pc, #520]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0308 	and.w	r3, r3, #8
 8002382:	2b00      	cmp	r3, #0
 8002384:	d004      	beq.n	8002390 <HAL_RCC_OscConfig+0x7c>
 8002386:	4b7f      	ldr	r3, [pc, #508]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800238e:	e005      	b.n	800239c <HAL_RCC_OscConfig+0x88>
 8002390:	4b7c      	ldr	r3, [pc, #496]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 8002392:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002396:	091b      	lsrs	r3, r3, #4
 8002398:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800239c:	4293      	cmp	r3, r2
 800239e:	d223      	bcs.n	80023e8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a1b      	ldr	r3, [r3, #32]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f000 fd55 	bl	8002e54 <RCC_SetFlashLatencyFromMSIRange>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e383      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023b4:	4b73      	ldr	r3, [pc, #460]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a72      	ldr	r2, [pc, #456]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80023ba:	f043 0308 	orr.w	r3, r3, #8
 80023be:	6013      	str	r3, [r2, #0]
 80023c0:	4b70      	ldr	r3, [pc, #448]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a1b      	ldr	r3, [r3, #32]
 80023cc:	496d      	ldr	r1, [pc, #436]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80023ce:	4313      	orrs	r3, r2
 80023d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023d2:	4b6c      	ldr	r3, [pc, #432]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	69db      	ldr	r3, [r3, #28]
 80023de:	021b      	lsls	r3, r3, #8
 80023e0:	4968      	ldr	r1, [pc, #416]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80023e2:	4313      	orrs	r3, r2
 80023e4:	604b      	str	r3, [r1, #4]
 80023e6:	e025      	b.n	8002434 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023e8:	4b66      	ldr	r3, [pc, #408]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a65      	ldr	r2, [pc, #404]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80023ee:	f043 0308 	orr.w	r3, r3, #8
 80023f2:	6013      	str	r3, [r2, #0]
 80023f4:	4b63      	ldr	r3, [pc, #396]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6a1b      	ldr	r3, [r3, #32]
 8002400:	4960      	ldr	r1, [pc, #384]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 8002402:	4313      	orrs	r3, r2
 8002404:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002406:	4b5f      	ldr	r3, [pc, #380]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	021b      	lsls	r3, r3, #8
 8002414:	495b      	ldr	r1, [pc, #364]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 8002416:	4313      	orrs	r3, r2
 8002418:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800241a:	69bb      	ldr	r3, [r7, #24]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d109      	bne.n	8002434 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6a1b      	ldr	r3, [r3, #32]
 8002424:	4618      	mov	r0, r3
 8002426:	f000 fd15 	bl	8002e54 <RCC_SetFlashLatencyFromMSIRange>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e343      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002434:	f000 fc4a 	bl	8002ccc <HAL_RCC_GetSysClockFreq>
 8002438:	4602      	mov	r2, r0
 800243a:	4b52      	ldr	r3, [pc, #328]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	091b      	lsrs	r3, r3, #4
 8002440:	f003 030f 	and.w	r3, r3, #15
 8002444:	4950      	ldr	r1, [pc, #320]	; (8002588 <HAL_RCC_OscConfig+0x274>)
 8002446:	5ccb      	ldrb	r3, [r1, r3]
 8002448:	f003 031f 	and.w	r3, r3, #31
 800244c:	fa22 f303 	lsr.w	r3, r2, r3
 8002450:	4a4e      	ldr	r2, [pc, #312]	; (800258c <HAL_RCC_OscConfig+0x278>)
 8002452:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002454:	4b4e      	ldr	r3, [pc, #312]	; (8002590 <HAL_RCC_OscConfig+0x27c>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4618      	mov	r0, r3
 800245a:	f7fe ff5b 	bl	8001314 <HAL_InitTick>
 800245e:	4603      	mov	r3, r0
 8002460:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002462:	7bfb      	ldrb	r3, [r7, #15]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d052      	beq.n	800250e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002468:	7bfb      	ldrb	r3, [r7, #15]
 800246a:	e327      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	699b      	ldr	r3, [r3, #24]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d032      	beq.n	80024da <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002474:	4b43      	ldr	r3, [pc, #268]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a42      	ldr	r2, [pc, #264]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 800247a:	f043 0301 	orr.w	r3, r3, #1
 800247e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002480:	f7fe ff98 	bl	80013b4 <HAL_GetTick>
 8002484:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002486:	e008      	b.n	800249a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002488:	f7fe ff94 	bl	80013b4 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2b02      	cmp	r3, #2
 8002494:	d901      	bls.n	800249a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e310      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800249a:	4b3a      	ldr	r3, [pc, #232]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0302 	and.w	r3, r3, #2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d0f0      	beq.n	8002488 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024a6:	4b37      	ldr	r3, [pc, #220]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a36      	ldr	r2, [pc, #216]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80024ac:	f043 0308 	orr.w	r3, r3, #8
 80024b0:	6013      	str	r3, [r2, #0]
 80024b2:	4b34      	ldr	r3, [pc, #208]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6a1b      	ldr	r3, [r3, #32]
 80024be:	4931      	ldr	r1, [pc, #196]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80024c0:	4313      	orrs	r3, r2
 80024c2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024c4:	4b2f      	ldr	r3, [pc, #188]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	69db      	ldr	r3, [r3, #28]
 80024d0:	021b      	lsls	r3, r3, #8
 80024d2:	492c      	ldr	r1, [pc, #176]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	604b      	str	r3, [r1, #4]
 80024d8:	e01a      	b.n	8002510 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80024da:	4b2a      	ldr	r3, [pc, #168]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a29      	ldr	r2, [pc, #164]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 80024e0:	f023 0301 	bic.w	r3, r3, #1
 80024e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024e6:	f7fe ff65 	bl	80013b4 <HAL_GetTick>
 80024ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80024ec:	e008      	b.n	8002500 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024ee:	f7fe ff61 	bl	80013b4 <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d901      	bls.n	8002500 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e2dd      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002500:	4b20      	ldr	r3, [pc, #128]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0302 	and.w	r3, r3, #2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d1f0      	bne.n	80024ee <HAL_RCC_OscConfig+0x1da>
 800250c:	e000      	b.n	8002510 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800250e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0301 	and.w	r3, r3, #1
 8002518:	2b00      	cmp	r3, #0
 800251a:	d074      	beq.n	8002606 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	2b08      	cmp	r3, #8
 8002520:	d005      	beq.n	800252e <HAL_RCC_OscConfig+0x21a>
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	2b0c      	cmp	r3, #12
 8002526:	d10e      	bne.n	8002546 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	2b03      	cmp	r3, #3
 800252c:	d10b      	bne.n	8002546 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800252e:	4b15      	ldr	r3, [pc, #84]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d064      	beq.n	8002604 <HAL_RCC_OscConfig+0x2f0>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d160      	bne.n	8002604 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e2ba      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800254e:	d106      	bne.n	800255e <HAL_RCC_OscConfig+0x24a>
 8002550:	4b0c      	ldr	r3, [pc, #48]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a0b      	ldr	r2, [pc, #44]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 8002556:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800255a:	6013      	str	r3, [r2, #0]
 800255c:	e026      	b.n	80025ac <HAL_RCC_OscConfig+0x298>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002566:	d115      	bne.n	8002594 <HAL_RCC_OscConfig+0x280>
 8002568:	4b06      	ldr	r3, [pc, #24]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a05      	ldr	r2, [pc, #20]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 800256e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002572:	6013      	str	r3, [r2, #0]
 8002574:	4b03      	ldr	r3, [pc, #12]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a02      	ldr	r2, [pc, #8]	; (8002584 <HAL_RCC_OscConfig+0x270>)
 800257a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800257e:	6013      	str	r3, [r2, #0]
 8002580:	e014      	b.n	80025ac <HAL_RCC_OscConfig+0x298>
 8002582:	bf00      	nop
 8002584:	40021000 	.word	0x40021000
 8002588:	08004ca0 	.word	0x08004ca0
 800258c:	20000000 	.word	0x20000000
 8002590:	20000004 	.word	0x20000004
 8002594:	4ba0      	ldr	r3, [pc, #640]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a9f      	ldr	r2, [pc, #636]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 800259a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800259e:	6013      	str	r3, [r2, #0]
 80025a0:	4b9d      	ldr	r3, [pc, #628]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a9c      	ldr	r2, [pc, #624]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 80025a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d013      	beq.n	80025dc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b4:	f7fe fefe 	bl	80013b4 <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025ba:	e008      	b.n	80025ce <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025bc:	f7fe fefa 	bl	80013b4 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b64      	cmp	r3, #100	; 0x64
 80025c8:	d901      	bls.n	80025ce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e276      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025ce:	4b92      	ldr	r3, [pc, #584]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d0f0      	beq.n	80025bc <HAL_RCC_OscConfig+0x2a8>
 80025da:	e014      	b.n	8002606 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025dc:	f7fe feea 	bl	80013b4 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025e4:	f7fe fee6 	bl	80013b4 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b64      	cmp	r3, #100	; 0x64
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e262      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025f6:	4b88      	ldr	r3, [pc, #544]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1f0      	bne.n	80025e4 <HAL_RCC_OscConfig+0x2d0>
 8002602:	e000      	b.n	8002606 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002604:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d060      	beq.n	80026d4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002612:	69bb      	ldr	r3, [r7, #24]
 8002614:	2b04      	cmp	r3, #4
 8002616:	d005      	beq.n	8002624 <HAL_RCC_OscConfig+0x310>
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	2b0c      	cmp	r3, #12
 800261c:	d119      	bne.n	8002652 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	2b02      	cmp	r3, #2
 8002622:	d116      	bne.n	8002652 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002624:	4b7c      	ldr	r3, [pc, #496]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800262c:	2b00      	cmp	r3, #0
 800262e:	d005      	beq.n	800263c <HAL_RCC_OscConfig+0x328>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d101      	bne.n	800263c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e23f      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800263c:	4b76      	ldr	r3, [pc, #472]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	691b      	ldr	r3, [r3, #16]
 8002648:	061b      	lsls	r3, r3, #24
 800264a:	4973      	ldr	r1, [pc, #460]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 800264c:	4313      	orrs	r3, r2
 800264e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002650:	e040      	b.n	80026d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d023      	beq.n	80026a2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800265a:	4b6f      	ldr	r3, [pc, #444]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a6e      	ldr	r2, [pc, #440]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 8002660:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002664:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002666:	f7fe fea5 	bl	80013b4 <HAL_GetTick>
 800266a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800266c:	e008      	b.n	8002680 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800266e:	f7fe fea1 	bl	80013b4 <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	2b02      	cmp	r3, #2
 800267a:	d901      	bls.n	8002680 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	e21d      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002680:	4b65      	ldr	r3, [pc, #404]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002688:	2b00      	cmp	r3, #0
 800268a:	d0f0      	beq.n	800266e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800268c:	4b62      	ldr	r3, [pc, #392]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	691b      	ldr	r3, [r3, #16]
 8002698:	061b      	lsls	r3, r3, #24
 800269a:	495f      	ldr	r1, [pc, #380]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 800269c:	4313      	orrs	r3, r2
 800269e:	604b      	str	r3, [r1, #4]
 80026a0:	e018      	b.n	80026d4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026a2:	4b5d      	ldr	r3, [pc, #372]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a5c      	ldr	r2, [pc, #368]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 80026a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80026ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ae:	f7fe fe81 	bl	80013b4 <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026b4:	e008      	b.n	80026c8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026b6:	f7fe fe7d 	bl	80013b4 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d901      	bls.n	80026c8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e1f9      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026c8:	4b53      	ldr	r3, [pc, #332]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d1f0      	bne.n	80026b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0308 	and.w	r3, r3, #8
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d03c      	beq.n	800275a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	695b      	ldr	r3, [r3, #20]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d01c      	beq.n	8002722 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026e8:	4b4b      	ldr	r3, [pc, #300]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 80026ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026ee:	4a4a      	ldr	r2, [pc, #296]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 80026f0:	f043 0301 	orr.w	r3, r3, #1
 80026f4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f8:	f7fe fe5c 	bl	80013b4 <HAL_GetTick>
 80026fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026fe:	e008      	b.n	8002712 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002700:	f7fe fe58 	bl	80013b4 <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	2b02      	cmp	r3, #2
 800270c:	d901      	bls.n	8002712 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e1d4      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002712:	4b41      	ldr	r3, [pc, #260]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 8002714:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002718:	f003 0302 	and.w	r3, r3, #2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d0ef      	beq.n	8002700 <HAL_RCC_OscConfig+0x3ec>
 8002720:	e01b      	b.n	800275a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002722:	4b3d      	ldr	r3, [pc, #244]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 8002724:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002728:	4a3b      	ldr	r2, [pc, #236]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 800272a:	f023 0301 	bic.w	r3, r3, #1
 800272e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002732:	f7fe fe3f 	bl	80013b4 <HAL_GetTick>
 8002736:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002738:	e008      	b.n	800274c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800273a:	f7fe fe3b 	bl	80013b4 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	2b02      	cmp	r3, #2
 8002746:	d901      	bls.n	800274c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e1b7      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800274c:	4b32      	ldr	r3, [pc, #200]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 800274e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1ef      	bne.n	800273a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0304 	and.w	r3, r3, #4
 8002762:	2b00      	cmp	r3, #0
 8002764:	f000 80a6 	beq.w	80028b4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002768:	2300      	movs	r3, #0
 800276a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800276c:	4b2a      	ldr	r3, [pc, #168]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 800276e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d10d      	bne.n	8002794 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002778:	4b27      	ldr	r3, [pc, #156]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 800277a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800277c:	4a26      	ldr	r2, [pc, #152]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 800277e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002782:	6593      	str	r3, [r2, #88]	; 0x58
 8002784:	4b24      	ldr	r3, [pc, #144]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 8002786:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002788:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800278c:	60bb      	str	r3, [r7, #8]
 800278e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002790:	2301      	movs	r3, #1
 8002792:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002794:	4b21      	ldr	r3, [pc, #132]	; (800281c <HAL_RCC_OscConfig+0x508>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800279c:	2b00      	cmp	r3, #0
 800279e:	d118      	bne.n	80027d2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027a0:	4b1e      	ldr	r3, [pc, #120]	; (800281c <HAL_RCC_OscConfig+0x508>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a1d      	ldr	r2, [pc, #116]	; (800281c <HAL_RCC_OscConfig+0x508>)
 80027a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027aa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027ac:	f7fe fe02 	bl	80013b4 <HAL_GetTick>
 80027b0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027b2:	e008      	b.n	80027c6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027b4:	f7fe fdfe 	bl	80013b4 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e17a      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027c6:	4b15      	ldr	r3, [pc, #84]	; (800281c <HAL_RCC_OscConfig+0x508>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d0f0      	beq.n	80027b4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d108      	bne.n	80027ec <HAL_RCC_OscConfig+0x4d8>
 80027da:	4b0f      	ldr	r3, [pc, #60]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 80027dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027e0:	4a0d      	ldr	r2, [pc, #52]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 80027e2:	f043 0301 	orr.w	r3, r3, #1
 80027e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027ea:	e029      	b.n	8002840 <HAL_RCC_OscConfig+0x52c>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	2b05      	cmp	r3, #5
 80027f2:	d115      	bne.n	8002820 <HAL_RCC_OscConfig+0x50c>
 80027f4:	4b08      	ldr	r3, [pc, #32]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 80027f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027fa:	4a07      	ldr	r2, [pc, #28]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 80027fc:	f043 0304 	orr.w	r3, r3, #4
 8002800:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002804:	4b04      	ldr	r3, [pc, #16]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 8002806:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800280a:	4a03      	ldr	r2, [pc, #12]	; (8002818 <HAL_RCC_OscConfig+0x504>)
 800280c:	f043 0301 	orr.w	r3, r3, #1
 8002810:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002814:	e014      	b.n	8002840 <HAL_RCC_OscConfig+0x52c>
 8002816:	bf00      	nop
 8002818:	40021000 	.word	0x40021000
 800281c:	40007000 	.word	0x40007000
 8002820:	4b9c      	ldr	r3, [pc, #624]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002822:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002826:	4a9b      	ldr	r2, [pc, #620]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002828:	f023 0301 	bic.w	r3, r3, #1
 800282c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002830:	4b98      	ldr	r3, [pc, #608]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002832:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002836:	4a97      	ldr	r2, [pc, #604]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002838:	f023 0304 	bic.w	r3, r3, #4
 800283c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d016      	beq.n	8002876 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002848:	f7fe fdb4 	bl	80013b4 <HAL_GetTick>
 800284c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800284e:	e00a      	b.n	8002866 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002850:	f7fe fdb0 	bl	80013b4 <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	f241 3288 	movw	r2, #5000	; 0x1388
 800285e:	4293      	cmp	r3, r2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e12a      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002866:	4b8b      	ldr	r3, [pc, #556]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002868:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800286c:	f003 0302 	and.w	r3, r3, #2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d0ed      	beq.n	8002850 <HAL_RCC_OscConfig+0x53c>
 8002874:	e015      	b.n	80028a2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002876:	f7fe fd9d 	bl	80013b4 <HAL_GetTick>
 800287a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800287c:	e00a      	b.n	8002894 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800287e:	f7fe fd99 	bl	80013b4 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	f241 3288 	movw	r2, #5000	; 0x1388
 800288c:	4293      	cmp	r3, r2
 800288e:	d901      	bls.n	8002894 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	e113      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002894:	4b7f      	ldr	r3, [pc, #508]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d1ed      	bne.n	800287e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028a2:	7ffb      	ldrb	r3, [r7, #31]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d105      	bne.n	80028b4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028a8:	4b7a      	ldr	r3, [pc, #488]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 80028aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028ac:	4a79      	ldr	r2, [pc, #484]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 80028ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028b2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f000 80fe 	beq.w	8002aba <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	f040 80d0 	bne.w	8002a68 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80028c8:	4b72      	ldr	r3, [pc, #456]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	f003 0203 	and.w	r2, r3, #3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d8:	429a      	cmp	r2, r3
 80028da:	d130      	bne.n	800293e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e6:	3b01      	subs	r3, #1
 80028e8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d127      	bne.n	800293e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028f8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d11f      	bne.n	800293e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002908:	2a07      	cmp	r2, #7
 800290a:	bf14      	ite	ne
 800290c:	2201      	movne	r2, #1
 800290e:	2200      	moveq	r2, #0
 8002910:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002912:	4293      	cmp	r3, r2
 8002914:	d113      	bne.n	800293e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002920:	085b      	lsrs	r3, r3, #1
 8002922:	3b01      	subs	r3, #1
 8002924:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002926:	429a      	cmp	r2, r3
 8002928:	d109      	bne.n	800293e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002934:	085b      	lsrs	r3, r3, #1
 8002936:	3b01      	subs	r3, #1
 8002938:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800293a:	429a      	cmp	r2, r3
 800293c:	d06e      	beq.n	8002a1c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	2b0c      	cmp	r3, #12
 8002942:	d069      	beq.n	8002a18 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002944:	4b53      	ldr	r3, [pc, #332]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d105      	bne.n	800295c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002950:	4b50      	ldr	r3, [pc, #320]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d001      	beq.n	8002960 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e0ad      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002960:	4b4c      	ldr	r3, [pc, #304]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a4b      	ldr	r2, [pc, #300]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002966:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800296a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800296c:	f7fe fd22 	bl	80013b4 <HAL_GetTick>
 8002970:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002972:	e008      	b.n	8002986 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002974:	f7fe fd1e 	bl	80013b4 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	2b02      	cmp	r3, #2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e09a      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002986:	4b43      	ldr	r3, [pc, #268]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d1f0      	bne.n	8002974 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002992:	4b40      	ldr	r3, [pc, #256]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002994:	68da      	ldr	r2, [r3, #12]
 8002996:	4b40      	ldr	r3, [pc, #256]	; (8002a98 <HAL_RCC_OscConfig+0x784>)
 8002998:	4013      	ands	r3, r2
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80029a2:	3a01      	subs	r2, #1
 80029a4:	0112      	lsls	r2, r2, #4
 80029a6:	4311      	orrs	r1, r2
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80029ac:	0212      	lsls	r2, r2, #8
 80029ae:	4311      	orrs	r1, r2
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80029b4:	0852      	lsrs	r2, r2, #1
 80029b6:	3a01      	subs	r2, #1
 80029b8:	0552      	lsls	r2, r2, #21
 80029ba:	4311      	orrs	r1, r2
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80029c0:	0852      	lsrs	r2, r2, #1
 80029c2:	3a01      	subs	r2, #1
 80029c4:	0652      	lsls	r2, r2, #25
 80029c6:	4311      	orrs	r1, r2
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80029cc:	0912      	lsrs	r2, r2, #4
 80029ce:	0452      	lsls	r2, r2, #17
 80029d0:	430a      	orrs	r2, r1
 80029d2:	4930      	ldr	r1, [pc, #192]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80029d8:	4b2e      	ldr	r3, [pc, #184]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a2d      	ldr	r2, [pc, #180]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 80029de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029e2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029e4:	4b2b      	ldr	r3, [pc, #172]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	4a2a      	ldr	r2, [pc, #168]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 80029ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029ee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029f0:	f7fe fce0 	bl	80013b4 <HAL_GetTick>
 80029f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f8:	f7fe fcdc 	bl	80013b4 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e058      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a0a:	4b22      	ldr	r3, [pc, #136]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d0f0      	beq.n	80029f8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a16:	e050      	b.n	8002aba <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e04f      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a1c:	4b1d      	ldr	r3, [pc, #116]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d148      	bne.n	8002aba <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a28:	4b1a      	ldr	r3, [pc, #104]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a19      	ldr	r2, [pc, #100]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002a2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a32:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a34:	4b17      	ldr	r3, [pc, #92]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	4a16      	ldr	r2, [pc, #88]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002a3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a3e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a40:	f7fe fcb8 	bl	80013b4 <HAL_GetTick>
 8002a44:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a46:	e008      	b.n	8002a5a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a48:	f7fe fcb4 	bl	80013b4 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e030      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a5a:	4b0e      	ldr	r3, [pc, #56]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d0f0      	beq.n	8002a48 <HAL_RCC_OscConfig+0x734>
 8002a66:	e028      	b.n	8002aba <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	2b0c      	cmp	r3, #12
 8002a6c:	d023      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a6e:	4b09      	ldr	r3, [pc, #36]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a08      	ldr	r2, [pc, #32]	; (8002a94 <HAL_RCC_OscConfig+0x780>)
 8002a74:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7a:	f7fe fc9b 	bl	80013b4 <HAL_GetTick>
 8002a7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a80:	e00c      	b.n	8002a9c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a82:	f7fe fc97 	bl	80013b4 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d905      	bls.n	8002a9c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e013      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
 8002a94:	40021000 	.word	0x40021000
 8002a98:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a9c:	4b09      	ldr	r3, [pc, #36]	; (8002ac4 <HAL_RCC_OscConfig+0x7b0>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d1ec      	bne.n	8002a82 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002aa8:	4b06      	ldr	r3, [pc, #24]	; (8002ac4 <HAL_RCC_OscConfig+0x7b0>)
 8002aaa:	68da      	ldr	r2, [r3, #12]
 8002aac:	4905      	ldr	r1, [pc, #20]	; (8002ac4 <HAL_RCC_OscConfig+0x7b0>)
 8002aae:	4b06      	ldr	r3, [pc, #24]	; (8002ac8 <HAL_RCC_OscConfig+0x7b4>)
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	60cb      	str	r3, [r1, #12]
 8002ab4:	e001      	b.n	8002aba <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e000      	b.n	8002abc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002aba:	2300      	movs	r3, #0
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	3720      	adds	r7, #32
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	40021000 	.word	0x40021000
 8002ac8:	feeefffc 	.word	0xfeeefffc

08002acc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d101      	bne.n	8002ae0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e0e7      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ae0:	4b75      	ldr	r3, [pc, #468]	; (8002cb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0307 	and.w	r3, r3, #7
 8002ae8:	683a      	ldr	r2, [r7, #0]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d910      	bls.n	8002b10 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aee:	4b72      	ldr	r3, [pc, #456]	; (8002cb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f023 0207 	bic.w	r2, r3, #7
 8002af6:	4970      	ldr	r1, [pc, #448]	; (8002cb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002afe:	4b6e      	ldr	r3, [pc, #440]	; (8002cb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0307 	and.w	r3, r3, #7
 8002b06:	683a      	ldr	r2, [r7, #0]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d001      	beq.n	8002b10 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e0cf      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0302 	and.w	r3, r3, #2
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d010      	beq.n	8002b3e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	689a      	ldr	r2, [r3, #8]
 8002b20:	4b66      	ldr	r3, [pc, #408]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d908      	bls.n	8002b3e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b2c:	4b63      	ldr	r3, [pc, #396]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	4960      	ldr	r1, [pc, #384]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d04c      	beq.n	8002be4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	2b03      	cmp	r3, #3
 8002b50:	d107      	bne.n	8002b62 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b52:	4b5a      	ldr	r3, [pc, #360]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d121      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e0a6      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d107      	bne.n	8002b7a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b6a:	4b54      	ldr	r3, [pc, #336]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d115      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e09a      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d107      	bne.n	8002b92 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b82:	4b4e      	ldr	r3, [pc, #312]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d109      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e08e      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b92:	4b4a      	ldr	r3, [pc, #296]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d101      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e086      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ba2:	4b46      	ldr	r3, [pc, #280]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f023 0203 	bic.w	r2, r3, #3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	4943      	ldr	r1, [pc, #268]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bb4:	f7fe fbfe 	bl	80013b4 <HAL_GetTick>
 8002bb8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bba:	e00a      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bbc:	f7fe fbfa 	bl	80013b4 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e06e      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bd2:	4b3a      	ldr	r3, [pc, #232]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 020c 	and.w	r2, r3, #12
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d1eb      	bne.n	8002bbc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d010      	beq.n	8002c12 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	4b31      	ldr	r3, [pc, #196]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d208      	bcs.n	8002c12 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c00:	4b2e      	ldr	r3, [pc, #184]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	492b      	ldr	r1, [pc, #172]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c12:	4b29      	ldr	r3, [pc, #164]	; (8002cb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0307 	and.w	r3, r3, #7
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d210      	bcs.n	8002c42 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c20:	4b25      	ldr	r3, [pc, #148]	; (8002cb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f023 0207 	bic.w	r2, r3, #7
 8002c28:	4923      	ldr	r1, [pc, #140]	; (8002cb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c30:	4b21      	ldr	r3, [pc, #132]	; (8002cb8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0307 	and.w	r3, r3, #7
 8002c38:	683a      	ldr	r2, [r7, #0]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d001      	beq.n	8002c42 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e036      	b.n	8002cb0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0304 	and.w	r3, r3, #4
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d008      	beq.n	8002c60 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c4e:	4b1b      	ldr	r3, [pc, #108]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	4918      	ldr	r1, [pc, #96]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0308 	and.w	r3, r3, #8
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d009      	beq.n	8002c80 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c6c:	4b13      	ldr	r3, [pc, #76]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	691b      	ldr	r3, [r3, #16]
 8002c78:	00db      	lsls	r3, r3, #3
 8002c7a:	4910      	ldr	r1, [pc, #64]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c80:	f000 f824 	bl	8002ccc <HAL_RCC_GetSysClockFreq>
 8002c84:	4602      	mov	r2, r0
 8002c86:	4b0d      	ldr	r3, [pc, #52]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	091b      	lsrs	r3, r3, #4
 8002c8c:	f003 030f 	and.w	r3, r3, #15
 8002c90:	490b      	ldr	r1, [pc, #44]	; (8002cc0 <HAL_RCC_ClockConfig+0x1f4>)
 8002c92:	5ccb      	ldrb	r3, [r1, r3]
 8002c94:	f003 031f 	and.w	r3, r3, #31
 8002c98:	fa22 f303 	lsr.w	r3, r2, r3
 8002c9c:	4a09      	ldr	r2, [pc, #36]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002c9e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002ca0:	4b09      	ldr	r3, [pc, #36]	; (8002cc8 <HAL_RCC_ClockConfig+0x1fc>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7fe fb35 	bl	8001314 <HAL_InitTick>
 8002caa:	4603      	mov	r3, r0
 8002cac:	72fb      	strb	r3, [r7, #11]

  return status;
 8002cae:	7afb      	ldrb	r3, [r7, #11]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40022000 	.word	0x40022000
 8002cbc:	40021000 	.word	0x40021000
 8002cc0:	08004ca0 	.word	0x08004ca0
 8002cc4:	20000000 	.word	0x20000000
 8002cc8:	20000004 	.word	0x20000004

08002ccc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b089      	sub	sp, #36	; 0x24
 8002cd0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	61fb      	str	r3, [r7, #28]
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cda:	4b3e      	ldr	r3, [pc, #248]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	f003 030c 	and.w	r3, r3, #12
 8002ce2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ce4:	4b3b      	ldr	r3, [pc, #236]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	f003 0303 	and.w	r3, r3, #3
 8002cec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d005      	beq.n	8002d00 <HAL_RCC_GetSysClockFreq+0x34>
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	2b0c      	cmp	r3, #12
 8002cf8:	d121      	bne.n	8002d3e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d11e      	bne.n	8002d3e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d00:	4b34      	ldr	r3, [pc, #208]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0308 	and.w	r3, r3, #8
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d107      	bne.n	8002d1c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d0c:	4b31      	ldr	r3, [pc, #196]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d12:	0a1b      	lsrs	r3, r3, #8
 8002d14:	f003 030f 	and.w	r3, r3, #15
 8002d18:	61fb      	str	r3, [r7, #28]
 8002d1a:	e005      	b.n	8002d28 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d1c:	4b2d      	ldr	r3, [pc, #180]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	091b      	lsrs	r3, r3, #4
 8002d22:	f003 030f 	and.w	r3, r3, #15
 8002d26:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002d28:	4a2b      	ldr	r2, [pc, #172]	; (8002dd8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d30:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10d      	bne.n	8002d54 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d3c:	e00a      	b.n	8002d54 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	2b04      	cmp	r3, #4
 8002d42:	d102      	bne.n	8002d4a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d44:	4b25      	ldr	r3, [pc, #148]	; (8002ddc <HAL_RCC_GetSysClockFreq+0x110>)
 8002d46:	61bb      	str	r3, [r7, #24]
 8002d48:	e004      	b.n	8002d54 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	2b08      	cmp	r3, #8
 8002d4e:	d101      	bne.n	8002d54 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d50:	4b23      	ldr	r3, [pc, #140]	; (8002de0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d52:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	2b0c      	cmp	r3, #12
 8002d58:	d134      	bne.n	8002dc4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d5a:	4b1e      	ldr	r3, [pc, #120]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	f003 0303 	and.w	r3, r3, #3
 8002d62:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d003      	beq.n	8002d72 <HAL_RCC_GetSysClockFreq+0xa6>
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	2b03      	cmp	r3, #3
 8002d6e:	d003      	beq.n	8002d78 <HAL_RCC_GetSysClockFreq+0xac>
 8002d70:	e005      	b.n	8002d7e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d72:	4b1a      	ldr	r3, [pc, #104]	; (8002ddc <HAL_RCC_GetSysClockFreq+0x110>)
 8002d74:	617b      	str	r3, [r7, #20]
      break;
 8002d76:	e005      	b.n	8002d84 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d78:	4b19      	ldr	r3, [pc, #100]	; (8002de0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d7a:	617b      	str	r3, [r7, #20]
      break;
 8002d7c:	e002      	b.n	8002d84 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	617b      	str	r3, [r7, #20]
      break;
 8002d82:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d84:	4b13      	ldr	r3, [pc, #76]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	091b      	lsrs	r3, r3, #4
 8002d8a:	f003 0307 	and.w	r3, r3, #7
 8002d8e:	3301      	adds	r3, #1
 8002d90:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002d92:	4b10      	ldr	r3, [pc, #64]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	0a1b      	lsrs	r3, r3, #8
 8002d98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d9c:	697a      	ldr	r2, [r7, #20]
 8002d9e:	fb03 f202 	mul.w	r2, r3, r2
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002daa:	4b0a      	ldr	r3, [pc, #40]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	0e5b      	lsrs	r3, r3, #25
 8002db0:	f003 0303 	and.w	r3, r3, #3
 8002db4:	3301      	adds	r3, #1
 8002db6:	005b      	lsls	r3, r3, #1
 8002db8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002dba:	697a      	ldr	r2, [r7, #20]
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002dc4:	69bb      	ldr	r3, [r7, #24]
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3724      	adds	r7, #36	; 0x24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	08004cb8 	.word	0x08004cb8
 8002ddc:	00f42400 	.word	0x00f42400
 8002de0:	007a1200 	.word	0x007a1200

08002de4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002de8:	4b03      	ldr	r3, [pc, #12]	; (8002df8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002dea:	681b      	ldr	r3, [r3, #0]
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	20000000 	.word	0x20000000

08002dfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002e00:	f7ff fff0 	bl	8002de4 <HAL_RCC_GetHCLKFreq>
 8002e04:	4602      	mov	r2, r0
 8002e06:	4b06      	ldr	r3, [pc, #24]	; (8002e20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	0a1b      	lsrs	r3, r3, #8
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	4904      	ldr	r1, [pc, #16]	; (8002e24 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e12:	5ccb      	ldrb	r3, [r1, r3]
 8002e14:	f003 031f 	and.w	r3, r3, #31
 8002e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	40021000 	.word	0x40021000
 8002e24:	08004cb0 	.word	0x08004cb0

08002e28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002e2c:	f7ff ffda 	bl	8002de4 <HAL_RCC_GetHCLKFreq>
 8002e30:	4602      	mov	r2, r0
 8002e32:	4b06      	ldr	r3, [pc, #24]	; (8002e4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	0adb      	lsrs	r3, r3, #11
 8002e38:	f003 0307 	and.w	r3, r3, #7
 8002e3c:	4904      	ldr	r1, [pc, #16]	; (8002e50 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002e3e:	5ccb      	ldrb	r3, [r1, r3]
 8002e40:	f003 031f 	and.w	r3, r3, #31
 8002e44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	40021000 	.word	0x40021000
 8002e50:	08004cb0 	.word	0x08004cb0

08002e54 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b086      	sub	sp, #24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002e60:	4b2a      	ldr	r3, [pc, #168]	; (8002f0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d003      	beq.n	8002e74 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002e6c:	f7ff f9ee 	bl	800224c <HAL_PWREx_GetVoltageRange>
 8002e70:	6178      	str	r0, [r7, #20]
 8002e72:	e014      	b.n	8002e9e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e74:	4b25      	ldr	r3, [pc, #148]	; (8002f0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e78:	4a24      	ldr	r2, [pc, #144]	; (8002f0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e7e:	6593      	str	r3, [r2, #88]	; 0x58
 8002e80:	4b22      	ldr	r3, [pc, #136]	; (8002f0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e88:	60fb      	str	r3, [r7, #12]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e8c:	f7ff f9de 	bl	800224c <HAL_PWREx_GetVoltageRange>
 8002e90:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e92:	4b1e      	ldr	r3, [pc, #120]	; (8002f0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e96:	4a1d      	ldr	r2, [pc, #116]	; (8002f0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e9c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ea4:	d10b      	bne.n	8002ebe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b80      	cmp	r3, #128	; 0x80
 8002eaa:	d919      	bls.n	8002ee0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2ba0      	cmp	r3, #160	; 0xa0
 8002eb0:	d902      	bls.n	8002eb8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	613b      	str	r3, [r7, #16]
 8002eb6:	e013      	b.n	8002ee0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002eb8:	2301      	movs	r3, #1
 8002eba:	613b      	str	r3, [r7, #16]
 8002ebc:	e010      	b.n	8002ee0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2b80      	cmp	r3, #128	; 0x80
 8002ec2:	d902      	bls.n	8002eca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	613b      	str	r3, [r7, #16]
 8002ec8:	e00a      	b.n	8002ee0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b80      	cmp	r3, #128	; 0x80
 8002ece:	d102      	bne.n	8002ed6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ed0:	2302      	movs	r3, #2
 8002ed2:	613b      	str	r3, [r7, #16]
 8002ed4:	e004      	b.n	8002ee0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b70      	cmp	r3, #112	; 0x70
 8002eda:	d101      	bne.n	8002ee0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002edc:	2301      	movs	r3, #1
 8002ede:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ee0:	4b0b      	ldr	r3, [pc, #44]	; (8002f10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f023 0207 	bic.w	r2, r3, #7
 8002ee8:	4909      	ldr	r1, [pc, #36]	; (8002f10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ef0:	4b07      	ldr	r3, [pc, #28]	; (8002f10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0307 	and.w	r3, r3, #7
 8002ef8:	693a      	ldr	r2, [r7, #16]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d001      	beq.n	8002f02 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e000      	b.n	8002f04 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3718      	adds	r7, #24
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	40022000 	.word	0x40022000

08002f14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f20:	2300      	movs	r3, #0
 8002f22:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d041      	beq.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002f34:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002f38:	d02a      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002f3a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002f3e:	d824      	bhi.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002f40:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002f44:	d008      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002f46:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002f4a:	d81e      	bhi.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d00a      	beq.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002f50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f54:	d010      	beq.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002f56:	e018      	b.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f58:	4b86      	ldr	r3, [pc, #536]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	4a85      	ldr	r2, [pc, #532]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f62:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f64:	e015      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	3304      	adds	r3, #4
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f000 fabb 	bl	80034e8 <RCCEx_PLLSAI1_Config>
 8002f72:	4603      	mov	r3, r0
 8002f74:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f76:	e00c      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	3320      	adds	r3, #32
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f000 fba6 	bl	80036d0 <RCCEx_PLLSAI2_Config>
 8002f84:	4603      	mov	r3, r0
 8002f86:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f88:	e003      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	74fb      	strb	r3, [r7, #19]
      break;
 8002f8e:	e000      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002f90:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f92:	7cfb      	ldrb	r3, [r7, #19]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d10b      	bne.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f98:	4b76      	ldr	r3, [pc, #472]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f9e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002fa6:	4973      	ldr	r1, [pc, #460]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002fae:	e001      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fb0:	7cfb      	ldrb	r3, [r7, #19]
 8002fb2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d041      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002fc4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002fc8:	d02a      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002fca:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002fce:	d824      	bhi.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002fd0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002fd4:	d008      	beq.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002fd6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002fda:	d81e      	bhi.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d00a      	beq.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002fe0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fe4:	d010      	beq.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002fe6:	e018      	b.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002fe8:	4b62      	ldr	r3, [pc, #392]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	4a61      	ldr	r2, [pc, #388]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ff2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ff4:	e015      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	2100      	movs	r1, #0
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f000 fa73 	bl	80034e8 <RCCEx_PLLSAI1_Config>
 8003002:	4603      	mov	r3, r0
 8003004:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003006:	e00c      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	3320      	adds	r3, #32
 800300c:	2100      	movs	r1, #0
 800300e:	4618      	mov	r0, r3
 8003010:	f000 fb5e 	bl	80036d0 <RCCEx_PLLSAI2_Config>
 8003014:	4603      	mov	r3, r0
 8003016:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003018:	e003      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	74fb      	strb	r3, [r7, #19]
      break;
 800301e:	e000      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003020:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003022:	7cfb      	ldrb	r3, [r7, #19]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d10b      	bne.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003028:	4b52      	ldr	r3, [pc, #328]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800302a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800302e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003036:	494f      	ldr	r1, [pc, #316]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003038:	4313      	orrs	r3, r2
 800303a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800303e:	e001      	b.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003040:	7cfb      	ldrb	r3, [r7, #19]
 8003042:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800304c:	2b00      	cmp	r3, #0
 800304e:	f000 80a0 	beq.w	8003192 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003052:	2300      	movs	r3, #0
 8003054:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003056:	4b47      	ldr	r3, [pc, #284]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800305a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003062:	2301      	movs	r3, #1
 8003064:	e000      	b.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003066:	2300      	movs	r3, #0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d00d      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800306c:	4b41      	ldr	r3, [pc, #260]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800306e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003070:	4a40      	ldr	r2, [pc, #256]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003072:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003076:	6593      	str	r3, [r2, #88]	; 0x58
 8003078:	4b3e      	ldr	r3, [pc, #248]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800307a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800307c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003080:	60bb      	str	r3, [r7, #8]
 8003082:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003084:	2301      	movs	r3, #1
 8003086:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003088:	4b3b      	ldr	r3, [pc, #236]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a3a      	ldr	r2, [pc, #232]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800308e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003092:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003094:	f7fe f98e 	bl	80013b4 <HAL_GetTick>
 8003098:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800309a:	e009      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800309c:	f7fe f98a 	bl	80013b4 <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d902      	bls.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	74fb      	strb	r3, [r7, #19]
        break;
 80030ae:	e005      	b.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80030b0:	4b31      	ldr	r3, [pc, #196]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d0ef      	beq.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80030bc:	7cfb      	ldrb	r3, [r7, #19]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d15c      	bne.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80030c2:	4b2c      	ldr	r3, [pc, #176]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030cc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d01f      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030da:	697a      	ldr	r2, [r7, #20]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d019      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80030e0:	4b24      	ldr	r3, [pc, #144]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030ea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80030ec:	4b21      	ldr	r3, [pc, #132]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f2:	4a20      	ldr	r2, [pc, #128]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80030fc:	4b1d      	ldr	r3, [pc, #116]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003102:	4a1c      	ldr	r2, [pc, #112]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003104:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003108:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800310c:	4a19      	ldr	r2, [pc, #100]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	2b00      	cmp	r3, #0
 800311c:	d016      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800311e:	f7fe f949 	bl	80013b4 <HAL_GetTick>
 8003122:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003124:	e00b      	b.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003126:	f7fe f945 	bl	80013b4 <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	f241 3288 	movw	r2, #5000	; 0x1388
 8003134:	4293      	cmp	r3, r2
 8003136:	d902      	bls.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	74fb      	strb	r3, [r7, #19]
            break;
 800313c:	e006      	b.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800313e:	4b0d      	ldr	r3, [pc, #52]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003144:	f003 0302 	and.w	r3, r3, #2
 8003148:	2b00      	cmp	r3, #0
 800314a:	d0ec      	beq.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800314c:	7cfb      	ldrb	r3, [r7, #19]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d10c      	bne.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003152:	4b08      	ldr	r3, [pc, #32]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003154:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003158:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003162:	4904      	ldr	r1, [pc, #16]	; (8003174 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003164:	4313      	orrs	r3, r2
 8003166:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800316a:	e009      	b.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800316c:	7cfb      	ldrb	r3, [r7, #19]
 800316e:	74bb      	strb	r3, [r7, #18]
 8003170:	e006      	b.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003172:	bf00      	nop
 8003174:	40021000 	.word	0x40021000
 8003178:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800317c:	7cfb      	ldrb	r3, [r7, #19]
 800317e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003180:	7c7b      	ldrb	r3, [r7, #17]
 8003182:	2b01      	cmp	r3, #1
 8003184:	d105      	bne.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003186:	4b9e      	ldr	r3, [pc, #632]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800318a:	4a9d      	ldr	r2, [pc, #628]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800318c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003190:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0301 	and.w	r3, r3, #1
 800319a:	2b00      	cmp	r3, #0
 800319c:	d00a      	beq.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800319e:	4b98      	ldr	r3, [pc, #608]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031a4:	f023 0203 	bic.w	r2, r3, #3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ac:	4994      	ldr	r1, [pc, #592]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ae:	4313      	orrs	r3, r2
 80031b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0302 	and.w	r3, r3, #2
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d00a      	beq.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031c0:	4b8f      	ldr	r3, [pc, #572]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c6:	f023 020c 	bic.w	r2, r3, #12
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ce:	498c      	ldr	r1, [pc, #560]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031d0:	4313      	orrs	r3, r2
 80031d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0304 	and.w	r3, r3, #4
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d00a      	beq.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80031e2:	4b87      	ldr	r3, [pc, #540]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031e8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f0:	4983      	ldr	r1, [pc, #524]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031f2:	4313      	orrs	r3, r2
 80031f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0308 	and.w	r3, r3, #8
 8003200:	2b00      	cmp	r3, #0
 8003202:	d00a      	beq.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003204:	4b7e      	ldr	r3, [pc, #504]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003206:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800320a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003212:	497b      	ldr	r1, [pc, #492]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003214:	4313      	orrs	r3, r2
 8003216:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0310 	and.w	r3, r3, #16
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00a      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003226:	4b76      	ldr	r3, [pc, #472]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003228:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800322c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003234:	4972      	ldr	r1, [pc, #456]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003236:	4313      	orrs	r3, r2
 8003238:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0320 	and.w	r3, r3, #32
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00a      	beq.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003248:	4b6d      	ldr	r3, [pc, #436]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800324a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800324e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003256:	496a      	ldr	r1, [pc, #424]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003258:	4313      	orrs	r3, r2
 800325a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003266:	2b00      	cmp	r3, #0
 8003268:	d00a      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800326a:	4b65      	ldr	r3, [pc, #404]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800326c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003270:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003278:	4961      	ldr	r1, [pc, #388]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800327a:	4313      	orrs	r3, r2
 800327c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00a      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800328c:	4b5c      	ldr	r3, [pc, #368]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800328e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003292:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800329a:	4959      	ldr	r1, [pc, #356]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800329c:	4313      	orrs	r3, r2
 800329e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d00a      	beq.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80032ae:	4b54      	ldr	r3, [pc, #336]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032b4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032bc:	4950      	ldr	r1, [pc, #320]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d00a      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80032d0:	4b4b      	ldr	r3, [pc, #300]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032d6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032de:	4948      	ldr	r1, [pc, #288]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00a      	beq.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80032f2:	4b43      	ldr	r3, [pc, #268]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003300:	493f      	ldr	r1, [pc, #252]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003302:	4313      	orrs	r3, r2
 8003304:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d028      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003314:	4b3a      	ldr	r3, [pc, #232]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800331a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003322:	4937      	ldr	r1, [pc, #220]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003324:	4313      	orrs	r3, r2
 8003326:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800332e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003332:	d106      	bne.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003334:	4b32      	ldr	r3, [pc, #200]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	4a31      	ldr	r2, [pc, #196]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800333a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800333e:	60d3      	str	r3, [r2, #12]
 8003340:	e011      	b.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003346:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800334a:	d10c      	bne.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	3304      	adds	r3, #4
 8003350:	2101      	movs	r1, #1
 8003352:	4618      	mov	r0, r3
 8003354:	f000 f8c8 	bl	80034e8 <RCCEx_PLLSAI1_Config>
 8003358:	4603      	mov	r3, r0
 800335a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800335c:	7cfb      	ldrb	r3, [r7, #19]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003362:	7cfb      	ldrb	r3, [r7, #19]
 8003364:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d028      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003372:	4b23      	ldr	r3, [pc, #140]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003374:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003378:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003380:	491f      	ldr	r1, [pc, #124]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003382:	4313      	orrs	r3, r2
 8003384:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800338c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003390:	d106      	bne.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003392:	4b1b      	ldr	r3, [pc, #108]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	4a1a      	ldr	r2, [pc, #104]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003398:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800339c:	60d3      	str	r3, [r2, #12]
 800339e:	e011      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033a4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80033a8:	d10c      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	3304      	adds	r3, #4
 80033ae:	2101      	movs	r1, #1
 80033b0:	4618      	mov	r0, r3
 80033b2:	f000 f899 	bl	80034e8 <RCCEx_PLLSAI1_Config>
 80033b6:	4603      	mov	r3, r0
 80033b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033ba:	7cfb      	ldrb	r3, [r7, #19]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80033c0:	7cfb      	ldrb	r3, [r7, #19]
 80033c2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d02b      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80033d0:	4b0b      	ldr	r3, [pc, #44]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033d6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033de:	4908      	ldr	r1, [pc, #32]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80033ee:	d109      	bne.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033f0:	4b03      	ldr	r3, [pc, #12]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	4a02      	ldr	r2, [pc, #8]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80033fa:	60d3      	str	r3, [r2, #12]
 80033fc:	e014      	b.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80033fe:	bf00      	nop
 8003400:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003408:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800340c:	d10c      	bne.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	3304      	adds	r3, #4
 8003412:	2101      	movs	r1, #1
 8003414:	4618      	mov	r0, r3
 8003416:	f000 f867 	bl	80034e8 <RCCEx_PLLSAI1_Config>
 800341a:	4603      	mov	r3, r0
 800341c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800341e:	7cfb      	ldrb	r3, [r7, #19]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d001      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003424:	7cfb      	ldrb	r3, [r7, #19]
 8003426:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003430:	2b00      	cmp	r3, #0
 8003432:	d02f      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003434:	4b2b      	ldr	r3, [pc, #172]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800343a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003442:	4928      	ldr	r1, [pc, #160]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003444:	4313      	orrs	r3, r2
 8003446:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800344e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003452:	d10d      	bne.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	3304      	adds	r3, #4
 8003458:	2102      	movs	r1, #2
 800345a:	4618      	mov	r0, r3
 800345c:	f000 f844 	bl	80034e8 <RCCEx_PLLSAI1_Config>
 8003460:	4603      	mov	r3, r0
 8003462:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003464:	7cfb      	ldrb	r3, [r7, #19]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d014      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800346a:	7cfb      	ldrb	r3, [r7, #19]
 800346c:	74bb      	strb	r3, [r7, #18]
 800346e:	e011      	b.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003474:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003478:	d10c      	bne.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	3320      	adds	r3, #32
 800347e:	2102      	movs	r1, #2
 8003480:	4618      	mov	r0, r3
 8003482:	f000 f925 	bl	80036d0 <RCCEx_PLLSAI2_Config>
 8003486:	4603      	mov	r3, r0
 8003488:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800348a:	7cfb      	ldrb	r3, [r7, #19]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d001      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003490:	7cfb      	ldrb	r3, [r7, #19]
 8003492:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d00a      	beq.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80034a0:	4b10      	ldr	r3, [pc, #64]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034a6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80034ae:	490d      	ldr	r1, [pc, #52]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d00b      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80034c2:	4b08      	ldr	r3, [pc, #32]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034c8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034d2:	4904      	ldr	r1, [pc, #16]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80034da:	7cbb      	ldrb	r3, [r7, #18]
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3718      	adds	r7, #24
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	40021000 	.word	0x40021000

080034e8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80034f2:	2300      	movs	r3, #0
 80034f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80034f6:	4b75      	ldr	r3, [pc, #468]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	f003 0303 	and.w	r3, r3, #3
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d018      	beq.n	8003534 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003502:	4b72      	ldr	r3, [pc, #456]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003504:	68db      	ldr	r3, [r3, #12]
 8003506:	f003 0203 	and.w	r2, r3, #3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	429a      	cmp	r2, r3
 8003510:	d10d      	bne.n	800352e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
       ||
 8003516:	2b00      	cmp	r3, #0
 8003518:	d009      	beq.n	800352e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800351a:	4b6c      	ldr	r3, [pc, #432]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800351c:	68db      	ldr	r3, [r3, #12]
 800351e:	091b      	lsrs	r3, r3, #4
 8003520:	f003 0307 	and.w	r3, r3, #7
 8003524:	1c5a      	adds	r2, r3, #1
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
       ||
 800352a:	429a      	cmp	r2, r3
 800352c:	d047      	beq.n	80035be <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	73fb      	strb	r3, [r7, #15]
 8003532:	e044      	b.n	80035be <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2b03      	cmp	r3, #3
 800353a:	d018      	beq.n	800356e <RCCEx_PLLSAI1_Config+0x86>
 800353c:	2b03      	cmp	r3, #3
 800353e:	d825      	bhi.n	800358c <RCCEx_PLLSAI1_Config+0xa4>
 8003540:	2b01      	cmp	r3, #1
 8003542:	d002      	beq.n	800354a <RCCEx_PLLSAI1_Config+0x62>
 8003544:	2b02      	cmp	r3, #2
 8003546:	d009      	beq.n	800355c <RCCEx_PLLSAI1_Config+0x74>
 8003548:	e020      	b.n	800358c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800354a:	4b60      	ldr	r3, [pc, #384]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d11d      	bne.n	8003592 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800355a:	e01a      	b.n	8003592 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800355c:	4b5b      	ldr	r3, [pc, #364]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003564:	2b00      	cmp	r3, #0
 8003566:	d116      	bne.n	8003596 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800356c:	e013      	b.n	8003596 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800356e:	4b57      	ldr	r3, [pc, #348]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d10f      	bne.n	800359a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800357a:	4b54      	ldr	r3, [pc, #336]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d109      	bne.n	800359a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800358a:	e006      	b.n	800359a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	73fb      	strb	r3, [r7, #15]
      break;
 8003590:	e004      	b.n	800359c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003592:	bf00      	nop
 8003594:	e002      	b.n	800359c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003596:	bf00      	nop
 8003598:	e000      	b.n	800359c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800359a:	bf00      	nop
    }

    if(status == HAL_OK)
 800359c:	7bfb      	ldrb	r3, [r7, #15]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d10d      	bne.n	80035be <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80035a2:	4b4a      	ldr	r3, [pc, #296]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6819      	ldr	r1, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	3b01      	subs	r3, #1
 80035b4:	011b      	lsls	r3, r3, #4
 80035b6:	430b      	orrs	r3, r1
 80035b8:	4944      	ldr	r1, [pc, #272]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80035be:	7bfb      	ldrb	r3, [r7, #15]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d17d      	bne.n	80036c0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80035c4:	4b41      	ldr	r3, [pc, #260]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a40      	ldr	r2, [pc, #256]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80035ca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80035ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035d0:	f7fd fef0 	bl	80013b4 <HAL_GetTick>
 80035d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80035d6:	e009      	b.n	80035ec <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80035d8:	f7fd feec 	bl	80013b4 <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d902      	bls.n	80035ec <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	73fb      	strb	r3, [r7, #15]
        break;
 80035ea:	e005      	b.n	80035f8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80035ec:	4b37      	ldr	r3, [pc, #220]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d1ef      	bne.n	80035d8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80035f8:	7bfb      	ldrb	r3, [r7, #15]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d160      	bne.n	80036c0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d111      	bne.n	8003628 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003604:	4b31      	ldr	r3, [pc, #196]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003606:	691b      	ldr	r3, [r3, #16]
 8003608:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800360c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	6892      	ldr	r2, [r2, #8]
 8003614:	0211      	lsls	r1, r2, #8
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	68d2      	ldr	r2, [r2, #12]
 800361a:	0912      	lsrs	r2, r2, #4
 800361c:	0452      	lsls	r2, r2, #17
 800361e:	430a      	orrs	r2, r1
 8003620:	492a      	ldr	r1, [pc, #168]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003622:	4313      	orrs	r3, r2
 8003624:	610b      	str	r3, [r1, #16]
 8003626:	e027      	b.n	8003678 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	2b01      	cmp	r3, #1
 800362c:	d112      	bne.n	8003654 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800362e:	4b27      	ldr	r3, [pc, #156]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003636:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	6892      	ldr	r2, [r2, #8]
 800363e:	0211      	lsls	r1, r2, #8
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	6912      	ldr	r2, [r2, #16]
 8003644:	0852      	lsrs	r2, r2, #1
 8003646:	3a01      	subs	r2, #1
 8003648:	0552      	lsls	r2, r2, #21
 800364a:	430a      	orrs	r2, r1
 800364c:	491f      	ldr	r1, [pc, #124]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800364e:	4313      	orrs	r3, r2
 8003650:	610b      	str	r3, [r1, #16]
 8003652:	e011      	b.n	8003678 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003654:	4b1d      	ldr	r3, [pc, #116]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003656:	691b      	ldr	r3, [r3, #16]
 8003658:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800365c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	6892      	ldr	r2, [r2, #8]
 8003664:	0211      	lsls	r1, r2, #8
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	6952      	ldr	r2, [r2, #20]
 800366a:	0852      	lsrs	r2, r2, #1
 800366c:	3a01      	subs	r2, #1
 800366e:	0652      	lsls	r2, r2, #25
 8003670:	430a      	orrs	r2, r1
 8003672:	4916      	ldr	r1, [pc, #88]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003674:	4313      	orrs	r3, r2
 8003676:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003678:	4b14      	ldr	r3, [pc, #80]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a13      	ldr	r2, [pc, #76]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800367e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003682:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003684:	f7fd fe96 	bl	80013b4 <HAL_GetTick>
 8003688:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800368a:	e009      	b.n	80036a0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800368c:	f7fd fe92 	bl	80013b4 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d902      	bls.n	80036a0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	73fb      	strb	r3, [r7, #15]
          break;
 800369e:	e005      	b.n	80036ac <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80036a0:	4b0a      	ldr	r3, [pc, #40]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d0ef      	beq.n	800368c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80036ac:	7bfb      	ldrb	r3, [r7, #15]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d106      	bne.n	80036c0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80036b2:	4b06      	ldr	r3, [pc, #24]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80036b4:	691a      	ldr	r2, [r3, #16]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	699b      	ldr	r3, [r3, #24]
 80036ba:	4904      	ldr	r1, [pc, #16]	; (80036cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80036c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3710      	adds	r7, #16
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	40021000 	.word	0x40021000

080036d0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80036da:	2300      	movs	r3, #0
 80036dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80036de:	4b6a      	ldr	r3, [pc, #424]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	f003 0303 	and.w	r3, r3, #3
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d018      	beq.n	800371c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80036ea:	4b67      	ldr	r3, [pc, #412]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	f003 0203 	and.w	r2, r3, #3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d10d      	bne.n	8003716 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
       ||
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d009      	beq.n	8003716 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003702:	4b61      	ldr	r3, [pc, #388]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	091b      	lsrs	r3, r3, #4
 8003708:	f003 0307 	and.w	r3, r3, #7
 800370c:	1c5a      	adds	r2, r3, #1
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
       ||
 8003712:	429a      	cmp	r2, r3
 8003714:	d047      	beq.n	80037a6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	73fb      	strb	r3, [r7, #15]
 800371a:	e044      	b.n	80037a6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2b03      	cmp	r3, #3
 8003722:	d018      	beq.n	8003756 <RCCEx_PLLSAI2_Config+0x86>
 8003724:	2b03      	cmp	r3, #3
 8003726:	d825      	bhi.n	8003774 <RCCEx_PLLSAI2_Config+0xa4>
 8003728:	2b01      	cmp	r3, #1
 800372a:	d002      	beq.n	8003732 <RCCEx_PLLSAI2_Config+0x62>
 800372c:	2b02      	cmp	r3, #2
 800372e:	d009      	beq.n	8003744 <RCCEx_PLLSAI2_Config+0x74>
 8003730:	e020      	b.n	8003774 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003732:	4b55      	ldr	r3, [pc, #340]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d11d      	bne.n	800377a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003742:	e01a      	b.n	800377a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003744:	4b50      	ldr	r3, [pc, #320]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800374c:	2b00      	cmp	r3, #0
 800374e:	d116      	bne.n	800377e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003754:	e013      	b.n	800377e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003756:	4b4c      	ldr	r3, [pc, #304]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d10f      	bne.n	8003782 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003762:	4b49      	ldr	r3, [pc, #292]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d109      	bne.n	8003782 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003772:	e006      	b.n	8003782 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	73fb      	strb	r3, [r7, #15]
      break;
 8003778:	e004      	b.n	8003784 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800377a:	bf00      	nop
 800377c:	e002      	b.n	8003784 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800377e:	bf00      	nop
 8003780:	e000      	b.n	8003784 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003782:	bf00      	nop
    }

    if(status == HAL_OK)
 8003784:	7bfb      	ldrb	r3, [r7, #15]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d10d      	bne.n	80037a6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800378a:	4b3f      	ldr	r3, [pc, #252]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6819      	ldr	r1, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	3b01      	subs	r3, #1
 800379c:	011b      	lsls	r3, r3, #4
 800379e:	430b      	orrs	r3, r1
 80037a0:	4939      	ldr	r1, [pc, #228]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80037a6:	7bfb      	ldrb	r3, [r7, #15]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d167      	bne.n	800387c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80037ac:	4b36      	ldr	r3, [pc, #216]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a35      	ldr	r2, [pc, #212]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037b8:	f7fd fdfc 	bl	80013b4 <HAL_GetTick>
 80037bc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80037be:	e009      	b.n	80037d4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80037c0:	f7fd fdf8 	bl	80013b4 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d902      	bls.n	80037d4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	73fb      	strb	r3, [r7, #15]
        break;
 80037d2:	e005      	b.n	80037e0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80037d4:	4b2c      	ldr	r3, [pc, #176]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d1ef      	bne.n	80037c0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80037e0:	7bfb      	ldrb	r3, [r7, #15]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d14a      	bne.n	800387c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d111      	bne.n	8003810 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80037ec:	4b26      	ldr	r3, [pc, #152]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037ee:	695b      	ldr	r3, [r3, #20]
 80037f0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80037f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	6892      	ldr	r2, [r2, #8]
 80037fc:	0211      	lsls	r1, r2, #8
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	68d2      	ldr	r2, [r2, #12]
 8003802:	0912      	lsrs	r2, r2, #4
 8003804:	0452      	lsls	r2, r2, #17
 8003806:	430a      	orrs	r2, r1
 8003808:	491f      	ldr	r1, [pc, #124]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 800380a:	4313      	orrs	r3, r2
 800380c:	614b      	str	r3, [r1, #20]
 800380e:	e011      	b.n	8003834 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003810:	4b1d      	ldr	r3, [pc, #116]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003812:	695b      	ldr	r3, [r3, #20]
 8003814:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003818:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	6892      	ldr	r2, [r2, #8]
 8003820:	0211      	lsls	r1, r2, #8
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	6912      	ldr	r2, [r2, #16]
 8003826:	0852      	lsrs	r2, r2, #1
 8003828:	3a01      	subs	r2, #1
 800382a:	0652      	lsls	r2, r2, #25
 800382c:	430a      	orrs	r2, r1
 800382e:	4916      	ldr	r1, [pc, #88]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003830:	4313      	orrs	r3, r2
 8003832:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003834:	4b14      	ldr	r3, [pc, #80]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a13      	ldr	r2, [pc, #76]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 800383a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800383e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003840:	f7fd fdb8 	bl	80013b4 <HAL_GetTick>
 8003844:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003846:	e009      	b.n	800385c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003848:	f7fd fdb4 	bl	80013b4 <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	2b02      	cmp	r3, #2
 8003854:	d902      	bls.n	800385c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	73fb      	strb	r3, [r7, #15]
          break;
 800385a:	e005      	b.n	8003868 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800385c:	4b0a      	ldr	r3, [pc, #40]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d0ef      	beq.n	8003848 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003868:	7bfb      	ldrb	r3, [r7, #15]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d106      	bne.n	800387c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800386e:	4b06      	ldr	r3, [pc, #24]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003870:	695a      	ldr	r2, [r3, #20]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	695b      	ldr	r3, [r3, #20]
 8003876:	4904      	ldr	r1, [pc, #16]	; (8003888 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003878:	4313      	orrs	r3, r2
 800387a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800387c:	7bfb      	ldrb	r3, [r7, #15]
}
 800387e:	4618      	mov	r0, r3
 8003880:	3710      	adds	r7, #16
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	40021000 	.word	0x40021000

0800388c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e040      	b.n	8003920 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d106      	bne.n	80038b4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f7fd fc18 	bl	80010e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2224      	movs	r2, #36	; 0x24
 80038b8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0201 	bic.w	r2, r2, #1
 80038c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d002      	beq.n	80038d8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f000 fae0 	bl	8003e98 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f000 f825 	bl	8003928 <UART_SetConfig>
 80038de:	4603      	mov	r3, r0
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d101      	bne.n	80038e8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e01b      	b.n	8003920 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	685a      	ldr	r2, [r3, #4]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	689a      	ldr	r2, [r3, #8]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003906:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f042 0201 	orr.w	r2, r2, #1
 8003916:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	f000 fb5f 	bl	8003fdc <UART_CheckIdleState>
 800391e:	4603      	mov	r3, r0
}
 8003920:	4618      	mov	r0, r3
 8003922:	3708      	adds	r7, #8
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}

08003928 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003928:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800392c:	b08a      	sub	sp, #40	; 0x28
 800392e:	af00      	add	r7, sp, #0
 8003930:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003932:	2300      	movs	r3, #0
 8003934:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	689a      	ldr	r2, [r3, #8]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	691b      	ldr	r3, [r3, #16]
 8003940:	431a      	orrs	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	695b      	ldr	r3, [r3, #20]
 8003946:	431a      	orrs	r2, r3
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	69db      	ldr	r3, [r3, #28]
 800394c:	4313      	orrs	r3, r2
 800394e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	4ba4      	ldr	r3, [pc, #656]	; (8003be8 <UART_SetConfig+0x2c0>)
 8003958:	4013      	ands	r3, r2
 800395a:	68fa      	ldr	r2, [r7, #12]
 800395c:	6812      	ldr	r2, [r2, #0]
 800395e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003960:	430b      	orrs	r3, r1
 8003962:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	68da      	ldr	r2, [r3, #12]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	430a      	orrs	r2, r1
 8003978:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	699b      	ldr	r3, [r3, #24]
 800397e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a99      	ldr	r2, [pc, #612]	; (8003bec <UART_SetConfig+0x2c4>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d004      	beq.n	8003994 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6a1b      	ldr	r3, [r3, #32]
 800398e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003990:	4313      	orrs	r3, r2
 8003992:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039a4:	430a      	orrs	r2, r1
 80039a6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a90      	ldr	r2, [pc, #576]	; (8003bf0 <UART_SetConfig+0x2c8>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d126      	bne.n	8003a00 <UART_SetConfig+0xd8>
 80039b2:	4b90      	ldr	r3, [pc, #576]	; (8003bf4 <UART_SetConfig+0x2cc>)
 80039b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039b8:	f003 0303 	and.w	r3, r3, #3
 80039bc:	2b03      	cmp	r3, #3
 80039be:	d81b      	bhi.n	80039f8 <UART_SetConfig+0xd0>
 80039c0:	a201      	add	r2, pc, #4	; (adr r2, 80039c8 <UART_SetConfig+0xa0>)
 80039c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039c6:	bf00      	nop
 80039c8:	080039d9 	.word	0x080039d9
 80039cc:	080039e9 	.word	0x080039e9
 80039d0:	080039e1 	.word	0x080039e1
 80039d4:	080039f1 	.word	0x080039f1
 80039d8:	2301      	movs	r3, #1
 80039da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039de:	e116      	b.n	8003c0e <UART_SetConfig+0x2e6>
 80039e0:	2302      	movs	r3, #2
 80039e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039e6:	e112      	b.n	8003c0e <UART_SetConfig+0x2e6>
 80039e8:	2304      	movs	r3, #4
 80039ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039ee:	e10e      	b.n	8003c0e <UART_SetConfig+0x2e6>
 80039f0:	2308      	movs	r3, #8
 80039f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039f6:	e10a      	b.n	8003c0e <UART_SetConfig+0x2e6>
 80039f8:	2310      	movs	r3, #16
 80039fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039fe:	e106      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a7c      	ldr	r2, [pc, #496]	; (8003bf8 <UART_SetConfig+0x2d0>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d138      	bne.n	8003a7c <UART_SetConfig+0x154>
 8003a0a:	4b7a      	ldr	r3, [pc, #488]	; (8003bf4 <UART_SetConfig+0x2cc>)
 8003a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a10:	f003 030c 	and.w	r3, r3, #12
 8003a14:	2b0c      	cmp	r3, #12
 8003a16:	d82d      	bhi.n	8003a74 <UART_SetConfig+0x14c>
 8003a18:	a201      	add	r2, pc, #4	; (adr r2, 8003a20 <UART_SetConfig+0xf8>)
 8003a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a1e:	bf00      	nop
 8003a20:	08003a55 	.word	0x08003a55
 8003a24:	08003a75 	.word	0x08003a75
 8003a28:	08003a75 	.word	0x08003a75
 8003a2c:	08003a75 	.word	0x08003a75
 8003a30:	08003a65 	.word	0x08003a65
 8003a34:	08003a75 	.word	0x08003a75
 8003a38:	08003a75 	.word	0x08003a75
 8003a3c:	08003a75 	.word	0x08003a75
 8003a40:	08003a5d 	.word	0x08003a5d
 8003a44:	08003a75 	.word	0x08003a75
 8003a48:	08003a75 	.word	0x08003a75
 8003a4c:	08003a75 	.word	0x08003a75
 8003a50:	08003a6d 	.word	0x08003a6d
 8003a54:	2300      	movs	r3, #0
 8003a56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a5a:	e0d8      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a62:	e0d4      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003a64:	2304      	movs	r3, #4
 8003a66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a6a:	e0d0      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003a6c:	2308      	movs	r3, #8
 8003a6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a72:	e0cc      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003a74:	2310      	movs	r3, #16
 8003a76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a7a:	e0c8      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a5e      	ldr	r2, [pc, #376]	; (8003bfc <UART_SetConfig+0x2d4>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d125      	bne.n	8003ad2 <UART_SetConfig+0x1aa>
 8003a86:	4b5b      	ldr	r3, [pc, #364]	; (8003bf4 <UART_SetConfig+0x2cc>)
 8003a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a8c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003a90:	2b30      	cmp	r3, #48	; 0x30
 8003a92:	d016      	beq.n	8003ac2 <UART_SetConfig+0x19a>
 8003a94:	2b30      	cmp	r3, #48	; 0x30
 8003a96:	d818      	bhi.n	8003aca <UART_SetConfig+0x1a2>
 8003a98:	2b20      	cmp	r3, #32
 8003a9a:	d00a      	beq.n	8003ab2 <UART_SetConfig+0x18a>
 8003a9c:	2b20      	cmp	r3, #32
 8003a9e:	d814      	bhi.n	8003aca <UART_SetConfig+0x1a2>
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d002      	beq.n	8003aaa <UART_SetConfig+0x182>
 8003aa4:	2b10      	cmp	r3, #16
 8003aa6:	d008      	beq.n	8003aba <UART_SetConfig+0x192>
 8003aa8:	e00f      	b.n	8003aca <UART_SetConfig+0x1a2>
 8003aaa:	2300      	movs	r3, #0
 8003aac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ab0:	e0ad      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ab8:	e0a9      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003aba:	2304      	movs	r3, #4
 8003abc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ac0:	e0a5      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003ac2:	2308      	movs	r3, #8
 8003ac4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ac8:	e0a1      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003aca:	2310      	movs	r3, #16
 8003acc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ad0:	e09d      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a4a      	ldr	r2, [pc, #296]	; (8003c00 <UART_SetConfig+0x2d8>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d125      	bne.n	8003b28 <UART_SetConfig+0x200>
 8003adc:	4b45      	ldr	r3, [pc, #276]	; (8003bf4 <UART_SetConfig+0x2cc>)
 8003ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ae2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003ae6:	2bc0      	cmp	r3, #192	; 0xc0
 8003ae8:	d016      	beq.n	8003b18 <UART_SetConfig+0x1f0>
 8003aea:	2bc0      	cmp	r3, #192	; 0xc0
 8003aec:	d818      	bhi.n	8003b20 <UART_SetConfig+0x1f8>
 8003aee:	2b80      	cmp	r3, #128	; 0x80
 8003af0:	d00a      	beq.n	8003b08 <UART_SetConfig+0x1e0>
 8003af2:	2b80      	cmp	r3, #128	; 0x80
 8003af4:	d814      	bhi.n	8003b20 <UART_SetConfig+0x1f8>
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d002      	beq.n	8003b00 <UART_SetConfig+0x1d8>
 8003afa:	2b40      	cmp	r3, #64	; 0x40
 8003afc:	d008      	beq.n	8003b10 <UART_SetConfig+0x1e8>
 8003afe:	e00f      	b.n	8003b20 <UART_SetConfig+0x1f8>
 8003b00:	2300      	movs	r3, #0
 8003b02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b06:	e082      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003b08:	2302      	movs	r3, #2
 8003b0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b0e:	e07e      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003b10:	2304      	movs	r3, #4
 8003b12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b16:	e07a      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003b18:	2308      	movs	r3, #8
 8003b1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b1e:	e076      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003b20:	2310      	movs	r3, #16
 8003b22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b26:	e072      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a35      	ldr	r2, [pc, #212]	; (8003c04 <UART_SetConfig+0x2dc>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d12a      	bne.n	8003b88 <UART_SetConfig+0x260>
 8003b32:	4b30      	ldr	r3, [pc, #192]	; (8003bf4 <UART_SetConfig+0x2cc>)
 8003b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b40:	d01a      	beq.n	8003b78 <UART_SetConfig+0x250>
 8003b42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b46:	d81b      	bhi.n	8003b80 <UART_SetConfig+0x258>
 8003b48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b4c:	d00c      	beq.n	8003b68 <UART_SetConfig+0x240>
 8003b4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b52:	d815      	bhi.n	8003b80 <UART_SetConfig+0x258>
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d003      	beq.n	8003b60 <UART_SetConfig+0x238>
 8003b58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b5c:	d008      	beq.n	8003b70 <UART_SetConfig+0x248>
 8003b5e:	e00f      	b.n	8003b80 <UART_SetConfig+0x258>
 8003b60:	2300      	movs	r3, #0
 8003b62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b66:	e052      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003b68:	2302      	movs	r3, #2
 8003b6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b6e:	e04e      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003b70:	2304      	movs	r3, #4
 8003b72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b76:	e04a      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003b78:	2308      	movs	r3, #8
 8003b7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b7e:	e046      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003b80:	2310      	movs	r3, #16
 8003b82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b86:	e042      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a17      	ldr	r2, [pc, #92]	; (8003bec <UART_SetConfig+0x2c4>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d13a      	bne.n	8003c08 <UART_SetConfig+0x2e0>
 8003b92:	4b18      	ldr	r3, [pc, #96]	; (8003bf4 <UART_SetConfig+0x2cc>)
 8003b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b98:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003b9c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003ba0:	d01a      	beq.n	8003bd8 <UART_SetConfig+0x2b0>
 8003ba2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003ba6:	d81b      	bhi.n	8003be0 <UART_SetConfig+0x2b8>
 8003ba8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bac:	d00c      	beq.n	8003bc8 <UART_SetConfig+0x2a0>
 8003bae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bb2:	d815      	bhi.n	8003be0 <UART_SetConfig+0x2b8>
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d003      	beq.n	8003bc0 <UART_SetConfig+0x298>
 8003bb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bbc:	d008      	beq.n	8003bd0 <UART_SetConfig+0x2a8>
 8003bbe:	e00f      	b.n	8003be0 <UART_SetConfig+0x2b8>
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003bc6:	e022      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003bc8:	2302      	movs	r3, #2
 8003bca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003bce:	e01e      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003bd0:	2304      	movs	r3, #4
 8003bd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003bd6:	e01a      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003bd8:	2308      	movs	r3, #8
 8003bda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003bde:	e016      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003be0:	2310      	movs	r3, #16
 8003be2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003be6:	e012      	b.n	8003c0e <UART_SetConfig+0x2e6>
 8003be8:	efff69f3 	.word	0xefff69f3
 8003bec:	40008000 	.word	0x40008000
 8003bf0:	40013800 	.word	0x40013800
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	40004400 	.word	0x40004400
 8003bfc:	40004800 	.word	0x40004800
 8003c00:	40004c00 	.word	0x40004c00
 8003c04:	40005000 	.word	0x40005000
 8003c08:	2310      	movs	r3, #16
 8003c0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a9f      	ldr	r2, [pc, #636]	; (8003e90 <UART_SetConfig+0x568>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d17a      	bne.n	8003d0e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003c18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003c1c:	2b08      	cmp	r3, #8
 8003c1e:	d824      	bhi.n	8003c6a <UART_SetConfig+0x342>
 8003c20:	a201      	add	r2, pc, #4	; (adr r2, 8003c28 <UART_SetConfig+0x300>)
 8003c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c26:	bf00      	nop
 8003c28:	08003c4d 	.word	0x08003c4d
 8003c2c:	08003c6b 	.word	0x08003c6b
 8003c30:	08003c55 	.word	0x08003c55
 8003c34:	08003c6b 	.word	0x08003c6b
 8003c38:	08003c5b 	.word	0x08003c5b
 8003c3c:	08003c6b 	.word	0x08003c6b
 8003c40:	08003c6b 	.word	0x08003c6b
 8003c44:	08003c6b 	.word	0x08003c6b
 8003c48:	08003c63 	.word	0x08003c63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c4c:	f7ff f8d6 	bl	8002dfc <HAL_RCC_GetPCLK1Freq>
 8003c50:	61f8      	str	r0, [r7, #28]
        break;
 8003c52:	e010      	b.n	8003c76 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c54:	4b8f      	ldr	r3, [pc, #572]	; (8003e94 <UART_SetConfig+0x56c>)
 8003c56:	61fb      	str	r3, [r7, #28]
        break;
 8003c58:	e00d      	b.n	8003c76 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c5a:	f7ff f837 	bl	8002ccc <HAL_RCC_GetSysClockFreq>
 8003c5e:	61f8      	str	r0, [r7, #28]
        break;
 8003c60:	e009      	b.n	8003c76 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c66:	61fb      	str	r3, [r7, #28]
        break;
 8003c68:	e005      	b.n	8003c76 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003c74:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	f000 80fb 	beq.w	8003e74 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	685a      	ldr	r2, [r3, #4]
 8003c82:	4613      	mov	r3, r2
 8003c84:	005b      	lsls	r3, r3, #1
 8003c86:	4413      	add	r3, r2
 8003c88:	69fa      	ldr	r2, [r7, #28]
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d305      	bcc.n	8003c9a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003c94:	69fa      	ldr	r2, [r7, #28]
 8003c96:	429a      	cmp	r2, r3
 8003c98:	d903      	bls.n	8003ca2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003ca0:	e0e8      	b.n	8003e74 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	461c      	mov	r4, r3
 8003ca8:	4615      	mov	r5, r2
 8003caa:	f04f 0200 	mov.w	r2, #0
 8003cae:	f04f 0300 	mov.w	r3, #0
 8003cb2:	022b      	lsls	r3, r5, #8
 8003cb4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003cb8:	0222      	lsls	r2, r4, #8
 8003cba:	68f9      	ldr	r1, [r7, #12]
 8003cbc:	6849      	ldr	r1, [r1, #4]
 8003cbe:	0849      	lsrs	r1, r1, #1
 8003cc0:	2000      	movs	r0, #0
 8003cc2:	4688      	mov	r8, r1
 8003cc4:	4681      	mov	r9, r0
 8003cc6:	eb12 0a08 	adds.w	sl, r2, r8
 8003cca:	eb43 0b09 	adc.w	fp, r3, r9
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	603b      	str	r3, [r7, #0]
 8003cd6:	607a      	str	r2, [r7, #4]
 8003cd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003cdc:	4650      	mov	r0, sl
 8003cde:	4659      	mov	r1, fp
 8003ce0:	f7fc fac6 	bl	8000270 <__aeabi_uldivmod>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	4613      	mov	r3, r2
 8003cea:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003cf2:	d308      	bcc.n	8003d06 <UART_SetConfig+0x3de>
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cfa:	d204      	bcs.n	8003d06 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	69ba      	ldr	r2, [r7, #24]
 8003d02:	60da      	str	r2, [r3, #12]
 8003d04:	e0b6      	b.n	8003e74 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003d0c:	e0b2      	b.n	8003e74 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d16:	d15e      	bne.n	8003dd6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003d18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003d1c:	2b08      	cmp	r3, #8
 8003d1e:	d828      	bhi.n	8003d72 <UART_SetConfig+0x44a>
 8003d20:	a201      	add	r2, pc, #4	; (adr r2, 8003d28 <UART_SetConfig+0x400>)
 8003d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d26:	bf00      	nop
 8003d28:	08003d4d 	.word	0x08003d4d
 8003d2c:	08003d55 	.word	0x08003d55
 8003d30:	08003d5d 	.word	0x08003d5d
 8003d34:	08003d73 	.word	0x08003d73
 8003d38:	08003d63 	.word	0x08003d63
 8003d3c:	08003d73 	.word	0x08003d73
 8003d40:	08003d73 	.word	0x08003d73
 8003d44:	08003d73 	.word	0x08003d73
 8003d48:	08003d6b 	.word	0x08003d6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d4c:	f7ff f856 	bl	8002dfc <HAL_RCC_GetPCLK1Freq>
 8003d50:	61f8      	str	r0, [r7, #28]
        break;
 8003d52:	e014      	b.n	8003d7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d54:	f7ff f868 	bl	8002e28 <HAL_RCC_GetPCLK2Freq>
 8003d58:	61f8      	str	r0, [r7, #28]
        break;
 8003d5a:	e010      	b.n	8003d7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d5c:	4b4d      	ldr	r3, [pc, #308]	; (8003e94 <UART_SetConfig+0x56c>)
 8003d5e:	61fb      	str	r3, [r7, #28]
        break;
 8003d60:	e00d      	b.n	8003d7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d62:	f7fe ffb3 	bl	8002ccc <HAL_RCC_GetSysClockFreq>
 8003d66:	61f8      	str	r0, [r7, #28]
        break;
 8003d68:	e009      	b.n	8003d7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d6e:	61fb      	str	r3, [r7, #28]
        break;
 8003d70:	e005      	b.n	8003d7e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003d72:	2300      	movs	r3, #0
 8003d74:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003d7c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d077      	beq.n	8003e74 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	005a      	lsls	r2, r3, #1
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	085b      	lsrs	r3, r3, #1
 8003d8e:	441a      	add	r2, r3
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d98:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d9a:	69bb      	ldr	r3, [r7, #24]
 8003d9c:	2b0f      	cmp	r3, #15
 8003d9e:	d916      	bls.n	8003dce <UART_SetConfig+0x4a6>
 8003da0:	69bb      	ldr	r3, [r7, #24]
 8003da2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003da6:	d212      	bcs.n	8003dce <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	f023 030f 	bic.w	r3, r3, #15
 8003db0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	085b      	lsrs	r3, r3, #1
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	f003 0307 	and.w	r3, r3, #7
 8003dbc:	b29a      	uxth	r2, r3
 8003dbe:	8afb      	ldrh	r3, [r7, #22]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	8afa      	ldrh	r2, [r7, #22]
 8003dca:	60da      	str	r2, [r3, #12]
 8003dcc:	e052      	b.n	8003e74 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003dd4:	e04e      	b.n	8003e74 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003dd6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003dda:	2b08      	cmp	r3, #8
 8003ddc:	d827      	bhi.n	8003e2e <UART_SetConfig+0x506>
 8003dde:	a201      	add	r2, pc, #4	; (adr r2, 8003de4 <UART_SetConfig+0x4bc>)
 8003de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de4:	08003e09 	.word	0x08003e09
 8003de8:	08003e11 	.word	0x08003e11
 8003dec:	08003e19 	.word	0x08003e19
 8003df0:	08003e2f 	.word	0x08003e2f
 8003df4:	08003e1f 	.word	0x08003e1f
 8003df8:	08003e2f 	.word	0x08003e2f
 8003dfc:	08003e2f 	.word	0x08003e2f
 8003e00:	08003e2f 	.word	0x08003e2f
 8003e04:	08003e27 	.word	0x08003e27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e08:	f7fe fff8 	bl	8002dfc <HAL_RCC_GetPCLK1Freq>
 8003e0c:	61f8      	str	r0, [r7, #28]
        break;
 8003e0e:	e014      	b.n	8003e3a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e10:	f7ff f80a 	bl	8002e28 <HAL_RCC_GetPCLK2Freq>
 8003e14:	61f8      	str	r0, [r7, #28]
        break;
 8003e16:	e010      	b.n	8003e3a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e18:	4b1e      	ldr	r3, [pc, #120]	; (8003e94 <UART_SetConfig+0x56c>)
 8003e1a:	61fb      	str	r3, [r7, #28]
        break;
 8003e1c:	e00d      	b.n	8003e3a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e1e:	f7fe ff55 	bl	8002ccc <HAL_RCC_GetSysClockFreq>
 8003e22:	61f8      	str	r0, [r7, #28]
        break;
 8003e24:	e009      	b.n	8003e3a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e2a:	61fb      	str	r3, [r7, #28]
        break;
 8003e2c:	e005      	b.n	8003e3a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003e38:	bf00      	nop
    }

    if (pclk != 0U)
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d019      	beq.n	8003e74 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	085a      	lsrs	r2, r3, #1
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	441a      	add	r2, r3
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e52:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	2b0f      	cmp	r3, #15
 8003e58:	d909      	bls.n	8003e6e <UART_SetConfig+0x546>
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e60:	d205      	bcs.n	8003e6e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003e62:	69bb      	ldr	r3, [r7, #24]
 8003e64:	b29a      	uxth	r2, r3
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	60da      	str	r2, [r3, #12]
 8003e6c:	e002      	b.n	8003e74 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2200      	movs	r2, #0
 8003e78:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003e80:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3728      	adds	r7, #40	; 0x28
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e8e:	bf00      	nop
 8003e90:	40008000 	.word	0x40008000
 8003e94:	00f42400 	.word	0x00f42400

08003e98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea4:	f003 0308 	and.w	r3, r3, #8
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00a      	beq.n	8003ec2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec6:	f003 0301 	and.w	r3, r3, #1
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00a      	beq.n	8003ee4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee8:	f003 0302 	and.w	r3, r3, #2
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00a      	beq.n	8003f06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	430a      	orrs	r2, r1
 8003f04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0a:	f003 0304 	and.w	r3, r3, #4
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d00a      	beq.n	8003f28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	430a      	orrs	r2, r1
 8003f26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2c:	f003 0310 	and.w	r3, r3, #16
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d00a      	beq.n	8003f4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	430a      	orrs	r2, r1
 8003f48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4e:	f003 0320 	and.w	r3, r3, #32
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00a      	beq.n	8003f6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	430a      	orrs	r2, r1
 8003f6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d01a      	beq.n	8003fae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f96:	d10a      	bne.n	8003fae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	430a      	orrs	r2, r1
 8003fac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00a      	beq.n	8003fd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	605a      	str	r2, [r3, #4]
  }
}
 8003fd0:	bf00      	nop
 8003fd2:	370c      	adds	r7, #12
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr

08003fdc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b098      	sub	sp, #96	; 0x60
 8003fe0:	af02      	add	r7, sp, #8
 8003fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003fec:	f7fd f9e2 	bl	80013b4 <HAL_GetTick>
 8003ff0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0308 	and.w	r3, r3, #8
 8003ffc:	2b08      	cmp	r3, #8
 8003ffe:	d12e      	bne.n	800405e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004000:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004008:	2200      	movs	r2, #0
 800400a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f000 f88c 	bl	800412c <UART_WaitOnFlagUntilTimeout>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d021      	beq.n	800405e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004022:	e853 3f00 	ldrex	r3, [r3]
 8004026:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004028:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800402a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800402e:	653b      	str	r3, [r7, #80]	; 0x50
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	461a      	mov	r2, r3
 8004036:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004038:	647b      	str	r3, [r7, #68]	; 0x44
 800403a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800403c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800403e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004040:	e841 2300 	strex	r3, r2, [r1]
 8004044:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004046:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004048:	2b00      	cmp	r3, #0
 800404a:	d1e6      	bne.n	800401a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2220      	movs	r2, #32
 8004050:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e062      	b.n	8004124 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0304 	and.w	r3, r3, #4
 8004068:	2b04      	cmp	r3, #4
 800406a:	d149      	bne.n	8004100 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800406c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004070:	9300      	str	r3, [sp, #0]
 8004072:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004074:	2200      	movs	r2, #0
 8004076:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 f856 	bl	800412c <UART_WaitOnFlagUntilTimeout>
 8004080:	4603      	mov	r3, r0
 8004082:	2b00      	cmp	r3, #0
 8004084:	d03c      	beq.n	8004100 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800408c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408e:	e853 3f00 	ldrex	r3, [r3]
 8004092:	623b      	str	r3, [r7, #32]
   return(result);
 8004094:	6a3b      	ldr	r3, [r7, #32]
 8004096:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800409a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	461a      	mov	r2, r3
 80040a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040a4:	633b      	str	r3, [r7, #48]	; 0x30
 80040a6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040a8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80040aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040ac:	e841 2300 	strex	r3, r2, [r1]
 80040b0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80040b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d1e6      	bne.n	8004086 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	3308      	adds	r3, #8
 80040be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	e853 3f00 	ldrex	r3, [r3]
 80040c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f023 0301 	bic.w	r3, r3, #1
 80040ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	3308      	adds	r3, #8
 80040d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80040d8:	61fa      	str	r2, [r7, #28]
 80040da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040dc:	69b9      	ldr	r1, [r7, #24]
 80040de:	69fa      	ldr	r2, [r7, #28]
 80040e0:	e841 2300 	strex	r3, r2, [r1]
 80040e4:	617b      	str	r3, [r7, #20]
   return(result);
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d1e5      	bne.n	80040b8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2220      	movs	r2, #32
 80040f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e011      	b.n	8004124 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2220      	movs	r2, #32
 8004104:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2220      	movs	r2, #32
 800410a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004122:	2300      	movs	r3, #0
}
 8004124:	4618      	mov	r0, r3
 8004126:	3758      	adds	r7, #88	; 0x58
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	603b      	str	r3, [r7, #0]
 8004138:	4613      	mov	r3, r2
 800413a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800413c:	e049      	b.n	80041d2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004144:	d045      	beq.n	80041d2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004146:	f7fd f935 	bl	80013b4 <HAL_GetTick>
 800414a:	4602      	mov	r2, r0
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	1ad3      	subs	r3, r2, r3
 8004150:	69ba      	ldr	r2, [r7, #24]
 8004152:	429a      	cmp	r2, r3
 8004154:	d302      	bcc.n	800415c <UART_WaitOnFlagUntilTimeout+0x30>
 8004156:	69bb      	ldr	r3, [r7, #24]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d101      	bne.n	8004160 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800415c:	2303      	movs	r3, #3
 800415e:	e048      	b.n	80041f2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0304 	and.w	r3, r3, #4
 800416a:	2b00      	cmp	r3, #0
 800416c:	d031      	beq.n	80041d2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	69db      	ldr	r3, [r3, #28]
 8004174:	f003 0308 	and.w	r3, r3, #8
 8004178:	2b08      	cmp	r3, #8
 800417a:	d110      	bne.n	800419e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2208      	movs	r2, #8
 8004182:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	f000 f838 	bl	80041fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2208      	movs	r2, #8
 800418e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e029      	b.n	80041f2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	69db      	ldr	r3, [r3, #28]
 80041a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041ac:	d111      	bne.n	80041d2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80041b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80041b8:	68f8      	ldr	r0, [r7, #12]
 80041ba:	f000 f81e 	bl	80041fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2220      	movs	r2, #32
 80041c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e00f      	b.n	80041f2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	69da      	ldr	r2, [r3, #28]
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	4013      	ands	r3, r2
 80041dc:	68ba      	ldr	r2, [r7, #8]
 80041de:	429a      	cmp	r2, r3
 80041e0:	bf0c      	ite	eq
 80041e2:	2301      	moveq	r3, #1
 80041e4:	2300      	movne	r3, #0
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	461a      	mov	r2, r3
 80041ea:	79fb      	ldrb	r3, [r7, #7]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d0a6      	beq.n	800413e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041f0:	2300      	movs	r3, #0
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3710      	adds	r7, #16
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}

080041fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041fa:	b480      	push	{r7}
 80041fc:	b095      	sub	sp, #84	; 0x54
 80041fe:	af00      	add	r7, sp, #0
 8004200:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004208:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800420a:	e853 3f00 	ldrex	r3, [r3]
 800420e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004212:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004216:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	461a      	mov	r2, r3
 800421e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004220:	643b      	str	r3, [r7, #64]	; 0x40
 8004222:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004224:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004226:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004228:	e841 2300 	strex	r3, r2, [r1]
 800422c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800422e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004230:	2b00      	cmp	r3, #0
 8004232:	d1e6      	bne.n	8004202 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	3308      	adds	r3, #8
 800423a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800423c:	6a3b      	ldr	r3, [r7, #32]
 800423e:	e853 3f00 	ldrex	r3, [r3]
 8004242:	61fb      	str	r3, [r7, #28]
   return(result);
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	f023 0301 	bic.w	r3, r3, #1
 800424a:	64bb      	str	r3, [r7, #72]	; 0x48
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	3308      	adds	r3, #8
 8004252:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004254:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004256:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004258:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800425a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800425c:	e841 2300 	strex	r3, r2, [r1]
 8004260:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004264:	2b00      	cmp	r3, #0
 8004266:	d1e5      	bne.n	8004234 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800426c:	2b01      	cmp	r3, #1
 800426e:	d118      	bne.n	80042a2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	e853 3f00 	ldrex	r3, [r3]
 800427c:	60bb      	str	r3, [r7, #8]
   return(result);
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	f023 0310 	bic.w	r3, r3, #16
 8004284:	647b      	str	r3, [r7, #68]	; 0x44
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	461a      	mov	r2, r3
 800428c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800428e:	61bb      	str	r3, [r7, #24]
 8004290:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004292:	6979      	ldr	r1, [r7, #20]
 8004294:	69ba      	ldr	r2, [r7, #24]
 8004296:	e841 2300 	strex	r3, r2, [r1]
 800429a:	613b      	str	r3, [r7, #16]
   return(result);
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1e6      	bne.n	8004270 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2220      	movs	r2, #32
 80042a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	669a      	str	r2, [r3, #104]	; 0x68
}
 80042b6:	bf00      	nop
 80042b8:	3754      	adds	r7, #84	; 0x54
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
	...

080042c4 <siprintf>:
 80042c4:	b40e      	push	{r1, r2, r3}
 80042c6:	b500      	push	{lr}
 80042c8:	b09c      	sub	sp, #112	; 0x70
 80042ca:	ab1d      	add	r3, sp, #116	; 0x74
 80042cc:	9002      	str	r0, [sp, #8]
 80042ce:	9006      	str	r0, [sp, #24]
 80042d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80042d4:	4809      	ldr	r0, [pc, #36]	; (80042fc <siprintf+0x38>)
 80042d6:	9107      	str	r1, [sp, #28]
 80042d8:	9104      	str	r1, [sp, #16]
 80042da:	4909      	ldr	r1, [pc, #36]	; (8004300 <siprintf+0x3c>)
 80042dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80042e0:	9105      	str	r1, [sp, #20]
 80042e2:	6800      	ldr	r0, [r0, #0]
 80042e4:	9301      	str	r3, [sp, #4]
 80042e6:	a902      	add	r1, sp, #8
 80042e8:	f000 f992 	bl	8004610 <_svfiprintf_r>
 80042ec:	9b02      	ldr	r3, [sp, #8]
 80042ee:	2200      	movs	r2, #0
 80042f0:	701a      	strb	r2, [r3, #0]
 80042f2:	b01c      	add	sp, #112	; 0x70
 80042f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80042f8:	b003      	add	sp, #12
 80042fa:	4770      	bx	lr
 80042fc:	20000058 	.word	0x20000058
 8004300:	ffff0208 	.word	0xffff0208

08004304 <memset>:
 8004304:	4402      	add	r2, r0
 8004306:	4603      	mov	r3, r0
 8004308:	4293      	cmp	r3, r2
 800430a:	d100      	bne.n	800430e <memset+0xa>
 800430c:	4770      	bx	lr
 800430e:	f803 1b01 	strb.w	r1, [r3], #1
 8004312:	e7f9      	b.n	8004308 <memset+0x4>

08004314 <__errno>:
 8004314:	4b01      	ldr	r3, [pc, #4]	; (800431c <__errno+0x8>)
 8004316:	6818      	ldr	r0, [r3, #0]
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	20000058 	.word	0x20000058

08004320 <__libc_init_array>:
 8004320:	b570      	push	{r4, r5, r6, lr}
 8004322:	4d0d      	ldr	r5, [pc, #52]	; (8004358 <__libc_init_array+0x38>)
 8004324:	4c0d      	ldr	r4, [pc, #52]	; (800435c <__libc_init_array+0x3c>)
 8004326:	1b64      	subs	r4, r4, r5
 8004328:	10a4      	asrs	r4, r4, #2
 800432a:	2600      	movs	r6, #0
 800432c:	42a6      	cmp	r6, r4
 800432e:	d109      	bne.n	8004344 <__libc_init_array+0x24>
 8004330:	4d0b      	ldr	r5, [pc, #44]	; (8004360 <__libc_init_array+0x40>)
 8004332:	4c0c      	ldr	r4, [pc, #48]	; (8004364 <__libc_init_array+0x44>)
 8004334:	f000 fc6a 	bl	8004c0c <_init>
 8004338:	1b64      	subs	r4, r4, r5
 800433a:	10a4      	asrs	r4, r4, #2
 800433c:	2600      	movs	r6, #0
 800433e:	42a6      	cmp	r6, r4
 8004340:	d105      	bne.n	800434e <__libc_init_array+0x2e>
 8004342:	bd70      	pop	{r4, r5, r6, pc}
 8004344:	f855 3b04 	ldr.w	r3, [r5], #4
 8004348:	4798      	blx	r3
 800434a:	3601      	adds	r6, #1
 800434c:	e7ee      	b.n	800432c <__libc_init_array+0xc>
 800434e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004352:	4798      	blx	r3
 8004354:	3601      	adds	r6, #1
 8004356:	e7f2      	b.n	800433e <__libc_init_array+0x1e>
 8004358:	08004d24 	.word	0x08004d24
 800435c:	08004d24 	.word	0x08004d24
 8004360:	08004d24 	.word	0x08004d24
 8004364:	08004d28 	.word	0x08004d28

08004368 <__retarget_lock_acquire_recursive>:
 8004368:	4770      	bx	lr

0800436a <__retarget_lock_release_recursive>:
 800436a:	4770      	bx	lr

0800436c <_free_r>:
 800436c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800436e:	2900      	cmp	r1, #0
 8004370:	d044      	beq.n	80043fc <_free_r+0x90>
 8004372:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004376:	9001      	str	r0, [sp, #4]
 8004378:	2b00      	cmp	r3, #0
 800437a:	f1a1 0404 	sub.w	r4, r1, #4
 800437e:	bfb8      	it	lt
 8004380:	18e4      	addlt	r4, r4, r3
 8004382:	f000 f8df 	bl	8004544 <__malloc_lock>
 8004386:	4a1e      	ldr	r2, [pc, #120]	; (8004400 <_free_r+0x94>)
 8004388:	9801      	ldr	r0, [sp, #4]
 800438a:	6813      	ldr	r3, [r2, #0]
 800438c:	b933      	cbnz	r3, 800439c <_free_r+0x30>
 800438e:	6063      	str	r3, [r4, #4]
 8004390:	6014      	str	r4, [r2, #0]
 8004392:	b003      	add	sp, #12
 8004394:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004398:	f000 b8da 	b.w	8004550 <__malloc_unlock>
 800439c:	42a3      	cmp	r3, r4
 800439e:	d908      	bls.n	80043b2 <_free_r+0x46>
 80043a0:	6825      	ldr	r5, [r4, #0]
 80043a2:	1961      	adds	r1, r4, r5
 80043a4:	428b      	cmp	r3, r1
 80043a6:	bf01      	itttt	eq
 80043a8:	6819      	ldreq	r1, [r3, #0]
 80043aa:	685b      	ldreq	r3, [r3, #4]
 80043ac:	1949      	addeq	r1, r1, r5
 80043ae:	6021      	streq	r1, [r4, #0]
 80043b0:	e7ed      	b.n	800438e <_free_r+0x22>
 80043b2:	461a      	mov	r2, r3
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	b10b      	cbz	r3, 80043bc <_free_r+0x50>
 80043b8:	42a3      	cmp	r3, r4
 80043ba:	d9fa      	bls.n	80043b2 <_free_r+0x46>
 80043bc:	6811      	ldr	r1, [r2, #0]
 80043be:	1855      	adds	r5, r2, r1
 80043c0:	42a5      	cmp	r5, r4
 80043c2:	d10b      	bne.n	80043dc <_free_r+0x70>
 80043c4:	6824      	ldr	r4, [r4, #0]
 80043c6:	4421      	add	r1, r4
 80043c8:	1854      	adds	r4, r2, r1
 80043ca:	42a3      	cmp	r3, r4
 80043cc:	6011      	str	r1, [r2, #0]
 80043ce:	d1e0      	bne.n	8004392 <_free_r+0x26>
 80043d0:	681c      	ldr	r4, [r3, #0]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	6053      	str	r3, [r2, #4]
 80043d6:	440c      	add	r4, r1
 80043d8:	6014      	str	r4, [r2, #0]
 80043da:	e7da      	b.n	8004392 <_free_r+0x26>
 80043dc:	d902      	bls.n	80043e4 <_free_r+0x78>
 80043de:	230c      	movs	r3, #12
 80043e0:	6003      	str	r3, [r0, #0]
 80043e2:	e7d6      	b.n	8004392 <_free_r+0x26>
 80043e4:	6825      	ldr	r5, [r4, #0]
 80043e6:	1961      	adds	r1, r4, r5
 80043e8:	428b      	cmp	r3, r1
 80043ea:	bf04      	itt	eq
 80043ec:	6819      	ldreq	r1, [r3, #0]
 80043ee:	685b      	ldreq	r3, [r3, #4]
 80043f0:	6063      	str	r3, [r4, #4]
 80043f2:	bf04      	itt	eq
 80043f4:	1949      	addeq	r1, r1, r5
 80043f6:	6021      	streq	r1, [r4, #0]
 80043f8:	6054      	str	r4, [r2, #4]
 80043fa:	e7ca      	b.n	8004392 <_free_r+0x26>
 80043fc:	b003      	add	sp, #12
 80043fe:	bd30      	pop	{r4, r5, pc}
 8004400:	200002a4 	.word	0x200002a4

08004404 <sbrk_aligned>:
 8004404:	b570      	push	{r4, r5, r6, lr}
 8004406:	4e0e      	ldr	r6, [pc, #56]	; (8004440 <sbrk_aligned+0x3c>)
 8004408:	460c      	mov	r4, r1
 800440a:	6831      	ldr	r1, [r6, #0]
 800440c:	4605      	mov	r5, r0
 800440e:	b911      	cbnz	r1, 8004416 <sbrk_aligned+0x12>
 8004410:	f000 fba6 	bl	8004b60 <_sbrk_r>
 8004414:	6030      	str	r0, [r6, #0]
 8004416:	4621      	mov	r1, r4
 8004418:	4628      	mov	r0, r5
 800441a:	f000 fba1 	bl	8004b60 <_sbrk_r>
 800441e:	1c43      	adds	r3, r0, #1
 8004420:	d00a      	beq.n	8004438 <sbrk_aligned+0x34>
 8004422:	1cc4      	adds	r4, r0, #3
 8004424:	f024 0403 	bic.w	r4, r4, #3
 8004428:	42a0      	cmp	r0, r4
 800442a:	d007      	beq.n	800443c <sbrk_aligned+0x38>
 800442c:	1a21      	subs	r1, r4, r0
 800442e:	4628      	mov	r0, r5
 8004430:	f000 fb96 	bl	8004b60 <_sbrk_r>
 8004434:	3001      	adds	r0, #1
 8004436:	d101      	bne.n	800443c <sbrk_aligned+0x38>
 8004438:	f04f 34ff 	mov.w	r4, #4294967295
 800443c:	4620      	mov	r0, r4
 800443e:	bd70      	pop	{r4, r5, r6, pc}
 8004440:	200002a8 	.word	0x200002a8

08004444 <_malloc_r>:
 8004444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004448:	1ccd      	adds	r5, r1, #3
 800444a:	f025 0503 	bic.w	r5, r5, #3
 800444e:	3508      	adds	r5, #8
 8004450:	2d0c      	cmp	r5, #12
 8004452:	bf38      	it	cc
 8004454:	250c      	movcc	r5, #12
 8004456:	2d00      	cmp	r5, #0
 8004458:	4607      	mov	r7, r0
 800445a:	db01      	blt.n	8004460 <_malloc_r+0x1c>
 800445c:	42a9      	cmp	r1, r5
 800445e:	d905      	bls.n	800446c <_malloc_r+0x28>
 8004460:	230c      	movs	r3, #12
 8004462:	603b      	str	r3, [r7, #0]
 8004464:	2600      	movs	r6, #0
 8004466:	4630      	mov	r0, r6
 8004468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800446c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004540 <_malloc_r+0xfc>
 8004470:	f000 f868 	bl	8004544 <__malloc_lock>
 8004474:	f8d8 3000 	ldr.w	r3, [r8]
 8004478:	461c      	mov	r4, r3
 800447a:	bb5c      	cbnz	r4, 80044d4 <_malloc_r+0x90>
 800447c:	4629      	mov	r1, r5
 800447e:	4638      	mov	r0, r7
 8004480:	f7ff ffc0 	bl	8004404 <sbrk_aligned>
 8004484:	1c43      	adds	r3, r0, #1
 8004486:	4604      	mov	r4, r0
 8004488:	d155      	bne.n	8004536 <_malloc_r+0xf2>
 800448a:	f8d8 4000 	ldr.w	r4, [r8]
 800448e:	4626      	mov	r6, r4
 8004490:	2e00      	cmp	r6, #0
 8004492:	d145      	bne.n	8004520 <_malloc_r+0xdc>
 8004494:	2c00      	cmp	r4, #0
 8004496:	d048      	beq.n	800452a <_malloc_r+0xe6>
 8004498:	6823      	ldr	r3, [r4, #0]
 800449a:	4631      	mov	r1, r6
 800449c:	4638      	mov	r0, r7
 800449e:	eb04 0903 	add.w	r9, r4, r3
 80044a2:	f000 fb5d 	bl	8004b60 <_sbrk_r>
 80044a6:	4581      	cmp	r9, r0
 80044a8:	d13f      	bne.n	800452a <_malloc_r+0xe6>
 80044aa:	6821      	ldr	r1, [r4, #0]
 80044ac:	1a6d      	subs	r5, r5, r1
 80044ae:	4629      	mov	r1, r5
 80044b0:	4638      	mov	r0, r7
 80044b2:	f7ff ffa7 	bl	8004404 <sbrk_aligned>
 80044b6:	3001      	adds	r0, #1
 80044b8:	d037      	beq.n	800452a <_malloc_r+0xe6>
 80044ba:	6823      	ldr	r3, [r4, #0]
 80044bc:	442b      	add	r3, r5
 80044be:	6023      	str	r3, [r4, #0]
 80044c0:	f8d8 3000 	ldr.w	r3, [r8]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d038      	beq.n	800453a <_malloc_r+0xf6>
 80044c8:	685a      	ldr	r2, [r3, #4]
 80044ca:	42a2      	cmp	r2, r4
 80044cc:	d12b      	bne.n	8004526 <_malloc_r+0xe2>
 80044ce:	2200      	movs	r2, #0
 80044d0:	605a      	str	r2, [r3, #4]
 80044d2:	e00f      	b.n	80044f4 <_malloc_r+0xb0>
 80044d4:	6822      	ldr	r2, [r4, #0]
 80044d6:	1b52      	subs	r2, r2, r5
 80044d8:	d41f      	bmi.n	800451a <_malloc_r+0xd6>
 80044da:	2a0b      	cmp	r2, #11
 80044dc:	d917      	bls.n	800450e <_malloc_r+0xca>
 80044de:	1961      	adds	r1, r4, r5
 80044e0:	42a3      	cmp	r3, r4
 80044e2:	6025      	str	r5, [r4, #0]
 80044e4:	bf18      	it	ne
 80044e6:	6059      	strne	r1, [r3, #4]
 80044e8:	6863      	ldr	r3, [r4, #4]
 80044ea:	bf08      	it	eq
 80044ec:	f8c8 1000 	streq.w	r1, [r8]
 80044f0:	5162      	str	r2, [r4, r5]
 80044f2:	604b      	str	r3, [r1, #4]
 80044f4:	4638      	mov	r0, r7
 80044f6:	f104 060b 	add.w	r6, r4, #11
 80044fa:	f000 f829 	bl	8004550 <__malloc_unlock>
 80044fe:	f026 0607 	bic.w	r6, r6, #7
 8004502:	1d23      	adds	r3, r4, #4
 8004504:	1af2      	subs	r2, r6, r3
 8004506:	d0ae      	beq.n	8004466 <_malloc_r+0x22>
 8004508:	1b9b      	subs	r3, r3, r6
 800450a:	50a3      	str	r3, [r4, r2]
 800450c:	e7ab      	b.n	8004466 <_malloc_r+0x22>
 800450e:	42a3      	cmp	r3, r4
 8004510:	6862      	ldr	r2, [r4, #4]
 8004512:	d1dd      	bne.n	80044d0 <_malloc_r+0x8c>
 8004514:	f8c8 2000 	str.w	r2, [r8]
 8004518:	e7ec      	b.n	80044f4 <_malloc_r+0xb0>
 800451a:	4623      	mov	r3, r4
 800451c:	6864      	ldr	r4, [r4, #4]
 800451e:	e7ac      	b.n	800447a <_malloc_r+0x36>
 8004520:	4634      	mov	r4, r6
 8004522:	6876      	ldr	r6, [r6, #4]
 8004524:	e7b4      	b.n	8004490 <_malloc_r+0x4c>
 8004526:	4613      	mov	r3, r2
 8004528:	e7cc      	b.n	80044c4 <_malloc_r+0x80>
 800452a:	230c      	movs	r3, #12
 800452c:	603b      	str	r3, [r7, #0]
 800452e:	4638      	mov	r0, r7
 8004530:	f000 f80e 	bl	8004550 <__malloc_unlock>
 8004534:	e797      	b.n	8004466 <_malloc_r+0x22>
 8004536:	6025      	str	r5, [r4, #0]
 8004538:	e7dc      	b.n	80044f4 <_malloc_r+0xb0>
 800453a:	605b      	str	r3, [r3, #4]
 800453c:	deff      	udf	#255	; 0xff
 800453e:	bf00      	nop
 8004540:	200002a4 	.word	0x200002a4

08004544 <__malloc_lock>:
 8004544:	4801      	ldr	r0, [pc, #4]	; (800454c <__malloc_lock+0x8>)
 8004546:	f7ff bf0f 	b.w	8004368 <__retarget_lock_acquire_recursive>
 800454a:	bf00      	nop
 800454c:	200002a0 	.word	0x200002a0

08004550 <__malloc_unlock>:
 8004550:	4801      	ldr	r0, [pc, #4]	; (8004558 <__malloc_unlock+0x8>)
 8004552:	f7ff bf0a 	b.w	800436a <__retarget_lock_release_recursive>
 8004556:	bf00      	nop
 8004558:	200002a0 	.word	0x200002a0

0800455c <__ssputs_r>:
 800455c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004560:	688e      	ldr	r6, [r1, #8]
 8004562:	461f      	mov	r7, r3
 8004564:	42be      	cmp	r6, r7
 8004566:	680b      	ldr	r3, [r1, #0]
 8004568:	4682      	mov	sl, r0
 800456a:	460c      	mov	r4, r1
 800456c:	4690      	mov	r8, r2
 800456e:	d82c      	bhi.n	80045ca <__ssputs_r+0x6e>
 8004570:	898a      	ldrh	r2, [r1, #12]
 8004572:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004576:	d026      	beq.n	80045c6 <__ssputs_r+0x6a>
 8004578:	6965      	ldr	r5, [r4, #20]
 800457a:	6909      	ldr	r1, [r1, #16]
 800457c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004580:	eba3 0901 	sub.w	r9, r3, r1
 8004584:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004588:	1c7b      	adds	r3, r7, #1
 800458a:	444b      	add	r3, r9
 800458c:	106d      	asrs	r5, r5, #1
 800458e:	429d      	cmp	r5, r3
 8004590:	bf38      	it	cc
 8004592:	461d      	movcc	r5, r3
 8004594:	0553      	lsls	r3, r2, #21
 8004596:	d527      	bpl.n	80045e8 <__ssputs_r+0x8c>
 8004598:	4629      	mov	r1, r5
 800459a:	f7ff ff53 	bl	8004444 <_malloc_r>
 800459e:	4606      	mov	r6, r0
 80045a0:	b360      	cbz	r0, 80045fc <__ssputs_r+0xa0>
 80045a2:	6921      	ldr	r1, [r4, #16]
 80045a4:	464a      	mov	r2, r9
 80045a6:	f000 faeb 	bl	8004b80 <memcpy>
 80045aa:	89a3      	ldrh	r3, [r4, #12]
 80045ac:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80045b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045b4:	81a3      	strh	r3, [r4, #12]
 80045b6:	6126      	str	r6, [r4, #16]
 80045b8:	6165      	str	r5, [r4, #20]
 80045ba:	444e      	add	r6, r9
 80045bc:	eba5 0509 	sub.w	r5, r5, r9
 80045c0:	6026      	str	r6, [r4, #0]
 80045c2:	60a5      	str	r5, [r4, #8]
 80045c4:	463e      	mov	r6, r7
 80045c6:	42be      	cmp	r6, r7
 80045c8:	d900      	bls.n	80045cc <__ssputs_r+0x70>
 80045ca:	463e      	mov	r6, r7
 80045cc:	6820      	ldr	r0, [r4, #0]
 80045ce:	4632      	mov	r2, r6
 80045d0:	4641      	mov	r1, r8
 80045d2:	f000 faab 	bl	8004b2c <memmove>
 80045d6:	68a3      	ldr	r3, [r4, #8]
 80045d8:	1b9b      	subs	r3, r3, r6
 80045da:	60a3      	str	r3, [r4, #8]
 80045dc:	6823      	ldr	r3, [r4, #0]
 80045de:	4433      	add	r3, r6
 80045e0:	6023      	str	r3, [r4, #0]
 80045e2:	2000      	movs	r0, #0
 80045e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045e8:	462a      	mov	r2, r5
 80045ea:	f000 fad7 	bl	8004b9c <_realloc_r>
 80045ee:	4606      	mov	r6, r0
 80045f0:	2800      	cmp	r0, #0
 80045f2:	d1e0      	bne.n	80045b6 <__ssputs_r+0x5a>
 80045f4:	6921      	ldr	r1, [r4, #16]
 80045f6:	4650      	mov	r0, sl
 80045f8:	f7ff feb8 	bl	800436c <_free_r>
 80045fc:	230c      	movs	r3, #12
 80045fe:	f8ca 3000 	str.w	r3, [sl]
 8004602:	89a3      	ldrh	r3, [r4, #12]
 8004604:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004608:	81a3      	strh	r3, [r4, #12]
 800460a:	f04f 30ff 	mov.w	r0, #4294967295
 800460e:	e7e9      	b.n	80045e4 <__ssputs_r+0x88>

08004610 <_svfiprintf_r>:
 8004610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004614:	4698      	mov	r8, r3
 8004616:	898b      	ldrh	r3, [r1, #12]
 8004618:	061b      	lsls	r3, r3, #24
 800461a:	b09d      	sub	sp, #116	; 0x74
 800461c:	4607      	mov	r7, r0
 800461e:	460d      	mov	r5, r1
 8004620:	4614      	mov	r4, r2
 8004622:	d50e      	bpl.n	8004642 <_svfiprintf_r+0x32>
 8004624:	690b      	ldr	r3, [r1, #16]
 8004626:	b963      	cbnz	r3, 8004642 <_svfiprintf_r+0x32>
 8004628:	2140      	movs	r1, #64	; 0x40
 800462a:	f7ff ff0b 	bl	8004444 <_malloc_r>
 800462e:	6028      	str	r0, [r5, #0]
 8004630:	6128      	str	r0, [r5, #16]
 8004632:	b920      	cbnz	r0, 800463e <_svfiprintf_r+0x2e>
 8004634:	230c      	movs	r3, #12
 8004636:	603b      	str	r3, [r7, #0]
 8004638:	f04f 30ff 	mov.w	r0, #4294967295
 800463c:	e0d0      	b.n	80047e0 <_svfiprintf_r+0x1d0>
 800463e:	2340      	movs	r3, #64	; 0x40
 8004640:	616b      	str	r3, [r5, #20]
 8004642:	2300      	movs	r3, #0
 8004644:	9309      	str	r3, [sp, #36]	; 0x24
 8004646:	2320      	movs	r3, #32
 8004648:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800464c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004650:	2330      	movs	r3, #48	; 0x30
 8004652:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80047f8 <_svfiprintf_r+0x1e8>
 8004656:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800465a:	f04f 0901 	mov.w	r9, #1
 800465e:	4623      	mov	r3, r4
 8004660:	469a      	mov	sl, r3
 8004662:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004666:	b10a      	cbz	r2, 800466c <_svfiprintf_r+0x5c>
 8004668:	2a25      	cmp	r2, #37	; 0x25
 800466a:	d1f9      	bne.n	8004660 <_svfiprintf_r+0x50>
 800466c:	ebba 0b04 	subs.w	fp, sl, r4
 8004670:	d00b      	beq.n	800468a <_svfiprintf_r+0x7a>
 8004672:	465b      	mov	r3, fp
 8004674:	4622      	mov	r2, r4
 8004676:	4629      	mov	r1, r5
 8004678:	4638      	mov	r0, r7
 800467a:	f7ff ff6f 	bl	800455c <__ssputs_r>
 800467e:	3001      	adds	r0, #1
 8004680:	f000 80a9 	beq.w	80047d6 <_svfiprintf_r+0x1c6>
 8004684:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004686:	445a      	add	r2, fp
 8004688:	9209      	str	r2, [sp, #36]	; 0x24
 800468a:	f89a 3000 	ldrb.w	r3, [sl]
 800468e:	2b00      	cmp	r3, #0
 8004690:	f000 80a1 	beq.w	80047d6 <_svfiprintf_r+0x1c6>
 8004694:	2300      	movs	r3, #0
 8004696:	f04f 32ff 	mov.w	r2, #4294967295
 800469a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800469e:	f10a 0a01 	add.w	sl, sl, #1
 80046a2:	9304      	str	r3, [sp, #16]
 80046a4:	9307      	str	r3, [sp, #28]
 80046a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80046aa:	931a      	str	r3, [sp, #104]	; 0x68
 80046ac:	4654      	mov	r4, sl
 80046ae:	2205      	movs	r2, #5
 80046b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046b4:	4850      	ldr	r0, [pc, #320]	; (80047f8 <_svfiprintf_r+0x1e8>)
 80046b6:	f7fb fd8b 	bl	80001d0 <memchr>
 80046ba:	9a04      	ldr	r2, [sp, #16]
 80046bc:	b9d8      	cbnz	r0, 80046f6 <_svfiprintf_r+0xe6>
 80046be:	06d0      	lsls	r0, r2, #27
 80046c0:	bf44      	itt	mi
 80046c2:	2320      	movmi	r3, #32
 80046c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80046c8:	0711      	lsls	r1, r2, #28
 80046ca:	bf44      	itt	mi
 80046cc:	232b      	movmi	r3, #43	; 0x2b
 80046ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80046d2:	f89a 3000 	ldrb.w	r3, [sl]
 80046d6:	2b2a      	cmp	r3, #42	; 0x2a
 80046d8:	d015      	beq.n	8004706 <_svfiprintf_r+0xf6>
 80046da:	9a07      	ldr	r2, [sp, #28]
 80046dc:	4654      	mov	r4, sl
 80046de:	2000      	movs	r0, #0
 80046e0:	f04f 0c0a 	mov.w	ip, #10
 80046e4:	4621      	mov	r1, r4
 80046e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80046ea:	3b30      	subs	r3, #48	; 0x30
 80046ec:	2b09      	cmp	r3, #9
 80046ee:	d94d      	bls.n	800478c <_svfiprintf_r+0x17c>
 80046f0:	b1b0      	cbz	r0, 8004720 <_svfiprintf_r+0x110>
 80046f2:	9207      	str	r2, [sp, #28]
 80046f4:	e014      	b.n	8004720 <_svfiprintf_r+0x110>
 80046f6:	eba0 0308 	sub.w	r3, r0, r8
 80046fa:	fa09 f303 	lsl.w	r3, r9, r3
 80046fe:	4313      	orrs	r3, r2
 8004700:	9304      	str	r3, [sp, #16]
 8004702:	46a2      	mov	sl, r4
 8004704:	e7d2      	b.n	80046ac <_svfiprintf_r+0x9c>
 8004706:	9b03      	ldr	r3, [sp, #12]
 8004708:	1d19      	adds	r1, r3, #4
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	9103      	str	r1, [sp, #12]
 800470e:	2b00      	cmp	r3, #0
 8004710:	bfbb      	ittet	lt
 8004712:	425b      	neglt	r3, r3
 8004714:	f042 0202 	orrlt.w	r2, r2, #2
 8004718:	9307      	strge	r3, [sp, #28]
 800471a:	9307      	strlt	r3, [sp, #28]
 800471c:	bfb8      	it	lt
 800471e:	9204      	strlt	r2, [sp, #16]
 8004720:	7823      	ldrb	r3, [r4, #0]
 8004722:	2b2e      	cmp	r3, #46	; 0x2e
 8004724:	d10c      	bne.n	8004740 <_svfiprintf_r+0x130>
 8004726:	7863      	ldrb	r3, [r4, #1]
 8004728:	2b2a      	cmp	r3, #42	; 0x2a
 800472a:	d134      	bne.n	8004796 <_svfiprintf_r+0x186>
 800472c:	9b03      	ldr	r3, [sp, #12]
 800472e:	1d1a      	adds	r2, r3, #4
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	9203      	str	r2, [sp, #12]
 8004734:	2b00      	cmp	r3, #0
 8004736:	bfb8      	it	lt
 8004738:	f04f 33ff 	movlt.w	r3, #4294967295
 800473c:	3402      	adds	r4, #2
 800473e:	9305      	str	r3, [sp, #20]
 8004740:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004808 <_svfiprintf_r+0x1f8>
 8004744:	7821      	ldrb	r1, [r4, #0]
 8004746:	2203      	movs	r2, #3
 8004748:	4650      	mov	r0, sl
 800474a:	f7fb fd41 	bl	80001d0 <memchr>
 800474e:	b138      	cbz	r0, 8004760 <_svfiprintf_r+0x150>
 8004750:	9b04      	ldr	r3, [sp, #16]
 8004752:	eba0 000a 	sub.w	r0, r0, sl
 8004756:	2240      	movs	r2, #64	; 0x40
 8004758:	4082      	lsls	r2, r0
 800475a:	4313      	orrs	r3, r2
 800475c:	3401      	adds	r4, #1
 800475e:	9304      	str	r3, [sp, #16]
 8004760:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004764:	4825      	ldr	r0, [pc, #148]	; (80047fc <_svfiprintf_r+0x1ec>)
 8004766:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800476a:	2206      	movs	r2, #6
 800476c:	f7fb fd30 	bl	80001d0 <memchr>
 8004770:	2800      	cmp	r0, #0
 8004772:	d038      	beq.n	80047e6 <_svfiprintf_r+0x1d6>
 8004774:	4b22      	ldr	r3, [pc, #136]	; (8004800 <_svfiprintf_r+0x1f0>)
 8004776:	bb1b      	cbnz	r3, 80047c0 <_svfiprintf_r+0x1b0>
 8004778:	9b03      	ldr	r3, [sp, #12]
 800477a:	3307      	adds	r3, #7
 800477c:	f023 0307 	bic.w	r3, r3, #7
 8004780:	3308      	adds	r3, #8
 8004782:	9303      	str	r3, [sp, #12]
 8004784:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004786:	4433      	add	r3, r6
 8004788:	9309      	str	r3, [sp, #36]	; 0x24
 800478a:	e768      	b.n	800465e <_svfiprintf_r+0x4e>
 800478c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004790:	460c      	mov	r4, r1
 8004792:	2001      	movs	r0, #1
 8004794:	e7a6      	b.n	80046e4 <_svfiprintf_r+0xd4>
 8004796:	2300      	movs	r3, #0
 8004798:	3401      	adds	r4, #1
 800479a:	9305      	str	r3, [sp, #20]
 800479c:	4619      	mov	r1, r3
 800479e:	f04f 0c0a 	mov.w	ip, #10
 80047a2:	4620      	mov	r0, r4
 80047a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80047a8:	3a30      	subs	r2, #48	; 0x30
 80047aa:	2a09      	cmp	r2, #9
 80047ac:	d903      	bls.n	80047b6 <_svfiprintf_r+0x1a6>
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d0c6      	beq.n	8004740 <_svfiprintf_r+0x130>
 80047b2:	9105      	str	r1, [sp, #20]
 80047b4:	e7c4      	b.n	8004740 <_svfiprintf_r+0x130>
 80047b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80047ba:	4604      	mov	r4, r0
 80047bc:	2301      	movs	r3, #1
 80047be:	e7f0      	b.n	80047a2 <_svfiprintf_r+0x192>
 80047c0:	ab03      	add	r3, sp, #12
 80047c2:	9300      	str	r3, [sp, #0]
 80047c4:	462a      	mov	r2, r5
 80047c6:	4b0f      	ldr	r3, [pc, #60]	; (8004804 <_svfiprintf_r+0x1f4>)
 80047c8:	a904      	add	r1, sp, #16
 80047ca:	4638      	mov	r0, r7
 80047cc:	f3af 8000 	nop.w
 80047d0:	1c42      	adds	r2, r0, #1
 80047d2:	4606      	mov	r6, r0
 80047d4:	d1d6      	bne.n	8004784 <_svfiprintf_r+0x174>
 80047d6:	89ab      	ldrh	r3, [r5, #12]
 80047d8:	065b      	lsls	r3, r3, #25
 80047da:	f53f af2d 	bmi.w	8004638 <_svfiprintf_r+0x28>
 80047de:	9809      	ldr	r0, [sp, #36]	; 0x24
 80047e0:	b01d      	add	sp, #116	; 0x74
 80047e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047e6:	ab03      	add	r3, sp, #12
 80047e8:	9300      	str	r3, [sp, #0]
 80047ea:	462a      	mov	r2, r5
 80047ec:	4b05      	ldr	r3, [pc, #20]	; (8004804 <_svfiprintf_r+0x1f4>)
 80047ee:	a904      	add	r1, sp, #16
 80047f0:	4638      	mov	r0, r7
 80047f2:	f000 f879 	bl	80048e8 <_printf_i>
 80047f6:	e7eb      	b.n	80047d0 <_svfiprintf_r+0x1c0>
 80047f8:	08004ce8 	.word	0x08004ce8
 80047fc:	08004cf2 	.word	0x08004cf2
 8004800:	00000000 	.word	0x00000000
 8004804:	0800455d 	.word	0x0800455d
 8004808:	08004cee 	.word	0x08004cee

0800480c <_printf_common>:
 800480c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004810:	4616      	mov	r6, r2
 8004812:	4699      	mov	r9, r3
 8004814:	688a      	ldr	r2, [r1, #8]
 8004816:	690b      	ldr	r3, [r1, #16]
 8004818:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800481c:	4293      	cmp	r3, r2
 800481e:	bfb8      	it	lt
 8004820:	4613      	movlt	r3, r2
 8004822:	6033      	str	r3, [r6, #0]
 8004824:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004828:	4607      	mov	r7, r0
 800482a:	460c      	mov	r4, r1
 800482c:	b10a      	cbz	r2, 8004832 <_printf_common+0x26>
 800482e:	3301      	adds	r3, #1
 8004830:	6033      	str	r3, [r6, #0]
 8004832:	6823      	ldr	r3, [r4, #0]
 8004834:	0699      	lsls	r1, r3, #26
 8004836:	bf42      	ittt	mi
 8004838:	6833      	ldrmi	r3, [r6, #0]
 800483a:	3302      	addmi	r3, #2
 800483c:	6033      	strmi	r3, [r6, #0]
 800483e:	6825      	ldr	r5, [r4, #0]
 8004840:	f015 0506 	ands.w	r5, r5, #6
 8004844:	d106      	bne.n	8004854 <_printf_common+0x48>
 8004846:	f104 0a19 	add.w	sl, r4, #25
 800484a:	68e3      	ldr	r3, [r4, #12]
 800484c:	6832      	ldr	r2, [r6, #0]
 800484e:	1a9b      	subs	r3, r3, r2
 8004850:	42ab      	cmp	r3, r5
 8004852:	dc26      	bgt.n	80048a2 <_printf_common+0x96>
 8004854:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004858:	1e13      	subs	r3, r2, #0
 800485a:	6822      	ldr	r2, [r4, #0]
 800485c:	bf18      	it	ne
 800485e:	2301      	movne	r3, #1
 8004860:	0692      	lsls	r2, r2, #26
 8004862:	d42b      	bmi.n	80048bc <_printf_common+0xb0>
 8004864:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004868:	4649      	mov	r1, r9
 800486a:	4638      	mov	r0, r7
 800486c:	47c0      	blx	r8
 800486e:	3001      	adds	r0, #1
 8004870:	d01e      	beq.n	80048b0 <_printf_common+0xa4>
 8004872:	6823      	ldr	r3, [r4, #0]
 8004874:	6922      	ldr	r2, [r4, #16]
 8004876:	f003 0306 	and.w	r3, r3, #6
 800487a:	2b04      	cmp	r3, #4
 800487c:	bf02      	ittt	eq
 800487e:	68e5      	ldreq	r5, [r4, #12]
 8004880:	6833      	ldreq	r3, [r6, #0]
 8004882:	1aed      	subeq	r5, r5, r3
 8004884:	68a3      	ldr	r3, [r4, #8]
 8004886:	bf0c      	ite	eq
 8004888:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800488c:	2500      	movne	r5, #0
 800488e:	4293      	cmp	r3, r2
 8004890:	bfc4      	itt	gt
 8004892:	1a9b      	subgt	r3, r3, r2
 8004894:	18ed      	addgt	r5, r5, r3
 8004896:	2600      	movs	r6, #0
 8004898:	341a      	adds	r4, #26
 800489a:	42b5      	cmp	r5, r6
 800489c:	d11a      	bne.n	80048d4 <_printf_common+0xc8>
 800489e:	2000      	movs	r0, #0
 80048a0:	e008      	b.n	80048b4 <_printf_common+0xa8>
 80048a2:	2301      	movs	r3, #1
 80048a4:	4652      	mov	r2, sl
 80048a6:	4649      	mov	r1, r9
 80048a8:	4638      	mov	r0, r7
 80048aa:	47c0      	blx	r8
 80048ac:	3001      	adds	r0, #1
 80048ae:	d103      	bne.n	80048b8 <_printf_common+0xac>
 80048b0:	f04f 30ff 	mov.w	r0, #4294967295
 80048b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048b8:	3501      	adds	r5, #1
 80048ba:	e7c6      	b.n	800484a <_printf_common+0x3e>
 80048bc:	18e1      	adds	r1, r4, r3
 80048be:	1c5a      	adds	r2, r3, #1
 80048c0:	2030      	movs	r0, #48	; 0x30
 80048c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80048c6:	4422      	add	r2, r4
 80048c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80048cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80048d0:	3302      	adds	r3, #2
 80048d2:	e7c7      	b.n	8004864 <_printf_common+0x58>
 80048d4:	2301      	movs	r3, #1
 80048d6:	4622      	mov	r2, r4
 80048d8:	4649      	mov	r1, r9
 80048da:	4638      	mov	r0, r7
 80048dc:	47c0      	blx	r8
 80048de:	3001      	adds	r0, #1
 80048e0:	d0e6      	beq.n	80048b0 <_printf_common+0xa4>
 80048e2:	3601      	adds	r6, #1
 80048e4:	e7d9      	b.n	800489a <_printf_common+0x8e>
	...

080048e8 <_printf_i>:
 80048e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048ec:	7e0f      	ldrb	r7, [r1, #24]
 80048ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80048f0:	2f78      	cmp	r7, #120	; 0x78
 80048f2:	4691      	mov	r9, r2
 80048f4:	4680      	mov	r8, r0
 80048f6:	460c      	mov	r4, r1
 80048f8:	469a      	mov	sl, r3
 80048fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80048fe:	d807      	bhi.n	8004910 <_printf_i+0x28>
 8004900:	2f62      	cmp	r7, #98	; 0x62
 8004902:	d80a      	bhi.n	800491a <_printf_i+0x32>
 8004904:	2f00      	cmp	r7, #0
 8004906:	f000 80d4 	beq.w	8004ab2 <_printf_i+0x1ca>
 800490a:	2f58      	cmp	r7, #88	; 0x58
 800490c:	f000 80c0 	beq.w	8004a90 <_printf_i+0x1a8>
 8004910:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004914:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004918:	e03a      	b.n	8004990 <_printf_i+0xa8>
 800491a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800491e:	2b15      	cmp	r3, #21
 8004920:	d8f6      	bhi.n	8004910 <_printf_i+0x28>
 8004922:	a101      	add	r1, pc, #4	; (adr r1, 8004928 <_printf_i+0x40>)
 8004924:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004928:	08004981 	.word	0x08004981
 800492c:	08004995 	.word	0x08004995
 8004930:	08004911 	.word	0x08004911
 8004934:	08004911 	.word	0x08004911
 8004938:	08004911 	.word	0x08004911
 800493c:	08004911 	.word	0x08004911
 8004940:	08004995 	.word	0x08004995
 8004944:	08004911 	.word	0x08004911
 8004948:	08004911 	.word	0x08004911
 800494c:	08004911 	.word	0x08004911
 8004950:	08004911 	.word	0x08004911
 8004954:	08004a99 	.word	0x08004a99
 8004958:	080049c1 	.word	0x080049c1
 800495c:	08004a53 	.word	0x08004a53
 8004960:	08004911 	.word	0x08004911
 8004964:	08004911 	.word	0x08004911
 8004968:	08004abb 	.word	0x08004abb
 800496c:	08004911 	.word	0x08004911
 8004970:	080049c1 	.word	0x080049c1
 8004974:	08004911 	.word	0x08004911
 8004978:	08004911 	.word	0x08004911
 800497c:	08004a5b 	.word	0x08004a5b
 8004980:	682b      	ldr	r3, [r5, #0]
 8004982:	1d1a      	adds	r2, r3, #4
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	602a      	str	r2, [r5, #0]
 8004988:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800498c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004990:	2301      	movs	r3, #1
 8004992:	e09f      	b.n	8004ad4 <_printf_i+0x1ec>
 8004994:	6820      	ldr	r0, [r4, #0]
 8004996:	682b      	ldr	r3, [r5, #0]
 8004998:	0607      	lsls	r7, r0, #24
 800499a:	f103 0104 	add.w	r1, r3, #4
 800499e:	6029      	str	r1, [r5, #0]
 80049a0:	d501      	bpl.n	80049a6 <_printf_i+0xbe>
 80049a2:	681e      	ldr	r6, [r3, #0]
 80049a4:	e003      	b.n	80049ae <_printf_i+0xc6>
 80049a6:	0646      	lsls	r6, r0, #25
 80049a8:	d5fb      	bpl.n	80049a2 <_printf_i+0xba>
 80049aa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80049ae:	2e00      	cmp	r6, #0
 80049b0:	da03      	bge.n	80049ba <_printf_i+0xd2>
 80049b2:	232d      	movs	r3, #45	; 0x2d
 80049b4:	4276      	negs	r6, r6
 80049b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049ba:	485a      	ldr	r0, [pc, #360]	; (8004b24 <_printf_i+0x23c>)
 80049bc:	230a      	movs	r3, #10
 80049be:	e012      	b.n	80049e6 <_printf_i+0xfe>
 80049c0:	682b      	ldr	r3, [r5, #0]
 80049c2:	6820      	ldr	r0, [r4, #0]
 80049c4:	1d19      	adds	r1, r3, #4
 80049c6:	6029      	str	r1, [r5, #0]
 80049c8:	0605      	lsls	r5, r0, #24
 80049ca:	d501      	bpl.n	80049d0 <_printf_i+0xe8>
 80049cc:	681e      	ldr	r6, [r3, #0]
 80049ce:	e002      	b.n	80049d6 <_printf_i+0xee>
 80049d0:	0641      	lsls	r1, r0, #25
 80049d2:	d5fb      	bpl.n	80049cc <_printf_i+0xe4>
 80049d4:	881e      	ldrh	r6, [r3, #0]
 80049d6:	4853      	ldr	r0, [pc, #332]	; (8004b24 <_printf_i+0x23c>)
 80049d8:	2f6f      	cmp	r7, #111	; 0x6f
 80049da:	bf0c      	ite	eq
 80049dc:	2308      	moveq	r3, #8
 80049de:	230a      	movne	r3, #10
 80049e0:	2100      	movs	r1, #0
 80049e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80049e6:	6865      	ldr	r5, [r4, #4]
 80049e8:	60a5      	str	r5, [r4, #8]
 80049ea:	2d00      	cmp	r5, #0
 80049ec:	bfa2      	ittt	ge
 80049ee:	6821      	ldrge	r1, [r4, #0]
 80049f0:	f021 0104 	bicge.w	r1, r1, #4
 80049f4:	6021      	strge	r1, [r4, #0]
 80049f6:	b90e      	cbnz	r6, 80049fc <_printf_i+0x114>
 80049f8:	2d00      	cmp	r5, #0
 80049fa:	d04b      	beq.n	8004a94 <_printf_i+0x1ac>
 80049fc:	4615      	mov	r5, r2
 80049fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8004a02:	fb03 6711 	mls	r7, r3, r1, r6
 8004a06:	5dc7      	ldrb	r7, [r0, r7]
 8004a08:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004a0c:	4637      	mov	r7, r6
 8004a0e:	42bb      	cmp	r3, r7
 8004a10:	460e      	mov	r6, r1
 8004a12:	d9f4      	bls.n	80049fe <_printf_i+0x116>
 8004a14:	2b08      	cmp	r3, #8
 8004a16:	d10b      	bne.n	8004a30 <_printf_i+0x148>
 8004a18:	6823      	ldr	r3, [r4, #0]
 8004a1a:	07de      	lsls	r6, r3, #31
 8004a1c:	d508      	bpl.n	8004a30 <_printf_i+0x148>
 8004a1e:	6923      	ldr	r3, [r4, #16]
 8004a20:	6861      	ldr	r1, [r4, #4]
 8004a22:	4299      	cmp	r1, r3
 8004a24:	bfde      	ittt	le
 8004a26:	2330      	movle	r3, #48	; 0x30
 8004a28:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a2c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004a30:	1b52      	subs	r2, r2, r5
 8004a32:	6122      	str	r2, [r4, #16]
 8004a34:	f8cd a000 	str.w	sl, [sp]
 8004a38:	464b      	mov	r3, r9
 8004a3a:	aa03      	add	r2, sp, #12
 8004a3c:	4621      	mov	r1, r4
 8004a3e:	4640      	mov	r0, r8
 8004a40:	f7ff fee4 	bl	800480c <_printf_common>
 8004a44:	3001      	adds	r0, #1
 8004a46:	d14a      	bne.n	8004ade <_printf_i+0x1f6>
 8004a48:	f04f 30ff 	mov.w	r0, #4294967295
 8004a4c:	b004      	add	sp, #16
 8004a4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a52:	6823      	ldr	r3, [r4, #0]
 8004a54:	f043 0320 	orr.w	r3, r3, #32
 8004a58:	6023      	str	r3, [r4, #0]
 8004a5a:	4833      	ldr	r0, [pc, #204]	; (8004b28 <_printf_i+0x240>)
 8004a5c:	2778      	movs	r7, #120	; 0x78
 8004a5e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004a62:	6823      	ldr	r3, [r4, #0]
 8004a64:	6829      	ldr	r1, [r5, #0]
 8004a66:	061f      	lsls	r7, r3, #24
 8004a68:	f851 6b04 	ldr.w	r6, [r1], #4
 8004a6c:	d402      	bmi.n	8004a74 <_printf_i+0x18c>
 8004a6e:	065f      	lsls	r7, r3, #25
 8004a70:	bf48      	it	mi
 8004a72:	b2b6      	uxthmi	r6, r6
 8004a74:	07df      	lsls	r7, r3, #31
 8004a76:	bf48      	it	mi
 8004a78:	f043 0320 	orrmi.w	r3, r3, #32
 8004a7c:	6029      	str	r1, [r5, #0]
 8004a7e:	bf48      	it	mi
 8004a80:	6023      	strmi	r3, [r4, #0]
 8004a82:	b91e      	cbnz	r6, 8004a8c <_printf_i+0x1a4>
 8004a84:	6823      	ldr	r3, [r4, #0]
 8004a86:	f023 0320 	bic.w	r3, r3, #32
 8004a8a:	6023      	str	r3, [r4, #0]
 8004a8c:	2310      	movs	r3, #16
 8004a8e:	e7a7      	b.n	80049e0 <_printf_i+0xf8>
 8004a90:	4824      	ldr	r0, [pc, #144]	; (8004b24 <_printf_i+0x23c>)
 8004a92:	e7e4      	b.n	8004a5e <_printf_i+0x176>
 8004a94:	4615      	mov	r5, r2
 8004a96:	e7bd      	b.n	8004a14 <_printf_i+0x12c>
 8004a98:	682b      	ldr	r3, [r5, #0]
 8004a9a:	6826      	ldr	r6, [r4, #0]
 8004a9c:	6961      	ldr	r1, [r4, #20]
 8004a9e:	1d18      	adds	r0, r3, #4
 8004aa0:	6028      	str	r0, [r5, #0]
 8004aa2:	0635      	lsls	r5, r6, #24
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	d501      	bpl.n	8004aac <_printf_i+0x1c4>
 8004aa8:	6019      	str	r1, [r3, #0]
 8004aaa:	e002      	b.n	8004ab2 <_printf_i+0x1ca>
 8004aac:	0670      	lsls	r0, r6, #25
 8004aae:	d5fb      	bpl.n	8004aa8 <_printf_i+0x1c0>
 8004ab0:	8019      	strh	r1, [r3, #0]
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	6123      	str	r3, [r4, #16]
 8004ab6:	4615      	mov	r5, r2
 8004ab8:	e7bc      	b.n	8004a34 <_printf_i+0x14c>
 8004aba:	682b      	ldr	r3, [r5, #0]
 8004abc:	1d1a      	adds	r2, r3, #4
 8004abe:	602a      	str	r2, [r5, #0]
 8004ac0:	681d      	ldr	r5, [r3, #0]
 8004ac2:	6862      	ldr	r2, [r4, #4]
 8004ac4:	2100      	movs	r1, #0
 8004ac6:	4628      	mov	r0, r5
 8004ac8:	f7fb fb82 	bl	80001d0 <memchr>
 8004acc:	b108      	cbz	r0, 8004ad2 <_printf_i+0x1ea>
 8004ace:	1b40      	subs	r0, r0, r5
 8004ad0:	6060      	str	r0, [r4, #4]
 8004ad2:	6863      	ldr	r3, [r4, #4]
 8004ad4:	6123      	str	r3, [r4, #16]
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004adc:	e7aa      	b.n	8004a34 <_printf_i+0x14c>
 8004ade:	6923      	ldr	r3, [r4, #16]
 8004ae0:	462a      	mov	r2, r5
 8004ae2:	4649      	mov	r1, r9
 8004ae4:	4640      	mov	r0, r8
 8004ae6:	47d0      	blx	sl
 8004ae8:	3001      	adds	r0, #1
 8004aea:	d0ad      	beq.n	8004a48 <_printf_i+0x160>
 8004aec:	6823      	ldr	r3, [r4, #0]
 8004aee:	079b      	lsls	r3, r3, #30
 8004af0:	d413      	bmi.n	8004b1a <_printf_i+0x232>
 8004af2:	68e0      	ldr	r0, [r4, #12]
 8004af4:	9b03      	ldr	r3, [sp, #12]
 8004af6:	4298      	cmp	r0, r3
 8004af8:	bfb8      	it	lt
 8004afa:	4618      	movlt	r0, r3
 8004afc:	e7a6      	b.n	8004a4c <_printf_i+0x164>
 8004afe:	2301      	movs	r3, #1
 8004b00:	4632      	mov	r2, r6
 8004b02:	4649      	mov	r1, r9
 8004b04:	4640      	mov	r0, r8
 8004b06:	47d0      	blx	sl
 8004b08:	3001      	adds	r0, #1
 8004b0a:	d09d      	beq.n	8004a48 <_printf_i+0x160>
 8004b0c:	3501      	adds	r5, #1
 8004b0e:	68e3      	ldr	r3, [r4, #12]
 8004b10:	9903      	ldr	r1, [sp, #12]
 8004b12:	1a5b      	subs	r3, r3, r1
 8004b14:	42ab      	cmp	r3, r5
 8004b16:	dcf2      	bgt.n	8004afe <_printf_i+0x216>
 8004b18:	e7eb      	b.n	8004af2 <_printf_i+0x20a>
 8004b1a:	2500      	movs	r5, #0
 8004b1c:	f104 0619 	add.w	r6, r4, #25
 8004b20:	e7f5      	b.n	8004b0e <_printf_i+0x226>
 8004b22:	bf00      	nop
 8004b24:	08004cf9 	.word	0x08004cf9
 8004b28:	08004d0a 	.word	0x08004d0a

08004b2c <memmove>:
 8004b2c:	4288      	cmp	r0, r1
 8004b2e:	b510      	push	{r4, lr}
 8004b30:	eb01 0402 	add.w	r4, r1, r2
 8004b34:	d902      	bls.n	8004b3c <memmove+0x10>
 8004b36:	4284      	cmp	r4, r0
 8004b38:	4623      	mov	r3, r4
 8004b3a:	d807      	bhi.n	8004b4c <memmove+0x20>
 8004b3c:	1e43      	subs	r3, r0, #1
 8004b3e:	42a1      	cmp	r1, r4
 8004b40:	d008      	beq.n	8004b54 <memmove+0x28>
 8004b42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b4a:	e7f8      	b.n	8004b3e <memmove+0x12>
 8004b4c:	4402      	add	r2, r0
 8004b4e:	4601      	mov	r1, r0
 8004b50:	428a      	cmp	r2, r1
 8004b52:	d100      	bne.n	8004b56 <memmove+0x2a>
 8004b54:	bd10      	pop	{r4, pc}
 8004b56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004b5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004b5e:	e7f7      	b.n	8004b50 <memmove+0x24>

08004b60 <_sbrk_r>:
 8004b60:	b538      	push	{r3, r4, r5, lr}
 8004b62:	4d06      	ldr	r5, [pc, #24]	; (8004b7c <_sbrk_r+0x1c>)
 8004b64:	2300      	movs	r3, #0
 8004b66:	4604      	mov	r4, r0
 8004b68:	4608      	mov	r0, r1
 8004b6a:	602b      	str	r3, [r5, #0]
 8004b6c:	f7fc fb40 	bl	80011f0 <_sbrk>
 8004b70:	1c43      	adds	r3, r0, #1
 8004b72:	d102      	bne.n	8004b7a <_sbrk_r+0x1a>
 8004b74:	682b      	ldr	r3, [r5, #0]
 8004b76:	b103      	cbz	r3, 8004b7a <_sbrk_r+0x1a>
 8004b78:	6023      	str	r3, [r4, #0]
 8004b7a:	bd38      	pop	{r3, r4, r5, pc}
 8004b7c:	2000029c 	.word	0x2000029c

08004b80 <memcpy>:
 8004b80:	440a      	add	r2, r1
 8004b82:	4291      	cmp	r1, r2
 8004b84:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b88:	d100      	bne.n	8004b8c <memcpy+0xc>
 8004b8a:	4770      	bx	lr
 8004b8c:	b510      	push	{r4, lr}
 8004b8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b96:	4291      	cmp	r1, r2
 8004b98:	d1f9      	bne.n	8004b8e <memcpy+0xe>
 8004b9a:	bd10      	pop	{r4, pc}

08004b9c <_realloc_r>:
 8004b9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ba0:	4680      	mov	r8, r0
 8004ba2:	4614      	mov	r4, r2
 8004ba4:	460e      	mov	r6, r1
 8004ba6:	b921      	cbnz	r1, 8004bb2 <_realloc_r+0x16>
 8004ba8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004bac:	4611      	mov	r1, r2
 8004bae:	f7ff bc49 	b.w	8004444 <_malloc_r>
 8004bb2:	b92a      	cbnz	r2, 8004bc0 <_realloc_r+0x24>
 8004bb4:	f7ff fbda 	bl	800436c <_free_r>
 8004bb8:	4625      	mov	r5, r4
 8004bba:	4628      	mov	r0, r5
 8004bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bc0:	f000 f81b 	bl	8004bfa <_malloc_usable_size_r>
 8004bc4:	4284      	cmp	r4, r0
 8004bc6:	4607      	mov	r7, r0
 8004bc8:	d802      	bhi.n	8004bd0 <_realloc_r+0x34>
 8004bca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004bce:	d812      	bhi.n	8004bf6 <_realloc_r+0x5a>
 8004bd0:	4621      	mov	r1, r4
 8004bd2:	4640      	mov	r0, r8
 8004bd4:	f7ff fc36 	bl	8004444 <_malloc_r>
 8004bd8:	4605      	mov	r5, r0
 8004bda:	2800      	cmp	r0, #0
 8004bdc:	d0ed      	beq.n	8004bba <_realloc_r+0x1e>
 8004bde:	42bc      	cmp	r4, r7
 8004be0:	4622      	mov	r2, r4
 8004be2:	4631      	mov	r1, r6
 8004be4:	bf28      	it	cs
 8004be6:	463a      	movcs	r2, r7
 8004be8:	f7ff ffca 	bl	8004b80 <memcpy>
 8004bec:	4631      	mov	r1, r6
 8004bee:	4640      	mov	r0, r8
 8004bf0:	f7ff fbbc 	bl	800436c <_free_r>
 8004bf4:	e7e1      	b.n	8004bba <_realloc_r+0x1e>
 8004bf6:	4635      	mov	r5, r6
 8004bf8:	e7df      	b.n	8004bba <_realloc_r+0x1e>

08004bfa <_malloc_usable_size_r>:
 8004bfa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bfe:	1f18      	subs	r0, r3, #4
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	bfbc      	itt	lt
 8004c04:	580b      	ldrlt	r3, [r1, r0]
 8004c06:	18c0      	addlt	r0, r0, r3
 8004c08:	4770      	bx	lr
	...

08004c0c <_init>:
 8004c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c0e:	bf00      	nop
 8004c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c12:	bc08      	pop	{r3}
 8004c14:	469e      	mov	lr, r3
 8004c16:	4770      	bx	lr

08004c18 <_fini>:
 8004c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c1a:	bf00      	nop
 8004c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c1e:	bc08      	pop	{r3}
 8004c20:	469e      	mov	lr, r3
 8004c22:	4770      	bx	lr
