head	1.1;
access;
symbols
	sid-snapshot-20180601:1.1
	sid-snapshot-20180501:1.1
	sid-snapshot-20180401:1.1
	sid-snapshot-20180301:1.1
	sid-snapshot-20180201:1.1
	sid-snapshot-20180101:1.1
	sid-snapshot-20171201:1.1
	sid-snapshot-20171101:1.1
	sid-snapshot-20171001:1.1
	sid-snapshot-20170901:1.1
	sid-snapshot-20170801:1.1
	sid-snapshot-20170701:1.1
	sid-snapshot-20170601:1.1
	sid-snapshot-20170501:1.1
	sid-snapshot-20170401:1.1
	sid-snapshot-20170301:1.1
	sid-snapshot-20170201:1.1
	sid-snapshot-20170101:1.1
	sid-snapshot-20161201:1.1
	sid-snapshot-20161101:1.1
	sid-snapshot-20160901:1.1
	sid-snapshot-20160801:1.1
	sid-snapshot-20160701:1.1
	sid-snapshot-20160601:1.1
	sid-snapshot-20160501:1.1
	sid-snapshot-20160401:1.1
	sid-snapshot-20160301:1.1
	sid-snapshot-20160201:1.1
	sid-snapshot-20160101:1.1
	sid-snapshot-20151201:1.1
	sid-snapshot-20151101:1.1
	sid-snapshot-20151001:1.1
	sid-snapshot-20150901:1.1
	sid-snapshot-20150801:1.1
	sid-snapshot-20150701:1.1
	sid-snapshot-20150601:1.1
	sid-snapshot-20150501:1.1
	sid-snapshot-20150401:1.1
	sid-snapshot-20150301:1.1
	sid-snapshot-20150201:1.1
	sid-snapshot-20150101:1.1
	sid-snapshot-20141201:1.1
	sid-snapshot-20141101:1.1
	sid-snapshot-20141001:1.1
	sid-snapshot-20140901:1.1
	sid-snapshot-20140801:1.1
	sid-snapshot-20140701:1.1
	sid-snapshot-20140601:1.1
	sid-snapshot-20140501:1.1
	sid-snapshot-20140401:1.1
	sid-snapshot-20140301:1.1
	sid-snapshot-20140201:1.1
	sid-snapshot-20140101:1.1
	sid-snapshot-20131201:1.1
	sid-snapshot-20131101:1.1
	sid-snapshot-20131001:1.1
	sid-snapshot-20130901:1.1
	sid-snapshot-20130801:1.1
	sid-snapshot-20130701:1.1
	sid-snapshot-20130601:1.1
	sid-snapshot-20130501:1.1
	sid-snapshot-20130401:1.1
	sid-snapshot-20130301:1.1
	sid-snapshot-20130201:1.1
	sid-snapshot-20130101:1.1
	sid-snapshot-20121201:1.1
	sid-snapshot-20121101:1.1
	sid-snapshot-20121001:1.1
	sid-snapshot-20120901:1.1
	sid-snapshot-20120801:1.1
	sid-snapshot-20120701:1.1
	sid-snapshot-20120601:1.1
	sid-snapshot-20120501:1.1
	sid-snapshot-20120401:1.1
	sid-snapshot-20120301:1.1
	sid-snapshot-20120201:1.1
	sid-snapshot-20120101:1.1
	sid-snapshot-20111201:1.1
	sid-snapshot-20111101:1.1
	sid-snapshot-20111001:1.1
	sid-snapshot-20110901:1.1
	sid-snapshot-20110801:1.1
	sid-snapshot-20110701:1.1
	sid-snapshot-20110601:1.1
	sid-snapshot-20110501:1.1
	sid-snapshot-20110401:1.1
	sid-snapshot-20110301:1.1
	sid-snapshot-20110201:1.1
	sid-snapshot-20110101:1.1
	sid-snapshot-20101201:1.1
	sid-snapshot-20101101:1.1
	sid-snapshot-20101001:1.1
	sid-snapshot-20100901:1.1
	sid-snapshot-20100801:1.1
	sid-snapshot-20100701:1.1
	sid-snapshot-20100601:1.1
	sid-snapshot-20100501:1.1
	sid-snapshot-20100401:1.1
	sid-snapshot-20100301:1.1
	sid-snapshot-20100201:1.1
	sid-snapshot-20100101:1.1
	sid-snapshot-20091201:1.1
	sid-snapshot-20091101:1.1
	sid-snapshot-20091001:1.1
	sid-snapshot-20090901:1.1
	sid-snapshot-20090801:1.1
	sid-snapshot-20090701:1.1
	sid-snapshot-20090601:1.1
	sid-snapshot-20090501:1.1
	sid-snapshot-20090401:1.1
	sid-snapshot-20090301:1.1
	sid-snapshot-20090201:1.1
	sid-snapshot-20090101:1.1
	sid-snapshot-20081201:1.1
	sid-snapshot-20081101:1.1
	sid-snapshot-20081001:1.1
	sid-snapshot-20080901:1.1
	sid-snapshot-20080801:1.1
	sid-snapshot-20080701:1.1
	sid-snapshot-20080601:1.1
	sid-snapshot-20080501:1.1
	sid-snapshot-20080403:1.1
	sid-snapshot-20080401:1.1
	sid-snapshot-20080301:1.1
	sid-snapshot-20080201:1.1
	sid-snapshot-20080101:1.1
	sid-snapshot-20071201:1.1
	sid-snapshot-20071101:1.1
	sid-snapshot-20071001:1.1
	sid-20020905-branchpoint:1.1
	sid-20020905-branch:1.1.0.2
	cygnus_cvs_20020108_pre:1.1;
locks; strict;
comment	@# @;


1.1
date	2001.08.03.01.47.54;	author bje;	state Exp;
branches;
next	;


desc
@@


1.1
log
@* new XML documentation.
* ChangeLog entries to follow later.
@
text
@<?xml version="1.0" ?>
<!DOCTYPE defcomplib SYSTEM "http://sources.redhat.com/sid/component.dtd">

<defcomplib lib="libtimers.la" dlsym="timer_component_library">
  <defcomponent name="hw-timer-arm/ref" type="abstract">


    <!-- pins -->
    <defpin name="interrupt" direction="out" legalvalues="0 or non-zero" behaviors="interrupting" />
    <defpin name="reset" direction="in" legalvalues="any" behaviors="resetting" />
    <defpin name="clock" direction="in" legalvalues="any" behaviors="clocking" />
    <defpin name="divided-clock-control" direction="out" legalvalues="positive value" behaviors="clocking" />
    <defpin name="divided-clock-event" direction="in" legalvalues="any" behaviors="clocking" />


    <!-- buses -->
    <defbus name="registers" addresses="0x0 to 0x13" accesses="read/write" behaviors="register access" />


    <!-- attributes -->
    <defattribute name="counter" category="watchable register" legalvalues="number" defaultvalue="register access" />
    <defattribute name="load-value" category="watchable register" legalvalues="number" defaultvalue="register access" />
    <defattribute name="enabled" category="watchable register" legalvalues="true or false" defaultvalue="register access" />
    <defattribute name="mode" category="watchable register" legalvalues="`periodic' or `free-running'" defaultvalue="register access" />
    <defattribute name="prescale" category="watchable register" legalvalues="0..3" defaultvalue="register access" />
    <defattribute name="ticks" category="watchable register" legalvalues="0..prescale-1" defaultvalue="clocking" />
    
    <variants>
      <defcomponent name="hw-timer-arm/ref-sched" type="concrete" />
      <defcomponent name="hw-timer-arm/ref-nosched" type="concrete" />
    </variants>

  </defcomponent>
  <synop>
  The timer peripheral on the ARM PID7T is a simple 16-bit down
  counter.  It can be programmed with a number of modes and pre-scale
  values.  For example, you can program the timer to raise an interrupt
  when a specified interval has elapsed.  More details on the timer
  can be found in the ARM documentation (see ``References'').
  </synop>
  <func>
    <modelling>
      <p>This component models the ARM reference timer found on the
      ARM PID7T development board.  The ARM PID7T comes with two such
      timers, which may or may not be implemented on the same piece of
      silicon.  Instead of implementing a dual timer, you can
      configure a functionally equivalent system by using two
      instances of a single timer. This simplifies the implementation
      and provides more design flexibility to system builders.</p>
    </modelling>

    <behavior name="resetting">
      <p>Upon construction, or when the <pin>reset</pin> input pin is driven, the
	timer is reset to a powerup state.  This includes deasserting the
	interrupt line and disabling counting.</p>
    </behavior>

    <behavior name="clocking">
      <p>The two variants of the ARM reference timer,
      <component>hw-timer-arm/ref-sched</component> and
      <component>hw-timer-arm/ref-nosched</component>, differ in the
      way that they receive clocking signals.  The 'nosched' variant
      relies on a <pin>clock</pin> pin, which is interpreted as the
      regular "system clock".  The `sched' variant relies on an
      external scheduler component to provide a pre-divided clock.
      Its <pin>divided-clock-control</pin> and
      <pin>divided-clock-event</pin> pins are used to signal to and
      from the scheduler.
      </p>
    </behavior>

    <behavior name="interrupting">    
      <p>Whenever the counter underflows, an interrupt signal is
	transmitted by driving the <pin>interrupt</pin> output pin to a nonzero
	value.  When the interrupt is cleared, the pin is driven with a
	zero value.</p>
    </behavior>

    <behavior name="register access">      
      <p>The <bus>registers</bus> bus provides access to a bank of control
	registers.  The memory map, described in detail in the reference
	documentation, is as follows:</p>
      
      <table>
	<tr>		<th>address</th>	<th>read</th>		<th>write</th></tr>
	<tr>		<td>0</td>	<td>TimerLoad</td>	<td>TimerLoad</td></tr>
	<tr>		<td>4</td>	<td>TimerValue</td>	<td>Reserved</td></tr>
	<tr>		<td>8</td>	<td>TimerControl</td>	<td>TimerControl</td></tr>
	<tr>		<td>12</td>	<td>Reserved</td>	<td>TimerClear</td></tr>
	<tr>		<td>16</td>	<td>Reserved</td>	<td>Reserved</td></tr>
      </table>
    </behavior>

    <convention name="functional" supported="true" />
    <convention name="save/restore" supported="true" />
    <convention name="triggerpoints" supported="true">
      <p>The component supports triggerpoints set on any of the available
      attributes.</p>
    </convention>

  </func>
  
  <env>
    <title>Related components</title>
    <ul>
      <li><p>The timer's <pin>interrupt</pin> pin is usually connected to the
	  interrupt pin of a CPU or a suitable interrupt controller.</p></li>

      <li><p>This configuration file fragment illustrates how to
      configure the 'sched'
      variant of the timer:</p>

	<code>
	new hw-timer-arm/ref-sched timer
	new sid-sched-sim sched
	new hw-interrupt-arm/ref intcontrlr
	set sched num-clients 1
	set sched enabled? 1
	connect-pin sched 0-control &lt;- timer divided-clock-control
	connect-pin sched 0-event -&gt; timer divided-clock-event
	connect-pin timer interrupt -&gt; intcontrlr interrupt-source-4
	</code>
      </li>
      
      <li> <p> This configuration file fragment illustrates how to
      configure the 'nosched' variant of the timer:</p>
	<code>
	new hw-timer-arm/ref-nosched timer
	new hw-interrupt-arm/ref intcontrlr
	connect-pin main perform-activity timer clock
	connect-pin timer interrupt intcontrlr interrupt-source-4
	</code>
      </li>
    </ul>

  <title>Host system</title> 
    
    <p>The <component>hw-timer-arm/ref-sched</component> variant of
    the timer is more efficient as it does not rely on yielding
    simulation time to the timer for every clock cycle; it should be
    used in almost all circumstances.</p>

  </env>

  <refs>
  ARM reference documentation can be found <a type="url"
  href="http://www.arm.com/Documentation/UserMans/rps/#timer">on the
  web</a>.
  </refs>

</defcomplib>
@
