# ALU-RTL-Design-Verilog
8-bit ALU RTL design in Verilog supporting ADD, SUB, AND, OR, and NOT operations. Verified using a self-checking testbench with simulation waveform analysis including Carry and Zero flag validation.
