Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 24 18:38:20 2021
| Host         : Jianning-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk1/clk_3Hz_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk2/clk_fast_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.490        0.000                      0                   28        0.268        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.490        0.000                      0                   28        0.268        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 clk1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 1.920ns (76.601%)  route 0.586ns (23.399%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  clk1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1/count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.129    clk1/count_reg[1]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.803 r  clk1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    clk1/count_reg[0]_i_1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  clk1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clk1/count_reg[4]_i_1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  clk1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.031    clk1/count_reg[8]_i_1_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  clk1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk1/count_reg[12]_i_1_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  clk1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk1/count_reg[16]_i_1_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.593 r  clk1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.593    clk1/count_reg[20]_i_1_n_6
    SLICE_X48Y18         FDRE                                         r  clk1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.441    14.782    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  clk1/count_reg[21]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)        0.062    15.083    clk1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 clk1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 1.899ns (76.403%)  route 0.586ns (23.597%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  clk1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1/count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.129    clk1/count_reg[1]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.803 r  clk1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    clk1/count_reg[0]_i_1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  clk1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clk1/count_reg[4]_i_1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  clk1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.031    clk1/count_reg[8]_i_1_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  clk1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk1/count_reg[12]_i_1_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  clk1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk1/count_reg[16]_i_1_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.572 r  clk1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.572    clk1/count_reg[20]_i_1_n_4
    SLICE_X48Y18         FDRE                                         r  clk1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.441    14.782    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  clk1/count_reg[23]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)        0.062    15.083    clk1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  7.511    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 clk1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 1.825ns (75.679%)  route 0.586ns (24.321%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  clk1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1/count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.129    clk1/count_reg[1]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.803 r  clk1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    clk1/count_reg[0]_i_1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  clk1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clk1/count_reg[4]_i_1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  clk1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.031    clk1/count_reg[8]_i_1_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  clk1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk1/count_reg[12]_i_1_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  clk1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk1/count_reg[16]_i_1_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.498 r  clk1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.498    clk1/count_reg[20]_i_1_n_5
    SLICE_X48Y18         FDRE                                         r  clk1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.441    14.782    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  clk1/count_reg[22]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)        0.062    15.083    clk1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.585    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 clk1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 1.809ns (75.517%)  route 0.586ns (24.483%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  clk1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1/count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.129    clk1/count_reg[1]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.803 r  clk1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    clk1/count_reg[0]_i_1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  clk1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clk1/count_reg[4]_i_1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  clk1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.031    clk1/count_reg[8]_i_1_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  clk1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk1/count_reg[12]_i_1_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  clk1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk1/count_reg[16]_i_1_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.482 r  clk1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.482    clk1/count_reg[20]_i_1_n_7
    SLICE_X48Y18         FDRE                                         r  clk1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.441    14.782    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  clk1/count_reg[20]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)        0.062    15.083    clk1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 clk1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 1.806ns (75.486%)  route 0.586ns (24.514%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  clk1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1/count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.129    clk1/count_reg[1]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.803 r  clk1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    clk1/count_reg[0]_i_1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  clk1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clk1/count_reg[4]_i_1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  clk1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.031    clk1/count_reg[8]_i_1_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  clk1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk1/count_reg[12]_i_1_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.479 r  clk1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.479    clk1/count_reg[16]_i_1_n_6
    SLICE_X48Y17         FDRE                                         r  clk1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.443    14.784    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  clk1/count_reg[17]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)        0.062    15.085    clk1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 clk1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 1.785ns (75.269%)  route 0.586ns (24.731%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  clk1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1/count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.129    clk1/count_reg[1]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.803 r  clk1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    clk1/count_reg[0]_i_1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  clk1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clk1/count_reg[4]_i_1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  clk1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.031    clk1/count_reg[8]_i_1_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  clk1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk1/count_reg[12]_i_1_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.458 r  clk1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.458    clk1/count_reg[16]_i_1_n_4
    SLICE_X48Y17         FDRE                                         r  clk1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.443    14.784    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  clk1/count_reg[19]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)        0.062    15.085    clk1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 clk1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/clk_3Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.704ns (30.057%)  route 1.638ns (69.943%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  clk1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk1/count_reg[6]/Q
                         net (fo=2, routed)           0.841     6.384    clk1/count_reg[6]
    SLICE_X49Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.508 r  clk1/clk_3Hz_i_3/O
                         net (fo=1, routed)           0.797     7.304    clk1/clk_3Hz_i_3_n_0
    SLICE_X49Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.428 r  clk1/clk_3Hz_i_1/O
                         net (fo=1, routed)           0.000     7.428    clk1/clk_3Hz_i_1_n_0
    SLICE_X49Y14         FDRE                                         r  clk1/clk_3Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    clk1/CLOCK_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  clk1/clk_3Hz_reg/C
                         clock pessimism              0.277    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X49Y14         FDRE (Setup_fdre_C_D)        0.029    15.058    clk1/clk_3Hz_reg
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 clk1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 1.711ns (74.472%)  route 0.586ns (25.528%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  clk1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1/count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.129    clk1/count_reg[1]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.803 r  clk1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    clk1/count_reg[0]_i_1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  clk1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clk1/count_reg[4]_i_1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  clk1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.031    clk1/count_reg[8]_i_1_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  clk1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk1/count_reg[12]_i_1_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.384 r  clk1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.384    clk1/count_reg[16]_i_1_n_5
    SLICE_X48Y17         FDRE                                         r  clk1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.443    14.784    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  clk1/count_reg[18]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)        0.062    15.085    clk1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 clk1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 1.695ns (74.293%)  route 0.586ns (25.707%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  clk1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1/count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.129    clk1/count_reg[1]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.803 r  clk1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    clk1/count_reg[0]_i_1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  clk1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clk1/count_reg[4]_i_1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  clk1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.031    clk1/count_reg[8]_i_1_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  clk1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk1/count_reg[12]_i_1_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.368 r  clk1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.368    clk1/count_reg[16]_i_1_n_7
    SLICE_X48Y17         FDRE                                         r  clk1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.443    14.784    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  clk1/count_reg[16]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)        0.062    15.085    clk1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 clk1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 1.692ns (74.260%)  route 0.586ns (25.740%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  clk1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1/count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.129    clk1/count_reg[1]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.803 r  clk1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    clk1/count_reg[0]_i_1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  clk1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clk1/count_reg[4]_i_1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  clk1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.031    clk1/count_reg[8]_i_1_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.365 r  clk1/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.365    clk1/count_reg[12]_i_1_n_6
    SLICE_X48Y16         FDRE                                         r  clk1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  clk1/count_reg[13]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.062    15.086    clk1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  7.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.249ns (62.332%)  route 0.150ns (37.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.444    clk2/CLOCK_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  clk2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  clk2/count_reg[1]/Q
                         net (fo=2, routed)           0.150     1.743    clk2/count[1]
    SLICE_X52Y16         LUT2 (Prop_lut2_I1_O)        0.101     1.844 r  clk2/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    clk2/count[1]_i_1_n_0
    SLICE_X52Y16         FDRE                                         r  clk2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.830     1.957    clk2/CLOCK_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  clk2/count_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X52Y16         FDRE (Hold_fdre_C_D)         0.131     1.575    clk2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/clk_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.444    clk2/CLOCK_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  clk2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  clk2/count_reg[1]/Q
                         net (fo=2, routed)           0.150     1.743    clk2/count[1]
    SLICE_X52Y16         LUT3 (Prop_lut3_I1_O)        0.098     1.841 r  clk2/clk_fast_i_1/O
                         net (fo=1, routed)           0.000     1.841    clk2/clk_fast_i_1_n_0
    SLICE_X52Y16         FDRE                                         r  clk2/clk_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.830     1.957    clk2/CLOCK_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  clk2/clk_fast_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X52Y16         FDRE (Hold_fdre_C_D)         0.120     1.564    clk2/clk_fast_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  clk1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk1/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.719    clk1/count_reg[10]
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  clk1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    clk1/count_reg[8]_i_1_n_5
    SLICE_X48Y15         FDRE                                         r  clk1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.830     1.957    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  clk1/count_reg[10]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X48Y15         FDRE (Hold_fdre_C_D)         0.105     1.550    clk1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  clk1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk1/count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.719    clk1/count_reg[2]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  clk1/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    clk1/count_reg[0]_i_1_n_5
    SLICE_X48Y13         FDRE                                         r  clk1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  clk1/count_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    clk1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.559     1.442    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  clk1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk1/count_reg[22]/Q
                         net (fo=2, routed)           0.133     1.716    clk1/count_reg[22]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  clk1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    clk1/count_reg[20]_i_1_n_5
    SLICE_X48Y18         FDRE                                         r  clk1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.827     1.954    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  clk1/count_reg[22]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X48Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    clk1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.560     1.443    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  clk1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk1/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.718    clk1/count_reg[18]
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  clk1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    clk1/count_reg[16]_i_1_n_5
    SLICE_X48Y17         FDRE                                         r  clk1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.828     1.955    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  clk1/count_reg[18]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    clk1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  clk1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk1/count_reg[6]/Q
                         net (fo=2, routed)           0.134     1.720    clk1/count_reg[6]
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clk1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    clk1/count_reg[4]_i_1_n_5
    SLICE_X48Y14         FDRE                                         r  clk1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  clk1/count_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X48Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    clk1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk1/clk_3Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/clk_3Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    clk1/CLOCK_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  clk1/clk_3Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk1/clk_3Hz_reg/Q
                         net (fo=21, routed)          0.193     1.779    clk1/CLK
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.824 r  clk1/clk_3Hz_i_1/O
                         net (fo=1, routed)           0.000     1.824    clk1/clk_3Hz_i_1_n_0
    SLICE_X49Y14         FDRE                                         r  clk1/clk_3Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    clk1/CLOCK_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  clk1/clk_3Hz_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.091     1.536    clk1/clk_3Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  clk1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk1/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.719    clk1/count_reg[10]
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.863 r  clk1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    clk1/count_reg[8]_i_1_n_4
    SLICE_X48Y15         FDRE                                         r  clk1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.830     1.957    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  clk1/count_reg[11]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X48Y15         FDRE (Hold_fdre_C_D)         0.105     1.550    clk1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  clk1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk1/count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.719    clk1/count_reg[2]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.863 r  clk1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    clk1/count_reg[0]_i_1_n_4
    SLICE_X48Y13         FDRE                                         r  clk1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    clk1/CLOCK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  clk1/count_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    clk1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y14   clk1/clk_3Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y13   clk1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y15   clk1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y15   clk1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   clk1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   clk1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   clk1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   clk1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   clk1/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   clk1/clk_3Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   clk1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   clk1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   clk1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   clk1/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   clk1/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   clk1/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   clk1/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   clk1/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   clk1/clk_3Hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   clk1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   clk1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   clk1/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   clk1/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   clk1/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   clk1/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   clk1/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   clk1/count_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   clk1/clk_3Hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   clk1/count_reg[0]/C



