<html><body>
<pre>
 
cpldfit:  version P.68d                             Xilinx Inc.
                                  No Fit Report
Design Name: RAMCtrl                             Date:  2-25-2017, 12:11PM
Device Used: XC95144XL-10-TQ100
Fitting Status: Placement Failed

**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RAMCtrl.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'ECS' based upon the LOC
   constraint 'P23'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'A<14>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<15>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<8>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ECS'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld - The signal(s) 'CIIN_and0000' are in combinational feedback loops.
   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the
   hazard reduction circuitry.
   Timing analysis of paths involving this node may be inaccurate or incomplete.
WARNING:Cpld:828 - Signal 'Mtrien_Dout.CE' has been minimized to 'VCC'.
     The signal is removed.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB4,
   because too many function block product terms are required. Buffering output
   signal IDE_R to allow all signals assigned to this function block to be
   placed.
ERROR:Cpld:886 - Function block FB4 was too congested to route successfully.
   This occurs due to excessive (>= 50) product term input fanins to this
   function block. Consider moving output signals in this function block to less
   congested function blocks, buffering output signals that must remain in this
   function block, or selecting a larger package.
ERROR:Cpld:868 - Cannot fit the design into any of the specified devices with
   the selected implementation options.
*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
67 /144 ( 47%) 474 /720  ( 66%) 317/432 ( 73%)   43 /144 ( 30%) 64 /81  ( 79%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          11/18       47/54       83/90      10/11
FB2           2/18       24/54       23/90       8/10
FB3           8/18       34/54       80/90       6/10
FB4          13/18       54/54*      66/90      10/10*
FB5           8/18       45/54       64/90       5/10
FB6           4/18       38/54       58/90       9/10
FB7           4/18       42/54       64/90       9/10
FB8          17/18       33/54       36/90       7/10
             -----       -----       -----      -----    
             67/144     317/432     474/720     64/81 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   34          34    |  I/O              :    59      73
Output        :   24          24    |  GCK/IO           :     1       3
Bidirectional :    4           4    |  GTS/IO           :     3       4
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     64          64

** Power Data **

There are 67 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 28 Outputs **

Signal                          Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                            Pts   Inps          No.  Type    Use     Mode Rate State
nRAM_SEL                        19    26    FB1_2   11   I/O     O       STD  FAST 
DSACK<1>                        4     21    FB1_3   12   I/O     O       STD  FAST 
DSACK<0>                        1     1     FB1_5   13   I/O     O       STD  FAST 
BYTE<0>                         4     5     FB1_6   14   I/O     O       STD  FAST 
BYTE<1>                         3     5     FB1_8   15   I/O     O       STD  FAST 
nOE                             16    20    FB1_9   16   I/O     O       STD  FAST SET
BYTE<3>                         2     3     FB1_11  17   I/O     O       STD  FAST 
BYTE<2>                         2     5     FB1_12  18   I/O     O       STD  FAST 
D<3>                            10    10    FB1_15  20   I/O     I/O     STD  FAST RESET
ROM_ENABLE                      1     3     FB2_14  8    I/O     O       STD  FAST 
D<2>                            9     10    FB3_6   25   I/O     I/O     STD  FAST RESET
D<0>                            11    10    FB3_9   28   I/O     I/O     STD  FAST RESET
D<1>                            11    10    FB3_11  29   I/O     I/O     STD  FAST RESET
nCS2                            8     16    FB3_12  30   I/O     O       STD  FAST 
nCS1                            8     16    FB3_14  32   I/O     O       STD  FAST 
nWE                             16    21    FB3_15  33   I/O     O       STD  FAST SET
STERM                           16    19    FB4_6   90   I/O     O       STD  FAST 
IDE_CS<0>                       3     4     FB4_8   91   I/O     O       STD  FAST RESET
IDE_CS<1>                       3     4     FB4_9   92   I/O     O       STD  FAST RESET
IDE_A<0>                        3     4     FB4_11  93   I/O     O       STD  FAST RESET
IDE_A<2>                        3     4     FB4_12  94   I/O     O       STD  FAST RESET
IDE_A<1>                        3     4     FB4_14  95   I/O     O       STD  FAST RESET
IDE_R                           1     1     FB4_15  96   I/O     O       STD  FAST 
IDE_W                           3     5     FB4_17  97   I/O     O       STD  FAST SET
IO4                             4     5     FB5_9   40   I/O     O       STD  FAST 
IO5                             2     4     FB5_11  41   I/O     O       STD  FAST 
INT2                            0     0     FB5_12  42   I/O     O       STD  FAST 
CIIN                            17    19    FB5_17  49   I/O     O       STD  FAST 

** 39 Buried Nodes **

Signal                          Total Total Loc     Pwr  Reg Init
Name                            Pts   Inps          Mode State
DSACK_16BIT                     6     9     FB1_4   STD  SET
DSACK_32BIT                     16    19    FB1_14  STD  SET
IDE_R_BUFR                      22    23    FB2_16  STD  SET
DSACK_32BIT_D2                  16    20    FB3_2   STD  SET
$OpTx$$OpTx$FX_DC$69_INV$758    1     8     FB3_5   STD  
IDE_DSACK_D0                    20    21    FB4_1   STD  SET
$OpTx$DEC_IDE_W_OBUF$1          2     4     FB4_7   STD  
IDE_DSACK_D3                    3     4     FB4_10  STD  SET
IDE_DSACK_D2                    3     4     FB4_13  STD  SET
IDE_DSACK_D1                    3     4     FB4_16  STD  SET
IDE_ENABLE                      1     4     FB5_1   STD  RESET
$OpTx$FX_DC$506                 21    21    FB5_3   STD  
DSACK_32BIT_D1                  16    20    FB5_8   STD  SET
ROM_OUT_ENABLE_S                3     4     FB5_15  STD  SET
CIIN_and0000                    19    26    FB6_2   STD  
DSACK_INT<1>/DSACK_INT<1>_TRST  19    26    FB6_13  STD  
DSACK_32BIT_D0                  16    20    FB6_16  STD  SET
SHUT_UP<0>                      4     29    FB6_18  STD  RESET
$OpTx$INV$51                    25    25    FB7_3   STD  
$OpTx$FX_DC$504                 19    19    FB7_13  STD  
$OpTx$DEC_IDE_W_OBUF$0          18    19    FB7_16  STD  
BASEADR_4MB<2>                  2     30    FB7_18  STD  RESET
Mtrien_Dout                     2     20    FB8_2   STD  RESET
IDE_BASEADR<7>                  2     29    FB8_3   STD  RESET
IDE_BASEADR<6>                  2     29    FB8_4   STD  RESET
IDE_BASEADR<5>                  2     29    FB8_5   STD  RESET
IDE_BASEADR<4>                  2     29    FB8_6   STD  RESET
IDE_BASEADR<3>                  2     29    FB8_7   STD  RESET
IDE_BASEADR<2>                  2     29    FB8_8   STD  RESET
IDE_BASEADR<1>                  2     29    FB8_9   STD  RESET
IDE_BASEADR<0>                  2     29    FB8_10  STD  RESET
BASEADR_4MB<0>                  2     29    FB8_11  STD  RESET
BASEADR<2>                      2     28    FB8_12  STD  RESET
BASEADR<1>                      2     28    FB8_13  STD  RESET
BASEADR<0>                      2     28    FB8_14  STD  RESET
AUTO_CONFIG_DONE<1>             2     27    FB8_15  STD  RESET
AUTO_CONFIG_DONE<0>             2     26    FB8_16  STD  RESET
SHUT_UP<1>                      3     29    FB8_17  STD  RESET
BASEADR_4MB<1>                  3     30    FB8_18  STD  RESET

** 36 Inputs **

Signal                          Loc     Pin  Pin     Pin     
Name                                    No.  Type    Use     
clk                             FB1_17  22~  GCK/I/O GCK
reset                           FB2_2   99   GSR/I/O GSR/I
nAS                             FB2_5   1    GTS/I/O I
A<25>                           FB2_8   3    GTS/I/O I
SIZ<1>                          FB2_9   4    GTS/I/O I
SIZ<0>                          FB2_11  6    I/O     I
nDS                             FB2_15  9    I/O     I
RW                              FB2_17  10   I/O     I
A<31>                           FB4_2   87   I/O     I
A<30>                           FB4_5   89   I/O     I
IDE_WAIT                        FB5_8   39   I/O     I
A<18>                           FB6_2   74   I/O     I
A<23>                           FB6_5   76   I/O     I
A<22>                           FB6_6   77   I/O     I
A<21>                           FB6_8   78   I/O     I
A<26>                           FB6_9   79   I/O     I
A<24>                           FB6_12  81   I/O     I
A<29>                           FB6_14  82   I/O     I
A<27>                           FB6_15  85   I/O     I
A<28>                           FB6_17  86   I/O     I
A<2>                            FB7_2   50   I/O     I
A<1>                            FB7_5   52   I/O     I
A<0>                            FB7_6   53   I/O     I
A<5>                            FB7_8   54   I/O     I
A<4>                            FB7_9   55   I/O     I
A<3>                            FB7_11  56   I/O     I
A<19>                           FB7_14  59   I/O     I
A<6>                            FB7_15  60   I/O     I
A<11>                           FB7_17  61   I/O     I
A<10>                           FB8_2   63   I/O     I
A<9>                            FB8_5   64   I/O     I
A<13>                           FB8_8   66   I/O     I
A<12>                           FB8_9   67   I/O     I
A<16>                           FB8_11  68   I/O     I
A<17>                           FB8_14  71   I/O     I
A<20>                           FB8_15  72   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               47/7
Number of signals used by logic mapping into function block:  47
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1         (b)     (b)
nRAM_SEL             19      14<-   0   0     FB1_2   11    I/O     O
DSACK<1>              4       3<- /\4   0     FB1_3   12    I/O     O
DSACK_16BIT           6       4<- /\3   0     FB1_4         (b)     (b)
DSACK<0>              1       0   /\4   0     FB1_5   13    I/O     O
BYTE<0>               4       0     0   1     FB1_6   14    I/O     O
(unused)              0       0   \/3   2     FB1_7         (b)     (b)
BYTE<1>               3       3<- \/5   0     FB1_8   15    I/O     O
nOE                  16      11<-   0   0     FB1_9   16    I/O     O
(unused)              0       0   /\5   0     FB1_10        (b)     (b)
BYTE<3>               2       0   /\1   2     FB1_11  17    I/O     O
BYTE<2>               2       0   \/3   0     FB1_12  18    I/O     O
(unused)              0       0   \/5   0     FB1_13        (b)     (b)
DSACK_32BIT          16      11<-   0   0     FB1_14  19    I/O     (b)
D<3>                 10       8<- /\3   0     FB1_15  20    I/O     I/O
(unused)              0       0   /\5   0     FB1_16        (b)     (b)
(unused)              0       0   /\3   2     FB1_17  22    GCK/I/O GCK
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$504      17: A<25>             33: BASEADR_4MB<1> 
  2: $OpTx$FX_DC$506      18: A<26>             34: BASEADR_4MB<2> 
  3: $OpTx$INV$51         19: A<27>             35: D<3> 
  4: AUTO_CONFIG_DONE<0>  20: A<28>             36: DSACK_16BIT 
  5: AUTO_CONFIG_DONE<1>  21: A<29>             37: DSACK_INT<1>/DSACK_INT<1>_TRST 
  6: A<0>                 22: A<2>              38: IDE_DSACK_D1 
  7: A<16>                23: A<30>             39: IDE_DSACK_D3 
  8: A<17>                24: A<31>             40: IDE_ENABLE 
  9: A<18>                25: A<3>              41: IDE_WAIT 
 10: A<19>                26: A<4>              42: Mtrien_Dout 
 11: A<1>                 27: A<5>              43: RW 
 12: A<20>                28: A<6>              44: SHUT_UP<0> 
 13: A<21>                29: BASEADR<0>        45: SIZ<0> 
 14: A<22>                30: BASEADR<1>        46: SIZ<1> 
 15: A<23>                31: BASEADR<2>        47: nAS 
 16: A<24>                32: BASEADR_4MB<0>   

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
nRAM_SEL             ..XXX.XXXX.XXXXXXXXXX.XX....XXXXXX.........X...... 26
DSACK<1>             ...XX.XXXX.XXXXXXXXXX.XX...........XX.........X... 21
DSACK_16BIT          XX.................................X.XXXX.X...X... 9
DSACK<0>             ....................................X............. 1
BYTE<0>              .....X....X...............................X.XX.... 5
BYTE<1>              .....X....X...............................X.XX.... 5
nOE                  ............XXXXXXXXX.XX....XXXXXX........XX..X... 20
BYTE<3>              .....X....X...............................X....... 3
BYTE<2>              .....X....X...............................X.XX.... 5
DSACK_32BIT          ............XXXXXXXXX.XX....XXXXXX.........X..X... 19
D<3>                 ...XX.....X..........X..XXXX......X......X........ 10
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               24/30
Number of signals used by logic mapping into function block:  24
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   99    GSR/I/O GSR/I
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   1     GTS/I/O I
(unused)              0       0     0   5     FB2_6   2     GTS/I/O 
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   3     GTS/I/O I
(unused)              0       0     0   5     FB2_9   4     GTS/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  6     I/O     I
(unused)              0       0     0   5     FB2_12  7     I/O     
(unused)              0       0     0   5     FB2_13        (b)     
ROM_ENABLE            1       0   \/2   2     FB2_14  8     I/O     O
(unused)              0       0   \/5   0     FB2_15  9     I/O     I
IDE_R_BUFR           22      17<-   0   0     FB2_16        (b)     (b)
(unused)              0       0   /\5   0     FB2_17  10    I/O     I
(unused)              0       0   /\5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$69_INV$758   9: A<22>             17: IDE_BASEADR<6> 
  2: $OpTx$INV$51                  10: A<23>             18: IDE_BASEADR<7> 
  3: A<16>                         11: IDE_BASEADR<0>    19: IDE_ENABLE 
  4: A<17>                         12: IDE_BASEADR<1>    20: IDE_R_BUFR 
  5: A<18>                         13: IDE_BASEADR<2>    21: RW 
  6: A<19>                         14: IDE_BASEADR<3>    22: SHUT_UP<1> 
  7: A<20>                         15: IDE_BASEADR<4>    23: nAS 
  8: A<21>                         16: IDE_BASEADR<5>    24: reset 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ROM_ENABLE           .X................X...X................. 3
IDE_R_BUFR           X.XXXXXXXXXXXXXXXXXXXXXX................ 23
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               34/20
Number of signals used by logic mapping into function block:  34
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB3_1         (b)     (b)
DSACK_32BIT_D2       16      11<-   0   0     FB3_2   23    GCK/I/O (b)
(unused)              0       0   /\5   0     FB3_3         (b)     (b)
(unused)              0       0   /\1   4     FB3_4         (b)     (b)
$OpTx$$OpTx$FX_DC$69_INV$758
                      1       0   \/4   0     FB3_5   24    I/O     (b)
D<2>                  9       4<-   0   0     FB3_6   25    I/O     I/O
(unused)              0       0   \/1   4     FB3_7         (b)     (b)
(unused)              0       0   \/5   0     FB3_8   27    GCK/I/O (b)
D<0>                 11       6<-   0   0     FB3_9   28    I/O     I/O
(unused)              0       0   \/5   0     FB3_10        (b)     (b)
D<1>                 11       6<-   0   0     FB3_11  29    I/O     I/O
nCS2                  8       4<- /\1   0     FB3_12  30    I/O     O
(unused)              0       0   /\4   1     FB3_13        (b)     (b)
nCS1                  8       3<-   0   0     FB3_14  32    I/O     O
nWE                  16      14<- /\3   0     FB3_15  33    I/O     O
(unused)              0       0   /\5   0     FB3_16        (b)     (b)
(unused)              0       0   /\5   0     FB3_17  34    I/O     (b)
(unused)              0       0   /\4   1     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG_DONE<0>  13: A<2>              24: BASEADR_4MB<1> 
  2: AUTO_CONFIG_DONE<1>  14: A<30>             25: BASEADR_4MB<2> 
  3: A<1>                 15: A<31>             26: D<0> 
  4: A<21>                16: A<3>              27: D<1> 
  5: A<22>                17: A<4>              28: D<2> 
  6: A<23>                18: A<5>              29: DSACK_32BIT_D1 
  7: A<24>                19: A<6>              30: DSACK_32BIT_D2 
  8: A<25>                20: BASEADR<0>        31: Mtrien_Dout 
  9: A<26>                21: BASEADR<1>        32: RW 
 10: A<27>                22: BASEADR<2>        33: SHUT_UP<0> 
 11: A<28>                23: BASEADR_4MB<0>    34: nAS 
 12: A<29>               

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DSACK_32BIT_D2       ...XXXXXXXXX.XX....XXXXXX...X...XX...... 20
$OpTx$$OpTx$FX_DC$69_INV$758 
                     ......XXXXXX.XX......................... 8
D<2>                 XXX.........X..XXXX........X..X......... 10
D<0>                 XXX.........X..XXXX......X....X......... 10
D<1>                 XXX.........X..XXXX.......X...X......... 10
nCS2                 ...XXXXXXXXX.XX.......XXX.......XX...... 16
nCS1                 ...XXXXXXXXX.XX....XXX..........XX...... 16
nWE                  ...XXXXXXXXX.XX....XXXXXX....X.XXX...... 21
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               54/0
Number of signals used by logic mapping into function block:  54
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
IDE_DSACK_D0         20      15<-   0   0     FB4_1         (b)     (b)
(unused)              0       0   /\5   0     FB4_2   87    I/O     I
(unused)              0       0   /\3   2     FB4_3         (b)     (b)
(unused)              0       0   \/2   3     FB4_4         (b)     (b)
(unused)              0       0   \/5   0     FB4_5   89    I/O     I
STERM                16      11<-   0   0     FB4_6   90    I/O     O
$OpTx$DEC_IDE_W_OBUF$1
                      2       1<- /\4   0     FB4_7         (b)     (b)
IDE_CS<0>             3       0   /\1   1     FB4_8   91    I/O     O
IDE_CS<1>             3       0     0   2     FB4_9   92    I/O     O
IDE_DSACK_D3          3       0     0   2     FB4_10        (b)     (b)
IDE_A<0>              3       0     0   2     FB4_11  93    I/O     O
IDE_A<2>              3       0     0   2     FB4_12  94    I/O     O
IDE_DSACK_D2          3       0     0   2     FB4_13        (b)     (b)
IDE_A<1>              3       0     0   2     FB4_14  95    I/O     O
IDE_R                 1       0     0   4     FB4_15  96    I/O     O
IDE_DSACK_D1          3       0     0   2     FB4_16        (b)     (b)
IDE_W                 3       0   \/2   0     FB4_17  97    I/O     O
(unused)              0       0   \/5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$69_INV$758  19: A<26>             37: IDE_BASEADR<2> 
  2: $OpTx$DEC_IDE_W_OBUF$0        20: A<27>             38: IDE_BASEADR<3> 
  3: $OpTx$DEC_IDE_W_OBUF$1        21: A<28>             39: IDE_BASEADR<4> 
  4: $OpTx$FX_DC$504               22: A<29>             40: IDE_BASEADR<5> 
  5: A<10>                         23: A<30>             41: IDE_BASEADR<6> 
  6: A<11>                         24: A<31>             42: IDE_BASEADR<7> 
  7: A<12>                         25: A<9>              43: IDE_CS<0> 
  8: A<13>                         26: BASEADR<0>        44: IDE_CS<1> 
  9: A<16>                         27: BASEADR<1>        45: IDE_DSACK_D0 
 10: A<17>                         28: BASEADR<2>        46: IDE_DSACK_D1 
 11: A<18>                         29: BASEADR_4MB<0>    47: IDE_DSACK_D2 
 12: A<19>                         30: BASEADR_4MB<1>    48: IDE_DSACK_D3 
 13: A<20>                         31: BASEADR_4MB<2>    49: IDE_R_BUFR 
 14: A<21>                         32: IDE_A<0>          50: IDE_W 
 15: A<22>                         33: IDE_A<1>          51: SHUT_UP<0> 
 16: A<23>                         34: IDE_A<2>          52: SHUT_UP<1> 
 17: A<24>                         35: IDE_BASEADR<0>    53: nAS 
 18: A<25>                         36: IDE_BASEADR<1>    54: reset 

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
IDE_DSACK_D0         X.......XXXXXXXX..................XXXXXXXX..X......XXX...... 21
STERM                .............XXXXXXXXXXX.XXXXXX...................X.X....... 19
$OpTx$DEC_IDE_W_OBUF$1 
                     .X.............X.........................X.......X.......... 4
IDE_CS<0>            ...X..X...................................X.........X....... 4
IDE_CS<1>            ...X...X...................................X........X....... 4
IDE_DSACK_D3         ...X..........................................XX....X....... 4
IDE_A<0>             ...X....................X......X....................X....... 4
IDE_A<2>             ...X.X...........................X..................X....... 4
IDE_DSACK_D2         ...X.........................................XX.....X....... 4
IDE_A<1>             ...XX...........................X...................X....... 4
IDE_R                ................................................X........... 1
IDE_DSACK_D1         ...X........................................XX......X....... 4
IDE_W                ..X............X.........................X.......X..X....... 5
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               45/9
Number of signals used by logic mapping into function block:  45
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
IDE_ENABLE            1       0   \/4   0     FB5_1         (b)     (b)
(unused)              0       0   \/5   0     FB5_2   35    I/O     (b)
$OpTx$FX_DC$506      21      16<-   0   0     FB5_3         (b)     (b)
(unused)              0       0   /\5   0     FB5_4         (b)     (b)
(unused)              0       0   /\2   3     FB5_5   36    I/O     (b)
(unused)              0       0   \/1   4     FB5_6   37    I/O     (b)
(unused)              0       0   \/5   0     FB5_7         (b)     (b)
DSACK_32BIT_D1       16      11<-   0   0     FB5_8   39    I/O     I
IO4                   4       4<- /\5   0     FB5_9   40    I/O     O
(unused)              0       0   /\4   1     FB5_10        (b)     (b)
IO5                   2       0     0   3     FB5_11  41    I/O     O
INT2                  0       0     0   5     FB5_12  42    I/O     O
(unused)              0       0     0   5     FB5_13        (b)     
(unused)              0       0     0   5     FB5_14  43    I/O     
ROM_OUT_ENABLE_S      3       0   \/2   0     FB5_15  46    I/O     (b)
(unused)              0       0   \/5   0     FB5_16        (b)     (b)
CIIN                 17      12<-   0   0     FB5_17  49    I/O     O
(unused)              0       0   /\5   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$69_INV$758  16: A<28>             31: IDE_BASEADR<1> 
  2: $OpTx$FX_DC$506               17: A<29>             32: IDE_BASEADR<2> 
  3: $OpTx$INV$51                  18: A<2>              33: IDE_BASEADR<3> 
  4: A<16>                         19: A<30>             34: IDE_BASEADR<4> 
  5: A<17>                         20: A<31>             35: IDE_BASEADR<5> 
  6: A<18>                         21: A<3>              36: IDE_BASEADR<6> 
  7: A<19>                         22: BASEADR<0>        37: IDE_BASEADR<7> 
  8: A<20>                         23: BASEADR<1>        38: IDE_DSACK_D1 
  9: A<21>                         24: BASEADR<2>        39: IDE_ENABLE 
 10: A<22>                         25: BASEADR_4MB<0>    40: ROM_OUT_ENABLE_S 
 11: A<23>                         26: BASEADR_4MB<1>    41: RW 
 12: A<24>                         27: BASEADR_4MB<2>    42: SHUT_UP<0> 
 13: A<25>                         28: CIIN_and0000      43: SHUT_UP<1> 
 14: A<26>                         29: DSACK_32BIT_D0    44: nAS 
 15: A<27>                         30: IDE_BASEADR<0>    45: reset 

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
IDE_ENABLE           ..X...................................X.X..X...... 4
$OpTx$FX_DC$506      X..XXXXXXXX..................XXXXXXXX.X.X.X.X..... 21
DSACK_32BIT_D1       ........XXXXXXXXX.XX.XXXXXX.X............X.X...... 20
IO4                  ..X..............X....................XX...X...... 5
IO5                  ..X.................X.................X....X...... 4
INT2                 .................................................. 0
ROM_OUT_ENABLE_S     .X...................................X.X...X...... 4
CIIN                 ........XXXXXXXXX.XX.XXXXXXX.............X........ 19
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               38/16
Number of signals used by logic mapping into function block:  38
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB6_1         (b)     (b)
CIIN_and0000         19      14<-   0   0     FB6_2   74    I/O     I
(unused)              0       0   /\5   0     FB6_3         (b)     (b)
(unused)              0       0   /\4   1     FB6_4         (b)     (b)
(unused)              0       0     0   5     FB6_5   76    I/O     I
(unused)              0       0     0   5     FB6_6   77    I/O     I
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   78    I/O     I
(unused)              0       0     0   5     FB6_9   79    I/O     I
(unused)              0       0     0   5     FB6_10        (b)     
(unused)              0       0   \/4   1     FB6_11  80    I/O     (b)
(unused)              0       0   \/5   0     FB6_12  81    I/O     I
DSACK_INT<1>/DSACK_INT<1>_TRST
                     19      14<-   0   0     FB6_13        (b)     (b)
(unused)              0       0   /\5   0     FB6_14  82    I/O     I
(unused)              0       0   \/5   0     FB6_15  85    I/O     I
DSACK_32BIT_D0       16      11<-   0   0     FB6_16        (b)     (b)
(unused)              0       0   /\5   0     FB6_17  86    I/O     I
SHUT_UP<0>            4       0   /\1   0     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$INV$51         14: A<24>             27: BASEADR<0> 
  2: AUTO_CONFIG_DONE<0>  15: A<25>             28: BASEADR<1> 
  3: AUTO_CONFIG_DONE<1>  16: A<26>             29: BASEADR<2> 
  4: A<0>                 17: A<27>             30: BASEADR_4MB<0> 
  5: A<16>                18: A<28>             31: BASEADR_4MB<1> 
  6: A<17>                19: A<29>             32: BASEADR_4MB<2> 
  7: A<18>                20: A<2>              33: DSACK_32BIT 
  8: A<19>                21: A<30>             34: D<3>.PIN 
  9: A<1>                 22: A<31>             35: RW 
 10: A<20>                23: A<3>              36: SHUT_UP<0> 
 11: A<21>                24: A<4>              37: nAS 
 12: A<22>                25: A<5>              38: nDS 
 13: A<23>                26: A<6>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
CIIN_and0000         XXX.XXXX.XXXXXXXXXX.XX....XXXXXX...X.... 26
DSACK_INT<1>/DSACK_INT<1>_TRST 
                     XXX.XXXX.XXXXXXXXXX.XX....XXXXXX...X.... 26
DSACK_32BIT_D0       ..........XXXXXXXXX.XX....XXXXXXX..XX... 20
SHUT_UP<0>           .X.XXXXXXXXXXXXXXXXXXXXXXX.......XXXXX.. 29
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               42/12
Number of signals used by logic mapping into function block:  42
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB7_1         (b)     (b)
(unused)              0       0   \/5   0     FB7_2   50    I/O     I
$OpTx$INV$51         25      20<-   0   0     FB7_3         (b)     (b)
(unused)              0       0   /\5   0     FB7_4         (b)     (b)
(unused)              0       0   /\5   0     FB7_5   52    I/O     I
(unused)              0       0     0   5     FB7_6   53    I/O     I
(unused)              0       0     0   5     FB7_7         (b)     
(unused)              0       0     0   5     FB7_8   54    I/O     I
(unused)              0       0     0   5     FB7_9   55    I/O     I
(unused)              0       0     0   5     FB7_10        (b)     
(unused)              0       0   \/4   1     FB7_11  56    I/O     I
(unused)              0       0   \/5   0     FB7_12  58    I/O     (b)
$OpTx$FX_DC$504      19      14<-   0   0     FB7_13        (b)     (b)
(unused)              0       0   /\5   0     FB7_14  59    I/O     I
(unused)              0       0   \/5   0     FB7_15  60    I/O     I
$OpTx$DEC_IDE_W_OBUF$0
                     18      13<-   0   0     FB7_16        (b)     (b)
(unused)              0       0   /\5   0     FB7_17  61    I/O     I
BASEADR_4MB<2>        2       0   /\3   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$69_INV$758  15: A<26>             29: IDE_BASEADR<3> 
  2: AUTO_CONFIG_DONE<0>           16: A<27>             30: IDE_BASEADR<4> 
  3: A<0>                          17: A<28>             31: IDE_BASEADR<5> 
  4: A<16>                         18: A<29>             32: IDE_BASEADR<6> 
  5: A<17>                         19: A<2>              33: IDE_BASEADR<7> 
  6: A<18>                         20: A<30>             34: IDE_W 
  7: A<19>                         21: A<31>             35: D<3>.PIN 
  8: A<1>                          22: A<3>              36: D<2>.PIN 
  9: A<20>                         23: A<4>              37: D<1>.PIN 
 10: A<21>                         24: A<5>              38: RW 
 11: A<22>                         25: A<6>              39: SHUT_UP<1> 
 12: A<23>                         26: IDE_BASEADR<0>    40: nAS 
 13: A<24>                         27: IDE_BASEADR<1>    41: nDS 
 14: A<25>                         28: IDE_BASEADR<2>    42: reset 

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
$OpTx$INV$51         ...XXXX.XXXXXXXXXX.XX....XXXXXXXX.....X........... 25
$OpTx$FX_DC$504      X..XXXX.XXXX.............XXXXXXXX.....X..X........ 19
$OpTx$DEC_IDE_W_OBUF$0 
                     X..XXXX.XXX..............XXXXXXX.X...XX..X........ 19
BASEADR_4MB<2>       .XXXXXXXXXXXXXXXXXXXXXXXX.........XXXX.XX......... 30
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               33/21
Number of signals used by logic mapping into function block:  33
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB8_1         (b)     
Mtrien_Dout           2       0     0   3     FB8_2   63    I/O     I
IDE_BASEADR<7>        2       0     0   3     FB8_3         (b)     (b)
IDE_BASEADR<6>        2       0     0   3     FB8_4         (b)     (b)
IDE_BASEADR<5>        2       0     0   3     FB8_5   64    I/O     I
IDE_BASEADR<4>        2       0     0   3     FB8_6   65    I/O     (b)
IDE_BASEADR<3>        2       0     0   3     FB8_7         (b)     (b)
IDE_BASEADR<2>        2       0     0   3     FB8_8   66    I/O     I
IDE_BASEADR<1>        2       0     0   3     FB8_9   67    I/O     I
IDE_BASEADR<0>        2       0     0   3     FB8_10        (b)     (b)
BASEADR_4MB<0>        2       0     0   3     FB8_11  68    I/O     I
BASEADR<2>            2       0     0   3     FB8_12  70    I/O     (b)
BASEADR<1>            2       0     0   3     FB8_13        (b)     (b)
BASEADR<0>            2       0     0   3     FB8_14  71    I/O     I
AUTO_CONFIG_DONE<1>   2       0     0   3     FB8_15  72    I/O     I
AUTO_CONFIG_DONE<0>   2       0     0   3     FB8_16        (b)     (b)
SHUT_UP<1>            3       0     0   2     FB8_17  73    I/O     (b)
BASEADR_4MB<1>        3       0     0   2     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG_DONE<0>  12: A<23>             23: A<4> 
  2: AUTO_CONFIG_DONE<1>  13: A<24>             24: A<5> 
  3: A<0>                 14: A<25>             25: A<6> 
  4: A<16>                15: A<26>             26: D<3>.PIN 
  5: A<17>                16: A<27>             27: D<2>.PIN 
  6: A<18>                17: A<28>             28: D<1>.PIN 
  7: A<19>                18: A<29>             29: D<0>.PIN 
  8: A<1>                 19: A<2>              30: RW 
  9: A<20>                20: A<30>             31: SHUT_UP<1> 
 10: A<21>                21: A<31>             32: nAS 
 11: A<22>                22: A<3>              33: nDS 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Mtrien_Dout          XX.XXXX.XXXXXXXXXX.XX........X.X........ 20
IDE_BASEADR<7>       XXXXXXXXXXXXXXXXXXXXXXXXXX...X.XX....... 29
IDE_BASEADR<6>       XXXXXXXXXXXXXXXXXXXXXXXXX.X..X.XX....... 29
IDE_BASEADR<5>       XXXXXXXXXXXXXXXXXXXXXXXXX..X.X.XX....... 29
IDE_BASEADR<4>       XXXXXXXXXXXXXXXXXXXXXXXXX...XX.XX....... 29
IDE_BASEADR<3>       XXXXXXXXXXXXXXXXXXXXXXXXXX...X.XX....... 29
IDE_BASEADR<2>       XXXXXXXXXXXXXXXXXXXXXXXXX.X..X.XX....... 29
IDE_BASEADR<1>       XXXXXXXXXXXXXXXXXXXXXXXXX..X.X.XX....... 29
IDE_BASEADR<0>       XXXXXXXXXXXXXXXXXXXXXXXXX...XX.XX....... 29
BASEADR_4MB<0>       X.XXXXXXXXXXXXXXXXXXXXXXXX.X.X.XX....... 29
BASEADR<2>           X.XXXXXXXXXXXXXXXXXXXXXXXX...X.XX....... 28
BASEADR<1>           X.XXXXXXXXXXXXXXXXXXXXXXX.X..X.XX....... 28
BASEADR<0>           X.XXXXXXXXXXXXXXXXXXXXXXX..X.X.XX....... 28
AUTO_CONFIG_DONE<1>  XXXXXXXXXXXXXXXXXX.XXXXXX....X.XX....... 27
AUTO_CONFIG_DONE<0>  X.XXXXXXXXXXXXXXXX.XXXXXX....X.XX....... 26
SHUT_UP<1>           XXXXXXXXXXXXXXXXXXXXXXXXX....XXXX....... 29
BASEADR_4MB<1>       X.XXXXXXXXXXXXXXXXXXXXXXXXXX.X.XX....... 30
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$69_INV$758 <= (NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(29) AND NOT A(26));


$OpTx$DEC_IDE_W_OBUF$0 <= ((NOT IDE_BASEADR(0) AND A(16) AND IDE_W)
	OR (IDE_BASEADR(1) AND NOT A(17) AND IDE_W)
	OR (NOT IDE_BASEADR(1) AND A(17) AND IDE_W)
	OR (IDE_BASEADR(2) AND NOT A(18) AND IDE_W)
	OR (NOT IDE_BASEADR(2) AND A(18) AND IDE_W)
	OR (BASEADR_4MB(2).EXP)
	OR (IDE_BASEADR(3) AND NOT A(19) AND IDE_W)
	OR (NOT IDE_BASEADR(3) AND A(19) AND IDE_W)
	OR (IDE_BASEADR(4) AND NOT A(20) AND IDE_W)
	OR (NOT IDE_BASEADR(4) AND A(20) AND IDE_W)
	OR (IDE_BASEADR(5) AND IDE_W AND NOT A(21))
	OR (NOT reset AND IDE_W)
	OR (RW AND IDE_W)
	OR (SHUT_UP(1) AND IDE_W)
	OR (IDE_W AND NOT $OpTx$$OpTx$FX_DC$69_INV$758)
	OR (IDE_BASEADR(0) AND NOT A(16) AND IDE_W));


$OpTx$DEC_IDE_W_OBUF$1 <= (($OpTx$DEC_IDE_W_OBUF$0)
	OR (NOT IDE_BASEADR(7) AND A(23) AND IDE_W));


$OpTx$FX_DC$504 <= ((SHUT_UP(1))
	OR (EXP60_.EXP)
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (IDE_BASEADR(3) AND NOT A(19))
	OR (NOT IDE_BASEADR(3) AND A(19))
	OR (IDE_BASEADR(4) AND NOT A(20))
	OR (NOT IDE_BASEADR(4) AND A(20))
	OR (IDE_BASEADR(5) AND NOT A(21))
	OR (NOT IDE_BASEADR(5) AND A(21))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (IDE_BASEADR(0) AND NOT A(16))
	OR (NOT IDE_BASEADR(0) AND A(16))
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17)));


$OpTx$FX_DC$506 <= ((NOT reset)
	OR (NOT RW)
	OR (SHUT_UP(1))
	OR (IDE_ENABLE)
	OR (NOT $OpTx$$OpTx$FX_DC$69_INV$758)
	OR (IDE_ENABLE.EXP)
	OR (IDE_BASEADR(0) AND NOT A(16))
	OR (NOT IDE_BASEADR(0) AND A(16))
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (EXP42_.EXP)
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (IDE_BASEADR(3) AND NOT A(19))
	OR (NOT IDE_BASEADR(3) AND A(19))
	OR (IDE_BASEADR(4) AND NOT A(20))
	OR (NOT IDE_BASEADR(4) AND A(20)));


$OpTx$INV$51 <= ((SHUT_UP(1))
	OR (A(24))
	OR (EXP56_.EXP)
	OR (NOT IDE_BASEADR(3) AND A(19))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (A(27))
	OR (A(25))
	OR (A(31))
	OR (A(30))
	OR (A(26))
	OR (EXP59_.EXP)
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (IDE_BASEADR(3) AND NOT A(19)));

FTCPE_AUTO_CONFIG_DONE0: FTCPE port map (AUTO_CONFIG_DONE(0),AUTO_CONFIG_DONE_T(0),clk,NOT reset,'0',AUTO_CONFIG_DONE_CE(0));
AUTO_CONFIG_DONE_T(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT A(0) AND A(6));
AUTO_CONFIG_DONE_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22));

FTCPE_AUTO_CONFIG_DONE1: FTCPE port map (AUTO_CONFIG_DONE(1),AUTO_CONFIG_DONE_T(1),clk,NOT reset,'0',AUTO_CONFIG_DONE_CE(1));
AUTO_CONFIG_DONE_T(1) <= (NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT A(0) AND A(6));
AUTO_CONFIG_DONE_CE(1) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT RW AND NOT nDS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_BASEADR0: FDCPE port map (BASEADR(0),D(1).PIN,clk,'0',NOT reset,BASEADR_CE(0));
BASEADR_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(1) AND 
	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22));

FDCPE_BASEADR1: FDCPE port map (BASEADR(1),D(2).PIN,clk,NOT reset,'0',BASEADR_CE(1));
BASEADR_CE(1) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(1) AND 
	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22));

FDCPE_BASEADR2: FDCPE port map (BASEADR(2),D(3).PIN,clk,NOT reset,'0',BASEADR_CE(2));
BASEADR_CE(2) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(1) AND 
	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22));

FDCPE_BASEADR_4MB0: FDCPE port map (BASEADR_4MB(0),BASEADR_4MB_D(0),clk,NOT reset,'0',BASEADR_4MB_CE(0));
BASEADR_4MB_D(0) <= (NOT D(1).PIN AND NOT D(3).PIN);
BASEADR_4MB_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(1) AND 
	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22));

FDCPE_BASEADR_4MB1: FDCPE port map (BASEADR_4MB(1),BASEADR_4MB_D(1),clk,'0',NOT reset,BASEADR_4MB_CE(1));
BASEADR_4MB_D(1) <= ((D(1).PIN AND NOT D(2).PIN AND NOT D(3).PIN)
	OR (NOT D(1).PIN AND D(2).PIN AND NOT D(3).PIN));
BASEADR_4MB_CE(1) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(1) AND 
	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22));

FDCPE_BASEADR_4MB2: FDCPE port map (BASEADR_4MB(2),BASEADR_4MB_D(2),clk,NOT reset,'0',BASEADR_4MB_CE(2));
BASEADR_4MB_D(2) <= (D(1).PIN AND D(2).PIN AND NOT D(3).PIN);
BASEADR_4MB_CE(2) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(1) AND 
	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22));


BYTE(0) <= ((NOT RW AND NOT A(1) AND SIZ(1) AND NOT SIZ(0))
	OR (NOT RW AND NOT A(1) AND NOT SIZ(1) AND SIZ(0))
	OR (NOT RW AND NOT A(1) AND SIZ(0) AND NOT A(0))
	OR (NOT RW AND NOT SIZ(1) AND SIZ(0) AND NOT A(0)));


BYTE(1) <= ((NOT RW AND A(1) AND A(0))
	OR (NOT RW AND NOT A(1) AND NOT SIZ(1) AND SIZ(0))
	OR (NOT RW AND NOT A(1) AND SIZ(1) AND NOT SIZ(0) AND NOT A(0)));


BYTE(2) <= ((NOT RW AND A(1))
	OR (NOT RW AND NOT SIZ(1) AND SIZ(0) AND NOT A(0)));


BYTE(3) <= ((NOT RW AND A(1))
	OR (NOT RW AND A(0)));


CIIN_I <= ((ROM_OUT_ENABLE_S.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));
CIIN <= CIIN_I when CIIN_OE = '1' else 'Z';
CIIN_OE <= NOT CIIN_and0000;


CIIN_and0000 <= NOT (((NOT $OpTx$INV$51)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (EXP50_.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))));

FDCPE_D0: FDCPE port map (D_I(0),D(0),clk,'0','0');
D(0) <= ((EXP28_.EXP)
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	A(5) AND NOT A(4) AND A(2) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(3) AND 
	NOT A(5) AND A(4) AND NOT A(2) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND 
	A(5) AND NOT A(4) AND A(2) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND A(5) AND 
	NOT A(4) AND A(2) AND NOT A(6))
	OR (NOT D(0) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND NOT A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT A(2))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	A(3) AND NOT A(5) AND A(4) AND NOT A(6)));
D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
D_OE(0) <= NOT Mtrien_Dout;

FDCPE_D1: FDCPE port map (D_I(1),D(1),clk,'0','0');
D(1) <= ((AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	A(3) AND NOT A(5) AND A(4) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	NOT A(5) AND A(4) AND A(2) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(3) AND 
	NOT A(5) AND A(4) AND A(2) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND NOT A(5) AND 
	A(4) AND NOT A(2) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND NOT A(5) AND 
	NOT A(4) AND A(2) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	NOT A(3) AND A(5) AND NOT A(4) AND A(2) AND NOT A(6))
	OR (NOT D(1) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6))
	OR (NOT AUTO_CONFIG_DONE(1) AND A(1) AND NOT A(3) AND NOT A(5) AND 
	NOT A(4) AND A(2) AND NOT A(6)));
D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
D_OE(1) <= NOT Mtrien_Dout;

FDCPE_D2: FDCPE port map (D_I(2),D(2),clk,'0','0');
D(2) <= ((AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	NOT A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	NOT A(3) AND NOT A(5) AND A(2) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	NOT A(3) AND NOT A(4) AND A(2) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	A(3) AND NOT A(5) AND A(4) AND A(2) AND NOT A(6))
	OR (NOT D(2) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND NOT A(5) AND 
	A(4) AND A(2) AND NOT A(6)));
D(2) <= D_I(2) when D_OE(2) = '1' else 'Z';
D_OE(2) <= NOT Mtrien_Dout;

FDCPE_D3: FDCPE port map (D_I(3),D(3),clk,'0','0');
D(3) <= ((EXP20_.EXP)
	OR (NOT D(3) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND NOT A(5) AND 
	A(4) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND NOT A(5) AND 
	NOT A(2) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6))
	OR (NOT AUTO_CONFIG_DONE(1) AND A(1) AND NOT A(3) AND NOT A(5) AND 
	NOT A(2) AND NOT A(6)));
D(3) <= D_I(3) when D_OE(3) = '1' else 'Z';
D_OE(3) <= NOT Mtrien_Dout;


DSACK_I(0) <= '1';
DSACK(0) <= DSACK_I(0) when DSACK_OE(0) = '1' else 'Z';
DSACK_OE(0) <= DSACK_INT(1)/DSACK_INT(1)_TRST;


DSACK_I(1) <= NOT (((NOT nAS AND NOT DSACK_16BIT)
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))));
DSACK(1) <= DSACK_I(1) when DSACK_OE(1) = '1' else 'Z';
DSACK_OE(1) <= DSACK_INT(1)/DSACK_INT(1)_TRST;

FDCPE_DSACK_16BIT: FDCPE port map (DSACK_16BIT,DSACK_16BIT_D,clk,'0',nAS);
DSACK_16BIT_D <= ((DSACK_16BIT AND $OpTx$FX_DC$504)
	OR (NOT RW AND DSACK_16BIT AND NOT IDE_ENABLE)
	OR (DSACK_16BIT AND IDE_ENABLE AND NOT IDE_WAIT)
	OR (IDE_DSACK_D1 AND IDE_ENABLE AND IDE_WAIT AND 
	NOT $OpTx$FX_DC$504)
	OR (IDE_DSACK_D3 AND NOT $OpTx$FX_DC$506));

FDCPE_DSACK_32BIT: FDCPE port map (DSACK_32BIT,DSACK_32BIT_D,clk,'0',NOT reset);
DSACK_32BIT_D <= ((BYTE_2_OBUF.EXP)
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));

FDCPE_DSACK_32BIT_D0: FDCPE port map (DSACK_32BIT_D0,DSACK_32BIT_D0_D,clk,'0',NOT reset);
DSACK_32BIT_D0_D <= ((NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
	NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
	NOT A(21) AND NOT A(22))
	OR (SHUT_UP(0).EXP)
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	NOT A(21) AND NOT A(22)));

FDCPE_DSACK_32BIT_D1: FDCPE port map (DSACK_32BIT_D1,DSACK_32BIT_D1_D,clk,'0',NOT reset);
DSACK_32BIT_D1_D <= ((EXP43_.EXP)
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
	NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
	NOT A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	NOT A(21) AND NOT A(22)));

FDCPE_DSACK_32BIT_D2: FDCPE port map (DSACK_32BIT_D2,DSACK_32BIT_D2_D,clk,'0',NOT reset);
DSACK_32BIT_D2_D <= ((NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
	NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
	NOT A(21) AND NOT A(22))
	OR (EXP27_.EXP)
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	NOT A(21) AND NOT A(22)));


DSACK_INT(1)/DSACK_INT(1)_TRST <= ((NOT $OpTx$INV$51)
	OR (EXP51_.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));





































































































FDCPE_IDE_A0: FDCPE port map (IDE_A(0),IDE_A_D(0),clk,'0',nAS);
IDE_A_D(0) <= ((A(9) AND NOT $OpTx$FX_DC$504)
	OR (IDE_A(0) AND $OpTx$FX_DC$504));

FDCPE_IDE_A1: FDCPE port map (IDE_A(1),IDE_A_D(1),clk,'0',nAS);
IDE_A_D(1) <= ((A(10) AND NOT $OpTx$FX_DC$504)
	OR (IDE_A(1) AND $OpTx$FX_DC$504));

FDCPE_IDE_A2: FDCPE port map (IDE_A(2),IDE_A_D(2),clk,'0',nAS);
IDE_A_D(2) <= ((A(11) AND NOT $OpTx$FX_DC$504)
	OR (IDE_A(2) AND $OpTx$FX_DC$504));

FDCPE_IDE_BASEADR0: FDCPE port map (IDE_BASEADR(0),D(0).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(0));
IDE_BASEADR_CE(0) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT RW AND NOT nDS AND A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_IDE_BASEADR1: FDCPE port map (IDE_BASEADR(1),D(1).PIN,clk,NOT reset,'0',IDE_BASEADR_CE(1));
IDE_BASEADR_CE(1) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT RW AND NOT nDS AND A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_IDE_BASEADR2: FDCPE port map (IDE_BASEADR(2),D(2).PIN,clk,NOT reset,'0',IDE_BASEADR_CE(2));
IDE_BASEADR_CE(2) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT RW AND NOT nDS AND A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_IDE_BASEADR3: FDCPE port map (IDE_BASEADR(3),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(3));
IDE_BASEADR_CE(3) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT RW AND NOT nDS AND A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_IDE_BASEADR4: FDCPE port map (IDE_BASEADR(4),D(0).PIN,clk,NOT reset,'0',IDE_BASEADR_CE(4));
IDE_BASEADR_CE(4) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT RW AND NOT nDS AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_IDE_BASEADR5: FDCPE port map (IDE_BASEADR(5),D(1).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(5));
IDE_BASEADR_CE(5) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT RW AND NOT nDS AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_IDE_BASEADR6: FDCPE port map (IDE_BASEADR(6),D(2).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(6));
IDE_BASEADR_CE(6) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT RW AND NOT nDS AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_IDE_BASEADR7: FDCPE port map (IDE_BASEADR(7),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(7));
IDE_BASEADR_CE(7) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT RW AND NOT nDS AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));

FDCPE_IDE_CS0: FDCPE port map (IDE_CS(0),IDE_CS_D(0),clk,'0',nAS);
IDE_CS_D(0) <= ((NOT A(12) AND NOT $OpTx$FX_DC$504)
	OR (IDE_CS(0) AND $OpTx$FX_DC$504));

FDCPE_IDE_CS1: FDCPE port map (IDE_CS(1),IDE_CS_D(1),clk,'0',nAS);
IDE_CS_D(1) <= ((NOT A(13) AND NOT $OpTx$FX_DC$504)
	OR (IDE_CS(1) AND $OpTx$FX_DC$504));

FDCPE_IDE_DSACK_D0: FDCPE port map (IDE_DSACK_D0,IDE_DSACK_D0_D,clk,'0',nAS);
IDE_DSACK_D0_D <= ((EXP36_.EXP)
	OR (IDE_BASEADR(3) AND IDE_DSACK_D0 AND NOT A(19))
	OR (NOT IDE_BASEADR(3) AND IDE_DSACK_D0 AND A(19))
	OR (IDE_BASEADR(4) AND IDE_DSACK_D0 AND NOT A(20))
	OR (NOT IDE_BASEADR(4) AND IDE_DSACK_D0 AND A(20))
	OR (IDE_BASEADR(5) AND IDE_DSACK_D0 AND NOT A(21))
	OR (IDE_W_OBUF.EXP)
	OR (NOT IDE_BASEADR(0) AND IDE_DSACK_D0 AND A(16))
	OR (IDE_BASEADR(1) AND IDE_DSACK_D0 AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND IDE_DSACK_D0 AND A(17))
	OR (IDE_BASEADR(2) AND IDE_DSACK_D0 AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND IDE_DSACK_D0 AND A(18))
	OR (NOT reset AND IDE_DSACK_D0)
	OR (SHUT_UP(1) AND IDE_DSACK_D0)
	OR (IDE_DSACK_D0 AND NOT $OpTx$$OpTx$FX_DC$69_INV$758)
	OR (IDE_BASEADR(0) AND IDE_DSACK_D0 AND NOT A(16)));

FDCPE_IDE_DSACK_D1: FDCPE port map (IDE_DSACK_D1,IDE_DSACK_D1_D,clk,'0',nAS);
IDE_DSACK_D1_D <= ((IDE_DSACK_D1 AND $OpTx$FX_DC$504)
	OR (IDE_DSACK_D0 AND NOT $OpTx$FX_DC$504));

FDCPE_IDE_DSACK_D2: FDCPE port map (IDE_DSACK_D2,IDE_DSACK_D2_D,clk,'0',nAS);
IDE_DSACK_D2_D <= ((IDE_DSACK_D1 AND NOT $OpTx$FX_DC$504)
	OR (IDE_DSACK_D2 AND $OpTx$FX_DC$504));

FDCPE_IDE_DSACK_D3: FDCPE port map (IDE_DSACK_D3,IDE_DSACK_D3_D,clk,'0',nAS);
IDE_DSACK_D3_D <= ((IDE_DSACK_D2 AND NOT $OpTx$FX_DC$504)
	OR (IDE_DSACK_D3 AND $OpTx$FX_DC$504));

FTCPE_IDE_ENABLE: FTCPE port map (IDE_ENABLE,IDE_ENABLE_T,clk,NOT reset,'0');
IDE_ENABLE_T <= (NOT nAS AND NOT RW AND NOT IDE_ENABLE AND NOT $OpTx$INV$51);


IDE_R <= IDE_R_BUFR;

FDCPE_IDE_R_BUFR: FDCPE port map (IDE_R_BUFR,IDE_R_BUFR_D,clk,'0',nAS);
IDE_R_BUFR_D <= ((ROM_ENABLE_OBUF.EXP)
	OR (NOT IDE_ENABLE AND IDE_R_BUFR)
	OR (IDE_BASEADR(0) AND NOT A(16) AND IDE_R_BUFR)
	OR (NOT IDE_BASEADR(0) AND A(16) AND IDE_R_BUFR)
	OR (IDE_BASEADR(1) AND NOT A(17) AND IDE_R_BUFR)
	OR (NOT IDE_BASEADR(1) AND A(17) AND IDE_R_BUFR)
	OR (EXP24_.EXP)
	OR (IDE_BASEADR(2) AND NOT A(18) AND IDE_R_BUFR)
	OR (NOT IDE_BASEADR(2) AND A(18) AND IDE_R_BUFR)
	OR (IDE_BASEADR(3) AND NOT A(19) AND IDE_R_BUFR)
	OR (NOT IDE_BASEADR(3) AND A(19) AND IDE_R_BUFR)
	OR (IDE_BASEADR(4) AND NOT A(20) AND IDE_R_BUFR)
	OR (NOT reset AND IDE_R_BUFR)
	OR (NOT RW AND IDE_R_BUFR)
	OR (SHUT_UP(1) AND IDE_R_BUFR)
	OR (IDE_R_BUFR AND NOT $OpTx$$OpTx$FX_DC$69_INV$758));

FDCPE_IDE_W: FDCPE port map (IDE_W,IDE_W_D,clk,'0',nAS);
IDE_W_D <= (($OpTx$DEC_IDE_W_OBUF$1)
	OR (IDE_BASEADR(7) AND NOT A(23) AND IDE_W));


INT2 <= '1';


IO4 <= ((nAS AND A(2))
	OR (IDE_ENABLE AND A(2))
	OR (A(2) AND $OpTx$INV$51)
	OR (NOT nAS AND ROM_OUT_ENABLE_S AND NOT IDE_ENABLE AND 
	NOT $OpTx$INV$51));


IO5 <= ((A(3))
	OR (NOT nAS AND NOT IDE_ENABLE AND NOT $OpTx$INV$51));

FDCPE_Mtrien_Dout: FDCPE port map (Mtrien_Dout,Mtrien_Dout_D,clk,'0',NOT reset);
Mtrien_Dout_D <= ((NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND RW AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND RW AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22)));


ROM_ENABLE <= NOT ((NOT nAS AND NOT IDE_ENABLE AND NOT $OpTx$INV$51));

FDCPE_ROM_OUT_ENABLE_S: FDCPE port map (ROM_OUT_ENABLE_S,ROM_OUT_ENABLE_S_D,clk,'0',nAS);
ROM_OUT_ENABLE_S_D <= ((IDE_DSACK_D1 AND NOT $OpTx$FX_DC$506)
	OR (ROM_OUT_ENABLE_S AND $OpTx$FX_DC$506));

FTCPE_SHUT_UP0: FTCPE port map (SHUT_UP(0),SHUT_UP_T(0),clk,'0',NOT reset,SHUT_UP_CE(0));
SHUT_UP_T(0) <= ((NOT SHUT_UP(0) AND D(3).PIN AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT A(0) AND A(6))
	OR (NOT SHUT_UP(0) AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND A(2) AND 
	NOT A(0) AND A(6))
	OR (SHUT_UP(0) AND NOT D(3).PIN AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT A(2) AND NOT A(0) AND A(6)));
SHUT_UP_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22));

FTCPE_SHUT_UP1: FTCPE port map (SHUT_UP(1),SHUT_UP_T(1),clk,'0',NOT reset,SHUT_UP_CE(1));
SHUT_UP_T(1) <= ((SHUT_UP(1) AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
	NOT A(0) AND A(6))
	OR (NOT SHUT_UP(1) AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND A(2) AND 
	NOT A(0) AND A(6)));
SHUT_UP_CE(1) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT RW AND NOT nDS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22));


STERM <= NOT (((EXP37_.EXP)
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))));


nCS1 <= ((NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));


nCS2 <= ((NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));

FDCPE_nOE: FDCPE port map (nOE,nOE_D,clk,'0',NOT reset);
nOE_D <= ((NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR(0) AND 
	BASEADR(1) AND BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND 
	BASEADR(1) AND BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (BYTE_3_OBUF.EXP)
	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR(0) AND 
	BASEADR(1) AND NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR(0) AND 
	NOT BASEADR(1) AND BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR(0) AND 
	NOT BASEADR(1) AND NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND 
	BASEADR(1) AND NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND 
	NOT BASEADR(1) AND BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));


nRAM_SEL <= NOT (((NOT $OpTx$INV$51)
	OR (EXP21_.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))));

FDCPE_nWE: FDCPE port map (nWE,nWE_D,clk,'0',NOT reset);
nWE_D <= ((EXP33_.EXP)
	OR (NOT nAS AND NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND NOT A(22))
	OR (NOT nAS AND NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND NOT A(22))
	OR (NOT nAS AND NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
	NOT A(21) AND A(22))
	OR (NOT nAS AND NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	NOT A(21) AND NOT A(22))
	OR (NOT nAS AND NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	A(21) AND A(22))
	OR (NOT nAS AND NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
	NOT A(21) AND A(22)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
