Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 25 20:02:55 2022
| Host         : LAPTOP-O3N8AFU4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_Digital_timing_summary_routed.rpt -rpx top_Digital_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_Digital
| Device       : 7k160t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/clock_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_enable_d_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U33/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0] (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: USBInterface/Inst_ft600_fifo245_core/SEC_SYS/iCAPCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 264 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 85 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.167       -0.167                      1                18600        0.067        0.000                      0                18579       -0.250       -0.250                       1                  9761  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
ADC_1_CLK_A_P                {0.000 1.142}        2.283           438.020         
  ADC_DESER1_n_1             {0.000 6.849}        15.981          62.574          
CLK_40_P                     {0.000 6.250}        25.000          40.000          
D_LVDS_DCLK                  {0.000 5.000}        6.250           160.000         
  clk_out3_DTClockGenerator  {5.000 11.250}       12.500          80.000          
    clkfbout_fast_clock      {5.000 11.250}       12.500          80.000          
  clk_out5_DTClockGenerator  {5.000 25.000}       40.000          25.000          
  clkfbout_DTClockGenerator  {5.000 8.125}        6.250           160.000         
clk_100                      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0         {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0         {0.000 5.000}        10.000          100.000         
clk_ftdi                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_1_CLK_A_P                                                                                                                                                                  1.034        0.000                       0                    66  
  ADC_DESER1_n_1                   9.542        0.000                      0                 2710        0.108        0.000                      0                 2710        6.499        0.000                       0                  1390  
D_LVDS_DCLK                        0.031        0.000                      0                12310        0.067        0.000                      0                12310       -0.250       -0.250                       1                  6845  
  clk_out3_DTClockGenerator                                                                                                                                                    3.250        0.000                       0                     3  
    clkfbout_fast_clock                                                                                                                                                       11.091        0.000                       0                     3  
  clk_out5_DTClockGenerator                                                                                                                                                   38.592        0.000                       0                     2  
  clkfbout_DTClockGenerator                                                                                                                                                    4.841        0.000                       0                     3  
clk_100                            5.280        0.000                      0                  337        0.124        0.000                      0                  337        3.000        0.000                       0                   158  
  clk_out1_clk_wiz_0                                                                                                                                                           0.264        0.000                       0                     3  
  clk_out3_clk_wiz_0              33.348        0.000                      0                  509        0.158        0.000                      0                  509       19.600        0.000                       0                   208  
  clkfbout_clk_wiz_0                                                                                                                                                           8.929        0.000                       0                     2  
clk_ftdi                           5.368        0.000                      0                 2124        0.107        0.000                      0                 2124        4.600        0.000                       0                  1078  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ADC_DESER1_n_1      D_LVDS_DCLK              15.243        0.000                      0                    9                                                                        
clk_100             clk_out3_clk_wiz_0        5.346        0.000                      0                  284        0.097        0.000                      0                  284  
D_LVDS_DCLK         clk_ftdi                  5.580        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   ADC_DESER1_n_1      ADC_DESER1_n_1           14.638        0.000                      0                   38        0.319        0.000                      0                   38  
**async_default**   D_LVDS_DCLK         D_LVDS_DCLK              -0.167       -0.167                      1                  446        0.165        0.000                      0                  446  
**async_default**   clk_ftdi            clk_ftdi                  8.426        0.000                      0                   58        0.289        0.000                      0                   58  
**async_default**   clk_100             clk_out3_clk_wiz_0        6.846        0.000                      0                   41        0.656        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_A_P
  To Clock:  ADC_1_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_A_P
Waveform(ns):       { 0.000 1.142 }
Period(ns):         2.283
Sources:            { ADC_1_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.283       1.034      BUFIO_X1Y9     adcs/adc_interface1/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.283       1.034      BUFR_X1Y9      adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y110  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y110  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y109  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y109  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_slave/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y120  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y120  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y119  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y119  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_slave/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        9.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.542ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_SYNC1/error_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 0.481ns (7.918%)  route 5.593ns (92.082%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 18.860 - 15.981 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.581     3.244    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y145       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y145       FDRE (Prop_fdre_C_Q)         0.223     3.467 r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/Q
                         net (fo=2, routed)           0.904     4.371    adcs/adc_interface1/ADC_SYNC1/error_counter_reg_n_0_[20]
    SLICE_X103Y141       LUT4 (Prop_lut4_I1_O)        0.043     4.414 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11/O
                         net (fo=1, routed)           0.653     5.067    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11_n_0
    SLICE_X103Y145       LUT5 (Prop_lut5_I4_O)        0.043     5.110 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7/O
                         net (fo=1, routed)           0.101     5.211    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7_n_0
    SLICE_X103Y145       LUT4 (Prop_lut4_I1_O)        0.043     5.254 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4/O
                         net (fo=56, routed)          1.310     6.564    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4_n_0
    SLICE_X90Y147        LUT3 (Prop_lut3_I1_O)        0.043     6.607 f  adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5/O
                         net (fo=16, routed)          1.041     7.648    adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I1_O)        0.043     7.691 r  adcs/adc_interface1/ADC_SYNC1/program_delay_i_3/O
                         net (fo=9, routed)           0.912     8.604    adcs/adc_interface1/ADC_SYNC1/program_delay_i_3_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I4_O)        0.043     8.647 r  adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_1/O
                         net (fo=32, routed)          0.672     9.319    adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_1_n_0
    SLICE_X102Y146       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.524    18.860    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y146       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[21]/C
                         clock pessimism              0.340    19.200    
                         clock uncertainty           -0.035    19.165    
    SLICE_X102Y146       FDRE (Setup_fdre_C_R)       -0.304    18.861    adcs/adc_interface1/ADC_SYNC1/error_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         18.861    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  9.542    

Slack (MET) :             9.542ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_SYNC1/error_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 0.481ns (7.918%)  route 5.593ns (92.082%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 18.860 - 15.981 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.581     3.244    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y145       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y145       FDRE (Prop_fdre_C_Q)         0.223     3.467 r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/Q
                         net (fo=2, routed)           0.904     4.371    adcs/adc_interface1/ADC_SYNC1/error_counter_reg_n_0_[20]
    SLICE_X103Y141       LUT4 (Prop_lut4_I1_O)        0.043     4.414 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11/O
                         net (fo=1, routed)           0.653     5.067    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11_n_0
    SLICE_X103Y145       LUT5 (Prop_lut5_I4_O)        0.043     5.110 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7/O
                         net (fo=1, routed)           0.101     5.211    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7_n_0
    SLICE_X103Y145       LUT4 (Prop_lut4_I1_O)        0.043     5.254 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4/O
                         net (fo=56, routed)          1.310     6.564    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4_n_0
    SLICE_X90Y147        LUT3 (Prop_lut3_I1_O)        0.043     6.607 f  adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5/O
                         net (fo=16, routed)          1.041     7.648    adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I1_O)        0.043     7.691 r  adcs/adc_interface1/ADC_SYNC1/program_delay_i_3/O
                         net (fo=9, routed)           0.912     8.604    adcs/adc_interface1/ADC_SYNC1/program_delay_i_3_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I4_O)        0.043     8.647 r  adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_1/O
                         net (fo=32, routed)          0.672     9.319    adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_1_n_0
    SLICE_X102Y146       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.524    18.860    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y146       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[22]/C
                         clock pessimism              0.340    19.200    
                         clock uncertainty           -0.035    19.165    
    SLICE_X102Y146       FDRE (Setup_fdre_C_R)       -0.304    18.861    adcs/adc_interface1/ADC_SYNC1/error_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         18.861    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  9.542    

Slack (MET) :             9.542ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_SYNC1/error_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 0.481ns (7.918%)  route 5.593ns (92.082%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 18.860 - 15.981 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.581     3.244    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y145       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y145       FDRE (Prop_fdre_C_Q)         0.223     3.467 r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/Q
                         net (fo=2, routed)           0.904     4.371    adcs/adc_interface1/ADC_SYNC1/error_counter_reg_n_0_[20]
    SLICE_X103Y141       LUT4 (Prop_lut4_I1_O)        0.043     4.414 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11/O
                         net (fo=1, routed)           0.653     5.067    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11_n_0
    SLICE_X103Y145       LUT5 (Prop_lut5_I4_O)        0.043     5.110 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7/O
                         net (fo=1, routed)           0.101     5.211    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7_n_0
    SLICE_X103Y145       LUT4 (Prop_lut4_I1_O)        0.043     5.254 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4/O
                         net (fo=56, routed)          1.310     6.564    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4_n_0
    SLICE_X90Y147        LUT3 (Prop_lut3_I1_O)        0.043     6.607 f  adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5/O
                         net (fo=16, routed)          1.041     7.648    adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I1_O)        0.043     7.691 r  adcs/adc_interface1/ADC_SYNC1/program_delay_i_3/O
                         net (fo=9, routed)           0.912     8.604    adcs/adc_interface1/ADC_SYNC1/program_delay_i_3_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I4_O)        0.043     8.647 r  adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_1/O
                         net (fo=32, routed)          0.672     9.319    adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_1_n_0
    SLICE_X102Y146       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.524    18.860    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y146       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[23]/C
                         clock pessimism              0.340    19.200    
                         clock uncertainty           -0.035    19.165    
    SLICE_X102Y146       FDRE (Setup_fdre_C_R)       -0.304    18.861    adcs/adc_interface1/ADC_SYNC1/error_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         18.861    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  9.542    

Slack (MET) :             9.542ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_SYNC1/error_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 0.481ns (7.918%)  route 5.593ns (92.082%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 18.860 - 15.981 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.581     3.244    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y145       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y145       FDRE (Prop_fdre_C_Q)         0.223     3.467 r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/Q
                         net (fo=2, routed)           0.904     4.371    adcs/adc_interface1/ADC_SYNC1/error_counter_reg_n_0_[20]
    SLICE_X103Y141       LUT4 (Prop_lut4_I1_O)        0.043     4.414 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11/O
                         net (fo=1, routed)           0.653     5.067    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11_n_0
    SLICE_X103Y145       LUT5 (Prop_lut5_I4_O)        0.043     5.110 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7/O
                         net (fo=1, routed)           0.101     5.211    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7_n_0
    SLICE_X103Y145       LUT4 (Prop_lut4_I1_O)        0.043     5.254 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4/O
                         net (fo=56, routed)          1.310     6.564    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4_n_0
    SLICE_X90Y147        LUT3 (Prop_lut3_I1_O)        0.043     6.607 f  adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5/O
                         net (fo=16, routed)          1.041     7.648    adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I1_O)        0.043     7.691 r  adcs/adc_interface1/ADC_SYNC1/program_delay_i_3/O
                         net (fo=9, routed)           0.912     8.604    adcs/adc_interface1/ADC_SYNC1/program_delay_i_3_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I4_O)        0.043     8.647 r  adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_1/O
                         net (fo=32, routed)          0.672     9.319    adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_1_n_0
    SLICE_X102Y146       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.524    18.860    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y146       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[24]/C
                         clock pessimism              0.340    19.200    
                         clock uncertainty           -0.035    19.165    
    SLICE_X102Y146       FDRE (Setup_fdre_C_R)       -0.304    18.861    adcs/adc_interface1/ADC_SYNC1/error_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         18.861    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  9.542    

Slack (MET) :             9.607ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_SYNC1/error_counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 0.481ns (7.869%)  route 5.632ns (92.131%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 18.860 - 15.981 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.581     3.244    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y145       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y145       FDRE (Prop_fdre_C_Q)         0.223     3.467 r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/Q
                         net (fo=2, routed)           0.904     4.371    adcs/adc_interface1/ADC_SYNC1/error_counter_reg_n_0_[20]
    SLICE_X103Y141       LUT4 (Prop_lut4_I1_O)        0.043     4.414 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11/O
                         net (fo=1, routed)           0.653     5.067    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11_n_0
    SLICE_X103Y145       LUT5 (Prop_lut5_I4_O)        0.043     5.110 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7/O
                         net (fo=1, routed)           0.101     5.211    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7_n_0
    SLICE_X103Y145       LUT4 (Prop_lut4_I1_O)        0.043     5.254 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4/O
                         net (fo=56, routed)          1.310     6.564    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4_n_0
    SLICE_X90Y147        LUT3 (Prop_lut3_I1_O)        0.043     6.607 f  adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5/O
                         net (fo=16, routed)          1.041     7.648    adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I1_O)        0.043     7.691 r  adcs/adc_interface1/ADC_SYNC1/program_delay_i_3/O
                         net (fo=9, routed)           0.968     8.659    adcs/adc_interface1/ADC_SYNC1/program_delay_i_3_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I3_O)        0.043     8.702 r  adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_2/O
                         net (fo=32, routed)          0.655     9.357    adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_2_n_0
    SLICE_X102Y148       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.524    18.860    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y148       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[29]/C
                         clock pessimism              0.340    19.200    
                         clock uncertainty           -0.035    19.165    
    SLICE_X102Y148       FDRE (Setup_fdre_C_CE)      -0.201    18.964    adcs/adc_interface1/ADC_SYNC1/error_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  9.607    

Slack (MET) :             9.607ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_SYNC1/error_counter_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 0.481ns (7.869%)  route 5.632ns (92.131%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 18.860 - 15.981 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.581     3.244    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y145       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y145       FDRE (Prop_fdre_C_Q)         0.223     3.467 r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/Q
                         net (fo=2, routed)           0.904     4.371    adcs/adc_interface1/ADC_SYNC1/error_counter_reg_n_0_[20]
    SLICE_X103Y141       LUT4 (Prop_lut4_I1_O)        0.043     4.414 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11/O
                         net (fo=1, routed)           0.653     5.067    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11_n_0
    SLICE_X103Y145       LUT5 (Prop_lut5_I4_O)        0.043     5.110 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7/O
                         net (fo=1, routed)           0.101     5.211    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7_n_0
    SLICE_X103Y145       LUT4 (Prop_lut4_I1_O)        0.043     5.254 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4/O
                         net (fo=56, routed)          1.310     6.564    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4_n_0
    SLICE_X90Y147        LUT3 (Prop_lut3_I1_O)        0.043     6.607 f  adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5/O
                         net (fo=16, routed)          1.041     7.648    adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I1_O)        0.043     7.691 r  adcs/adc_interface1/ADC_SYNC1/program_delay_i_3/O
                         net (fo=9, routed)           0.968     8.659    adcs/adc_interface1/ADC_SYNC1/program_delay_i_3_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I3_O)        0.043     8.702 r  adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_2/O
                         net (fo=32, routed)          0.655     9.357    adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_2_n_0
    SLICE_X102Y148       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.524    18.860    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y148       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[30]/C
                         clock pessimism              0.340    19.200    
                         clock uncertainty           -0.035    19.165    
    SLICE_X102Y148       FDRE (Setup_fdre_C_CE)      -0.201    18.964    adcs/adc_interface1/ADC_SYNC1/error_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  9.607    

Slack (MET) :             9.607ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_SYNC1/error_counter_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 0.481ns (7.869%)  route 5.632ns (92.131%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 18.860 - 15.981 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.581     3.244    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y145       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y145       FDRE (Prop_fdre_C_Q)         0.223     3.467 r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/Q
                         net (fo=2, routed)           0.904     4.371    adcs/adc_interface1/ADC_SYNC1/error_counter_reg_n_0_[20]
    SLICE_X103Y141       LUT4 (Prop_lut4_I1_O)        0.043     4.414 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11/O
                         net (fo=1, routed)           0.653     5.067    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11_n_0
    SLICE_X103Y145       LUT5 (Prop_lut5_I4_O)        0.043     5.110 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7/O
                         net (fo=1, routed)           0.101     5.211    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7_n_0
    SLICE_X103Y145       LUT4 (Prop_lut4_I1_O)        0.043     5.254 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4/O
                         net (fo=56, routed)          1.310     6.564    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4_n_0
    SLICE_X90Y147        LUT3 (Prop_lut3_I1_O)        0.043     6.607 f  adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5/O
                         net (fo=16, routed)          1.041     7.648    adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I1_O)        0.043     7.691 r  adcs/adc_interface1/ADC_SYNC1/program_delay_i_3/O
                         net (fo=9, routed)           0.968     8.659    adcs/adc_interface1/ADC_SYNC1/program_delay_i_3_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I3_O)        0.043     8.702 r  adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_2/O
                         net (fo=32, routed)          0.655     9.357    adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_2_n_0
    SLICE_X102Y148       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.524    18.860    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y148       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[31]/C
                         clock pessimism              0.340    19.200    
                         clock uncertainty           -0.035    19.165    
    SLICE_X102Y148       FDRE (Setup_fdre_C_CE)      -0.201    18.964    adcs/adc_interface1/ADC_SYNC1/error_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  9.607    

Slack (MET) :             9.622ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_SYNC1/error_counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 0.481ns (7.888%)  route 5.617ns (92.112%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 18.860 - 15.981 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.581     3.244    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y145       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y145       FDRE (Prop_fdre_C_Q)         0.223     3.467 r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/Q
                         net (fo=2, routed)           0.904     4.371    adcs/adc_interface1/ADC_SYNC1/error_counter_reg_n_0_[20]
    SLICE_X103Y141       LUT4 (Prop_lut4_I1_O)        0.043     4.414 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11/O
                         net (fo=1, routed)           0.653     5.067    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11_n_0
    SLICE_X103Y145       LUT5 (Prop_lut5_I4_O)        0.043     5.110 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7/O
                         net (fo=1, routed)           0.101     5.211    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7_n_0
    SLICE_X103Y145       LUT4 (Prop_lut4_I1_O)        0.043     5.254 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4/O
                         net (fo=56, routed)          1.310     6.564    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4_n_0
    SLICE_X90Y147        LUT3 (Prop_lut3_I1_O)        0.043     6.607 f  adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5/O
                         net (fo=16, routed)          1.041     7.648    adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I1_O)        0.043     7.691 r  adcs/adc_interface1/ADC_SYNC1/program_delay_i_3/O
                         net (fo=9, routed)           0.968     8.659    adcs/adc_interface1/ADC_SYNC1/program_delay_i_3_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I3_O)        0.043     8.702 r  adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_2/O
                         net (fo=32, routed)          0.641     9.342    adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_2_n_0
    SLICE_X102Y146       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.524    18.860    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y146       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[21]/C
                         clock pessimism              0.340    19.200    
                         clock uncertainty           -0.035    19.165    
    SLICE_X102Y146       FDRE (Setup_fdre_C_CE)      -0.201    18.964    adcs/adc_interface1/ADC_SYNC1/error_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  9.622    

Slack (MET) :             9.622ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_SYNC1/error_counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 0.481ns (7.888%)  route 5.617ns (92.112%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 18.860 - 15.981 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.581     3.244    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y145       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y145       FDRE (Prop_fdre_C_Q)         0.223     3.467 r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/Q
                         net (fo=2, routed)           0.904     4.371    adcs/adc_interface1/ADC_SYNC1/error_counter_reg_n_0_[20]
    SLICE_X103Y141       LUT4 (Prop_lut4_I1_O)        0.043     4.414 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11/O
                         net (fo=1, routed)           0.653     5.067    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11_n_0
    SLICE_X103Y145       LUT5 (Prop_lut5_I4_O)        0.043     5.110 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7/O
                         net (fo=1, routed)           0.101     5.211    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7_n_0
    SLICE_X103Y145       LUT4 (Prop_lut4_I1_O)        0.043     5.254 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4/O
                         net (fo=56, routed)          1.310     6.564    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4_n_0
    SLICE_X90Y147        LUT3 (Prop_lut3_I1_O)        0.043     6.607 f  adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5/O
                         net (fo=16, routed)          1.041     7.648    adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I1_O)        0.043     7.691 r  adcs/adc_interface1/ADC_SYNC1/program_delay_i_3/O
                         net (fo=9, routed)           0.968     8.659    adcs/adc_interface1/ADC_SYNC1/program_delay_i_3_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I3_O)        0.043     8.702 r  adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_2/O
                         net (fo=32, routed)          0.641     9.342    adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_2_n_0
    SLICE_X102Y146       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.524    18.860    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y146       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[22]/C
                         clock pessimism              0.340    19.200    
                         clock uncertainty           -0.035    19.165    
    SLICE_X102Y146       FDRE (Setup_fdre_C_CE)      -0.201    18.964    adcs/adc_interface1/ADC_SYNC1/error_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  9.622    

Slack (MET) :             9.622ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_SYNC1/error_counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 0.481ns (7.888%)  route 5.617ns (92.112%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 18.860 - 15.981 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.581     3.244    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y145       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y145       FDRE (Prop_fdre_C_Q)         0.223     3.467 r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[20]/Q
                         net (fo=2, routed)           0.904     4.371    adcs/adc_interface1/ADC_SYNC1/error_counter_reg_n_0_[20]
    SLICE_X103Y141       LUT4 (Prop_lut4_I1_O)        0.043     4.414 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11/O
                         net (fo=1, routed)           0.653     5.067    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_11_n_0
    SLICE_X103Y145       LUT5 (Prop_lut5_I4_O)        0.043     5.110 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7/O
                         net (fo=1, routed)           0.101     5.211    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_7_n_0
    SLICE_X103Y145       LUT4 (Prop_lut4_I1_O)        0.043     5.254 r  adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4/O
                         net (fo=56, routed)          1.310     6.564    adcs/adc_interface1/ADC_SYNC1/right_lock[7]_i_4_n_0
    SLICE_X90Y147        LUT3 (Prop_lut3_I1_O)        0.043     6.607 f  adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5/O
                         net (fo=16, routed)          1.041     7.648    adcs/adc_interface1/ADC_SYNC1/left_lock[7]_i_5_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I1_O)        0.043     7.691 r  adcs/adc_interface1/ADC_SYNC1/program_delay_i_3/O
                         net (fo=9, routed)           0.968     8.659    adcs/adc_interface1/ADC_SYNC1/program_delay_i_3_n_0
    SLICE_X103Y142       LUT6 (Prop_lut6_I3_O)        0.043     8.702 r  adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_2/O
                         net (fo=32, routed)          0.641     9.342    adcs/adc_interface1/ADC_SYNC1/error_counter[31]_i_2_n_0
    SLICE_X102Y146       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.524    18.860    adcs/adc_interface1/ADC_SYNC1/aaprog.serdes_ioreset_reg
    SLICE_X102Y146       FDRE                                         r  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[23]/C
                         clock pessimism              0.340    19.200    
                         clock uncertainty           -0.035    19.165    
    SLICE_X102Y146       FDRE (Setup_fdre_C_CE)      -0.201    18.964    adcs/adc_interface1/ADC_SYNC1/error_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  9.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.266     1.364    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDPE (Prop_fdpe_C_Q)         0.100     1.464 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.519    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.301     1.609    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.245     1.364    
    SLICE_X105Y128       FDPE (Hold_fdpe_C_D)         0.047     1.411    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.269     1.367    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y131       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.100     1.467 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X109Y131       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.304     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y131       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.245     1.367    
    SLICE_X109Y131       FDPE (Hold_fdpe_C_D)         0.047     1.414    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.265     1.363    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y127       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y127       FDRE (Prop_fdre_C_Q)         0.100     1.463 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.058     1.521    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X106Y127       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.300     1.608    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y127       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.245     1.363    
    SLICE_X106Y127       FDRE (Hold_fdre_C_D)         0.049     1.412    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.265     1.363    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y127       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y127       FDRE (Prop_fdre_C_Q)         0.100     1.463 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.057     1.520    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X106Y127       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.300     1.608    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y127       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.245     1.363    
    SLICE_X106Y127       FDRE (Hold_fdre_C_D)         0.047     1.410    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.265     1.363    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y127       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y127       FDRE (Prop_fdre_C_Q)         0.100     1.463 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     1.519    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X106Y127       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.300     1.608    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y127       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.245     1.363    
    SLICE_X106Y127       FDRE (Hold_fdre_C_D)         0.044     1.407    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.265     1.363    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y127       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y127       FDRE (Prop_fdre_C_Q)         0.100     1.463 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.060     1.523    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X106Y127       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.300     1.608    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y127       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.245     1.363    
    SLICE_X106Y127       FDRE (Hold_fdre_C_D)         0.047     1.410    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y125       FDRE (Prop_fdre_C_Q)         0.100     1.461 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.060     1.521    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X106Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.244     1.361    
    SLICE_X106Y125       FDRE (Hold_fdre_C_D)         0.047     1.408    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[0].ADC_B_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.100ns (19.874%)  route 0.403ns (80.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.273     1.371    adcs/adc_interface1/ADC_DESER1_n_1
    SLICE_X107Y112       FDRE                                         r  adcs/adc_interface1/ADDESR[0].ADC_B_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDRE (Prop_fdre_C_Q)         0.100     1.471 r  adcs/adc_interface1/ADDESR[0].ADC_B_0_reg[0]/Q
                         net (fo=2, routed)           0.403     1.874    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[31]
    RAMB18_X6Y50         RAMB18E1                                     r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.358     1.666    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X6Y50         RAMB18E1                                     r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.210     1.456    
    RAMB18_X6Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.296     1.752    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/AF_A7/bl_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A7/bl_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.130ns (56.623%)  route 0.100ns (43.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.267     1.365    adcs/adc_interface1/AF_A7/aaprog.serdes_ioreset_reg
    SLICE_X109Y129       FDRE                                         r  adcs/adc_interface1/AF_A7/bl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDRE (Prop_fdre_C_Q)         0.100     1.465 r  adcs/adc_interface1/AF_A7/bl_cnt_reg[1]/Q
                         net (fo=5, routed)           0.100     1.565    adcs/adc_interface1/AF_A7/bl_cnt_reg_n_0_[1]
    SLICE_X108Y129       LUT4 (Prop_lut4_I1_O)        0.030     1.595 r  adcs/adc_interface1/AF_A7/bl_cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     1.595    adcs/adc_interface1/AF_A7/plusOp[3]
    SLICE_X108Y129       FDRE                                         r  adcs/adc_interface1/AF_A7/bl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.302     1.610    adcs/adc_interface1/AF_A7/aaprog.serdes_ioreset_reg
    SLICE_X108Y129       FDRE                                         r  adcs/adc_interface1/AF_A7/bl_cnt_reg[3]/C
                         clock pessimism             -0.234     1.376    
    SLICE_X108Y129       FDRE (Hold_fdre_C_D)         0.093     1.469    adcs/adc_interface1/AF_A7/bl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.118     1.479 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.534    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X108Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.244     1.361    
    SLICE_X108Y125       FDRE (Hold_fdre_C_D)         0.045     1.406    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1
Waveform(ns):       { 0.000 6.849 }
Period(ns):         15.981
Sources:            { adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y110   adcs/adc_interface1/ADC_DESER1/pins[10].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y120   adcs/adc_interface1/ADC_DESER1/pins[11].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y116   adcs/adc_interface1/ADC_DESER1/pins[12].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y144   adcs/adc_interface1/ADC_DESER1/pins[13].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y140   adcs/adc_interface1/ADC_DESER1/pins[14].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y148   adcs/adc_interface1/ADC_DESER1/pins[15].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y118   adcs/adc_interface1/ADC_DESER1/pins[16].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y122   adcs/adc_interface1/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y112   adcs/adc_interface1/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y128   adcs/adc_interface1/ADC_DESER1/pins[3].idelaye2_bus/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X102Y141  adcs/adc_interface1/ADC_SYNC1/error_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X99Y127   adcs/adc_interface1/ADC_SYNC1/istart_delay_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X99Y122   adcs/adc_interface1/AF_A5/bl_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X102Y140  adcs/adc_interface1/AF_B6/bl_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X89Y123   adcs/adc_interface1/AF_A0/bl_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X89Y123   adcs/adc_interface1/AF_A0/bl_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X91Y122   adcs/adc_interface1/AF_B0/bl_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X91Y122   adcs/adc_interface1/AF_B0/bl_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X91Y127   adcs/adc_interface1/AF_B1/bl_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X91Y127   adcs/adc_interface1/AF_B1/bl_cnt_reg[3]/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         6.849       6.499      SLICE_X105Y128  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         6.849       6.499      SLICE_X105Y128  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X92Y135   adcs/adc_interface1/AF_A3/locked_reg/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         6.849       6.499      SLICE_X105Y128  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         6.849       6.499      SLICE_X102Y128  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         6.849       6.499      SLICE_X105Y128  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         6.849       6.499      SLICE_X105Y128  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         6.849       6.499      SLICE_X105Y128  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         6.849       6.499      SLICE_X105Y128  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         6.849       6.499      SLICE_X105Y128  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  D_LVDS_DCLK
  To Clock:  D_LVDS_DCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.250ns,  Total Violation       -0.250ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 U51/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U89/PORT_OUT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.170ns  (logic 0.671ns (57.336%)  route 0.499ns (42.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 10.400 - 6.250 ) 
    Source Clock Delay      (SCD):    4.540ns = ( 9.540 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.589     9.540    U51/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y7          RAMB18E1                                     r  U51/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.162 r  U51/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=1, routed)           0.499    10.661    U51/U51_out
    SLICE_X63Y19         LUT2 (Prop_lut2_I0_O)        0.049    10.710 r  U51/PORT_OUT[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.710    U89/gen_wr_a.gen_word_narrow.mem_reg
    SLICE_X63Y19         FDCE                                         r  U89/PORT_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.427    10.400    U89/lopt
    SLICE_X63Y19         FDCE                                         r  U89/PORT_OUT_reg[0]/C
                         clock pessimism              0.318    10.718    
                         clock uncertainty           -0.035    10.683    
    SLICE_X63Y19         FDCE (Setup_fdce_C_D)        0.058    10.741    U89/PORT_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         10.741    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 FC/SP_ADDR_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            FC/Inst_spi_ctrl/rd_data2_reg/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.874ns  (logic 0.314ns (35.927%)  route 0.560ns (64.073%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 10.400 - 6.250 ) 
    Source Clock Delay      (SCD):    4.511ns = ( 9.511 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.560     9.511    FC/lopt
    SLICE_X65Y31         FDRE                                         r  FC/SP_ADDR_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.228     9.739 r  FC/SP_ADDR_reg[1]/Q
                         net (fo=19, routed)          0.450    10.189    FC/Inst_spi_ctrl/out[1]
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.043    10.232 r  FC/Inst_spi_ctrl/rd_data2_i_2/O
                         net (fo=10, routed)          0.110    10.342    FC/Inst_spi_ctrl/p_0_in
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.043    10.385 r  FC/Inst_spi_ctrl/rd_data2_i_1/O
                         net (fo=1, routed)           0.000    10.385    FC/Inst_spi_ctrl/rd_data2_i_1_n_0
    SLICE_X63Y31         FDRE                                         r  FC/Inst_spi_ctrl/rd_data2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.427    10.400    FC/Inst_spi_ctrl/lopt
    SLICE_X63Y31         FDRE                                         r  FC/Inst_spi_ctrl/rd_data2_reg/C
                         clock pessimism              0.338    10.738    
                         clock uncertainty           -0.035    10.703    
    SLICE_X63Y31         FDRE (Setup_fdre_C_D)        0.034    10.737    FC/Inst_spi_ctrl/rd_data2_reg
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 FC/Inst_spi_ctrl/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            FC/Inst_spi_ctrl/spi_clk_int_reg/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.860ns  (logic 0.349ns (40.599%)  route 0.511ns (59.401%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 10.399 - 6.250 ) 
    Source Clock Delay      (SCD):    4.510ns = ( 9.510 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.559     9.510    FC/Inst_spi_ctrl/lopt
    SLICE_X58Y35         FDRE                                         r  FC/Inst_spi_ctrl/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.263     9.773 r  FC/Inst_spi_ctrl/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.408    10.181    FC/Inst_spi_ctrl/state[2]
    SLICE_X56Y35         LUT5 (Prop_lut5_I4_O)        0.043    10.224 r  FC/Inst_spi_ctrl/spi_clk_int_i_3/O
                         net (fo=1, routed)           0.103    10.327    FC/Inst_spi_ctrl/spi_clk_int_i_3_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.043    10.370 r  FC/Inst_spi_ctrl/spi_clk_int_i_1/O
                         net (fo=1, routed)           0.000    10.370    FC/Inst_spi_ctrl/spi_clk_int_i_1_n_0
    SLICE_X56Y35         FDRE                                         r  FC/Inst_spi_ctrl/spi_clk_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.426    10.399    FC/Inst_spi_ctrl/lopt
    SLICE_X56Y35         FDRE                                         r  FC/Inst_spi_ctrl/spi_clk_int_reg/C
                         clock pessimism              0.338    10.737    
                         clock uncertainty           -0.035    10.702    
    SLICE_X56Y35         FDRE (Setup_fdre_C_D)        0.034    10.736    FC/Inst_spi_ctrl/spi_clk_int_reg
  -------------------------------------------------------------------
                         required time                         10.736    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.262ns  (logic 2.058ns (39.110%)  route 3.204ns (60.890%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 15.489 - 11.250 ) 
    Source Clock Delay      (SCD):    4.607ns = ( 9.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.656     9.607    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X5Y8          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      1.800    11.407 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[30]
                         net (fo=11, routed)          0.602    12.009    USBInterface/BUS_ADDR[31]
    SLICE_X91Y41         LUT3 (Prop_lut3_I0_O)        0.043    12.052 r  USBInterface/BUS_DATA_RD_inferred_i_296/O
                         net (fo=2, routed)           0.286    12.338    USBInterface/BUS_DATA_RD_inferred_i_296_n_0
    SLICE_X93Y40         LUT5 (Prop_lut5_I0_O)        0.043    12.381 r  USBInterface/BUS_DATA_RD_inferred_i_164/O
                         net (fo=2, routed)           0.238    12.619    USBInterface/BUS_DATA_RD_inferred_i_164_n_0
    SLICE_X93Y40         LUT5 (Prop_lut5_I3_O)        0.043    12.662 r  USBInterface/BUS_DATA_RD_inferred_i_298/O
                         net (fo=130, routed)         0.716    13.378    USBInterface/BUS_DATA_RD_inferred_i_298_n_0
    SLICE_X85Y30         LUT5 (Prop_lut5_I4_O)        0.043    13.421 r  USBInterface/BUS_DATA_RD_inferred_i_266/O
                         net (fo=1, routed)           0.736    14.157    USBInterface/BUS_DATA_RD_inferred_i_266_n_0
    SLICE_X89Y34         LUT6 (Prop_lut6_I3_O)        0.043    14.200 r  USBInterface/BUS_DATA_RD_inferred_i_133/O
                         net (fo=1, routed)           0.285    14.485    USBInterface/BUS_DATA_RD_inferred_i_133_n_0
    SLICE_X87Y34         LUT6 (Prop_lut6_I4_O)        0.043    14.528 r  USBInterface/BUS_DATA_RD_inferred_i_25/O
                         net (fo=1, routed)           0.341    14.869    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.517    15.489    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    15.829    
                         clock uncertainty           -0.035    15.793    
    RAMB18_X5Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.543    15.250    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.258ns  (logic 2.058ns (39.137%)  route 3.200ns (60.863%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 15.489 - 11.250 ) 
    Source Clock Delay      (SCD):    4.607ns = ( 9.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.656     9.607    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X5Y8          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      1.800    11.407 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[30]
                         net (fo=11, routed)          0.602    12.009    USBInterface/BUS_ADDR[31]
    SLICE_X91Y41         LUT3 (Prop_lut3_I0_O)        0.043    12.052 r  USBInterface/BUS_DATA_RD_inferred_i_296/O
                         net (fo=2, routed)           0.286    12.338    USBInterface/BUS_DATA_RD_inferred_i_296_n_0
    SLICE_X93Y40         LUT5 (Prop_lut5_I0_O)        0.043    12.381 r  USBInterface/BUS_DATA_RD_inferred_i_164/O
                         net (fo=2, routed)           0.238    12.619    USBInterface/BUS_DATA_RD_inferred_i_164_n_0
    SLICE_X93Y40         LUT5 (Prop_lut5_I3_O)        0.043    12.662 r  USBInterface/BUS_DATA_RD_inferred_i_298/O
                         net (fo=130, routed)         0.769    13.431    USBInterface/BUS_DATA_RD_inferred_i_298_n_0
    SLICE_X86Y30         LUT5 (Prop_lut5_I4_O)        0.043    13.474 r  USBInterface/BUS_DATA_RD_inferred_i_278/O
                         net (fo=1, routed)           0.627    14.101    USBInterface/BUS_DATA_RD_inferred_i_278_n_0
    SLICE_X90Y33         LUT6 (Prop_lut6_I3_O)        0.043    14.144 r  USBInterface/BUS_DATA_RD_inferred_i_145/O
                         net (fo=1, routed)           0.400    14.544    USBInterface/BUS_DATA_RD_inferred_i_145_n_0
    SLICE_X89Y34         LUT6 (Prop_lut6_I4_O)        0.043    14.587 r  USBInterface/BUS_DATA_RD_inferred_i_28/O
                         net (fo=1, routed)           0.278    14.865    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.517    15.489    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    15.829    
                         clock uncertainty           -0.035    15.793    
    RAMB18_X5Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.543    15.250    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.865    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/REG_PetirocCfg0_REG_CFG13_WR_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.492ns  (logic 1.800ns (32.777%)  route 3.692ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.045ns = ( 15.295 - 11.250 ) 
    Source Clock Delay      (SCD):    4.607ns = ( 9.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.656     9.607    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X5Y8          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[8])
                                                      1.800    11.407 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[8]
                         net (fo=28, routed)          3.692    15.098    USBInterface/BUS_DATA_WR[8]
    SLICE_X90Y53         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG13_WR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.322    15.295    USBInterface/lopt
    SLICE_X90Y53         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG13_WR_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.538    
                         clock uncertainty           -0.035    15.503    
    SLICE_X90Y53         FDRE (Setup_fdre_C_D)        0.016    15.519    USBInterface/REG_PetirocCfg0_REG_CFG13_WR_reg[8]
  -------------------------------------------------------------------
                         required time                         15.519    
                         arrival time                         -15.098    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/REG_PetirocCfg0_REG_CFG2_WR_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.425ns  (logic 1.800ns (33.181%)  route 3.625ns (66.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 15.277 - 11.250 ) 
    Source Clock Delay      (SCD):    4.607ns = ( 9.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.656     9.607    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X5Y8          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[8])
                                                      1.800    11.407 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[8]
                         net (fo=28, routed)          3.625    15.031    USBInterface/BUS_DATA_WR[8]
    SLICE_X83Y72         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG2_WR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.304    15.277    USBInterface/lopt
    SLICE_X83Y72         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG2_WR_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.520    
                         clock uncertainty           -0.035    15.485    
    SLICE_X83Y72         FDRE (Setup_fdre_C_D)       -0.027    15.458    USBInterface/REG_PetirocCfg0_REG_CFG2_WR_reg[8]
  -------------------------------------------------------------------
                         required time                         15.458    
                         arrival time                         -15.031    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/REG_PetirocCfg0_REG_CFG1_WR_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.432ns  (logic 1.800ns (33.135%)  route 3.632ns (66.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 15.278 - 11.250 ) 
    Source Clock Delay      (SCD):    4.607ns = ( 9.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.656     9.607    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X5Y8          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[8])
                                                      1.800    11.407 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[8]
                         net (fo=28, routed)          3.632    15.039    USBInterface/BUS_DATA_WR[8]
    SLICE_X80Y71         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG1_WR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.305    15.278    USBInterface/lopt
    SLICE_X80Y71         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG1_WR_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X80Y71         FDRE (Setup_fdre_C_D)       -0.015    15.471    USBInterface/REG_PetirocCfg0_REG_CFG1_WR_reg[8]
  -------------------------------------------------------------------
                         required time                         15.471    
                         arrival time                         -15.039    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/REG_PetirocCfg0_REG_CFG5_WR_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.369ns  (logic 1.800ns (33.527%)  route 3.569ns (66.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 15.227 - 11.250 ) 
    Source Clock Delay      (SCD):    4.607ns = ( 9.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.656     9.607    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X5Y8          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      1.800    11.407 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[2]
                         net (fo=30, routed)          3.569    14.975    USBInterface/BUS_DATA_WR[1]
    SLICE_X65Y71         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG5_WR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.254    15.227    USBInterface/lopt
    SLICE_X65Y71         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG5_WR_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.470    
                         clock uncertainty           -0.035    15.435    
    SLICE_X65Y71         FDRE (Setup_fdre_C_D)       -0.027    15.408    USBInterface/REG_PetirocCfg0_REG_CFG5_WR_reg[1]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                         -14.975    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/REG_PetirocCfg0_REG_CFG3_WR_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.377ns  (logic 1.800ns (33.473%)  route 3.577ns (66.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 15.232 - 11.250 ) 
    Source Clock Delay      (SCD):    4.607ns = ( 9.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.656     9.607    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X5Y8          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      1.800    11.407 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[2]
                         net (fo=30, routed)          3.577    14.984    USBInterface/BUS_DATA_WR[1]
    SLICE_X76Y70         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG3_WR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.259    15.232    USBInterface/lopt
    SLICE_X76Y70         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG3_WR_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.475    
                         clock uncertainty           -0.035    15.440    
    SLICE_X76Y70         FDRE (Setup_fdre_C_D)       -0.007    15.433    USBInterface/REG_PetirocCfg0_REG_CFG3_WR_reg[1]
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                         -14.984    
  -------------------------------------------------------------------
                         slack                                  0.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 USBInterface/REG_PetirocCfg0_REG_CFG8_WR_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U42/ASIC_BITSTREAM_CFG_reg[259]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.481%)  route 0.139ns (56.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 7.310 - 5.000 ) 
    Source Clock Delay      (SCD):    1.991ns = ( 6.991 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.681     6.991    USBInterface/lopt
    SLICE_X80Y49         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG8_WR_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.107     7.098 r  USBInterface/REG_PetirocCfg0_REG_CFG8_WR_reg[3]/Q
                         net (fo=1, routed)           0.139     7.237    U42/REG_PetirocCfg0_REG_CFG8_WR[3]
    SLICE_X80Y50         FDRE                                         r  U42/ASIC_BITSTREAM_CFG_reg[259]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.848     7.310    U42/lopt
    SLICE_X80Y50         FDRE                                         r  U42/ASIC_BITSTREAM_CFG_reg[259]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.130    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.040     7.170    U42/ASIC_BITSTREAM_CFG_reg[259]
  -------------------------------------------------------------------
                         required time                         -7.170    
                         arrival time                           7.237    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 U33/oiIN_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U33/cGATE_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.278ns  (logic 0.151ns (54.265%)  route 0.127ns (45.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 7.277 - 5.000 ) 
    Source Clock Delay      (SCD):    1.958ns = ( 6.958 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.648     6.958    U33/lopt
    SLICE_X50Y49         FDRE                                         r  U33/oiIN_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.123     7.081 f  U33/oiIN_reg[0]/Q
                         net (fo=5, routed)           0.127     7.208    U33/oiIN
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.028     7.236 r  U33/cGATE[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.236    U33/cGATE[1]_i_1__1_n_0
    SLICE_X53Y50         FDRE                                         r  U33/cGATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.815     7.277    U33/lopt
    SLICE_X53Y50         FDRE                                         r  U33/cGATE_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.097    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.068     7.165    U33/cGATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.165    
                         arrival time                           7.236    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 USBInterface/REG_PetirocCfg0_REG_CFG14_WR_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U42/ASIC_BITSTREAM_CFG_reg[472]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.257ns  (logic 0.107ns (41.658%)  route 0.150ns (58.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 7.310 - 5.000 ) 
    Source Clock Delay      (SCD):    1.991ns = ( 6.991 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.681     6.991    USBInterface/lopt
    SLICE_X83Y48         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG14_WR_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y48         FDRE (Prop_fdre_C_Q)         0.107     7.098 r  USBInterface/REG_PetirocCfg0_REG_CFG14_WR_reg[24]/Q
                         net (fo=1, routed)           0.150     7.248    U42/REG_PetirocCfg0_REG_CFG14_WR[24]
    SLICE_X82Y52         FDRE                                         r  U42/ASIC_BITSTREAM_CFG_reg[472]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.848     7.310    U42/lopt
    SLICE_X82Y52         FDRE                                         r  U42/ASIC_BITSTREAM_CFG_reg[472]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.130    
    SLICE_X82Y52         FDRE (Hold_fdre_C_D)         0.046     7.176    U42/ASIC_BITSTREAM_CFG_reg[472]
  -------------------------------------------------------------------
                         required time                         -7.176    
                         arrival time                           7.248    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 U9/InternalCounter_reg[51]/C
                            (falling edge-triggered cell FDCE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/big_counter.xpm_cdc_gray_inst_2/src_gray_ff_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.316ns  (logic 0.136ns (43.104%)  route 0.180ns (56.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 7.275 - 5.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 6.956 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.646     6.956    U9/lopt
    SLICE_X59Y49         FDCE                                         r  U9/InternalCounter_reg[51]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.107     7.063 r  U9/InternalCounter_reg[51]/Q
                         net (fo=3, routed)           0.180     7.242    U9/big_counter.xpm_cdc_gray_inst_2/src_in_bin[19]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.029     7.271 r  U9/big_counter.xpm_cdc_gray_inst_2/src_gray_ff[19]_i_1/O
                         net (fo=1, routed)           0.000     7.271    U9/big_counter.xpm_cdc_gray_inst_2/gray_enc[19]
    SLICE_X58Y50         FDRE                                         r  U9/big_counter.xpm_cdc_gray_inst_2/src_gray_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.813     7.275    U9/big_counter.xpm_cdc_gray_inst_2/lopt
    SLICE_X58Y50         FDRE                                         r  U9/big_counter.xpm_cdc_gray_inst_2/src_gray_ff_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.095    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.102     7.197    U9/big_counter.xpm_cdc_gray_inst_2/src_gray_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         -7.197    
                         arrival time                           7.271    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 USBInterface/REG_PetirocCfg0_REG_CFG17_WR_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U42/ASIC_BITSTREAM_CFG_reg[560]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.269ns  (logic 0.123ns (45.789%)  route 0.146ns (54.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 7.310 - 5.000 ) 
    Source Clock Delay      (SCD):    1.991ns = ( 6.991 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.681     6.991    USBInterface/lopt
    SLICE_X82Y48         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG17_WR_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y48         FDRE (Prop_fdre_C_Q)         0.123     7.114 r  USBInterface/REG_PetirocCfg0_REG_CFG17_WR_reg[16]/Q
                         net (fo=1, routed)           0.146     7.259    U42/REG_PetirocCfg0_REG_CFG17_WR[16]
    SLICE_X82Y50         FDRE                                         r  U42/ASIC_BITSTREAM_CFG_reg[560]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.848     7.310    U42/lopt
    SLICE_X82Y50         FDRE                                         r  U42/ASIC_BITSTREAM_CFG_reg[560]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.130    
    SLICE_X82Y50         FDRE (Hold_fdre_C_D)         0.051     7.181    U42/ASIC_BITSTREAM_CFG_reg[560]
  -------------------------------------------------------------------
                         required time                         -7.181    
                         arrival time                           7.259    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U9/big_counter.xpm_cdc_gray_inst_1/src_gray_ff_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/big_counter.xpm_cdc_gray_inst_1/dest_graysync_ff_reg[0][11]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.286ns  (logic 0.112ns (39.101%)  route 0.174ns (60.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 7.347 - 5.000 ) 
    Source Clock Delay      (SCD):    1.953ns = ( 6.953 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.643     6.953    U9/big_counter.xpm_cdc_gray_inst_1/lopt
    SLICE_X58Y39         FDRE                                         r  U9/big_counter.xpm_cdc_gray_inst_1/src_gray_ff_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.112     7.065 r  U9/big_counter.xpm_cdc_gray_inst_1/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.174     7.239    U9/big_counter.xpm_cdc_gray_inst_1/async_path[11]
    SLICE_X53Y40         FDRE                                         r  U9/big_counter.xpm_cdc_gray_inst_1/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.885     7.347    U9/big_counter.xpm_cdc_gray_inst_1/lopt
    SLICE_X53Y40         FDRE                                         r  U9/big_counter.xpm_cdc_gray_inst_1/dest_graysync_ff_reg[0][11]/C  (IS_INVERTED)
                         clock pessimism             -0.200     7.147    
    SLICE_X53Y40         FDRE (Hold_fdre_C_D)         0.012     7.159    U9/big_counter.xpm_cdc_gray_inst_1/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -7.159    
                         arrival time                           7.239    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U81/ANALOG_READOUT.filterMem_reg[0][12]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U81/ANALOG_READOUT.filterMem_reg[30][12]_srl30/D
                            (falling edge-triggered cell SRLC32E clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.218ns  (logic 0.107ns (49.150%)  route 0.111ns (50.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 7.298 - 5.000 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 6.929 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.619     6.929    U81/lopt
    SLICE_X91Y75         FDRE                                         r  U81/ANALOG_READOUT.filterMem_reg[0][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y75         FDRE (Prop_fdre_C_Q)         0.107     7.036 r  U81/ANALOG_READOUT.filterMem_reg[0][12]/Q
                         net (fo=3, routed)           0.111     7.146    U81/ANALOG_READOUT.filterMem_reg[0][12]
    SLICE_X90Y74         SRLC32E                                      r  U81/ANALOG_READOUT.filterMem_reg[30][12]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.836     7.298    U81/lopt
    SLICE_X90Y74         SRLC32E                                      r  U81/ANALOG_READOUT.filterMem_reg[30][12]_srl30/CLK  (IS_INVERTED)
                         clock pessimism             -0.340     6.958    
    SLICE_X90Y74         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.108     7.066    U81/ANALOG_READOUT.filterMem_reg[30][12]_srl30
  -------------------------------------------------------------------
                         required time                         -7.066    
                         arrival time                           7.146    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U9/InternalCounter_reg[51]/C
                            (falling edge-triggered cell FDCE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/big_counter.xpm_cdc_gray_inst_2/src_gray_ff_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.315ns  (logic 0.135ns (42.923%)  route 0.180ns (57.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 7.275 - 5.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 6.956 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.646     6.956    U9/lopt
    SLICE_X59Y49         FDCE                                         r  U9/InternalCounter_reg[51]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.107     7.063 r  U9/InternalCounter_reg[51]/Q
                         net (fo=3, routed)           0.180     7.242    U9/big_counter.xpm_cdc_gray_inst_2/src_in_bin[19]
    SLICE_X58Y50         LUT2 (Prop_lut2_I1_O)        0.028     7.270 r  U9/big_counter.xpm_cdc_gray_inst_2/src_gray_ff[18]_i_1/O
                         net (fo=1, routed)           0.000     7.270    U9/big_counter.xpm_cdc_gray_inst_2/gray_enc[18]
    SLICE_X58Y50         FDRE                                         r  U9/big_counter.xpm_cdc_gray_inst_2/src_gray_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.813     7.275    U9/big_counter.xpm_cdc_gray_inst_2/lopt
    SLICE_X58Y50         FDRE                                         r  U9/big_counter.xpm_cdc_gray_inst_2/src_gray_ff_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.095    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.093     7.188    U9/big_counter.xpm_cdc_gray_inst_2/src_gray_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         -7.188    
                         arrival time                           7.270    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 USBInterface/REG_PetirocCfg0_REG_CFG7_WR_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U42/ASIC_BITSTREAM_CFG_reg[244]/D
                            (falling edge-triggered cell FDSE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.251ns  (logic 0.112ns (44.682%)  route 0.139ns (55.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 7.283 - 5.000 ) 
    Source Clock Delay      (SCD):    1.964ns = ( 6.964 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.654     6.964    USBInterface/lopt
    SLICE_X76Y48         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG7_WR_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDRE (Prop_fdre_C_Q)         0.112     7.076 r  USBInterface/REG_PetirocCfg0_REG_CFG7_WR_reg[20]/Q
                         net (fo=1, routed)           0.139     7.214    U42/REG_PetirocCfg0_REG_CFG7_WR[20]
    SLICE_X74Y50         FDSE                                         r  U42/ASIC_BITSTREAM_CFG_reg[244]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.821     7.283    U42/lopt
    SLICE_X74Y50         FDSE                                         r  U42/ASIC_BITSTREAM_CFG_reg[244]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.103    
    SLICE_X74Y50         FDSE (Hold_fdse_C_D)         0.029     7.132    U42/ASIC_BITSTREAM_CFG_reg[244]
  -------------------------------------------------------------------
                         required time                         -7.132    
                         arrival time                           7.214    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 USBInterface/REG_PetirocCfg0_REG_CFG17_WR_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U42/ASIC_BITSTREAM_CFG_reg[548]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.241ns  (logic 0.098ns (40.601%)  route 0.143ns (59.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 7.309 - 5.000 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 6.990 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.680     6.990    USBInterface/lopt
    SLICE_X79Y49         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG17_WR_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDRE (Prop_fdre_C_Q)         0.098     7.088 r  USBInterface/REG_PetirocCfg0_REG_CFG17_WR_reg[4]/Q
                         net (fo=1, routed)           0.143     7.231    U42/REG_PetirocCfg0_REG_CFG17_WR[4]
    SLICE_X79Y51         FDRE                                         r  U42/ASIC_BITSTREAM_CFG_reg[548]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.847     7.309    U42/lopt
    SLICE_X79Y51         FDRE                                         r  U42/ASIC_BITSTREAM_CFG_reg[548]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.129    
    SLICE_X79Y51         FDRE (Hold_fdre_C_D)         0.019     7.148    U42/ASIC_BITSTREAM_CFG_reg[548]
  -------------------------------------------------------------------
                         required time                         -7.148    
                         arrival time                           7.231    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         D_LVDS_DCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         6.250
Sources:            { D_LVDS_DCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X3Y12     U97/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X3Y22     U98/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X2Y20     U33/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X3Y4      U34/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X3Y5      U80/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X3Y8      U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X3Y7      U51/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X5Y6      TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         6.250       4.411      RAMB36_X5Y6      TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         6.250       4.411      RAMB18_X5Y14     USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X57Y36     FC/Inst_spi_ctrl/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         1.250       0.850      SLICE_X63Y19     U89/PORT_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X57Y36     FC/Inst_spi_ctrl/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X55Y36     FC/Inst_spi_ctrl/clk_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X55Y36     FC/Inst_spi_ctrl/clk_en_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         1.250       0.850      SLICE_X63Y19     U89/PORT_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X59Y36     FC/Inst_spi_ctrl/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X57Y36     FC/Inst_spi_ctrl/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X59Y36     FC/Inst_spi_ctrl/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X57Y36     FC/Inst_spi_ctrl/clk_cnt_reg[5]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.500         1.250       -0.250     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            1.500         1.250       -0.250     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y74     U81/ANALOG_READOUT.filterMem_reg[30][12]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y74     U81/ANALOG_READOUT.filterMem_reg[30][14]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X86Y71     U81/ANALOG_READOUT.filterMem_reg[30][10]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X86Y71     U81/ANALOG_READOUT.filterMem_reg[30][10]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X86Y71     U81/ANALOG_READOUT.filterMem_reg[30][11]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X86Y71     U81/ANALOG_READOUT.filterMem_reg[30][11]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X86Y71     U81/ANALOG_READOUT.filterMem_reg[30][13]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X86Y71     U81/ANALOG_READOUT.filterMem_reg[30][13]_srl30/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_DTClockGenerator
  To Clock:  clk_out3_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_DTClockGenerator
Waveform(ns):       { 5.000 11.250 }
Period(ns):         12.500
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         12.500      11.091     BUFGCTRL_X0Y9    dcm_top/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT2
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_fast_clock
  To Clock:  clkfbout_fast_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_fast_clock
Waveform(ns):       { 5.000 11.250 }
Period(ns):         12.500
Sources:            { FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         12.500      11.091     BUFGCTRL_X0Y7    FASTCLOCKGEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_DTClockGenerator
  To Clock:  clk_out5_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_DTClockGenerator
Waveform(ns):       { 5.000 25.000 }
Period(ns):         40.000
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1    dcm_top/inst/clkout5_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DTClockGenerator
  To Clock:  clkfbout_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DTClockGenerator
Waveform(ns):       { 5.000 8.125 }
Period(ns):         6.250
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         6.250       4.841      BUFGCTRL_X0Y8    dcm_top/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.250       5.179      MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.250       5.179      MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        5.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.474ns (11.170%)  route 3.769ns (88.830%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 13.651 - 10.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.457     4.137    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y99         FDRE                                         r  CDCE0/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.259     4.396 f  CDCE0/contatore_reg[2]/Q
                         net (fo=2, routed)           0.611     5.007    CDCE0/contatore_reg_n_0_[2]
    SLICE_X98Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.050 f  CDCE0/phy_data[31]_i_9/O
                         net (fo=1, routed)           0.375     5.424    CDCE0/phy_data[31]_i_9_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I4_O)        0.043     5.467 f  CDCE0/phy_data[31]_i_5/O
                         net (fo=4, routed)           0.776     6.243    CDCE0/phy_data[31]_i_5_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.043     6.286 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_8/O
                         net (fo=4, routed)           0.671     6.957    CDCE0/FSM_onehot_cfg_state_machine[24]_i_8_n_0
    SLICE_X101Y101       LUT6 (Prop_lut6_I0_O)        0.043     7.000 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.830     7.830    CDCE0/SPI_MASTER_CLKGEN/contatore_reg[5]
    SLICE_X102Y103       LUT5 (Prop_lut5_I2_O)        0.043     7.873 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.507     8.380    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X102Y103       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.204    13.651    CDCE0/clk_100_IBUF_BUFG
    SLICE_X102Y103       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[0]/C
                         clock pessimism              0.245    13.897    
                         clock uncertainty           -0.035    13.861    
    SLICE_X102Y103       FDRE (Setup_fdre_C_CE)      -0.201    13.660    CDCE0/FSM_onehot_cfg_state_machine_reg[0]
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.474ns (11.440%)  route 3.669ns (88.560%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.650ns = ( 13.650 - 10.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.457     4.137    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y99         FDRE                                         r  CDCE0/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.259     4.396 f  CDCE0/contatore_reg[2]/Q
                         net (fo=2, routed)           0.611     5.007    CDCE0/contatore_reg_n_0_[2]
    SLICE_X98Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.050 f  CDCE0/phy_data[31]_i_9/O
                         net (fo=1, routed)           0.375     5.424    CDCE0/phy_data[31]_i_9_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I4_O)        0.043     5.467 f  CDCE0/phy_data[31]_i_5/O
                         net (fo=4, routed)           0.776     6.243    CDCE0/phy_data[31]_i_5_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.043     6.286 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_8/O
                         net (fo=4, routed)           0.671     6.957    CDCE0/FSM_onehot_cfg_state_machine[24]_i_8_n_0
    SLICE_X101Y101       LUT6 (Prop_lut6_I0_O)        0.043     7.000 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.830     7.830    CDCE0/SPI_MASTER_CLKGEN/contatore_reg[5]
    SLICE_X102Y103       LUT5 (Prop_lut5_I2_O)        0.043     7.873 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.407     8.280    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X105Y107       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.203    13.650    CDCE0/clk_100_IBUF_BUFG
    SLICE_X105Y107       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[1]/C
                         clock pessimism              0.245    13.896    
                         clock uncertainty           -0.035    13.860    
    SLICE_X105Y107       FDRE (Setup_fdre_C_CE)      -0.201    13.659    CDCE0/FSM_onehot_cfg_state_machine_reg[1]
  -------------------------------------------------------------------
                         required time                         13.659    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.474ns (11.440%)  route 3.669ns (88.560%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.650ns = ( 13.650 - 10.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.457     4.137    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y99         FDRE                                         r  CDCE0/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.259     4.396 f  CDCE0/contatore_reg[2]/Q
                         net (fo=2, routed)           0.611     5.007    CDCE0/contatore_reg_n_0_[2]
    SLICE_X98Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.050 f  CDCE0/phy_data[31]_i_9/O
                         net (fo=1, routed)           0.375     5.424    CDCE0/phy_data[31]_i_9_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I4_O)        0.043     5.467 f  CDCE0/phy_data[31]_i_5/O
                         net (fo=4, routed)           0.776     6.243    CDCE0/phy_data[31]_i_5_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.043     6.286 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_8/O
                         net (fo=4, routed)           0.671     6.957    CDCE0/FSM_onehot_cfg_state_machine[24]_i_8_n_0
    SLICE_X101Y101       LUT6 (Prop_lut6_I0_O)        0.043     7.000 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.830     7.830    CDCE0/SPI_MASTER_CLKGEN/contatore_reg[5]
    SLICE_X102Y103       LUT5 (Prop_lut5_I2_O)        0.043     7.873 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.407     8.280    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X105Y107       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.203    13.650    CDCE0/clk_100_IBUF_BUFG
    SLICE_X105Y107       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[23]/C
                         clock pessimism              0.245    13.896    
                         clock uncertainty           -0.035    13.860    
    SLICE_X105Y107       FDRE (Setup_fdre_C_CE)      -0.201    13.659    CDCE0/FSM_onehot_cfg_state_machine_reg[23]
  -------------------------------------------------------------------
                         required time                         13.659    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.474ns (11.383%)  route 3.690ns (88.617%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 13.651 - 10.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.457     4.137    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y99         FDRE                                         r  CDCE0/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.259     4.396 f  CDCE0/contatore_reg[2]/Q
                         net (fo=2, routed)           0.611     5.007    CDCE0/contatore_reg_n_0_[2]
    SLICE_X98Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.050 f  CDCE0/phy_data[31]_i_9/O
                         net (fo=1, routed)           0.375     5.424    CDCE0/phy_data[31]_i_9_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I4_O)        0.043     5.467 f  CDCE0/phy_data[31]_i_5/O
                         net (fo=4, routed)           0.776     6.243    CDCE0/phy_data[31]_i_5_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.043     6.286 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_8/O
                         net (fo=4, routed)           0.671     6.957    CDCE0/FSM_onehot_cfg_state_machine[24]_i_8_n_0
    SLICE_X101Y101       LUT6 (Prop_lut6_I0_O)        0.043     7.000 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.830     7.830    CDCE0/SPI_MASTER_CLKGEN/contatore_reg[5]
    SLICE_X102Y103       LUT5 (Prop_lut5_I2_O)        0.043     7.873 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.428     8.301    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X104Y103       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.204    13.651    CDCE0/clk_100_IBUF_BUFG
    SLICE_X104Y103       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[4]/C
                         clock pessimism              0.245    13.897    
                         clock uncertainty           -0.035    13.861    
    SLICE_X104Y103       FDRE (Setup_fdre_C_CE)      -0.178    13.683    CDCE0/FSM_onehot_cfg_state_machine_reg[4]
  -------------------------------------------------------------------
                         required time                         13.683    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.474ns (11.383%)  route 3.690ns (88.617%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 13.651 - 10.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.457     4.137    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y99         FDRE                                         r  CDCE0/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.259     4.396 f  CDCE0/contatore_reg[2]/Q
                         net (fo=2, routed)           0.611     5.007    CDCE0/contatore_reg_n_0_[2]
    SLICE_X98Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.050 f  CDCE0/phy_data[31]_i_9/O
                         net (fo=1, routed)           0.375     5.424    CDCE0/phy_data[31]_i_9_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I4_O)        0.043     5.467 f  CDCE0/phy_data[31]_i_5/O
                         net (fo=4, routed)           0.776     6.243    CDCE0/phy_data[31]_i_5_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.043     6.286 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_8/O
                         net (fo=4, routed)           0.671     6.957    CDCE0/FSM_onehot_cfg_state_machine[24]_i_8_n_0
    SLICE_X101Y101       LUT6 (Prop_lut6_I0_O)        0.043     7.000 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.830     7.830    CDCE0/SPI_MASTER_CLKGEN/contatore_reg[5]
    SLICE_X102Y103       LUT5 (Prop_lut5_I2_O)        0.043     7.873 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.428     8.301    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X104Y103       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.204    13.651    CDCE0/clk_100_IBUF_BUFG
    SLICE_X104Y103       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
                         clock pessimism              0.245    13.897    
                         clock uncertainty           -0.035    13.861    
    SLICE_X104Y103       FDRE (Setup_fdre_C_CE)      -0.178    13.683    CDCE0/FSM_onehot_cfg_state_machine_reg[5]
  -------------------------------------------------------------------
                         required time                         13.683    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.474ns (11.383%)  route 3.690ns (88.617%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 13.651 - 10.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.457     4.137    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y99         FDRE                                         r  CDCE0/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.259     4.396 f  CDCE0/contatore_reg[2]/Q
                         net (fo=2, routed)           0.611     5.007    CDCE0/contatore_reg_n_0_[2]
    SLICE_X98Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.050 f  CDCE0/phy_data[31]_i_9/O
                         net (fo=1, routed)           0.375     5.424    CDCE0/phy_data[31]_i_9_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I4_O)        0.043     5.467 f  CDCE0/phy_data[31]_i_5/O
                         net (fo=4, routed)           0.776     6.243    CDCE0/phy_data[31]_i_5_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.043     6.286 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_8/O
                         net (fo=4, routed)           0.671     6.957    CDCE0/FSM_onehot_cfg_state_machine[24]_i_8_n_0
    SLICE_X101Y101       LUT6 (Prop_lut6_I0_O)        0.043     7.000 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.830     7.830    CDCE0/SPI_MASTER_CLKGEN/contatore_reg[5]
    SLICE_X102Y103       LUT5 (Prop_lut5_I2_O)        0.043     7.873 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.428     8.301    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X104Y103       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.204    13.651    CDCE0/clk_100_IBUF_BUFG
    SLICE_X104Y103       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[7]/C
                         clock pessimism              0.245    13.897    
                         clock uncertainty           -0.035    13.861    
    SLICE_X104Y103       FDRE (Setup_fdre_C_CE)      -0.178    13.683    CDCE0/FSM_onehot_cfg_state_machine_reg[7]
  -------------------------------------------------------------------
                         required time                         13.683    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.474ns (11.383%)  route 3.690ns (88.617%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 13.651 - 10.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.457     4.137    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y99         FDRE                                         r  CDCE0/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.259     4.396 f  CDCE0/contatore_reg[2]/Q
                         net (fo=2, routed)           0.611     5.007    CDCE0/contatore_reg_n_0_[2]
    SLICE_X98Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.050 f  CDCE0/phy_data[31]_i_9/O
                         net (fo=1, routed)           0.375     5.424    CDCE0/phy_data[31]_i_9_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I4_O)        0.043     5.467 f  CDCE0/phy_data[31]_i_5/O
                         net (fo=4, routed)           0.776     6.243    CDCE0/phy_data[31]_i_5_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.043     6.286 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_8/O
                         net (fo=4, routed)           0.671     6.957    CDCE0/FSM_onehot_cfg_state_machine[24]_i_8_n_0
    SLICE_X101Y101       LUT6 (Prop_lut6_I0_O)        0.043     7.000 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.830     7.830    CDCE0/SPI_MASTER_CLKGEN/contatore_reg[5]
    SLICE_X102Y103       LUT5 (Prop_lut5_I2_O)        0.043     7.873 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.428     8.301    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X104Y103       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.204    13.651    CDCE0/clk_100_IBUF_BUFG
    SLICE_X104Y103       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
                         clock pessimism              0.245    13.897    
                         clock uncertainty           -0.035    13.861    
    SLICE_X104Y103       FDRE (Setup_fdre_C_CE)      -0.178    13.683    CDCE0/FSM_onehot_cfg_state_machine_reg[9]
  -------------------------------------------------------------------
                         required time                         13.683    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.474ns (11.534%)  route 3.635ns (88.466%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 13.653 - 10.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.457     4.137    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y99         FDRE                                         r  CDCE0/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.259     4.396 f  CDCE0/contatore_reg[2]/Q
                         net (fo=2, routed)           0.611     5.007    CDCE0/contatore_reg_n_0_[2]
    SLICE_X98Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.050 f  CDCE0/phy_data[31]_i_9/O
                         net (fo=1, routed)           0.375     5.424    CDCE0/phy_data[31]_i_9_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I4_O)        0.043     5.467 f  CDCE0/phy_data[31]_i_5/O
                         net (fo=4, routed)           0.776     6.243    CDCE0/phy_data[31]_i_5_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.043     6.286 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_8/O
                         net (fo=4, routed)           0.671     6.957    CDCE0/FSM_onehot_cfg_state_machine[24]_i_8_n_0
    SLICE_X101Y101       LUT6 (Prop_lut6_I0_O)        0.043     7.000 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.578     7.578    CDCE0/FSM_onehot_cfg_state_machine[24]_i_5_n_0
    SLICE_X103Y103       LUT5 (Prop_lut5_I4_O)        0.043     7.621 r  CDCE0/phy_data[31]_i_1/O
                         net (fo=29, routed)          0.625     8.246    CDCE0/phy_start
    SLICE_X106Y100       FDRE                                         r  CDCE0/phy_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.206    13.653    CDCE0/clk_100_IBUF_BUFG
    SLICE_X106Y100       FDRE                                         r  CDCE0/phy_data_reg[17]/C
                         clock pessimism              0.245    13.899    
                         clock uncertainty           -0.035    13.863    
    SLICE_X106Y100       FDRE (Setup_fdre_C_CE)      -0.201    13.662    CDCE0/phy_data_reg[17]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.474ns (11.534%)  route 3.635ns (88.466%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 13.653 - 10.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.457     4.137    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y99         FDRE                                         r  CDCE0/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.259     4.396 f  CDCE0/contatore_reg[2]/Q
                         net (fo=2, routed)           0.611     5.007    CDCE0/contatore_reg_n_0_[2]
    SLICE_X98Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.050 f  CDCE0/phy_data[31]_i_9/O
                         net (fo=1, routed)           0.375     5.424    CDCE0/phy_data[31]_i_9_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I4_O)        0.043     5.467 f  CDCE0/phy_data[31]_i_5/O
                         net (fo=4, routed)           0.776     6.243    CDCE0/phy_data[31]_i_5_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.043     6.286 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_8/O
                         net (fo=4, routed)           0.671     6.957    CDCE0/FSM_onehot_cfg_state_machine[24]_i_8_n_0
    SLICE_X101Y101       LUT6 (Prop_lut6_I0_O)        0.043     7.000 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.578     7.578    CDCE0/FSM_onehot_cfg_state_machine[24]_i_5_n_0
    SLICE_X103Y103       LUT5 (Prop_lut5_I4_O)        0.043     7.621 r  CDCE0/phy_data[31]_i_1/O
                         net (fo=29, routed)          0.625     8.246    CDCE0/phy_start
    SLICE_X106Y100       FDRE                                         r  CDCE0/phy_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.206    13.653    CDCE0/clk_100_IBUF_BUFG
    SLICE_X106Y100       FDRE                                         r  CDCE0/phy_data_reg[24]/C
                         clock pessimism              0.245    13.899    
                         clock uncertainty           -0.035    13.863    
    SLICE_X106Y100       FDRE (Setup_fdre_C_CE)      -0.201    13.662    CDCE0/phy_data_reg[24]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.474ns (11.534%)  route 3.635ns (88.466%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 13.653 - 10.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.457     4.137    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y99         FDRE                                         r  CDCE0/contatore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.259     4.396 f  CDCE0/contatore_reg[2]/Q
                         net (fo=2, routed)           0.611     5.007    CDCE0/contatore_reg_n_0_[2]
    SLICE_X98Y101        LUT5 (Prop_lut5_I4_O)        0.043     5.050 f  CDCE0/phy_data[31]_i_9/O
                         net (fo=1, routed)           0.375     5.424    CDCE0/phy_data[31]_i_9_n_0
    SLICE_X98Y103        LUT6 (Prop_lut6_I4_O)        0.043     5.467 f  CDCE0/phy_data[31]_i_5/O
                         net (fo=4, routed)           0.776     6.243    CDCE0/phy_data[31]_i_5_n_0
    SLICE_X102Y100       LUT4 (Prop_lut4_I3_O)        0.043     6.286 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_8/O
                         net (fo=4, routed)           0.671     6.957    CDCE0/FSM_onehot_cfg_state_machine[24]_i_8_n_0
    SLICE_X101Y101       LUT6 (Prop_lut6_I0_O)        0.043     7.000 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.578     7.578    CDCE0/FSM_onehot_cfg_state_machine[24]_i_5_n_0
    SLICE_X103Y103       LUT5 (Prop_lut5_I4_O)        0.043     7.621 r  CDCE0/phy_data[31]_i_1/O
                         net (fo=29, routed)          0.625     8.246    CDCE0/phy_start
    SLICE_X106Y100       FDRE                                         r  CDCE0/phy_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.206    13.653    CDCE0/clk_100_IBUF_BUFG
    SLICE_X106Y100       FDRE                                         r  CDCE0/phy_data_reg[5]/C
                         clock pessimism              0.245    13.899    
                         clock uncertainty           -0.035    13.863    
    SLICE_X106Y100       FDRE (Setup_fdre_C_CE)      -0.201    13.662    CDCE0/phy_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  5.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.651%)  route 0.101ns (50.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.613     1.675    CDCE0/clk_100_IBUF_BUFG
    SLICE_X106Y102       FDRE                                         r  CDCE0/phy_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDRE (Prop_fdre_C_Q)         0.100     1.775 r  CDCE0/phy_data_reg[29]/Q
                         net (fo=1, routed)           0.101     1.877    CDCE0/SPI_MASTER_CLKGEN/D[25]
    SLICE_X105Y102       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.811     2.111    CDCE0/SPI_MASTER_CLKGEN/clk_100_IBUF_BUFG
    SLICE_X105Y102       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[29]/C
                         clock pessimism             -0.405     1.705    
    SLICE_X105Y102       FDRE (Hold_fdre_C_D)         0.047     1.752    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.176%)  route 0.103ns (50.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.611     1.673    CDCE0/clk_100_IBUF_BUFG
    SLICE_X105Y101       FDRE                                         r  CDCE0/phy_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.100     1.773 r  CDCE0/phy_data_reg[9]/Q
                         net (fo=1, routed)           0.103     1.876    CDCE0/SPI_MASTER_CLKGEN/D[9]
    SLICE_X107Y101       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.813     2.113    CDCE0/SPI_MASTER_CLKGEN/clk_100_IBUF_BUFG
    SLICE_X107Y101       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[9]/C
                         clock pessimism             -0.405     1.707    
    SLICE_X107Y101       FDRE (Hold_fdre_C_D)         0.043     1.750    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.683%)  route 0.101ns (50.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.611     1.673    CDCE0/clk_100_IBUF_BUFG
    SLICE_X105Y101       FDRE                                         r  CDCE0/phy_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.100     1.773 r  CDCE0/phy_data_reg[0]/Q
                         net (fo=1, routed)           0.101     1.874    CDCE0/SPI_MASTER_CLKGEN/D[0]
    SLICE_X106Y101       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.813     2.113    CDCE0/SPI_MASTER_CLKGEN/clk_100_IBUF_BUFG
    SLICE_X106Y101       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[0]/C
                         clock pessimism             -0.405     1.707    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.032     1.739    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.309%)  route 0.103ns (46.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.611     1.673    CDCE0/clk_100_IBUF_BUFG
    SLICE_X104Y101       FDRE                                         r  CDCE0/phy_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.118     1.791 r  CDCE0/phy_data_reg[4]/Q
                         net (fo=1, routed)           0.103     1.894    CDCE0/SPI_MASTER_CLKGEN/D[4]
    SLICE_X106Y101       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.813     2.113    CDCE0/SPI_MASTER_CLKGEN/clk_100_IBUF_BUFG
    SLICE_X106Y101       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[4]/C
                         clock pessimism             -0.405     1.707    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.047     1.754    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.551%)  route 0.102ns (46.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.611     1.673    CDCE0/clk_100_IBUF_BUFG
    SLICE_X104Y101       FDRE                                         r  CDCE0/phy_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.118     1.791 r  CDCE0/phy_data_reg[2]/Q
                         net (fo=1, routed)           0.102     1.893    CDCE0/SPI_MASTER_CLKGEN/D[2]
    SLICE_X106Y101       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.813     2.113    CDCE0/SPI_MASTER_CLKGEN/clk_100_IBUF_BUFG
    SLICE_X106Y101       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[2]/C
                         clock pessimism             -0.405     1.707    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.044     1.751    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.611     1.673    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y101       FDRE                                         r  CDCE0/phy_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.100     1.773 r  CDCE0/phy_data_reg[1]/Q
                         net (fo=1, routed)           0.096     1.869    CDCE0/SPI_MASTER_CLKGEN/D[1]
    SLICE_X102Y101       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.811     2.111    CDCE0/SPI_MASTER_CLKGEN/clk_100_IBUF_BUFG
    SLICE_X102Y101       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[1]/C
                         clock pessimism             -0.426     1.684    
    SLICE_X102Y101       FDRE (Hold_fdre_C_D)         0.041     1.725    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.433%)  route 0.091ns (41.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.610     1.672    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y103       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.100     1.772 f  CDCE0/FSM_onehot_cfg_state_machine_reg[22]/Q
                         net (fo=6, routed)           0.091     1.863    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[22]
    SLICE_X102Y103       LUT4 (Prop_lut4_I2_O)        0.028     1.891 r  CDCE0/FSM_onehot_cfg_state_machine[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    CDCE0/FSM_onehot_cfg_state_machine[0]_i_1_n_0
    SLICE_X102Y103       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.810     2.110    CDCE0/clk_100_IBUF_BUFG
    SLICE_X102Y103       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[0]/C
                         clock pessimism             -0.426     1.683    
    SLICE_X102Y103       FDRE (Hold_fdre_C_D)         0.060     1.743    CDCE0/FSM_onehot_cfg_state_machine_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.496%)  route 0.125ns (49.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.610     1.672    CDCE0/clk_100_IBUF_BUFG
    SLICE_X105Y104       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.100     1.772 r  CDCE0/FSM_onehot_cfg_state_machine_reg[19]/Q
                         net (fo=20, routed)          0.125     1.898    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[19]
    SLICE_X104Y102       LUT5 (Prop_lut5_I2_O)        0.028     1.926 r  CDCE0/phy_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.926    CDCE0/phy_data[6]_i_1_n_0
    SLICE_X104Y102       FDRE                                         r  CDCE0/phy_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.811     2.111    CDCE0/clk_100_IBUF_BUFG
    SLICE_X104Y102       FDRE                                         r  CDCE0/phy_data_reg[6]/C
                         clock pessimism             -0.423     1.687    
    SLICE_X104Y102       FDRE (Hold_fdre_C_D)         0.087     1.774    CDCE0/phy_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.611     1.673    CDCE0/clk_100_IBUF_BUFG
    SLICE_X104Y102       FDRE                                         r  CDCE0/phy_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.118     1.791 r  CDCE0/phy_data_reg[6]/Q
                         net (fo=1, routed)           0.095     1.886    CDCE0/SPI_MASTER_CLKGEN/D[6]
    SLICE_X105Y102       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.811     2.111    CDCE0/SPI_MASTER_CLKGEN/clk_100_IBUF_BUFG
    SLICE_X105Y102       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[6]/C
                         clock pessimism             -0.426     1.684    
    SLICE_X105Y102       FDRE (Hold_fdre_C_D)         0.049     1.733    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.276%)  route 0.099ns (49.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.613     1.675    CDCE0/clk_100_IBUF_BUFG
    SLICE_X106Y102       FDRE                                         r  CDCE0/phy_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDRE (Prop_fdre_C_Q)         0.100     1.775 r  CDCE0/phy_data_reg[10]/Q
                         net (fo=1, routed)           0.099     1.874    CDCE0/SPI_MASTER_CLKGEN/D[10]
    SLICE_X106Y101       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.813     2.113    CDCE0/SPI_MASTER_CLKGEN/clk_100_IBUF_BUFG
    SLICE_X106Y101       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[10]/C
                         clock pessimism             -0.423     1.689    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.032     1.721    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         10.000      8.592      BUFGCTRL_X0Y6    clk_100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X108Y107   CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/contatore_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X106Y101   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[27]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X105Y102   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[29]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X106Y101   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X105Y102   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[30]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X105Y102   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X106Y101   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X105Y102   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X106Y101   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[27]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X106Y101   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X106Y101   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X106Y101   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X106Y102   CDCE0/phy_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X107Y103   CDCE0/phy_start_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X108Y107   CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/contatore_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X106Y101   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[27]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X104Y110   CDCE0/lockCounter_reg[25]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X104Y110   CDCE0/lockCounter_reg[26]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X104Y110   CDCE0/lockCounter_reg[27]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X104Y110   CDCE0/lockCounter_reg[28]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X104Y111   CDCE0/lockCounter_reg[29]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X104Y111   CDCE0/lockCounter_reg[30]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X104Y111   CDCE0/lockCounter_reg[31]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X103Y106   CDCE0/CK_CONFIG_DONE_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0    adcs/dcm_ref/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.348ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.481ns (7.694%)  route 5.771ns (92.306%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X96Y111        FDCE                                         r  adcs/aaprog.SMID_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDCE (Prop_fdce_C_Q)         0.223     7.199 f  adcs/aaprog.SMID_reg[22]/Q
                         net (fo=4, routed)           0.469     7.667    adcs/aaprog.SMID_reg__0__0[22]
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     7.710 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.261     7.972    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     8.015 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.395     8.410    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X98Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.453 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.336     8.789    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X98Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.832 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.717     9.550    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I3_O)        0.043     9.593 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.729    10.322    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X93Y110        LUT3 (Prop_lut3_I0_O)        0.043    10.365 r  adcs/aaprog.SMdelay[7]_i_1/O
                         net (fo=8, routed)           2.862    13.227    adcs/aaprog.SMdelay[7]_i_1_n_0
    SLICE_X92Y109        FDSE                                         r  adcs/aaprog.SMdelay_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X92Y109        FDSE                                         r  adcs/aaprog.SMdelay_reg[5]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X92Y109        FDSE (Setup_fdse_C_S)       -0.281    46.575    adcs/aaprog.SMdelay_reg[5]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -13.227    
  -------------------------------------------------------------------
                         slack                                 33.348    

Slack (MET) :             33.348ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.481ns (7.694%)  route 5.771ns (92.306%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X96Y111        FDCE                                         r  adcs/aaprog.SMID_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDCE (Prop_fdce_C_Q)         0.223     7.199 f  adcs/aaprog.SMID_reg[22]/Q
                         net (fo=4, routed)           0.469     7.667    adcs/aaprog.SMID_reg__0__0[22]
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     7.710 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.261     7.972    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     8.015 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.395     8.410    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X98Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.453 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.336     8.789    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X98Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.832 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.717     9.550    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I3_O)        0.043     9.593 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.729    10.322    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X93Y110        LUT3 (Prop_lut3_I0_O)        0.043    10.365 r  adcs/aaprog.SMdelay[7]_i_1/O
                         net (fo=8, routed)           2.862    13.227    adcs/aaprog.SMdelay[7]_i_1_n_0
    SLICE_X92Y109        FDSE                                         r  adcs/aaprog.SMdelay_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X92Y109        FDSE                                         r  adcs/aaprog.SMdelay_reg[6]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X92Y109        FDSE (Setup_fdse_C_S)       -0.281    46.575    adcs/aaprog.SMdelay_reg[6]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -13.227    
  -------------------------------------------------------------------
                         slack                                 33.348    

Slack (MET) :             33.348ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.481ns (7.694%)  route 5.771ns (92.306%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X96Y111        FDCE                                         r  adcs/aaprog.SMID_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDCE (Prop_fdce_C_Q)         0.223     7.199 f  adcs/aaprog.SMID_reg[22]/Q
                         net (fo=4, routed)           0.469     7.667    adcs/aaprog.SMID_reg__0__0[22]
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     7.710 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.261     7.972    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     8.015 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.395     8.410    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X98Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.453 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.336     8.789    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X98Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.832 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.717     9.550    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I3_O)        0.043     9.593 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.729    10.322    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X93Y110        LUT3 (Prop_lut3_I0_O)        0.043    10.365 r  adcs/aaprog.SMdelay[7]_i_1/O
                         net (fo=8, routed)           2.862    13.227    adcs/aaprog.SMdelay[7]_i_1_n_0
    SLICE_X92Y109        FDSE                                         r  adcs/aaprog.SMdelay_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X92Y109        FDSE                                         r  adcs/aaprog.SMdelay_reg[7]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X92Y109        FDSE (Setup_fdse_C_S)       -0.281    46.575    adcs/aaprog.SMdelay_reg[7]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -13.227    
  -------------------------------------------------------------------
                         slack                                 33.348    

Slack (MET) :             33.365ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.481ns (7.715%)  route 5.754ns (92.285%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X96Y111        FDCE                                         r  adcs/aaprog.SMID_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDCE (Prop_fdce_C_Q)         0.223     7.199 f  adcs/aaprog.SMID_reg[22]/Q
                         net (fo=4, routed)           0.469     7.667    adcs/aaprog.SMID_reg__0__0[22]
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     7.710 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.261     7.972    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     8.015 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.395     8.410    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X98Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.453 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.336     8.789    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X98Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.832 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.717     9.550    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I3_O)        0.043     9.593 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.729    10.322    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X93Y110        LUT3 (Prop_lut3_I0_O)        0.043    10.365 r  adcs/aaprog.SMdelay[7]_i_1/O
                         net (fo=8, routed)           2.845    13.210    adcs/aaprog.SMdelay[7]_i_1_n_0
    SLICE_X92Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X92Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[0]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X92Y108        FDSE (Setup_fdse_C_S)       -0.281    46.575    adcs/aaprog.SMdelay_reg[0]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                 33.365    

Slack (MET) :             33.365ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.481ns (7.715%)  route 5.754ns (92.285%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X96Y111        FDCE                                         r  adcs/aaprog.SMID_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDCE (Prop_fdce_C_Q)         0.223     7.199 f  adcs/aaprog.SMID_reg[22]/Q
                         net (fo=4, routed)           0.469     7.667    adcs/aaprog.SMID_reg__0__0[22]
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     7.710 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.261     7.972    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     8.015 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.395     8.410    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X98Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.453 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.336     8.789    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X98Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.832 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.717     9.550    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I3_O)        0.043     9.593 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.729    10.322    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X93Y110        LUT3 (Prop_lut3_I0_O)        0.043    10.365 r  adcs/aaprog.SMdelay[7]_i_1/O
                         net (fo=8, routed)           2.845    13.210    adcs/aaprog.SMdelay[7]_i_1_n_0
    SLICE_X92Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X92Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[1]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X92Y108        FDSE (Setup_fdse_C_S)       -0.281    46.575    adcs/aaprog.SMdelay_reg[1]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                 33.365    

Slack (MET) :             33.365ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.481ns (7.715%)  route 5.754ns (92.285%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X96Y111        FDCE                                         r  adcs/aaprog.SMID_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDCE (Prop_fdce_C_Q)         0.223     7.199 f  adcs/aaprog.SMID_reg[22]/Q
                         net (fo=4, routed)           0.469     7.667    adcs/aaprog.SMID_reg__0__0[22]
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     7.710 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.261     7.972    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     8.015 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.395     8.410    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X98Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.453 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.336     8.789    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X98Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.832 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.717     9.550    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I3_O)        0.043     9.593 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.729    10.322    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X93Y110        LUT3 (Prop_lut3_I0_O)        0.043    10.365 r  adcs/aaprog.SMdelay[7]_i_1/O
                         net (fo=8, routed)           2.845    13.210    adcs/aaprog.SMdelay[7]_i_1_n_0
    SLICE_X92Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X92Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[2]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X92Y108        FDSE (Setup_fdse_C_S)       -0.281    46.575    adcs/aaprog.SMdelay_reg[2]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                 33.365    

Slack (MET) :             33.365ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.481ns (7.715%)  route 5.754ns (92.285%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X96Y111        FDCE                                         r  adcs/aaprog.SMID_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDCE (Prop_fdce_C_Q)         0.223     7.199 f  adcs/aaprog.SMID_reg[22]/Q
                         net (fo=4, routed)           0.469     7.667    adcs/aaprog.SMID_reg__0__0[22]
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     7.710 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.261     7.972    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     8.015 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.395     8.410    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X98Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.453 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.336     8.789    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X98Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.832 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.717     9.550    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I3_O)        0.043     9.593 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.729    10.322    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X93Y110        LUT3 (Prop_lut3_I0_O)        0.043    10.365 r  adcs/aaprog.SMdelay[7]_i_1/O
                         net (fo=8, routed)           2.845    13.210    adcs/aaprog.SMdelay[7]_i_1_n_0
    SLICE_X92Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X92Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[3]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X92Y108        FDSE (Setup_fdse_C_S)       -0.281    46.575    adcs/aaprog.SMdelay_reg[3]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                 33.365    

Slack (MET) :             33.365ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.481ns (7.715%)  route 5.754ns (92.285%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X96Y111        FDCE                                         r  adcs/aaprog.SMID_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDCE (Prop_fdce_C_Q)         0.223     7.199 f  adcs/aaprog.SMID_reg[22]/Q
                         net (fo=4, routed)           0.469     7.667    adcs/aaprog.SMID_reg__0__0[22]
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     7.710 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.261     7.972    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     8.015 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.395     8.410    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X98Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.453 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.336     8.789    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X98Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.832 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.717     9.550    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I3_O)        0.043     9.593 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.729    10.322    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X93Y110        LUT3 (Prop_lut3_I0_O)        0.043    10.365 r  adcs/aaprog.SMdelay[7]_i_1/O
                         net (fo=8, routed)           2.845    13.210    adcs/aaprog.SMdelay[7]_i_1_n_0
    SLICE_X92Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X92Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[4]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X92Y108        FDSE (Setup_fdse_C_S)       -0.281    46.575    adcs/aaprog.SMdelay_reg[4]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                 33.365    

Slack (MET) :             33.396ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.481ns (7.783%)  route 5.699ns (92.217%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X96Y111        FDCE                                         r  adcs/aaprog.SMID_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDCE (Prop_fdce_C_Q)         0.223     7.199 f  adcs/aaprog.SMID_reg[22]/Q
                         net (fo=4, routed)           0.469     7.667    adcs/aaprog.SMID_reg__0__0[22]
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     7.710 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.261     7.972    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     8.015 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.395     8.410    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X98Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.453 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.336     8.789    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X98Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.832 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.717     9.550    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I3_O)        0.043     9.593 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.635    10.228    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X93Y109        LUT6 (Prop_lut6_I2_O)        0.043    10.271 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           2.884    13.156    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X93Y110        FDSE                                         r  adcs/aaprog.SMdelay_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X93Y110        FDSE                                         r  adcs/aaprog.SMdelay_reg[10]/C
                         clock pessimism              0.593    46.930    
                         clock uncertainty           -0.074    46.855    
    SLICE_X93Y110        FDSE (Setup_fdse_C_S)       -0.304    46.551    adcs/aaprog.SMdelay_reg[10]
  -------------------------------------------------------------------
                         required time                         46.551    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                 33.396    

Slack (MET) :             33.396ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.481ns (7.783%)  route 5.699ns (92.217%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    6.976ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.281     6.976    adcs/dcm_ref_n_2
    SLICE_X96Y111        FDCE                                         r  adcs/aaprog.SMID_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDCE (Prop_fdce_C_Q)         0.223     7.199 f  adcs/aaprog.SMID_reg[22]/Q
                         net (fo=4, routed)           0.469     7.667    adcs/aaprog.SMID_reg__0__0[22]
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     7.710 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.261     7.972    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X98Y110        LUT4 (Prop_lut4_I0_O)        0.043     8.015 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.395     8.410    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X98Y111        LUT5 (Prop_lut5_I0_O)        0.043     8.453 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.336     8.789    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X98Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.832 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.717     9.550    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I3_O)        0.043     9.593 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.635    10.228    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X93Y109        LUT6 (Prop_lut6_I2_O)        0.043    10.271 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           2.884    13.156    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X93Y110        FDSE                                         r  adcs/aaprog.SMdelay_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X93Y110        FDSE                                         r  adcs/aaprog.SMdelay_reg[11]/C
                         clock pessimism              0.593    46.930    
                         clock uncertainty           -0.074    46.855    
    SLICE_X93Y110        FDSE (Setup_fdse_C_S)       -0.304    46.551    adcs/aaprog.SMdelay_reg[11]
  -------------------------------------------------------------------
                         required time                         46.551    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                 33.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 adcs/aaprog.reset_sm_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.start_delay_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.981%)  route 0.101ns (44.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.579     2.872    adcs/dcm_ref_n_2
    SLICE_X101Y111       FDCE                                         r  adcs/aaprog.reset_sm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y111       FDCE (Prop_fdce_C_Q)         0.100     2.972 r  adcs/aaprog.reset_sm_reg[3]/Q
                         net (fo=15, routed)          0.101     3.073    adcs/aaprog.reset_sm_reg_n_0_[3]
    SLICE_X100Y111       LUT2 (Prop_lut2_I1_O)        0.028     3.101 r  adcs/aaprog.start_delay_i_2/O
                         net (fo=1, routed)           0.000     3.101    adcs/aaprog.start_delay_i_2_n_0
    SLICE_X100Y111       FDCE                                         r  adcs/aaprog.start_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.779     3.587    adcs/dcm_ref_n_2
    SLICE_X100Y111       FDCE                                         r  adcs/aaprog.start_delay_reg/C
                         clock pessimism             -0.703     2.883    
    SLICE_X100Y111       FDCE (Hold_fdce_C_D)         0.060     2.943    adcs/aaprog.start_delay_reg
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 adcs/aaprog.serdes_ioreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.serdes_ioreset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.310%)  route 0.112ns (46.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.607     2.900    adcs/dcm_ref_n_2
    SLICE_X103Y112       FDRE                                         r  adcs/aaprog.serdes_ioreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112       FDRE (Prop_fdre_C_Q)         0.100     3.000 r  adcs/aaprog.serdes_ioreset_reg/Q
                         net (fo=6, routed)           0.112     3.112    adcs/aaprog.serdes_ioreset_reg_n_0
    SLICE_X103Y112       LUT6 (Prop_lut6_I5_O)        0.028     3.140 r  adcs/aaprog.serdes_ioreset_i_1/O
                         net (fo=1, routed)           0.000     3.140    adcs/aaprog.serdes_ioreset_i_1_n_0
    SLICE_X103Y112       FDRE                                         r  adcs/aaprog.serdes_ioreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.806     3.614    adcs/dcm_ref_n_2
    SLICE_X103Y112       FDRE                                         r  adcs/aaprog.serdes_ioreset_reg/C
                         clock pessimism             -0.713     2.900    
    SLICE_X103Y112       FDRE (Hold_fdre_C_D)         0.060     2.960    adcs/aaprog.serdes_ioreset_reg
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 adcs/aaprog.adc_programmed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.362%)  route 0.148ns (53.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.580     2.873    adcs/dcm_ref_n_2
    SLICE_X99Y109        FDRE                                         r  adcs/aaprog.adc_programmed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y109        FDRE (Prop_fdre_C_Q)         0.100     2.973 r  adcs/aaprog.adc_programmed_reg/Q
                         net (fo=6, routed)           0.148     3.121    adcs/adc_programmed
    SLICE_X101Y110       LUT6 (Prop_lut6_I4_O)        0.028     3.149 r  adcs/aaprog.reset_sm[0]_i_1/O
                         net (fo=1, routed)           0.000     3.149    adcs/aaprog.reset_sm[0]_i_1_n_0
    SLICE_X101Y110       FDCE                                         r  adcs/aaprog.reset_sm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.779     3.587    adcs/dcm_ref_n_2
    SLICE_X101Y110       FDCE                                         r  adcs/aaprog.reset_sm_reg[0]/C
                         clock pessimism             -0.682     2.904    
    SLICE_X101Y110       FDCE (Hold_fdce_C_D)         0.060     2.964    adcs/aaprog.reset_sm_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 adcs/aaprog.SMADC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMADC_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.171ns (62.268%)  route 0.104ns (37.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.581     2.874    adcs/dcm_ref_n_2
    SLICE_X94Y106        FDCE                                         r  adcs/aaprog.SMADC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y106        FDCE (Prop_fdce_C_Q)         0.107     2.981 r  adcs/aaprog.SMADC_reg[0]/Q
                         net (fo=22, routed)          0.104     3.085    adcs/aaprog.SMADC_reg_n_0_[0]
    SLICE_X94Y106        LUT6 (Prop_lut6_I4_O)        0.064     3.149 r  adcs/aaprog.SMADC[2]_i_1/O
                         net (fo=1, routed)           0.000     3.149    adcs/aaprog.SMADC[2]_i_1_n_0
    SLICE_X94Y106        FDCE                                         r  adcs/aaprog.SMADC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X94Y106        FDCE                                         r  adcs/aaprog.SMADC_reg[2]/C
                         clock pessimism             -0.714     2.874    
    SLICE_X94Y106        FDCE (Hold_fdce_C_D)         0.087     2.961    adcs/aaprog.SMADC_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adcs/aaprog.delay_rs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.190ns (72.516%)  route 0.072ns (27.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.606     2.899    adcs/dcm_ref_n_2
    SLICE_X105Y114       FDRE                                         r  adcs/aaprog.delay_rs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y114       FDRE (Prop_fdre_C_Q)         0.100     2.999 r  adcs/aaprog.delay_rs_reg[13]/Q
                         net (fo=3, routed)           0.072     3.071    adcs/delay_rs[13]
    SLICE_X105Y114       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     3.161 r  adcs/aaprog.delay_rs_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.000     3.161    adcs/aaprog.delay_rs_reg[15]_i_3_n_6
    SLICE_X105Y114       FDRE                                         r  adcs/aaprog.delay_rs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.805     3.613    adcs/dcm_ref_n_2
    SLICE_X105Y114       FDRE                                         r  adcs/aaprog.delay_rs_reg[14]/C
                         clock pessimism             -0.713     2.899    
    SLICE_X105Y114       FDRE (Hold_fdre_C_D)         0.071     2.970    adcs/aaprog.delay_rs_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.212ns (74.645%)  route 0.072ns (25.355%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.577     2.870    adcs/dcm_ref_n_2
    SLICE_X94Y115        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDRE (Prop_fdre_C_Q)         0.118     2.988 r  adcs/aaprog.WATCH_DOG_reg[25]/Q
                         net (fo=3, routed)           0.072     3.060    adcs/aaprog.WATCH_DOG_reg_n_0_[25]
    SLICE_X94Y115        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     3.154 r  adcs/aaprog.WATCH_DOG_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.154    adcs/aaprog.WATCH_DOG_reg[28]_i_1_n_6
    SLICE_X94Y115        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.775     3.583    adcs/dcm_ref_n_2
    SLICE_X94Y115        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[26]/C
                         clock pessimism             -0.712     2.870    
    SLICE_X94Y115        FDRE (Hold_fdre_C_D)         0.092     2.962    adcs/aaprog.WATCH_DOG_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.212ns (74.645%)  route 0.072ns (25.355%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.579     2.872    adcs/dcm_ref_n_2
    SLICE_X94Y111        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDRE (Prop_fdre_C_Q)         0.118     2.990 r  adcs/aaprog.WATCH_DOG_reg[9]/Q
                         net (fo=3, routed)           0.072     3.062    adcs/aaprog.WATCH_DOG_reg_n_0_[9]
    SLICE_X94Y111        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     3.156 r  adcs/aaprog.WATCH_DOG_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.156    adcs/aaprog.WATCH_DOG_reg[10]_i_1_n_6
    SLICE_X94Y111        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.779     3.587    adcs/dcm_ref_n_2
    SLICE_X94Y111        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[10]/C
                         clock pessimism             -0.714     2.872    
    SLICE_X94Y111        FDRE (Hold_fdre_C_D)         0.092     2.964    adcs/aaprog.WATCH_DOG_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.212ns (74.645%)  route 0.072ns (25.355%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.578     2.871    adcs/dcm_ref_n_2
    SLICE_X94Y112        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDSE (Prop_fdse_C_Q)         0.118     2.989 r  adcs/aaprog.WATCH_DOG_reg[13]/Q
                         net (fo=3, routed)           0.072     3.061    adcs/aaprog.WATCH_DOG_reg_n_0_[13]
    SLICE_X94Y112        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     3.155 r  adcs/aaprog.WATCH_DOG_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.155    adcs/aaprog.WATCH_DOG_reg[15]_i_1_n_6
    SLICE_X94Y112        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.777     3.585    adcs/dcm_ref_n_2
    SLICE_X94Y112        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[14]/C
                         clock pessimism             -0.713     2.871    
    SLICE_X94Y112        FDSE (Hold_fdse_C_D)         0.092     2.963    adcs/aaprog.WATCH_DOG_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.212ns (74.645%)  route 0.072ns (25.355%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.577     2.870    adcs/dcm_ref_n_2
    SLICE_X94Y113        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y113        FDRE (Prop_fdre_C_Q)         0.118     2.988 r  adcs/aaprog.WATCH_DOG_reg[17]/Q
                         net (fo=3, routed)           0.072     3.060    adcs/aaprog.WATCH_DOG_reg_n_0_[17]
    SLICE_X94Y113        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     3.154 r  adcs/aaprog.WATCH_DOG_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.154    adcs/aaprog.WATCH_DOG_reg[17]_i_1_n_6
    SLICE_X94Y113        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.776     3.584    adcs/dcm_ref_n_2
    SLICE_X94Y113        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[18]/C
                         clock pessimism             -0.713     2.870    
    SLICE_X94Y113        FDSE (Hold_fdse_C_D)         0.092     2.962    adcs/aaprog.WATCH_DOG_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.212ns (74.645%)  route 0.072ns (25.355%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.577     2.870    adcs/dcm_ref_n_2
    SLICE_X94Y114        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y114        FDSE (Prop_fdse_C_Q)         0.118     2.988 r  adcs/aaprog.WATCH_DOG_reg[21]/Q
                         net (fo=3, routed)           0.072     3.060    adcs/aaprog.WATCH_DOG_reg_n_0_[21]
    SLICE_X94Y114        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     3.154 r  adcs/aaprog.WATCH_DOG_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.154    adcs/aaprog.WATCH_DOG_reg[23]_i_1_n_6
    SLICE_X94Y114        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.776     3.584    adcs/dcm_ref_n_2
    SLICE_X94Y114        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[22]/C
                         clock pessimism             -0.713     2.870    
    SLICE_X94Y114        FDSE (Hold_fdse_C_D)         0.092     2.962    adcs/aaprog.WATCH_DOG_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y4    adcs/dcm_ref/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X92Y108    adcs/aaprog.SMdelay_reg[0]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X93Y110    adcs/aaprog.SMdelay_reg[12]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X93Y110    adcs/aaprog.SMdelay_reg[14]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X93Y111    adcs/aaprog.SMdelay_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X94Y110    adcs/aaprog.WATCH_DOG_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X89Y106    adcs/aaprog.delay_end_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X89Y107    adcs/aaprog.delay_end_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X89Y105    adcs/aaprog.delay_end_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X93Y102    adcs/aaprog.idx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X95Y102    adcs/aaprog.SMADCwordwrite_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X94Y102    adcs/aaprog.SMADCwordwrite_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X94Y102    adcs/aaprog.SMADCwordwrite_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X92Y102    adcs/aaprog.SMADCwordwrite_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X95Y102    adcs/aaprog.SMADCwordwrite_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X92Y102    adcs/aaprog.SMADCwordwrite_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         20.000      19.600     SLICE_X92Y108    adcs/aaprog.SMdelay_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         20.000      19.600     SLICE_X93Y110    adcs/aaprog.SMdelay_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         20.000      19.600     SLICE_X93Y110    adcs/aaprog.SMdelay_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X96Y113    adcs/aaprog.SMID_reg[28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X96Y113    adcs/aaprog.SMID_reg[29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X96Y106    adcs/aaprog.SMID_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X96Y113    adcs/aaprog.SMID_reg[30]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X96Y113    adcs/aaprog.SMID_reg[31]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X96Y106    adcs/aaprog.SMID_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X96Y107    adcs/aaprog.SMID_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X96Y107    adcs/aaprog.SMID_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X96Y107    adcs/aaprog.SMID_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X96Y107    adcs/aaprog.SMID_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ftdi
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        5.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.373ns (7.923%)  route 4.335ns (92.077%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.452     4.467    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y63        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.789     7.460    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X92Y20         LUT3 (Prop_lut3_I2_O)        0.126     7.586 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7/O
                         net (fo=32, routed)          1.546     9.132    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7_n_0
    SLICE_X98Y30         LUT6 (Prop_lut6_I5_O)        0.043     9.175 r  USBInterface/Inst_ft600_fifo245_core/int_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     9.175    USBInterface/Inst_ft600_fifo245_core/int_addr[29]_i_1_n_0
    SLICE_X98Y30         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.484    14.259    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X98Y30         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[29]/C
                         clock pessimism              0.255    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X98Y30         FDRE (Setup_fdre_C_D)        0.064    14.543    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.373ns (8.116%)  route 4.223ns (91.884%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.452     4.467    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y63        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.789     7.460    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X92Y20         LUT3 (Prop_lut3_I2_O)        0.126     7.586 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7/O
                         net (fo=32, routed)          1.434     9.020    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7_n_0
    SLICE_X101Y30        LUT6 (Prop_lut6_I5_O)        0.043     9.063 r  USBInterface/Inst_ft600_fifo245_core/int_addr[30]_i_1/O
                         net (fo=1, routed)           0.000     9.063    USBInterface/Inst_ft600_fifo245_core/int_addr[30]_i_1_n_0
    SLICE_X101Y30        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.484    14.259    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X101Y30        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[30]/C
                         clock pessimism              0.255    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X101Y30        FDRE (Setup_fdre_C_D)        0.034    14.513    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.373ns (8.143%)  route 4.208ns (91.857%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.452     4.467    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y63        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.789     7.460    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X92Y20         LUT3 (Prop_lut3_I2_O)        0.126     7.586 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7/O
                         net (fo=32, routed)          1.419     9.005    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7_n_0
    SLICE_X99Y30         LUT6 (Prop_lut6_I5_O)        0.043     9.048 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_1/O
                         net (fo=1, routed)           0.000     9.048    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_1_n_0
    SLICE_X99Y30         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.484    14.259    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X99Y30         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[31]/C
                         clock pessimism              0.255    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X99Y30         FDRE (Setup_fdre_C_D)        0.033    14.512    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[212]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 1.060ns (24.505%)  route 3.266ns (75.495%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.442     4.457    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X100Y78        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y78        FDRE (Prop_fdre_C_Q)         0.223     4.680 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[0]/Q
                         net (fo=5, routed)           0.486     5.167    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[0]
    SLICE_X98Y77         LUT1 (Prop_lut1_I0_O)        0.043     5.210 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_14/O
                         net (fo=1, routed)           0.000     5.210    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits0[0]
    SLICE_X98Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.466 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.466    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_3_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.520 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.520    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.574 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.574    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.628 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.628    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X98Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.793 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/O[1]
                         net (fo=1, routed)           0.436     6.229    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[20]
    SLICE_X97Y81         LUT4 (Prop_lut4_I3_O)        0.125     6.354 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_7/O
                         net (fo=1, routed)           0.432     6.785    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_7_n_0
    SLICE_X97Y80         LUT6 (Prop_lut6_I1_O)        0.043     6.828 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.677     7.505    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X101Y77        LUT6 (Prop_lut6_I0_O)        0.043     7.548 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[223]_i_1/O
                         net (fo=16, routed)          1.234     8.783    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_1
    SLICE_X108Y68        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[212]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.367    14.142    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X108Y68        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[212]/C
                         clock pessimism              0.328    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.178    14.257    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[212]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/data_wr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.330ns (7.632%)  route 3.994ns (92.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.452     4.467    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y63        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.993     7.664    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X96Y24         LUT6 (Prop_lut6_I0_O)        0.126     7.790 r  USBInterface/Inst_ft600_fifo245_core/data_wr[31]_i_1/O
                         net (fo=32, routed)          1.001     8.791    USBInterface/Inst_ft600_fifo245_core/data_wr[31]_i_1_n_0
    SLICE_X94Y37         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_wr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.488    14.263    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X94Y37         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_wr_reg[15]/C
                         clock pessimism              0.255    14.518    
                         clock uncertainty           -0.035    14.483    
    SLICE_X94Y37         FDRE (Setup_fdre_C_CE)      -0.178    14.305    USBInterface/Inst_ft600_fifo245_core/data_wr_reg[15]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/data_wr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.330ns (7.632%)  route 3.994ns (92.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.452     4.467    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y63        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.993     7.664    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X96Y24         LUT6 (Prop_lut6_I0_O)        0.126     7.790 r  USBInterface/Inst_ft600_fifo245_core/data_wr[31]_i_1/O
                         net (fo=32, routed)          1.001     8.791    USBInterface/Inst_ft600_fifo245_core/data_wr[31]_i_1_n_0
    SLICE_X94Y37         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_wr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.488    14.263    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X94Y37         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_wr_reg[17]/C
                         clock pessimism              0.255    14.518    
                         clock uncertainty           -0.035    14.483    
    SLICE_X94Y37         FDRE (Setup_fdre_C_CE)      -0.178    14.305    USBInterface/Inst_ft600_fifo245_core/data_wr_reg[17]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/data_wr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.330ns (7.632%)  route 3.994ns (92.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.452     4.467    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y63        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.993     7.664    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X96Y24         LUT6 (Prop_lut6_I0_O)        0.126     7.790 r  USBInterface/Inst_ft600_fifo245_core/data_wr[31]_i_1/O
                         net (fo=32, routed)          1.001     8.791    USBInterface/Inst_ft600_fifo245_core/data_wr[31]_i_1_n_0
    SLICE_X94Y37         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_wr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.488    14.263    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X94Y37         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_wr_reg[1]/C
                         clock pessimism              0.255    14.518    
                         clock uncertainty           -0.035    14.483    
    SLICE_X94Y37         FDRE (Setup_fdre_C_CE)      -0.178    14.305    USBInterface/Inst_ft600_fifo245_core/data_wr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/data_wr_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.330ns (7.632%)  route 3.994ns (92.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.452     4.467    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y63        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.993     7.664    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X96Y24         LUT6 (Prop_lut6_I0_O)        0.126     7.790 r  USBInterface/Inst_ft600_fifo245_core/data_wr[31]_i_1/O
                         net (fo=32, routed)          1.001     8.791    USBInterface/Inst_ft600_fifo245_core/data_wr[31]_i_1_n_0
    SLICE_X94Y37         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_wr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.488    14.263    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X94Y37         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_wr_reg[24]/C
                         clock pessimism              0.255    14.518    
                         clock uncertainty           -0.035    14.483    
    SLICE_X94Y37         FDRE (Setup_fdre_C_CE)      -0.178    14.305    USBInterface/Inst_ft600_fifo245_core/data_wr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/data_wr_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.330ns (7.632%)  route 3.994ns (92.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.452     4.467    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y63        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.993     7.664    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X96Y24         LUT6 (Prop_lut6_I0_O)        0.126     7.790 r  USBInterface/Inst_ft600_fifo245_core/data_wr[31]_i_1/O
                         net (fo=32, routed)          1.001     8.791    USBInterface/Inst_ft600_fifo245_core/data_wr[31]_i_1_n_0
    SLICE_X94Y37         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_wr_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.488    14.263    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X94Y37         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_wr_reg[26]/C
                         clock pessimism              0.255    14.518    
                         clock uncertainty           -0.035    14.483    
    SLICE_X94Y37         FDRE (Setup_fdre_C_CE)      -0.178    14.305    USBInterface/Inst_ft600_fifo245_core/data_wr_reg[26]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/data_wr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.330ns (7.632%)  route 3.994ns (92.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.452     4.467    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y63        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.993     7.664    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X96Y24         LUT6 (Prop_lut6_I0_O)        0.126     7.790 r  USBInterface/Inst_ft600_fifo245_core/data_wr[31]_i_1/O
                         net (fo=32, routed)          1.001     8.791    USBInterface/Inst_ft600_fifo245_core/data_wr[31]_i_1_n_0
    SLICE_X94Y37         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_wr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.488    14.263    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X94Y37         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_wr_reg[27]/C
                         clock pessimism              0.255    14.518    
                         clock uncertainty           -0.035    14.483    
    SLICE_X94Y37         FDRE (Setup_fdre_C_CE)      -0.178    14.305    USBInterface/Inst_ft600_fifo245_core/data_wr_reg[27]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  5.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.100ns (55.392%)  route 0.081ns (44.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.623     1.869    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X95Y78         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.100     1.969 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[26]/Q
                         net (fo=1, routed)           0.081     2.049    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg_n_0_[26]
    SLICE_X94Y78         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.841     2.326    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X94Y78         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[26]/C
                         clock pessimism             -0.446     1.880    
    SLICE_X94Y78         FDRE (Hold_fdre_C_D)         0.063     1.943    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.100ns (55.392%)  route 0.081ns (44.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.621     1.867    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X99Y76         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y76         FDRE (Prop_fdre_C_Q)         0.100     1.967 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[21]/Q
                         net (fo=1, routed)           0.081     2.047    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg_n_0_[21]
    SLICE_X98Y76         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.838     2.323    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X98Y76         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[21]/C
                         clock pessimism             -0.445     1.878    
    SLICE_X98Y76         FDRE (Hold_fdre_C_D)         0.063     1.941    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.668     1.914    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y25         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.100     2.014 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.069    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X85Y25         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.904     2.389    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y25         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.475     1.914    
    SLICE_X85Y25         FDRE (Hold_fdre_C_D)         0.047     1.961    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.674     1.920    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDPE (Prop_fdpe_C_Q)         0.100     2.020 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     2.075    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X89Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.911     2.396    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.476     1.920    
    SLICE_X89Y21         FDPE (Hold_fdpe_C_D)         0.047     1.967    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X89Y20         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y20         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.076    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X89Y20         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.912     2.397    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X89Y20         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.476     1.921    
    SLICE_X89Y20         FDRE (Hold_fdre_C_D)         0.047     1.968    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X89Y20         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y20         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.076    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X89Y20         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.912     2.397    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X89Y20         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.476     1.921    
    SLICE_X89Y20         FDRE (Hold_fdre_C_D)         0.047     1.968    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.706     1.952    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X109Y28        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y28        FDRE (Prop_fdre_C_Q)         0.100     2.052 r  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[25]/Q
                         net (fo=1, routed)           0.081     2.132    USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg_n_0_[25]
    SLICE_X108Y28        LUT3 (Prop_lut3_I2_O)        0.028     2.160 r  USBInterface/Inst_ft600_fifo245_core/timeout_counter[41]_i_1/O
                         net (fo=1, routed)           0.000     2.160    USBInterface/Inst_ft600_fifo245_core/timeout_counter[41]
    SLICE_X108Y28        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.944     2.429    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X108Y28        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[41]/C
                         clock pessimism             -0.466     1.963    
    SLICE_X108Y28        FDRE (Hold_fdre_C_D)         0.087     2.050    USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.668     1.914    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y25         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.100     2.014 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     2.069    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X85Y25         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.904     2.389    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y25         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.475     1.914    
    SLICE_X85Y25         FDRE (Hold_fdre_C_D)         0.044     1.958    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.408%)  route 0.056ns (30.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.705     1.951    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y22        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y22        FDRE (Prop_fdre_C_Q)         0.100     2.051 r  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[4]/Q
                         net (fo=1, routed)           0.056     2.107    USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg_n_0_[4]
    SLICE_X106Y22        LUT3 (Prop_lut3_I2_O)        0.028     2.135 r  USBInterface/Inst_ft600_fifo245_core/timeout_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.135    USBInterface/Inst_ft600_fifo245_core/timeout_counter[20]
    SLICE_X106Y22        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.943     2.428    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y22        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[20]/C
                         clock pessimism             -0.466     1.962    
    SLICE_X106Y22        FDRE (Hold_fdre_C_D)         0.060     2.022    USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.408%)  route 0.056ns (30.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.705     1.951    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y27        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y27        FDRE (Prop_fdre_C_Q)         0.100     2.051 r  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[22]/Q
                         net (fo=1, routed)           0.056     2.107    USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg_n_0_[22]
    SLICE_X106Y27        LUT3 (Prop_lut3_I2_O)        0.028     2.135 r  USBInterface/Inst_ft600_fifo245_core/timeout_counter[38]_i_1/O
                         net (fo=1, routed)           0.000     2.135    USBInterface/Inst_ft600_fifo245_core/timeout_counter[38]
    SLICE_X106Y27        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.943     2.428    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y27        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[38]/C
                         clock pessimism             -0.466     1.962    
    SLICE_X106Y27        FDRE (Hold_fdre_C_D)         0.060     2.022    USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ftdi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FTDI_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y14   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y8    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3  FTDI_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X107Y71  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[21]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X107Y73  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X104Y76  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[26]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X107Y73  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X107Y71  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X103Y70  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X105Y68  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X107Y73  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X107Y73  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X106Y73  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK7_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X106Y73  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK7_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X107Y73  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK7_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X107Y73  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK7_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X89Y20   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X89Y20   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X89Y20   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X89Y20   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X105Y68  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X105Y68  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X107Y73  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X104Y76  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X105Y73  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X104Y76  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X107Y73  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X98Y76   USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X104Y69  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X106Y28  USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[43]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  D_LVDS_DCLK

Setup :            0  Failing Endpoints,  Worst Slack       15.243ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.243ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.657ns  (logic 0.204ns (31.062%)  route 0.453ns (68.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y127                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X101Y127       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.453     0.657    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X100Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X100Y125       FDRE (Setup_fdre_C_D)       -0.081    15.900    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.900    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                 15.243    

Slack (MET) :             15.333ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.557ns  (logic 0.204ns (36.595%)  route 0.353ns (63.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y127                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X101Y127       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.353     0.557    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X100Y127       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X100Y127       FDRE (Setup_fdre_C_D)       -0.091    15.890    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                 15.333    

Slack (MET) :             15.380ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.596ns  (logic 0.223ns (37.423%)  route 0.373ns (62.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y127                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X101Y127       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.373     0.596    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X101Y126       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X101Y126       FDRE (Setup_fdre_C_D)       -0.005    15.976    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         15.976    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                 15.380    

Slack (MET) :             15.390ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.586ns  (logic 0.223ns (38.028%)  route 0.363ns (61.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y127                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X101Y127       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.363     0.586    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X100Y128       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X100Y128       FDRE (Setup_fdre_C_D)       -0.005    15.976    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.976    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                 15.390    

Slack (MET) :             15.390ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.586ns  (logic 0.223ns (38.075%)  route 0.363ns (61.925%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y127                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X101Y127       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.363     0.586    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X99Y125        FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X99Y125        FDRE (Setup_fdre_C_D)       -0.005    15.976    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.976    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                 15.390    

Slack (MET) :             15.394ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.499ns  (logic 0.204ns (40.862%)  route 0.295ns (59.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y127                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X101Y127       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.295     0.499    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X101Y126       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X101Y126       FDRE (Setup_fdre_C_D)       -0.088    15.893    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.893    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 15.394    

Slack (MET) :             15.427ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.470ns  (logic 0.204ns (43.447%)  route 0.266ns (56.553%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y127                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X101Y127       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.266     0.470    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X100Y127       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X100Y127       FDRE (Setup_fdre_C_D)       -0.084    15.897    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.897    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                 15.427    

Slack (MET) :             15.456ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.520ns  (logic 0.223ns (42.911%)  route 0.297ns (57.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y129                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X101Y129       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.297     0.520    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X100Y128       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X100Y128       FDRE (Setup_fdre_C_D)       -0.005    15.976    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.976    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                 15.456    

Slack (MET) :             15.463ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.512ns  (logic 0.223ns (43.569%)  route 0.289ns (56.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y127                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X101Y127       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.289     0.512    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X101Y126       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X101Y126       FDRE (Setup_fdre_C_D)       -0.006    15.975    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 15.463    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.749ns  (logic 0.266ns (3.941%)  route 6.483ns (96.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.599    37.838    adcs/CK_CONFIG_DONE
    SLICE_X93Y109        LUT6 (Prop_lut6_I5_O)        0.043    37.881 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           2.884    40.765    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X93Y110        FDSE                                         r  adcs/aaprog.SMdelay_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X93Y110        FDSE                                         r  adcs/aaprog.SMdelay_reg[10]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X93Y110        FDSE (Setup_fdse_C_S)       -0.304    46.111    adcs/aaprog.SMdelay_reg[10]
  -------------------------------------------------------------------
                         required time                         46.111    
                         arrival time                         -40.765    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.749ns  (logic 0.266ns (3.941%)  route 6.483ns (96.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.599    37.838    adcs/CK_CONFIG_DONE
    SLICE_X93Y109        LUT6 (Prop_lut6_I5_O)        0.043    37.881 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           2.884    40.765    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X93Y110        FDSE                                         r  adcs/aaprog.SMdelay_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X93Y110        FDSE                                         r  adcs/aaprog.SMdelay_reg[11]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X93Y110        FDSE (Setup_fdse_C_S)       -0.304    46.111    adcs/aaprog.SMdelay_reg[11]
  -------------------------------------------------------------------
                         required time                         46.111    
                         arrival time                         -40.765    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.749ns  (logic 0.266ns (3.941%)  route 6.483ns (96.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.599    37.838    adcs/CK_CONFIG_DONE
    SLICE_X93Y109        LUT6 (Prop_lut6_I5_O)        0.043    37.881 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           2.884    40.765    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X93Y110        FDSE                                         r  adcs/aaprog.SMdelay_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X93Y110        FDSE                                         r  adcs/aaprog.SMdelay_reg[12]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X93Y110        FDSE (Setup_fdse_C_S)       -0.304    46.111    adcs/aaprog.SMdelay_reg[12]
  -------------------------------------------------------------------
                         required time                         46.111    
                         arrival time                         -40.765    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.749ns  (logic 0.266ns (3.941%)  route 6.483ns (96.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.599    37.838    adcs/CK_CONFIG_DONE
    SLICE_X93Y109        LUT6 (Prop_lut6_I5_O)        0.043    37.881 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           2.884    40.765    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X93Y110        FDSE                                         r  adcs/aaprog.SMdelay_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X93Y110        FDSE                                         r  adcs/aaprog.SMdelay_reg[14]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X93Y110        FDSE (Setup_fdse_C_S)       -0.304    46.111    adcs/aaprog.SMdelay_reg[14]
  -------------------------------------------------------------------
                         required time                         46.111    
                         arrival time                         -40.765    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.706ns  (logic 0.266ns (3.967%)  route 6.440ns (96.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.335ns = ( 46.335 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.599    37.838    adcs/CK_CONFIG_DONE
    SLICE_X93Y109        LUT6 (Prop_lut6_I5_O)        0.043    37.881 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           2.841    40.721    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X93Y111        FDSE                                         r  adcs/aaprog.SMdelay_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.148    46.335    adcs/dcm_ref_n_2
    SLICE_X93Y111        FDSE                                         r  adcs/aaprog.SMdelay_reg[13]/C
                         clock pessimism              0.232    46.568    
                         clock uncertainty           -0.154    46.414    
    SLICE_X93Y111        FDSE (Setup_fdse_C_S)       -0.304    46.110    adcs/aaprog.SMdelay_reg[13]
  -------------------------------------------------------------------
                         required time                         46.110    
                         arrival time                         -40.721    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.706ns  (logic 0.266ns (3.967%)  route 6.440ns (96.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.335ns = ( 46.335 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.599    37.838    adcs/CK_CONFIG_DONE
    SLICE_X93Y109        LUT6 (Prop_lut6_I5_O)        0.043    37.881 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           2.841    40.721    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X93Y111        FDSE                                         r  adcs/aaprog.SMdelay_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.148    46.335    adcs/dcm_ref_n_2
    SLICE_X93Y111        FDSE                                         r  adcs/aaprog.SMdelay_reg[15]/C
                         clock pessimism              0.232    46.568    
                         clock uncertainty           -0.154    46.414    
    SLICE_X93Y111        FDSE (Setup_fdse_C_S)       -0.304    46.110    adcs/aaprog.SMdelay_reg[15]
  -------------------------------------------------------------------
                         required time                         46.110    
                         arrival time                         -40.721    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_d_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.656ns  (logic 0.266ns (3.996%)  route 6.390ns (96.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 46.387 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.541    37.780    adcs/CK_CONFIG_DONE
    SLICE_X102Y111       LUT5 (Prop_lut5_I1_O)        0.043    37.823 r  adcs/aaprog.reset_sm_d[3]_i_1/O
                         net (fo=4, routed)           2.849    40.672    adcs/reset_sm_d0
    SLICE_X102Y111       FDRE                                         r  adcs/aaprog.reset_sm_d_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.200    46.387    adcs/dcm_ref_n_2
    SLICE_X102Y111       FDRE                                         r  adcs/aaprog.reset_sm_d_reg[0]/C
                         clock pessimism              0.232    46.620    
                         clock uncertainty           -0.154    46.466    
    SLICE_X102Y111       FDRE (Setup_fdre_C_CE)      -0.201    46.265    adcs/aaprog.reset_sm_d_reg[0]
  -------------------------------------------------------------------
                         required time                         46.265    
                         arrival time                         -40.672    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_d_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.656ns  (logic 0.266ns (3.996%)  route 6.390ns (96.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 46.387 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.541    37.780    adcs/CK_CONFIG_DONE
    SLICE_X102Y111       LUT5 (Prop_lut5_I1_O)        0.043    37.823 r  adcs/aaprog.reset_sm_d[3]_i_1/O
                         net (fo=4, routed)           2.849    40.672    adcs/reset_sm_d0
    SLICE_X102Y111       FDRE                                         r  adcs/aaprog.reset_sm_d_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.200    46.387    adcs/dcm_ref_n_2
    SLICE_X102Y111       FDRE                                         r  adcs/aaprog.reset_sm_d_reg[1]/C
                         clock pessimism              0.232    46.620    
                         clock uncertainty           -0.154    46.466    
    SLICE_X102Y111       FDRE (Setup_fdre_C_CE)      -0.201    46.265    adcs/aaprog.reset_sm_d_reg[1]
  -------------------------------------------------------------------
                         required time                         46.265    
                         arrival time                         -40.672    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_d_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.656ns  (logic 0.266ns (3.996%)  route 6.390ns (96.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 46.387 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.541    37.780    adcs/CK_CONFIG_DONE
    SLICE_X102Y111       LUT5 (Prop_lut5_I1_O)        0.043    37.823 r  adcs/aaprog.reset_sm_d[3]_i_1/O
                         net (fo=4, routed)           2.849    40.672    adcs/reset_sm_d0
    SLICE_X102Y111       FDRE                                         r  adcs/aaprog.reset_sm_d_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.200    46.387    adcs/dcm_ref_n_2
    SLICE_X102Y111       FDRE                                         r  adcs/aaprog.reset_sm_d_reg[2]/C
                         clock pessimism              0.232    46.620    
                         clock uncertainty           -0.154    46.466    
    SLICE_X102Y111       FDRE (Setup_fdre_C_CE)      -0.201    46.265    adcs/aaprog.reset_sm_d_reg[2]
  -------------------------------------------------------------------
                         required time                         46.265    
                         arrival time                         -40.672    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_d_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.656ns  (logic 0.266ns (3.996%)  route 6.390ns (96.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 46.387 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.541    37.780    adcs/CK_CONFIG_DONE
    SLICE_X102Y111       LUT5 (Prop_lut5_I1_O)        0.043    37.823 r  adcs/aaprog.reset_sm_d[3]_i_1/O
                         net (fo=4, routed)           2.849    40.672    adcs/reset_sm_d0
    SLICE_X102Y111       FDRE                                         r  adcs/aaprog.reset_sm_d_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.200    46.387    adcs/dcm_ref_n_2
    SLICE_X102Y111       FDRE                                         r  adcs/aaprog.reset_sm_d_reg[3]/C
                         clock pessimism              0.232    46.620    
                         clock uncertainty           -0.154    46.466    
    SLICE_X102Y111       FDRE (Setup_fdre_C_CE)      -0.201    46.265    adcs/aaprog.reset_sm_d_reg[3]
  -------------------------------------------------------------------
                         required time                         46.265    
                         arrival time                         -40.672    
  -------------------------------------------------------------------
                         slack                                  5.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.214ns (6.346%)  route 3.158ns (93.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.978ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.203     3.650    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.178     3.828 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.451     4.279    adcs/CK_CONFIG_DONE
    SLICE_X92Y106        LUT5 (Prop_lut5_I2_O)        0.036     4.315 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.707     7.022    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X93Y106        FDRE                                         r  adcs/aaprog.idx_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.283     6.978    adcs/dcm_ref_n_2
    SLICE_X93Y106        FDRE                                         r  adcs/aaprog.idx_reg[21]/C
                         clock pessimism             -0.232     6.745    
                         clock uncertainty            0.154     6.899    
    SLICE_X93Y106        FDRE (Hold_fdre_C_R)         0.026     6.925    adcs/aaprog.idx_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.925    
                         arrival time                           7.022    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.214ns (6.346%)  route 3.158ns (93.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.978ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.203     3.650    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.178     3.828 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.451     4.279    adcs/CK_CONFIG_DONE
    SLICE_X92Y106        LUT5 (Prop_lut5_I2_O)        0.036     4.315 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.707     7.022    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X93Y106        FDRE                                         r  adcs/aaprog.idx_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.283     6.978    adcs/dcm_ref_n_2
    SLICE_X93Y106        FDRE                                         r  adcs/aaprog.idx_reg[22]/C
                         clock pessimism             -0.232     6.745    
                         clock uncertainty            0.154     6.899    
    SLICE_X93Y106        FDRE (Hold_fdre_C_R)         0.026     6.925    adcs/aaprog.idx_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.925    
                         arrival time                           7.022    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.214ns (6.346%)  route 3.158ns (93.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.978ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.203     3.650    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.178     3.828 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.451     4.279    adcs/CK_CONFIG_DONE
    SLICE_X92Y106        LUT5 (Prop_lut5_I2_O)        0.036     4.315 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.707     7.022    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X93Y106        FDRE                                         r  adcs/aaprog.idx_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.283     6.978    adcs/dcm_ref_n_2
    SLICE_X93Y106        FDRE                                         r  adcs/aaprog.idx_reg[23]/C
                         clock pessimism             -0.232     6.745    
                         clock uncertainty            0.154     6.899    
    SLICE_X93Y106        FDRE (Hold_fdre_C_R)         0.026     6.925    adcs/aaprog.idx_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.925    
                         arrival time                           7.022    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.214ns (6.346%)  route 3.158ns (93.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.978ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.203     3.650    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.178     3.828 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.451     4.279    adcs/CK_CONFIG_DONE
    SLICE_X92Y106        LUT5 (Prop_lut5_I2_O)        0.036     4.315 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.707     7.022    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X93Y106        FDRE                                         r  adcs/aaprog.idx_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.283     6.978    adcs/dcm_ref_n_2
    SLICE_X93Y106        FDRE                                         r  adcs/aaprog.idx_reg[24]/C
                         clock pessimism             -0.232     6.745    
                         clock uncertainty            0.154     6.899    
    SLICE_X93Y106        FDRE (Hold_fdre_C_R)         0.026     6.925    adcs/aaprog.idx_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.925    
                         arrival time                           7.022    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.214ns (6.337%)  route 3.163ns (93.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.203     3.650    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.178     3.828 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.451     4.279    adcs/CK_CONFIG_DONE
    SLICE_X92Y106        LUT5 (Prop_lut5_I2_O)        0.036     4.315 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.712     7.027    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X93Y104        FDRE                                         r  adcs/aaprog.idx_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X93Y104        FDRE                                         r  adcs/aaprog.idx_reg[13]/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X93Y104        FDRE (Hold_fdre_C_R)         0.026     6.926    adcs/aaprog.idx_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.926    
                         arrival time                           7.027    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.214ns (6.337%)  route 3.163ns (93.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.203     3.650    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.178     3.828 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.451     4.279    adcs/CK_CONFIG_DONE
    SLICE_X92Y106        LUT5 (Prop_lut5_I2_O)        0.036     4.315 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.712     7.027    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X93Y104        FDRE                                         r  adcs/aaprog.idx_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X93Y104        FDRE                                         r  adcs/aaprog.idx_reg[14]/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X93Y104        FDRE (Hold_fdre_C_R)         0.026     6.926    adcs/aaprog.idx_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.926    
                         arrival time                           7.027    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.214ns (6.337%)  route 3.163ns (93.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.203     3.650    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.178     3.828 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.451     4.279    adcs/CK_CONFIG_DONE
    SLICE_X92Y106        LUT5 (Prop_lut5_I2_O)        0.036     4.315 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.712     7.027    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X93Y104        FDRE                                         r  adcs/aaprog.idx_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X93Y104        FDRE                                         r  adcs/aaprog.idx_reg[15]/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X93Y104        FDRE (Hold_fdre_C_R)         0.026     6.926    adcs/aaprog.idx_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.926    
                         arrival time                           7.027    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.214ns (6.337%)  route 3.163ns (93.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.203     3.650    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.178     3.828 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.451     4.279    adcs/CK_CONFIG_DONE
    SLICE_X92Y106        LUT5 (Prop_lut5_I2_O)        0.036     4.315 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.712     7.027    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X93Y104        FDRE                                         r  adcs/aaprog.idx_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X93Y104        FDRE                                         r  adcs/aaprog.idx_reg[16]/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X93Y104        FDRE (Hold_fdre_C_R)         0.026     6.926    adcs/aaprog.idx_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.926    
                         arrival time                           7.027    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.214ns (6.284%)  route 3.192ns (93.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.203     3.650    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.178     3.828 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.451     4.279    adcs/CK_CONFIG_DONE
    SLICE_X92Y106        LUT5 (Prop_lut5_I2_O)        0.036     4.315 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.741     7.056    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X93Y101        FDRE                                         r  adcs/aaprog.idx_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X93Y101        FDRE                                         r  adcs/aaprog.idx_reg[1]/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X93Y101        FDRE (Hold_fdre_C_R)         0.026     6.926    adcs/aaprog.idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.926    
                         arrival time                           7.056    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.214ns (6.284%)  route 3.192ns (93.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.203     3.650    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.178     3.828 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.451     4.279    adcs/CK_CONFIG_DONE
    SLICE_X92Y106        LUT5 (Prop_lut5_I2_O)        0.036     4.315 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.741     7.056    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X93Y101        FDRE                                         r  adcs/aaprog.idx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X93Y101        FDRE                                         r  adcs/aaprog.idx_reg[2]/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X93Y101        FDRE (Hold_fdre_C_R)         0.026     6.926    adcs/aaprog.idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.926    
                         arrival time                           7.056    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  D_LVDS_DCLK
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        5.580ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.611ns  (logic 0.236ns (38.616%)  route 0.375ns (61.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y28                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X86Y28         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.375     0.611    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X86Y27         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X86Y27         FDRE (Setup_fdre_C_D)       -0.059     6.191    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.191    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.602ns  (logic 0.236ns (39.201%)  route 0.366ns (60.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y28                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y28         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.366     0.602    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X86Y25         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X86Y25         FDRE (Setup_fdre_C_D)       -0.061     6.189    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.189    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.571ns  (logic 0.204ns (35.754%)  route 0.367ns (64.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X85Y22         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367     0.571    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X84Y22         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X84Y22         FDRE (Setup_fdre_C_D)       -0.092     6.158    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.158    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.570ns  (logic 0.204ns (35.809%)  route 0.366ns (64.191%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X85Y22         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.366     0.570    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X82Y22         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X82Y22         FDRE (Setup_fdre_C_D)       -0.058     6.192    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.192    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.613ns  (logic 0.259ns (42.219%)  route 0.354ns (57.781%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y28                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X86Y28         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.354     0.613    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X85Y25         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X85Y25         FDRE (Setup_fdre_C_D)       -0.009     6.241    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.488ns  (logic 0.204ns (41.831%)  route 0.284ns (58.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X85Y22         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.284     0.488    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X82Y21         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X82Y21         FDRE (Setup_fdre_C_D)       -0.060     6.190    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.190    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.484ns  (logic 0.204ns (42.171%)  route 0.280ns (57.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y24                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X85Y24         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.280     0.484    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X86Y24         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X86Y24         FDRE (Setup_fdre_C_D)       -0.062     6.188    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.188    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.520ns  (logic 0.223ns (42.900%)  route 0.297ns (57.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X85Y22         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.297     0.520    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X84Y22         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X84Y22         FDRE (Setup_fdre_C_D)       -0.010     6.240    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.240    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.543ns  (logic 0.259ns (47.655%)  route 0.284ns (52.345%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y28                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X86Y28         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.284     0.543    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X86Y25         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X86Y25         FDRE (Setup_fdre_C_D)        0.021     6.271    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.271    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.499ns  (logic 0.223ns (44.650%)  route 0.276ns (55.350%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y24                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X85Y24         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.276     0.499    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X85Y25         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X85Y25         FDRE (Setup_fdre_C_D)       -0.010     6.240    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.240    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  5.741    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack       14.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.638ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.223ns (21.494%)  route 0.814ns (78.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566     3.229    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.814     4.267    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X107Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.905    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 14.638    

Slack (MET) :             14.638ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.223ns (21.494%)  route 0.814ns (78.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566     3.229    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.814     4.267    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X107Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.905    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 14.638    

Slack (MET) :             14.638ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.223ns (21.494%)  route 0.814ns (78.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566     3.229    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.814     4.267    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X107Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.905    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 14.638    

Slack (MET) :             14.638ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.223ns (21.494%)  route 0.814ns (78.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566     3.229    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.814     4.267    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X107Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.905    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 14.638    

Slack (MET) :             14.638ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.223ns (21.494%)  route 0.814ns (78.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566     3.229    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.814     4.267    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X107Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.905    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 14.638    

Slack (MET) :             14.638ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.223ns (21.494%)  route 0.814ns (78.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566     3.229    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.814     4.267    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X107Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.905    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 14.638    

Slack (MET) :             14.638ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.223ns (21.494%)  route 0.814ns (78.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566     3.229    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.814     4.267    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X107Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.905    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 14.638    

Slack (MET) :             14.720ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.223ns (23.316%)  route 0.733ns (76.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 18.845 - 15.981 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566     3.229    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.733     4.186    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y126       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.509    18.845    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y126       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    19.153    
                         clock uncertainty           -0.035    19.118    
    SLICE_X107Y126       FDCE (Recov_fdce_C_CLR)     -0.212    18.906    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                 14.720    

Slack (MET) :             14.720ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.223ns (23.316%)  route 0.733ns (76.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 18.845 - 15.981 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566     3.229    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.733     4.186    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y126       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.509    18.845    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y126       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    19.153    
                         clock uncertainty           -0.035    19.118    
    SLICE_X107Y126       FDCE (Recov_fdce_C_CLR)     -0.212    18.906    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                 14.720    

Slack (MET) :             14.720ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.223ns (23.316%)  route 0.733ns (76.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 18.845 - 15.981 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566     3.229    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.733     4.186    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y126       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.509    18.845    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y126       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.308    19.153    
                         clock uncertainty           -0.035    19.118    
    SLICE_X107Y126       FDCE (Recov_fdce_C_CLR)     -0.212    18.906    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                 14.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.340%)  route 0.161ns (61.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.266     1.364    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDPE (Prop_fdpe_C_Q)         0.100     1.464 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.161     1.625    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y127       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.300     1.608    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y127       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.233     1.375    
    SLICE_X103Y127       FDCE (Remov_fdce_C_CLR)     -0.069     1.306    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.340%)  route 0.161ns (61.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.266     1.364    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDPE (Prop_fdpe_C_Q)         0.100     1.464 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.161     1.625    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y127       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.300     1.608    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y127       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism             -0.233     1.375    
    SLICE_X103Y127       FDCE (Remov_fdce_C_CLR)     -0.069     1.306    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.091ns (34.938%)  route 0.169ns (65.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.269     1.367    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y131       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.091     1.458 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.169     1.628    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X102Y128       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.301     1.609    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y128       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.210     1.399    
    SLICE_X102Y128       FDCE (Remov_fdce_C_CLR)     -0.107     1.292    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.091ns (31.170%)  route 0.201ns (68.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.266     1.364    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDPE (Prop_fdpe_C_Q)         0.091     1.455 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.201     1.656    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X106Y126       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.298     1.606    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X106Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.210     1.396    
    SLICE_X106Y126       FDPE (Remov_fdpe_C_PRE)     -0.110     1.286    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.091ns (31.170%)  route 0.201ns (68.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.266     1.364    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDPE (Prop_fdpe_C_Q)         0.091     1.455 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.201     1.656    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X106Y126       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.298     1.606    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X106Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.210     1.396    
    SLICE_X106Y126       FDPE (Remov_fdpe_C_PRE)     -0.110     1.286    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.091ns (30.357%)  route 0.209ns (69.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.269     1.367    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y131       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.091     1.458 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.209     1.667    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X105Y128       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.301     1.609    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.210     1.399    
    SLICE_X105Y128       FDCE (Remov_fdce_C_CLR)     -0.107     1.292    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.091ns (30.357%)  route 0.209ns (69.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.269     1.367    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y131       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.091     1.458 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.209     1.667    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X105Y128       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.301     1.609    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.210     1.399    
    SLICE_X105Y128       FDCE (Remov_fdce_C_CLR)     -0.107     1.292    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.091ns (30.357%)  route 0.209ns (69.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.269     1.367    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y131       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.091     1.458 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.209     1.667    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X105Y128       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.301     1.609    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.210     1.399    
    SLICE_X105Y128       FDCE (Remov_fdce_C_CLR)     -0.107     1.292    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.091ns (30.357%)  route 0.209ns (69.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.269     1.367    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y131       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.091     1.458 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.209     1.667    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X105Y128       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.301     1.609    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.210     1.399    
    SLICE_X105Y128       FDPE (Remov_fdpe_C_PRE)     -0.110     1.289    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.091ns (30.357%)  route 0.209ns (69.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.269     1.367    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y131       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.091     1.458 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.209     1.667    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X105Y128       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.301     1.609    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y128       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.210     1.399    
    SLICE_X105Y128       FDPE (Remov_fdpe_C_PRE)     -0.110     1.289    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  D_LVDS_DCLK
  To Clock:  D_LVDS_DCLK

Setup :            1  Failing Endpoint ,  Worst Slack       -0.167ns,  Total Violation       -0.167ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.167ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U89/PORT_OUT_reg[0]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.105ns  (logic 0.622ns (56.313%)  route 0.483ns (43.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 10.400 - 6.250 ) 
    Source Clock Delay      (SCD):    4.534ns = ( 9.534 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.583     9.534    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y8          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.156 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=142, routed)         0.483    10.638    U89/doutb[0]
    SLICE_X63Y19         FDCE                                         f  U89/PORT_OUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.427    10.400    U89/lopt
    SLICE_X63Y19         FDCE                                         r  U89/PORT_OUT_reg[0]/C
                         clock pessimism              0.318    10.718    
                         clock uncertainty           -0.035    10.683    
    SLICE_X63Y19         FDCE (Recov_fdce_C_CLR)     -0.212    10.471    U89/PORT_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                 -0.167    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U43/U1/iENABLE_reg[0]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.796ns  (logic 0.622ns (22.248%)  route 2.174ns (77.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 15.411 - 11.250 ) 
    Source Clock Delay      (SCD):    4.534ns = ( 9.534 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.583     9.534    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y8          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.156 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=142, routed)         2.174    12.329    U43/U1/doutb[0]
    SLICE_X71Y46         FDCE                                         f  U43/U1/iENABLE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.438    15.411    U43/U1/lopt
    SLICE_X71Y46         FDCE                                         r  U43/U1/iENABLE_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.729    
                         clock uncertainty           -0.035    15.694    
    SLICE_X71Y46         FDCE (Recov_fdce_C_CLR)     -0.208    15.486    U43/U1/iENABLE_reg[0]
  -------------------------------------------------------------------
                         required time                         15.486    
                         arrival time                         -12.329    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U95/IF_rising.b_reg[0]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.525ns  (logic 0.622ns (24.635%)  route 1.903ns (75.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 15.239 - 11.250 ) 
    Source Clock Delay      (SCD):    4.534ns = ( 9.534 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.583     9.534    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y8          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.156 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=142, routed)         1.903    12.058    U95/doutb[0]
    SLICE_X63Y50         FDCE                                         f  U95/IF_rising.b_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.266    15.239    U95/lopt
    SLICE_X63Y50         FDCE                                         r  U95/IF_rising.b_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.482    
                         clock uncertainty           -0.035    15.447    
    SLICE_X63Y50         FDCE (Recov_fdce_C_CLR)     -0.208    15.239    U95/IF_rising.b_reg[0]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -12.058    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U43/U0/COUNTER_REGISTER_reg[10]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.729ns  (logic 0.622ns (22.794%)  route 2.107ns (77.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 15.411 - 11.250 ) 
    Source Clock Delay      (SCD):    4.534ns = ( 9.534 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.583     9.534    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y8          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.156 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=142, routed)         2.107    12.262    U43/U0/doutb[0]
    SLICE_X75Y43         FDCE                                         f  U43/U0/COUNTER_REGISTER_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.438    15.411    U43/U0/lopt
    SLICE_X75Y43         FDCE                                         r  U43/U0/COUNTER_REGISTER_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.729    
                         clock uncertainty           -0.035    15.694    
    SLICE_X75Y43         FDCE (Recov_fdce_C_CLR)     -0.208    15.486    U43/U0/COUNTER_REGISTER_reg[10]
  -------------------------------------------------------------------
                         required time                         15.486    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U43/U0/COUNTER_REGISTER_reg[11]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.729ns  (logic 0.622ns (22.794%)  route 2.107ns (77.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 15.411 - 11.250 ) 
    Source Clock Delay      (SCD):    4.534ns = ( 9.534 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.583     9.534    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y8          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.156 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=142, routed)         2.107    12.262    U43/U0/doutb[0]
    SLICE_X75Y43         FDCE                                         f  U43/U0/COUNTER_REGISTER_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.438    15.411    U43/U0/lopt
    SLICE_X75Y43         FDCE                                         r  U43/U0/COUNTER_REGISTER_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.729    
                         clock uncertainty           -0.035    15.694    
    SLICE_X75Y43         FDCE (Recov_fdce_C_CLR)     -0.208    15.486    U43/U0/COUNTER_REGISTER_reg[11]
  -------------------------------------------------------------------
                         required time                         15.486    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U43/U0/COUNTER_REGISTER_reg[8]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.729ns  (logic 0.622ns (22.794%)  route 2.107ns (77.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 15.411 - 11.250 ) 
    Source Clock Delay      (SCD):    4.534ns = ( 9.534 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.583     9.534    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y8          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.156 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=142, routed)         2.107    12.262    U43/U0/doutb[0]
    SLICE_X75Y43         FDCE                                         f  U43/U0/COUNTER_REGISTER_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.438    15.411    U43/U0/lopt
    SLICE_X75Y43         FDCE                                         r  U43/U0/COUNTER_REGISTER_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.729    
                         clock uncertainty           -0.035    15.694    
    SLICE_X75Y43         FDCE (Recov_fdce_C_CLR)     -0.208    15.486    U43/U0/COUNTER_REGISTER_reg[8]
  -------------------------------------------------------------------
                         required time                         15.486    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U43/U0/COUNTER_REGISTER_reg[9]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.729ns  (logic 0.622ns (22.794%)  route 2.107ns (77.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 15.411 - 11.250 ) 
    Source Clock Delay      (SCD):    4.534ns = ( 9.534 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.583     9.534    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y8          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.156 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=142, routed)         2.107    12.262    U43/U0/doutb[0]
    SLICE_X75Y43         FDCE                                         f  U43/U0/COUNTER_REGISTER_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.438    15.411    U43/U0/lopt
    SLICE_X75Y43         FDCE                                         r  U43/U0/COUNTER_REGISTER_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.729    
                         clock uncertainty           -0.035    15.694    
    SLICE_X75Y43         FDCE (Recov_fdce_C_CLR)     -0.208    15.486    U43/U0/COUNTER_REGISTER_reg[9]
  -------------------------------------------------------------------
                         required time                         15.486    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U43/U1/COUNTER_REGISTER_reg[5]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.696ns  (logic 0.622ns (23.067%)  route 2.074ns (76.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 15.410 - 11.250 ) 
    Source Clock Delay      (SCD):    4.534ns = ( 9.534 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.583     9.534    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y8          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.156 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=142, routed)         2.074    12.230    U43/U1/doutb[0]
    SLICE_X73Y41         FDCE                                         f  U43/U1/COUNTER_REGISTER_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.437    15.410    U43/U1/lopt
    SLICE_X73Y41         FDCE                                         r  U43/U1/COUNTER_REGISTER_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.728    
                         clock uncertainty           -0.035    15.693    
    SLICE_X73Y41         FDCE (Recov_fdce_C_CLR)     -0.208    15.485    U43/U1/COUNTER_REGISTER_reg[5]
  -------------------------------------------------------------------
                         required time                         15.485    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U43/U1/COUNTER_REGISTER_reg[6]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.696ns  (logic 0.622ns (23.067%)  route 2.074ns (76.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 15.410 - 11.250 ) 
    Source Clock Delay      (SCD):    4.534ns = ( 9.534 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.583     9.534    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y8          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.156 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=142, routed)         2.074    12.230    U43/U1/doutb[0]
    SLICE_X73Y41         FDCE                                         f  U43/U1/COUNTER_REGISTER_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.437    15.410    U43/U1/lopt
    SLICE_X73Y41         FDCE                                         r  U43/U1/COUNTER_REGISTER_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.728    
                         clock uncertainty           -0.035    15.693    
    SLICE_X73Y41         FDCE (Recov_fdce_C_CLR)     -0.208    15.485    U43/U1/COUNTER_REGISTER_reg[6]
  -------------------------------------------------------------------
                         required time                         15.485    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U43/U1/COUNTER_REGISTER_reg[7]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.696ns  (logic 0.622ns (23.067%)  route 2.074ns (76.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 15.410 - 11.250 ) 
    Source Clock Delay      (SCD):    4.534ns = ( 9.534 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.583     9.534    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y8          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.156 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=142, routed)         2.074    12.230    U43/U1/doutb[0]
    SLICE_X73Y41         FDCE                                         f  U43/U1/COUNTER_REGISTER_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        1.437    15.410    U43/U1/lopt
    SLICE_X73Y41         FDCE                                         r  U43/U1/COUNTER_REGISTER_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.728    
                         clock uncertainty           -0.035    15.693    
    SLICE_X73Y41         FDCE (Recov_fdce_C_CLR)     -0.208    15.485    U43/U1/COUNTER_REGISTER_reg[7]
  -------------------------------------------------------------------
                         required time                         15.485    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  3.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.580ns  (logic 0.098ns (6.204%)  route 1.482ns (93.796%))
  Logic Levels:           0  
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 8.658 - 5.000 ) 
    Source Clock Delay      (SCD):    1.982ns = ( 6.982 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.672     6.982    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X83Y19         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y19         FDPE (Prop_fdpe_C_Q)         0.098     7.080 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           1.482     8.561    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X81Y19         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.834     7.296    iD_LVDS_DCLK_BUFG
    SLICE_X89Y111        LUT1 (Prop_lut1_I0_O)        0.035     7.331 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          1.328     8.658    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X81Y19         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.152     8.506    
    SLICE_X81Y19         FDPE (Remov_fdpe_C_PRE)     -0.110     8.396    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -8.396    
                         arrival time                           8.561    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.580ns  (logic 0.098ns (6.204%)  route 1.482ns (93.796%))
  Logic Levels:           0  
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 8.658 - 5.000 ) 
    Source Clock Delay      (SCD):    1.982ns = ( 6.982 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.672     6.982    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X83Y19         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y19         FDPE (Prop_fdpe_C_Q)         0.098     7.080 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           1.482     8.561    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X81Y19         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.834     7.296    iD_LVDS_DCLK_BUFG
    SLICE_X89Y111        LUT1 (Prop_lut1_I0_O)        0.035     7.331 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          1.328     8.658    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X81Y19         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.152     8.506    
    SLICE_X81Y19         FDPE (Remov_fdpe_C_PRE)     -0.110     8.396    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -8.396    
                         arrival time                           8.561    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[28]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.381ns  (logic 0.098ns (25.753%)  route 0.283ns (74.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 7.346 - 5.000 ) 
    Source Clock Delay      (SCD):    1.909ns = ( 6.909 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.599     6.909    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X63Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDPE (Prop_fdpe_C_Q)         0.098     7.007 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.283     7.289    U9/InternalReset
    SLICE_X59Y44         FDCE                                         f  U9/InternalCounter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.884     7.346    U9/lopt
    SLICE_X59Y44         FDCE                                         r  U9/InternalCounter_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.166    
    SLICE_X59Y44         FDCE (Remov_fdce_C_CLR)     -0.099     7.067    U9/InternalCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         -7.067    
                         arrival time                           7.289    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[29]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.381ns  (logic 0.098ns (25.753%)  route 0.283ns (74.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 7.346 - 5.000 ) 
    Source Clock Delay      (SCD):    1.909ns = ( 6.909 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.599     6.909    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X63Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDPE (Prop_fdpe_C_Q)         0.098     7.007 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.283     7.289    U9/InternalReset
    SLICE_X59Y44         FDCE                                         f  U9/InternalCounter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.884     7.346    U9/lopt
    SLICE_X59Y44         FDCE                                         r  U9/InternalCounter_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.166    
    SLICE_X59Y44         FDCE (Remov_fdce_C_CLR)     -0.099     7.067    U9/InternalCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         -7.067    
                         arrival time                           7.289    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[30]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.381ns  (logic 0.098ns (25.753%)  route 0.283ns (74.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 7.346 - 5.000 ) 
    Source Clock Delay      (SCD):    1.909ns = ( 6.909 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.599     6.909    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X63Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDPE (Prop_fdpe_C_Q)         0.098     7.007 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.283     7.289    U9/InternalReset
    SLICE_X59Y44         FDCE                                         f  U9/InternalCounter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.884     7.346    U9/lopt
    SLICE_X59Y44         FDCE                                         r  U9/InternalCounter_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.166    
    SLICE_X59Y44         FDCE (Remov_fdce_C_CLR)     -0.099     7.067    U9/InternalCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         -7.067    
                         arrival time                           7.289    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[31]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.381ns  (logic 0.098ns (25.753%)  route 0.283ns (74.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 7.346 - 5.000 ) 
    Source Clock Delay      (SCD):    1.909ns = ( 6.909 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.599     6.909    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X63Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDPE (Prop_fdpe_C_Q)         0.098     7.007 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.283     7.289    U9/InternalReset
    SLICE_X59Y44         FDCE                                         f  U9/InternalCounter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.884     7.346    U9/lopt
    SLICE_X59Y44         FDCE                                         r  U9/InternalCounter_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.166    
    SLICE_X59Y44         FDCE (Remov_fdce_C_CLR)     -0.099     7.067    U9/InternalCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -7.067    
                         arrival time                           7.289    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[48]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.410ns  (logic 0.098ns (23.916%)  route 0.312ns (76.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 7.347 - 5.000 ) 
    Source Clock Delay      (SCD):    1.909ns = ( 6.909 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.599     6.909    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X63Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDPE (Prop_fdpe_C_Q)         0.098     7.007 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.312     7.319    U9/InternalReset
    SLICE_X59Y49         FDCE                                         f  U9/InternalCounter_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.885     7.347    U9/lopt
    SLICE_X59Y49         FDCE                                         r  U9/InternalCounter_reg[48]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.167    
    SLICE_X59Y49         FDCE (Remov_fdce_C_CLR)     -0.099     7.068    U9/InternalCounter_reg[48]
  -------------------------------------------------------------------
                         required time                         -7.068    
                         arrival time                           7.319    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[49]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.410ns  (logic 0.098ns (23.916%)  route 0.312ns (76.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 7.347 - 5.000 ) 
    Source Clock Delay      (SCD):    1.909ns = ( 6.909 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.599     6.909    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X63Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDPE (Prop_fdpe_C_Q)         0.098     7.007 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.312     7.319    U9/InternalReset
    SLICE_X59Y49         FDCE                                         f  U9/InternalCounter_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.885     7.347    U9/lopt
    SLICE_X59Y49         FDCE                                         r  U9/InternalCounter_reg[49]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.167    
    SLICE_X59Y49         FDCE (Remov_fdce_C_CLR)     -0.099     7.068    U9/InternalCounter_reg[49]
  -------------------------------------------------------------------
                         required time                         -7.068    
                         arrival time                           7.319    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[50]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.410ns  (logic 0.098ns (23.916%)  route 0.312ns (76.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 7.347 - 5.000 ) 
    Source Clock Delay      (SCD):    1.909ns = ( 6.909 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.599     6.909    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X63Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDPE (Prop_fdpe_C_Q)         0.098     7.007 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.312     7.319    U9/InternalReset
    SLICE_X59Y49         FDCE                                         f  U9/InternalCounter_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.885     7.347    U9/lopt
    SLICE_X59Y49         FDCE                                         r  U9/InternalCounter_reg[50]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.167    
    SLICE_X59Y49         FDCE (Remov_fdce_C_CLR)     -0.099     7.068    U9/InternalCounter_reg[50]
  -------------------------------------------------------------------
                         required time                         -7.068    
                         arrival time                           7.319    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[51]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.410ns  (logic 0.098ns (23.916%)  route 0.312ns (76.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 7.347 - 5.000 ) 
    Source Clock Delay      (SCD):    1.909ns = ( 6.909 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.599     6.909    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X63Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDPE (Prop_fdpe_C_Q)         0.098     7.007 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.312     7.319    U9/InternalReset
    SLICE_X59Y49         FDCE                                         f  U9/InternalCounter_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6809, routed)        0.885     7.347    U9/lopt
    SLICE_X59Y49         FDCE                                         r  U9/InternalCounter_reg[51]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.167    
    SLICE_X59Y49         FDCE (Remov_fdce_C_CLR)     -0.099     7.068    U9/InternalCounter_reg[51]
  -------------------------------------------------------------------
                         required time                         -7.068    
                         arrival time                           7.319    
  -------------------------------------------------------------------
                         slack                                  0.251    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ftdi
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        8.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.204ns (14.847%)  route 1.170ns (85.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.452     4.467    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y63        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         1.170     5.841    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X108Y38        FDPE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.542    14.317    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X108Y38        FDPE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.255    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X108Y38        FDPE (Recov_fdpe_C_PRE)     -0.270    14.267    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  8.426    

Slack (MET) :             8.459ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.204ns (14.847%)  route 1.170ns (85.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.452     4.467    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y63        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         1.170     5.841    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X108Y38        FDCE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.542    14.317    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X108Y38        FDCE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.255    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X108Y38        FDCE (Recov_fdce_C_CLR)     -0.237    14.300    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  8.459    

Slack (MET) :             8.459ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.204ns (14.847%)  route 1.170ns (85.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.452     4.467    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y63        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         1.170     5.841    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X108Y38        FDCE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.542    14.317    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X108Y38        FDCE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.255    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X108Y38        FDCE (Recov_fdce_C_CLR)     -0.237    14.300    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  8.459    

Slack (MET) :             8.459ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.204ns (14.847%)  route 1.170ns (85.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.452     4.467    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y63        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         1.170     5.841    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X108Y38        FDCE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.542    14.317    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X108Y38        FDCE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.255    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X108Y38        FDCE (Recov_fdce_C_CLR)     -0.237    14.300    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  8.459    

Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.223ns (22.725%)  route 0.758ns (77.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 14.247 - 10.000 ) 
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.615     4.630    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X89Y19         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDPE (Prop_fdpe_C_Q)         0.223     4.853 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.758     5.612    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X83Y24         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.472    14.247    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X83Y24         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.330    14.577    
                         clock uncertainty           -0.035    14.542    
    SLICE_X83Y24         FDCE (Recov_fdce_C_CLR)     -0.212    14.330    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  8.718    

Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.223ns (22.725%)  route 0.758ns (77.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 14.247 - 10.000 ) 
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.615     4.630    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X89Y19         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDPE (Prop_fdpe_C_Q)         0.223     4.853 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.758     5.612    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X83Y24         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.472    14.247    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X83Y24         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.330    14.577    
                         clock uncertainty           -0.035    14.542    
    SLICE_X83Y24         FDCE (Recov_fdce_C_CLR)     -0.212    14.330    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  8.718    

Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.223ns (22.725%)  route 0.758ns (77.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 14.247 - 10.000 ) 
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.615     4.630    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X89Y19         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDPE (Prop_fdpe_C_Q)         0.223     4.853 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.758     5.612    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X83Y24         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.472    14.247    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X83Y24         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.330    14.577    
                         clock uncertainty           -0.035    14.542    
    SLICE_X83Y24         FDCE (Recov_fdce_C_CLR)     -0.212    14.330    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  8.718    

Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.223ns (22.725%)  route 0.758ns (77.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 14.247 - 10.000 ) 
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.615     4.630    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X89Y19         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDPE (Prop_fdpe_C_Q)         0.223     4.853 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.758     5.612    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X83Y24         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.472    14.247    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X83Y24         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.330    14.577    
                         clock uncertainty           -0.035    14.542    
    SLICE_X83Y24         FDCE (Recov_fdce_C_CLR)     -0.212    14.330    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  8.718    

Slack (MET) :             8.743ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.223ns (22.725%)  route 0.758ns (77.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 14.247 - 10.000 ) 
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.615     4.630    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X89Y19         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDPE (Prop_fdpe_C_Q)         0.223     4.853 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.758     5.612    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y24         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.472    14.247    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X82Y24         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.330    14.577    
                         clock uncertainty           -0.035    14.542    
    SLICE_X82Y24         FDCE (Recov_fdce_C_CLR)     -0.187    14.355    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  8.743    

Slack (MET) :             8.743ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.223ns (22.725%)  route 0.758ns (77.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 14.247 - 10.000 ) 
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.615     4.630    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X89Y19         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDPE (Prop_fdpe_C_Q)         0.223     4.853 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.758     5.612    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y24         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.472    14.247    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X82Y24         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.330    14.577    
                         clock uncertainty           -0.035    14.542    
    SLICE_X82Y24         FDCE (Recov_fdce_C_CLR)     -0.187    14.355    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  8.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.834%)  route 0.099ns (52.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.674     1.920    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDPE (Prop_fdpe_C_Q)         0.091     2.011 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.099     2.110    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X89Y22         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.910     2.395    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X89Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.464     1.931    
    SLICE_X89Y22         FDPE (Remov_fdpe_C_PRE)     -0.110     1.821    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.834%)  route 0.099ns (52.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.674     1.920    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDPE (Prop_fdpe_C_Q)         0.091     2.011 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.099     2.110    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X89Y22         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.910     2.395    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X89Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.464     1.931    
    SLICE_X89Y22         FDPE (Remov_fdpe_C_PRE)     -0.110     1.821    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.834%)  route 0.099ns (52.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.674     1.920    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDPE (Prop_fdpe_C_Q)         0.091     2.011 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.099     2.110    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X89Y22         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.910     2.395    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X89Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.464     1.931    
    SLICE_X89Y22         FDPE (Remov_fdpe_C_PRE)     -0.110     1.821    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.801%)  route 0.149ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.674     1.920    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y21         FDPE (Prop_fdpe_C_Q)         0.107     2.027 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     2.176    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X88Y21         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.911     2.396    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y21         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.447     1.949    
    SLICE_X88Y21         FDCE (Remov_fdce_C_CLR)     -0.086     1.863    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.801%)  route 0.149ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.674     1.920    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y21         FDPE (Prop_fdpe_C_Q)         0.107     2.027 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     2.176    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X88Y21         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.911     2.396    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y21         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.447     1.949    
    SLICE_X88Y21         FDCE (Remov_fdce_C_CLR)     -0.086     1.863    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.801%)  route 0.149ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.674     1.920    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y21         FDPE (Prop_fdpe_C_Q)         0.107     2.027 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     2.176    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X88Y21         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.911     2.396    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y21         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.447     1.949    
    SLICE_X88Y21         FDCE (Remov_fdce_C_CLR)     -0.086     1.863    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.801%)  route 0.149ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.674     1.920    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y21         FDPE (Prop_fdpe_C_Q)         0.107     2.027 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     2.176    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X88Y21         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.911     2.396    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.447     1.949    
    SLICE_X88Y21         FDPE (Remov_fdpe_C_PRE)     -0.088     1.861    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.928%)  route 0.178ns (64.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.674     1.920    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDPE (Prop_fdpe_C_Q)         0.100     2.020 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.178     2.198    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X88Y22         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.910     2.395    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X88Y22         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]/C
                         clock pessimism             -0.464     1.931    
    SLICE_X88Y22         FDCE (Remov_fdce_C_CLR)     -0.050     1.881    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.928%)  route 0.178ns (64.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.674     1.920    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDPE (Prop_fdpe_C_Q)         0.100     2.020 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.178     2.198    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X88Y22         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.910     2.395    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X88Y22         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/C
                         clock pessimism             -0.464     1.931    
    SLICE_X88Y22         FDCE (Remov_fdce_C_CLR)     -0.050     1.881    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.928%)  route 0.178ns (64.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.674     1.920    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y21         FDPE (Prop_fdpe_C_Q)         0.100     2.020 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.178     2.198    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X88Y22         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.910     2.395    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X88Y22         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/C
                         clock pessimism             -0.464     1.931    
    SLICE_X88Y22         FDCE (Remov_fdce_C_CLR)     -0.050     1.881    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.275ns  (logic 0.274ns (5.194%)  route 5.001ns (94.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          1.312    35.551    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.051    35.602 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.689    39.291    adcs/ADCreset
    SLICE_X94Y106        FDCE                                         f  adcs/aaprog.SMADC_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X94Y106        FDCE                                         r  adcs/aaprog.SMADC_reg[0]/C
                         clock pessimism              0.232    46.571    
                         clock uncertainty           -0.154    46.417    
    SLICE_X94Y106        FDCE (Recov_fdce_C_CLR)     -0.280    46.137    adcs/aaprog.SMADC_reg[0]
  -------------------------------------------------------------------
                         required time                         46.137    
                         arrival time                         -39.291    
  -------------------------------------------------------------------
                         slack                                  6.846    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.275ns  (logic 0.274ns (5.194%)  route 5.001ns (94.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          1.312    35.551    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.051    35.602 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.689    39.291    adcs/ADCreset
    SLICE_X94Y106        FDCE                                         f  adcs/aaprog.SMADC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X94Y106        FDCE                                         r  adcs/aaprog.SMADC_reg[1]/C
                         clock pessimism              0.232    46.571    
                         clock uncertainty           -0.154    46.417    
    SLICE_X94Y106        FDCE (Recov_fdce_C_CLR)     -0.247    46.170    adcs/aaprog.SMADC_reg[1]
  -------------------------------------------------------------------
                         required time                         46.170    
                         arrival time                         -39.291    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.275ns  (logic 0.274ns (5.194%)  route 5.001ns (94.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          1.312    35.551    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.051    35.602 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.689    39.291    adcs/ADCreset
    SLICE_X94Y106        FDCE                                         f  adcs/aaprog.SMADC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X94Y106        FDCE                                         r  adcs/aaprog.SMADC_reg[2]/C
                         clock pessimism              0.232    46.571    
                         clock uncertainty           -0.154    46.417    
    SLICE_X94Y106        FDCE (Recov_fdce_C_CLR)     -0.247    46.170    adcs/aaprog.SMADC_reg[2]
  -------------------------------------------------------------------
                         required time                         46.170    
                         arrival time                         -39.291    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.275ns  (logic 0.274ns (5.194%)  route 5.001ns (94.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          1.312    35.551    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.051    35.602 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.689    39.291    adcs/ADCreset
    SLICE_X94Y106        FDCE                                         f  adcs/aaprog.SMADC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X94Y106        FDCE                                         r  adcs/aaprog.SMADC_reg[3]/C
                         clock pessimism              0.232    46.571    
                         clock uncertainty           -0.154    46.417    
    SLICE_X94Y106        FDCE (Recov_fdce_C_CLR)     -0.247    46.170    adcs/aaprog.SMADC_reg[3]
  -------------------------------------------------------------------
                         required time                         46.170    
                         arrival time                         -39.291    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.106ns  (logic 0.274ns (5.367%)  route 4.832ns (94.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          1.312    35.551    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.051    35.602 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.520    39.121    adcs/ADCreset
    SLICE_X96Y107        FDCE                                         f  adcs/aaprog.SMID_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X96Y107        FDCE                                         r  adcs/aaprog.SMID_reg[4]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X96Y107        FDCE (Recov_fdce_C_CLR)     -0.305    46.113    adcs/aaprog.SMID_reg[4]
  -------------------------------------------------------------------
                         required time                         46.113    
                         arrival time                         -39.121    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.106ns  (logic 0.274ns (5.367%)  route 4.832ns (94.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          1.312    35.551    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.051    35.602 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.520    39.121    adcs/ADCreset
    SLICE_X96Y107        FDCE                                         f  adcs/aaprog.SMID_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X96Y107        FDCE                                         r  adcs/aaprog.SMID_reg[5]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X96Y107        FDCE (Recov_fdce_C_CLR)     -0.305    46.113    adcs/aaprog.SMID_reg[5]
  -------------------------------------------------------------------
                         required time                         46.113    
                         arrival time                         -39.121    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.106ns  (logic 0.274ns (5.367%)  route 4.832ns (94.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          1.312    35.551    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.051    35.602 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.520    39.121    adcs/ADCreset
    SLICE_X96Y107        FDCE                                         f  adcs/aaprog.SMID_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X96Y107        FDCE                                         r  adcs/aaprog.SMID_reg[6]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X96Y107        FDCE (Recov_fdce_C_CLR)     -0.305    46.113    adcs/aaprog.SMID_reg[6]
  -------------------------------------------------------------------
                         required time                         46.113    
                         arrival time                         -39.121    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.106ns  (logic 0.274ns (5.367%)  route 4.832ns (94.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          1.312    35.551    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.051    35.602 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.520    39.121    adcs/ADCreset
    SLICE_X96Y107        FDCE                                         f  adcs/aaprog.SMID_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X96Y107        FDCE                                         r  adcs/aaprog.SMID_reg[7]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X96Y107        FDCE (Recov_fdce_C_CLR)     -0.305    46.113    adcs/aaprog.SMID_reg[7]
  -------------------------------------------------------------------
                         required time                         46.113    
                         arrival time                         -39.121    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.089ns  (logic 0.274ns (5.384%)  route 4.815ns (94.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          1.312    35.551    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.051    35.602 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.503    39.105    adcs/ADCreset
    SLICE_X96Y113        FDCE                                         f  adcs/aaprog.SMID_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X96Y113        FDCE                                         r  adcs/aaprog.SMID_reg[28]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X96Y113        FDCE (Recov_fdce_C_CLR)     -0.305    46.110    adcs/aaprog.SMID_reg[28]
  -------------------------------------------------------------------
                         required time                         46.110    
                         arrival time                         -39.105    
  -------------------------------------------------------------------
                         slack                                  7.005    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.089ns  (logic 0.274ns (5.384%)  route 4.815ns (94.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    4.016ns = ( 34.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.336    34.016    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.223    34.239 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          1.312    35.551    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.051    35.602 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.503    39.105    adcs/ADCreset
    SLICE_X96Y113        FDCE                                         f  adcs/aaprog.SMID_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X96Y113        FDCE                                         r  adcs/aaprog.SMID_reg[29]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X96Y113        FDCE (Recov_fdce_C_CLR)     -0.305    46.110    adcs/aaprog.SMID_reg[29]
  -------------------------------------------------------------------
                         required time                         46.110    
                         arrival time                         -39.105    
  -------------------------------------------------------------------
                         slack                                  7.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[12]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.131ns (5.508%)  route 2.247ns (94.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.610     1.672    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.100     1.772 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.722     2.494    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.031     2.525 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.525     4.051    adcs/ADCreset
    SLICE_X96Y109        FDCE                                         f  adcs/aaprog.SMID_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X96Y109        FDCE                                         r  adcs/aaprog.SMID_reg[12]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X96Y109        FDCE (Remov_fdce_C_CLR)     -0.110     3.394    adcs/aaprog.SMID_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.394    
                         arrival time                           4.051    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[13]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.131ns (5.508%)  route 2.247ns (94.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.610     1.672    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.100     1.772 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.722     2.494    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.031     2.525 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.525     4.051    adcs/ADCreset
    SLICE_X96Y109        FDCE                                         f  adcs/aaprog.SMID_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X96Y109        FDCE                                         r  adcs/aaprog.SMID_reg[13]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X96Y109        FDCE (Remov_fdce_C_CLR)     -0.110     3.394    adcs/aaprog.SMID_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.394    
                         arrival time                           4.051    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[14]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.131ns (5.508%)  route 2.247ns (94.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.610     1.672    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.100     1.772 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.722     2.494    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.031     2.525 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.525     4.051    adcs/ADCreset
    SLICE_X96Y109        FDCE                                         f  adcs/aaprog.SMID_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X96Y109        FDCE                                         r  adcs/aaprog.SMID_reg[14]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X96Y109        FDCE (Remov_fdce_C_CLR)     -0.110     3.394    adcs/aaprog.SMID_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.394    
                         arrival time                           4.051    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[15]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.131ns (5.508%)  route 2.247ns (94.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.610     1.672    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.100     1.772 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.722     2.494    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.031     2.525 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.525     4.051    adcs/ADCreset
    SLICE_X96Y109        FDCE                                         f  adcs/aaprog.SMID_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X96Y109        FDCE                                         r  adcs/aaprog.SMID_reg[15]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X96Y109        FDCE (Remov_fdce_C_CLR)     -0.110     3.394    adcs/aaprog.SMID_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.394    
                         arrival time                           4.051    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.131ns (5.388%)  route 2.300ns (94.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.610     1.672    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.100     1.772 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.722     2.494    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.031     2.525 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.578     4.103    adcs/ADCreset
    SLICE_X96Y106        FDCE                                         f  adcs/aaprog.SMID_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X96Y106        FDCE                                         r  adcs/aaprog.SMID_reg[0]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X96Y106        FDCE (Remov_fdce_C_CLR)     -0.110     3.395    adcs/aaprog.SMID_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           4.103    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.131ns (5.388%)  route 2.300ns (94.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.610     1.672    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.100     1.772 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.722     2.494    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.031     2.525 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.578     4.103    adcs/ADCreset
    SLICE_X96Y106        FDCE                                         f  adcs/aaprog.SMID_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X96Y106        FDCE                                         r  adcs/aaprog.SMID_reg[1]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X96Y106        FDCE (Remov_fdce_C_CLR)     -0.110     3.395    adcs/aaprog.SMID_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           4.103    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.131ns (5.388%)  route 2.300ns (94.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.610     1.672    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.100     1.772 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.722     2.494    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.031     2.525 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.578     4.103    adcs/ADCreset
    SLICE_X96Y106        FDCE                                         f  adcs/aaprog.SMID_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X96Y106        FDCE                                         r  adcs/aaprog.SMID_reg[2]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X96Y106        FDCE (Remov_fdce_C_CLR)     -0.110     3.395    adcs/aaprog.SMID_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           4.103    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.131ns (5.388%)  route 2.300ns (94.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.610     1.672    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.100     1.772 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.722     2.494    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.031     2.525 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.578     4.103    adcs/ADCreset
    SLICE_X96Y106        FDCE                                         f  adcs/aaprog.SMID_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X96Y106        FDCE                                         r  adcs/aaprog.SMID_reg[3]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X96Y106        FDCE (Remov_fdce_C_CLR)     -0.110     3.395    adcs/aaprog.SMID_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           4.103    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.131ns (5.290%)  route 2.346ns (94.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.610     1.672    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.100     1.772 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.722     2.494    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.031     2.525 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.624     4.149    adcs/ADCreset
    SLICE_X101Y110       FDCE                                         f  adcs/aaprog.reset_sm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.779     3.587    adcs/dcm_ref_n_2
    SLICE_X101Y110       FDCE                                         r  adcs/aaprog.reset_sm_reg[0]/C
                         clock pessimism             -0.237     3.349    
                         clock uncertainty            0.154     3.503    
    SLICE_X101Y110       FDCE (Remov_fdce_C_CLR)     -0.110     3.393    adcs/aaprog.reset_sm_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.393    
                         arrival time                           4.149    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[10]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.131ns (5.106%)  route 2.435ns (94.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.610     1.672    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y106       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.100     1.772 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.722     2.494    CDCE0/CK_CONFIG_DONE
    SLICE_X99Y109        LUT1 (Prop_lut1_I0_O)        0.031     2.525 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.713     4.238    adcs/ADCreset
    SLICE_X96Y108        FDCE                                         f  adcs/aaprog.SMID_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X96Y108        FDCE                                         r  adcs/aaprog.SMID_reg[10]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X96Y108        FDCE (Remov_fdce_C_CLR)     -0.110     3.394    adcs/aaprog.SMID_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.394    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                  0.844    





