# 05 - Project Report

This folder contains the final PDF report for the FPGA mini project completed as part of the NIELIT Calicut workshop.

### ðŸ“„ File:
- `Miniproject.pdf`: Includes the project objective, Verilog modules, simulation details, results, and conclusion.

The report reflects the entire development process, from HDL coding and simulation to synthesis and bitstream generation.

