

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s'
================================================================
* Date:           Fri Nov 17 13:24:31 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.254 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2716|     2716| 27.160 us | 27.160 us |  2716|  2716|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SoftmaxArrayLoop  |     2714|     2714|        15|          4|          4|   676|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 4, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 17 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str322, i32 0, i32 0, [1 x i8]* @p_str323, [1 x i8]* @p_str324, [1 x i8]* @p_str325, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str326, [1 x i8]* @p_str327)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str329, i32 0, i32 0, [1 x i8]* @p_str330, [1 x i8]* @p_str331, [1 x i8]* @p_str332, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str333, [1 x i8]* @p_str334)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str336, i32 0, i32 0, [1 x i8]* @p_str337, [1 x i8]* @p_str338, [1 x i8]* @p_str339, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str340, [1 x i8]* @p_str341)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str343, i32 0, i32 0, [1 x i8]* @p_str344, [1 x i8]* @p_str345, [1 x i8]* @p_str346, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str347, [1 x i8]* @p_str348)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str350, i32 0, i32 0, [1 x i8]* @p_str351, [1 x i8]* @p_str352, [1 x i8]* @p_str353, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str354, [1 x i8]* @p_str355)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str357, i32 0, i32 0, [1 x i8]* @p_str358, [1 x i8]* @p_str359, [1 x i8]* @p_str360, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str361, [1 x i8]* @p_str362)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str364, i32 0, i32 0, [1 x i8]* @p_str365, [1 x i8]* @p_str366, [1 x i8]* @p_str367, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str368, [1 x i8]* @p_str369)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str371, i32 0, i32 0, [1 x i8]* @p_str372, [1 x i8]* @p_str373, [1 x i8]* @p_str374, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str375, [1 x i8]* @p_str376)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %arrayctor.loop1.preheader ], [ %i, %SoftmaxArrayLoop_begin ]"   --->   Operation 27 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln196 = icmp eq i10 %i_0, -348" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 28 'icmp' 'icmp_ln196' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%i = add i10 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 30 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln196, label %1, label %SoftmaxArrayLoop_begin" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.06>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "%empty_28 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V)" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 32 'read' 'empty_28' <Predicate = (!icmp_ln196)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_0_V_1 = extractvalue { i16, i16, i16, i16 } %empty_28, 0" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 33 'extractvalue' 'tmp_data_0_V_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_1_V_1 = extractvalue { i16, i16, i16, i16 } %empty_28, 1" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 34 'extractvalue' 'tmp_data_1_V_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_2_V_1 = extractvalue { i16, i16, i16, i16 } %empty_28, 2" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 35 'extractvalue' 'tmp_data_2_V_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_3_V_1 = extractvalue { i16, i16, i16, i16 } %empty_28, 3" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 36 'extractvalue' 'tmp_data_3_V_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.42ns)   --->   "%icmp_ln1496 = icmp slt i16 %tmp_data_0_V_1, %tmp_data_1_V_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 37 'icmp' 'icmp_ln1496' <Predicate = (!icmp_ln196)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.42ns)   --->   "%icmp_ln1496_7 = icmp slt i16 %tmp_data_2_V_1, %tmp_data_3_V_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 38 'icmp' 'icmp_ln1496_7' <Predicate = (!icmp_ln196)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.07>
ST_4 : Operation 39 [1/1] (0.80ns)   --->   "%select_ln65 = select i1 %icmp_ln1496, i16 %tmp_data_1_V_1, i16 %tmp_data_0_V_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 39 'select' 'select_ln65' <Predicate = (!icmp_ln196)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.80ns)   --->   "%select_ln65_7 = select i1 %icmp_ln1496_7, i16 %tmp_data_3_V_1, i16 %tmp_data_2_V_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 40 'select' 'select_ln65_7' <Predicate = (!icmp_ln196)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (2.42ns)   --->   "%icmp_ln1496_8 = icmp slt i16 %select_ln65, %select_ln65_7" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 41 'icmp' 'icmp_ln1496_8' <Predicate = (!icmp_ln196)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.80ns)   --->   "%x_max_V = select i1 %icmp_ln1496_8, i16 %select_ln65_7, i16 %select_ln65" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 42 'select' 'x_max_V' <Predicate = (!icmp_ln196)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %tmp_data_0_V_1 to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 43 'sext' 'sext_ln703' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i16 %x_max_V to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 44 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.07ns)   --->   "%sub_ln1193 = sub i17 %sext_ln703, %sext_ln703_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 45 'sub' 'sub_ln1193' <Predicate = (!icmp_ln196)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 46 'bitselect' 'tmp_35' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 47 'bitselect' 'tmp_36' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_36, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 48 'xor' 'xor_ln786' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_35, %xor_ln786" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 49 'and' 'and_ln786' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_18 = xor i1 %tmp_35, %tmp_36" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 50 'xor' 'xor_ln340_18' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340 = xor i1 %tmp_35, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 51 'xor' 'xor_ln340' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340 = or i1 %tmp_36, %xor_ln340" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 52 'or' 'or_ln340' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i16 %tmp_data_1_V_1 to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 53 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.07ns)   --->   "%sub_ln1193_8 = sub i17 %sext_ln703_10, %sext_ln703_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 54 'sub' 'sub_ln1193_8' <Predicate = (!icmp_ln196)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_8, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 55 'bitselect' 'tmp_37' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_8, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 56 'bitselect' 'tmp_38' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%xor_ln786_1 = xor i1 %tmp_38, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 57 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%and_ln786_8 = and i1 %tmp_37, %xor_ln786_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 58 'and' 'and_ln786_8' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%xor_ln340_19 = xor i1 %tmp_37, %tmp_38" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 59 'xor' 'xor_ln340_19' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%xor_ln340_1 = xor i1 %tmp_37, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 60 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%or_ln340_9 = or i1 %tmp_38, %xor_ln340_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 61 'or' 'or_ln340_9' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i16 %tmp_data_2_V_1 to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 62 'sext' 'sext_ln703_11' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.07ns)   --->   "%sub_ln1193_9 = sub i17 %sext_ln703_11, %sext_ln703_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 63 'sub' 'sub_ln1193_9' <Predicate = (!icmp_ln196)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_9, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 64 'bitselect' 'tmp_39' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_9, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 65 'bitselect' 'tmp_40' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%xor_ln786_2 = xor i1 %tmp_40, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 66 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%and_ln786_9 = and i1 %tmp_39, %xor_ln786_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 67 'and' 'and_ln786_9' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%xor_ln340_20 = xor i1 %tmp_39, %tmp_40" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 68 'xor' 'xor_ln340_20' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%xor_ln340_2 = xor i1 %tmp_39, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 69 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%or_ln340_10 = or i1 %tmp_40, %xor_ln340_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 70 'or' 'or_ln340_10' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i16 %tmp_data_3_V_1 to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 71 'sext' 'sext_ln703_12' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.07ns)   --->   "%sub_ln1193_10 = sub i17 %sext_ln703_12, %sext_ln703_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 72 'sub' 'sub_ln1193_10' <Predicate = (!icmp_ln196)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_10, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 73 'bitselect' 'tmp_41' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 74 'bitselect' 'tmp_42' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%xor_ln786_3 = xor i1 %tmp_42, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 75 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%and_ln786_10 = and i1 %tmp_41, %xor_ln786_3" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 76 'and' 'and_ln786_10' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node y_V_11)   --->   "%xor_ln340_21 = xor i1 %tmp_41, %tmp_42" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 77 'xor' 'xor_ln340_21' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node y_V_11)   --->   "%xor_ln340_3 = xor i1 %tmp_41, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 78 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node y_V_11)   --->   "%or_ln340_11 = or i1 %tmp_42, %xor_ln340_3" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 79 'or' 'or_ln340_11' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 80 'partselect' 'tmp' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln340 = select i1 %xor_ln340_18, i10 511, i10 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 81 'select' 'select_ln340' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 82 'select' 'select_ln388' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 83 'select' 'y_V' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_17 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_8, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 84 'partselect' 'tmp_17' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%select_ln340_19 = select i1 %xor_ln340_19, i10 511, i10 %tmp_17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 85 'select' 'select_ln340_19' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_9 = select i1 %and_ln786_8, i10 -512, i10 %tmp_17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 86 'select' 'select_ln388_9' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_9 = select i1 %or_ln340_9, i10 %select_ln340_19, i10 %select_ln388_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 87 'select' 'y_V_9' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_18 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_9, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 88 'partselect' 'tmp_18' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%select_ln340_21 = select i1 %xor_ln340_20, i10 511, i10 %tmp_18" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 89 'select' 'select_ln340_21' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_10 = select i1 %and_ln786_9, i10 -512, i10 %tmp_18" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 90 'select' 'select_ln388_10' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_10 = select i1 %or_ln340_10, i10 %select_ln340_21, i10 %select_ln388_10" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 91 'select' 'y_V_10' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_19 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_10, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 92 'partselect' 'tmp_19' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node y_V_11)   --->   "%select_ln340_23 = select i1 %xor_ln340_21, i10 511, i10 %tmp_19" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 93 'select' 'select_ln340_23' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_11 = select i1 %and_ln786_10, i10 -512, i10 %tmp_19" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 94 'select' 'select_ln388_11' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_11 = select i1 %or_ln340_11, i10 %select_ln340_23, i10 %select_ln388_11" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 95 'select' 'y_V_11' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 96 'zext' 'zext_ln225' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%exp_table8_addr = getelementptr [1024 x i17]* @exp_table8, i64 0, i64 %zext_ln225" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 97 'getelementptr' 'exp_table8_addr' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (3.25ns)   --->   "%exp_res_0_V = load i17* %exp_table8_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 98 'load' 'exp_res_0_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 99 [1/2] (3.25ns)   --->   "%exp_res_0_V = load i17* %exp_table8_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 99 'load' 'exp_res_0_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i10 %y_V_9 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 100 'zext' 'zext_ln225_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%exp_table8_addr_1 = getelementptr [1024 x i17]* @exp_table8, i64 0, i64 %zext_ln225_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 101 'getelementptr' 'exp_table8_addr_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (3.25ns)   --->   "%exp_res_1_V = load i17* %exp_table8_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 102 'load' 'exp_res_1_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 103 [1/2] (3.25ns)   --->   "%exp_res_1_V = load i17* %exp_table8_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 103 'load' 'exp_res_1_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i10 %y_V_10 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 104 'zext' 'zext_ln225_2' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%exp_table8_addr_2 = getelementptr [1024 x i17]* @exp_table8, i64 0, i64 %zext_ln225_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 105 'getelementptr' 'exp_table8_addr_2' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (3.25ns)   --->   "%exp_res_2_V = load i17* %exp_table8_addr_2, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 106 'load' 'exp_res_2_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 107 [1/2] (3.25ns)   --->   "%exp_res_2_V = load i17* %exp_table8_addr_2, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 107 'load' 'exp_res_2_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i10 %y_V_11 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 108 'zext' 'zext_ln225_3' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%exp_table8_addr_3 = getelementptr [1024 x i17]* @exp_table8, i64 0, i64 %zext_ln225_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 109 'getelementptr' 'exp_table8_addr_3' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_8 : Operation 110 [2/2] (3.25ns)   --->   "%exp_res_3_V = load i17* %exp_table8_addr_3, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 110 'load' 'exp_res_3_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 9 <SV = 8> <Delay = 8.25>
ST_9 : Operation 111 [1/2] (3.25ns)   --->   "%exp_res_3_V = load i17* %exp_table8_addr_3, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 111 'load' 'exp_res_3_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%p_Val2_18 = zext i17 %exp_res_0_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 112 'zext' 'p_Val2_18' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%p_Val2_19 = zext i17 %exp_res_1_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 113 'zext' 'p_Val2_19' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (2.10ns)   --->   "%p_Val2_20 = add i18 %p_Val2_18, %p_Val2_19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 114 'add' 'p_Val2_20' <Predicate = (!icmp_ln196)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_20, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 115 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.75ns)   --->   "%p_Val2_24 = select i1 %p_Result_s, i18 131071, i18 %p_Val2_20" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 116 'select' 'p_Val2_24' <Predicate = (!icmp_ln196)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%p_Val2_21 = zext i17 %exp_res_2_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 117 'zext' 'p_Val2_21' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%p_Val2_22 = zext i17 %exp_res_3_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 118 'zext' 'p_Val2_22' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (2.10ns)   --->   "%p_Val2_23 = add i18 %p_Val2_21, %p_Val2_22" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 119 'add' 'p_Val2_23' <Predicate = (!icmp_ln196)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_23, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 120 'bitselect' 'p_Result_22' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.75ns)   --->   "%p_Val2_25 = select i1 %p_Result_22, i18 131071, i18 %p_Val2_23" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 121 'select' 'p_Val2_25' <Predicate = (!icmp_ln196)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_24 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 122 'sext' 'lhs_V' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_25 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 123 'sext' 'rhs_V' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (2.13ns)   --->   "%ret_V = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 124 'add' 'ret_V' <Predicate = (!icmp_ln196)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 125 'bitselect' 'p_Result_23' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (2.13ns)   --->   "%p_Val2_27 = add i18 %p_Val2_25, %p_Val2_24" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 126 'add' 'p_Val2_27' <Predicate = (!icmp_ln196)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_27, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 127 'bitselect' 'p_Result_24' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_20 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_27, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 128 'partselect' 'tmp_20' <Predicate = (!icmp_ln196)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.21>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%xor_ln786_9 = xor i1 %p_Result_24, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 129 'xor' 'xor_ln786_9' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%underflow = and i1 %p_Result_23, %xor_ln786_9" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 130 'and' 'underflow' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node y_V_12)   --->   "%xor_ln340_22 = xor i1 %p_Result_23, %p_Result_24" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 131 'xor' 'xor_ln340_22' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node y_V_12)   --->   "%xor_ln340_9 = xor i1 %p_Result_23, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 132 'xor' 'xor_ln340_9' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node y_V_12)   --->   "%or_ln340_12 = or i1 %p_Result_24, %xor_ln340_9" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 133 'or' 'or_ln340_12' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node y_V_12)   --->   "%select_ln340_27 = select i1 %xor_ln340_22, i10 511, i10 %tmp_20" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 134 'select' 'select_ln340_27' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_12 = select i1 %underflow, i10 -512, i10 %tmp_20" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 135 'select' 'select_ln388_12' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_12 = select i1 %or_ln340_12, i10 %select_ln340_27, i10 %select_ln388_12" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 136 'select' 'y_V_12' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i10 %y_V_12 to i64" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 137 'zext' 'zext_ln235' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%invert_table10_addr = getelementptr [1024 x i18]* @invert_table10, i64 0, i64 %zext_ln235" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 138 'getelementptr' 'invert_table10_addr' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_10 : Operation 139 [2/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table10_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 139 'load' 'inv_exp_sum_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 140 [1/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table10_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 140 'load' 'inv_exp_sum_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 12 <SV = 11> <Delay = 5.59>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln241 = sext i18 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 141 'sext' 'sext_ln241' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %exp_res_0_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 142 'zext' 'zext_ln1118' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (5.59ns)   --->   "%mul_ln1118 = mul i26 %sext_ln241, %zext_ln1118" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 143 'mul' 'mul_ln1118' <Predicate = (!icmp_ln196)> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 144 'partselect' 'tmp_data_0_V' <Predicate = (!icmp_ln196)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.59>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i17 %exp_res_1_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 145 'zext' 'zext_ln1118_8' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (5.59ns)   --->   "%mul_ln1118_8 = mul i26 %sext_ln241, %zext_ln1118_8" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 146 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln196)> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_8, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 147 'partselect' 'tmp_data_1_V' <Predicate = (!icmp_ln196)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.59>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i17 %exp_res_2_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 148 'zext' 'zext_ln1118_9' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (5.59ns)   --->   "%mul_ln1118_9 = mul i26 %sext_ln241, %zext_ln1118_9" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 149 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln196)> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_9, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 150 'partselect' 'tmp_data_2_V' <Predicate = (!icmp_ln196)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.59>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i17 %exp_res_3_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 151 'zext' 'zext_ln1118_10' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (5.59ns)   --->   "%mul_ln1118_10 = mul i26 %sext_ln241, %zext_ln1118_10" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 152 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln196)> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_data_3_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_10, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 153 'partselect' 'tmp_data_3_V' <Predicate = (!icmp_ln196)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.63>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str19) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 154 'specloopname' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str19)" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 155 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:197]   --->   Operation 156 'specpipeline' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str23)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 157 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str24, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 158 'specresourcelimit' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str23, i32 %tmp_1)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 159 'specregionend' 'empty_29' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str23)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 160 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str24, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 161 'specresourcelimit' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str23, i32 %tmp_2)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 162 'specregionend' 'empty_30' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str23)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 163 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str24, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 164 'specresourcelimit' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str23, i32 %tmp_3)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 165 'specregionend' 'empty_31' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str23)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 166 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str24, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 167 'specresourcelimit' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str23, i32 %tmp_4)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 168 'specregionend' 'empty_32' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V)" [firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 169 'write' <Predicate = (!icmp_ln196)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str19, i32 %tmp_s)" [firmware/nnet_utils/nnet_activation_stream.h:247]   --->   Operation 170 'specregionend' 'empty_33' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 171 'br' <Predicate = (!icmp_ln196)> <Delay = 0.00>

State 17 <SV = 2> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:248]   --->   Operation 172 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation_stream.h:196) [23]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation_stream.h:196) [23]  (0 ns)
	'icmp' operation ('icmp_ln196', firmware/nnet_utils/nnet_activation_stream.h:196) [24]  (1.77 ns)

 <State 3>: 6.06ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:199) [32]  (3.63 ns)
	'icmp' operation ('icmp_ln1496', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [37]  (2.43 ns)

 <State 4>: 8.07ns
The critical path consists of the following:
	'select' operation ('select_ln65', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [38]  (0.805 ns)
	'icmp' operation ('icmp_ln1496_8', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [41]  (2.43 ns)
	'select' operation ('x_max.V', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [42]  (0.805 ns)
	'sub' operation ('sub_ln1193', firmware/nnet_utils/nnet_activation_stream.h:215) [45]  (2.08 ns)
	'and' operation ('and_ln786', firmware/nnet_utils/nnet_activation_stream.h:215) [49]  (0 ns)
	'select' operation ('select_ln388', firmware/nnet_utils/nnet_activation_stream.h:215) [82]  (0.978 ns)
	'select' operation ('y.V', firmware/nnet_utils/nnet_activation_stream.h:215) [83]  (0.978 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('exp_table8_addr', firmware/nnet_utils/nnet_activation_stream.h:225) [85]  (0 ns)
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table8' [86]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table8' [86]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('exp_res[1].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table8' [93]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('exp_res[2].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table8' [100]  (3.25 ns)

 <State 9>: 8.25ns
The critical path consists of the following:
	'load' operation ('exp_res[3].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table8' [107]  (3.25 ns)
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [115]  (2.11 ns)
	'select' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [117]  (0.756 ns)
	'add' operation ('ret.V', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [120]  (2.14 ns)

 <State 10>: 5.21ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_9', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [124]  (0 ns)
	'and' operation ('underflow', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [125]  (0 ns)
	'select' operation ('select_ln388_12', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [131]  (0.978 ns)
	'select' operation ('y.V', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [132]  (0.978 ns)
	'getelementptr' operation ('invert_table10_addr', firmware/nnet_utils/nnet_activation_stream.h:235) [134]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation_stream.h:235) on array 'invert_table10' [135]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation_stream.h:235) on array 'invert_table10' [135]  (3.25 ns)

 <State 12>: 5.59ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_activation_stream.h:244) [140]  (5.59 ns)

 <State 13>: 5.59ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_8', firmware/nnet_utils/nnet_activation_stream.h:244) [146]  (5.59 ns)

 <State 14>: 5.59ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_9', firmware/nnet_utils/nnet_activation_stream.h:244) [152]  (5.59 ns)

 <State 15>: 5.59ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_10', firmware/nnet_utils/nnet_activation_stream.h:244) [158]  (5.59 ns)

 <State 16>: 3.63ns
The critical path consists of the following:
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:246) [161]  (3.63 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
